// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "11/01/2021 09:27:16"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module LBM_DE2 (
	CLOCK_50,
	RESET,
	p_mem_data_out,
	ux_mem_data_out,
	uy_mem_data_out,
	fin_mem_data_out);
input 	logic CLOCK_50 ;
input 	logic RESET ;
output 	logic signed [31:0] p_mem_data_out ;
output 	logic signed [31:0] ux_mem_data_out ;
output 	logic signed [31:0] uy_mem_data_out ;
output 	logic signed [287:0] fin_mem_data_out ;

// Design Ports Information
// p_mem_data_out[0]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[1]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[2]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[5]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[6]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[7]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[8]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[9]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[10]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[11]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[12]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[13]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[14]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[15]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[16]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[17]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[18]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[19]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[20]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[21]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[22]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[23]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[24]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[25]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[26]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[27]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[28]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[29]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[30]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[31]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[0]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[1]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[2]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[3]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[4]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[5]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[6]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[8]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[9]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[10]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[11]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[12]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[13]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[14]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[15]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[16]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[17]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[18]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[19]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[20]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[21]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[22]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[23]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[24]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[25]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[26]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[27]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[28]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[29]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[30]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[31]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[0]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[1]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[3]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[4]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[5]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[6]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[8]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[9]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[10]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[11]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[12]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[13]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[14]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[15]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[16]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[17]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[18]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[19]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[20]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[21]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[22]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[23]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[24]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[25]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[26]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[27]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[28]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[29]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[30]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[31]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[0]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[2]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[3]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[4]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[5]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[7]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[8]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[9]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[10]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[11]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[12]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[13]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[14]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[15]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[16]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[17]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[18]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[19]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[20]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[21]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[22]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[23]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[24]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[25]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[26]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[27]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[28]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[29]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[30]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[31]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[32]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[33]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[34]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[35]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[36]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[37]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[38]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[39]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[40]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[41]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[42]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[43]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[44]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[45]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[46]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[47]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[48]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[49]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[50]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[51]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[52]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[53]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[54]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[55]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[56]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[57]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[58]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[59]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[60]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[61]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[62]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[63]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[64]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[65]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[66]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[67]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[68]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[69]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[70]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[71]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[72]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[73]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[74]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[75]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[76]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[77]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[78]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[79]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[80]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[81]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[82]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[83]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[84]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[85]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[86]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[87]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[88]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[89]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[90]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[91]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[92]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[93]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[94]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[95]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[96]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[97]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[98]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[99]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[100]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[101]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[102]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[103]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[104]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[105]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[106]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[107]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[108]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[109]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[110]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[111]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[112]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[113]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[114]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[115]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[116]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[117]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[118]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[119]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[120]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[121]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[122]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[123]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[124]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[125]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[126]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[127]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[128]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[129]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[130]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[131]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[132]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[133]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[134]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[135]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[136]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[137]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[138]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[139]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[140]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[141]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[142]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[143]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[144]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[145]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[146]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[147]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[148]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[149]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[150]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[151]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[152]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[153]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[154]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[155]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[156]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[157]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[158]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[159]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[160]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[161]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[162]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[163]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[164]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[165]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[166]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[167]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[168]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[169]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[170]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[171]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[172]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[173]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[174]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[175]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[176]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[177]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[178]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[179]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[180]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[181]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[182]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[183]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[184]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[185]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[186]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[187]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[188]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[189]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[190]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[191]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[192]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[193]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[194]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[195]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[196]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[197]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[198]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[199]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[200]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[201]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[202]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[203]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[204]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[205]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[206]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[207]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[208]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[209]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[210]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[211]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[212]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[213]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[214]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[215]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[216]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[217]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[218]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[219]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[220]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[221]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[222]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[223]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[224]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[225]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[226]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[227]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[228]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[229]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[230]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[231]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[232]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[233]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[234]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[235]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[236]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[237]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[238]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[239]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[240]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[241]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[242]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[243]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[244]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[245]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[246]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[247]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[248]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[249]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[250]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[251]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[252]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[253]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[254]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[255]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[256]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[257]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[258]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[259]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[260]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[261]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[262]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[263]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[264]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[265]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[266]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[267]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[268]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[269]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[270]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[271]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[272]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[273]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[274]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[275]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[276]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[277]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[278]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[279]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[280]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[281]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[282]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[283]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[284]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[285]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[286]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[287]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("LBM_DE2_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \p_mem_data_out[0]~output_o ;
wire \p_mem_data_out[1]~output_o ;
wire \p_mem_data_out[2]~output_o ;
wire \p_mem_data_out[3]~output_o ;
wire \p_mem_data_out[4]~output_o ;
wire \p_mem_data_out[5]~output_o ;
wire \p_mem_data_out[6]~output_o ;
wire \p_mem_data_out[7]~output_o ;
wire \p_mem_data_out[8]~output_o ;
wire \p_mem_data_out[9]~output_o ;
wire \p_mem_data_out[10]~output_o ;
wire \p_mem_data_out[11]~output_o ;
wire \p_mem_data_out[12]~output_o ;
wire \p_mem_data_out[13]~output_o ;
wire \p_mem_data_out[14]~output_o ;
wire \p_mem_data_out[15]~output_o ;
wire \p_mem_data_out[16]~output_o ;
wire \p_mem_data_out[17]~output_o ;
wire \p_mem_data_out[18]~output_o ;
wire \p_mem_data_out[19]~output_o ;
wire \p_mem_data_out[20]~output_o ;
wire \p_mem_data_out[21]~output_o ;
wire \p_mem_data_out[22]~output_o ;
wire \p_mem_data_out[23]~output_o ;
wire \p_mem_data_out[24]~output_o ;
wire \p_mem_data_out[25]~output_o ;
wire \p_mem_data_out[26]~output_o ;
wire \p_mem_data_out[27]~output_o ;
wire \p_mem_data_out[28]~output_o ;
wire \p_mem_data_out[29]~output_o ;
wire \p_mem_data_out[30]~output_o ;
wire \p_mem_data_out[31]~output_o ;
wire \ux_mem_data_out[0]~output_o ;
wire \ux_mem_data_out[1]~output_o ;
wire \ux_mem_data_out[2]~output_o ;
wire \ux_mem_data_out[3]~output_o ;
wire \ux_mem_data_out[4]~output_o ;
wire \ux_mem_data_out[5]~output_o ;
wire \ux_mem_data_out[6]~output_o ;
wire \ux_mem_data_out[7]~output_o ;
wire \ux_mem_data_out[8]~output_o ;
wire \ux_mem_data_out[9]~output_o ;
wire \ux_mem_data_out[10]~output_o ;
wire \ux_mem_data_out[11]~output_o ;
wire \ux_mem_data_out[12]~output_o ;
wire \ux_mem_data_out[13]~output_o ;
wire \ux_mem_data_out[14]~output_o ;
wire \ux_mem_data_out[15]~output_o ;
wire \ux_mem_data_out[16]~output_o ;
wire \ux_mem_data_out[17]~output_o ;
wire \ux_mem_data_out[18]~output_o ;
wire \ux_mem_data_out[19]~output_o ;
wire \ux_mem_data_out[20]~output_o ;
wire \ux_mem_data_out[21]~output_o ;
wire \ux_mem_data_out[22]~output_o ;
wire \ux_mem_data_out[23]~output_o ;
wire \ux_mem_data_out[24]~output_o ;
wire \ux_mem_data_out[25]~output_o ;
wire \ux_mem_data_out[26]~output_o ;
wire \ux_mem_data_out[27]~output_o ;
wire \ux_mem_data_out[28]~output_o ;
wire \ux_mem_data_out[29]~output_o ;
wire \ux_mem_data_out[30]~output_o ;
wire \ux_mem_data_out[31]~output_o ;
wire \uy_mem_data_out[0]~output_o ;
wire \uy_mem_data_out[1]~output_o ;
wire \uy_mem_data_out[2]~output_o ;
wire \uy_mem_data_out[3]~output_o ;
wire \uy_mem_data_out[4]~output_o ;
wire \uy_mem_data_out[5]~output_o ;
wire \uy_mem_data_out[6]~output_o ;
wire \uy_mem_data_out[7]~output_o ;
wire \uy_mem_data_out[8]~output_o ;
wire \uy_mem_data_out[9]~output_o ;
wire \uy_mem_data_out[10]~output_o ;
wire \uy_mem_data_out[11]~output_o ;
wire \uy_mem_data_out[12]~output_o ;
wire \uy_mem_data_out[13]~output_o ;
wire \uy_mem_data_out[14]~output_o ;
wire \uy_mem_data_out[15]~output_o ;
wire \uy_mem_data_out[16]~output_o ;
wire \uy_mem_data_out[17]~output_o ;
wire \uy_mem_data_out[18]~output_o ;
wire \uy_mem_data_out[19]~output_o ;
wire \uy_mem_data_out[20]~output_o ;
wire \uy_mem_data_out[21]~output_o ;
wire \uy_mem_data_out[22]~output_o ;
wire \uy_mem_data_out[23]~output_o ;
wire \uy_mem_data_out[24]~output_o ;
wire \uy_mem_data_out[25]~output_o ;
wire \uy_mem_data_out[26]~output_o ;
wire \uy_mem_data_out[27]~output_o ;
wire \uy_mem_data_out[28]~output_o ;
wire \uy_mem_data_out[29]~output_o ;
wire \uy_mem_data_out[30]~output_o ;
wire \uy_mem_data_out[31]~output_o ;
wire \fin_mem_data_out[0]~output_o ;
wire \fin_mem_data_out[1]~output_o ;
wire \fin_mem_data_out[2]~output_o ;
wire \fin_mem_data_out[3]~output_o ;
wire \fin_mem_data_out[4]~output_o ;
wire \fin_mem_data_out[5]~output_o ;
wire \fin_mem_data_out[6]~output_o ;
wire \fin_mem_data_out[7]~output_o ;
wire \fin_mem_data_out[8]~output_o ;
wire \fin_mem_data_out[9]~output_o ;
wire \fin_mem_data_out[10]~output_o ;
wire \fin_mem_data_out[11]~output_o ;
wire \fin_mem_data_out[12]~output_o ;
wire \fin_mem_data_out[13]~output_o ;
wire \fin_mem_data_out[14]~output_o ;
wire \fin_mem_data_out[15]~output_o ;
wire \fin_mem_data_out[16]~output_o ;
wire \fin_mem_data_out[17]~output_o ;
wire \fin_mem_data_out[18]~output_o ;
wire \fin_mem_data_out[19]~output_o ;
wire \fin_mem_data_out[20]~output_o ;
wire \fin_mem_data_out[21]~output_o ;
wire \fin_mem_data_out[22]~output_o ;
wire \fin_mem_data_out[23]~output_o ;
wire \fin_mem_data_out[24]~output_o ;
wire \fin_mem_data_out[25]~output_o ;
wire \fin_mem_data_out[26]~output_o ;
wire \fin_mem_data_out[27]~output_o ;
wire \fin_mem_data_out[28]~output_o ;
wire \fin_mem_data_out[29]~output_o ;
wire \fin_mem_data_out[30]~output_o ;
wire \fin_mem_data_out[31]~output_o ;
wire \fin_mem_data_out[32]~output_o ;
wire \fin_mem_data_out[33]~output_o ;
wire \fin_mem_data_out[34]~output_o ;
wire \fin_mem_data_out[35]~output_o ;
wire \fin_mem_data_out[36]~output_o ;
wire \fin_mem_data_out[37]~output_o ;
wire \fin_mem_data_out[38]~output_o ;
wire \fin_mem_data_out[39]~output_o ;
wire \fin_mem_data_out[40]~output_o ;
wire \fin_mem_data_out[41]~output_o ;
wire \fin_mem_data_out[42]~output_o ;
wire \fin_mem_data_out[43]~output_o ;
wire \fin_mem_data_out[44]~output_o ;
wire \fin_mem_data_out[45]~output_o ;
wire \fin_mem_data_out[46]~output_o ;
wire \fin_mem_data_out[47]~output_o ;
wire \fin_mem_data_out[48]~output_o ;
wire \fin_mem_data_out[49]~output_o ;
wire \fin_mem_data_out[50]~output_o ;
wire \fin_mem_data_out[51]~output_o ;
wire \fin_mem_data_out[52]~output_o ;
wire \fin_mem_data_out[53]~output_o ;
wire \fin_mem_data_out[54]~output_o ;
wire \fin_mem_data_out[55]~output_o ;
wire \fin_mem_data_out[56]~output_o ;
wire \fin_mem_data_out[57]~output_o ;
wire \fin_mem_data_out[58]~output_o ;
wire \fin_mem_data_out[59]~output_o ;
wire \fin_mem_data_out[60]~output_o ;
wire \fin_mem_data_out[61]~output_o ;
wire \fin_mem_data_out[62]~output_o ;
wire \fin_mem_data_out[63]~output_o ;
wire \fin_mem_data_out[64]~output_o ;
wire \fin_mem_data_out[65]~output_o ;
wire \fin_mem_data_out[66]~output_o ;
wire \fin_mem_data_out[67]~output_o ;
wire \fin_mem_data_out[68]~output_o ;
wire \fin_mem_data_out[69]~output_o ;
wire \fin_mem_data_out[70]~output_o ;
wire \fin_mem_data_out[71]~output_o ;
wire \fin_mem_data_out[72]~output_o ;
wire \fin_mem_data_out[73]~output_o ;
wire \fin_mem_data_out[74]~output_o ;
wire \fin_mem_data_out[75]~output_o ;
wire \fin_mem_data_out[76]~output_o ;
wire \fin_mem_data_out[77]~output_o ;
wire \fin_mem_data_out[78]~output_o ;
wire \fin_mem_data_out[79]~output_o ;
wire \fin_mem_data_out[80]~output_o ;
wire \fin_mem_data_out[81]~output_o ;
wire \fin_mem_data_out[82]~output_o ;
wire \fin_mem_data_out[83]~output_o ;
wire \fin_mem_data_out[84]~output_o ;
wire \fin_mem_data_out[85]~output_o ;
wire \fin_mem_data_out[86]~output_o ;
wire \fin_mem_data_out[87]~output_o ;
wire \fin_mem_data_out[88]~output_o ;
wire \fin_mem_data_out[89]~output_o ;
wire \fin_mem_data_out[90]~output_o ;
wire \fin_mem_data_out[91]~output_o ;
wire \fin_mem_data_out[92]~output_o ;
wire \fin_mem_data_out[93]~output_o ;
wire \fin_mem_data_out[94]~output_o ;
wire \fin_mem_data_out[95]~output_o ;
wire \fin_mem_data_out[96]~output_o ;
wire \fin_mem_data_out[97]~output_o ;
wire \fin_mem_data_out[98]~output_o ;
wire \fin_mem_data_out[99]~output_o ;
wire \fin_mem_data_out[100]~output_o ;
wire \fin_mem_data_out[101]~output_o ;
wire \fin_mem_data_out[102]~output_o ;
wire \fin_mem_data_out[103]~output_o ;
wire \fin_mem_data_out[104]~output_o ;
wire \fin_mem_data_out[105]~output_o ;
wire \fin_mem_data_out[106]~output_o ;
wire \fin_mem_data_out[107]~output_o ;
wire \fin_mem_data_out[108]~output_o ;
wire \fin_mem_data_out[109]~output_o ;
wire \fin_mem_data_out[110]~output_o ;
wire \fin_mem_data_out[111]~output_o ;
wire \fin_mem_data_out[112]~output_o ;
wire \fin_mem_data_out[113]~output_o ;
wire \fin_mem_data_out[114]~output_o ;
wire \fin_mem_data_out[115]~output_o ;
wire \fin_mem_data_out[116]~output_o ;
wire \fin_mem_data_out[117]~output_o ;
wire \fin_mem_data_out[118]~output_o ;
wire \fin_mem_data_out[119]~output_o ;
wire \fin_mem_data_out[120]~output_o ;
wire \fin_mem_data_out[121]~output_o ;
wire \fin_mem_data_out[122]~output_o ;
wire \fin_mem_data_out[123]~output_o ;
wire \fin_mem_data_out[124]~output_o ;
wire \fin_mem_data_out[125]~output_o ;
wire \fin_mem_data_out[126]~output_o ;
wire \fin_mem_data_out[127]~output_o ;
wire \fin_mem_data_out[128]~output_o ;
wire \fin_mem_data_out[129]~output_o ;
wire \fin_mem_data_out[130]~output_o ;
wire \fin_mem_data_out[131]~output_o ;
wire \fin_mem_data_out[132]~output_o ;
wire \fin_mem_data_out[133]~output_o ;
wire \fin_mem_data_out[134]~output_o ;
wire \fin_mem_data_out[135]~output_o ;
wire \fin_mem_data_out[136]~output_o ;
wire \fin_mem_data_out[137]~output_o ;
wire \fin_mem_data_out[138]~output_o ;
wire \fin_mem_data_out[139]~output_o ;
wire \fin_mem_data_out[140]~output_o ;
wire \fin_mem_data_out[141]~output_o ;
wire \fin_mem_data_out[142]~output_o ;
wire \fin_mem_data_out[143]~output_o ;
wire \fin_mem_data_out[144]~output_o ;
wire \fin_mem_data_out[145]~output_o ;
wire \fin_mem_data_out[146]~output_o ;
wire \fin_mem_data_out[147]~output_o ;
wire \fin_mem_data_out[148]~output_o ;
wire \fin_mem_data_out[149]~output_o ;
wire \fin_mem_data_out[150]~output_o ;
wire \fin_mem_data_out[151]~output_o ;
wire \fin_mem_data_out[152]~output_o ;
wire \fin_mem_data_out[153]~output_o ;
wire \fin_mem_data_out[154]~output_o ;
wire \fin_mem_data_out[155]~output_o ;
wire \fin_mem_data_out[156]~output_o ;
wire \fin_mem_data_out[157]~output_o ;
wire \fin_mem_data_out[158]~output_o ;
wire \fin_mem_data_out[159]~output_o ;
wire \fin_mem_data_out[160]~output_o ;
wire \fin_mem_data_out[161]~output_o ;
wire \fin_mem_data_out[162]~output_o ;
wire \fin_mem_data_out[163]~output_o ;
wire \fin_mem_data_out[164]~output_o ;
wire \fin_mem_data_out[165]~output_o ;
wire \fin_mem_data_out[166]~output_o ;
wire \fin_mem_data_out[167]~output_o ;
wire \fin_mem_data_out[168]~output_o ;
wire \fin_mem_data_out[169]~output_o ;
wire \fin_mem_data_out[170]~output_o ;
wire \fin_mem_data_out[171]~output_o ;
wire \fin_mem_data_out[172]~output_o ;
wire \fin_mem_data_out[173]~output_o ;
wire \fin_mem_data_out[174]~output_o ;
wire \fin_mem_data_out[175]~output_o ;
wire \fin_mem_data_out[176]~output_o ;
wire \fin_mem_data_out[177]~output_o ;
wire \fin_mem_data_out[178]~output_o ;
wire \fin_mem_data_out[179]~output_o ;
wire \fin_mem_data_out[180]~output_o ;
wire \fin_mem_data_out[181]~output_o ;
wire \fin_mem_data_out[182]~output_o ;
wire \fin_mem_data_out[183]~output_o ;
wire \fin_mem_data_out[184]~output_o ;
wire \fin_mem_data_out[185]~output_o ;
wire \fin_mem_data_out[186]~output_o ;
wire \fin_mem_data_out[187]~output_o ;
wire \fin_mem_data_out[188]~output_o ;
wire \fin_mem_data_out[189]~output_o ;
wire \fin_mem_data_out[190]~output_o ;
wire \fin_mem_data_out[191]~output_o ;
wire \fin_mem_data_out[192]~output_o ;
wire \fin_mem_data_out[193]~output_o ;
wire \fin_mem_data_out[194]~output_o ;
wire \fin_mem_data_out[195]~output_o ;
wire \fin_mem_data_out[196]~output_o ;
wire \fin_mem_data_out[197]~output_o ;
wire \fin_mem_data_out[198]~output_o ;
wire \fin_mem_data_out[199]~output_o ;
wire \fin_mem_data_out[200]~output_o ;
wire \fin_mem_data_out[201]~output_o ;
wire \fin_mem_data_out[202]~output_o ;
wire \fin_mem_data_out[203]~output_o ;
wire \fin_mem_data_out[204]~output_o ;
wire \fin_mem_data_out[205]~output_o ;
wire \fin_mem_data_out[206]~output_o ;
wire \fin_mem_data_out[207]~output_o ;
wire \fin_mem_data_out[208]~output_o ;
wire \fin_mem_data_out[209]~output_o ;
wire \fin_mem_data_out[210]~output_o ;
wire \fin_mem_data_out[211]~output_o ;
wire \fin_mem_data_out[212]~output_o ;
wire \fin_mem_data_out[213]~output_o ;
wire \fin_mem_data_out[214]~output_o ;
wire \fin_mem_data_out[215]~output_o ;
wire \fin_mem_data_out[216]~output_o ;
wire \fin_mem_data_out[217]~output_o ;
wire \fin_mem_data_out[218]~output_o ;
wire \fin_mem_data_out[219]~output_o ;
wire \fin_mem_data_out[220]~output_o ;
wire \fin_mem_data_out[221]~output_o ;
wire \fin_mem_data_out[222]~output_o ;
wire \fin_mem_data_out[223]~output_o ;
wire \fin_mem_data_out[224]~output_o ;
wire \fin_mem_data_out[225]~output_o ;
wire \fin_mem_data_out[226]~output_o ;
wire \fin_mem_data_out[227]~output_o ;
wire \fin_mem_data_out[228]~output_o ;
wire \fin_mem_data_out[229]~output_o ;
wire \fin_mem_data_out[230]~output_o ;
wire \fin_mem_data_out[231]~output_o ;
wire \fin_mem_data_out[232]~output_o ;
wire \fin_mem_data_out[233]~output_o ;
wire \fin_mem_data_out[234]~output_o ;
wire \fin_mem_data_out[235]~output_o ;
wire \fin_mem_data_out[236]~output_o ;
wire \fin_mem_data_out[237]~output_o ;
wire \fin_mem_data_out[238]~output_o ;
wire \fin_mem_data_out[239]~output_o ;
wire \fin_mem_data_out[240]~output_o ;
wire \fin_mem_data_out[241]~output_o ;
wire \fin_mem_data_out[242]~output_o ;
wire \fin_mem_data_out[243]~output_o ;
wire \fin_mem_data_out[244]~output_o ;
wire \fin_mem_data_out[245]~output_o ;
wire \fin_mem_data_out[246]~output_o ;
wire \fin_mem_data_out[247]~output_o ;
wire \fin_mem_data_out[248]~output_o ;
wire \fin_mem_data_out[249]~output_o ;
wire \fin_mem_data_out[250]~output_o ;
wire \fin_mem_data_out[251]~output_o ;
wire \fin_mem_data_out[252]~output_o ;
wire \fin_mem_data_out[253]~output_o ;
wire \fin_mem_data_out[254]~output_o ;
wire \fin_mem_data_out[255]~output_o ;
wire \fin_mem_data_out[256]~output_o ;
wire \fin_mem_data_out[257]~output_o ;
wire \fin_mem_data_out[258]~output_o ;
wire \fin_mem_data_out[259]~output_o ;
wire \fin_mem_data_out[260]~output_o ;
wire \fin_mem_data_out[261]~output_o ;
wire \fin_mem_data_out[262]~output_o ;
wire \fin_mem_data_out[263]~output_o ;
wire \fin_mem_data_out[264]~output_o ;
wire \fin_mem_data_out[265]~output_o ;
wire \fin_mem_data_out[266]~output_o ;
wire \fin_mem_data_out[267]~output_o ;
wire \fin_mem_data_out[268]~output_o ;
wire \fin_mem_data_out[269]~output_o ;
wire \fin_mem_data_out[270]~output_o ;
wire \fin_mem_data_out[271]~output_o ;
wire \fin_mem_data_out[272]~output_o ;
wire \fin_mem_data_out[273]~output_o ;
wire \fin_mem_data_out[274]~output_o ;
wire \fin_mem_data_out[275]~output_o ;
wire \fin_mem_data_out[276]~output_o ;
wire \fin_mem_data_out[277]~output_o ;
wire \fin_mem_data_out[278]~output_o ;
wire \fin_mem_data_out[279]~output_o ;
wire \fin_mem_data_out[280]~output_o ;
wire \fin_mem_data_out[281]~output_o ;
wire \fin_mem_data_out[282]~output_o ;
wire \fin_mem_data_out[283]~output_o ;
wire \fin_mem_data_out[284]~output_o ;
wire \fin_mem_data_out[285]~output_o ;
wire \fin_mem_data_out[286]~output_o ;
wire \fin_mem_data_out[287]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \init_counter|count[0]~0_combout ;
wire \RESET~input_o ;
wire \RESET~inputclkctrl_outclk ;
wire \init_counter|Add0~0_combout ;
wire \init_counter|count[1]~feeder_combout ;
wire \fsm|Equal0~1_combout ;
wire \init_counter|Add0~7 ;
wire \init_counter|Add0~8_combout ;
wire \init_counter|Add0~9 ;
wire \init_counter|Add0~10_combout ;
wire \init_counter|Add0~11 ;
wire \init_counter|Add0~12_combout ;
wire \fsm|Equal0~0_combout ;
wire \fsm|State.CALC_MOMENT~0_combout ;
wire \fsm|State.CALC_MOMENT~q ;
wire \init_counter|Add0~1 ;
wire \init_counter|Add0~2_combout ;
wire \init_counter|Add0~3 ;
wire \init_counter|Add0~4_combout ;
wire \init_counter|Add0~5 ;
wire \init_counter|Add0~6_combout ;
wire \p_ram|mem_rtl_0_bypass[9]~feeder_combout ;
wire \p_ram|mem_rtl_0_bypass[12]~feeder_combout ;
wire \p_ram|mem~5_combout ;
wire \p_ram|mem_rtl_0_bypass[1]~feeder_combout ;
wire \p_ram|mem_rtl_0_bypass[3]~feeder_combout ;
wire \p_ram|mem_rtl_0_bypass[2]~1_combout ;
wire \p_ram|mem~3_combout ;
wire \p_ram|mem_rtl_0_bypass[7]~feeder_combout ;
wire \p_ram|mem_rtl_0_bypass[5]~feeder_combout ;
wire \p_ram|mem~4_combout ;
wire \p_ram|mem_rtl_0_bypass[15]~feeder_combout ;
wire \p_ram|mem_rtl_0_bypass[13]~feeder_combout ;
wire \p_ram|mem~6_combout ;
wire \p_ram|mem~7_combout ;
wire \p_ram|mem_rtl_0_bypass[0]~0_combout ;
wire \p_ram|mem_rtl_0_bypass[17]~feeder_combout ;
wire \p_ram|mem~0feeder_combout ;
wire \p_ram|mem~0_q ;
wire \fsm|State.CALC_MOMENT~_wirecell_combout ;
wire \init_counter|count[0]~_wirecell_combout ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \p_ram|mem~2_combout ;
wire \p_ram|mem~8_combout ;
wire \fin_ram|mem~0feeder_combout ;
wire \fin_ram|mem~0_q ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \fin_ram|mem~102_combout ;
wire \fin_ram|mem_rtl_0_bypass[3]~feeder_combout ;
wire \fin_ram|mem_rtl_0_bypass[1]~feeder_combout ;
wire \fin_ram|mem_rtl_0_bypass[2]~1_combout ;
wire \fin_ram|mem~101_combout ;
wire \fin_ram|mem_rtl_0_bypass[7]~feeder_combout ;
wire \fin_ram|mem~103_combout ;
wire \fin_ram|mem_rtl_0_bypass[15]~feeder_combout ;
wire \fin_ram|mem_rtl_0_bypass[13]~feeder_combout ;
wire \fin_ram|mem~105_combout ;
wire \fin_ram|mem_rtl_0_bypass[12]~feeder_combout ;
wire \fin_ram|mem_rtl_0_bypass[11]~feeder_combout ;
wire \fin_ram|mem~104_combout ;
wire \fin_ram|mem_rtl_0_bypass[0]~0_combout ;
wire \fin_ram|mem~106_combout ;
wire \fin_ram|mem_rtl_0_bypass[17]~feeder_combout ;
wire \fin_ram|mem~107_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \fin_ram|mem_rtl_0_bypass[18]~feeder_combout ;
wire \fin_ram|mem~108_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \fin_ram|mem_rtl_0_bypass[19]~feeder_combout ;
wire \fin_ram|mem~109_combout ;
wire \fin_ram|mem_rtl_0_bypass[20]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \fin_ram|mem~110_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \fin_ram|mem_rtl_0_bypass[21]~feeder_combout ;
wire \fin_ram|mem~111_combout ;
wire \fin_ram|mem_rtl_0_bypass[22]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \fin_ram|mem~112_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \fin_ram|mem_rtl_0_bypass[23]~feeder_combout ;
wire \fin_ram|mem~113_combout ;
wire \fin_ram|mem_rtl_0_bypass[24]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \fin_ram|mem~114_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \fin_ram|mem_rtl_0_bypass[25]~feeder_combout ;
wire \fin_ram|mem~115_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \fin_ram|mem_rtl_0_bypass[26]~feeder_combout ;
wire \fin_ram|mem~116_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \fin_ram|mem_rtl_0_bypass[27]~feeder_combout ;
wire \fin_ram|mem~117_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \fin_ram|mem_rtl_0_bypass[28]~feeder_combout ;
wire \fin_ram|mem~118_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \fin_ram|mem_rtl_0_bypass[29]~feeder_combout ;
wire \fin_ram|mem~119_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \fin_ram|mem_rtl_0_bypass[30]~feeder_combout ;
wire \fin_ram|mem~120_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \fin_ram|mem_rtl_0_bypass[31]~feeder_combout ;
wire \fin_ram|mem~121_combout ;
wire \fin_ram|mem_rtl_0_bypass[32]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \fin_ram|mem~122_combout ;
wire \fin_ram|mem_rtl_0_bypass[33]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \fin_ram|mem~123_combout ;
wire \fin_ram|mem_rtl_0_bypass[34]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \fin_ram|mem~124_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \fin_ram|mem_rtl_0_bypass[35]~feeder_combout ;
wire \fin_ram|mem~125_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \fin_ram|mem_rtl_0_bypass[36]~feeder_combout ;
wire \fin_ram|mem~126_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \fin_ram|mem_rtl_0_bypass[37]~feeder_combout ;
wire \fin_ram|mem~127_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \fin_ram|mem_rtl_0_bypass[38]~feeder_combout ;
wire \fin_ram|mem~128_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \fin_ram|mem_rtl_0_bypass[39]~feeder_combout ;
wire \fin_ram|mem~129_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \fin_ram|mem_rtl_0_bypass[40]~feeder_combout ;
wire \fin_ram|mem~130_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \fin_ram|mem_rtl_0_bypass[41]~feeder_combout ;
wire \fin_ram|mem~131_combout ;
wire \fin_ram|mem_rtl_0_bypass[42]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \fin_ram|mem~132_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \fin_ram|mem_rtl_0_bypass[43]~feeder_combout ;
wire \fin_ram|mem~133_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \fin_ram|mem_rtl_0_bypass[44]~feeder_combout ;
wire \fin_ram|mem~134_combout ;
wire \fin_ram|mem_rtl_0_bypass[45]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \fin_ram|mem~135_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \fin_ram|mem_rtl_0_bypass[46]~feeder_combout ;
wire \fin_ram|mem~136_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \fin_ram|mem_rtl_0_bypass[47]~feeder_combout ;
wire \fin_ram|mem~137_combout ;
wire \fin_ram|mem_rtl_0_bypass[48]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \fin_ram|mem~138_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \fin_ram|mem_rtl_0_bypass[49]~feeder_combout ;
wire \fin_ram|mem~139_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \fin_ram|mem_rtl_0_bypass[50]~feeder_combout ;
wire \fin_ram|mem~140_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \fin_ram|mem_rtl_0_bypass[51]~feeder_combout ;
wire \fin_ram|mem~141_combout ;
wire \fin_ram|mem_rtl_0_bypass[52]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \fin_ram|mem~142_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \fin_ram|mem_rtl_0_bypass[53]~feeder_combout ;
wire \fin_ram|mem~143_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \fin_ram|mem_rtl_0_bypass[54]~feeder_combout ;
wire \fin_ram|mem~144_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \fin_ram|mem_rtl_0_bypass[55]~feeder_combout ;
wire \fin_ram|mem~145_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \fin_ram|mem_rtl_0_bypass[56]~feeder_combout ;
wire \fin_ram|mem~146_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \fin_ram|mem_rtl_0_bypass[57]~feeder_combout ;
wire \fin_ram|mem~147_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \fin_ram|mem_rtl_0_bypass[58]~feeder_combout ;
wire \fin_ram|mem~148_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \fin_ram|mem_rtl_0_bypass[59]~feeder_combout ;
wire \fin_ram|mem~149_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \fin_ram|mem_rtl_0_bypass[60]~feeder_combout ;
wire \fin_ram|mem~150_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \fin_ram|mem_rtl_0_bypass[61]~feeder_combout ;
wire \fin_ram|mem~151_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \fin_ram|mem_rtl_0_bypass[62]~feeder_combout ;
wire \fin_ram|mem~152_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \fin_ram|mem_rtl_0_bypass[63]~feeder_combout ;
wire \fin_ram|mem~153_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \fin_ram|mem_rtl_0_bypass[64]~feeder_combout ;
wire \fin_ram|mem~154_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \fin_ram|mem_rtl_0_bypass[65]~feeder_combout ;
wire \fin_ram|mem~155_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \fin_ram|mem_rtl_0_bypass[66]~feeder_combout ;
wire \fin_ram|mem~156_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \fin_ram|mem_rtl_0_bypass[67]~feeder_combout ;
wire \fin_ram|mem~157_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \fin_ram|mem_rtl_0_bypass[68]~feeder_combout ;
wire \fin_ram|mem~158_combout ;
wire \fin_ram|mem_rtl_0_bypass[69]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \fin_ram|mem~159_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \fin_ram|mem_rtl_0_bypass[70]~feeder_combout ;
wire \fin_ram|mem~160_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \fin_ram|mem_rtl_0_bypass[71]~feeder_combout ;
wire \fin_ram|mem~161_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \fin_ram|mem_rtl_0_bypass[72]~feeder_combout ;
wire \fin_ram|mem~162_combout ;
wire \fin_ram|mem_rtl_0_bypass[73]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \fin_ram|mem~163_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \fin_ram|mem_rtl_0_bypass[74]~feeder_combout ;
wire \fin_ram|mem~164_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \fin_ram|mem_rtl_0_bypass[75]~feeder_combout ;
wire \fin_ram|mem~165_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \fin_ram|mem_rtl_0_bypass[76]~feeder_combout ;
wire \fin_ram|mem~166_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \fin_ram|mem_rtl_0_bypass[77]~feeder_combout ;
wire \fin_ram|mem~167_combout ;
wire \fin_ram|mem_rtl_0_bypass[78]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \fin_ram|mem~168_combout ;
wire \fin_ram|mem_rtl_0_bypass[79]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \fin_ram|mem~169_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \fin_ram|mem_rtl_0_bypass[80]~feeder_combout ;
wire \fin_ram|mem~170_combout ;
wire \fin_ram|mem_rtl_0_bypass[81]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a64 ;
wire \fin_ram|mem~171_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \fin_ram|mem_rtl_0_bypass[82]~feeder_combout ;
wire \fin_ram|mem~172_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a66 ;
wire \fin_ram|mem_rtl_0_bypass[83]~feeder_combout ;
wire \fin_ram|mem~173_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \fin_ram|mem_rtl_0_bypass[84]~feeder_combout ;
wire \fin_ram|mem~174_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a68 ;
wire \fin_ram|mem_rtl_0_bypass[85]~feeder_combout ;
wire \fin_ram|mem~175_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \fin_ram|mem_rtl_0_bypass[86]~feeder_combout ;
wire \fin_ram|mem~176_combout ;
wire \fin_ram|mem_rtl_0_bypass[87]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \fin_ram|mem~177_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \fin_ram|mem_rtl_0_bypass[88]~feeder_combout ;
wire \fin_ram|mem~178_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 ;
wire \fin_ram|mem_rtl_0_bypass[89]~feeder_combout ;
wire \fin_ram|mem~179_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \fin_ram|mem_rtl_0_bypass[90]~feeder_combout ;
wire \fin_ram|mem~180_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \fin_ram|mem_rtl_0_bypass[91]~feeder_combout ;
wire \fin_ram|mem~181_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \fin_ram|mem_rtl_0_bypass[92]~feeder_combout ;
wire \fin_ram|mem~182_combout ;
wire \fin_ram|mem_rtl_0_bypass[93]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a76 ;
wire \fin_ram|mem~183_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \fin_ram|mem_rtl_0_bypass[94]~feeder_combout ;
wire \fin_ram|mem~184_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \fin_ram|mem_rtl_0_bypass[95]~feeder_combout ;
wire \fin_ram|mem~185_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \fin_ram|mem_rtl_0_bypass[96]~feeder_combout ;
wire \fin_ram|mem~186_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \fin_ram|mem_rtl_0_bypass[97]~feeder_combout ;
wire \fin_ram|mem~187_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \fin_ram|mem_rtl_0_bypass[98]~feeder_combout ;
wire \fin_ram|mem~188_combout ;
wire \fin_ram|mem_rtl_0_bypass[99]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \fin_ram|mem~189_combout ;
wire \fin_ram|mem_rtl_0_bypass[100]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \fin_ram|mem~190_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \fin_ram|mem_rtl_0_bypass[101]~feeder_combout ;
wire \fin_ram|mem~191_combout ;
wire \fin_ram|mem_rtl_0_bypass[102]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \fin_ram|mem~192_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \fin_ram|mem_rtl_0_bypass[103]~feeder_combout ;
wire \fin_ram|mem~193_combout ;
wire \fin_ram|mem_rtl_0_bypass[104]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \fin_ram|mem~194_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \fin_ram|mem_rtl_0_bypass[105]~feeder_combout ;
wire \fin_ram|mem~195_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \fin_ram|mem_rtl_0_bypass[106]~feeder_combout ;
wire \fin_ram|mem~196_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \fin_ram|mem_rtl_0_bypass[107]~feeder_combout ;
wire \fin_ram|mem~197_combout ;
wire \fin_ram|mem_rtl_0_bypass[108]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \fin_ram|mem~198_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \fin_ram|mem_rtl_0_bypass[109]~feeder_combout ;
wire \fin_ram|mem~199_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \fin_ram|mem_rtl_0_bypass[110]~feeder_combout ;
wire \fin_ram|mem~200_combout ;
wire \fin_ram|mem_rtl_0_bypass[111]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \fin_ram|mem~201_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \fin_ram|mem_rtl_0_bypass[112]~feeder_combout ;
wire \fin_ram|mem~202_combout ;
wire \fin_ram|mem_rtl_0_bypass[113]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \fin_ram|mem~203_combout ;
wire \fin_ram|mem_rtl_0_bypass[114]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \fin_ram|mem~204_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \fin_ram|mem_rtl_0_bypass[115]~feeder_combout ;
wire \fin_ram|mem~205_combout ;
wire \fin_ram|mem_rtl_0_bypass[116]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \fin_ram|mem~206_combout ;
wire [0:116] \fin_ram|mem_rtl_0_bypass ;
wire [7:0] \init_counter|count ;
wire [0:17] \p_ram|mem_rtl_0_bypass ;

wire [35:0] \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [35:0] \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;

assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a1  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a2  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a3  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a4  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a5  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a6  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a7  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a8  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a9  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a10  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a11  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a12  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a13  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a14  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a15  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a16  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a17  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a18  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a19  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a20  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a21  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a22  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a23  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a24  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a25  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a26  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a27  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a28  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a29  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a30  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a31  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a32  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a33  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a34  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a0  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];

assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a36  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [1];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a37  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [2];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a38  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [3];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a39  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [4];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a40  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [5];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a41  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [6];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a42  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [7];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a43  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [8];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a44  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [9];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a45  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [10];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a46  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [11];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a47  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [12];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a48  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [13];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a49  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [14];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a50  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [15];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a51  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [16];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a52  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [17];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a53  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [18];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a54  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [19];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a55  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [20];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a56  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [21];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a57  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [22];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a58  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [23];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a59  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [24];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a60  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [25];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a61  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [26];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a62  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [27];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a63  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [28];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a64  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [29];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a65  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [30];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a66  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [31];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a67  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [32];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a68  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [33];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a69  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [34];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a70  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [35];

assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a71~portbdataout  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a72  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [1];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a73  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [2];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a74  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [3];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a75  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [4];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a76  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [5];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a77  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [6];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a78  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [7];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a79  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [8];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a80  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [9];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a81  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [10];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a82  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [11];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a83  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [12];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a84  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [13];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a85  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [14];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a86  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [15];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a87  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [16];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a88  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [17];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a89  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [18];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a90  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [19];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a91  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [20];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a92  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [21];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a93  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [22];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a94  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [23];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a95  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [24];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a96  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [25];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a97  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [26];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a98  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [27];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a99  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [28];

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \p_mem_data_out[0]~output (
	.i(\p_ram|mem~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[0]~output .bus_hold = "false";
defparam \p_mem_data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \p_mem_data_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[1]~output .bus_hold = "false";
defparam \p_mem_data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \p_mem_data_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[2]~output .bus_hold = "false";
defparam \p_mem_data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \p_mem_data_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[3]~output .bus_hold = "false";
defparam \p_mem_data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \p_mem_data_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[4]~output .bus_hold = "false";
defparam \p_mem_data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \p_mem_data_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[5]~output .bus_hold = "false";
defparam \p_mem_data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \p_mem_data_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[6]~output .bus_hold = "false";
defparam \p_mem_data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \p_mem_data_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[7]~output .bus_hold = "false";
defparam \p_mem_data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \p_mem_data_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[8]~output .bus_hold = "false";
defparam \p_mem_data_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \p_mem_data_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[9]~output .bus_hold = "false";
defparam \p_mem_data_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \p_mem_data_out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[10]~output .bus_hold = "false";
defparam \p_mem_data_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \p_mem_data_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[11]~output .bus_hold = "false";
defparam \p_mem_data_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \p_mem_data_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[12]~output .bus_hold = "false";
defparam \p_mem_data_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \p_mem_data_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[13]~output .bus_hold = "false";
defparam \p_mem_data_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \p_mem_data_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[14]~output .bus_hold = "false";
defparam \p_mem_data_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \p_mem_data_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[15]~output .bus_hold = "false";
defparam \p_mem_data_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \p_mem_data_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[16]~output .bus_hold = "false";
defparam \p_mem_data_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \p_mem_data_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[17]~output .bus_hold = "false";
defparam \p_mem_data_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \p_mem_data_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[18]~output .bus_hold = "false";
defparam \p_mem_data_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \p_mem_data_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[19]~output .bus_hold = "false";
defparam \p_mem_data_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \p_mem_data_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[20]~output .bus_hold = "false";
defparam \p_mem_data_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \p_mem_data_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[21]~output .bus_hold = "false";
defparam \p_mem_data_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \p_mem_data_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[22]~output .bus_hold = "false";
defparam \p_mem_data_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \p_mem_data_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[23]~output .bus_hold = "false";
defparam \p_mem_data_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \p_mem_data_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[24]~output .bus_hold = "false";
defparam \p_mem_data_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \p_mem_data_out[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[25]~output .bus_hold = "false";
defparam \p_mem_data_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \p_mem_data_out[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[26]~output .bus_hold = "false";
defparam \p_mem_data_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \p_mem_data_out[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[27]~output .bus_hold = "false";
defparam \p_mem_data_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \p_mem_data_out[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[28]~output .bus_hold = "false";
defparam \p_mem_data_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \p_mem_data_out[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[29]~output .bus_hold = "false";
defparam \p_mem_data_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \p_mem_data_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[30]~output .bus_hold = "false";
defparam \p_mem_data_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \p_mem_data_out[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[31]~output .bus_hold = "false";
defparam \p_mem_data_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \ux_mem_data_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[0]~output .bus_hold = "false";
defparam \ux_mem_data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \ux_mem_data_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[1]~output .bus_hold = "false";
defparam \ux_mem_data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \ux_mem_data_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[2]~output .bus_hold = "false";
defparam \ux_mem_data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \ux_mem_data_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[3]~output .bus_hold = "false";
defparam \ux_mem_data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \ux_mem_data_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[4]~output .bus_hold = "false";
defparam \ux_mem_data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \ux_mem_data_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[5]~output .bus_hold = "false";
defparam \ux_mem_data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \ux_mem_data_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[6]~output .bus_hold = "false";
defparam \ux_mem_data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ux_mem_data_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[7]~output .bus_hold = "false";
defparam \ux_mem_data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \ux_mem_data_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[8]~output .bus_hold = "false";
defparam \ux_mem_data_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \ux_mem_data_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[9]~output .bus_hold = "false";
defparam \ux_mem_data_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \ux_mem_data_out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[10]~output .bus_hold = "false";
defparam \ux_mem_data_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \ux_mem_data_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[11]~output .bus_hold = "false";
defparam \ux_mem_data_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \ux_mem_data_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[12]~output .bus_hold = "false";
defparam \ux_mem_data_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ux_mem_data_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[13]~output .bus_hold = "false";
defparam \ux_mem_data_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \ux_mem_data_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[14]~output .bus_hold = "false";
defparam \ux_mem_data_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \ux_mem_data_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[15]~output .bus_hold = "false";
defparam \ux_mem_data_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \ux_mem_data_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[16]~output .bus_hold = "false";
defparam \ux_mem_data_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \ux_mem_data_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[17]~output .bus_hold = "false";
defparam \ux_mem_data_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \ux_mem_data_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[18]~output .bus_hold = "false";
defparam \ux_mem_data_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \ux_mem_data_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[19]~output .bus_hold = "false";
defparam \ux_mem_data_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \ux_mem_data_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[20]~output .bus_hold = "false";
defparam \ux_mem_data_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \ux_mem_data_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[21]~output .bus_hold = "false";
defparam \ux_mem_data_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \ux_mem_data_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[22]~output .bus_hold = "false";
defparam \ux_mem_data_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \ux_mem_data_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[23]~output .bus_hold = "false";
defparam \ux_mem_data_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \ux_mem_data_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[24]~output .bus_hold = "false";
defparam \ux_mem_data_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ux_mem_data_out[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[25]~output .bus_hold = "false";
defparam \ux_mem_data_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \ux_mem_data_out[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[26]~output .bus_hold = "false";
defparam \ux_mem_data_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \ux_mem_data_out[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[27]~output .bus_hold = "false";
defparam \ux_mem_data_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \ux_mem_data_out[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[28]~output .bus_hold = "false";
defparam \ux_mem_data_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \ux_mem_data_out[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[29]~output .bus_hold = "false";
defparam \ux_mem_data_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \ux_mem_data_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[30]~output .bus_hold = "false";
defparam \ux_mem_data_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \ux_mem_data_out[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[31]~output .bus_hold = "false";
defparam \ux_mem_data_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \uy_mem_data_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[0]~output .bus_hold = "false";
defparam \uy_mem_data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \uy_mem_data_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[1]~output .bus_hold = "false";
defparam \uy_mem_data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \uy_mem_data_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[2]~output .bus_hold = "false";
defparam \uy_mem_data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \uy_mem_data_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[3]~output .bus_hold = "false";
defparam \uy_mem_data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \uy_mem_data_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[4]~output .bus_hold = "false";
defparam \uy_mem_data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \uy_mem_data_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[5]~output .bus_hold = "false";
defparam \uy_mem_data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \uy_mem_data_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[6]~output .bus_hold = "false";
defparam \uy_mem_data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \uy_mem_data_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[7]~output .bus_hold = "false";
defparam \uy_mem_data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \uy_mem_data_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[8]~output .bus_hold = "false";
defparam \uy_mem_data_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \uy_mem_data_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[9]~output .bus_hold = "false";
defparam \uy_mem_data_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \uy_mem_data_out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[10]~output .bus_hold = "false";
defparam \uy_mem_data_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \uy_mem_data_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[11]~output .bus_hold = "false";
defparam \uy_mem_data_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \uy_mem_data_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[12]~output .bus_hold = "false";
defparam \uy_mem_data_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \uy_mem_data_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[13]~output .bus_hold = "false";
defparam \uy_mem_data_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \uy_mem_data_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[14]~output .bus_hold = "false";
defparam \uy_mem_data_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \uy_mem_data_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[15]~output .bus_hold = "false";
defparam \uy_mem_data_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \uy_mem_data_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[16]~output .bus_hold = "false";
defparam \uy_mem_data_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \uy_mem_data_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[17]~output .bus_hold = "false";
defparam \uy_mem_data_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \uy_mem_data_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[18]~output .bus_hold = "false";
defparam \uy_mem_data_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \uy_mem_data_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[19]~output .bus_hold = "false";
defparam \uy_mem_data_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \uy_mem_data_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[20]~output .bus_hold = "false";
defparam \uy_mem_data_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \uy_mem_data_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[21]~output .bus_hold = "false";
defparam \uy_mem_data_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \uy_mem_data_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[22]~output .bus_hold = "false";
defparam \uy_mem_data_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \uy_mem_data_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[23]~output .bus_hold = "false";
defparam \uy_mem_data_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \uy_mem_data_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[24]~output .bus_hold = "false";
defparam \uy_mem_data_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \uy_mem_data_out[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[25]~output .bus_hold = "false";
defparam \uy_mem_data_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \uy_mem_data_out[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[26]~output .bus_hold = "false";
defparam \uy_mem_data_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \uy_mem_data_out[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[27]~output .bus_hold = "false";
defparam \uy_mem_data_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \uy_mem_data_out[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[28]~output .bus_hold = "false";
defparam \uy_mem_data_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \uy_mem_data_out[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[29]~output .bus_hold = "false";
defparam \uy_mem_data_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \uy_mem_data_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[30]~output .bus_hold = "false";
defparam \uy_mem_data_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \uy_mem_data_out[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[31]~output .bus_hold = "false";
defparam \uy_mem_data_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \fin_mem_data_out[0]~output (
	.i(\fin_ram|mem~107_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[0]~output .bus_hold = "false";
defparam \fin_mem_data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[1]~output .bus_hold = "false";
defparam \fin_mem_data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[2]~output .bus_hold = "false";
defparam \fin_mem_data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[3]~output .bus_hold = "false";
defparam \fin_mem_data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[4]~output (
	.i(\fin_ram|mem~108_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[4]~output .bus_hold = "false";
defparam \fin_mem_data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \fin_mem_data_out[5]~output (
	.i(\fin_ram|mem~109_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[5]~output .bus_hold = "false";
defparam \fin_mem_data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[6]~output (
	.i(\fin_ram|mem~110_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[6]~output .bus_hold = "false";
defparam \fin_mem_data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[7]~output .bus_hold = "false";
defparam \fin_mem_data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \fin_mem_data_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[8]~output .bus_hold = "false";
defparam \fin_mem_data_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \fin_mem_data_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[9]~output .bus_hold = "false";
defparam \fin_mem_data_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[10]~output (
	.i(\fin_ram|mem~111_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[10]~output .bus_hold = "false";
defparam \fin_mem_data_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \fin_mem_data_out[11]~output (
	.i(\fin_ram|mem~112_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[11]~output .bus_hold = "false";
defparam \fin_mem_data_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \fin_mem_data_out[12]~output (
	.i(\fin_ram|mem~113_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[12]~output .bus_hold = "false";
defparam \fin_mem_data_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \fin_mem_data_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[13]~output .bus_hold = "false";
defparam \fin_mem_data_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[14]~output .bus_hold = "false";
defparam \fin_mem_data_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[15]~output .bus_hold = "false";
defparam \fin_mem_data_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \fin_mem_data_out[16]~output (
	.i(\fin_ram|mem~114_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[16]~output .bus_hold = "false";
defparam \fin_mem_data_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[17]~output (
	.i(\fin_ram|mem~115_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[17]~output .bus_hold = "false";
defparam \fin_mem_data_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[18]~output (
	.i(\fin_ram|mem~116_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[18]~output .bus_hold = "false";
defparam \fin_mem_data_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[19]~output .bus_hold = "false";
defparam \fin_mem_data_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \fin_mem_data_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[20]~output .bus_hold = "false";
defparam \fin_mem_data_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[21]~output .bus_hold = "false";
defparam \fin_mem_data_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[22]~output .bus_hold = "false";
defparam \fin_mem_data_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \fin_mem_data_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[23]~output .bus_hold = "false";
defparam \fin_mem_data_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \fin_mem_data_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[24]~output .bus_hold = "false";
defparam \fin_mem_data_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[25]~output .bus_hold = "false";
defparam \fin_mem_data_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \fin_mem_data_out[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[26]~output .bus_hold = "false";
defparam \fin_mem_data_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \fin_mem_data_out[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[27]~output .bus_hold = "false";
defparam \fin_mem_data_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[28]~output .bus_hold = "false";
defparam \fin_mem_data_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \fin_mem_data_out[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[29]~output .bus_hold = "false";
defparam \fin_mem_data_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \fin_mem_data_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[30]~output .bus_hold = "false";
defparam \fin_mem_data_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[31]~output .bus_hold = "false";
defparam \fin_mem_data_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[32]~output (
	.i(\fin_ram|mem~117_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[32]~output .bus_hold = "false";
defparam \fin_mem_data_out[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[33]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[33]~output .bus_hold = "false";
defparam \fin_mem_data_out[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[34]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[34]~output .bus_hold = "false";
defparam \fin_mem_data_out[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[35]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[35]~output .bus_hold = "false";
defparam \fin_mem_data_out[35]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[36]~output (
	.i(\fin_ram|mem~118_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[36]~output .bus_hold = "false";
defparam \fin_mem_data_out[36]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[37]~output (
	.i(\fin_ram|mem~119_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[37]~output .bus_hold = "false";
defparam \fin_mem_data_out[37]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[38]~output (
	.i(\fin_ram|mem~120_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[38]~output .bus_hold = "false";
defparam \fin_mem_data_out[38]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[39]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[39]~output .bus_hold = "false";
defparam \fin_mem_data_out[39]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[40]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[40]~output .bus_hold = "false";
defparam \fin_mem_data_out[40]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \fin_mem_data_out[41]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[41]~output .bus_hold = "false";
defparam \fin_mem_data_out[41]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[42]~output (
	.i(\fin_ram|mem~121_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[42]~output .bus_hold = "false";
defparam \fin_mem_data_out[42]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \fin_mem_data_out[43]~output (
	.i(\fin_ram|mem~122_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[43]~output .bus_hold = "false";
defparam \fin_mem_data_out[43]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \fin_mem_data_out[44]~output (
	.i(\fin_ram|mem~123_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[44]~output .bus_hold = "false";
defparam \fin_mem_data_out[44]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \fin_mem_data_out[45]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[45]~output .bus_hold = "false";
defparam \fin_mem_data_out[45]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[46]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[46]~output .bus_hold = "false";
defparam \fin_mem_data_out[46]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \fin_mem_data_out[47]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[47]~output .bus_hold = "false";
defparam \fin_mem_data_out[47]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \fin_mem_data_out[48]~output (
	.i(\fin_ram|mem~124_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[48]~output .bus_hold = "false";
defparam \fin_mem_data_out[48]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \fin_mem_data_out[49]~output (
	.i(\fin_ram|mem~125_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[49]~output .bus_hold = "false";
defparam \fin_mem_data_out[49]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[50]~output (
	.i(\fin_ram|mem~126_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[50]~output .bus_hold = "false";
defparam \fin_mem_data_out[50]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[51]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[51]~output .bus_hold = "false";
defparam \fin_mem_data_out[51]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[52]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[52]~output .bus_hold = "false";
defparam \fin_mem_data_out[52]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[53]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[53]~output .bus_hold = "false";
defparam \fin_mem_data_out[53]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[54]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[54]~output .bus_hold = "false";
defparam \fin_mem_data_out[54]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[55]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[55]~output .bus_hold = "false";
defparam \fin_mem_data_out[55]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \fin_mem_data_out[56]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[56]~output .bus_hold = "false";
defparam \fin_mem_data_out[56]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[57]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[57]~output .bus_hold = "false";
defparam \fin_mem_data_out[57]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[58]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[58]~output .bus_hold = "false";
defparam \fin_mem_data_out[58]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \fin_mem_data_out[59]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[59]~output .bus_hold = "false";
defparam \fin_mem_data_out[59]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[60]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[60]~output .bus_hold = "false";
defparam \fin_mem_data_out[60]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \fin_mem_data_out[61]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[61]~output .bus_hold = "false";
defparam \fin_mem_data_out[61]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \fin_mem_data_out[62]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[62]~output .bus_hold = "false";
defparam \fin_mem_data_out[62]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \fin_mem_data_out[63]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[63]~output .bus_hold = "false";
defparam \fin_mem_data_out[63]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \fin_mem_data_out[64]~output (
	.i(\fin_ram|mem~127_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[64]~output .bus_hold = "false";
defparam \fin_mem_data_out[64]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[65]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[65]~output .bus_hold = "false";
defparam \fin_mem_data_out[65]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[66]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[66]~output .bus_hold = "false";
defparam \fin_mem_data_out[66]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[67]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[67]~output .bus_hold = "false";
defparam \fin_mem_data_out[67]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \fin_mem_data_out[68]~output (
	.i(\fin_ram|mem~128_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[68]~output .bus_hold = "false";
defparam \fin_mem_data_out[68]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[69]~output (
	.i(\fin_ram|mem~129_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[69]~output .bus_hold = "false";
defparam \fin_mem_data_out[69]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[70]~output (
	.i(\fin_ram|mem~130_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[70]~output .bus_hold = "false";
defparam \fin_mem_data_out[70]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[71]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[71]~output .bus_hold = "false";
defparam \fin_mem_data_out[71]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[72]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[72]~output .bus_hold = "false";
defparam \fin_mem_data_out[72]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[73]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[73]~output .bus_hold = "false";
defparam \fin_mem_data_out[73]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \fin_mem_data_out[74]~output (
	.i(\fin_ram|mem~131_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[74]~output .bus_hold = "false";
defparam \fin_mem_data_out[74]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[75]~output (
	.i(\fin_ram|mem~132_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[75]~output .bus_hold = "false";
defparam \fin_mem_data_out[75]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \fin_mem_data_out[76]~output (
	.i(\fin_ram|mem~133_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[76]~output .bus_hold = "false";
defparam \fin_mem_data_out[76]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \fin_mem_data_out[77]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[77]~output .bus_hold = "false";
defparam \fin_mem_data_out[77]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[78]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[78]~output .bus_hold = "false";
defparam \fin_mem_data_out[78]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \fin_mem_data_out[79]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[79]~output .bus_hold = "false";
defparam \fin_mem_data_out[79]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \fin_mem_data_out[80]~output (
	.i(\fin_ram|mem~134_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[80]~output .bus_hold = "false";
defparam \fin_mem_data_out[80]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \fin_mem_data_out[81]~output (
	.i(\fin_ram|mem~135_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[81]~output .bus_hold = "false";
defparam \fin_mem_data_out[81]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[82]~output (
	.i(\fin_ram|mem~136_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[82]~output .bus_hold = "false";
defparam \fin_mem_data_out[82]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[83]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[83]~output .bus_hold = "false";
defparam \fin_mem_data_out[83]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[84]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[84]~output .bus_hold = "false";
defparam \fin_mem_data_out[84]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \fin_mem_data_out[85]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[85]~output .bus_hold = "false";
defparam \fin_mem_data_out[85]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[86]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[86]~output .bus_hold = "false";
defparam \fin_mem_data_out[86]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \fin_mem_data_out[87]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[87]~output .bus_hold = "false";
defparam \fin_mem_data_out[87]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[88]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[88]~output .bus_hold = "false";
defparam \fin_mem_data_out[88]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \fin_mem_data_out[89]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[89]~output .bus_hold = "false";
defparam \fin_mem_data_out[89]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[90]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[90]~output .bus_hold = "false";
defparam \fin_mem_data_out[90]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[91]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[91]~output .bus_hold = "false";
defparam \fin_mem_data_out[91]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[92]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[92]~output .bus_hold = "false";
defparam \fin_mem_data_out[92]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[93]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[93]~output .bus_hold = "false";
defparam \fin_mem_data_out[93]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \fin_mem_data_out[94]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[94]~output .bus_hold = "false";
defparam \fin_mem_data_out[94]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \fin_mem_data_out[95]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[95]~output .bus_hold = "false";
defparam \fin_mem_data_out[95]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[96]~output (
	.i(\fin_ram|mem~137_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[96]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[96]~output .bus_hold = "false";
defparam \fin_mem_data_out[96]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[97]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[97]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[97]~output .bus_hold = "false";
defparam \fin_mem_data_out[97]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[98]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[98]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[98]~output .bus_hold = "false";
defparam \fin_mem_data_out[98]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[99]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[99]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[99]~output .bus_hold = "false";
defparam \fin_mem_data_out[99]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \fin_mem_data_out[100]~output (
	.i(\fin_ram|mem~138_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[100]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[100]~output .bus_hold = "false";
defparam \fin_mem_data_out[100]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[101]~output (
	.i(\fin_ram|mem~139_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[101]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[101]~output .bus_hold = "false";
defparam \fin_mem_data_out[101]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \fin_mem_data_out[102]~output (
	.i(\fin_ram|mem~140_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[102]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[102]~output .bus_hold = "false";
defparam \fin_mem_data_out[102]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[103]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[103]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[103]~output .bus_hold = "false";
defparam \fin_mem_data_out[103]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[104]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[104]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[104]~output .bus_hold = "false";
defparam \fin_mem_data_out[104]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \fin_mem_data_out[105]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[105]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[105]~output .bus_hold = "false";
defparam \fin_mem_data_out[105]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \fin_mem_data_out[106]~output (
	.i(\fin_ram|mem~141_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[106]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[106]~output .bus_hold = "false";
defparam \fin_mem_data_out[106]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \fin_mem_data_out[107]~output (
	.i(\fin_ram|mem~142_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[107]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[107]~output .bus_hold = "false";
defparam \fin_mem_data_out[107]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \fin_mem_data_out[108]~output (
	.i(\fin_ram|mem~143_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[108]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[108]~output .bus_hold = "false";
defparam \fin_mem_data_out[108]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[109]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[109]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[109]~output .bus_hold = "false";
defparam \fin_mem_data_out[109]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[110]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[110]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[110]~output .bus_hold = "false";
defparam \fin_mem_data_out[110]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \fin_mem_data_out[111]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[111]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[111]~output .bus_hold = "false";
defparam \fin_mem_data_out[111]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \fin_mem_data_out[112]~output (
	.i(\fin_ram|mem~144_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[112]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[112]~output .bus_hold = "false";
defparam \fin_mem_data_out[112]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[113]~output (
	.i(\fin_ram|mem~145_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[113]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[113]~output .bus_hold = "false";
defparam \fin_mem_data_out[113]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[114]~output (
	.i(\fin_ram|mem~146_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[114]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[114]~output .bus_hold = "false";
defparam \fin_mem_data_out[114]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[115]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[115]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[115]~output .bus_hold = "false";
defparam \fin_mem_data_out[115]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[116]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[116]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[116]~output .bus_hold = "false";
defparam \fin_mem_data_out[116]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[117]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[117]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[117]~output .bus_hold = "false";
defparam \fin_mem_data_out[117]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \fin_mem_data_out[118]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[118]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[118]~output .bus_hold = "false";
defparam \fin_mem_data_out[118]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[119]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[119]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[119]~output .bus_hold = "false";
defparam \fin_mem_data_out[119]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[120]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[120]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[120]~output .bus_hold = "false";
defparam \fin_mem_data_out[120]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \fin_mem_data_out[121]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[121]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[121]~output .bus_hold = "false";
defparam \fin_mem_data_out[121]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[122]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[122]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[122]~output .bus_hold = "false";
defparam \fin_mem_data_out[122]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[123]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[123]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[123]~output .bus_hold = "false";
defparam \fin_mem_data_out[123]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[124]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[124]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[124]~output .bus_hold = "false";
defparam \fin_mem_data_out[124]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[125]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[125]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[125]~output .bus_hold = "false";
defparam \fin_mem_data_out[125]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \fin_mem_data_out[126]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[126]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[126]~output .bus_hold = "false";
defparam \fin_mem_data_out[126]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[127]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[127]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[127]~output .bus_hold = "false";
defparam \fin_mem_data_out[127]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \fin_mem_data_out[128]~output (
	.i(\fin_ram|mem~147_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[128]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[128]~output .bus_hold = "false";
defparam \fin_mem_data_out[128]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \fin_mem_data_out[129]~output (
	.i(\fin_ram|mem~148_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[129]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[129]~output .bus_hold = "false";
defparam \fin_mem_data_out[129]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \fin_mem_data_out[130]~output (
	.i(\fin_ram|mem~149_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[130]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[130]~output .bus_hold = "false";
defparam \fin_mem_data_out[130]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \fin_mem_data_out[131]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[131]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[131]~output .bus_hold = "false";
defparam \fin_mem_data_out[131]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[132]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[132]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[132]~output .bus_hold = "false";
defparam \fin_mem_data_out[132]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[133]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[133]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[133]~output .bus_hold = "false";
defparam \fin_mem_data_out[133]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[134]~output (
	.i(\fin_ram|mem~150_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[134]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[134]~output .bus_hold = "false";
defparam \fin_mem_data_out[134]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[135]~output (
	.i(\fin_ram|mem~151_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[135]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[135]~output .bus_hold = "false";
defparam \fin_mem_data_out[135]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[136]~output (
	.i(\fin_ram|mem~152_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[136]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[136]~output .bus_hold = "false";
defparam \fin_mem_data_out[136]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[137]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[137]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[137]~output .bus_hold = "false";
defparam \fin_mem_data_out[137]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[138]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[138]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[138]~output .bus_hold = "false";
defparam \fin_mem_data_out[138]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[139]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[139]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[139]~output .bus_hold = "false";
defparam \fin_mem_data_out[139]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \fin_mem_data_out[140]~output (
	.i(\fin_ram|mem~153_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[140]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[140]~output .bus_hold = "false";
defparam \fin_mem_data_out[140]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[141]~output (
	.i(\fin_ram|mem~154_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[141]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[141]~output .bus_hold = "false";
defparam \fin_mem_data_out[141]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \fin_mem_data_out[142]~output (
	.i(\fin_ram|mem~155_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[142]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[142]~output .bus_hold = "false";
defparam \fin_mem_data_out[142]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[143]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[143]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[143]~output .bus_hold = "false";
defparam \fin_mem_data_out[143]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[144]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[144]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[144]~output .bus_hold = "false";
defparam \fin_mem_data_out[144]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \fin_mem_data_out[145]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[145]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[145]~output .bus_hold = "false";
defparam \fin_mem_data_out[145]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \fin_mem_data_out[146]~output (
	.i(\fin_ram|mem~156_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[146]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[146]~output .bus_hold = "false";
defparam \fin_mem_data_out[146]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \fin_mem_data_out[147]~output (
	.i(\fin_ram|mem~157_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[147]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[147]~output .bus_hold = "false";
defparam \fin_mem_data_out[147]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[148]~output (
	.i(\fin_ram|mem~158_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[148]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[148]~output .bus_hold = "false";
defparam \fin_mem_data_out[148]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \fin_mem_data_out[149]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[149]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[149]~output .bus_hold = "false";
defparam \fin_mem_data_out[149]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \fin_mem_data_out[150]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[150]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[150]~output .bus_hold = "false";
defparam \fin_mem_data_out[150]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \fin_mem_data_out[151]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[151]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[151]~output .bus_hold = "false";
defparam \fin_mem_data_out[151]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[152]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[152]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[152]~output .bus_hold = "false";
defparam \fin_mem_data_out[152]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \fin_mem_data_out[153]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[153]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[153]~output .bus_hold = "false";
defparam \fin_mem_data_out[153]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[154]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[154]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[154]~output .bus_hold = "false";
defparam \fin_mem_data_out[154]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[155]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[155]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[155]~output .bus_hold = "false";
defparam \fin_mem_data_out[155]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[156]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[156]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[156]~output .bus_hold = "false";
defparam \fin_mem_data_out[156]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \fin_mem_data_out[157]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[157]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[157]~output .bus_hold = "false";
defparam \fin_mem_data_out[157]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[158]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[158]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[158]~output .bus_hold = "false";
defparam \fin_mem_data_out[158]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[159]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[159]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[159]~output .bus_hold = "false";
defparam \fin_mem_data_out[159]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \fin_mem_data_out[160]~output (
	.i(\fin_ram|mem~159_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[160]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[160]~output .bus_hold = "false";
defparam \fin_mem_data_out[160]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \fin_mem_data_out[161]~output (
	.i(\fin_ram|mem~160_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[161]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[161]~output .bus_hold = "false";
defparam \fin_mem_data_out[161]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \fin_mem_data_out[162]~output (
	.i(\fin_ram|mem~161_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[162]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[162]~output .bus_hold = "false";
defparam \fin_mem_data_out[162]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[163]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[163]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[163]~output .bus_hold = "false";
defparam \fin_mem_data_out[163]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[164]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[164]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[164]~output .bus_hold = "false";
defparam \fin_mem_data_out[164]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[165]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[165]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[165]~output .bus_hold = "false";
defparam \fin_mem_data_out[165]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \fin_mem_data_out[166]~output (
	.i(\fin_ram|mem~162_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[166]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[166]~output .bus_hold = "false";
defparam \fin_mem_data_out[166]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[167]~output (
	.i(\fin_ram|mem~163_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[167]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[167]~output .bus_hold = "false";
defparam \fin_mem_data_out[167]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \fin_mem_data_out[168]~output (
	.i(\fin_ram|mem~164_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[168]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[168]~output .bus_hold = "false";
defparam \fin_mem_data_out[168]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \fin_mem_data_out[169]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[169]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[169]~output .bus_hold = "false";
defparam \fin_mem_data_out[169]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[170]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[170]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[170]~output .bus_hold = "false";
defparam \fin_mem_data_out[170]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \fin_mem_data_out[171]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[171]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[171]~output .bus_hold = "false";
defparam \fin_mem_data_out[171]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[172]~output (
	.i(\fin_ram|mem~165_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[172]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[172]~output .bus_hold = "false";
defparam \fin_mem_data_out[172]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \fin_mem_data_out[173]~output (
	.i(\fin_ram|mem~166_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[173]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[173]~output .bus_hold = "false";
defparam \fin_mem_data_out[173]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[174]~output (
	.i(\fin_ram|mem~167_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[174]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[174]~output .bus_hold = "false";
defparam \fin_mem_data_out[174]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[175]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[175]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[175]~output .bus_hold = "false";
defparam \fin_mem_data_out[175]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[176]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[176]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[176]~output .bus_hold = "false";
defparam \fin_mem_data_out[176]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \fin_mem_data_out[177]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[177]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[177]~output .bus_hold = "false";
defparam \fin_mem_data_out[177]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[178]~output (
	.i(\fin_ram|mem~168_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[178]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[178]~output .bus_hold = "false";
defparam \fin_mem_data_out[178]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[179]~output (
	.i(\fin_ram|mem~169_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[179]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[179]~output .bus_hold = "false";
defparam \fin_mem_data_out[179]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[180]~output (
	.i(\fin_ram|mem~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[180]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[180]~output .bus_hold = "false";
defparam \fin_mem_data_out[180]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \fin_mem_data_out[181]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[181]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[181]~output .bus_hold = "false";
defparam \fin_mem_data_out[181]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[182]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[182]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[182]~output .bus_hold = "false";
defparam \fin_mem_data_out[182]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \fin_mem_data_out[183]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[183]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[183]~output .bus_hold = "false";
defparam \fin_mem_data_out[183]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[184]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[184]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[184]~output .bus_hold = "false";
defparam \fin_mem_data_out[184]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[185]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[185]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[185]~output .bus_hold = "false";
defparam \fin_mem_data_out[185]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[186]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[186]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[186]~output .bus_hold = "false";
defparam \fin_mem_data_out[186]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \fin_mem_data_out[187]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[187]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[187]~output .bus_hold = "false";
defparam \fin_mem_data_out[187]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \fin_mem_data_out[188]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[188]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[188]~output .bus_hold = "false";
defparam \fin_mem_data_out[188]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[189]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[189]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[189]~output .bus_hold = "false";
defparam \fin_mem_data_out[189]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \fin_mem_data_out[190]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[190]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[190]~output .bus_hold = "false";
defparam \fin_mem_data_out[190]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \fin_mem_data_out[191]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[191]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[191]~output .bus_hold = "false";
defparam \fin_mem_data_out[191]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \fin_mem_data_out[192]~output (
	.i(\fin_ram|mem~171_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[192]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[192]~output .bus_hold = "false";
defparam \fin_mem_data_out[192]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \fin_mem_data_out[193]~output (
	.i(\fin_ram|mem~172_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[193]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[193]~output .bus_hold = "false";
defparam \fin_mem_data_out[193]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[194]~output (
	.i(\fin_ram|mem~173_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[194]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[194]~output .bus_hold = "false";
defparam \fin_mem_data_out[194]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[195]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[195]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[195]~output .bus_hold = "false";
defparam \fin_mem_data_out[195]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[196]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[196]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[196]~output .bus_hold = "false";
defparam \fin_mem_data_out[196]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \fin_mem_data_out[197]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[197]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[197]~output .bus_hold = "false";
defparam \fin_mem_data_out[197]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \fin_mem_data_out[198]~output (
	.i(\fin_ram|mem~174_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[198]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[198]~output .bus_hold = "false";
defparam \fin_mem_data_out[198]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[199]~output (
	.i(\fin_ram|mem~175_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[199]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[199]~output .bus_hold = "false";
defparam \fin_mem_data_out[199]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[200]~output (
	.i(\fin_ram|mem~176_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[200]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[200]~output .bus_hold = "false";
defparam \fin_mem_data_out[200]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[201]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[201]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[201]~output .bus_hold = "false";
defparam \fin_mem_data_out[201]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \fin_mem_data_out[202]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[202]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[202]~output .bus_hold = "false";
defparam \fin_mem_data_out[202]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \fin_mem_data_out[203]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[203]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[203]~output .bus_hold = "false";
defparam \fin_mem_data_out[203]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \fin_mem_data_out[204]~output (
	.i(\fin_ram|mem~177_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[204]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[204]~output .bus_hold = "false";
defparam \fin_mem_data_out[204]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[205]~output (
	.i(\fin_ram|mem~178_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[205]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[205]~output .bus_hold = "false";
defparam \fin_mem_data_out[205]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \fin_mem_data_out[206]~output (
	.i(\fin_ram|mem~179_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[206]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[206]~output .bus_hold = "false";
defparam \fin_mem_data_out[206]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[207]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[207]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[207]~output .bus_hold = "false";
defparam \fin_mem_data_out[207]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[208]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[208]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[208]~output .bus_hold = "false";
defparam \fin_mem_data_out[208]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \fin_mem_data_out[209]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[209]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[209]~output .bus_hold = "false";
defparam \fin_mem_data_out[209]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \fin_mem_data_out[210]~output (
	.i(\fin_ram|mem~180_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[210]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[210]~output .bus_hold = "false";
defparam \fin_mem_data_out[210]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \fin_mem_data_out[211]~output (
	.i(\fin_ram|mem~181_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[211]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[211]~output .bus_hold = "false";
defparam \fin_mem_data_out[211]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[212]~output (
	.i(\fin_ram|mem~182_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[212]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[212]~output .bus_hold = "false";
defparam \fin_mem_data_out[212]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[213]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[213]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[213]~output .bus_hold = "false";
defparam \fin_mem_data_out[213]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[214]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[214]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[214]~output .bus_hold = "false";
defparam \fin_mem_data_out[214]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[215]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[215]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[215]~output .bus_hold = "false";
defparam \fin_mem_data_out[215]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[216]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[216]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[216]~output .bus_hold = "false";
defparam \fin_mem_data_out[216]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[217]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[217]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[217]~output .bus_hold = "false";
defparam \fin_mem_data_out[217]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[218]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[218]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[218]~output .bus_hold = "false";
defparam \fin_mem_data_out[218]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[219]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[219]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[219]~output .bus_hold = "false";
defparam \fin_mem_data_out[219]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[220]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[220]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[220]~output .bus_hold = "false";
defparam \fin_mem_data_out[220]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[221]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[221]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[221]~output .bus_hold = "false";
defparam \fin_mem_data_out[221]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[222]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[222]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[222]~output .bus_hold = "false";
defparam \fin_mem_data_out[222]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[223]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[223]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[223]~output .bus_hold = "false";
defparam \fin_mem_data_out[223]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[224]~output (
	.i(\fin_ram|mem~183_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[224]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[224]~output .bus_hold = "false";
defparam \fin_mem_data_out[224]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \fin_mem_data_out[225]~output (
	.i(\fin_ram|mem~184_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[225]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[225]~output .bus_hold = "false";
defparam \fin_mem_data_out[225]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[226]~output (
	.i(\fin_ram|mem~185_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[226]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[226]~output .bus_hold = "false";
defparam \fin_mem_data_out[226]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[227]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[227]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[227]~output .bus_hold = "false";
defparam \fin_mem_data_out[227]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[228]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[228]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[228]~output .bus_hold = "false";
defparam \fin_mem_data_out[228]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[229]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[229]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[229]~output .bus_hold = "false";
defparam \fin_mem_data_out[229]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[230]~output (
	.i(\fin_ram|mem~186_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[230]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[230]~output .bus_hold = "false";
defparam \fin_mem_data_out[230]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[231]~output (
	.i(\fin_ram|mem~187_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[231]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[231]~output .bus_hold = "false";
defparam \fin_mem_data_out[231]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[232]~output (
	.i(\fin_ram|mem~188_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[232]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[232]~output .bus_hold = "false";
defparam \fin_mem_data_out[232]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[233]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[233]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[233]~output .bus_hold = "false";
defparam \fin_mem_data_out[233]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \fin_mem_data_out[234]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[234]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[234]~output .bus_hold = "false";
defparam \fin_mem_data_out[234]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \fin_mem_data_out[235]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[235]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[235]~output .bus_hold = "false";
defparam \fin_mem_data_out[235]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[236]~output (
	.i(\fin_ram|mem~189_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[236]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[236]~output .bus_hold = "false";
defparam \fin_mem_data_out[236]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \fin_mem_data_out[237]~output (
	.i(\fin_ram|mem~190_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[237]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[237]~output .bus_hold = "false";
defparam \fin_mem_data_out[237]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[238]~output (
	.i(\fin_ram|mem~191_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[238]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[238]~output .bus_hold = "false";
defparam \fin_mem_data_out[238]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[239]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[239]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[239]~output .bus_hold = "false";
defparam \fin_mem_data_out[239]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \fin_mem_data_out[240]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[240]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[240]~output .bus_hold = "false";
defparam \fin_mem_data_out[240]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[241]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[241]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[241]~output .bus_hold = "false";
defparam \fin_mem_data_out[241]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[242]~output (
	.i(\fin_ram|mem~192_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[242]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[242]~output .bus_hold = "false";
defparam \fin_mem_data_out[242]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[243]~output (
	.i(\fin_ram|mem~193_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[243]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[243]~output .bus_hold = "false";
defparam \fin_mem_data_out[243]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[244]~output (
	.i(\fin_ram|mem~194_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[244]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[244]~output .bus_hold = "false";
defparam \fin_mem_data_out[244]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \fin_mem_data_out[245]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[245]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[245]~output .bus_hold = "false";
defparam \fin_mem_data_out[245]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[246]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[246]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[246]~output .bus_hold = "false";
defparam \fin_mem_data_out[246]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[247]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[247]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[247]~output .bus_hold = "false";
defparam \fin_mem_data_out[247]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[248]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[248]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[248]~output .bus_hold = "false";
defparam \fin_mem_data_out[248]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[249]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[249]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[249]~output .bus_hold = "false";
defparam \fin_mem_data_out[249]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \fin_mem_data_out[250]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[250]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[250]~output .bus_hold = "false";
defparam \fin_mem_data_out[250]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[251]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[251]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[251]~output .bus_hold = "false";
defparam \fin_mem_data_out[251]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \fin_mem_data_out[252]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[252]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[252]~output .bus_hold = "false";
defparam \fin_mem_data_out[252]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[253]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[253]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[253]~output .bus_hold = "false";
defparam \fin_mem_data_out[253]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[254]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[254]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[254]~output .bus_hold = "false";
defparam \fin_mem_data_out[254]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[255]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[255]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[255]~output .bus_hold = "false";
defparam \fin_mem_data_out[255]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[256]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[256]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[256]~output .bus_hold = "false";
defparam \fin_mem_data_out[256]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \fin_mem_data_out[257]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[257]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[257]~output .bus_hold = "false";
defparam \fin_mem_data_out[257]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[258]~output (
	.i(\fin_ram|mem~195_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[258]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[258]~output .bus_hold = "false";
defparam \fin_mem_data_out[258]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \fin_mem_data_out[259]~output (
	.i(\fin_ram|mem~196_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[259]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[259]~output .bus_hold = "false";
defparam \fin_mem_data_out[259]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[260]~output (
	.i(\fin_ram|mem~197_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[260]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[260]~output .bus_hold = "false";
defparam \fin_mem_data_out[260]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \fin_mem_data_out[261]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[261]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[261]~output .bus_hold = "false";
defparam \fin_mem_data_out[261]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[262]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[262]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[262]~output .bus_hold = "false";
defparam \fin_mem_data_out[262]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[263]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[263]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[263]~output .bus_hold = "false";
defparam \fin_mem_data_out[263]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \fin_mem_data_out[264]~output (
	.i(\fin_ram|mem~198_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[264]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[264]~output .bus_hold = "false";
defparam \fin_mem_data_out[264]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[265]~output (
	.i(\fin_ram|mem~199_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[265]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[265]~output .bus_hold = "false";
defparam \fin_mem_data_out[265]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \fin_mem_data_out[266]~output (
	.i(\fin_ram|mem~200_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[266]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[266]~output .bus_hold = "false";
defparam \fin_mem_data_out[266]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \fin_mem_data_out[267]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[267]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[267]~output .bus_hold = "false";
defparam \fin_mem_data_out[267]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \fin_mem_data_out[268]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[268]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[268]~output .bus_hold = "false";
defparam \fin_mem_data_out[268]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \fin_mem_data_out[269]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[269]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[269]~output .bus_hold = "false";
defparam \fin_mem_data_out[269]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[270]~output (
	.i(\fin_ram|mem~201_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[270]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[270]~output .bus_hold = "false";
defparam \fin_mem_data_out[270]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \fin_mem_data_out[271]~output (
	.i(\fin_ram|mem~202_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[271]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[271]~output .bus_hold = "false";
defparam \fin_mem_data_out[271]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[272]~output (
	.i(\fin_ram|mem~203_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[272]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[272]~output .bus_hold = "false";
defparam \fin_mem_data_out[272]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[273]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[273]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[273]~output .bus_hold = "false";
defparam \fin_mem_data_out[273]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \fin_mem_data_out[274]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[274]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[274]~output .bus_hold = "false";
defparam \fin_mem_data_out[274]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[275]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[275]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[275]~output .bus_hold = "false";
defparam \fin_mem_data_out[275]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \fin_mem_data_out[276]~output (
	.i(\fin_ram|mem~204_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[276]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[276]~output .bus_hold = "false";
defparam \fin_mem_data_out[276]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[277]~output (
	.i(\fin_ram|mem~205_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[277]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[277]~output .bus_hold = "false";
defparam \fin_mem_data_out[277]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[278]~output (
	.i(\fin_ram|mem~206_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[278]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[278]~output .bus_hold = "false";
defparam \fin_mem_data_out[278]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \fin_mem_data_out[279]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[279]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[279]~output .bus_hold = "false";
defparam \fin_mem_data_out[279]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \fin_mem_data_out[280]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[280]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[280]~output .bus_hold = "false";
defparam \fin_mem_data_out[280]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \fin_mem_data_out[281]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[281]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[281]~output .bus_hold = "false";
defparam \fin_mem_data_out[281]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[282]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[282]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[282]~output .bus_hold = "false";
defparam \fin_mem_data_out[282]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[283]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[283]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[283]~output .bus_hold = "false";
defparam \fin_mem_data_out[283]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \fin_mem_data_out[284]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[284]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[284]~output .bus_hold = "false";
defparam \fin_mem_data_out[284]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[285]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[285]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[285]~output .bus_hold = "false";
defparam \fin_mem_data_out[285]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[286]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[286]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[286]~output .bus_hold = "false";
defparam \fin_mem_data_out[286]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[287]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[287]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[287]~output .bus_hold = "false";
defparam \fin_mem_data_out[287]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N12
cycloneive_lcell_comb \init_counter|count[0]~0 (
// Equation(s):
// \init_counter|count[0]~0_combout  = !\init_counter|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\init_counter|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\init_counter|count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \init_counter|count[0]~0 .lut_mask = 16'h0F0F;
defparam \init_counter|count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \RESET~input (
	.i(RESET),
	.ibar(gnd),
	.o(\RESET~input_o ));
// synopsys translate_off
defparam \RESET~input .bus_hold = "false";
defparam \RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \RESET~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RESET~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RESET~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RESET~inputclkctrl .clock_type = "global clock";
defparam \RESET~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N14
cycloneive_lcell_comb \init_counter|Add0~0 (
// Equation(s):
// \init_counter|Add0~0_combout  = (\init_counter|count [0] & (\init_counter|count [1] $ (VCC))) # (!\init_counter|count [0] & (\init_counter|count [1] & VCC))
// \init_counter|Add0~1  = CARRY((\init_counter|count [0] & \init_counter|count [1]))

	.dataa(\init_counter|count [0]),
	.datab(\init_counter|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\init_counter|Add0~0_combout ),
	.cout(\init_counter|Add0~1 ));
// synopsys translate_off
defparam \init_counter|Add0~0 .lut_mask = 16'h6688;
defparam \init_counter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N0
cycloneive_lcell_comb \init_counter|count[1]~feeder (
// Equation(s):
// \init_counter|count[1]~feeder_combout  = \init_counter|Add0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|Add0~0_combout ),
	.cin(gnd),
	.combout(\init_counter|count[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \init_counter|count[1]~feeder .lut_mask = 16'hFF00;
defparam \init_counter|count[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y48_N1
dffeas \init_counter|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\init_counter|count[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[1] .is_wysiwyg = "true";
defparam \init_counter|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N14
cycloneive_lcell_comb \fsm|Equal0~1 (
// Equation(s):
// \fsm|Equal0~1_combout  = (\init_counter|count [3] & (\init_counter|count [1] & (\init_counter|count [4] & \init_counter|count [2])))

	.dataa(\init_counter|count [3]),
	.datab(\init_counter|count [1]),
	.datac(\init_counter|count [4]),
	.datad(\init_counter|count [2]),
	.cin(gnd),
	.combout(\fsm|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|Equal0~1 .lut_mask = 16'h8000;
defparam \fsm|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N20
cycloneive_lcell_comb \init_counter|Add0~6 (
// Equation(s):
// \init_counter|Add0~6_combout  = (\init_counter|count [4] & (!\init_counter|Add0~5 )) # (!\init_counter|count [4] & ((\init_counter|Add0~5 ) # (GND)))
// \init_counter|Add0~7  = CARRY((!\init_counter|Add0~5 ) # (!\init_counter|count [4]))

	.dataa(\init_counter|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_counter|Add0~5 ),
	.combout(\init_counter|Add0~6_combout ),
	.cout(\init_counter|Add0~7 ));
// synopsys translate_off
defparam \init_counter|Add0~6 .lut_mask = 16'h5A5F;
defparam \init_counter|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N22
cycloneive_lcell_comb \init_counter|Add0~8 (
// Equation(s):
// \init_counter|Add0~8_combout  = (\init_counter|count [5] & (\init_counter|Add0~7  $ (GND))) # (!\init_counter|count [5] & (!\init_counter|Add0~7  & VCC))
// \init_counter|Add0~9  = CARRY((\init_counter|count [5] & !\init_counter|Add0~7 ))

	.dataa(\init_counter|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_counter|Add0~7 ),
	.combout(\init_counter|Add0~8_combout ),
	.cout(\init_counter|Add0~9 ));
// synopsys translate_off
defparam \init_counter|Add0~8 .lut_mask = 16'hA50A;
defparam \init_counter|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y48_N23
dffeas \init_counter|count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\init_counter|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[5] .is_wysiwyg = "true";
defparam \init_counter|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N24
cycloneive_lcell_comb \init_counter|Add0~10 (
// Equation(s):
// \init_counter|Add0~10_combout  = (\init_counter|count [6] & (!\init_counter|Add0~9 )) # (!\init_counter|count [6] & ((\init_counter|Add0~9 ) # (GND)))
// \init_counter|Add0~11  = CARRY((!\init_counter|Add0~9 ) # (!\init_counter|count [6]))

	.dataa(gnd),
	.datab(\init_counter|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_counter|Add0~9 ),
	.combout(\init_counter|Add0~10_combout ),
	.cout(\init_counter|Add0~11 ));
// synopsys translate_off
defparam \init_counter|Add0~10 .lut_mask = 16'h3C3F;
defparam \init_counter|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y48_N25
dffeas \init_counter|count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\init_counter|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[6] .is_wysiwyg = "true";
defparam \init_counter|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N26
cycloneive_lcell_comb \init_counter|Add0~12 (
// Equation(s):
// \init_counter|Add0~12_combout  = \init_counter|Add0~11  $ (!\init_counter|count [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [7]),
	.cin(\init_counter|Add0~11 ),
	.combout(\init_counter|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \init_counter|Add0~12 .lut_mask = 16'hF00F;
defparam \init_counter|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y48_N27
dffeas \init_counter|count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\init_counter|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[7] .is_wysiwyg = "true";
defparam \init_counter|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N6
cycloneive_lcell_comb \fsm|Equal0~0 (
// Equation(s):
// \fsm|Equal0~0_combout  = (\init_counter|count [0] & (\init_counter|count [7] & (\init_counter|count [5] & \init_counter|count [6])))

	.dataa(\init_counter|count [0]),
	.datab(\init_counter|count [7]),
	.datac(\init_counter|count [5]),
	.datad(\init_counter|count [6]),
	.cin(gnd),
	.combout(\fsm|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|Equal0~0 .lut_mask = 16'h8000;
defparam \fsm|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N26
cycloneive_lcell_comb \fsm|State.CALC_MOMENT~0 (
// Equation(s):
// \fsm|State.CALC_MOMENT~0_combout  = (\fsm|State.CALC_MOMENT~q ) # ((\fsm|Equal0~1_combout  & \fsm|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\fsm|Equal0~1_combout ),
	.datac(\fsm|State.CALC_MOMENT~q ),
	.datad(\fsm|Equal0~0_combout ),
	.cin(gnd),
	.combout(\fsm|State.CALC_MOMENT~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|State.CALC_MOMENT~0 .lut_mask = 16'hFCF0;
defparam \fsm|State.CALC_MOMENT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y49_N27
dffeas \fsm|State.CALC_MOMENT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fsm|State.CALC_MOMENT~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|State.CALC_MOMENT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|State.CALC_MOMENT .is_wysiwyg = "true";
defparam \fsm|State.CALC_MOMENT .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y48_N13
dffeas \init_counter|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\init_counter|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[0] .is_wysiwyg = "true";
defparam \init_counter|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N16
cycloneive_lcell_comb \init_counter|Add0~2 (
// Equation(s):
// \init_counter|Add0~2_combout  = (\init_counter|count [2] & (!\init_counter|Add0~1 )) # (!\init_counter|count [2] & ((\init_counter|Add0~1 ) # (GND)))
// \init_counter|Add0~3  = CARRY((!\init_counter|Add0~1 ) # (!\init_counter|count [2]))

	.dataa(\init_counter|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_counter|Add0~1 ),
	.combout(\init_counter|Add0~2_combout ),
	.cout(\init_counter|Add0~3 ));
// synopsys translate_off
defparam \init_counter|Add0~2 .lut_mask = 16'h5A5F;
defparam \init_counter|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y48_N7
dffeas \init_counter|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~2_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[2] .is_wysiwyg = "true";
defparam \init_counter|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N18
cycloneive_lcell_comb \init_counter|Add0~4 (
// Equation(s):
// \init_counter|Add0~4_combout  = (\init_counter|count [3] & (\init_counter|Add0~3  $ (GND))) # (!\init_counter|count [3] & (!\init_counter|Add0~3  & VCC))
// \init_counter|Add0~5  = CARRY((\init_counter|count [3] & !\init_counter|Add0~3 ))

	.dataa(gnd),
	.datab(\init_counter|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_counter|Add0~3 ),
	.combout(\init_counter|Add0~4_combout ),
	.cout(\init_counter|Add0~5 ));
// synopsys translate_off
defparam \init_counter|Add0~4 .lut_mask = 16'hC30C;
defparam \init_counter|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y48_N5
dffeas \init_counter|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~4_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[3] .is_wysiwyg = "true";
defparam \init_counter|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y48_N31
dffeas \init_counter|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~6_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[4] .is_wysiwyg = "true";
defparam \init_counter|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N28
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[9]~feeder (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[9]~feeder_combout  = \init_counter|count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\init_counter|count [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[9]~feeder .lut_mask = 16'hF0F0;
defparam \p_ram|mem_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y49_N29
dffeas \p_ram|mem_rtl_0_bypass[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N0
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[12]~feeder_combout  = \init_counter|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|Add0~8_combout ),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \p_ram|mem_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y48_N1
dffeas \p_ram|mem_rtl_0_bypass[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y48_N27
dffeas \p_ram|mem_rtl_0_bypass[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~6_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y49_N7
dffeas \p_ram|mem_rtl_0_bypass[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N26
cycloneive_lcell_comb \p_ram|mem~5 (
// Equation(s):
// \p_ram|mem~5_combout  = (\p_ram|mem_rtl_0_bypass [9] & (\p_ram|mem_rtl_0_bypass [10] & (\p_ram|mem_rtl_0_bypass [12] $ (!\p_ram|mem_rtl_0_bypass [11])))) # (!\p_ram|mem_rtl_0_bypass [9] & (!\p_ram|mem_rtl_0_bypass [10] & (\p_ram|mem_rtl_0_bypass [12] $ 
// (!\p_ram|mem_rtl_0_bypass [11]))))

	.dataa(\p_ram|mem_rtl_0_bypass [9]),
	.datab(\p_ram|mem_rtl_0_bypass [12]),
	.datac(\p_ram|mem_rtl_0_bypass [10]),
	.datad(\p_ram|mem_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\p_ram|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~5 .lut_mask = 16'h8421;
defparam \p_ram|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N22
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[1]~feeder (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[1]~feeder_combout  = \init_counter|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\init_counter|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[1]~feeder .lut_mask = 16'hF0F0;
defparam \p_ram|mem_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y48_N23
dffeas \p_ram|mem_rtl_0_bypass[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N8
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[3]~feeder (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[3]~feeder_combout  = \init_counter|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [1]),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \p_ram|mem_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y49_N9
dffeas \p_ram|mem_rtl_0_bypass[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y48_N21
dffeas \p_ram|mem_rtl_0_bypass[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~0_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N6
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[2]~1 (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[2]~1_combout  = !\init_counter|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\init_counter|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[2]~1 .lut_mask = 16'h0F0F;
defparam \p_ram|mem_rtl_0_bypass[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y48_N7
dffeas \p_ram|mem_rtl_0_bypass[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[2]~1_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N20
cycloneive_lcell_comb \p_ram|mem~3 (
// Equation(s):
// \p_ram|mem~3_combout  = (\p_ram|mem_rtl_0_bypass [1] & (\p_ram|mem_rtl_0_bypass [2] & (\p_ram|mem_rtl_0_bypass [3] $ (!\p_ram|mem_rtl_0_bypass [4])))) # (!\p_ram|mem_rtl_0_bypass [1] & (!\p_ram|mem_rtl_0_bypass [2] & (\p_ram|mem_rtl_0_bypass [3] $ 
// (!\p_ram|mem_rtl_0_bypass [4]))))

	.dataa(\p_ram|mem_rtl_0_bypass [1]),
	.datab(\p_ram|mem_rtl_0_bypass [3]),
	.datac(\p_ram|mem_rtl_0_bypass [4]),
	.datad(\p_ram|mem_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\p_ram|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~3 .lut_mask = 16'h8241;
defparam \p_ram|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N18
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[7]~feeder_combout  = \init_counter|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [3]),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \p_ram|mem_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y49_N19
dffeas \p_ram|mem_rtl_0_bypass[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y48_N15
dffeas \p_ram|mem_rtl_0_bypass[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~4_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y48_N11
dffeas \p_ram|mem_rtl_0_bypass[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~2_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N12
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[5]~feeder_combout  = \init_counter|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [2]),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \p_ram|mem_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y49_N13
dffeas \p_ram|mem_rtl_0_bypass[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N10
cycloneive_lcell_comb \p_ram|mem~4 (
// Equation(s):
// \p_ram|mem~4_combout  = (\p_ram|mem_rtl_0_bypass [7] & (\p_ram|mem_rtl_0_bypass [8] & (\p_ram|mem_rtl_0_bypass [6] $ (!\p_ram|mem_rtl_0_bypass [5])))) # (!\p_ram|mem_rtl_0_bypass [7] & (!\p_ram|mem_rtl_0_bypass [8] & (\p_ram|mem_rtl_0_bypass [6] $ 
// (!\p_ram|mem_rtl_0_bypass [5]))))

	.dataa(\p_ram|mem_rtl_0_bypass [7]),
	.datab(\p_ram|mem_rtl_0_bypass [8]),
	.datac(\p_ram|mem_rtl_0_bypass [6]),
	.datad(\p_ram|mem_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\p_ram|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~4 .lut_mask = 16'h9009;
defparam \p_ram|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y48_N17
dffeas \p_ram|mem_rtl_0_bypass[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~12_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N18
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[15]~feeder_combout  = \init_counter|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [7]),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \p_ram|mem_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y48_N19
dffeas \p_ram|mem_rtl_0_bypass[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y48_N13
dffeas \p_ram|mem_rtl_0_bypass[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~10_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N16
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[13]~feeder_combout  = \init_counter|count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\init_counter|count [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[13]~feeder .lut_mask = 16'hF0F0;
defparam \p_ram|mem_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y48_N17
dffeas \p_ram|mem_rtl_0_bypass[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N12
cycloneive_lcell_comb \p_ram|mem~6 (
// Equation(s):
// \p_ram|mem~6_combout  = (\p_ram|mem_rtl_0_bypass [16] & (\p_ram|mem_rtl_0_bypass [15] & (\p_ram|mem_rtl_0_bypass [14] $ (!\p_ram|mem_rtl_0_bypass [13])))) # (!\p_ram|mem_rtl_0_bypass [16] & (!\p_ram|mem_rtl_0_bypass [15] & (\p_ram|mem_rtl_0_bypass [14] $ 
// (!\p_ram|mem_rtl_0_bypass [13]))))

	.dataa(\p_ram|mem_rtl_0_bypass [16]),
	.datab(\p_ram|mem_rtl_0_bypass [15]),
	.datac(\p_ram|mem_rtl_0_bypass [14]),
	.datad(\p_ram|mem_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\p_ram|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~6 .lut_mask = 16'h9009;
defparam \p_ram|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N10
cycloneive_lcell_comb \p_ram|mem~7 (
// Equation(s):
// \p_ram|mem~7_combout  = (\p_ram|mem~5_combout  & (\p_ram|mem~3_combout  & (\p_ram|mem~4_combout  & \p_ram|mem~6_combout )))

	.dataa(\p_ram|mem~5_combout ),
	.datab(\p_ram|mem~3_combout ),
	.datac(\p_ram|mem~4_combout ),
	.datad(\p_ram|mem~6_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~7 .lut_mask = 16'h8000;
defparam \p_ram|mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N28
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[0]~0 (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[0]~0_combout  = !\fsm|State.CALC_MOMENT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsm|State.CALC_MOMENT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[0]~0 .lut_mask = 16'h0F0F;
defparam \p_ram|mem_rtl_0_bypass[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y48_N29
dffeas \p_ram|mem_rtl_0_bypass[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N4
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[17]~feeder (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[17]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[17]~feeder .lut_mask = 16'hFFFF;
defparam \p_ram|mem_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y48_N5
dffeas \p_ram|mem_rtl_0_bypass[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N30
cycloneive_lcell_comb \p_ram|mem~0feeder (
// Equation(s):
// \p_ram|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_ram|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~0feeder .lut_mask = 16'hFFFF;
defparam \p_ram|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y48_N31
dffeas \p_ram|mem~0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~0 .is_wysiwyg = "true";
defparam \p_ram|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N16
cycloneive_lcell_comb \fsm|State.CALC_MOMENT~_wirecell (
// Equation(s):
// \fsm|State.CALC_MOMENT~_wirecell_combout  = !\fsm|State.CALC_MOMENT~q 

	.dataa(\fsm|State.CALC_MOMENT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsm|State.CALC_MOMENT~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|State.CALC_MOMENT~_wirecell .lut_mask = 16'h5555;
defparam \fsm|State.CALC_MOMENT~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N6
cycloneive_lcell_comb \init_counter|count[0]~_wirecell (
// Equation(s):
// \init_counter|count[0]~_wirecell_combout  = !\init_counter|count [0]

	.dataa(gnd),
	.datab(\init_counter|count [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\init_counter|count[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \init_counter|count[0]~_wirecell .lut_mask = 16'h3333;
defparam \init_counter|count[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(!\fsm|State.CALC_MOMENT~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fsm|State.CALC_MOMENT~_wirecell_combout ),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(!\fsm|State.CALC_MOMENT~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\init_counter|count [7],\init_counter|count [6],\init_counter|count [5],\init_counter|count [4],\init_counter|count [3],\init_counter|count [2],\init_counter|count [1],\init_counter|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\init_counter|Add0~12_combout ,\init_counter|Add0~10_combout ,\init_counter|Add0~8_combout ,\init_counter|Add0~6_combout ,\init_counter|Add0~4_combout ,\init_counter|Add0~2_combout ,\init_counter|Add0~0_combout ,\init_counter|count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "distribution_ram:fin_ram|altsyncram:mem_rtl_0|altsyncram_hed1:auto_generated|ALTSYNCRAM";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 100;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 100;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N4
cycloneive_lcell_comb \p_ram|mem~2 (
// Equation(s):
// \p_ram|mem~2_combout  = (\p_ram|mem_rtl_0|auto_generated|ram_block1a0 ) # (!\p_ram|mem~0_q )

	.dataa(gnd),
	.datab(\p_ram|mem~0_q ),
	.datac(gnd),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\p_ram|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~2 .lut_mask = 16'hFF33;
defparam \p_ram|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N8
cycloneive_lcell_comb \p_ram|mem~8 (
// Equation(s):
// \p_ram|mem~8_combout  = (\p_ram|mem~7_combout  & ((\p_ram|mem_rtl_0_bypass [0] & (\p_ram|mem_rtl_0_bypass [17])) # (!\p_ram|mem_rtl_0_bypass [0] & ((\p_ram|mem~2_combout ))))) # (!\p_ram|mem~7_combout  & (((\p_ram|mem~2_combout ))))

	.dataa(\p_ram|mem~7_combout ),
	.datab(\p_ram|mem_rtl_0_bypass [0]),
	.datac(\p_ram|mem_rtl_0_bypass [17]),
	.datad(\p_ram|mem~2_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~8 .lut_mask = 16'hF780;
defparam \p_ram|mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N8
cycloneive_lcell_comb \fin_ram|mem~0feeder (
// Equation(s):
// \fin_ram|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~0feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y49_N9
dffeas \fin_ram|mem~0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem~0 .is_wysiwyg = "true";
defparam \fin_ram|mem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y48_N21
dffeas \fin_ram|mem_rtl_0_bypass[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~2_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y49_N17
dffeas \fin_ram|mem_rtl_0_bypass[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N30
cycloneive_lcell_comb \fin_ram|mem~102 (
// Equation(s):
// \fin_ram|mem~102_combout  = \fin_ram|mem_rtl_0_bypass [6] $ (\fin_ram|mem_rtl_0_bypass [5])

	.dataa(gnd),
	.datab(\fin_ram|mem_rtl_0_bypass [6]),
	.datac(gnd),
	.datad(\fin_ram|mem_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\fin_ram|mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~102 .lut_mask = 16'h33CC;
defparam \fin_ram|mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N14
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[3]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[3]~feeder_combout  = \init_counter|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [1]),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \fin_ram|mem_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y49_N15
dffeas \fin_ram|mem_rtl_0_bypass[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[1]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[1]~feeder_combout  = \init_counter|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [0]),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \fin_ram|mem_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y49_N5
dffeas \fin_ram|mem_rtl_0_bypass[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y49_N23
dffeas \fin_ram|mem_rtl_0_bypass[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~0_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[2]~1 (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[2]~1_combout  = !\init_counter|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [0]),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[2]~1 .lut_mask = 16'h00FF;
defparam \fin_ram|mem_rtl_0_bypass[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y49_N1
dffeas \fin_ram|mem_rtl_0_bypass[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[2]~1_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N22
cycloneive_lcell_comb \fin_ram|mem~101 (
// Equation(s):
// \fin_ram|mem~101_combout  = (\fin_ram|mem_rtl_0_bypass [3] & (\fin_ram|mem_rtl_0_bypass [4] & (\fin_ram|mem_rtl_0_bypass [1] $ (!\fin_ram|mem_rtl_0_bypass [2])))) # (!\fin_ram|mem_rtl_0_bypass [3] & (!\fin_ram|mem_rtl_0_bypass [4] & 
// (\fin_ram|mem_rtl_0_bypass [1] $ (!\fin_ram|mem_rtl_0_bypass [2]))))

	.dataa(\fin_ram|mem_rtl_0_bypass [3]),
	.datab(\fin_ram|mem_rtl_0_bypass [1]),
	.datac(\fin_ram|mem_rtl_0_bypass [4]),
	.datad(\fin_ram|mem_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\fin_ram|mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~101 .lut_mask = 16'h8421;
defparam \fin_ram|mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y48_N29
dffeas \fin_ram|mem_rtl_0_bypass[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~4_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N10
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[7]~feeder_combout  = \init_counter|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [3]),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \fin_ram|mem_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y49_N11
dffeas \fin_ram|mem_rtl_0_bypass[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N28
cycloneive_lcell_comb \fin_ram|mem~103 (
// Equation(s):
// \fin_ram|mem~103_combout  = (!\fin_ram|mem~102_combout  & (\fin_ram|mem~101_combout  & (\fin_ram|mem_rtl_0_bypass [8] $ (!\fin_ram|mem_rtl_0_bypass [7]))))

	.dataa(\fin_ram|mem~102_combout ),
	.datab(\fin_ram|mem~101_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [8]),
	.datad(\fin_ram|mem_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\fin_ram|mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~103 .lut_mask = 16'h4004;
defparam \fin_ram|mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N2
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[15]~feeder_combout  = \init_counter|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [7]),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \fin_ram|mem_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y48_N3
dffeas \fin_ram|mem_rtl_0_bypass[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[13]~feeder_combout  = \init_counter|count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\init_counter|count [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[13]~feeder .lut_mask = 16'hF0F0;
defparam \fin_ram|mem_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y48_N25
dffeas \fin_ram|mem_rtl_0_bypass[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y48_N3
dffeas \fin_ram|mem_rtl_0_bypass[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~10_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y48_N19
dffeas \fin_ram|mem_rtl_0_bypass[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~12_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N2
cycloneive_lcell_comb \fin_ram|mem~105 (
// Equation(s):
// \fin_ram|mem~105_combout  = (\fin_ram|mem_rtl_0_bypass [15] & (\fin_ram|mem_rtl_0_bypass [16] & (\fin_ram|mem_rtl_0_bypass [13] $ (!\fin_ram|mem_rtl_0_bypass [14])))) # (!\fin_ram|mem_rtl_0_bypass [15] & (!\fin_ram|mem_rtl_0_bypass [16] & 
// (\fin_ram|mem_rtl_0_bypass [13] $ (!\fin_ram|mem_rtl_0_bypass [14]))))

	.dataa(\fin_ram|mem_rtl_0_bypass [15]),
	.datab(\fin_ram|mem_rtl_0_bypass [13]),
	.datac(\fin_ram|mem_rtl_0_bypass [14]),
	.datad(\fin_ram|mem_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\fin_ram|mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~105 .lut_mask = 16'h8241;
defparam \fin_ram|mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N14
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[12]~feeder_combout  = \init_counter|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|Add0~8_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \fin_ram|mem_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y48_N15
dffeas \fin_ram|mem_rtl_0_bypass[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y49_N15
dffeas \fin_ram|mem_rtl_0_bypass[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y48_N9
dffeas \fin_ram|mem_rtl_0_bypass[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~6_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.CALC_MOMENT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[11]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[11]~feeder_combout  = \init_counter|count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\init_counter|count [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[11]~feeder .lut_mask = 16'hF0F0;
defparam \fin_ram|mem_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y49_N21
dffeas \fin_ram|mem_rtl_0_bypass[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N8
cycloneive_lcell_comb \fin_ram|mem~104 (
// Equation(s):
// \fin_ram|mem~104_combout  = (\fin_ram|mem_rtl_0_bypass [12] & (\fin_ram|mem_rtl_0_bypass [11] & (\fin_ram|mem_rtl_0_bypass [9] $ (!\fin_ram|mem_rtl_0_bypass [10])))) # (!\fin_ram|mem_rtl_0_bypass [12] & (!\fin_ram|mem_rtl_0_bypass [11] & 
// (\fin_ram|mem_rtl_0_bypass [9] $ (!\fin_ram|mem_rtl_0_bypass [10]))))

	.dataa(\fin_ram|mem_rtl_0_bypass [12]),
	.datab(\fin_ram|mem_rtl_0_bypass [9]),
	.datac(\fin_ram|mem_rtl_0_bypass [10]),
	.datad(\fin_ram|mem_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\fin_ram|mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~104 .lut_mask = 16'h8241;
defparam \fin_ram|mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N2
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[0]~0 (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[0]~0_combout  = !\fsm|State.CALC_MOMENT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsm|State.CALC_MOMENT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[0]~0 .lut_mask = 16'h0F0F;
defparam \fin_ram|mem_rtl_0_bypass[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y49_N3
dffeas \fin_ram|mem_rtl_0_bypass[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N30
cycloneive_lcell_comb \fin_ram|mem~106 (
// Equation(s):
// \fin_ram|mem~106_combout  = (\fin_ram|mem~103_combout  & (\fin_ram|mem~105_combout  & (\fin_ram|mem~104_combout  & \fin_ram|mem_rtl_0_bypass [0])))

	.dataa(\fin_ram|mem~103_combout ),
	.datab(\fin_ram|mem~105_combout ),
	.datac(\fin_ram|mem~104_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\fin_ram|mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~106 .lut_mask = 16'h8000;
defparam \fin_ram|mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[17]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[17]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[17]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N25
dffeas \fin_ram|mem_rtl_0_bypass[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N14
cycloneive_lcell_comb \fin_ram|mem~107 (
// Equation(s):
// \fin_ram|mem~107_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [17])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [17]),
	.cin(gnd),
	.combout(\fin_ram|mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~107 .lut_mask = 16'hFD0D;
defparam \fin_ram|mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[18]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y48_N1
dffeas \fin_ram|mem_rtl_0_bypass[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N18
cycloneive_lcell_comb \fin_ram|mem~108 (
// Equation(s):
// \fin_ram|mem~108_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [18])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a1 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [18]),
	.cin(gnd),
	.combout(\fin_ram|mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~108 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[19]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[19]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[19]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y49_N5
dffeas \fin_ram|mem_rtl_0_bypass[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N16
cycloneive_lcell_comb \fin_ram|mem~109 (
// Equation(s):
// \fin_ram|mem~109_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [19])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a2 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\fin_ram|mem_rtl_0_bypass [19]),
	.cin(gnd),
	.combout(\fin_ram|mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~109 .lut_mask = 16'hFD31;
defparam \fin_ram|mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N26
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[20]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N27
dffeas \fin_ram|mem_rtl_0_bypass[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N4
cycloneive_lcell_comb \fin_ram|mem~110 (
// Equation(s):
// \fin_ram|mem~110_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [20])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a3 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [20]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\fin_ram|mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~110 .lut_mask = 16'hF3D1;
defparam \fin_ram|mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N6
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[21]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[21]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[21]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N7
dffeas \fin_ram|mem_rtl_0_bypass[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N28
cycloneive_lcell_comb \fin_ram|mem~111 (
// Equation(s):
// \fin_ram|mem~111_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [21])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a4 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [21]),
	.cin(gnd),
	.combout(\fin_ram|mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~111 .lut_mask = 16'hFD0D;
defparam \fin_ram|mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N2
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[22]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N3
dffeas \fin_ram|mem_rtl_0_bypass[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N12
cycloneive_lcell_comb \fin_ram|mem~112 (
// Equation(s):
// \fin_ram|mem~112_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [22])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a5 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [22]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\fin_ram|mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~112 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N10
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[23]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[23]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[23]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N11
dffeas \fin_ram|mem_rtl_0_bypass[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N0
cycloneive_lcell_comb \fin_ram|mem~113 (
// Equation(s):
// \fin_ram|mem~113_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [23])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a6 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [23]),
	.cin(gnd),
	.combout(\fin_ram|mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~113 .lut_mask = 16'hFD0D;
defparam \fin_ram|mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N30
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[24]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N31
dffeas \fin_ram|mem_rtl_0_bypass[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N8
cycloneive_lcell_comb \fin_ram|mem~114 (
// Equation(s):
// \fin_ram|mem~114_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [24])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a7 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [24]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\fin_ram|mem~114_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~114 .lut_mask = 16'hF3D1;
defparam \fin_ram|mem~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[25]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[25]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[25]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y48_N21
dffeas \fin_ram|mem_rtl_0_bypass[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N22
cycloneive_lcell_comb \fin_ram|mem~115 (
// Equation(s):
// \fin_ram|mem~115_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [25])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a8 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [25]),
	.cin(gnd),
	.combout(\fin_ram|mem~115_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~115 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N6
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[26]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y49_N7
dffeas \fin_ram|mem_rtl_0_bypass[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N22
cycloneive_lcell_comb \fin_ram|mem~116 (
// Equation(s):
// \fin_ram|mem~116_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [26])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a9 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [26]),
	.cin(gnd),
	.combout(\fin_ram|mem~116_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~116 .lut_mask = 16'hFD0D;
defparam \fin_ram|mem~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[27]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[27]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[27]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N21
dffeas \fin_ram|mem_rtl_0_bypass[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N18
cycloneive_lcell_comb \fin_ram|mem~117 (
// Equation(s):
// \fin_ram|mem~117_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [27])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a10 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [27]),
	.cin(gnd),
	.combout(\fin_ram|mem~117_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~117 .lut_mask = 16'hFD0D;
defparam \fin_ram|mem~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[28]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y48_N25
dffeas \fin_ram|mem_rtl_0_bypass[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N2
cycloneive_lcell_comb \fin_ram|mem~118 (
// Equation(s):
// \fin_ram|mem~118_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [28])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a11 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\fin_ram|mem~118_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~118 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[29]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[29]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[29]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y50_N1
dffeas \fin_ram|mem_rtl_0_bypass[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N26
cycloneive_lcell_comb \fin_ram|mem~119 (
// Equation(s):
// \fin_ram|mem~119_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [29])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a12 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [29]),
	.cin(gnd),
	.combout(\fin_ram|mem~119_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~119 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y48_N17
dffeas \fin_ram|mem_rtl_0_bypass[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N6
cycloneive_lcell_comb \fin_ram|mem~120 (
// Equation(s):
// \fin_ram|mem~120_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [30])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a13 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [30]),
	.cin(gnd),
	.combout(\fin_ram|mem~120_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~120 .lut_mask = 16'hFD0D;
defparam \fin_ram|mem~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[31]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[31]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y48_N13
dffeas \fin_ram|mem_rtl_0_bypass[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N14
cycloneive_lcell_comb \fin_ram|mem~121 (
// Equation(s):
// \fin_ram|mem~121_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [31])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a14 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\fin_ram|mem_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\fin_ram|mem~121_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~121 .lut_mask = 16'hFD31;
defparam \fin_ram|mem~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N13
dffeas \fin_ram|mem_rtl_0_bypass[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N22
cycloneive_lcell_comb \fin_ram|mem~122 (
// Equation(s):
// \fin_ram|mem~122_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [32])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a15 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [32]),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\fin_ram|mem~122_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~122 .lut_mask = 16'hBB8B;
defparam \fin_ram|mem~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[33]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[33]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[33]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N9
dffeas \fin_ram|mem_rtl_0_bypass[33] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N14
cycloneive_lcell_comb \fin_ram|mem~123 (
// Equation(s):
// \fin_ram|mem~123_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [33])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a16 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [33]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\fin_ram|mem~123_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~123 .lut_mask = 16'hF3D1;
defparam \fin_ram|mem~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N5
dffeas \fin_ram|mem_rtl_0_bypass[34] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N18
cycloneive_lcell_comb \fin_ram|mem~124 (
// Equation(s):
// \fin_ram|mem~124_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [34])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a17 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [34]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\fin_ram|mem~124_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~124 .lut_mask = 16'hF3D1;
defparam \fin_ram|mem~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[35]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[35]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[35]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N1
dffeas \fin_ram|mem_rtl_0_bypass[35] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N6
cycloneive_lcell_comb \fin_ram|mem~125 (
// Equation(s):
// \fin_ram|mem~125_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [35])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a18 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [35]),
	.cin(gnd),
	.combout(\fin_ram|mem~125_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~125 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N29
dffeas \fin_ram|mem_rtl_0_bypass[36] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N26
cycloneive_lcell_comb \fin_ram|mem~126 (
// Equation(s):
// \fin_ram|mem~126_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [36])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a19 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [36]),
	.cin(gnd),
	.combout(\fin_ram|mem~126_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~126 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[37]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[37]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[37]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N25
dffeas \fin_ram|mem_rtl_0_bypass[37] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N2
cycloneive_lcell_comb \fin_ram|mem~127 (
// Equation(s):
// \fin_ram|mem~127_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [37])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a20 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [37]),
	.cin(gnd),
	.combout(\fin_ram|mem~127_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~127 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N21
dffeas \fin_ram|mem_rtl_0_bypass[38] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N10
cycloneive_lcell_comb \fin_ram|mem~128 (
// Equation(s):
// \fin_ram|mem~128_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [38])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a21 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [38]),
	.cin(gnd),
	.combout(\fin_ram|mem~128_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~128 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[39]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[39]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[39]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y49_N1
dffeas \fin_ram|mem_rtl_0_bypass[39] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N26
cycloneive_lcell_comb \fin_ram|mem~129 (
// Equation(s):
// \fin_ram|mem~129_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [39])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a22 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [39]),
	.cin(gnd),
	.combout(\fin_ram|mem~129_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~129 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y49_N17
dffeas \fin_ram|mem_rtl_0_bypass[40] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N6
cycloneive_lcell_comb \fin_ram|mem~130 (
// Equation(s):
// \fin_ram|mem~130_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [40])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a23 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [40]),
	.cin(gnd),
	.combout(\fin_ram|mem~130_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~130 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[41]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[41]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[41]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y49_N5
dffeas \fin_ram|mem_rtl_0_bypass[41] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N30
cycloneive_lcell_comb \fin_ram|mem~131 (
// Equation(s):
// \fin_ram|mem~131_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [41])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a24 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem_rtl_0_bypass [41]),
	.datad(\fin_ram|mem~106_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem~131_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~131 .lut_mask = 16'hF0BB;
defparam \fin_ram|mem~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y49_N9
dffeas \fin_ram|mem_rtl_0_bypass[42] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N10
cycloneive_lcell_comb \fin_ram|mem~132 (
// Equation(s):
// \fin_ram|mem~132_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [42])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a25 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [42]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\fin_ram|mem~132_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~132 .lut_mask = 16'hF3D1;
defparam \fin_ram|mem~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[43]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[43]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[43]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y49_N29
dffeas \fin_ram|mem_rtl_0_bypass[43] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N22
cycloneive_lcell_comb \fin_ram|mem~133 (
// Equation(s):
// \fin_ram|mem~133_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [43])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a26 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [43]),
	.cin(gnd),
	.combout(\fin_ram|mem~133_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~133 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y49_N25
dffeas \fin_ram|mem_rtl_0_bypass[44] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N18
cycloneive_lcell_comb \fin_ram|mem~134 (
// Equation(s):
// \fin_ram|mem~134_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [44])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a27 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [44]),
	.cin(gnd),
	.combout(\fin_ram|mem~134_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~134 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[45]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[45]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[45]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y49_N13
dffeas \fin_ram|mem_rtl_0_bypass[45] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N2
cycloneive_lcell_comb \fin_ram|mem~135 (
// Equation(s):
// \fin_ram|mem~135_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [45])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a28 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [45]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\fin_ram|mem~106_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem~135_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~135 .lut_mask = 16'hAAF3;
defparam \fin_ram|mem~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y51_N1
dffeas \fin_ram|mem_rtl_0_bypass[46] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N14
cycloneive_lcell_comb \fin_ram|mem~136 (
// Equation(s):
// \fin_ram|mem~136_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [46])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a29 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [46]),
	.cin(gnd),
	.combout(\fin_ram|mem~136_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~136 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[47]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[47]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[47]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y51_N25
dffeas \fin_ram|mem_rtl_0_bypass[47] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N22
cycloneive_lcell_comb \fin_ram|mem~137 (
// Equation(s):
// \fin_ram|mem~137_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [47])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a30 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [47]),
	.cin(gnd),
	.combout(\fin_ram|mem~137_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~137 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y51_N13
dffeas \fin_ram|mem_rtl_0_bypass[48] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N30
cycloneive_lcell_comb \fin_ram|mem~138 (
// Equation(s):
// \fin_ram|mem~138_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [48])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a31 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [48]),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\fin_ram|mem~138_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~138 .lut_mask = 16'hBB8B;
defparam \fin_ram|mem~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[49]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[49]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[49]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y51_N29
dffeas \fin_ram|mem_rtl_0_bypass[49] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N10
cycloneive_lcell_comb \fin_ram|mem~139 (
// Equation(s):
// \fin_ram|mem~139_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [49])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a32 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a32 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [49]),
	.cin(gnd),
	.combout(\fin_ram|mem~139_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~139 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y51_N9
dffeas \fin_ram|mem_rtl_0_bypass[50] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N2
cycloneive_lcell_comb \fin_ram|mem~140 (
// Equation(s):
// \fin_ram|mem~140_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [50])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a33 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a33 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [50]),
	.cin(gnd),
	.combout(\fin_ram|mem~140_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~140 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[51]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[51]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[51]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y51_N21
dffeas \fin_ram|mem_rtl_0_bypass[51] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N6
cycloneive_lcell_comb \fin_ram|mem~141 (
// Equation(s):
// \fin_ram|mem~141_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [51])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a34 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a34 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [51]),
	.cin(gnd),
	.combout(\fin_ram|mem~141_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~141 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y51_N5
dffeas \fin_ram|mem_rtl_0_bypass[52] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(!\fsm|State.CALC_MOMENT~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fsm|State.CALC_MOMENT~_wirecell_combout ),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(!\fsm|State.CALC_MOMENT~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\init_counter|count [7],\init_counter|count [6],\init_counter|count [5],\init_counter|count [4],\init_counter|count [3],\init_counter|count [2],\init_counter|count [1],\init_counter|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\init_counter|Add0~12_combout ,\init_counter|Add0~10_combout ,\init_counter|Add0~8_combout ,\init_counter|Add0~6_combout ,\init_counter|Add0~4_combout ,\init_counter|Add0~2_combout ,\init_counter|Add0~0_combout ,\init_counter|count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fin_ram|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "distribution_ram:fin_ram|altsyncram:mem_rtl_0|altsyncram_hed1:auto_generated|ALTSYNCRAM";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 8;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 36;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 35;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 255;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 256;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 100;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 8;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 36;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 35;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 255;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 256;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 100;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N26
cycloneive_lcell_comb \fin_ram|mem~142 (
// Equation(s):
// \fin_ram|mem~142_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [52])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a35~portbdataout ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [52]),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.cin(gnd),
	.combout(\fin_ram|mem~142_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~142 .lut_mask = 16'hBB8B;
defparam \fin_ram|mem~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[53]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[53]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[53]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N1
dffeas \fin_ram|mem_rtl_0_bypass[53] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N30
cycloneive_lcell_comb \fin_ram|mem~143 (
// Equation(s):
// \fin_ram|mem~143_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [53])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a36 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a36 ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [53]),
	.cin(gnd),
	.combout(\fin_ram|mem~143_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~143 .lut_mask = 16'hFB0B;
defparam \fin_ram|mem~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N9
dffeas \fin_ram|mem_rtl_0_bypass[54] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N6
cycloneive_lcell_comb \fin_ram|mem~144 (
// Equation(s):
// \fin_ram|mem~144_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [54])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a37 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a37 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [54]),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~144_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~144 .lut_mask = 16'hE2F3;
defparam \fin_ram|mem~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[55]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[55]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[55]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N17
dffeas \fin_ram|mem_rtl_0_bypass[55] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N26
cycloneive_lcell_comb \fin_ram|mem~145 (
// Equation(s):
// \fin_ram|mem~145_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [55])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a38 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a38 ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [55]),
	.cin(gnd),
	.combout(\fin_ram|mem~145_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~145 .lut_mask = 16'hFB0B;
defparam \fin_ram|mem~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N5
dffeas \fin_ram|mem_rtl_0_bypass[56] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N14
cycloneive_lcell_comb \fin_ram|mem~146 (
// Equation(s):
// \fin_ram|mem~146_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [56])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a39 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a39 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [56]),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~146_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~146 .lut_mask = 16'hE2F3;
defparam \fin_ram|mem~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[57]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[57]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[57]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N29
dffeas \fin_ram|mem_rtl_0_bypass[57] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N18
cycloneive_lcell_comb \fin_ram|mem~147 (
// Equation(s):
// \fin_ram|mem~147_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [57])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a40 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a40 ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [57]),
	.cin(gnd),
	.combout(\fin_ram|mem~147_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~147 .lut_mask = 16'hFB0B;
defparam \fin_ram|mem~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N25
dffeas \fin_ram|mem_rtl_0_bypass[58] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N10
cycloneive_lcell_comb \fin_ram|mem~148 (
// Equation(s):
// \fin_ram|mem~148_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [58])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a41 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a41 ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [58]),
	.cin(gnd),
	.combout(\fin_ram|mem~148_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~148 .lut_mask = 16'hFB0B;
defparam \fin_ram|mem~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[59]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[59]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[59]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N21
dffeas \fin_ram|mem_rtl_0_bypass[59] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N22
cycloneive_lcell_comb \fin_ram|mem~149 (
// Equation(s):
// \fin_ram|mem~149_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [59])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a42 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a42 ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [59]),
	.cin(gnd),
	.combout(\fin_ram|mem~149_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~149 .lut_mask = 16'hFB0B;
defparam \fin_ram|mem~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y49_N1
dffeas \fin_ram|mem_rtl_0_bypass[60] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N10
cycloneive_lcell_comb \fin_ram|mem~150 (
// Equation(s):
// \fin_ram|mem~150_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [60])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a43 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datad(\fin_ram|mem_rtl_0_bypass [60]),
	.cin(gnd),
	.combout(\fin_ram|mem~150_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~150 .lut_mask = 16'hFD31;
defparam \fin_ram|mem~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[61]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[61]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[61]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y49_N9
dffeas \fin_ram|mem_rtl_0_bypass[61] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N6
cycloneive_lcell_comb \fin_ram|mem~151 (
// Equation(s):
// \fin_ram|mem~151_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [61])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a44 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a44 ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem_rtl_0_bypass [61]),
	.datad(\fin_ram|mem~106_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem~151_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~151 .lut_mask = 16'hF0BB;
defparam \fin_ram|mem~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y49_N5
dffeas \fin_ram|mem_rtl_0_bypass[62] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N30
cycloneive_lcell_comb \fin_ram|mem~152 (
// Equation(s):
// \fin_ram|mem~152_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [62])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a45 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a45 ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem_rtl_0_bypass [62]),
	.datad(\fin_ram|mem~106_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem~152_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~152 .lut_mask = 16'hF0BB;
defparam \fin_ram|mem~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[63]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[63]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[63]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y49_N13
dffeas \fin_ram|mem_rtl_0_bypass[63] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N14
cycloneive_lcell_comb \fin_ram|mem~153 (
// Equation(s):
// \fin_ram|mem~153_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [63])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a46 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a46 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [63]),
	.cin(gnd),
	.combout(\fin_ram|mem~153_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~153 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y49_N29
dffeas \fin_ram|mem_rtl_0_bypass[64] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N22
cycloneive_lcell_comb \fin_ram|mem~154 (
// Equation(s):
// \fin_ram|mem~154_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [64])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a47 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a47 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [64]),
	.cin(gnd),
	.combout(\fin_ram|mem~154_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~154 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[65]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[65]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[65]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y48_N29
dffeas \fin_ram|mem_rtl_0_bypass[65] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N10
cycloneive_lcell_comb \fin_ram|mem~155 (
// Equation(s):
// \fin_ram|mem~155_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [65])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a48 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a48 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [65]),
	.cin(gnd),
	.combout(\fin_ram|mem~155_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~155 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N17
dffeas \fin_ram|mem_rtl_0_bypass[66] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N30
cycloneive_lcell_comb \fin_ram|mem~156 (
// Equation(s):
// \fin_ram|mem~156_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [66])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a49 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a49 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [66]),
	.cin(gnd),
	.combout(\fin_ram|mem~156_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~156 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[67]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[67]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[67]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[67]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[67]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y49_N21
dffeas \fin_ram|mem_rtl_0_bypass[67] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[67]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N14
cycloneive_lcell_comb \fin_ram|mem~157 (
// Equation(s):
// \fin_ram|mem~157_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [67])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a50 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a50 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [67]),
	.cin(gnd),
	.combout(\fin_ram|mem~157_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~157 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y51_N17
dffeas \fin_ram|mem_rtl_0_bypass[68] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y51_N18
cycloneive_lcell_comb \fin_ram|mem~158 (
// Equation(s):
// \fin_ram|mem~158_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [68])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a51 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a51 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [68]),
	.cin(gnd),
	.combout(\fin_ram|mem~158_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~158 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[69]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[69]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[69]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N13
dffeas \fin_ram|mem_rtl_0_bypass[69] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N2
cycloneive_lcell_comb \fin_ram|mem~159 (
// Equation(s):
// \fin_ram|mem~159_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [69])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a52 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [69]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a52 ),
	.cin(gnd),
	.combout(\fin_ram|mem~159_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~159 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y49_N25
dffeas \fin_ram|mem_rtl_0_bypass[70] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N26
cycloneive_lcell_comb \fin_ram|mem~160 (
// Equation(s):
// \fin_ram|mem~160_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [70])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a53 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a53 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [70]),
	.cin(gnd),
	.combout(\fin_ram|mem~160_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~160 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[71]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[71]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[71]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[71]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[71]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y49_N21
dffeas \fin_ram|mem_rtl_0_bypass[71] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N18
cycloneive_lcell_comb \fin_ram|mem~161 (
// Equation(s):
// \fin_ram|mem~161_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [71])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a54 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a54 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [71]),
	.cin(gnd),
	.combout(\fin_ram|mem~161_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~161 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y49_N17
dffeas \fin_ram|mem_rtl_0_bypass[72] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N2
cycloneive_lcell_comb \fin_ram|mem~162 (
// Equation(s):
// \fin_ram|mem~162_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [72])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a55 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a55 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [72]),
	.cin(gnd),
	.combout(\fin_ram|mem~162_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~162 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[73]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[73]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[73]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[73]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[73]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y51_N13
dffeas \fin_ram|mem_rtl_0_bypass[73] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[73]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N30
cycloneive_lcell_comb \fin_ram|mem~163 (
// Equation(s):
// \fin_ram|mem~163_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [73])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a56 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [73]),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a56 ),
	.cin(gnd),
	.combout(\fin_ram|mem~163_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~163 .lut_mask = 16'hBB8B;
defparam \fin_ram|mem~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y51_N21
dffeas \fin_ram|mem_rtl_0_bypass[74] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N26
cycloneive_lcell_comb \fin_ram|mem~164 (
// Equation(s):
// \fin_ram|mem~164_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [74])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a57 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a57 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [74]),
	.cin(gnd),
	.combout(\fin_ram|mem~164_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~164 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[75]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[75]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[75]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[75]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[75]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y51_N25
dffeas \fin_ram|mem_rtl_0_bypass[75] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[75]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N10
cycloneive_lcell_comb \fin_ram|mem~165 (
// Equation(s):
// \fin_ram|mem~165_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [75])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a58 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a58 ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [75]),
	.cin(gnd),
	.combout(\fin_ram|mem~165_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~165 .lut_mask = 16'hFB0B;
defparam \fin_ram|mem~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[76]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y51_N29
dffeas \fin_ram|mem_rtl_0_bypass[76] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N14
cycloneive_lcell_comb \fin_ram|mem~166 (
// Equation(s):
// \fin_ram|mem~166_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [76])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a59 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a59 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [76]),
	.cin(gnd),
	.combout(\fin_ram|mem~166_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~166 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[77]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[77]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[77]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[77]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[77]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y51_N17
dffeas \fin_ram|mem_rtl_0_bypass[77] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[77]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [77]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N6
cycloneive_lcell_comb \fin_ram|mem~167 (
// Equation(s):
// \fin_ram|mem~167_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [77])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a60 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a60 ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [77]),
	.cin(gnd),
	.combout(\fin_ram|mem~167_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~167 .lut_mask = 16'hFB0B;
defparam \fin_ram|mem~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[78]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y51_N5
dffeas \fin_ram|mem_rtl_0_bypass[78] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [78]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N18
cycloneive_lcell_comb \fin_ram|mem~168 (
// Equation(s):
// \fin_ram|mem~168_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [78])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a61 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [78]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a61 ),
	.cin(gnd),
	.combout(\fin_ram|mem~168_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~168 .lut_mask = 16'hF3D1;
defparam \fin_ram|mem~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[79]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[79]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[79]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[79]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[79]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y51_N9
dffeas \fin_ram|mem_rtl_0_bypass[79] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [79]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N22
cycloneive_lcell_comb \fin_ram|mem~169 (
// Equation(s):
// \fin_ram|mem~169_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [79])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a62 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [79]),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a62 ),
	.cin(gnd),
	.combout(\fin_ram|mem~169_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~169 .lut_mask = 16'hBB8B;
defparam \fin_ram|mem~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[80]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y51_N1
dffeas \fin_ram|mem_rtl_0_bypass[80] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [80]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N2
cycloneive_lcell_comb \fin_ram|mem~170 (
// Equation(s):
// \fin_ram|mem~170_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [80])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a63 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [80]),
	.cin(gnd),
	.combout(\fin_ram|mem~170_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~170 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[81]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[81]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[81]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[81]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[81]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N13
dffeas \fin_ram|mem_rtl_0_bypass[81] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[81]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [81]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N30
cycloneive_lcell_comb \fin_ram|mem~171 (
// Equation(s):
// \fin_ram|mem~171_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [81])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a64 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [81]),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a64 ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~171_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~171 .lut_mask = 16'hACAF;
defparam \fin_ram|mem~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[82]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N9
dffeas \fin_ram|mem_rtl_0_bypass[82] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [82]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N2
cycloneive_lcell_comb \fin_ram|mem~172 (
// Equation(s):
// \fin_ram|mem~172_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [82])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a65 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a65 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [82]),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~172_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~172 .lut_mask = 16'hE2F3;
defparam \fin_ram|mem~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[83]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[83]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[83]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[83]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[83]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N5
dffeas \fin_ram|mem_rtl_0_bypass[83] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[83]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [83]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N26
cycloneive_lcell_comb \fin_ram|mem~173 (
// Equation(s):
// \fin_ram|mem~173_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [83])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a66 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a66 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [83]),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~173_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~173 .lut_mask = 16'hE2F3;
defparam \fin_ram|mem~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[84]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[84]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[84]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N29
dffeas \fin_ram|mem_rtl_0_bypass[84] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [84]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N14
cycloneive_lcell_comb \fin_ram|mem~174 (
// Equation(s):
// \fin_ram|mem~174_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [84])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a67 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [84]),
	.cin(gnd),
	.combout(\fin_ram|mem~174_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~174 .lut_mask = 16'hFB0B;
defparam \fin_ram|mem~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[85]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[85]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[85]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[85]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[85]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N17
dffeas \fin_ram|mem_rtl_0_bypass[85] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[85]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [85]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N10
cycloneive_lcell_comb \fin_ram|mem~175 (
// Equation(s):
// \fin_ram|mem~175_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [85])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a68 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a68 ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [85]),
	.cin(gnd),
	.combout(\fin_ram|mem~175_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~175 .lut_mask = 16'hFB0B;
defparam \fin_ram|mem~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[86]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[86]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[86]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N25
dffeas \fin_ram|mem_rtl_0_bypass[86] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [86]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N18
cycloneive_lcell_comb \fin_ram|mem~176 (
// Equation(s):
// \fin_ram|mem~176_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [86])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a69 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a69 ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [86]),
	.cin(gnd),
	.combout(\fin_ram|mem~176_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~176 .lut_mask = 16'hFB0B;
defparam \fin_ram|mem~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[87]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[87]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[87]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[87]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[87]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N21
dffeas \fin_ram|mem_rtl_0_bypass[87] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[87]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [87]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N6
cycloneive_lcell_comb \fin_ram|mem~177 (
// Equation(s):
// \fin_ram|mem~177_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [87])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a70 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [87]),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a70 ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~177_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~177 .lut_mask = 16'hB8BB;
defparam \fin_ram|mem~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 (
	.portawe(!\fsm|State.CALC_MOMENT~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fsm|State.CALC_MOMENT~_wirecell_combout ),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(!\fsm|State.CALC_MOMENT~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\init_counter|count [7],\init_counter|count [6],\init_counter|count [5],\init_counter|count [4],\init_counter|count [3],\init_counter|count [2],\init_counter|count [1],\init_counter|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\init_counter|Add0~12_combout ,\init_counter|Add0~10_combout ,\init_counter|Add0~8_combout ,\init_counter|Add0~6_combout ,\init_counter|Add0~4_combout ,\init_counter|Add0~2_combout ,\init_counter|Add0~0_combout ,\init_counter|count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fin_ram|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "distribution_ram:fin_ram|altsyncram:mem_rtl_0|altsyncram_hed1:auto_generated|ALTSYNCRAM";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 8;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 36;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 71;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 255;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 256;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 100;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 8;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 36;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 71;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 255;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 256;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 100;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[88]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[88]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[88]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N1
dffeas \fin_ram|mem_rtl_0_bypass[88] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [88]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N22
cycloneive_lcell_comb \fin_ram|mem~178 (
// Equation(s):
// \fin_ram|mem~178_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [88])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a71~portbdataout )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [88]),
	.cin(gnd),
	.combout(\fin_ram|mem~178_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~178 .lut_mask = 16'hFD0D;
defparam \fin_ram|mem~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[89]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[89]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[89]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[89]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[89]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y50_N1
dffeas \fin_ram|mem_rtl_0_bypass[89] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[89]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [89]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N6
cycloneive_lcell_comb \fin_ram|mem~179 (
// Equation(s):
// \fin_ram|mem~179_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [89])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a72 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a72 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [89]),
	.cin(gnd),
	.combout(\fin_ram|mem~179_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~179 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[90]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[90]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[90]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y50_N9
dffeas \fin_ram|mem_rtl_0_bypass[90] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [90]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N10
cycloneive_lcell_comb \fin_ram|mem~180 (
// Equation(s):
// \fin_ram|mem~180_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [90])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a73 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a73 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [90]),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~180_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~180 .lut_mask = 16'hE2F3;
defparam \fin_ram|mem~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[91]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[91]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[91]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[91]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[91]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y50_N17
dffeas \fin_ram|mem_rtl_0_bypass[91] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[91]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [91]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N14
cycloneive_lcell_comb \fin_ram|mem~181 (
// Equation(s):
// \fin_ram|mem~181_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [91])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a74 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a74 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [91]),
	.cin(gnd),
	.combout(\fin_ram|mem~181_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~181 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[92]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[92]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[92]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y50_N5
dffeas \fin_ram|mem_rtl_0_bypass[92] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [92]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N26
cycloneive_lcell_comb \fin_ram|mem~182 (
// Equation(s):
// \fin_ram|mem~182_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [92])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a75 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [92]),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~182_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~182 .lut_mask = 16'hE2F3;
defparam \fin_ram|mem~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[93]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[93]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[93]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[93]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[93]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y50_N13
dffeas \fin_ram|mem_rtl_0_bypass[93] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[93]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [93]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[93] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N30
cycloneive_lcell_comb \fin_ram|mem~183 (
// Equation(s):
// \fin_ram|mem~183_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [93])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a76 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [93]),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a76 ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~183_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~183 .lut_mask = 16'hB8BB;
defparam \fin_ram|mem~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[94]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[94]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[94]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[94]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[94]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y50_N29
dffeas \fin_ram|mem_rtl_0_bypass[94] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [94]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[94] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N18
cycloneive_lcell_comb \fin_ram|mem~184 (
// Equation(s):
// \fin_ram|mem~184_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [94])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a77 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a77 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [94]),
	.cin(gnd),
	.combout(\fin_ram|mem~184_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~184 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[95]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[95]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[95]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[95]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[95]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y50_N25
dffeas \fin_ram|mem_rtl_0_bypass[95] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[95]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [95]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[95] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N2
cycloneive_lcell_comb \fin_ram|mem~185 (
// Equation(s):
// \fin_ram|mem~185_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [95])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a78 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [95]),
	.cin(gnd),
	.combout(\fin_ram|mem~185_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~185 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[96]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[96]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[96]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[96]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[96]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y50_N21
dffeas \fin_ram|mem_rtl_0_bypass[96] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[96]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [96]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[96] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N22
cycloneive_lcell_comb \fin_ram|mem~186 (
// Equation(s):
// \fin_ram|mem~186_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [96])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a79 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a79 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [96]),
	.cin(gnd),
	.combout(\fin_ram|mem~186_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~186 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[97]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[97]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[97]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[97]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[97]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y50_N17
dffeas \fin_ram|mem_rtl_0_bypass[97] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [97]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[97] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N6
cycloneive_lcell_comb \fin_ram|mem~187 (
// Equation(s):
// \fin_ram|mem~187_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [97])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a80 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a80 ),
	.datad(\fin_ram|mem_rtl_0_bypass [97]),
	.cin(gnd),
	.combout(\fin_ram|mem~187_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~187 .lut_mask = 16'hFB51;
defparam \fin_ram|mem~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[98]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[98]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[98]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[98]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[98]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y50_N5
dffeas \fin_ram|mem_rtl_0_bypass[98] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[98]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [98]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[98] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N2
cycloneive_lcell_comb \fin_ram|mem~188 (
// Equation(s):
// \fin_ram|mem~188_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [98])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a81 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a81 ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [98]),
	.cin(gnd),
	.combout(\fin_ram|mem~188_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~188 .lut_mask = 16'hFB0B;
defparam \fin_ram|mem~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[99]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[99]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[99]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[99]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[99]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y50_N9
dffeas \fin_ram|mem_rtl_0_bypass[99] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[99]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [99]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[99] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N26
cycloneive_lcell_comb \fin_ram|mem~189 (
// Equation(s):
// \fin_ram|mem~189_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [99])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a82 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [99]),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a82 ),
	.cin(gnd),
	.combout(\fin_ram|mem~189_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~189 .lut_mask = 16'hBB8B;
defparam \fin_ram|mem~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[100]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[100]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[100]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[100]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[100]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y50_N21
dffeas \fin_ram|mem_rtl_0_bypass[100] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [100]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[100] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N18
cycloneive_lcell_comb \fin_ram|mem~190 (
// Equation(s):
// \fin_ram|mem~190_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [100])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a83 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [100]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a83 ),
	.cin(gnd),
	.combout(\fin_ram|mem~190_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~190 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[101]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[101]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[101]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[101]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[101]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y50_N25
dffeas \fin_ram|mem_rtl_0_bypass[101] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[101]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [101]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[101] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N22
cycloneive_lcell_comb \fin_ram|mem~191 (
// Equation(s):
// \fin_ram|mem~191_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [101])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a84 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [101]),
	.cin(gnd),
	.combout(\fin_ram|mem~191_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~191 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[102]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[102]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[102]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[102]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[102]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y50_N29
dffeas \fin_ram|mem_rtl_0_bypass[102] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [102]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[102] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N10
cycloneive_lcell_comb \fin_ram|mem~192 (
// Equation(s):
// \fin_ram|mem~192_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [102])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a85 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [102]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a85 ),
	.cin(gnd),
	.combout(\fin_ram|mem~192_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~192 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[103]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[103]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[103]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[103]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[103]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y50_N1
dffeas \fin_ram|mem_rtl_0_bypass[103] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[103]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [103]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[103] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N14
cycloneive_lcell_comb \fin_ram|mem~193 (
// Equation(s):
// \fin_ram|mem~193_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [103])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a86 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a86 ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [103]),
	.cin(gnd),
	.combout(\fin_ram|mem~193_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~193 .lut_mask = 16'hEF23;
defparam \fin_ram|mem~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[104]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[104]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[104]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[104]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[104]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y50_N13
dffeas \fin_ram|mem_rtl_0_bypass[104] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[104]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [104]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[104] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N30
cycloneive_lcell_comb \fin_ram|mem~194 (
// Equation(s):
// \fin_ram|mem~194_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [104])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a87 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [104]),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a87 ),
	.cin(gnd),
	.combout(\fin_ram|mem~194_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~194 .lut_mask = 16'hBB8B;
defparam \fin_ram|mem~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[105]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[105]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[105]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[105]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[105]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y50_N1
dffeas \fin_ram|mem_rtl_0_bypass[105] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[105]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [105]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[105] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N14
cycloneive_lcell_comb \fin_ram|mem~195 (
// Equation(s):
// \fin_ram|mem~195_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [105])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a88 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a88 ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [105]),
	.cin(gnd),
	.combout(\fin_ram|mem~195_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~195 .lut_mask = 16'hEF45;
defparam \fin_ram|mem~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[106]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[106]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[106]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[106]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[106]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y50_N13
dffeas \fin_ram|mem_rtl_0_bypass[106] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [106]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[106] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N2
cycloneive_lcell_comb \fin_ram|mem~196 (
// Equation(s):
// \fin_ram|mem~196_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [106])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a89 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a89 ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [106]),
	.cin(gnd),
	.combout(\fin_ram|mem~196_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~196 .lut_mask = 16'hEF45;
defparam \fin_ram|mem~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[107]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[107]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[107]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[107]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[107]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y50_N25
dffeas \fin_ram|mem_rtl_0_bypass[107] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[107]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [107]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[107] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N10
cycloneive_lcell_comb \fin_ram|mem~197 (
// Equation(s):
// \fin_ram|mem~197_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [107])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a90 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a90 ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [107]),
	.cin(gnd),
	.combout(\fin_ram|mem~197_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~197 .lut_mask = 16'hEF45;
defparam \fin_ram|mem~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[108]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[108]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[108]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[108]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[108]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y50_N5
dffeas \fin_ram|mem_rtl_0_bypass[108] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[108]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [108]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[108] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N6
cycloneive_lcell_comb \fin_ram|mem~198 (
// Equation(s):
// \fin_ram|mem~198_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [108])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a91 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [108]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a91 ),
	.cin(gnd),
	.combout(\fin_ram|mem~198_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~198 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[109]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[109]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[109]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[109]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[109]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y50_N21
dffeas \fin_ram|mem_rtl_0_bypass[109] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[109]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [109]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[109] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N18
cycloneive_lcell_comb \fin_ram|mem~199 (
// Equation(s):
// \fin_ram|mem~199_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [109])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a92 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a92 ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [109]),
	.cin(gnd),
	.combout(\fin_ram|mem~199_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~199 .lut_mask = 16'hEF45;
defparam \fin_ram|mem~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[110]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[110]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[110]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[110]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[110]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y50_N17
dffeas \fin_ram|mem_rtl_0_bypass[110] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[110]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [110]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[110] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N30
cycloneive_lcell_comb \fin_ram|mem~200 (
// Equation(s):
// \fin_ram|mem~200_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [110])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a93 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a93 ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [110]),
	.cin(gnd),
	.combout(\fin_ram|mem~200_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~200 .lut_mask = 16'hEF45;
defparam \fin_ram|mem~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[111]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[111]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[111]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[111]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[111]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y49_N21
dffeas \fin_ram|mem_rtl_0_bypass[111] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[111]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [111]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[111] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N24
cycloneive_lcell_comb \fin_ram|mem~201 (
// Equation(s):
// \fin_ram|mem~201_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [111])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a94 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [111]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a94 ),
	.cin(gnd),
	.combout(\fin_ram|mem~201_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~201 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[112]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[112]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[112]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[112]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[112]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y50_N29
dffeas \fin_ram|mem_rtl_0_bypass[112] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[112]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [112]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[112] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N26
cycloneive_lcell_comb \fin_ram|mem~202 (
// Equation(s):
// \fin_ram|mem~202_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [112])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a95 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a95 ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [112]),
	.cin(gnd),
	.combout(\fin_ram|mem~202_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~202 .lut_mask = 16'hEF45;
defparam \fin_ram|mem~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[113]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[113]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[113]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[113]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[113]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y50_N1
dffeas \fin_ram|mem_rtl_0_bypass[113] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[113]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [113]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[113] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N10
cycloneive_lcell_comb \fin_ram|mem~203 (
// Equation(s):
// \fin_ram|mem~203_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [113])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a96 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [113]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a96 ),
	.datad(\fin_ram|mem~106_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem~203_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~203 .lut_mask = 16'hCCF5;
defparam \fin_ram|mem~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[114]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[114]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[114]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[114]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[114]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y50_N5
dffeas \fin_ram|mem_rtl_0_bypass[114] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [114]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[114] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N6
cycloneive_lcell_comb \fin_ram|mem~204 (
// Equation(s):
// \fin_ram|mem~204_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [114])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a97 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [114]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a97 ),
	.cin(gnd),
	.combout(\fin_ram|mem~204_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~204 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[115]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[115]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[115]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[115]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[115]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y50_N13
dffeas \fin_ram|mem_rtl_0_bypass[115] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[115]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [115]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[115] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N22
cycloneive_lcell_comb \fin_ram|mem~205 (
// Equation(s):
// \fin_ram|mem~205_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [115])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a98 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a98 ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0_bypass [115]),
	.cin(gnd),
	.combout(\fin_ram|mem~205_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~205 .lut_mask = 16'hEF45;
defparam \fin_ram|mem~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[116]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[116]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[116]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[116]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[116]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y50_N21
dffeas \fin_ram|mem_rtl_0_bypass[116] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[116]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [116]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[116] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N18
cycloneive_lcell_comb \fin_ram|mem~206 (
// Equation(s):
// \fin_ram|mem~206_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [116])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a99 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [116]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a99 ),
	.datad(\fin_ram|mem~106_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem~206_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~206 .lut_mask = 16'hCCF5;
defparam \fin_ram|mem~206 .sum_lutc_input = "datac";
// synopsys translate_on

assign p_mem_data_out[0] = \p_mem_data_out[0]~output_o ;

assign p_mem_data_out[1] = \p_mem_data_out[1]~output_o ;

assign p_mem_data_out[2] = \p_mem_data_out[2]~output_o ;

assign p_mem_data_out[3] = \p_mem_data_out[3]~output_o ;

assign p_mem_data_out[4] = \p_mem_data_out[4]~output_o ;

assign p_mem_data_out[5] = \p_mem_data_out[5]~output_o ;

assign p_mem_data_out[6] = \p_mem_data_out[6]~output_o ;

assign p_mem_data_out[7] = \p_mem_data_out[7]~output_o ;

assign p_mem_data_out[8] = \p_mem_data_out[8]~output_o ;

assign p_mem_data_out[9] = \p_mem_data_out[9]~output_o ;

assign p_mem_data_out[10] = \p_mem_data_out[10]~output_o ;

assign p_mem_data_out[11] = \p_mem_data_out[11]~output_o ;

assign p_mem_data_out[12] = \p_mem_data_out[12]~output_o ;

assign p_mem_data_out[13] = \p_mem_data_out[13]~output_o ;

assign p_mem_data_out[14] = \p_mem_data_out[14]~output_o ;

assign p_mem_data_out[15] = \p_mem_data_out[15]~output_o ;

assign p_mem_data_out[16] = \p_mem_data_out[16]~output_o ;

assign p_mem_data_out[17] = \p_mem_data_out[17]~output_o ;

assign p_mem_data_out[18] = \p_mem_data_out[18]~output_o ;

assign p_mem_data_out[19] = \p_mem_data_out[19]~output_o ;

assign p_mem_data_out[20] = \p_mem_data_out[20]~output_o ;

assign p_mem_data_out[21] = \p_mem_data_out[21]~output_o ;

assign p_mem_data_out[22] = \p_mem_data_out[22]~output_o ;

assign p_mem_data_out[23] = \p_mem_data_out[23]~output_o ;

assign p_mem_data_out[24] = \p_mem_data_out[24]~output_o ;

assign p_mem_data_out[25] = \p_mem_data_out[25]~output_o ;

assign p_mem_data_out[26] = \p_mem_data_out[26]~output_o ;

assign p_mem_data_out[27] = \p_mem_data_out[27]~output_o ;

assign p_mem_data_out[28] = \p_mem_data_out[28]~output_o ;

assign p_mem_data_out[29] = \p_mem_data_out[29]~output_o ;

assign p_mem_data_out[30] = \p_mem_data_out[30]~output_o ;

assign p_mem_data_out[31] = \p_mem_data_out[31]~output_o ;

assign ux_mem_data_out[0] = \ux_mem_data_out[0]~output_o ;

assign ux_mem_data_out[1] = \ux_mem_data_out[1]~output_o ;

assign ux_mem_data_out[2] = \ux_mem_data_out[2]~output_o ;

assign ux_mem_data_out[3] = \ux_mem_data_out[3]~output_o ;

assign ux_mem_data_out[4] = \ux_mem_data_out[4]~output_o ;

assign ux_mem_data_out[5] = \ux_mem_data_out[5]~output_o ;

assign ux_mem_data_out[6] = \ux_mem_data_out[6]~output_o ;

assign ux_mem_data_out[7] = \ux_mem_data_out[7]~output_o ;

assign ux_mem_data_out[8] = \ux_mem_data_out[8]~output_o ;

assign ux_mem_data_out[9] = \ux_mem_data_out[9]~output_o ;

assign ux_mem_data_out[10] = \ux_mem_data_out[10]~output_o ;

assign ux_mem_data_out[11] = \ux_mem_data_out[11]~output_o ;

assign ux_mem_data_out[12] = \ux_mem_data_out[12]~output_o ;

assign ux_mem_data_out[13] = \ux_mem_data_out[13]~output_o ;

assign ux_mem_data_out[14] = \ux_mem_data_out[14]~output_o ;

assign ux_mem_data_out[15] = \ux_mem_data_out[15]~output_o ;

assign ux_mem_data_out[16] = \ux_mem_data_out[16]~output_o ;

assign ux_mem_data_out[17] = \ux_mem_data_out[17]~output_o ;

assign ux_mem_data_out[18] = \ux_mem_data_out[18]~output_o ;

assign ux_mem_data_out[19] = \ux_mem_data_out[19]~output_o ;

assign ux_mem_data_out[20] = \ux_mem_data_out[20]~output_o ;

assign ux_mem_data_out[21] = \ux_mem_data_out[21]~output_o ;

assign ux_mem_data_out[22] = \ux_mem_data_out[22]~output_o ;

assign ux_mem_data_out[23] = \ux_mem_data_out[23]~output_o ;

assign ux_mem_data_out[24] = \ux_mem_data_out[24]~output_o ;

assign ux_mem_data_out[25] = \ux_mem_data_out[25]~output_o ;

assign ux_mem_data_out[26] = \ux_mem_data_out[26]~output_o ;

assign ux_mem_data_out[27] = \ux_mem_data_out[27]~output_o ;

assign ux_mem_data_out[28] = \ux_mem_data_out[28]~output_o ;

assign ux_mem_data_out[29] = \ux_mem_data_out[29]~output_o ;

assign ux_mem_data_out[30] = \ux_mem_data_out[30]~output_o ;

assign ux_mem_data_out[31] = \ux_mem_data_out[31]~output_o ;

assign uy_mem_data_out[0] = \uy_mem_data_out[0]~output_o ;

assign uy_mem_data_out[1] = \uy_mem_data_out[1]~output_o ;

assign uy_mem_data_out[2] = \uy_mem_data_out[2]~output_o ;

assign uy_mem_data_out[3] = \uy_mem_data_out[3]~output_o ;

assign uy_mem_data_out[4] = \uy_mem_data_out[4]~output_o ;

assign uy_mem_data_out[5] = \uy_mem_data_out[5]~output_o ;

assign uy_mem_data_out[6] = \uy_mem_data_out[6]~output_o ;

assign uy_mem_data_out[7] = \uy_mem_data_out[7]~output_o ;

assign uy_mem_data_out[8] = \uy_mem_data_out[8]~output_o ;

assign uy_mem_data_out[9] = \uy_mem_data_out[9]~output_o ;

assign uy_mem_data_out[10] = \uy_mem_data_out[10]~output_o ;

assign uy_mem_data_out[11] = \uy_mem_data_out[11]~output_o ;

assign uy_mem_data_out[12] = \uy_mem_data_out[12]~output_o ;

assign uy_mem_data_out[13] = \uy_mem_data_out[13]~output_o ;

assign uy_mem_data_out[14] = \uy_mem_data_out[14]~output_o ;

assign uy_mem_data_out[15] = \uy_mem_data_out[15]~output_o ;

assign uy_mem_data_out[16] = \uy_mem_data_out[16]~output_o ;

assign uy_mem_data_out[17] = \uy_mem_data_out[17]~output_o ;

assign uy_mem_data_out[18] = \uy_mem_data_out[18]~output_o ;

assign uy_mem_data_out[19] = \uy_mem_data_out[19]~output_o ;

assign uy_mem_data_out[20] = \uy_mem_data_out[20]~output_o ;

assign uy_mem_data_out[21] = \uy_mem_data_out[21]~output_o ;

assign uy_mem_data_out[22] = \uy_mem_data_out[22]~output_o ;

assign uy_mem_data_out[23] = \uy_mem_data_out[23]~output_o ;

assign uy_mem_data_out[24] = \uy_mem_data_out[24]~output_o ;

assign uy_mem_data_out[25] = \uy_mem_data_out[25]~output_o ;

assign uy_mem_data_out[26] = \uy_mem_data_out[26]~output_o ;

assign uy_mem_data_out[27] = \uy_mem_data_out[27]~output_o ;

assign uy_mem_data_out[28] = \uy_mem_data_out[28]~output_o ;

assign uy_mem_data_out[29] = \uy_mem_data_out[29]~output_o ;

assign uy_mem_data_out[30] = \uy_mem_data_out[30]~output_o ;

assign uy_mem_data_out[31] = \uy_mem_data_out[31]~output_o ;

assign fin_mem_data_out[0] = \fin_mem_data_out[0]~output_o ;

assign fin_mem_data_out[1] = \fin_mem_data_out[1]~output_o ;

assign fin_mem_data_out[2] = \fin_mem_data_out[2]~output_o ;

assign fin_mem_data_out[3] = \fin_mem_data_out[3]~output_o ;

assign fin_mem_data_out[4] = \fin_mem_data_out[4]~output_o ;

assign fin_mem_data_out[5] = \fin_mem_data_out[5]~output_o ;

assign fin_mem_data_out[6] = \fin_mem_data_out[6]~output_o ;

assign fin_mem_data_out[7] = \fin_mem_data_out[7]~output_o ;

assign fin_mem_data_out[8] = \fin_mem_data_out[8]~output_o ;

assign fin_mem_data_out[9] = \fin_mem_data_out[9]~output_o ;

assign fin_mem_data_out[10] = \fin_mem_data_out[10]~output_o ;

assign fin_mem_data_out[11] = \fin_mem_data_out[11]~output_o ;

assign fin_mem_data_out[12] = \fin_mem_data_out[12]~output_o ;

assign fin_mem_data_out[13] = \fin_mem_data_out[13]~output_o ;

assign fin_mem_data_out[14] = \fin_mem_data_out[14]~output_o ;

assign fin_mem_data_out[15] = \fin_mem_data_out[15]~output_o ;

assign fin_mem_data_out[16] = \fin_mem_data_out[16]~output_o ;

assign fin_mem_data_out[17] = \fin_mem_data_out[17]~output_o ;

assign fin_mem_data_out[18] = \fin_mem_data_out[18]~output_o ;

assign fin_mem_data_out[19] = \fin_mem_data_out[19]~output_o ;

assign fin_mem_data_out[20] = \fin_mem_data_out[20]~output_o ;

assign fin_mem_data_out[21] = \fin_mem_data_out[21]~output_o ;

assign fin_mem_data_out[22] = \fin_mem_data_out[22]~output_o ;

assign fin_mem_data_out[23] = \fin_mem_data_out[23]~output_o ;

assign fin_mem_data_out[24] = \fin_mem_data_out[24]~output_o ;

assign fin_mem_data_out[25] = \fin_mem_data_out[25]~output_o ;

assign fin_mem_data_out[26] = \fin_mem_data_out[26]~output_o ;

assign fin_mem_data_out[27] = \fin_mem_data_out[27]~output_o ;

assign fin_mem_data_out[28] = \fin_mem_data_out[28]~output_o ;

assign fin_mem_data_out[29] = \fin_mem_data_out[29]~output_o ;

assign fin_mem_data_out[30] = \fin_mem_data_out[30]~output_o ;

assign fin_mem_data_out[31] = \fin_mem_data_out[31]~output_o ;

assign fin_mem_data_out[32] = \fin_mem_data_out[32]~output_o ;

assign fin_mem_data_out[33] = \fin_mem_data_out[33]~output_o ;

assign fin_mem_data_out[34] = \fin_mem_data_out[34]~output_o ;

assign fin_mem_data_out[35] = \fin_mem_data_out[35]~output_o ;

assign fin_mem_data_out[36] = \fin_mem_data_out[36]~output_o ;

assign fin_mem_data_out[37] = \fin_mem_data_out[37]~output_o ;

assign fin_mem_data_out[38] = \fin_mem_data_out[38]~output_o ;

assign fin_mem_data_out[39] = \fin_mem_data_out[39]~output_o ;

assign fin_mem_data_out[40] = \fin_mem_data_out[40]~output_o ;

assign fin_mem_data_out[41] = \fin_mem_data_out[41]~output_o ;

assign fin_mem_data_out[42] = \fin_mem_data_out[42]~output_o ;

assign fin_mem_data_out[43] = \fin_mem_data_out[43]~output_o ;

assign fin_mem_data_out[44] = \fin_mem_data_out[44]~output_o ;

assign fin_mem_data_out[45] = \fin_mem_data_out[45]~output_o ;

assign fin_mem_data_out[46] = \fin_mem_data_out[46]~output_o ;

assign fin_mem_data_out[47] = \fin_mem_data_out[47]~output_o ;

assign fin_mem_data_out[48] = \fin_mem_data_out[48]~output_o ;

assign fin_mem_data_out[49] = \fin_mem_data_out[49]~output_o ;

assign fin_mem_data_out[50] = \fin_mem_data_out[50]~output_o ;

assign fin_mem_data_out[51] = \fin_mem_data_out[51]~output_o ;

assign fin_mem_data_out[52] = \fin_mem_data_out[52]~output_o ;

assign fin_mem_data_out[53] = \fin_mem_data_out[53]~output_o ;

assign fin_mem_data_out[54] = \fin_mem_data_out[54]~output_o ;

assign fin_mem_data_out[55] = \fin_mem_data_out[55]~output_o ;

assign fin_mem_data_out[56] = \fin_mem_data_out[56]~output_o ;

assign fin_mem_data_out[57] = \fin_mem_data_out[57]~output_o ;

assign fin_mem_data_out[58] = \fin_mem_data_out[58]~output_o ;

assign fin_mem_data_out[59] = \fin_mem_data_out[59]~output_o ;

assign fin_mem_data_out[60] = \fin_mem_data_out[60]~output_o ;

assign fin_mem_data_out[61] = \fin_mem_data_out[61]~output_o ;

assign fin_mem_data_out[62] = \fin_mem_data_out[62]~output_o ;

assign fin_mem_data_out[63] = \fin_mem_data_out[63]~output_o ;

assign fin_mem_data_out[64] = \fin_mem_data_out[64]~output_o ;

assign fin_mem_data_out[65] = \fin_mem_data_out[65]~output_o ;

assign fin_mem_data_out[66] = \fin_mem_data_out[66]~output_o ;

assign fin_mem_data_out[67] = \fin_mem_data_out[67]~output_o ;

assign fin_mem_data_out[68] = \fin_mem_data_out[68]~output_o ;

assign fin_mem_data_out[69] = \fin_mem_data_out[69]~output_o ;

assign fin_mem_data_out[70] = \fin_mem_data_out[70]~output_o ;

assign fin_mem_data_out[71] = \fin_mem_data_out[71]~output_o ;

assign fin_mem_data_out[72] = \fin_mem_data_out[72]~output_o ;

assign fin_mem_data_out[73] = \fin_mem_data_out[73]~output_o ;

assign fin_mem_data_out[74] = \fin_mem_data_out[74]~output_o ;

assign fin_mem_data_out[75] = \fin_mem_data_out[75]~output_o ;

assign fin_mem_data_out[76] = \fin_mem_data_out[76]~output_o ;

assign fin_mem_data_out[77] = \fin_mem_data_out[77]~output_o ;

assign fin_mem_data_out[78] = \fin_mem_data_out[78]~output_o ;

assign fin_mem_data_out[79] = \fin_mem_data_out[79]~output_o ;

assign fin_mem_data_out[80] = \fin_mem_data_out[80]~output_o ;

assign fin_mem_data_out[81] = \fin_mem_data_out[81]~output_o ;

assign fin_mem_data_out[82] = \fin_mem_data_out[82]~output_o ;

assign fin_mem_data_out[83] = \fin_mem_data_out[83]~output_o ;

assign fin_mem_data_out[84] = \fin_mem_data_out[84]~output_o ;

assign fin_mem_data_out[85] = \fin_mem_data_out[85]~output_o ;

assign fin_mem_data_out[86] = \fin_mem_data_out[86]~output_o ;

assign fin_mem_data_out[87] = \fin_mem_data_out[87]~output_o ;

assign fin_mem_data_out[88] = \fin_mem_data_out[88]~output_o ;

assign fin_mem_data_out[89] = \fin_mem_data_out[89]~output_o ;

assign fin_mem_data_out[90] = \fin_mem_data_out[90]~output_o ;

assign fin_mem_data_out[91] = \fin_mem_data_out[91]~output_o ;

assign fin_mem_data_out[92] = \fin_mem_data_out[92]~output_o ;

assign fin_mem_data_out[93] = \fin_mem_data_out[93]~output_o ;

assign fin_mem_data_out[94] = \fin_mem_data_out[94]~output_o ;

assign fin_mem_data_out[95] = \fin_mem_data_out[95]~output_o ;

assign fin_mem_data_out[96] = \fin_mem_data_out[96]~output_o ;

assign fin_mem_data_out[97] = \fin_mem_data_out[97]~output_o ;

assign fin_mem_data_out[98] = \fin_mem_data_out[98]~output_o ;

assign fin_mem_data_out[99] = \fin_mem_data_out[99]~output_o ;

assign fin_mem_data_out[100] = \fin_mem_data_out[100]~output_o ;

assign fin_mem_data_out[101] = \fin_mem_data_out[101]~output_o ;

assign fin_mem_data_out[102] = \fin_mem_data_out[102]~output_o ;

assign fin_mem_data_out[103] = \fin_mem_data_out[103]~output_o ;

assign fin_mem_data_out[104] = \fin_mem_data_out[104]~output_o ;

assign fin_mem_data_out[105] = \fin_mem_data_out[105]~output_o ;

assign fin_mem_data_out[106] = \fin_mem_data_out[106]~output_o ;

assign fin_mem_data_out[107] = \fin_mem_data_out[107]~output_o ;

assign fin_mem_data_out[108] = \fin_mem_data_out[108]~output_o ;

assign fin_mem_data_out[109] = \fin_mem_data_out[109]~output_o ;

assign fin_mem_data_out[110] = \fin_mem_data_out[110]~output_o ;

assign fin_mem_data_out[111] = \fin_mem_data_out[111]~output_o ;

assign fin_mem_data_out[112] = \fin_mem_data_out[112]~output_o ;

assign fin_mem_data_out[113] = \fin_mem_data_out[113]~output_o ;

assign fin_mem_data_out[114] = \fin_mem_data_out[114]~output_o ;

assign fin_mem_data_out[115] = \fin_mem_data_out[115]~output_o ;

assign fin_mem_data_out[116] = \fin_mem_data_out[116]~output_o ;

assign fin_mem_data_out[117] = \fin_mem_data_out[117]~output_o ;

assign fin_mem_data_out[118] = \fin_mem_data_out[118]~output_o ;

assign fin_mem_data_out[119] = \fin_mem_data_out[119]~output_o ;

assign fin_mem_data_out[120] = \fin_mem_data_out[120]~output_o ;

assign fin_mem_data_out[121] = \fin_mem_data_out[121]~output_o ;

assign fin_mem_data_out[122] = \fin_mem_data_out[122]~output_o ;

assign fin_mem_data_out[123] = \fin_mem_data_out[123]~output_o ;

assign fin_mem_data_out[124] = \fin_mem_data_out[124]~output_o ;

assign fin_mem_data_out[125] = \fin_mem_data_out[125]~output_o ;

assign fin_mem_data_out[126] = \fin_mem_data_out[126]~output_o ;

assign fin_mem_data_out[127] = \fin_mem_data_out[127]~output_o ;

assign fin_mem_data_out[128] = \fin_mem_data_out[128]~output_o ;

assign fin_mem_data_out[129] = \fin_mem_data_out[129]~output_o ;

assign fin_mem_data_out[130] = \fin_mem_data_out[130]~output_o ;

assign fin_mem_data_out[131] = \fin_mem_data_out[131]~output_o ;

assign fin_mem_data_out[132] = \fin_mem_data_out[132]~output_o ;

assign fin_mem_data_out[133] = \fin_mem_data_out[133]~output_o ;

assign fin_mem_data_out[134] = \fin_mem_data_out[134]~output_o ;

assign fin_mem_data_out[135] = \fin_mem_data_out[135]~output_o ;

assign fin_mem_data_out[136] = \fin_mem_data_out[136]~output_o ;

assign fin_mem_data_out[137] = \fin_mem_data_out[137]~output_o ;

assign fin_mem_data_out[138] = \fin_mem_data_out[138]~output_o ;

assign fin_mem_data_out[139] = \fin_mem_data_out[139]~output_o ;

assign fin_mem_data_out[140] = \fin_mem_data_out[140]~output_o ;

assign fin_mem_data_out[141] = \fin_mem_data_out[141]~output_o ;

assign fin_mem_data_out[142] = \fin_mem_data_out[142]~output_o ;

assign fin_mem_data_out[143] = \fin_mem_data_out[143]~output_o ;

assign fin_mem_data_out[144] = \fin_mem_data_out[144]~output_o ;

assign fin_mem_data_out[145] = \fin_mem_data_out[145]~output_o ;

assign fin_mem_data_out[146] = \fin_mem_data_out[146]~output_o ;

assign fin_mem_data_out[147] = \fin_mem_data_out[147]~output_o ;

assign fin_mem_data_out[148] = \fin_mem_data_out[148]~output_o ;

assign fin_mem_data_out[149] = \fin_mem_data_out[149]~output_o ;

assign fin_mem_data_out[150] = \fin_mem_data_out[150]~output_o ;

assign fin_mem_data_out[151] = \fin_mem_data_out[151]~output_o ;

assign fin_mem_data_out[152] = \fin_mem_data_out[152]~output_o ;

assign fin_mem_data_out[153] = \fin_mem_data_out[153]~output_o ;

assign fin_mem_data_out[154] = \fin_mem_data_out[154]~output_o ;

assign fin_mem_data_out[155] = \fin_mem_data_out[155]~output_o ;

assign fin_mem_data_out[156] = \fin_mem_data_out[156]~output_o ;

assign fin_mem_data_out[157] = \fin_mem_data_out[157]~output_o ;

assign fin_mem_data_out[158] = \fin_mem_data_out[158]~output_o ;

assign fin_mem_data_out[159] = \fin_mem_data_out[159]~output_o ;

assign fin_mem_data_out[160] = \fin_mem_data_out[160]~output_o ;

assign fin_mem_data_out[161] = \fin_mem_data_out[161]~output_o ;

assign fin_mem_data_out[162] = \fin_mem_data_out[162]~output_o ;

assign fin_mem_data_out[163] = \fin_mem_data_out[163]~output_o ;

assign fin_mem_data_out[164] = \fin_mem_data_out[164]~output_o ;

assign fin_mem_data_out[165] = \fin_mem_data_out[165]~output_o ;

assign fin_mem_data_out[166] = \fin_mem_data_out[166]~output_o ;

assign fin_mem_data_out[167] = \fin_mem_data_out[167]~output_o ;

assign fin_mem_data_out[168] = \fin_mem_data_out[168]~output_o ;

assign fin_mem_data_out[169] = \fin_mem_data_out[169]~output_o ;

assign fin_mem_data_out[170] = \fin_mem_data_out[170]~output_o ;

assign fin_mem_data_out[171] = \fin_mem_data_out[171]~output_o ;

assign fin_mem_data_out[172] = \fin_mem_data_out[172]~output_o ;

assign fin_mem_data_out[173] = \fin_mem_data_out[173]~output_o ;

assign fin_mem_data_out[174] = \fin_mem_data_out[174]~output_o ;

assign fin_mem_data_out[175] = \fin_mem_data_out[175]~output_o ;

assign fin_mem_data_out[176] = \fin_mem_data_out[176]~output_o ;

assign fin_mem_data_out[177] = \fin_mem_data_out[177]~output_o ;

assign fin_mem_data_out[178] = \fin_mem_data_out[178]~output_o ;

assign fin_mem_data_out[179] = \fin_mem_data_out[179]~output_o ;

assign fin_mem_data_out[180] = \fin_mem_data_out[180]~output_o ;

assign fin_mem_data_out[181] = \fin_mem_data_out[181]~output_o ;

assign fin_mem_data_out[182] = \fin_mem_data_out[182]~output_o ;

assign fin_mem_data_out[183] = \fin_mem_data_out[183]~output_o ;

assign fin_mem_data_out[184] = \fin_mem_data_out[184]~output_o ;

assign fin_mem_data_out[185] = \fin_mem_data_out[185]~output_o ;

assign fin_mem_data_out[186] = \fin_mem_data_out[186]~output_o ;

assign fin_mem_data_out[187] = \fin_mem_data_out[187]~output_o ;

assign fin_mem_data_out[188] = \fin_mem_data_out[188]~output_o ;

assign fin_mem_data_out[189] = \fin_mem_data_out[189]~output_o ;

assign fin_mem_data_out[190] = \fin_mem_data_out[190]~output_o ;

assign fin_mem_data_out[191] = \fin_mem_data_out[191]~output_o ;

assign fin_mem_data_out[192] = \fin_mem_data_out[192]~output_o ;

assign fin_mem_data_out[193] = \fin_mem_data_out[193]~output_o ;

assign fin_mem_data_out[194] = \fin_mem_data_out[194]~output_o ;

assign fin_mem_data_out[195] = \fin_mem_data_out[195]~output_o ;

assign fin_mem_data_out[196] = \fin_mem_data_out[196]~output_o ;

assign fin_mem_data_out[197] = \fin_mem_data_out[197]~output_o ;

assign fin_mem_data_out[198] = \fin_mem_data_out[198]~output_o ;

assign fin_mem_data_out[199] = \fin_mem_data_out[199]~output_o ;

assign fin_mem_data_out[200] = \fin_mem_data_out[200]~output_o ;

assign fin_mem_data_out[201] = \fin_mem_data_out[201]~output_o ;

assign fin_mem_data_out[202] = \fin_mem_data_out[202]~output_o ;

assign fin_mem_data_out[203] = \fin_mem_data_out[203]~output_o ;

assign fin_mem_data_out[204] = \fin_mem_data_out[204]~output_o ;

assign fin_mem_data_out[205] = \fin_mem_data_out[205]~output_o ;

assign fin_mem_data_out[206] = \fin_mem_data_out[206]~output_o ;

assign fin_mem_data_out[207] = \fin_mem_data_out[207]~output_o ;

assign fin_mem_data_out[208] = \fin_mem_data_out[208]~output_o ;

assign fin_mem_data_out[209] = \fin_mem_data_out[209]~output_o ;

assign fin_mem_data_out[210] = \fin_mem_data_out[210]~output_o ;

assign fin_mem_data_out[211] = \fin_mem_data_out[211]~output_o ;

assign fin_mem_data_out[212] = \fin_mem_data_out[212]~output_o ;

assign fin_mem_data_out[213] = \fin_mem_data_out[213]~output_o ;

assign fin_mem_data_out[214] = \fin_mem_data_out[214]~output_o ;

assign fin_mem_data_out[215] = \fin_mem_data_out[215]~output_o ;

assign fin_mem_data_out[216] = \fin_mem_data_out[216]~output_o ;

assign fin_mem_data_out[217] = \fin_mem_data_out[217]~output_o ;

assign fin_mem_data_out[218] = \fin_mem_data_out[218]~output_o ;

assign fin_mem_data_out[219] = \fin_mem_data_out[219]~output_o ;

assign fin_mem_data_out[220] = \fin_mem_data_out[220]~output_o ;

assign fin_mem_data_out[221] = \fin_mem_data_out[221]~output_o ;

assign fin_mem_data_out[222] = \fin_mem_data_out[222]~output_o ;

assign fin_mem_data_out[223] = \fin_mem_data_out[223]~output_o ;

assign fin_mem_data_out[224] = \fin_mem_data_out[224]~output_o ;

assign fin_mem_data_out[225] = \fin_mem_data_out[225]~output_o ;

assign fin_mem_data_out[226] = \fin_mem_data_out[226]~output_o ;

assign fin_mem_data_out[227] = \fin_mem_data_out[227]~output_o ;

assign fin_mem_data_out[228] = \fin_mem_data_out[228]~output_o ;

assign fin_mem_data_out[229] = \fin_mem_data_out[229]~output_o ;

assign fin_mem_data_out[230] = \fin_mem_data_out[230]~output_o ;

assign fin_mem_data_out[231] = \fin_mem_data_out[231]~output_o ;

assign fin_mem_data_out[232] = \fin_mem_data_out[232]~output_o ;

assign fin_mem_data_out[233] = \fin_mem_data_out[233]~output_o ;

assign fin_mem_data_out[234] = \fin_mem_data_out[234]~output_o ;

assign fin_mem_data_out[235] = \fin_mem_data_out[235]~output_o ;

assign fin_mem_data_out[236] = \fin_mem_data_out[236]~output_o ;

assign fin_mem_data_out[237] = \fin_mem_data_out[237]~output_o ;

assign fin_mem_data_out[238] = \fin_mem_data_out[238]~output_o ;

assign fin_mem_data_out[239] = \fin_mem_data_out[239]~output_o ;

assign fin_mem_data_out[240] = \fin_mem_data_out[240]~output_o ;

assign fin_mem_data_out[241] = \fin_mem_data_out[241]~output_o ;

assign fin_mem_data_out[242] = \fin_mem_data_out[242]~output_o ;

assign fin_mem_data_out[243] = \fin_mem_data_out[243]~output_o ;

assign fin_mem_data_out[244] = \fin_mem_data_out[244]~output_o ;

assign fin_mem_data_out[245] = \fin_mem_data_out[245]~output_o ;

assign fin_mem_data_out[246] = \fin_mem_data_out[246]~output_o ;

assign fin_mem_data_out[247] = \fin_mem_data_out[247]~output_o ;

assign fin_mem_data_out[248] = \fin_mem_data_out[248]~output_o ;

assign fin_mem_data_out[249] = \fin_mem_data_out[249]~output_o ;

assign fin_mem_data_out[250] = \fin_mem_data_out[250]~output_o ;

assign fin_mem_data_out[251] = \fin_mem_data_out[251]~output_o ;

assign fin_mem_data_out[252] = \fin_mem_data_out[252]~output_o ;

assign fin_mem_data_out[253] = \fin_mem_data_out[253]~output_o ;

assign fin_mem_data_out[254] = \fin_mem_data_out[254]~output_o ;

assign fin_mem_data_out[255] = \fin_mem_data_out[255]~output_o ;

assign fin_mem_data_out[256] = \fin_mem_data_out[256]~output_o ;

assign fin_mem_data_out[257] = \fin_mem_data_out[257]~output_o ;

assign fin_mem_data_out[258] = \fin_mem_data_out[258]~output_o ;

assign fin_mem_data_out[259] = \fin_mem_data_out[259]~output_o ;

assign fin_mem_data_out[260] = \fin_mem_data_out[260]~output_o ;

assign fin_mem_data_out[261] = \fin_mem_data_out[261]~output_o ;

assign fin_mem_data_out[262] = \fin_mem_data_out[262]~output_o ;

assign fin_mem_data_out[263] = \fin_mem_data_out[263]~output_o ;

assign fin_mem_data_out[264] = \fin_mem_data_out[264]~output_o ;

assign fin_mem_data_out[265] = \fin_mem_data_out[265]~output_o ;

assign fin_mem_data_out[266] = \fin_mem_data_out[266]~output_o ;

assign fin_mem_data_out[267] = \fin_mem_data_out[267]~output_o ;

assign fin_mem_data_out[268] = \fin_mem_data_out[268]~output_o ;

assign fin_mem_data_out[269] = \fin_mem_data_out[269]~output_o ;

assign fin_mem_data_out[270] = \fin_mem_data_out[270]~output_o ;

assign fin_mem_data_out[271] = \fin_mem_data_out[271]~output_o ;

assign fin_mem_data_out[272] = \fin_mem_data_out[272]~output_o ;

assign fin_mem_data_out[273] = \fin_mem_data_out[273]~output_o ;

assign fin_mem_data_out[274] = \fin_mem_data_out[274]~output_o ;

assign fin_mem_data_out[275] = \fin_mem_data_out[275]~output_o ;

assign fin_mem_data_out[276] = \fin_mem_data_out[276]~output_o ;

assign fin_mem_data_out[277] = \fin_mem_data_out[277]~output_o ;

assign fin_mem_data_out[278] = \fin_mem_data_out[278]~output_o ;

assign fin_mem_data_out[279] = \fin_mem_data_out[279]~output_o ;

assign fin_mem_data_out[280] = \fin_mem_data_out[280]~output_o ;

assign fin_mem_data_out[281] = \fin_mem_data_out[281]~output_o ;

assign fin_mem_data_out[282] = \fin_mem_data_out[282]~output_o ;

assign fin_mem_data_out[283] = \fin_mem_data_out[283]~output_o ;

assign fin_mem_data_out[284] = \fin_mem_data_out[284]~output_o ;

assign fin_mem_data_out[285] = \fin_mem_data_out[285]~output_o ;

assign fin_mem_data_out[286] = \fin_mem_data_out[286]~output_o ;

assign fin_mem_data_out[287] = \fin_mem_data_out[287]~output_o ;

endmodule
