regmap	,	V_1
ENOMEM	,	V_38
of_clk_add_provider	,	F_26
clk_register	,	F_13
of_at91sam9x5_clk_master_setup	,	F_28
"master clk is underclocked"	,	L_1
pres	,	V_10
clk_master_ready	,	F_1
AT91_PMC_CSS	,	V_29
MASTER_PRES_MASK	,	V_20
MASTER_DIV_MASK	,	V_22
clk_init_data	,	V_34
hw	,	V_6
output	,	V_26
of_clk_src_simple_get	,	V_46
pr_warn	,	F_8
clk_master_get_parent	,	F_9
at91rm9200_master_layout	,	V_47
MASTER_DIV_SHIFT	,	V_21
clk_master_layout	,	V_12
init	,	V_35
clk	,	V_30
regmap_read	,	F_2
divisors	,	V_25
out_free_characteristics	,	V_44
clk_master_is_prepared	,	F_6
master_ops	,	V_40
"master clk is overclocked"	,	L_2
pres_shift	,	V_19
ops	,	V_39
name	,	V_31
of_at91_clk_master_get_characteristics	,	F_16
of_clk_get_parent_count	,	F_21
of_property_read_string	,	F_23
syscon_node_to_regmap	,	F_24
GFP_KERNEL	,	V_37
"clock-output-names"	,	L_6
of_get_parent	,	F_25
status	,	V_2
have_div3_pres	,	V_23
np	,	V_43
MASTER_SOURCE_MAX	,	V_45
kfree	,	F_15
to_clk_master	,	F_4
flags	,	V_41
"atmel,clk-output-range"	,	L_3
device_node	,	V_42
mckr	,	V_16
MASTER_PRES_MAX	,	V_24
min	,	V_27
parent_rate	,	V_9
of_property_read_u32_array	,	F_18
rate	,	V_11
AT91_PMC_MCKR	,	V_17
kzalloc	,	F_12
AT91_PMC_MCKRDY	,	V_4
of_clk_parent_fill	,	F_22
AT91_PMC_SR	,	V_3
clk_hw	,	V_5
mask	,	V_18
at91_clk_register_master	,	F_10
characteristics	,	V_15
u8	,	T_1
clk_master_prepare	,	F_3
max	,	V_28
"atmel,master-clk-have-div3-pres"	,	L_5
of_at91_get_clk_range	,	F_17
clk_master_characteristics	,	V_14
num_parents	,	V_32
master	,	V_8
layout	,	V_13
EINVAL	,	V_36
at91sam9x5_master_layout	,	V_48
parent_names	,	V_33
"atmel,clk-divisors"	,	L_4
of_at91rm9200_clk_master_setup	,	F_27
__init	,	T_2
of_property_read_bool	,	F_19
clk_master_recalc_rate	,	F_7
of_at91_clk_master_setup	,	F_20
clk_master	,	V_7
cpu_relax	,	F_5
ERR_PTR	,	F_11
IS_ERR	,	F_14
