[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/HierPathModule/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 76
LIB: work
FILE: ${SURELOG_DIR}/tests/HierPathModule/dut.sv
n<> u<75> t<Top_level_rule> c<1> l<2:1> el<15:1>
  n<> u<1> t<Null_rule> p<75> s<74> l<2:1> el<2:1>
  n<> u<74> t<Source_text> p<75> c<27> l<2:1> el<13:10>
    n<> u<27> t<Description> p<74> c<26> s<56> l<2:1> el<4:10>
      n<> u<26> t<Module_declaration> p<27> c<5> l<2:1> el<4:10>
        n<> u<5> t<Module_nonansi_header> p<26> c<2> s<24> l<2:1> el<2:17>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<2:1> el<2:7>
          n<bottom> u<3> t<StringConst> p<5> s<4> l<2:8> el<2:14>
          n<> u<4> t<List_of_ports> p<5> l<2:14> el<2:16>
        n<> u<24> t<Module_item> p<26> c<23> s<25> l<3:3> el<3:23>
          n<> u<23> t<Non_port_module_item> p<24> c<22> l<3:3> el<3:23>
            n<> u<22> t<Module_or_generate_item> p<23> c<21> l<3:3> el<3:23>
              n<> u<21> t<Module_common_item> p<22> c<20> l<3:3> el<3:23>
                n<> u<20> t<Continuous_assign> p<21> c<19> l<3:3> el<3:23>
                  n<> u<19> t<List_of_net_assignments> p<20> c<18> l<3:10> el<3:22>
                    n<> u<18> t<Net_assignment> p<19> c<10> l<3:10> el<3:22>
                      n<> u<10> t<Net_lvalue> p<18> c<7> s<17> l<3:10> el<3:11>
                        n<> u<7> t<Ps_or_hierarchical_identifier> p<10> c<6> s<9> l<3:10> el<3:11>
                          n<o> u<6> t<StringConst> p<7> l<3:10> el<3:11>
                        n<> u<9> t<Constant_select> p<10> c<8> l<3:12> el<3:12>
                          n<> u<8> t<Constant_bit_select> p<9> l<3:12> el<3:12>
                      n<> u<17> t<Expression> p<18> c<16> l<3:14> el<3:22>
                        n<> u<16> t<Primary> p<17> c<15> l<3:14> el<3:22>
                          n<> u<15> t<Complex_func_call> p<16> c<11> l<3:14> el<3:22>
                            n<medium> u<11> t<StringConst> p<15> s<12> l<3:14> el<3:20>
                            n<c> u<12> t<StringConst> p<15> s<14> l<3:21> el<3:22>
                            n<> u<14> t<Select> p<15> c<13> l<3:22> el<3:22>
                              n<> u<13> t<Bit_select> p<14> l<3:22> el<3:22>
        n<> u<25> t<ENDMODULE> p<26> l<4:1> el<4:10>
    n<> u<56> t<Description> p<74> c<55> s<73> l<6:1> el<9:10>
      n<> u<55> t<Module_declaration> p<56> c<31> l<6:1> el<9:10>
        n<> u<31> t<Module_nonansi_header> p<55> c<28> s<43> l<6:1> el<6:17>
          n<module> u<28> t<Module_keyword> p<31> s<29> l<6:1> el<6:7>
          n<medium> u<29> t<StringConst> p<31> s<30> l<6:8> el<6:14>
          n<> u<30> t<List_of_ports> p<31> l<6:14> el<6:16>
        n<> u<43> t<Module_item> p<55> c<42> s<53> l<7:3> el<7:10>
          n<> u<42> t<Non_port_module_item> p<43> c<41> l<7:3> el<7:10>
            n<> u<41> t<Module_or_generate_item> p<42> c<40> l<7:3> el<7:10>
              n<> u<40> t<Module_common_item> p<41> c<39> l<7:3> el<7:10>
                n<> u<39> t<Module_or_generate_item_declaration> p<40> c<38> l<7:3> el<7:10>
                  n<> u<38> t<Package_or_generate_item_declaration> p<39> c<37> l<7:3> el<7:10>
                    n<> u<37> t<Net_declaration> p<38> c<32> l<7:3> el<7:10>
                      n<> u<32> t<NetType_Wire> p<37> s<33> l<7:3> el<7:7>
                      n<> u<33> t<Data_type_or_implicit> p<37> s<36> l<7:8> el<7:8>
                      n<> u<36> t<List_of_net_decl_assignments> p<37> c<35> l<7:8> el<7:9>
                        n<> u<35> t<Net_decl_assignment> p<36> c<34> l<7:8> el<7:9>
                          n<c> u<34> t<StringConst> p<35> l<7:8> el<7:9>
        n<> u<53> t<Module_item> p<55> c<52> s<54> l<8:3> el<8:15>
          n<> u<52> t<Non_port_module_item> p<53> c<51> l<8:3> el<8:15>
            n<> u<51> t<Module_or_generate_item> p<52> c<50> l<8:3> el<8:15>
              n<> u<50> t<Module_instantiation> p<51> c<44> l<8:3> el<8:15>
                n<bottom> u<44> t<StringConst> p<50> s<49> l<8:3> el<8:9>
                n<> u<49> t<Hierarchical_instance> p<50> c<46> l<8:10> el<8:14>
                  n<> u<46> t<Name_of_instance> p<49> c<45> s<48> l<8:10> el<8:12>
                    n<b1> u<45> t<StringConst> p<46> l<8:10> el<8:12>
                  n<> u<48> t<List_of_port_connections> p<49> c<47> l<8:13> el<8:13>
                    n<> u<47> t<Ordered_port_connection> p<48> l<8:13> el<8:13>
        n<> u<54> t<ENDMODULE> p<55> l<9:1> el<9:10>
    n<> u<73> t<Description> p<74> c<72> l<11:1> el<13:10>
      n<> u<72> t<Module_declaration> p<73> c<60> l<11:1> el<13:10>
        n<> u<60> t<Module_nonansi_header> p<72> c<57> s<70> l<11:1> el<11:14>
          n<module> u<57> t<Module_keyword> p<60> s<58> l<11:1> el<11:7>
          n<top> u<58> t<StringConst> p<60> s<59> l<11:8> el<11:11>
          n<> u<59> t<List_of_ports> p<60> l<11:11> el<11:13>
        n<> u<70> t<Module_item> p<72> c<69> s<71> l<12:4> el<12:16>
          n<> u<69> t<Non_port_module_item> p<70> c<68> l<12:4> el<12:16>
            n<> u<68> t<Module_or_generate_item> p<69> c<67> l<12:4> el<12:16>
              n<> u<67> t<Module_instantiation> p<68> c<61> l<12:4> el<12:16>
                n<medium> u<61> t<StringConst> p<67> s<66> l<12:4> el<12:10>
                n<> u<66> t<Hierarchical_instance> p<67> c<63> l<12:11> el<12:15>
                  n<> u<63> t<Name_of_instance> p<66> c<62> s<65> l<12:11> el<12:13>
                    n<u1> u<62> t<StringConst> p<63> l<12:11> el<12:13>
                  n<> u<65> t<List_of_port_connections> p<66> c<64> l<12:14> el<12:14>
                    n<> u<64> t<Ordered_port_connection> p<65> l<12:14> el<12:14>
        n<> u<71> t<ENDMODULE> p<72> l<13:1> el<13:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathModule/dut.sv:2:1: No timescale set for "bottom".
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathModule/dut.sv:6:1: No timescale set for "medium".
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathModule/dut.sv:11:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/HierPathModule/dut.sv:2:1: Compile module "work@bottom".
[INF:CP0303] ${SURELOG_DIR}/tests/HierPathModule/dut.sv:6:1: Compile module "work@medium".
[INF:CP0303] ${SURELOG_DIR}/tests/HierPathModule/dut.sv:11:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ContAssign                                             1
Design                                                 1
HierPath                                               1
LogicNet                                               1
LogicTypespec                                          1
Module                                                 3
ModuleTypespec                                         2
RefModule                                              2
RefObj                                                 3
RefTypespec                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierPathModule/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:2:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bottom
  |vpiImportTypespec:
  \_LogicNet: (work@bottom.o), line:3:10, endln:3:11
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:2:1, endln:4:10
    |vpiName:o
    |vpiFullName:work@bottom.o
    |vpiNetType:1
  |vpiDefName:work@bottom
  |vpiNet:
  \_LogicNet: (work@bottom.o), line:3:10, endln:3:11
  |vpiContAssign:
  \_ContAssign: , line:3:10, endln:3:22
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:2:1, endln:4:10
    |vpiRhs:
    \_HierPath: (medium.c), line:3:14, endln:3:22
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:22
      |vpiActual:
      \_RefObj: (medium), line:3:14, endln:3:20
        |vpiParent:
        \_HierPath: (medium.c), line:3:14, endln:3:22
        |vpiName:medium
        |vpiActual:
        \_Module: work@medium (work@medium), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:6:1, endln:9:10
      |vpiActual:
      \_RefObj: (work@bottom.c), line:3:21, endln:3:22
        |vpiParent:
        \_HierPath: (medium.c), line:3:14, endln:3:22
        |vpiName:c
        |vpiFullName:work@bottom.c
        |vpiActual:
        \_LogicNet: (work@medium.c), line:7:8, endln:7:9
      |vpiName:medium.c
    |vpiLhs:
    \_RefObj: (work@bottom.o), line:3:10, endln:3:11
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:22
      |vpiName:o
      |vpiFullName:work@bottom.o
      |vpiActual:
      \_LogicNet: (work@bottom.o), line:3:10, endln:3:11
|vpiAllModules:
\_Module: work@medium (work@medium), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:6:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@medium
  |vpiTypedef:
  \_ModuleTypespec: (bottom), line:8:3, endln:8:9
    |vpiParent:
    \_Module: work@medium (work@medium), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:6:1, endln:9:10
    |vpiName:bottom
  |vpiTypedef:
  \_LogicTypespec: , line:7:3, endln:7:7
    |vpiParent:
    \_Module: work@medium (work@medium), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:6:1, endln:9:10
  |vpiImportTypespec:
  \_ModuleTypespec: (bottom), line:8:3, endln:8:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:3, endln:7:7
  |vpiImportTypespec:
  \_LogicNet: (work@medium.c), line:7:8, endln:7:9
    |vpiParent:
    \_Module: work@medium (work@medium), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:6:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@medium.c), line:7:3, endln:7:7
      |vpiParent:
      \_LogicNet: (work@medium.c), line:7:8, endln:7:9
      |vpiFullName:work@medium.c
      |vpiActual:
      \_LogicTypespec: , line:7:3, endln:7:7
    |vpiName:c
    |vpiFullName:work@medium.c
    |vpiNetType:1
  |vpiDefName:work@medium
  |vpiNet:
  \_LogicNet: (work@medium.c), line:7:8, endln:7:9
  |vpiRefModule:
  \_RefModule: work@bottom (b1), line:8:3, endln:8:9
    |vpiParent:
    \_Module: work@medium (work@medium), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:6:1, endln:9:10
    |vpiName:b1
    |vpiDefName:work@bottom
    |vpiActual:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:2:1, endln:4:10
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:11:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (medium), line:12:4, endln:12:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:11:1, endln:13:10
    |vpiName:medium
  |vpiImportTypespec:
  \_ModuleTypespec: (medium), line:12:4, endln:12:10
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@medium (u1), line:12:4, endln:12:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:11:1, endln:13:10
    |vpiName:u1
    |vpiDefName:work@medium
    |vpiActual:
    \_Module: work@medium (work@medium), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:6:1, endln:9:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
