

================================================================
== Synthesis Summary Report of 'matmul_optimized'
================================================================
+ General Information: 
    * Date:           Sun Nov  3 23:06:24 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        Matmul_op_ver2
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+-------------+-----+
    |                            Modules                           | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |            |             |     |
    |                            & Loops                           | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |     LUT     | URAM|
    +--------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+-------------+-----+
    |+ matmul_optimized                                            |     -|  0.00|      862|  8.620e+03|         -|      863|     -|        no|  12 (4%)|  80 (6%)|  13201 (5%)|  11767 (10%)|    -|
    | + matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2  |     -|  0.00|      259|  2.590e+03|         -|      259|     -|        no|        -|        -|   125 (~0%)|    176 (~0%)|    -|
    |  o VITIS_LOOP_25_1_VITIS_LOOP_26_2                           |     -|  7.30|      257|  2.570e+03|         3|        1|   256|       yes|        -|        -|           -|            -|    -|
    | + matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4  |     -|  0.19|      325|  3.250e+03|         -|      325|     -|        no|        -|  80 (6%)|   8058 (3%)|    5834 (4%)|    -|
    |  o VITIS_LOOP_34_3_VITIS_LOOP_35_4                           |     -|  7.30|      323|  3.230e+03|        69|        1|   256|       yes|        -|        -|           -|            -|    -|
    | + matmul_optimized_Pipeline_VITIS_LOOP_47_6                  |     -|  0.00|      259|  2.590e+03|         -|      259|     -|        no|        -|        -|   537 (~0%)|    284 (~0%)|    -|
    |  o VITIS_LOOP_47_6                                           |    II|  7.30|      257|  2.570e+03|        18|       16|    16|       yes|        -|        -|           -|            -|    -|
    +--------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface    | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|              | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_dataA  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_dataAB | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_dataB  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_ctrl | 32         | 6             | 16     | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_ctrl | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_ctrl | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_ctrl | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_ctrl | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_ctrl | A_1      | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_ctrl | A_2      | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_ctrl | B_1      | 0x1c   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_ctrl | B_2      | 0x20   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_ctrl | AB_1     | 0x28   | 32    | W      | Data signal of AB                |                                                                      |
| s_axi_ctrl | AB_2     | 0x2c   | 32    | W      | Data signal of AB                |                                                                      |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| B        | in        | float*   |
| AB       | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+----------+--------------------------------+
| Argument | HW Interface | HW Type   | HW Usage | HW Info                        |
+----------+--------------+-----------+----------+--------------------------------+
| A        | m_axi_dataA  | interface |          |                                |
| A        | s_axi_ctrl   | register  | offset   | name=A_1 offset=0x10 range=32  |
| A        | s_axi_ctrl   | register  | offset   | name=A_2 offset=0x14 range=32  |
| B        | m_axi_dataB  | interface |          |                                |
| B        | s_axi_ctrl   | register  | offset   | name=B_1 offset=0x1c range=32  |
| B        | s_axi_ctrl   | register  | offset   | name=B_2 offset=0x20 range=32  |
| AB       | m_axi_dataAB | interface |          |                                |
| AB       | s_axi_ctrl   | register  | offset   | name=AB_1 offset=0x28 range=32 |
| AB       | s_axi_ctrl   | register  | offset   | name=AB_2 offset=0x2c range=32 |
+----------+--------------+-----------+----------+--------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+---------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location       |
+--------------+-----------+--------+-------+-----------------+---------------------+
| m_axi_dataA  | read      | 256    | 32    | VITIS_LOOP_25_1 | Matmul_op.cpp:25:19 |
| m_axi_dataAB | write     | 256    | 32    | VITIS_LOOP_47_6 | Matmul_op.cpp:47:20 |
| m_axi_dataB  | read      | 256    | 32    | VITIS_LOOP_25_1 | Matmul_op.cpp:25:19 |
+--------------+-----------+--------+-------+-----------------+---------------------+

* All M_AXI Variable Accesses
+--------------+----------+---------------------+-----------+--------------+--------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location     | Direction | Burst Status | Length | Loop            | Loop Location       | Resolution | Problem                                                                                                 |
+--------------+----------+---------------------+-----------+--------------+--------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_dataA  | A        | Matmul_op.cpp:27:23 | read      | Widen Fail   |        | VITIS_LOOP_26_2 | Matmul_op.cpp:26:22 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_dataA  | A        | Matmul_op.cpp:27:23 | read      | Inferred     | 256    | VITIS_LOOP_25_1 | Matmul_op.cpp:25:19 |            |                                                                                                         |
| m_axi_dataAB | AB       | Matmul_op.cpp:49:16 | write     | Widen Fail   |        | VITIS_LOOP_48_7 | Matmul_op.cpp:48:22 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_dataAB | AB       | Matmul_op.cpp:49:16 | write     | Inferred     | 256    | VITIS_LOOP_47_6 | Matmul_op.cpp:47:20 |            |                                                                                                         |
| m_axi_dataB  | B        | Matmul_op.cpp:28:23 | read      | Widen Fail   |        | VITIS_LOOP_26_2 | Matmul_op.cpp:26:22 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_dataB  | B        | Matmul_op.cpp:28:23 | read      | Inferred     | 256    | VITIS_LOOP_25_1 | Matmul_op.cpp:25:19 |            |                                                                                                         |
+--------------+----------+---------------------+-----------+--------------+--------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                                         | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+--------------------------------------------------------------+-----+--------+------------+------+---------+---------+
| + matmul_optimized                                           | 80  |        |            |      |         |         |
|  + matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 | 0   |        |            |      |         |         |
|    add_ln25_fu_898_p2                                        | -   |        | add_ln25   | add  | fabric  | 0       |
|    add_ln25_1_fu_924_p2                                      | -   |        | add_ln25_1 | add  | fabric  | 0       |
|    add_ln26_fu_966_p2                                        | -   |        | add_ln26   | add  | fabric  | 0       |
|  + matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4 | 80  |        |            |      |         |         |
|    add_ln34_fu_965_p2                                        | -   |        | add_ln34   | add  | fabric  | 0       |
|    add_ln34_1_fu_991_p2                                      | -   |        | add_ln34_1 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U69                         | 3   |        | mul        | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U53                        | 2   |        | sum        | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U70                         | 3   |        | mul_1      | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U54                        | 2   |        | sum_1      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U71                         | 3   |        | mul_2      | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U55                        | 2   |        | sum_2      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U72                         | 3   |        | mul_3      | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U56                        | 2   |        | sum_3      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U73                         | 3   |        | mul_4      | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U57                        | 2   |        | sum_4      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U74                         | 3   |        | mul_5      | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U58                        | 2   |        | sum_5      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U75                         | 3   |        | mul_6      | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U59                        | 2   |        | sum_6      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U76                         | 3   |        | mul_7      | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U60                        | 2   |        | sum_7      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U77                         | 3   |        | mul_8      | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U61                        | 2   |        | sum_8      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U78                         | 3   |        | mul_9      | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U62                        | 2   |        | sum_9      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U79                         | 3   |        | mul_s      | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U63                        | 2   |        | sum_10     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U80                         | 3   |        | mul_10     | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U64                        | 2   |        | sum_11     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U81                         | 3   |        | mul_11     | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U65                        | 2   |        | sum_12     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U82                         | 3   |        | mul_12     | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U66                        | 2   |        | sum_13     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U83                         | 3   |        | mul_13     | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U67                        | 2   |        | sum_14     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U84                         | 3   |        | mul_14     | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U68                        | 2   |        | sum_15     | fadd | fulldsp | 3       |
|    add_ln35_fu_1019_p2                                       | -   |        | add_ln35   | add  | fabric  | 0       |
|  + matmul_optimized_Pipeline_VITIS_LOOP_47_6                 | 0   |        |            |      |         |         |
|    add_ln47_fu_454_p2                                        | -   |        | add_ln47   | add  | fabric  | 0       |
+--------------------------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------+------+------+--------+-------------+---------+------+---------+
| Name               | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+--------------------+------+------+--------+-------------+---------+------+---------+
| + matmul_optimized | 12   | 0    |        |             |         |      |         |
|   A_local_U        | -    | -    |        | A_local     | ram_1p  | auto | 1       |
|   A_local_1_U      | -    | -    |        | A_local_1   | ram_1p  | auto | 1       |
|   A_local_2_U      | -    | -    |        | A_local_2   | ram_1p  | auto | 1       |
|   A_local_3_U      | -    | -    |        | A_local_3   | ram_1p  | auto | 1       |
|   A_local_4_U      | -    | -    |        | A_local_4   | ram_1p  | auto | 1       |
|   A_local_5_U      | -    | -    |        | A_local_5   | ram_1p  | auto | 1       |
|   A_local_6_U      | -    | -    |        | A_local_6   | ram_1p  | auto | 1       |
|   A_local_7_U      | -    | -    |        | A_local_7   | ram_1p  | auto | 1       |
|   A_local_8_U      | -    | -    |        | A_local_8   | ram_1p  | auto | 1       |
|   A_local_9_U      | -    | -    |        | A_local_9   | ram_1p  | auto | 1       |
|   A_local_10_U     | -    | -    |        | A_local_10  | ram_1p  | auto | 1       |
|   A_local_11_U     | -    | -    |        | A_local_11  | ram_1p  | auto | 1       |
|   A_local_12_U     | -    | -    |        | A_local_12  | ram_1p  | auto | 1       |
|   A_local_13_U     | -    | -    |        | A_local_13  | ram_1p  | auto | 1       |
|   A_local_14_U     | -    | -    |        | A_local_14  | ram_1p  | auto | 1       |
|   A_local_15_U     | -    | -    |        | A_local_15  | ram_1p  | auto | 1       |
|   B_local_U        | -    | -    |        | B_local     | ram_1p  | auto | 1       |
|   B_local_1_U      | -    | -    |        | B_local_1   | ram_1p  | auto | 1       |
|   B_local_2_U      | -    | -    |        | B_local_2   | ram_1p  | auto | 1       |
|   B_local_3_U      | -    | -    |        | B_local_3   | ram_1p  | auto | 1       |
|   B_local_4_U      | -    | -    |        | B_local_4   | ram_1p  | auto | 1       |
|   B_local_5_U      | -    | -    |        | B_local_5   | ram_1p  | auto | 1       |
|   B_local_6_U      | -    | -    |        | B_local_6   | ram_1p  | auto | 1       |
|   B_local_7_U      | -    | -    |        | B_local_7   | ram_1p  | auto | 1       |
|   B_local_8_U      | -    | -    |        | B_local_8   | ram_1p  | auto | 1       |
|   B_local_9_U      | -    | -    |        | B_local_9   | ram_1p  | auto | 1       |
|   B_local_10_U     | -    | -    |        | B_local_10  | ram_1p  | auto | 1       |
|   B_local_11_U     | -    | -    |        | B_local_11  | ram_1p  | auto | 1       |
|   B_local_12_U     | -    | -    |        | B_local_12  | ram_1p  | auto | 1       |
|   B_local_13_U     | -    | -    |        | B_local_13  | ram_1p  | auto | 1       |
|   B_local_14_U     | -    | -    |        | B_local_14  | ram_1p  | auto | 1       |
|   B_local_15_U     | -    | -    |        | B_local_15  | ram_1p  | auto | 1       |
|   AB_local_U       | -    | -    |        | AB_local    | ram_1p  | auto | 1       |
|   AB_local_1_U     | -    | -    |        | AB_local_1  | ram_1p  | auto | 1       |
|   AB_local_2_U     | -    | -    |        | AB_local_2  | ram_1p  | auto | 1       |
|   AB_local_3_U     | -    | -    |        | AB_local_3  | ram_1p  | auto | 1       |
|   AB_local_4_U     | -    | -    |        | AB_local_4  | ram_1p  | auto | 1       |
|   AB_local_5_U     | -    | -    |        | AB_local_5  | ram_1p  | auto | 1       |
|   AB_local_6_U     | -    | -    |        | AB_local_6  | ram_1p  | auto | 1       |
|   AB_local_7_U     | -    | -    |        | AB_local_7  | ram_1p  | auto | 1       |
|   AB_local_8_U     | -    | -    |        | AB_local_8  | ram_1p  | auto | 1       |
|   AB_local_9_U     | -    | -    |        | AB_local_9  | ram_1p  | auto | 1       |
|   AB_local_10_U    | -    | -    |        | AB_local_10 | ram_1p  | auto | 1       |
|   AB_local_11_U    | -    | -    |        | AB_local_11 | ram_1p  | auto | 1       |
|   AB_local_12_U    | -    | -    |        | AB_local_12 | ram_1p  | auto | 1       |
|   AB_local_13_U    | -    | -    |        | AB_local_13 | ram_1p  | auto | 1       |
|   AB_local_14_U    | -    | -    |        | AB_local_14 | ram_1p  | auto | 1       |
|   AB_local_15_U    | -    | -    |        | AB_local_15 | ram_1p  | auto | 1       |
+--------------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------------------+------------------------------------------------+
| Type            | Options                                            | Location                                       |
+-----------------+----------------------------------------------------+------------------------------------------------+
| interface       | m_axi port=A offset=slave bundle=dataA depth=256   | Matmul_op.cpp:7 in matmul_optimized, A         |
| interface       | m_axi port=B offset=slave bundle=dataB depth=256   | Matmul_op.cpp:8 in matmul_optimized, B         |
| interface       | m_axi port=AB offset=slave bundle=dataAB depth=256 | Matmul_op.cpp:9 in matmul_optimized, AB        |
| interface       | s_axilite port=A bundle=ctrl                       | Matmul_op.cpp:10 in matmul_optimized, A        |
| interface       | s_axilite port=B bundle=ctrl                       | Matmul_op.cpp:11 in matmul_optimized, B        |
| interface       | s_axilite port=AB bundle=ctrl                      | Matmul_op.cpp:12 in matmul_optimized, AB       |
| interface       | s_axilite port=return bundle=ctrl                  | Matmul_op.cpp:13 in matmul_optimized, return   |
| array_partition | variable=A_local cyclic factor=16 dim=2            | Matmul_op.cpp:20 in matmul_optimized, A_local  |
| array_partition | variable=B_local cyclic factor=16 dim=1            | Matmul_op.cpp:21 in matmul_optimized, B_local  |
| array_partition | variable=AB_local cyclic factor=16 dim=2           | Matmul_op.cpp:22 in matmul_optimized, AB_local |
| pipeline        | II=1                                               | Matmul_op.cpp:38 in matmul_optimized           |
+-----------------+----------------------------------------------------+------------------------------------------------+


