# RISC_V_MYTH
About Summary of the RISC-V based MYTH workshop organized by VSD and Redwood EDA, including daily coding tasks from C to TL-Verilog and final CPU design.

#contents of workshop

- [Day 1: Introduction to RISC-V ISA and GNU compiler toolchain](https://github.com/kranthiuppada/RISC_V_MYTH/tree/main/Day_1)
- [Day 2: ABI and Verification Flow](https://github.com/kranthiuppada/RISC_V_MYTH/tree/main/DAY_2)
- [Day 3: Combinational Calculator in TL-Verilog](https://github.com/kranthiuppada/RISC_V_MYTH/tree/main/DAY_3)  
  âž¤ [View on Makerchip](https://makerchip.com/project/your-day3-link)
- [Day 4: Basic RISC-V CPU Micro-architecture](https://github.com/kranthiuppada/RISC_V_MYTH/tree/main/DAY_4)
- [Day 5: Complete Pipelined RISC-V CPU](https://github.com/kranthiuppada/RISC_V_MYTH/tree/main/DAY_5)
