<annotationInfo>
<item  id="12" filename="hw4.cpp" linenumber="11" name="icmp_ln11" contextFuncName="hw4" moduleName="hw4" rtlName="icmp_ln11_fu_89_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/no_pragma"><\/item>
<item  id="14" filename="hw4.cpp" linenumber="11" name="j" contextFuncName="hw4" moduleName="hw4" rtlName="j_fu_95_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/no_pragma"><\/item>
<item  id="18" filename="hw4.cpp" linenumber="12" name="zext_ln12" contextFuncName="hw4" moduleName="hw4" rtlName="zext_ln12_fu_101_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/no_pragma"><\/item>
<item  id="23" filename="hw4.cpp" linenumber="12" name="mul_ln12" contextFuncName="hw4" moduleName="hw4" rtlName="mul_ln12_fu_107_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/no_pragma"><\/item>
<item  id="24" filename="hw4.cpp" linenumber="12" name="sum" contextFuncName="hw4" moduleName="hw4" rtlName="sum_fu_113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/no_pragma"><\/item>
</annotationInfo>
