$date
  Sat Jul 02 16:48:07 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # s $end
$scope module uut $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
#10000000
1!
1$
#20000000
0!
1"
0$
1%
#30000000
1!
1#
1$
1&
#40000000
0!
0"
0#
0$
0%
0&
#50000000
1!
1$
#60000000
0!
1"
0$
1%
#70000000
1!
1#
1$
1&
#80000000
0!
0"
0#
0$
0%
0&
#90000000
1!
1$
#100000000
0!
1"
0$
1%
