{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 05 00:28:04 2020 " "Info: Processing started: Sun Jul 05 00:28:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -216 -32 -16 -48 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock memory memory main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~portb_address_reg0 main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|q_b\[0\] 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source memory \"main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination memory \"main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|q_b\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M512_X4_Y24 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X4_Y24; Fanout = 8; MEM Node = 'main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|q_b\[0\] 2 MEM M512_X4_Y24 2 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X4_Y24; Fanout = 2; MEM Node = 'main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|q_b\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.058 ns - Smallest " "Info: - Smallest clock skew is -0.058 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.281 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -216 -32 -16 -48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 118 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 118; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -216 -32 -16 -48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.413 ns) 2.281 ns main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|q_b\[0\] 3 MEM M512_X4_Y24 2 " "Info: 3: + IC(0.671 ns) + CELL(0.413 ns) = 2.281 ns; Loc. = M512_X4_Y24; Fanout = 2; MEM Node = 'main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|q_b\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { clock~clkctrl main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.55 % ) " "Info: Total cell delay = 1.267 ns ( 55.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 44.45 % ) " "Info: Total interconnect delay = 1.014 ns ( 44.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { clock clock~clkctrl main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.281 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.339 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -216 -32 -16 -48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 118 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 118; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -216 -32 -16 -48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.471 ns) 2.339 ns main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M512_X4_Y24 8 " "Info: 3: + IC(0.671 ns) + CELL(0.471 ns) = 2.339 ns; Loc. = M512_X4_Y24; Fanout = 8; MEM Node = 'main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { clock~clkctrl main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.325 ns ( 56.65 % ) " "Info: Total cell delay = 1.325 ns ( 56.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 43.35 % ) " "Info: Total interconnect delay = 1.014 ns ( 43.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { clock clock~clkctrl main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { clock clock~clkctrl main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.281 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { clock clock~clkctrl main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { clock clock~clkctrl main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.281 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { clock clock~clkctrl main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] {} } { 0.000ns } { 0.065ns } "" } } { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 33 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~porta_datain_reg3 data32\[3\] clock 4.134 ns memory " "Info: tsu for memory \"main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~porta_datain_reg3\" (data pin = \"data32\[3\]\", clock pin = \"clock\") is 4.134 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.439 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns data32\[3\] 1 PIN PIN_R17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R17; Fanout = 1; PIN Node = 'data32\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data32[3] } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -216 128 144 -48 "data32\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.154 ns) + CELL(0.053 ns) 5.987 ns mux21_8bit:inst12\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w3_n0_mux_dataout~2 2 COMB LCCOMB_X3_Y24_N8 1 " "Info: 2: + IC(5.154 ns) + CELL(0.053 ns) = 5.987 ns; Loc. = LCCOMB_X3_Y24_N8; Fanout = 1; COMB Node = 'mux21_8bit:inst12\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w3_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.207 ns" { data32[3] mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "F:/dev/CR_CPU/db/mux_unc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.134 ns) 6.439 ns main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~porta_datain_reg3 3 MEM M512_X4_Y24 1 " "Info: 3: + IC(0.318 ns) + CELL(0.134 ns) = 6.439 ns; Loc. = M512_X4_Y24; Fanout = 1; MEM Node = 'main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.967 ns ( 15.02 % ) " "Info: Total cell delay = 0.967 ns ( 15.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.472 ns ( 84.98 % ) " "Info: Total interconnect delay = 5.472 ns ( 84.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.439 ns" { data32[3] mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.439 ns" { data32[3] {} data32[3]~combout {} mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 5.154ns 0.318ns } { 0.000ns 0.780ns 0.053ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.327 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -216 -32 -16 -48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 118 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 118; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -216 -32 -16 -48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.459 ns) 2.327 ns main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~porta_datain_reg3 3 MEM M512_X4_Y24 1 " "Info: 3: + IC(0.671 ns) + CELL(0.459 ns) = 2.327 ns; Loc. = M512_X4_Y24; Fanout = 1; MEM Node = 'main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { clock~clkctrl main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.42 % ) " "Info: Total cell delay = 1.313 ns ( 56.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 43.58 % ) " "Info: Total interconnect delay = 1.014 ns ( 43.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { clock clock~clkctrl main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.439 ns" { data32[3] mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.439 ns" { data32[3] {} data32[3]~combout {} mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 5.154ns 0.318ns } { 0.000ns 0.780ns 0.053ns 0.134ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { clock clock~clkctrl main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock out32\[8\] main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|q_b\[0\] 6.870 ns memory " "Info: tco from clock \"clock\" to destination pin \"out32\[8\]\" through memory \"main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|q_b\[0\]\" is 6.870 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.349 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -216 -32 -16 -48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 118 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 118; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -216 -32 -16 -48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.473 ns) 2.349 ns main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|q_b\[0\] 3 MEM M4K_X8_Y24 1 " "Info: 3: + IC(0.679 ns) + CELL(0.473 ns) = 2.349 ns; Loc. = M4K_X8_Y24; Fanout = 1; MEM Node = 'main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|q_b\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.327 ns ( 56.49 % ) " "Info: Total cell delay = 1.327 ns ( 56.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 43.51 % ) " "Info: Total interconnect delay = 1.022 ns ( 43.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.473ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.385 ns + Longest memory pin " "Info: + Longest memory to pin delay is 4.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|q_b\[0\] 1 MEM M4K_X8_Y24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X8_Y24; Fanout = 1; MEM Node = 'main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|q_b\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.190 ns) + CELL(2.144 ns) 4.385 ns out32\[8\] 2 PIN PIN_U19 0 " "Info: 2: + IC(2.190 ns) + CELL(2.144 ns) = 4.385 ns; Loc. = PIN_U19; Fanout = 0; PIN Node = 'out32\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] out32[8] } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -224 760 776 -48 "out32\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.195 ns ( 50.06 % ) " "Info: Total cell delay = 2.195 ns ( 50.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.190 ns ( 49.94 % ) " "Info: Total interconnect delay = 2.190 ns ( 49.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.385 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] out32[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.385 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] {} out32[8] {} } { 0.000ns 2.190ns } { 0.051ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.473ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.385 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] out32[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.385 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] {} out32[8] {} } { 0.000ns 2.190ns } { 0.051ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~porta_datain_reg7 data32\[15\] clock 0.073 ns memory " "Info: th for memory \"main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~porta_datain_reg7\" (data pin = \"data32\[15\]\", clock pin = \"clock\") is 0.073 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.357 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -216 -32 -16 -48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 118 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 118; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -216 -32 -16 -48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.481 ns) 2.357 ns main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X8_Y24 1 " "Info: 3: + IC(0.679 ns) + CELL(0.481 ns) = 2.357 ns; Loc. = M4K_X8_Y24; Fanout = 1; MEM Node = 'main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.64 % ) " "Info: Total cell delay = 1.335 ns ( 56.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 43.36 % ) " "Info: Total interconnect delay = 1.022 ns ( 43.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.487 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns data32\[15\] 1 PIN PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; PIN Node = 'data32\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data32[15] } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -216 128 144 -48 "data32\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.096 ns) 2.487 ns main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~porta_datain_reg7 2 MEM M4K_X8_Y24 1 " "Info: 2: + IC(1.582 ns) + CELL(0.096 ns) = 2.487 ns; Loc. = M4K_X8_Y24; Fanout = 1; MEM Node = 'main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_k7o1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { data32[15] main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_k7o1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_k7o1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.905 ns ( 36.39 % ) " "Info: Total cell delay = 0.905 ns ( 36.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 63.61 % ) " "Info: Total interconnect delay = 1.582 ns ( 63.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { data32[15] main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { data32[15] {} data32[15]~combout {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 1.582ns } { 0.000ns 0.809ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { data32[15] main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { data32[15] {} data32[15]~combout {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 1.582ns } { 0.000ns 0.809ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 05 00:28:06 2020 " "Info: Processing ended: Sun Jul 05 00:28:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
