C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1"   -part LFXP2_5E  -package TN144C  -grade -6    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1\synlog\report\lab4_1_impl1_fpga_mapper.xml"  -top_level_module  work.CNT12  -flow mapping  -multisrs  -oedif  "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1\lab4_1_impl1.edi"   -autoconstraint  -freq 1.000   "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1\synwork\lab4_1_impl1_prem.srd"  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\xp2.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1\syntmp\lab4_1_impl1.plg"  -osyn  "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1\lab4_1_impl1.srm"  -prjdir  "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1\"  -prjname  proj_1  -log  "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1\synlog\lab4_1_impl1_fpga_mapper.srr"  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1" -part LFXP2_5E -package TN144C -grade -6 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1\synlog\report\lab4_1_impl1_fpga_mapper.xml" -top_level_module work.CNT12 -flow mapping -multisrs -oedif "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1\lab4_1_impl1.edi" -autoconstraint -freq 1.000 "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1\synwork\lab4_1_impl1_prem.srd" -devicelib ..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\xp2.v -devicelib ..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v -ologparam "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1\syntmp\lab4_1_impl1.plg" -osyn "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1\lab4_1_impl1.srm" -prjdir "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1\" -prjname proj_1 -log "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1\synlog\lab4_1_impl1_fpga_mapper.srr" -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:..\lab4_1_impl1.edi|io:o|time:1558711817|size:11976|exec:0|csum:
file:..\synwork\lab4_1_impl1_prem.srd|io:i|time:1558711816|size:2897|exec:0|csum:037DB5C12753007EBF1BAF51C205A8DD
file:..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\xp2.v|io:i|time:1501885416|size:89401|exec:0|csum:9C50C722B4712FE8C7F1408AA30BC217
file:..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501885416|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:"C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\4lab_1\impl1\syntmp\lab4_1_impl1.plg"|io:o|time:0|size:0|exec:0|csum:
file:..\lab4_1_impl1.srm|io:o|time:1558711817|size:6144|exec:0|csum:
file:..\synlog\lab4_1_impl1_fpga_mapper.srr|io:o|time:1558711818|size:18739|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501888314|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
