

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_23'
================================================================
* Date:           Thu Apr 13 22:43:01 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Latency
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.524 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      641|      641| 6.410 us | 6.410 us |  641|  641|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      640|      640|        10|          -|          -|    64|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_coeffs_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %a_coeffs_offset)" [dilithium2/poly.c:798]   --->   Operation 12 'read' 'a_coeffs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_offset_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %r_offset)" [dilithium2/poly.c:798]   --->   Operation 13 'read' 'r_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln810_2 = zext i11 %r_offset_read to i12" [dilithium2/poly.c:810]   --->   Operation 14 'zext' 'zext_ln810_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.35ns)   --->   "br label %1" [dilithium2/poly.c:804]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln804 = zext i7 %i_0 to i10" [dilithium2/poly.c:804]   --->   Operation 17 'zext' 'zext_ln804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.23ns)   --->   "%icmp_ln804 = icmp eq i7 %i_0, -64" [dilithium2/poly.c:804]   --->   Operation 18 'icmp' 'icmp_ln804' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 19 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.66ns)   --->   "%i = add i7 %i_0, 1" [dilithium2/poly.c:804]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln804, label %3, label %2" [dilithium2/poly.c:804]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i7 %i_0 to i6" [dilithium2/poly.c:805]   --->   Operation 22 'trunc' 'trunc_ln805' <Predicate = (!icmp_ln804)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i3.i6.i2(i3 %a_coeffs_offset_read, i6 %trunc_ln805, i2 0)" [dilithium2/poly.c:805]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln804)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln805 = zext i11 %tmp_s to i64" [dilithium2/poly.c:805]   --->   Operation 24 'zext' 'zext_ln805' <Predicate = (!icmp_ln804)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [1024 x i32]* %a_coeffs, i64 0, i64 %zext_ln805" [dilithium2/poly.c:805]   --->   Operation 25 'getelementptr' 'a_coeffs_addr' <Predicate = (!icmp_ln804)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i32* %a_coeffs_addr, align 4" [dilithium2/poly.c:805]   --->   Operation 26 'load' 'a_coeffs_load' <Predicate = (!icmp_ln804)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [dilithium2/poly.c:838]   --->   Operation 27 'ret' <Predicate = (icmp_ln804)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.72>
ST_3 : Operation 28 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i32* %a_coeffs_addr, align 4" [dilithium2/poly.c:805]   --->   Operation 28 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 29 [1/1] (2.18ns)   --->   "%sub_ln805 = sub nsw i32 131072, %a_coeffs_load" [dilithium2/poly.c:805]   --->   Operation 29 'sub' 'sub_ln805' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln810 = trunc i32 %sub_ln805 to i8" [dilithium2/poly.c:810]   --->   Operation 30 'trunc' 'trunc_ln810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln6 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln805, i3 0)" [dilithium2/poly.c:810]   --->   Operation 31 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln810 = zext i9 %shl_ln6 to i10" [dilithium2/poly.c:810]   --->   Operation 32 'zext' 'zext_ln810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln810 = add i10 %zext_ln810, %zext_ln804" [dilithium2/poly.c:810]   --->   Operation 33 'add' 'add_ln810' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln810_1 = zext i10 %add_ln810 to i12" [dilithium2/poly.c:810]   --->   Operation 34 'zext' 'zext_ln810_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.76ns)   --->   "%add_ln810_1 = add i12 %zext_ln810_1, %zext_ln810_2" [dilithium2/poly.c:810]   --->   Operation 35 'add' 'add_ln810_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln810_3 = zext i12 %add_ln810_1 to i64" [dilithium2/poly.c:810]   --->   Operation 36 'zext' 'zext_ln810_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%r_addr = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln810_3" [dilithium2/poly.c:810]   --->   Operation 37 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.77ns)   --->   "store i8 %trunc_ln810, i8* %r_addr, align 1" [dilithium2/poly.c:810]   --->   Operation 38 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln805, i32 8, i32 15)" [dilithium2/poly.c:811]   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln805, i32 16, i32 23)" [dilithium2/poly.c:812]   --->   Operation 40 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln805, i2 0)" [dilithium2/poly.c:805]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln806 = or i8 %shl_ln, 1" [dilithium2/poly.c:806]   --->   Operation 42 'or' 'or_ln806' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %a_coeffs_offset_read, i8 %or_ln806)" [dilithium2/poly.c:806]   --->   Operation 43 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln806 = zext i11 %tmp_1 to i64" [dilithium2/poly.c:806]   --->   Operation 44 'zext' 'zext_ln806' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%a_coeffs_addr_1 = getelementptr [1024 x i32]* %a_coeffs, i64 0, i64 %zext_ln806" [dilithium2/poly.c:806]   --->   Operation 45 'getelementptr' 'a_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.77ns)   --->   "%a_coeffs_load_1 = load i32* %a_coeffs_addr_1, align 4" [dilithium2/poly.c:806]   --->   Operation 46 'load' 'a_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 47 [1/1] (1.74ns)   --->   "%add_ln811 = add i10 1, %add_ln810" [dilithium2/poly.c:811]   --->   Operation 47 'add' 'add_ln811' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln811 = zext i10 %add_ln811 to i12" [dilithium2/poly.c:811]   --->   Operation 48 'zext' 'zext_ln811' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.76ns)   --->   "%add_ln811_1 = add i12 %zext_ln811, %zext_ln810_2" [dilithium2/poly.c:811]   --->   Operation 49 'add' 'add_ln811_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln811_1 = zext i12 %add_ln811_1 to i64" [dilithium2/poly.c:811]   --->   Operation 50 'zext' 'zext_ln811_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln811_1" [dilithium2/poly.c:811]   --->   Operation 51 'getelementptr' 'r_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.77ns)   --->   "store i8 %trunc_ln, i8* %r_addr_1, align 1" [dilithium2/poly.c:811]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 5 <SV = 4> <Delay = 8.52>
ST_5 : Operation 53 [1/2] (2.77ns)   --->   "%a_coeffs_load_1 = load i32* %a_coeffs_addr_1, align 4" [dilithium2/poly.c:806]   --->   Operation 53 'load' 'a_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 54 [1/1] (2.18ns)   --->   "%sub_ln806 = sub nsw i32 131072, %a_coeffs_load_1" [dilithium2/poly.c:806]   --->   Operation 54 'sub' 'sub_ln806' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (1.74ns)   --->   "%add_ln812 = add i10 2, %add_ln810" [dilithium2/poly.c:812]   --->   Operation 55 'add' 'add_ln812' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln812 = zext i10 %add_ln812 to i12" [dilithium2/poly.c:812]   --->   Operation 56 'zext' 'zext_ln812' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.76ns)   --->   "%add_ln812_1 = add i12 %zext_ln812, %zext_ln810_2" [dilithium2/poly.c:812]   --->   Operation 57 'add' 'add_ln812_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln812_1 = zext i12 %add_ln812_1 to i64" [dilithium2/poly.c:812]   --->   Operation 58 'zext' 'zext_ln812_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%r_addr_2 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln812_1" [dilithium2/poly.c:812]   --->   Operation 59 'getelementptr' 'r_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i32 %sub_ln806 to i6" [dilithium2/poly.c:813]   --->   Operation 60 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln7 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln813, i2 0)" [dilithium2/poly.c:813]   --->   Operation 61 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.80ns)   --->   "%or_ln813 = or i8 %shl_ln7, %trunc_ln1" [dilithium2/poly.c:813]   --->   Operation 62 'or' 'or_ln813' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (2.77ns)   --->   "store i8 %or_ln813, i8* %r_addr_2, align 1" [dilithium2/poly.c:813]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln806, i32 6, i32 13)" [dilithium2/poly.c:814]   --->   Operation 64 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln806, i32 14, i32 21)" [dilithium2/poly.c:815]   --->   Operation 65 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln807 = or i8 %shl_ln, 2" [dilithium2/poly.c:807]   --->   Operation 66 'or' 'or_ln807' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %a_coeffs_offset_read, i8 %or_ln807)" [dilithium2/poly.c:807]   --->   Operation 67 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln807 = zext i11 %tmp_2 to i64" [dilithium2/poly.c:807]   --->   Operation 68 'zext' 'zext_ln807' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%a_coeffs_addr_2 = getelementptr [1024 x i32]* %a_coeffs, i64 0, i64 %zext_ln807" [dilithium2/poly.c:807]   --->   Operation 69 'getelementptr' 'a_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i32* %a_coeffs_addr_2, align 4" [dilithium2/poly.c:807]   --->   Operation 70 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_6 : Operation 71 [1/1] (1.74ns)   --->   "%add_ln814 = add i10 3, %add_ln810" [dilithium2/poly.c:814]   --->   Operation 71 'add' 'add_ln814' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln814 = zext i10 %add_ln814 to i12" [dilithium2/poly.c:814]   --->   Operation 72 'zext' 'zext_ln814' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.76ns)   --->   "%add_ln814_1 = add i12 %zext_ln814, %zext_ln810_2" [dilithium2/poly.c:814]   --->   Operation 73 'add' 'add_ln814_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln814_1 = zext i12 %add_ln814_1 to i64" [dilithium2/poly.c:814]   --->   Operation 74 'zext' 'zext_ln814_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%r_addr_3 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln814_1" [dilithium2/poly.c:814]   --->   Operation 75 'getelementptr' 'r_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (2.77ns)   --->   "store i8 %trunc_ln2, i8* %r_addr_3, align 1" [dilithium2/poly.c:814]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 7 <SV = 6> <Delay = 8.52>
ST_7 : Operation 77 [1/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i32* %a_coeffs_addr_2, align 4" [dilithium2/poly.c:807]   --->   Operation 77 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_7 : Operation 78 [1/1] (2.18ns)   --->   "%sub_ln807 = sub nsw i32 131072, %a_coeffs_load_2" [dilithium2/poly.c:807]   --->   Operation 78 'sub' 'sub_ln807' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (1.74ns)   --->   "%add_ln815 = add i10 4, %add_ln810" [dilithium2/poly.c:815]   --->   Operation 79 'add' 'add_ln815' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln815 = zext i10 %add_ln815 to i12" [dilithium2/poly.c:815]   --->   Operation 80 'zext' 'zext_ln815' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.76ns)   --->   "%add_ln815_1 = add i12 %zext_ln815, %zext_ln810_2" [dilithium2/poly.c:815]   --->   Operation 81 'add' 'add_ln815_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln815_1 = zext i12 %add_ln815_1 to i64" [dilithium2/poly.c:815]   --->   Operation 82 'zext' 'zext_ln815_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%r_addr_4 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln815_1" [dilithium2/poly.c:815]   --->   Operation 83 'getelementptr' 'r_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln816 = trunc i32 %sub_ln807 to i4" [dilithium2/poly.c:816]   --->   Operation 84 'trunc' 'trunc_ln816' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln8 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln816, i4 0)" [dilithium2/poly.c:816]   --->   Operation 85 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.80ns)   --->   "%or_ln816 = or i8 %shl_ln8, %trunc_ln3" [dilithium2/poly.c:816]   --->   Operation 86 'or' 'or_ln816' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (2.77ns)   --->   "store i8 %or_ln816, i8* %r_addr_4, align 1" [dilithium2/poly.c:816]   --->   Operation 87 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln807, i32 4, i32 11)" [dilithium2/poly.c:817]   --->   Operation 88 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln807, i32 12, i32 19)" [dilithium2/poly.c:818]   --->   Operation 89 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln808 = or i8 %shl_ln, 3" [dilithium2/poly.c:808]   --->   Operation 90 'or' 'or_ln808' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %a_coeffs_offset_read, i8 %or_ln808)" [dilithium2/poly.c:808]   --->   Operation 91 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln808 = zext i11 %tmp_3 to i64" [dilithium2/poly.c:808]   --->   Operation 92 'zext' 'zext_ln808' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%a_coeffs_addr_3 = getelementptr [1024 x i32]* %a_coeffs, i64 0, i64 %zext_ln808" [dilithium2/poly.c:808]   --->   Operation 93 'getelementptr' 'a_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [2/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i32* %a_coeffs_addr_3, align 4" [dilithium2/poly.c:808]   --->   Operation 94 'load' 'a_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_8 : Operation 95 [1/1] (1.74ns)   --->   "%add_ln817 = add i10 5, %add_ln810" [dilithium2/poly.c:817]   --->   Operation 95 'add' 'add_ln817' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln817 = zext i10 %add_ln817 to i12" [dilithium2/poly.c:817]   --->   Operation 96 'zext' 'zext_ln817' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.76ns)   --->   "%add_ln817_1 = add i12 %zext_ln817, %zext_ln810_2" [dilithium2/poly.c:817]   --->   Operation 97 'add' 'add_ln817_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln817_1 = zext i12 %add_ln817_1 to i64" [dilithium2/poly.c:817]   --->   Operation 98 'zext' 'zext_ln817_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%r_addr_5 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln817_1" [dilithium2/poly.c:817]   --->   Operation 99 'getelementptr' 'r_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (2.77ns)   --->   "store i8 %trunc_ln4, i8* %r_addr_5, align 1" [dilithium2/poly.c:817]   --->   Operation 100 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 9 <SV = 8> <Delay = 8.52>
ST_9 : Operation 101 [1/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i32* %a_coeffs_addr_3, align 4" [dilithium2/poly.c:808]   --->   Operation 101 'load' 'a_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_9 : Operation 102 [1/1] (2.18ns)   --->   "%sub_ln808 = sub nsw i32 131072, %a_coeffs_load_3" [dilithium2/poly.c:808]   --->   Operation 102 'sub' 'sub_ln808' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (1.74ns)   --->   "%add_ln818 = add i10 6, %add_ln810" [dilithium2/poly.c:818]   --->   Operation 103 'add' 'add_ln818' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i10 %add_ln818 to i12" [dilithium2/poly.c:818]   --->   Operation 104 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.76ns)   --->   "%add_ln818_1 = add i12 %zext_ln818, %zext_ln810_2" [dilithium2/poly.c:818]   --->   Operation 105 'add' 'add_ln818_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln818_1 = zext i12 %add_ln818_1 to i64" [dilithium2/poly.c:818]   --->   Operation 106 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%r_addr_6 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln818_1" [dilithium2/poly.c:818]   --->   Operation 107 'getelementptr' 'r_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln819 = trunc i32 %sub_ln808 to i2" [dilithium2/poly.c:819]   --->   Operation 108 'trunc' 'trunc_ln819' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln9 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %trunc_ln819, i6 0)" [dilithium2/poly.c:819]   --->   Operation 109 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.80ns)   --->   "%or_ln819 = or i8 %shl_ln9, %trunc_ln5" [dilithium2/poly.c:819]   --->   Operation 110 'or' 'or_ln819' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (2.77ns)   --->   "store i8 %or_ln819, i8* %r_addr_6, align 1" [dilithium2/poly.c:819]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln808, i32 2, i32 9)" [dilithium2/poly.c:820]   --->   Operation 112 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln808, i32 10, i32 17)" [dilithium2/poly.c:821]   --->   Operation 113 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 114 [1/1] (1.74ns)   --->   "%add_ln820 = add i10 7, %add_ln810" [dilithium2/poly.c:820]   --->   Operation 114 'add' 'add_ln820' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln820 = zext i10 %add_ln820 to i12" [dilithium2/poly.c:820]   --->   Operation 115 'zext' 'zext_ln820' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (1.76ns)   --->   "%add_ln820_1 = add i12 %zext_ln820, %zext_ln810_2" [dilithium2/poly.c:820]   --->   Operation 116 'add' 'add_ln820_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln820_1 = zext i12 %add_ln820_1 to i64" [dilithium2/poly.c:820]   --->   Operation 117 'zext' 'zext_ln820_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%r_addr_7 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln820_1" [dilithium2/poly.c:820]   --->   Operation 118 'getelementptr' 'r_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (2.77ns)   --->   "store i8 %trunc_ln6, i8* %r_addr_7, align 1" [dilithium2/poly.c:820]   --->   Operation 119 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_10 : Operation 120 [1/1] (1.74ns)   --->   "%add_ln821 = add i10 8, %add_ln810" [dilithium2/poly.c:821]   --->   Operation 120 'add' 'add_ln821' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln821 = zext i10 %add_ln821 to i12" [dilithium2/poly.c:821]   --->   Operation 121 'zext' 'zext_ln821' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (1.76ns)   --->   "%add_ln821_1 = add i12 %zext_ln821, %zext_ln810_2" [dilithium2/poly.c:821]   --->   Operation 122 'add' 'add_ln821_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln821_1 = zext i12 %add_ln821_1 to i64" [dilithium2/poly.c:821]   --->   Operation 123 'zext' 'zext_ln821_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%r_addr_8 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln821_1" [dilithium2/poly.c:821]   --->   Operation 124 'getelementptr' 'r_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (2.77ns)   --->   "store i8 %trunc_ln7, i8* %r_addr_8, align 1" [dilithium2/poly.c:821]   --->   Operation 125 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "br label %1" [dilithium2/poly.c:804]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dilithium2/poly.c:804) [10]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dilithium2/poly.c:804) [10]  (0 ns)
	'getelementptr' operation ('a_coeffs_addr', dilithium2/poly.c:805) [21]  (0 ns)
	'load' operation ('a_coeffs_load', dilithium2/poly.c:805) on array 'a_coeffs' [22]  (2.77 ns)

 <State 3>: 7.72ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load', dilithium2/poly.c:805) on array 'a_coeffs' [22]  (2.77 ns)
	'sub' operation ('sub_ln805', dilithium2/poly.c:805) [23]  (2.18 ns)
	'store' operation ('store_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'r' [50]  (2.77 ns)

 <State 4>: 6.29ns
The critical path consists of the following:
	'add' operation ('add_ln811', dilithium2/poly.c:811) [52]  (1.75 ns)
	'add' operation ('add_ln811_1', dilithium2/poly.c:811) [54]  (1.76 ns)
	'getelementptr' operation ('r_addr_1', dilithium2/poly.c:811) [56]  (0 ns)
	'store' operation ('store_ln811', dilithium2/poly.c:811) of variable 'trunc_ln', dilithium2/poly.c:811 on array 'r' [57]  (2.77 ns)

 <State 5>: 8.52ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load_1', dilithium2/poly.c:806) on array 'a_coeffs' [28]  (2.77 ns)
	'sub' operation ('sub_ln806', dilithium2/poly.c:806) [29]  (2.18 ns)
	'or' operation ('or_ln813', dilithium2/poly.c:813) [66]  (0.8 ns)
	'store' operation ('store_ln813', dilithium2/poly.c:813) of variable 'or_ln813', dilithium2/poly.c:813 on array 'r' [67]  (2.77 ns)

 <State 6>: 6.29ns
The critical path consists of the following:
	'add' operation ('add_ln814', dilithium2/poly.c:814) [69]  (1.75 ns)
	'add' operation ('add_ln814_1', dilithium2/poly.c:814) [71]  (1.76 ns)
	'getelementptr' operation ('r_addr_3', dilithium2/poly.c:814) [73]  (0 ns)
	'store' operation ('store_ln814', dilithium2/poly.c:814) of variable 'trunc_ln2', dilithium2/poly.c:814 on array 'r' [74]  (2.77 ns)

 <State 7>: 8.52ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load_2', dilithium2/poly.c:807) on array 'a_coeffs' [34]  (2.77 ns)
	'sub' operation ('sub_ln807', dilithium2/poly.c:807) [35]  (2.18 ns)
	'or' operation ('or_ln816', dilithium2/poly.c:816) [83]  (0.8 ns)
	'store' operation ('store_ln816', dilithium2/poly.c:816) of variable 'or_ln816', dilithium2/poly.c:816 on array 'r' [84]  (2.77 ns)

 <State 8>: 6.29ns
The critical path consists of the following:
	'add' operation ('add_ln817', dilithium2/poly.c:817) [86]  (1.75 ns)
	'add' operation ('add_ln817_1', dilithium2/poly.c:817) [88]  (1.76 ns)
	'getelementptr' operation ('r_addr_5', dilithium2/poly.c:817) [90]  (0 ns)
	'store' operation ('store_ln817', dilithium2/poly.c:817) of variable 'trunc_ln4', dilithium2/poly.c:817 on array 'r' [91]  (2.77 ns)

 <State 9>: 8.52ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load_3', dilithium2/poly.c:808) on array 'a_coeffs' [40]  (2.77 ns)
	'sub' operation ('sub_ln808', dilithium2/poly.c:808) [41]  (2.18 ns)
	'or' operation ('or_ln819', dilithium2/poly.c:819) [100]  (0.8 ns)
	'store' operation ('store_ln819', dilithium2/poly.c:819) of variable 'or_ln819', dilithium2/poly.c:819 on array 'r' [101]  (2.77 ns)

 <State 10>: 6.29ns
The critical path consists of the following:
	'add' operation ('add_ln820', dilithium2/poly.c:820) [103]  (1.75 ns)
	'add' operation ('add_ln820_1', dilithium2/poly.c:820) [105]  (1.76 ns)
	'getelementptr' operation ('r_addr_7', dilithium2/poly.c:820) [107]  (0 ns)
	'store' operation ('store_ln820', dilithium2/poly.c:820) of variable 'trunc_ln6', dilithium2/poly.c:820 on array 'r' [108]  (2.77 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('r_addr_8', dilithium2/poly.c:821) [114]  (0 ns)
	'store' operation ('store_ln821', dilithium2/poly.c:821) of variable 'trunc_ln7', dilithium2/poly.c:821 on array 'r' [115]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
