

================================================================
== Vitis HLS Report for 'aes_invMain_Pipeline_invShiftRowLoop'
================================================================
* Date:           Wed Apr 17 16:02:07 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.153 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        5|  20.000 ns|  50.000 ns|    2|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- invShiftRowLoop  |        0|        3|         1|          1|          5|  0 ~ 3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1"   --->   Operation 4 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_26 = alloca i32 1"   --->   Operation 5 'alloca' 'i_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_54 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_7 = alloca i32 1"   --->   Operation 8 'alloca' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_24_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %i_24"   --->   Operation 9 'read' 'i_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_load_21_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_load_21"   --->   Operation 10 'read' 'state_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_load_22_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_load_22"   --->   Operation 11 'read' 'state_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_load_23_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_load_23"   --->   Operation 12 'read' 'state_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%state_load_24_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_load_24"   --->   Operation 13 'read' 'state_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_load_24_read, i8 %tmp_7"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_load_23_read, i8 %empty_54"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_load_22_read, i8 %empty"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i_26"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_load_21_read, i8 %tmp"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.15>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_26_load = load i2 %i_26" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 20 'load' 'i_26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_load7 = load i8 %empty"   --->   Operation 21 'load' 'p_load7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_load6 = load i8 %empty_54"   --->   Operation 22 'load' 'p_load6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_7_load = load i8 %tmp_7"   --->   Operation 23 'load' 'tmp_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.95ns)   --->   "%icmp_ln525 = icmp_eq  i2 %i_26_load, i2 %i_24_read" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 24 'icmp' 'icmp_ln525' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 0"   --->   Operation 25 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.56ns)   --->   "%add_ln525 = add i2 %i_26_load, i2 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 26 'add' 'add_ln525' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln525 = br i1 %icmp_ln525, void %for.inc.i.i.split, void %for.end9.loopexit.i.i.exitStub" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 27 'br' 'br_ln525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_load = load i8 %tmp" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 28 'load' 'tmp_load' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln527 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty_22" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:527]   --->   Operation 29 'specpipeline' 'specpipeline_ln527' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln521 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:521]   --->   Operation 30 'specloopname' 'specloopname_ln521' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln525 = store i8 %tmp_load, i8 %tmp_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 31 'store' 'store_ln525' <Predicate = (!icmp_ln525)> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln525 = store i8 %tmp_7_load, i8 %empty_54" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 32 'store' 'store_ln525' <Predicate = (!icmp_ln525)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln525 = store i8 %p_load6, i8 %empty" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 33 'store' 'store_ln525' <Predicate = (!icmp_ln525)> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln525 = store i2 %add_ln525, i2 %i_26" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 34 'store' 'store_ln525' <Predicate = (!icmp_ln525)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln525 = store i8 %p_load7, i8 %tmp" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 35 'store' 'store_ln525' <Predicate = (!icmp_ln525)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln525 = br void %for.inc.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 36 'br' 'br_ln525' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_load8 = load i8 %tmp"   --->   Operation 37 'load' 'tmp_load8' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %tmp_7_load"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out1, i8 %p_load6"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out2, i8 %p_load7"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %tmp_out, i8 %tmp_load8"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('tmp') [14]  (0 ns)
	'store' operation ('store_ln0') of variable 'state_load_24_read' on local variable 'tmp' [20]  (1.59 ns)

 <State 2>: 3.15ns
The critical path consists of the following:
	'load' operation ('i_26_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525) on local variable 'i_26' [27]  (0 ns)
	'add' operation ('add_ln525', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525) [33]  (1.56 ns)
	'store' operation ('store_ln525', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525) of variable 'add_ln525', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525 on local variable 'i_26' [42]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
