WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1273408 cumulative IPC: 3.926 (Simulation time: 00 hr 00 min 21 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1273408 cumulative IPC: 3.926 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 24008254 heartbeat IPC: 0.4165 cumulative IPC: 0.2199 (Simulation time: 00 hr 02 min 36 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 22734847 cumulative IPC: 0.2199 (Simulation time: 00 hr 02 min 36 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 22734847 cumulative IPC: 0.2199 (Simulation time: 00 hr 02 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_66B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2199 instructions: 5000002 cycles: 22734847
CPU 0 Branch Prediction Accuracy: 45.19% MPKI: 108.5 Average ROB Occupancy at Mispredict: 35.36
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0978
BRANCH_INDIRECT: 0.0006
BRANCH_CONDITIONAL: 108
BRANCH_DIRECT_CALL: 0.003
BRANCH_INDIRECT_CALL: 0.0016
BRANCH_RETURN: 0.0054

LLC TOTAL        ACCESS:     247313 HIT:     120571 MISS:     126742
LLC LOAD         ACCESS:     124222 HIT:      27228 MISS:      96994
LLC RFO          ACCESS:      41504 HIT:      12685 MISS:      28819
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      80453 HIT:      80453 MISS:          0
LLC TRANSLATION  ACCESS:       1134 HIT:        205 MISS:        929
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 857.5 cycles
cpu0_DTLB TOTAL        ACCESS:    1212151 HIT:    1177965 MISS:      34186
cpu0_DTLB LOAD         ACCESS:    1212151 HIT:    1177965 MISS:      34186
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 34.81 cycles
cpu0_ITLB TOTAL        ACCESS:        484 HIT:        479 MISS:          5
cpu0_ITLB LOAD         ACCESS:        484 HIT:        479 MISS:          5
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 139.6 cycles
cpu0_L1D TOTAL        ACCESS:    1301145 HIT:     939032 MISS:     362113
cpu0_L1D LOAD         ACCESS:     882870 HIT:     664223 MISS:     218647
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     415235 HIT:     273497 MISS:     141738
cpu0_L1D TRANSLATION  ACCESS:       3040 HIT:       1312 MISS:       1728
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 302.8 cycles
cpu0_L1I TOTAL        ACCESS:        566 HIT:        387 MISS:        179
cpu0_L1I LOAD         ACCESS:        566 HIT:        387 MISS:        179
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 303.7 cycles
cpu0_L2C TOTAL        ACCESS:     319596 HIT:     152652 MISS:     166944
cpu0_L2C LOAD         ACCESS:     163800 HIT:      39578 MISS:     124222
cpu0_L2C RFO          ACCESS:      50015 HIT:       8511 MISS:      41504
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     104129 HIT:     104045 MISS:         84
cpu0_L2C TRANSLATION  ACCESS:       1652 HIT:        518 MISS:       1134
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 671.8 cycles
cpu0_STLB TOTAL        ACCESS:      24738 HIT:      21704 MISS:       3034
cpu0_STLB LOAD         ACCESS:      24738 HIT:      21704 MISS:       3034
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 444.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      35939
  ROW_BUFFER_MISS:      90797
 AVG DBUS CONGESTED CYCLE: 3.953
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4240
  FULL:      51623
