#pragma once

#define OP_UNK { OperandType::OT_UNK, 0, 0, 0 }

#define OP_R1_1 { OperandType::OT_R1, 0, 0b00000111, 0 }
#define OP_R1_2 { OperandType::OT_R1, 1, 0b00000111, 0 }

#define OP_BYTE_2 { OperandType::OT_BYTE, 1, 0b11111111, 0 }

#define OP_SADDR_2 { OperandType::OT_SADDR, 1, 0b11111111, 0 }
#define OP_BYTE_3 { OperandType::OT_BYTE, 2, 0b11111111, 0 }
#define OP_BYTE_4 { OperandType::OT_BYTE, 3, 0b11111111, 0 }

#define OP_SFR_2 { OperandType::OT_SFR, 1, 0b11111111, 0 }

#define OP_R_1 { OperandType::OT_R, 0, 0b11110000, 4 }
#define OP_R_2 { OperandType::OT_R, 1, 0b11110000, 4 }

#define OP_A { OperandType::OT_A, 0, 0, 0 }
#define OP_X { OperandType::OT_X, 0, 0, 0 }

#define OP_DE_A_P { OperandType::OT_DE_A_P, 0, 0, 0 }
#define OP_DE_S_P { OperandType::OT_DE_S_P, 0, 0, 0 }
#define OP_HL_A_P { OperandType::OT_HL_A_P, 0, 0, 0 }
#define OP_HL_S_P { OperandType::OT_HL_S_P, 0, 0, 0 }

#define OP_SADDR_3 { OperandType::OT_SADDR, 2, 0b11111111, 0 }

#define OP_SADDR_FE_3 { OperandType::OT_SADDR_FE, 2, 0b11111111, 0 }

#define OP_MEM_S_1 { OperandType::OT_MEM_S, 0, 0b00000111, 0 }

#define OP_MEM_MOD { OperandType::OT_MEM, 1, 0b01110000, 4, true }

#define OP_SADDRP_2 { OperandType::OT_SADDRP, 1, 0b11111111, 0 }
#define OP_SADDRP_3 { OperandType::OT_SADDRP, 2, 0b11111111, 0 }

#define OP_SADDRP_FE_3 { OperandType::OT_SADDRP_FE, 2, 0b11111111, 0 }

#define OP_SADDRPP_2 { OperandType::OT_SADDRPP, 1, 0b11111111, 0 }

#define OP_ADDR16_2 { OperandType::OT_ADDR16, 1, 0, 0 }
#define OP_ADDR16_3 { OperandType::OT_ADDR16, 2, 0, 0 }
#define OP_ADDR16_4 { OperandType::OT_ADDR16, 3, 0, 0 }

#define OP_ADDR11_1 { OperandType::OT_ADDR11, 0, 0, 0 }
#define OP_ADDR5_1 { OperandType::OT_ADDR5, 0, 0, 0 }

#define OP_PSWL { OperandType::OT_PSWL, 0, 0, 0 }
#define OP_PSWH { OperandType::OT_PSWH, 0, 0, 0 }

#define OP_SFR_3 { OperandType::OT_SFR, 2, 0b11111111, 0 }

#define OP_RP_1 { OperandType::OT_RP, 0, 0b11100000, 5 }
#define OP_RP_2 { OperandType::OT_RP, 1, 0b11100000, 5 }

#define OP_RP1_1 { OperandType::OT_RP1, 0, 0b00000111, 0 }
#define OP_RP1_2 { OperandType::OT_RP1, 1, 0b00000111, 0 }

#define OP_RP1P_2 { OperandType::OT_RP1P, 1, 0b00000111, 0 }

#define OP_RP2_1 { OperandType::OT_RP2, 0, 0b00000011, 0 }

#define OP_WORD_2 { OperandType::OT_WORD, 1, 0, 0 }
#define OP_WORD_3 { OperandType::OT_WORD, 2, 0, 0 }
#define OP_WORD_4 { OperandType::OT_WORD, 3, 0, 0 }

#define OP_SFRP_2 { OperandType::OT_SFRP, 1, 0b11111111, 0 }
#define OP_SFRP_3 { OperandType::OT_SFRP, 2, 0b11111111, 0 }

#define OP_AX { OperandType::OT_AX, 0, 0, 0 }
#define OP_CY { OperandType::OT_CY, 0, 0, 0 }

#define OP_PSW { OperandType::OT_PSW, 0, 0, 0 }
#define OP_SP { OperandType::OT_SP, 0, 0, 0 }

#define OP_RPL_2 { OperandType::OT_RPL, 1, 0b00000111, 0 }

#define OP_NONE { OperandType::OT_NONE }

#define OP_NUM_2 { OperandType::OT_NUM, 1, 0b00111000, 3 }

#define OP_CY_BIT_2 { OperandType::OT_CY_BIT, 1, 0b00000111, 0 }

#define OP_N_BIT_1 { OperandType::OT_N_BIT, 0, 0b00000111, 0 }
#define OP_N_BIT_2 { OperandType::OT_N_BIT, 1, 0b00000111, 0 }

#define OP_ADDR16R_2 { OperandType::OT_ADDR16R, 1, 0b11111111, 0 }
#define OP_ADDR16R_3 { OperandType::OT_ADDR16R, 2, 0b11111111, 0 }
#define OP_ADDR16R_4 { OperandType::OT_ADDR16R, 3, 0b11111111, 0 }

#define OP_POST_BYTE_2 { OperandType::OT_POST_BYTE, 1, 0b11111111, 0 }
#define OP_POST_BYTE_U_2 { OperandType::OT_POST_BYTE_U, 1, 0b11111111, 0 }

#define OP_R2_1 { OperandType::OT_R2, 0, 0b00000001, 0 }

#define OP_RB_NUM_2 { OperandType::OT_RB_NUM, 1, 0b00000111, 0 }

std::vector<Opcode> opps = {
	{ Mnemonic::MOV, 2, 0b10111000, 0b11111000, 0, 0, OP_R1_1, OP_BYTE_2 },
	{ Mnemonic::MOV, 3, 0b00111010, 0b11111111, 0, 0, OP_SADDR_2, OP_BYTE_3 },
	{ Mnemonic::MOV, 3, 0b00101011, 0b11111111, 0, 0, OP_SFR_2, OP_BYTE_3 },
	{ Mnemonic::MOV, 2, 0b00100100, 0b11111111, 0b00000000, 0b00001000, OP_R_2, OP_R1_2 },
	{ Mnemonic::MOV, 1, 0b11010000, 0b11111000, 0, 0, OP_A, OP_R1_1 },
	{ Mnemonic::MOV, 2, 0b00100000, 0b11111111, 0, 0, OP_A, OP_SADDR_2 },
	{ Mnemonic::MOV, 2, 0b00100010, 0b11111111, 0, 0, OP_SADDR_2, OP_A },
	{ Mnemonic::MOV, 3, 0b00111000, 0b11111111, 0, 0, OP_SADDR_FE_3, OP_SADDR_2 },	// 순서?
	{ Mnemonic::MOV, 2, 0b00010000, 0b11111111, 0, 0, OP_A, OP_SFR_2 },
	{ Mnemonic::MOV, 2, 0b00010010, 0b11111111, 0, 0, OP_SFR_2, OP_A },
	{ Mnemonic::MOV, 1, 0b01011000, 0b11111000, 0, 0, OP_A, OP_MEM_S_1, true },
	{ Mnemonic::MOV, 0, 0b00000000, 0b11100000, 0b00000000, 0b10001111, OP_A, OP_MEM_MOD },
	{ Mnemonic::MOV, 1, 0b01010000, 0b11111000, 0, 0, OP_MEM_S_1, OP_A, true },
	{ Mnemonic::MOV, 0, 0b00000000, 0b11100000, 0b10000000, 0b10001111, OP_MEM_MOD, OP_A },

	{ Mnemonic::MOV, 2, 0b00011000, 0b11111111, 0, 0, OP_A, OP_SADDRPP_2 },	// [[]]인가여
	{ Mnemonic::MOV, 2, 0b00011001, 0b11111111, 0, 0, OP_SADDRPP_2, OP_A },
	{ Mnemonic::MOV, 4, 0b00001001, 0b11111111, 0b11110000, 0b11111111, OP_A, OP_ADDR16_3 },
	{ Mnemonic::MOV, 4, 0b00001001, 0b11111111, 0b11110001, 0b11111111, OP_ADDR16_3, OP_A },
	{ Mnemonic::MOV, 3, 0b00101011, 0b11111111, 0b11111110, 0b11111111, OP_PSWL, OP_BYTE_3 },
	{ Mnemonic::MOV, 3, 0b00101011, 0b11111111, 0b11111111, 0b11111111, OP_PSWH, OP_BYTE_3 },
	{ Mnemonic::MOV, 2, 0b00010010, 0b11111111, 0b11111110, 0b11111111, OP_PSWL, OP_A },
	{ Mnemonic::MOV, 2, 0b00010010, 0b11111111, 0b11111111, 0b11111111, OP_PSWH, OP_A },
	{ Mnemonic::MOV, 2, 0b00010000, 0b11111111, 0b11111110, 0b11111111, OP_A, OP_PSWL },
	{ Mnemonic::MOV, 2, 0b00010000, 0b11111111, 0b11111111, 0b11111111, OP_A, OP_PSWH },

	//

	{ Mnemonic::XCH, 1, 0b11011000, 0b11111000, 0, 0, OP_A, OP_R1_1 },
	{ Mnemonic::XCH, 2, 0b00100101, 0b11111111, 0b00000000, 0b00001000, OP_R_2, OP_R1_2 },
	{ Mnemonic::XCH, 0, 0b00000000, 0b11100000, 0b00000100, 0b10001111, OP_A, OP_MEM_MOD },
	{ Mnemonic::XCH, 2, 0b00100001, 0b11111111, 0, 0, OP_A, OP_SADDR_2 },
	{ Mnemonic::XCH, 2, 0b00000001, 0b11111111, 0b00100001, 0b11111111, OP_A, OP_SFR_3 },
	{ Mnemonic::XCH, 2, 0b00100011, 0b11111111, 0, 0, OP_A, OP_SADDRPP_2 },
	{ Mnemonic::XCH, 3, 0b00111001, 0b11111111, 0, 0, OP_SADDR_FE_3, OP_SADDR_2 },

	{ Mnemonic::MOVW, 3, 0b01100000, 0b11111000, 0, 0, OP_RP1_1, OP_WORD_2 },
	{ Mnemonic::MOVW, 4, 0b00001100, 0b11111111, 0, 0, OP_SADDRP_2, OP_WORD_3 },
	{ Mnemonic::MOVW, 4, 0b00001011, 0b11111111, 0, 0, OP_SFRP_2, OP_WORD_3 },
	{ Mnemonic::MOVW, 2, 0b00100100, 0b11111111, 0b00001000, 0b00011000, OP_RP_2, OP_RP1_2 },
	{ Mnemonic::MOVW, 2, 0b00011100, 0b11111111, 0, 0, OP_AX, OP_SADDRP_2 },
	{ Mnemonic::MOVW, 2, 0b00011010, 0b11111111, 0, 0, OP_SADDRP_2, OP_AX },
	{ Mnemonic::MOVW, 3, 0b00111100, 0b11111111, 0, 0, OP_SADDRP_FE_3, OP_SADDRP_2 },
	{ Mnemonic::MOVW, 2, 0b00010001, 0b11111111, 0, 0, OP_AX, OP_SFRP_2 },
	{ Mnemonic::MOVW, 2, 0b00010011, 0b11111111, 0, 0, OP_SFRP_2, OP_AX },
	{ Mnemonic::MOVW, 4, 0b00001001, 0b11111111, 0b10000000, 0b11111000, OP_RPL_2, OP_ADDR16_3 },
	{ Mnemonic::MOVW, 4, 0b00001001, 0b11111111, 0b10010000, 0b11111000, OP_ADDR16_3, OP_RPL_2 },

	{ Mnemonic::XCHW, 2, 0b00011011, 0b11111111, 0, 0, OP_AX, OP_SADDRP_2 },
	{ Mnemonic::XCHW, 3, 0b00000001, 0b11111111, 0b00011011, 0b11111111, OP_AX, OP_SFRP_3 },
	{ Mnemonic::XCHW, 3, 0b00101010, 0b11111111, 0, 0, OP_SADDRP_FE_3, OP_SADDRP_2 },
	{ Mnemonic::XCHW, 2, 0b00100101, 0b11111111, 0b00001000, 0b00011000, OP_RP_2, OP_RP1_2 },

	{ Mnemonic::ADD, 2, 0b10101000, 0b11111111, 0, 0, OP_A, OP_BYTE_2 },
	{ Mnemonic::ADD, 3, 0b01101000, 0b11111111, 0, 0, OP_SADDR_2, OP_BYTE_3 },
	{ Mnemonic::ADD, 4, 0b00000001, 0b11111111, 0b01101000, 0b11111111, OP_SFR_3, OP_BYTE_4 },
	{ Mnemonic::ADD, 2, 0b10001000, 0b11111111, 0b00000000, 0b00001000, OP_R_2, OP_R1_2 },
	{ Mnemonic::ADD, 2, 0b10011000, 0b11111111, 0, 0, OP_A, OP_SADDR_2 },
	{ Mnemonic::ADD, 3, 0b00000001, 0b11111111, 0b10011000, 0b11111111, OP_A, OP_SFR_3 },
	{ Mnemonic::ADD, 3, 0b01111000, 0b11111111, 0, 0, OP_SADDR_FE_3, OP_SADDR_2 },
	{ Mnemonic::ADD, 0, 0b00000000, 0b11100000, 0b00001000, 0b10001111, OP_A, OP_MEM_MOD },
	{ Mnemonic::ADD, 0, 0b00000000, 0b11100000, 0b10001000, 0b10001111, OP_MEM_MOD, OP_A },

	{ Mnemonic::ADDC, 2, 0b10101001, 0b11111111, 0, 0, OP_A, OP_BYTE_2 },
	{ Mnemonic::ADDC, 3, 0b01101001, 0b11111111, 0, 0, OP_SADDR_2, OP_BYTE_3 },
	{ Mnemonic::ADDC, 4, 0b00000001, 0b11111111, 0b01101001, 0b11111111, OP_SFR_3, OP_BYTE_4 },
	{ Mnemonic::ADDC, 2, 0b10001001, 0b11111111, 0b00000000, 0b00001000, OP_R_2, OP_R1_2 },
	{ Mnemonic::ADDC, 2, 0b10011001, 0b11111111, 0, 0, OP_A, OP_SADDR_2 },
	{ Mnemonic::ADDC, 3, 0b00000001, 0b11111111, 0b10011001, 0b11111111, OP_A, OP_SFR_3 },
	{ Mnemonic::ADDC, 3, 0b01111001, 0b11111111, 0, 0, OP_SADDR_FE_3, OP_SADDR_2 },
	{ Mnemonic::ADDC, 0, 0b00000000, 0b11100000, 0b00001001, 0b10001111, OP_A, OP_MEM_MOD },
	{ Mnemonic::ADDC, 0, 0b00000000, 0b11100000, 0b10001001, 0b10001111, OP_MEM_MOD, OP_A },

	{ Mnemonic::SUB, 2, 0b10101010, 0b11111111, 0, 0, OP_A, OP_BYTE_2 },
	{ Mnemonic::SUB, 3, 0b01101010, 0b11111111, 0, 0, OP_SADDR_2, OP_BYTE_3 },
	{ Mnemonic::SUB, 4, 0b00000001, 0b11111111, 0b01101010, 0b11111111, OP_SFR_3, OP_BYTE_4 },
	{ Mnemonic::SUB, 2, 0b10001010, 0b11111111, 0b00000000, 0b00001000, OP_R_2, OP_R1_2 },
	{ Mnemonic::SUB, 2, 0b10011010, 0b11111111, 0, 0, OP_A, OP_SADDR_2 },
	{ Mnemonic::SUB, 3, 0b00000001, 0b11111111, 0b10011010, 0b11111111, OP_A, OP_SFR_3 },
	{ Mnemonic::SUB, 3, 0b01111010, 0b11111111, 0, 0, OP_SADDR_FE_3, OP_SADDR_2 },
	{ Mnemonic::SUB, 0, 0b00000000, 0b11100000, 0b00001010, 0b10001111, OP_A, OP_MEM_MOD },
	{ Mnemonic::SUB, 0, 0b00000000, 0b11100000, 0b10001010, 0b10001111, OP_MEM_MOD, OP_A },

	{ Mnemonic::SUBC, 2, 0b10101011, 0b11111111, 0, 0, OP_A, OP_BYTE_2 },
	{ Mnemonic::SUBC, 3, 0b01101011, 0b11111111, 0, 0, OP_SADDR_2, OP_BYTE_3 },
	{ Mnemonic::SUBC, 4, 0b00000001, 0b11111111, 0b01101011, 0b11111111, OP_SFR_3, OP_BYTE_4 },
	{ Mnemonic::SUBC, 2, 0b10001011, 0b11111111, 0b00000000, 0b00001000, OP_R_2, OP_R1_2 },
	{ Mnemonic::SUBC, 2, 0b10011011, 0b11111111, 0, 0, OP_A, OP_SADDR_2 },
	{ Mnemonic::SUBC, 3, 0b00000001, 0b11111111, 0b10011011, 0b11111111, OP_A, OP_SFR_3 },
	{ Mnemonic::SUBC, 3, 0b01111011, 0b11111111, 0, 0, OP_SADDR_FE_3, OP_SADDR_2 },
	{ Mnemonic::SUBC, 0, 0b00000000, 0b11100000, 0b00001011, 0b10001111, OP_A, OP_MEM_MOD },
	{ Mnemonic::SUBC, 0, 0b00000000, 0b11100000, 0b10001011, 0b10001111, OP_MEM_MOD, OP_A },

	{ Mnemonic::AND, 2, 0b10101100, 0b11111111, 0, 0, OP_A, OP_BYTE_2 },
	{ Mnemonic::AND, 3, 0b01101100, 0b11111111, 0, 0, OP_SADDR_2, OP_BYTE_3 },
	{ Mnemonic::AND, 4, 0b00000001, 0b11111111, 0b01101100, 0b11111111, OP_SFR_3, OP_BYTE_4 },
	{ Mnemonic::AND, 2, 0b10001100, 0b11111111, 0b00000000, 0b00001000, OP_R_2, OP_R1_2 },
	{ Mnemonic::AND, 2, 0b10011100, 0b11111111, 0, 0, OP_A, OP_SADDR_2 },
	{ Mnemonic::AND, 3, 0b00000001, 0b11111111, 0b10011100, 0b11111111, OP_A, OP_SFR_3 },
	{ Mnemonic::AND, 3, 0b01111100, 0b11111111, 0, 0, OP_SADDR_FE_3, OP_SADDR_2 },
	{ Mnemonic::AND, 0, 0b00000000, 0b11100000, 0b00001100, 0b10001111, OP_A, OP_MEM_MOD },
	{ Mnemonic::AND, 0, 0b00000000, 0b11100000, 0b10001100, 0b10001111, OP_MEM_MOD, OP_A },

	{ Mnemonic::OR, 2, 0b10101110, 0b11111111, 0, 0, OP_A, OP_BYTE_2 },
	{ Mnemonic::OR, 3, 0b01101110, 0b11111111, 0, 0, OP_SADDR_2, OP_BYTE_3 },
	{ Mnemonic::OR, 4, 0b00000001, 0b11111111, 0b01101110, 0b11111111, OP_SFR_3, OP_BYTE_4 },
	{ Mnemonic::OR, 2, 0b10001110, 0b11111111, 0b00000000, 0b00001000, OP_R_2, OP_R1_2 },
	{ Mnemonic::OR, 2, 0b10011110, 0b11111111, 0, 0, OP_A, OP_SADDR_2 },
	{ Mnemonic::OR, 3, 0b00000001, 0b11111111, 0b10011110, 0b11111111, OP_A, OP_SFR_3 },
	{ Mnemonic::OR, 3, 0b01111110, 0b11111111, 0, 0, OP_SADDR_FE_3, OP_SADDR_2 },
	{ Mnemonic::OR, 0, 0b00000000, 0b11100000, 0b00001110, 0b10001111, OP_A, OP_MEM_MOD },
	{ Mnemonic::OR, 0, 0b00000000, 0b11100000, 0b10001110, 0b10001111, OP_MEM_MOD, OP_A },

	{ Mnemonic::XOR, 2, 0b10101101, 0b11111111, 0, 0, OP_A, OP_BYTE_2 },
	{ Mnemonic::XOR, 3, 0b01101101, 0b11111111, 0, 0, OP_SADDR_2, OP_BYTE_3 },
	{ Mnemonic::XOR, 4, 0b00000001, 0b11111111, 0b01101101, 0b11111111, OP_SFR_3, OP_BYTE_4 },
	{ Mnemonic::XOR, 2, 0b10001101, 0b11111111, 0b00000000, 0b00001000, OP_R_2, OP_R1_2 },
	{ Mnemonic::XOR, 2, 0b10011101, 0b11111111, 0, 0, OP_A, OP_SADDR_2 },
	{ Mnemonic::XOR, 3, 0b00000001, 0b11111111, 0b10011101, 0b11111111, OP_A, OP_SFR_3 },
	{ Mnemonic::XOR, 3, 0b01111101, 0b11111111, 0, 0, OP_SADDR_FE_3, OP_SADDR_2 },
	{ Mnemonic::XOR, 0, 0b00000000, 0b11100000, 0b00001101, 0b10001111, OP_A, OP_MEM_MOD },
	{ Mnemonic::XOR, 0, 0b00000000, 0b11100000, 0b10001101, 0b10001111, OP_MEM_MOD, OP_A },

	{ Mnemonic::CMP, 2, 0b10101111, 0b11111111, 0, 0, OP_A, OP_BYTE_2 },
	{ Mnemonic::CMP, 3, 0b01101111, 0b11111111, 0, 0, OP_SADDR_2, OP_BYTE_3 },
	{ Mnemonic::CMP, 4, 0b00000001, 0b11111111, 0b01101111, 0b11111111, OP_SFR_3, OP_BYTE_4 },
	{ Mnemonic::CMP, 2, 0b10001111, 0b11111111, 0b00000000, 0b00001000, OP_R_2, OP_R1_2 },
	{ Mnemonic::CMP, 2, 0b10011111, 0b11111111, 0, 0, OP_A, OP_SADDR_2 },
	{ Mnemonic::CMP, 3, 0b00000001, 0b11111111, 0b10011111, 0b11111111, OP_A, OP_SFR_3 },
	{ Mnemonic::CMP, 3, 0b01111111, 0b11111111, 0, 0, OP_SADDR_FE_3, OP_SADDR_2 },
	{ Mnemonic::CMP, 0, 0b00000000, 0b11100000, 0b00001111, 0b10001111, OP_A, OP_MEM_MOD },
	{ Mnemonic::CMP, 0, 0b00000000, 0b11100000, 0b10001111, 0b10001111, OP_MEM_MOD, OP_A },

	{ Mnemonic::ADDW, 3, 0b00101101, 0b11111111, 0, 0, OP_AX, OP_WORD_2 },
	{ Mnemonic::ADDW, 4, 0b00001101, 0b11111111, 0, 0, OP_SADDRP_2, OP_WORD_3 },
	{ Mnemonic::ADDW, 5, 0b00000001, 0b11111111, 0b00001101, 0b11111111, OP_SFRP_3, OP_WORD_4 },
	{ Mnemonic::ADDW, 2, 0b10001000, 0b11111111, 0b00001000, 0b00011000, OP_RP_2, OP_RP1_2 },
	{ Mnemonic::ADDW, 2, 0b00011101, 0b11111111, 0, 0, OP_AX, OP_SADDRP_2 },
	{ Mnemonic::ADDW, 3, 0b00000001, 0b11111111, 0b00011101, 0b11111111, OP_AX, OP_SFRP_3 },
	{ Mnemonic::ADDW, 3, 0b00111101, 0b11111111, 0, 0, OP_SADDRP_FE_3, OP_SADDRP_2 },

	{ Mnemonic::SUBW, 3, 0b00101110, 0b11111111, 0, 0, OP_AX, OP_WORD_2 },
	{ Mnemonic::SUBW, 4, 0b00001110, 0b11111111, 0, 0, OP_SADDRP_2, OP_WORD_3 },
	{ Mnemonic::SUBW, 5, 0b00000001, 0b11111111, 0b00001110, 0b11111111, OP_SFRP_3, OP_WORD_4 },
	{ Mnemonic::SUBW, 2, 0b10001010, 0b11111111, 0b00001000, 0b00011000, OP_RP_2, OP_RP1_2 },
	{ Mnemonic::SUBW, 2, 0b00011110, 0b11111111, 0, 0, OP_AX, OP_SADDRP_2 },
	{ Mnemonic::SUBW, 3, 0b00000001, 0b11111111, 0b00011110, 0b11111111, OP_AX, OP_SFRP_3 },
	{ Mnemonic::SUBW, 3, 0b00111110, 0b11111111, 0, 0, OP_SADDRP_FE_3, OP_SADDRP_2 },

	{ Mnemonic::CMPW, 3, 0b00101111, 0b11111111, 0, 0, OP_AX, OP_WORD_2 },
	{ Mnemonic::CMPW, 4, 0b00001111, 0b11111111, 0, 0, OP_SADDRP_2, OP_WORD_3 },
	{ Mnemonic::CMPW, 5, 0b00000001, 0b11111111, 0b00001111, 0b11111111, OP_SFRP_3, OP_WORD_4 },
	{ Mnemonic::CMPW, 2, 0b10001111, 0b11111111, 0b00001000, 0b00011000, OP_RP_2, OP_RP1_2 },
	{ Mnemonic::CMPW, 2, 0b00011111, 0b11111111, 0, 0, OP_AX, OP_SADDRP_2 },
	{ Mnemonic::CMPW, 3, 0b00000001, 0b11111111, 0b00011111, 0b11111111, OP_AX, OP_SFRP_3 },
	{ Mnemonic::CMPW, 3, 0b00111111, 0b11111111, 0, 0, OP_SADDRP_FE_3, OP_SADDRP_2 },

	{ Mnemonic::MULU, 2, 0b00000101, 0b11111111, 0b00001000, 0b11111000, OP_R1_2, OP_NONE },
	{ Mnemonic::DIVUW, 2, 0b00000101, 0b11111111, 0b00011000, 0b11111000, OP_R1_2, OP_NONE },
	{ Mnemonic::MULUW, 2, 0b00000101, 0b11111111, 0b00101000, 0b11111000, OP_RP1_2, OP_NONE },
	{ Mnemonic::DIVUX, 2, 0b00000101, 0b11111111, 0b11101000, 0b11111000, OP_RP1_2, OP_NONE },

	{ Mnemonic::INC, 1, 0b11000000, 0b11111000, 0, 0, OP_R1_1 },
	{ Mnemonic::INC, 2, 0b00100110, 0b11111111, 0, 0, OP_SADDR_2 },
	{ Mnemonic::DEC, 1, 0b11001000, 0b11111000, 0, 0, OP_R1_1 },
	{ Mnemonic::DEC, 2, 0b00100111, 0b11111111, 0, 0, OP_SADDR_2 },

	{ Mnemonic::INCW, 1, 0b01000100, 0b11111100, 0, 0, OP_RP2_1 },
	{ Mnemonic::INCW, 3, 0b00000111, 0b11111111, 0b11101000, 0b11111111, OP_SADDRP_3 },
	{ Mnemonic::DECW, 1, 0b01001100, 0b11111100, 0, 0, OP_RP2_1 },
	{ Mnemonic::DECW, 3, 0b00000111, 0b11111111, 0b11101001, 0b11111111, OP_SADDRP_3 },

	{ Mnemonic::ROR, 2, 0b00110000, 0b11111111, 0b01000000, 0b11000000, OP_R1_2, OP_NUM_2 },
	{ Mnemonic::ROL, 2, 0b00110001, 0b11111111, 0b01000000, 0b11000000, OP_R1_2, OP_NUM_2 },
	{ Mnemonic::RORC, 2, 0b00110000, 0b11111111, 0b00000000, 0b11000000, OP_R1_2, OP_NUM_2 },
	{ Mnemonic::ROLC, 2, 0b00110001, 0b11111111, 0b00000000, 0b11000000, OP_R1_2, OP_NUM_2 },

	{ Mnemonic::SHR, 2, 0b00110000, 0b11111111, 0b10000000, 0b11000000, OP_R1_2, OP_NUM_2 },
	{ Mnemonic::SHL, 2, 0b00110001, 0b11111111, 0b10000000, 0b11000000, OP_R1_2, OP_NUM_2 },
	{ Mnemonic::SHRW, 2, 0b00110000, 0b11111111, 0b11000000, 0b11000000, OP_RP1_2, OP_NUM_2 },
	{ Mnemonic::SHLW, 2, 0b00110001, 0b11111111, 0b11000000, 0b11000000, OP_RP1_2, OP_NUM_2 },

	{ Mnemonic::ROR4, 2, 0b00000101, 0b11111111, 0b10001000, 0b11111000, OP_RP1_2, OP_NONE },
	{ Mnemonic::ROL4, 2, 0b00000101, 0b11111111, 0b10011000, 0b11111000, OP_RP1_2, OP_NONE },

	{ Mnemonic::ADJ4, 1, 0b00000100, 0b11111111, 0, 0, OP_NONE, OP_NONE },

	{ Mnemonic::MOV1, 3, 0b00001000, 0b11111111, 0b00000000, 0b11111000, OP_CY_BIT_2, OP_SADDR_3 },
	{ Mnemonic::MOV1, 3, 0b00001000, 0b11111111, 0b00001000, 0b11111000, OP_CY_BIT_2, OP_SFR_3 },
	{ Mnemonic::MOV1, 2, 0b00000011, 0b11111111, 0b00001000, 0b11111000, OP_CY_BIT_2, OP_A },
	{ Mnemonic::MOV1, 2, 0b00000011, 0b11111111, 0b00000000, 0b11111000, OP_CY_BIT_2, OP_X },
	{ Mnemonic::MOV1, 2, 0b00000010, 0b11111111, 0b00001000, 0b11111000, OP_CY_BIT_2, OP_PSWH },	// 매뉴얼 오기 (PSWL)
	{ Mnemonic::MOV1, 2, 0b00000010, 0b11111111, 0b00000000, 0b11111000, OP_CY_BIT_2, OP_PSWL },
	{ Mnemonic::MOV1, 3, 0b00001000, 0b11111111, 0b00010000, 0b11111000, OP_SADDR_3, OP_CY_BIT_2 },
	{ Mnemonic::MOV1, 3, 0b00001000, 0b11111111, 0b00011000, 0b11111000, OP_SFR_3, OP_CY_BIT_2 },
	{ Mnemonic::MOV1, 2, 0b00000011, 0b11111111, 0b00011000, 0b11111000, OP_A, OP_CY_BIT_2 },
	{ Mnemonic::MOV1, 2, 0b00000011, 0b11111111, 0b00010000, 0b11111000, OP_X, OP_CY_BIT_2 },
	{ Mnemonic::MOV1, 2, 0b00000010, 0b11111111, 0b00011000, 0b11111000, OP_PSWH, OP_CY_BIT_2 },
	{ Mnemonic::MOV1, 2, 0b00000010, 0b11111111, 0b00010000, 0b11111000, OP_PSWL, OP_CY_BIT_2 },

	{ Mnemonic::AND1, 3, 0b00001000, 0b11111111, 0b00100000, 0b11111000, OP_CY_BIT_2, OP_SADDR_3 },
	{ Mnemonic::AND1, 3, 0b00001000, 0b11111111, 0b00101000, 0b11111000, OP_CY_BIT_2, OP_SFR_3 },
	{ Mnemonic::AND1, 2, 0b00000011, 0b11111111, 0b00101000, 0b11111000, OP_CY_BIT_2, OP_A },
	{ Mnemonic::AND1, 3, 0b00000011, 0b11111111, 0b00100000, 0b11111000, OP_CY_BIT_2, OP_X},
	{ Mnemonic::AND1, 2, 0b00000010, 0b11111111, 0b00101000, 0b11111000, OP_CY_BIT_2, OP_PSWH },
	{ Mnemonic::AND1, 2, 0b00000010, 0b11111111, 0b00100000, 0b11111000, OP_CY_BIT_2, OP_PSWL },

	{ Mnemonic::ANDI1, 3, 0b00001000, 0b11111111, 0b00110000, 0b11111000, OP_CY_BIT_2, OP_SADDR_3 },
	{ Mnemonic::ANDI1, 3, 0b00001000, 0b11111111, 0b00111000, 0b11111000, OP_CY_BIT_2, OP_SFR_3 },
	{ Mnemonic::ANDI1, 2, 0b00000011, 0b11111111, 0b00111000, 0b11111000, OP_CY_BIT_2, OP_A },
	{ Mnemonic::ANDI1, 3, 0b00000011, 0b11111111, 0b00110000, 0b11111000, OP_CY_BIT_2, OP_X },
	{ Mnemonic::ANDI1, 2, 0b00000010, 0b11111111, 0b00111000, 0b11111000, OP_CY_BIT_2, OP_PSWH },
	{ Mnemonic::ANDI1, 2, 0b00000010, 0b11111111, 0b00110000, 0b11111000, OP_CY_BIT_2, OP_PSWL },

	{ Mnemonic::OR1, 3, 0b00001000, 0b11111111, 0b01000000, 0b11111000, OP_CY_BIT_2, OP_SADDR_3 },
	{ Mnemonic::OR1, 3, 0b00001000, 0b11111111, 0b01001000, 0b11111000, OP_CY_BIT_2, OP_SFR_3 },
	{ Mnemonic::OR1, 2, 0b00000011, 0b11111111, 0b01001000, 0b11111000, OP_CY_BIT_2, OP_A },
	{ Mnemonic::OR1, 3, 0b00000011, 0b11111111, 0b01000000, 0b11111000, OP_CY_BIT_2, OP_X },
	{ Mnemonic::OR1, 2, 0b00000010, 0b11111111, 0b01001000, 0b11111000, OP_CY_BIT_2, OP_PSWH },
	{ Mnemonic::OR1, 2, 0b00000010, 0b11111111, 0b01000000, 0b11111000, OP_CY_BIT_2, OP_PSWL },

	{ Mnemonic::ORI1, 3, 0b00001000, 0b11111111, 0b01010000, 0b11111000, OP_CY_BIT_2, OP_SADDR_3 },
	{ Mnemonic::ORI1, 3, 0b00001000, 0b11111111, 0b01011000, 0b11111000, OP_CY_BIT_2, OP_SFR_3 },
	{ Mnemonic::ORI1, 2, 0b00000011, 0b11111111, 0b01011000, 0b11111000, OP_CY_BIT_2, OP_A },
	{ Mnemonic::ORI1, 3, 0b00000011, 0b11111111, 0b01010000, 0b11111000, OP_CY_BIT_2, OP_X },
	{ Mnemonic::ORI1, 2, 0b00000010, 0b11111111, 0b01011000, 0b11111000, OP_CY_BIT_2, OP_PSWH },
	{ Mnemonic::ORI1, 2, 0b00000010, 0b11111111, 0b01010000, 0b11111000, OP_CY_BIT_2, OP_PSWL },

	{ Mnemonic::XOR1, 3, 0b00001000, 0b11111111, 0b01100000, 0b11111000, OP_CY_BIT_2, OP_SADDR_3 },
	{ Mnemonic::XOR1, 3, 0b00001000, 0b11111111, 0b01101000, 0b11111000, OP_CY_BIT_2, OP_SFR_3 },
	{ Mnemonic::XOR1, 2, 0b00000011, 0b11111111, 0b01101000, 0b11111000, OP_CY_BIT_2, OP_A },
	{ Mnemonic::XOR1, 2, 0b00000011, 0b11111111, 0b01100000, 0b11111000, OP_CY_BIT_2, OP_X },
	{ Mnemonic::XOR1, 2, 0b00000010, 0b11111111, 0b01101000, 0b11111000, OP_CY_BIT_2, OP_PSWH },
	{ Mnemonic::XOR1, 2, 0b00000010, 0b11111111, 0b01100000, 0b11111000, OP_CY_BIT_2, OP_PSWL },

	{ Mnemonic::SET1, 2, 0b10110000, 0b11111000, 0, 0, OP_SADDR_2, OP_N_BIT_1 },
	{ Mnemonic::SET1, 3, 0b00001000, 0b11111111, 0b10001000, 0b11111000, OP_SFR_3, OP_N_BIT_2 },
	{ Mnemonic::SET1, 2, 0b00000011, 0b11111111, 0b10001000, 0b11111000, OP_A, OP_N_BIT_2 },
	{ Mnemonic::SET1, 2, 0b00000011, 0b11111111, 0b10000000, 0b11111000, OP_X, OP_N_BIT_2 },
	{ Mnemonic::SET1, 2, 0b00000010, 0b11111111, 0b10001000, 0b11111000, OP_PSWH, OP_N_BIT_2 },
	{ Mnemonic::SET1, 2, 0b00000010, 0b11111111, 0b10000000, 0b11111000, OP_PSWL, OP_N_BIT_2 },

	{ Mnemonic::CLR1, 2, 0b10100000, 0b11111000, 0, 0, OP_SADDR_2, OP_N_BIT_1 },
	{ Mnemonic::CLR1, 3, 0b00001000, 0b11111111, 0b10011000, 0b11111000, OP_SFR_3, OP_N_BIT_2 },
	{ Mnemonic::CLR1, 2, 0b00000011, 0b11111111, 0b10011000, 0b11111000, OP_A, OP_N_BIT_2 },
	{ Mnemonic::CLR1, 2, 0b00000011, 0b11111111, 0b10010000, 0b11111000, OP_X, OP_N_BIT_2 },
	{ Mnemonic::CLR1, 2, 0b00000010, 0b11111111, 0b10011000, 0b11111000, OP_PSWH, OP_N_BIT_2 },
	{ Mnemonic::CLR1, 2, 0b00000010, 0b11111111, 0b10010000, 0b11111000, OP_PSWL, OP_N_BIT_2 },

	{ Mnemonic::NOT1, 3, 0b00001000, 0b11111111, 0b01110000, 0b11111000, OP_SADDR_3, OP_N_BIT_2 },
	{ Mnemonic::NOT1, 3, 0b00001000, 0b11111111, 0b01111000, 0b11111000, OP_SFR_3, OP_N_BIT_2 },
	{ Mnemonic::NOT1, 2, 0b00000011, 0b11111111, 0b01111000, 0b11111000, OP_A, OP_N_BIT_2 },
	{ Mnemonic::NOT1, 2, 0b00000011, 0b11111111, 0b01110000, 0b11111000, OP_X, OP_N_BIT_2 },
	{ Mnemonic::NOT1, 2, 0b00000010, 0b11111111, 0b01111000, 0b11111000, OP_PSWH, OP_N_BIT_2 },
	{ Mnemonic::NOT1, 2, 0b00000010, 0b11111111, 0b01110000, 0b11111000, OP_PSWL, OP_N_BIT_2 },

	{ Mnemonic::SET1, 1, 0b01000001, 0b11111111, 0, 0, OP_CY, OP_NONE },
	{ Mnemonic::CLR1, 1, 0b01000000, 0b11111111, 0, 0, OP_CY, OP_NONE },
	{ Mnemonic::NOT1, 1, 0b01000010, 0b11111111, 0, 0, OP_CY, OP_NONE },

	{ Mnemonic::CALL, 3, 0b00101000, 0b11111111, 0, 0, OP_ADDR16_2, OP_NONE },
	{ Mnemonic::CALLF, 2, 0b10010000, 0b11111000, 0, 0, OP_ADDR11_1, OP_NONE },
	{ Mnemonic::CALLT, 1, 0b11100000, 0b11100000, 0, 0, OP_ADDR5_1, OP_NONE },
	{ Mnemonic::CALL, 2, 0b00000101, 0b11111111, 0b01011000, 0b11111000, OP_RP1_2, OP_NONE },
	{ Mnemonic::CALL, 2, 0b00000101, 0b11111111, 0b01111000, 0b11111000, OP_RP1_2, OP_NONE },

	{ Mnemonic::BRK, 1, 0b01011110, 0b11111111, 0, 0, OP_NONE, OP_NONE },
	{ Mnemonic::RET, 1, 0b01010110, 0b11111111, 0, 0, OP_NONE, OP_NONE },
	{ Mnemonic::RETI, 1, 0b01010111, 0b11111111, 0, 0, OP_NONE, OP_NONE },

	{ Mnemonic::PUSH, 2, 0b00110101, 0b11111111, 0, 0, OP_POST_BYTE_2, OP_NONE },
	{ Mnemonic::PUSH, 1, 0b01001001, 0b11111111, 0, 0, OP_PSW, OP_NONE },
	{ Mnemonic::PUSHU, 2, 0b00110111, 0b11111111, 0, 0, OP_POST_BYTE_U_2, OP_NONE },
	{ Mnemonic::POP, 2, 0b00110100, 0b11111111, 0, 0, OP_POST_BYTE_2, OP_NONE },
	{ Mnemonic::POP, 1, 0b01001000, 0b11111111, 0, 0, OP_PSW, OP_NONE },
	{ Mnemonic::POPU, 2, 0b00110110, 0b11111111, 0, 0, OP_POST_BYTE_U_2, OP_NONE },

	{ Mnemonic::MOVW, 4, 0b00001011, 0b11111111, 0b11111100, 0b11111111, OP_SP, OP_WORD_3 },
	{ Mnemonic::MOVW, 2, 0b00010011, 0b11111111, 0b11111100, 0b11111111, OP_SP, OP_AX },
	{ Mnemonic::MOVW, 2, 0b00010001, 0b11111111, 0b11111100, 0b11111111, OP_AX, OP_SP },

	{ Mnemonic::INCW, 2, 0b00000101, 0b11111111, 0b11001000, 0b11111111, OP_SP, OP_NONE },
	{ Mnemonic::DECW, 2, 0b00000101, 0b11111111, 0b11001001, 0b11111111, OP_SP, OP_NONE },

	{ Mnemonic::BR, 3, 0b00101100, 0b11111111, 0, 0, OP_ADDR16_2, OP_NONE },
	{ Mnemonic::BR, 2, 0b00000101, 0b11111111, 0b01001000, 0b11111000, OP_RP1_2, OP_NONE },
	{ Mnemonic::BR, 2, 0b00000101, 0b11111111, 0b01101000, 0b11111000, OP_RP1P_2, OP_NONE },
	{ Mnemonic::BR, 2, 0b00010100, 0b11111111, 0, 0, OP_ADDR16R_2, OP_NONE },

	{ Mnemonic::BL,  2, 0b10000011, 0b11111111, 0, 0, OP_ADDR16R_2, OP_NONE },
	{ Mnemonic::BNL, 2, 0b10000010, 0b11111111, 0, 0, OP_ADDR16R_2, OP_NONE },
	{ Mnemonic::BE,  2, 0b10000001, 0b11111111, 0, 0, OP_ADDR16R_2, OP_NONE },
	{ Mnemonic::BNE, 2, 0b10000000, 0b11111111, 0, 0, OP_ADDR16R_2, OP_NONE },
	{ Mnemonic::BPE, 2, 0b10000101, 0b11111111, 0, 0, OP_ADDR16R_2, OP_NONE },
	{ Mnemonic::BPO, 2, 0b10000100, 0b11111111, 0, 0, OP_ADDR16R_2, OP_NONE },
	{ Mnemonic::BN,  2, 0b10000111, 0b11111111, 0, 0, OP_ADDR16R_2, OP_NONE },
	{ Mnemonic::BP,  2, 0b10000110, 0b11111111, 0, 0, OP_ADDR16R_2, OP_NONE },
	{ Mnemonic::BGT, 3, 0b00000111, 0b11111111, 0b11111011, 0b11111111, OP_ADDR16R_3, OP_NONE },
	{ Mnemonic::BGE, 3, 0b00000111, 0b11111111, 0b11111001, 0b11111111, OP_ADDR16R_3, OP_NONE },
	{ Mnemonic::BLT, 3, 0b00000111, 0b11111111, 0b11111000, 0b11111111, OP_ADDR16R_3, OP_NONE },
	{ Mnemonic::BLE, 3, 0b00000111, 0b11111111, 0b11111010, 0b11111111, OP_ADDR16R_3, OP_NONE },
	{ Mnemonic::BH , 3, 0b00000111, 0b11111111, 0b11111101, 0b11111111, OP_ADDR16R_3, OP_NONE },
	{ Mnemonic::BNH, 3, 0b00000111, 0b11111111, 0b11111100, 0b11111111, OP_ADDR16R_3, OP_NONE },

	{ Mnemonic::BT, 3, 0b01110000, 0b11111000, 0, 0, OP_SADDR_2, OP_ADDR16R_3, false, OP_N_BIT_1 },
	{ Mnemonic::BT, 4, 0b00001000, 0b11111111, 0b10111000, 0b11111000, OP_SFR_3, OP_ADDR16R_4, false, OP_N_BIT_2 },
	{ Mnemonic::BT, 3, 0b00000011, 0b11111111, 0b10111000, 0b11111000, OP_A, OP_ADDR16R_3, false, OP_N_BIT_2 },
	{ Mnemonic::BT, 3, 0b00000011, 0b11111111, 0b10110000, 0b11111000, OP_X, OP_ADDR16R_3, false, OP_N_BIT_2 },
	{ Mnemonic::BT, 3, 0b00000010, 0b11111111, 0b10111000, 0b11111000, OP_PSWH, OP_ADDR16R_3, false, OP_N_BIT_2 },
	{ Mnemonic::BT, 3, 0b00000010, 0b11111111, 0b10110000, 0b11111000, OP_PSWL, OP_ADDR16R_3, false, OP_N_BIT_2 },

	{ Mnemonic::BF, 4, 0b00001000, 0b11111111, 0b10100000, 0b11111000, OP_SADDR_3, OP_ADDR16R_4, false, OP_N_BIT_2 },
	{ Mnemonic::BF, 4, 0b00001000, 0b11111111, 0b10101000, 0b11111000, OP_SFR_3, OP_ADDR16R_4, false, OP_N_BIT_2 },
	{ Mnemonic::BF, 3, 0b00000011, 0b11111111, 0b10101000, 0b11111000, OP_A, OP_ADDR16R_3, false, OP_N_BIT_2 },
	{ Mnemonic::BF, 3, 0b00000011, 0b11111111, 0b10100000, 0b11111000, OP_X, OP_ADDR16R_3, false, OP_N_BIT_2 },
	{ Mnemonic::BF, 3, 0b00000010, 0b11111111, 0b10101000, 0b11111000, OP_PSWH, OP_ADDR16R_3, false, OP_N_BIT_2 },
	{ Mnemonic::BF, 3, 0b00000010, 0b11111111, 0b10100000, 0b11111000, OP_PSWL, OP_ADDR16R_3, false, OP_N_BIT_2 },

	{ Mnemonic::BTCLR, 4, 0b00001000, 0b11111111, 0b11010000, 0b11111000, OP_SADDR_3, OP_ADDR16R_4, false, OP_N_BIT_2 },
	{ Mnemonic::BTCLR, 4, 0b00001000, 0b11111111, 0b11011000, 0b11111000, OP_SFR_3, OP_ADDR16R_4, false, OP_N_BIT_2 },
	{ Mnemonic::BTCLR, 3, 0b00000011, 0b11111111, 0b11011000, 0b11111000, OP_A, OP_ADDR16R_3, false, OP_N_BIT_2 },
	{ Mnemonic::BTCLR, 3, 0b00000011, 0b11111111, 0b11010000, 0b11111000, OP_X, OP_ADDR16R_3, false, OP_N_BIT_2 },
	{ Mnemonic::BTCLR, 3, 0b00000010, 0b11111111, 0b11011000, 0b11111000, OP_PSWH, OP_ADDR16R_3, false, OP_N_BIT_2 },
	{ Mnemonic::BTCLR, 3, 0b00000010, 0b11111111, 0b11010000, 0b11111000, OP_PSWL, OP_ADDR16R_3, false, OP_N_BIT_2 },

	{ Mnemonic::BFSET, 4, 0b00001000, 0b11111111, 0b11000000, 0b11111000, OP_SADDR_3, OP_ADDR16R_4, false, OP_N_BIT_2 },
	{ Mnemonic::BFSET, 4, 0b00001000, 0b11111111, 0b11001000, 0b11111000, OP_SFR_3, OP_ADDR16R_4, false, OP_N_BIT_2 },
	{ Mnemonic::BFSET, 3, 0b00000011, 0b11111111, 0b11001000, 0b11111000, OP_A, OP_ADDR16R_3, false, OP_N_BIT_2 },
	{ Mnemonic::BFSET, 3, 0b00000011, 0b11111111, 0b11000000, 0b11111000, OP_X, OP_ADDR16R_3, false, OP_N_BIT_2 },
	{ Mnemonic::BFSET, 3, 0b00000010, 0b11111111, 0b11001000, 0b11111000, OP_PSWH, OP_ADDR16R_3, false, OP_N_BIT_2 },
	{ Mnemonic::BFSET, 3, 0b00000010, 0b11111111, 0b11000000, 0b11111000, OP_PSWL, OP_ADDR16R_3, false, OP_N_BIT_2 },

	{ Mnemonic::DBNZ, 2, 0b00110010, 0b11111110, 0, 0, OP_R2_1, OP_ADDR16R_2 },
	{ Mnemonic::DBNZ, 3, 0b00111011, 0b11111111, 0, 0, OP_SADDR_2, OP_ADDR16R_3 },

	{ Mnemonic::BRKCS, 2, 0b00000101, 0b11111111, 0b11011000, 0b11111000, OP_UNK, },
	{ Mnemonic::RETCS, 3, 0b00101001, 0b11111111, 0, 0, OP_ADDR16_2 },

	{ Mnemonic::MOVM , 2, 0b00010101, 0b11111111, 0b00000000, 0b11111111, OP_DE_A_P, OP_A },
	{ Mnemonic::MOVM , 2, 0b00010101, 0b11111111, 0b00010000, 0b11111111, OP_DE_S_P, OP_A },
	{ Mnemonic::MOVBK, 2, 0b00010101, 0b11111111, 0b00100000, 0b11111111, OP_DE_A_P, OP_HL_A_P },
	{ Mnemonic::MOVBK, 2, 0b00010101, 0b11111111, 0b00110000, 0b11111111, OP_DE_S_P, OP_HL_S_P },
	{ Mnemonic::XCHM , 2, 0b00010101, 0b11111111, 0b00000001, 0b11111111, OP_DE_A_P, OP_A },
	{ Mnemonic::XCHM , 2, 0b00010101, 0b11111111, 0b00010001, 0b11111111, OP_DE_S_P, OP_A },
	{ Mnemonic::XCHBK, 2, 0b00010101, 0b11111111, 0b00100001, 0b11111111, OP_DE_A_P, OP_HL_A_P },
	{ Mnemonic::XCHBK, 2, 0b00010101, 0b11111111, 0b00110001, 0b11111111, OP_DE_S_P, OP_HL_S_P },

	{ Mnemonic::CMPME  , 2, 0b00010101, 0b11111111, 0b00000100, 0b11111111, OP_DE_A_P, OP_A },
	{ Mnemonic::CMPME  , 2, 0b00010101, 0b11111111, 0b00010100, 0b11111111, OP_DE_S_P, OP_A },
	{ Mnemonic::CMPBKE , 2, 0b00010101, 0b11111111, 0b00100100, 0b11111111, OP_DE_A_P, OP_HL_A_P },
	{ Mnemonic::CMPBKE , 2, 0b00010101, 0b11111111, 0b00110100, 0b11111111, OP_DE_S_P, OP_HL_S_P },
	{ Mnemonic::CMPMNE , 2, 0b00010101, 0b11111111, 0b00010101, 0b11111111, OP_DE_A_P, OP_A },
	{ Mnemonic::CMPMNE , 2, 0b00010101, 0b11111111, 0b00010101, 0b11111111, OP_DE_S_P, OP_A },
	{ Mnemonic::CMPBKNE, 2, 0b00010101, 0b11111111, 0b00100101, 0b11111111, OP_DE_A_P, OP_HL_A_P },
	{ Mnemonic::CMPBKNE, 2, 0b00010101, 0b11111111, 0b00110101, 0b11111111, OP_DE_S_P, OP_HL_S_P },
	{ Mnemonic::CMPMC  , 2, 0b00010101, 0b11111111, 0b00000111, 0b11111111, OP_DE_A_P, OP_A },
	{ Mnemonic::CMPMC  , 2, 0b00010101, 0b11111111, 0b00010111, 0b11111111, OP_DE_S_P, OP_A },
	{ Mnemonic::CMPBKC , 2, 0b00010101, 0b11111111, 0b00100111, 0b11111111, OP_DE_A_P, OP_HL_A_P },
	{ Mnemonic::CMPBKC , 2, 0b00010101, 0b11111111, 0b00110111, 0b11111111, OP_DE_S_P, OP_HL_S_P },
	{ Mnemonic::CMPMNC , 2, 0b00010101, 0b11111111, 0b00000110, 0b11111111, OP_DE_A_P, OP_A },
	{ Mnemonic::CMPMNC , 2, 0b00010101, 0b11111111, 0b00010110, 0b11111111, OP_DE_S_P, OP_A },
	{ Mnemonic::CMPBKNC, 2, 0b00010101, 0b11111111, 0b00100110, 0b11111111, OP_DE_A_P, OP_HL_A_P },
	{ Mnemonic::CMPBKNC, 2, 0b00010101, 0b11111111, 0b00110110, 0b11111111, OP_DE_S_P, OP_HL_S_P },

	{ Mnemonic::MOV, 4, 0b00001001, 0b11111111, 0b01000100, 0b11111111, OP_UNK },
	{ Mnemonic::MOV, 4, 0b00001001, 0b11111111, 0b01000010, 0b11111111, OP_UNK },

	{ Mnemonic::SWRS, 1, 0b01000011, 0b11111111, 0, 0 },

	{ Mnemonic::SEL, 2, 0b00000101, 0b11111111, 0b10101000, 0b11111000, OP_RB_NUM_2 },
	{ Mnemonic::SEL, 2, 0b00000101, 0b11111111, 0b10111000, 0b11111000, OP_UNK },

	{ Mnemonic::NOP, 1, 0b00000000, 0b11111111, 0, 0 },
	{ Mnemonic::EI, 1, 0b01001011, 0b11111111, 0, 0 },
	{ Mnemonic::DI, 1, 0b01001010, 0b11111111, 0, 0 },
};
