#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Sep 21 15:40:08 2020
# Process ID: 21568
# Current directory: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11084 C:\Users\David\Dropbox\LRPC Code\hardware\ROLLO Sha3\rollo-sha3-512\rollo-sha3-512.xpr
# Log file: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/vivado.log
# Journal file: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 831.656 ; gain = 120.914
update_compile_order -fileset sources_1
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'keccak_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {keccak_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module f_permutation
# -- Compiling module keccak
# -- Compiling module mem_sp
# -- Skipping module padder
# -- Skipping module rconst
# -- Skipping module round
# -- Compiling module keccak_tb
# 
# Top level modules:
# 	keccak_tb
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
Program launched (PID=22444)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 855.355 ; gain = 4.801
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'keccak_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {keccak_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module f_permutation
# -- Compiling module keccak
# -- Skipping module mem_sp
# -- Skipping module padder
# -- Skipping module rconst
# -- Skipping module round
# -- Compiling module keccak_tb
# 
# Top level modules:
# 	keccak_tb
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
Program launched (PID=26500)
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'keccak_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {keccak_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# ** Error: Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module f_permutation
# ** Error: ../../../../../verilog/keccak.v(100): (vlog-2730) Undefined variable: 'E_addr_reg'.
# 
# -- Skipping module mem_sp
# -- Skipping module padder
# -- Skipping module rconst
# -- Skipping module round
# -- Skipping module keccak_tb
# child process exited abnormally
# Error in macro ./keccak_tb_compile.do line 24
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module f_permutation
# ** Error: ../../../../../verilog/keccak.v(100): (vlog-2730) Undefined variable: 'E_addr_reg'.
# 
# -- Skipping module mem_sp
# -- Skipping module padder
# -- Skipping module rconst
# -- Skipping module round
# -- Skipping module keccak_tb
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.1c\win64\vlog.EXE} -64 -incr -work xil_defaultlib +incdir+../../../../../verilog ../../../../../verilog/f_permutation.v ...."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 40)
#     invoked from within
# "F:\\modelsim64_10.1c\\win64\\vlog -64 -incr -work xil_defaultlib  "+incdir+../../../../../verilog" \
# "../../../../../verilog/f_permutation.v" \
# "../....."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:02:12 . Memory (MB): peak = 882.652 ; gain = 4.965
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:02:12 . Memory (MB): peak = 882.652 ; gain = 4.965
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'keccak_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {keccak_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module f_permutation
# -- Compiling module keccak
# -- Skipping module mem_sp
# -- Skipping module padder
# -- Skipping module rconst
# -- Skipping module round
# -- Skipping module keccak_tb
# 
# Top level modules:
# 	keccak_tb
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
Program launched (PID=21008)
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'keccak_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {keccak_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module f_permutation
# -- Compiling module keccak
# -- Skipping module mem_sp
# -- Skipping module padder
# -- Skipping module rconst
# -- Skipping module round
# -- Skipping module keccak_tb
# 
# Top level modules:
# 	keccak_tb
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
Program launched (PID=3740)
close_project
open_project {C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
add_files -norecurse {{C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/Verilog/padder.v} {C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/Verilog/keccak.v} {C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/Verilog/padder1.v} {C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/Verilog/rconst.v} {C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/Verilog/round.v} {C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/Verilog/f_permutation.v}}
launch_simulation -install_path F:/modelsim64_10.1c/win64 -simset sim_decrypt
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.sim/sim_decrypt/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_decrypt'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.sim/sim_decrypt/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'decrypt_top_tb' in fileset 'sim_decrypt'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_decrypt'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.sim/sim_decrypt/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {decrypt_top_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# ** Error: Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module S1S2_gen
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Skipping module mul_ctrl
# -- Skipping module gf2mz_top
# -- Skipping module mem_dp
# ** Error: ../../../../Verilog/decrypt_top.v(89): (vlog-2730) Undefined variable: 'r'.
# 
# -- Compiling module ctrl_top
# -- Skipping module mem_sp
# -- Skipping module gs_elim_ctrl
# -- Skipping module comb_SA
# -- Skipping module gs_elim_top
# -- Skipping module processor_AB
# -- Compiling module padder
# -- Compiling module keccak
# -- Compiling module padder1
# -- Compiling module rconst
# -- Compiling module round
# -- Compiling module f_permutation
# -- Skipping module gf2mz_top_tb
# -- Skipping module S1S2_gen_tb
# -- Compiling module decrypt_top_tb
# child process exited abnormally
# Error in macro ./decrypt_top_tb_compile.do line 40
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module S1S2_gen
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Skipping module mul_ctrl
# -- Skipping module gf2mz_top
# -- Skipping module mem_dp
# ** Error: ../../../../Verilog/decrypt_top.v(89): (vlog-2730) Undefined variable: 'r'.
# 
# -- Compiling module ctrl_top
# -- Skipping module mem_sp
# -- Skipping module gs_elim_ctrl
# -- Skipping module comb_SA
# -- Skipping module gs_elim_top
# -- Skipping module processor_AB
# -- Compiling module padder
# -- Compiling module keccak
# -- Compiling module padder1
# -- Compiling module rconst
# -- Compiling module round
# -- Compiling module f_permutation
# -- Skipping module gf2mz_top_tb
# -- Skipping module S1S2_gen_tb
# -- Compiling module decrypt_top_tb
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.1c\win64\vlog.EXE} -64 -incr -work xil_defaultlib +incdir+../../../../Verilog ../../../../Verilog/S1S2_gen.v ../../../../..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 40)
#     invoked from within
# "F:\\modelsim64_10.1c\\win64\\vlog -64 -incr -work xil_defaultlib  "+incdir+../../../../Verilog" \
# "../../../../Verilog/S1S2_gen.v" \
# "../../../../Veri..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1007.129 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1007.129 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path F:/modelsim64_10.1c/win64 -simset sim_decrypt
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.sim/sim_decrypt/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_decrypt'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.sim/sim_decrypt/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'decrypt_top_tb' in fileset 'sim_decrypt'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_decrypt'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.sim/sim_decrypt/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {decrypt_top_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module S1S2_gen
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Skipping module mul_ctrl
# -- Skipping module gf2mz_top
# -- Skipping module mem_dp
# -- Compiling module decrypt_top
# -- Skipping module ctrl_top
# -- Skipping module mem_sp
# -- Skipping module gs_elim_ctrl
# -- Skipping module comb_SA
# -- Skipping module gs_elim_top
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module keccak
# -- Skipping module padder1
# -- Skipping module rconst
# -- Skipping module round
# -- Skipping module f_permutation
# -- Skipping module gf2mz_top_tb
# -- Skipping module S1S2_gen_tb
# -- Skipping module decrypt_top_tb
# 
# Top level modules:
# 	padder1
# 	gf2mz_top_tb
# 	S1S2_gen_tb
# 	decrypt_top_tb
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.sim/sim_decrypt/behav/modelsim'
Program launched (PID=6156)
launch_simulation -install_path F:/modelsim64_10.1c/win64 -simset sim_decrypt
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.sim/sim_decrypt/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_decrypt'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.sim/sim_decrypt/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'decrypt_top_tb' in fileset 'sim_decrypt'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_decrypt'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.sim/sim_decrypt/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {decrypt_top_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module S1S2_gen
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Skipping module mul_ctrl
# -- Skipping module gf2mz_top
# -- Skipping module mem_dp
# -- Compiling module decrypt_top
# -- Skipping module ctrl_top
# -- Skipping module mem_sp
# -- Skipping module gs_elim_ctrl
# -- Skipping module comb_SA
# -- Skipping module gs_elim_top
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Compiling module keccak
# -- Skipping module padder1
# -- Skipping module rconst
# -- Skipping module round
# -- Skipping module f_permutation
# -- Skipping module gf2mz_top_tb
# -- Skipping module S1S2_gen_tb
# -- Skipping module decrypt_top_tb
# 
# Top level modules:
# 	padder1
# 	gf2mz_top_tb
# 	S1S2_gen_tb
# 	decrypt_top_tb
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.sim/sim_decrypt/behav/modelsim'
Program launched (PID=12888)
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Sep 22 10:53:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1045.613 ; gain = 11.031
launch_runs impl_1 -jobs 8
[Tue Sep 22 10:59:28 2020] Launched impl_1...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1047.930 ; gain = 2.316
open_run impl_1
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2125.605 ; gain = 25.145
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2125.605 ; gain = 25.145
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  SRLC32E => SRL16E: 127 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 2236.211 ; gain = 1184.523
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2441.723 ; gain = 195.430
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.runs/synth_1

reset_run impl_1
launch_runs impl_1 -jobs 8
[Tue Sep 22 11:45:05 2020] Launched synth_1...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.runs/synth_1/runme.log
[Tue Sep 22 11:45:05 2020] Launched impl_1...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2474.824 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2509.773 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2509.773 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2509.773 ; gain = 34.949
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.runs/synth_1

reset_run impl_1
launch_runs impl_1 -jobs 8
[Tue Sep 22 13:48:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.runs/synth_1/runme.log
[Tue Sep 22 13:48:48 2020] Launched impl_1...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2544.816 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2596.949 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2596.949 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2596.949 ; gain = 51.938
create_run impl_extraTiming -parent_run synth_1 -flow {Vivado Implementation 2018} -strategy {Vivado Implementation Defaults} -report_strategy {Vivado Implementation Default Reports}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7a200tsbg484-1
current_run [get_runs impl_extraTiming]
set_property strategy Performance_ExtraTimingOpt [get_runs impl_extraTiming]
launch_runs impl_extraTiming -jobs 8
[Wed Sep 23 13:58:39 2020] Launched impl_extraTiming...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-I-Decrypt/ROLLO-I-Decrypt.runs/impl_extraTiming/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2792.781 ; gain = 3.180
open_run impl_extraTiming
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3107.719 ; gain = 25.246
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3107.719 ; gain = 25.246
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  SRLC32E => SRL16E: 127 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3174.336 ; gain = 373.957
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3277.234 ; gain = 97.188
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3349.941 ; gain = 72.457
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3349.941 ; gain = 72.457
exit
ERROR: [Common 17-190] Invalid Tcl eval of 'current_design impl_1' during processing of event '303'.
