<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M4521 BSP: DSCT_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M4521 BSP
   &#160;<span id="projectnumber">V3.00.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for M4521 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DSCT_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m4521_8h_source.html">M4521.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:adf428766a864680806bc82111dfeb37f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_c_t___t.html#adf428766a864680806bc82111dfeb37f">CTL</a></td></tr>
<tr class="separator:adf428766a864680806bc82111dfeb37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a82783cb6a039404d32c71fd1f5805a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_c_t___t.html#a1a82783cb6a039404d32c71fd1f5805a">SA</a></td></tr>
<tr class="separator:a1a82783cb6a039404d32c71fd1f5805a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f3aac0b0f2ed95cfe114ba8ba7d437"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_c_t___t.html#af9f3aac0b0f2ed95cfe114ba8ba7d437">DA</a></td></tr>
<tr class="separator:af9f3aac0b0f2ed95cfe114ba8ba7d437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8931451b8a98f814b5c6917ccfbc0934"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_c_t___t.html#a8931451b8a98f814b5c6917ccfbc0934">NEXT</a></td></tr>
<tr class="separator:a8931451b8a98f814b5c6917ccfbc0934"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup PDMA Peripheral Direct Memory Access Controller(PDMA)
Memory Mapped Structure for PDMA Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l06487">6487</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="adf428766a864680806bc82111dfeb37f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf428766a864680806bc82111dfeb37f">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DSCT_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL
</font><br><p> <font size="2">
Offset: 0x00/0x10/0x20/0x30/0x40/0x50/0x60/0x70/0x80/0x90/0xA0/0xB0  Descriptor Table Control Register of PDMA Channel 0~11
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>OPMODE</td><td><div style="word-wrap: break-word;"><b>PDMA Operation Mode Selection
</b><br>
0 = Idle state: Channel is stopped or this table is complete, when PDMA finish channel table task, OPMODE will be cleared to idle state automatically.
<br>
1 = Basic mode: The descriptor table only has one task.
<br>
When this task is finished, the PDMA_INTSTS[x] will be asserted.
<br>
2 = Scatter-Gather mode: When operating in this mode, user must give the next descriptor table address in PDMA_DSCT_NEXT register; PDMA controller will ignore this task, then load the next task to execute.
<br>
3 = Reserved.
<br>
Note: Before filling transfer task in the Descriptor Table, user must check if the descriptor table is complete.
<br>
</div></td></tr><tr><td>
[2]</td><td>TXTYPE</td><td><div style="word-wrap: break-word;"><b>Transfer Type
</b><br>
0 = Burst transfer type.
<br>
1 = Single transfer type.
<br>
</div></td></tr><tr><td>
[6:4]</td><td>BURSIZE</td><td><div style="word-wrap: break-word;"><b>Burst Size
</b><br>
This field is used for peripheral to determine the burst size or used for determine the re-arbitration size.
<br>
000 = 128 Transfers.
<br>
001 = 64 Transfers.
<br>
010 = 32 Transfers.
<br>
011 = 16 Transfers.
<br>
100 = 8 Transfers.
<br>
101 = 4 Transfers.
<br>
110 = 2 Transfers.
<br>
111 = 1 Transfers.
<br>
Note: This field is only useful in burst transfer type.
<br>
</div></td></tr><tr><td>
[7]</td><td>TBINTDIS</td><td><div style="word-wrap: break-word;"><b>Table Interrupt Disable
</b><br>
This field can be used to decide whether to enable table interrupt or not.
<br>
If the TBINTDIS bit is enabled when PDMA controller finishes transfer task, it will not generates interrupt.
<br>
0 = Table interrupt Enabled.
<br>
1 = Table interrupt Disabled.
<br>
Note: If this bit set to '1', the TEMPTYF will not be set.
<br>
</div></td></tr><tr><td>
[9:8]</td><td>SAINC</td><td><div style="word-wrap: break-word;"><b>Source Address Increment
</b><br>
This field is used to set the source address increment size.
<br>
11 = No increment (fixed address).
<br>
Others = Increment and size is depended on TXWIDTH selection.
<br>
</div></td></tr><tr><td>
[11:10]</td><td>DAINC</td><td><div style="word-wrap: break-word;"><b>Destination Address Increment
</b><br>
This field is used to set the destination address increment size.
<br>
11 = No increment (fixed address).
<br>
Others = Increment and size is depended on TXWIDTH selection.
<br>
</div></td></tr><tr><td>
[13:12]</td><td>TXWIDTH</td><td><div style="word-wrap: break-word;"><b>Transfer Width Selection
</b><br>
This field is used for transfer width.
<br>
00 = One byte (8 bit) is transferred for every operation.
<br>
01= One half-word (16 bit) is transferred for every operation.
<br>
10 = One word (32-bit) is transferred for every operation.
<br>
11 = Reserved.
<br>
Note: The PDMA transfer source address (PDMA_DSCT_SA) and PDMA transfer destination address (PDMA_DSCT_DA) should be alignment under the TXWIDTH selection
<br>
</div></td></tr><tr><td>
[29:16]</td><td>TXCNT</td><td><div style="word-wrap: break-word;"><b>Transfer Count
</b><br>
The TXCNT represents the required number of PDMA transfer, the real transfer count is (TXCNT + 1); The maximum transfer count is 16384 , every transfer may be byte, half-word or word that is dependent on TXWIDTH field.
<br>
Note: When PDMA finish each transfer data, this field will be decrease immediately.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l06666">6666</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="af9f3aac0b0f2ed95cfe114ba8ba7d437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9f3aac0b0f2ed95cfe114ba8ba7d437">&#9670;&nbsp;</a></span>DA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DSCT_T::DA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DA
</font><br><p> <font size="2">
Offset: 0x08/0x18/0x28/0x38/0x48/0x58/0x68/0x78/0x88/0x98/0xA8/0xB8  Destination Address Register of PDMA Channel 0~11
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DA</td><td><div style="word-wrap: break-word;"><b>PDMA Transfer Destination Address Register
</b><br>
This field indicates a 32-bit destination address of PDMA controller.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l06668">6668</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a8931451b8a98f814b5c6917ccfbc0934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8931451b8a98f814b5c6917ccfbc0934">&#9670;&nbsp;</a></span>NEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DSCT_T::NEXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">NEXT
</font><br><p> <font size="2">
Offset: 0x0C/0x1C/0x2C/0x3C/0x4C/0x5C/0x6C/0x7C/0x8C/0x9C/0xAC/0xBC  First Scatter-Gather Descriptor Table Offset Address of PDMA Channel 0~11
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:2]</td><td>NEXT</td><td><div style="word-wrap: break-word;"><b>PDMA Next Descriptor Table Offset Address Register
</b><br>
This field indicates the offset of next descriptor table address in system memory.
<br>
The system memory based address is 0x2000_0000 (PDMA_SCATBA), if the next descriptor table is 0x2000_0100, then this field must fill in 0x0100.
<br>
Note1: The next descriptor table address must be word boundary.
<br>
Note2: Before filled transfer task in the descriptor table, user must check if the descriptor table is complete.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l06669">6669</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a1a82783cb6a039404d32c71fd1f5805a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a82783cb6a039404d32c71fd1f5805a">&#9670;&nbsp;</a></span>SA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DSCT_T::SA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SA
</font><br><p> <font size="2">
Offset: 0x04/0x14/0x24/0x34/0x44/0x54/0x64/0x74/0x84/0x94/0xA4/0xB4  Source Address Register of PDMA Channel 0~11
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SA</td><td><div style="word-wrap: break-word;"><b>PDMA Transfer Source Address Register
</b><br>
This field indicates a 32-bit source address of PDMA controller.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l06667">6667</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/M4521/Include/<a class="el" href="_m4521_8h_source.html">M4521.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Nov 6 2019 09:14:01 for M4521 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
