//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30672275
// Cuda compilation tools, release 11.5, V11.5.119
// Based on NVVM 7.0.1
//

.version 7.5
.target sm_75
.address_size 64

	// .globl	init_program
.extern .func  (.param .b32 func_retval0) _odd
(
	.param .b64 _odd_param_0,
	.param .b64 _odd_param_1,
	.param .b64 _odd_param_2
)
;
.extern .func  (.param .b32 func_retval0) _even
(
	.param .b64 _even_param_0,
	.param .b64 _even_param_1,
	.param .b64 _even_param_2
)
;
.extern .func  (.param .b32 func_retval0) _initialize
(
	.param .b64 _initialize_param_0,
	.param .b64 _initialize_param_1
)
;
.extern .func  (.param .b32 func_retval0) _make_work
(
	.param .b64 _make_work_param_0,
	.param .b64 _make_work_param_1
)
;
.extern .func  (.param .b32 func_retval0) _finalize
(
	.param .b64 _finalize_param_0,
	.param .b64 _finalize_param_1
)
;
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.weak .shared .align 8 .b8 _ZZ15_inner_dev_initI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEE8_grp_ctx[10440];
.weak .shared .align 8 .u64 _ZZ15_inner_dev_initI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEE5group;
.weak .shared .align 4 .b8 _ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result[4];
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count;
.weak .shared .align 4 .b8 _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links[32];
.weak .shared .align 1 .u8 _ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result;
.weak .shared .align 8 .b8 _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx[10440];
.weak .shared .align 8 .u64 _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE5group;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E10left_start;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E10left_start;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right;
.global .align 1 .b8 $str[8] = {66, 65, 68, 32, 65, 33, 10, 0};
.global .align 1 .b8 $str$1[8] = {66, 65, 68, 32, 66, 33, 10, 0};
.global .align 1 .b8 $str$2[8] = {66, 65, 68, 32, 67, 33, 10, 0};

.visible .func  (.param .b32 func_retval0) init_program(
	.param .b64 init_program_param_0,
	.param .b64 init_program_param_1,
	.param .b64 init_program_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<40>;


	ld.param.u64 	%rd1, [init_program_param_1];
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r21, %r8, %r9, %r10;
	mov.u32 	%r11, %nctaid.x;
	mul.lo.s32 	%r2, %r11, %r9;
	setp.ne.s32 	%p1, %r21, 0;
	@%p1 bra 	$L__BB0_2;

	ld.u64 	%rd4, [%rd1+32];
	mov.u32 	%r12, 0;
	st.u32 	[%rd4+4], %r12;
	ld.u64 	%rd5, [%rd1+32];
	st.u32 	[%rd5+8], %r12;
	ld.u64 	%rd6, [%rd1+32];
	st.u32 	[%rd6], %r12;

$L__BB0_2:
	setp.gt.u32 	%p2, %r21, 8192;
	@%p2 bra 	$L__BB0_10;

	mov.u64 	%rd22, 0;
	mov.u64 	%rd26, $str;
	cvta.global.u64 	%rd27, %rd26;
	mov.u64 	%rd12, -1;
	mov.u32 	%r20, %r21;

$L__BB0_4:
	mul.wide.u32 	%rd7, %r20, 67100673;
	shr.u64 	%rd3, %rd7, 39;
	cvt.u32.u64 	%r13, %rd3;
	mul.lo.s32 	%r14, %r13, 8193;
	sub.s32 	%r4, %r20, %r14;
	setp.eq.s32 	%p3, %r4, 8192;
	ld.u64 	%rd2, [%rd1+32];
	@%p3 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_5;

$L__BB0_7:
	mul.lo.s64 	%rd20, %rd3, 65544;
	add.s64 	%rd21, %rd2, %rd20;
	st.u64 	[%rd21+16], %rd22;
	ld.u64 	%rd23, [%rd1+32];
	add.s64 	%rd24, %rd23, %rd20;
	ld.u64 	%rd25, [%rd24+16];
	setp.eq.s64 	%p5, %rd25, 0;
	@%p5 bra 	$L__BB0_9;

	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd27;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd22;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r16, [retval0+0];
	} // callseq 1
	bra.uni 	$L__BB0_9;

$L__BB0_5:
	mul.lo.s64 	%rd8, %rd3, 65544;
	add.s64 	%rd9, %rd2, %rd8;
	mul.wide.u32 	%rd10, %r4, 8;
	add.s64 	%rd11, %rd9, %rd10;
	st.u64 	[%rd11+24], %rd12;
	ld.u64 	%rd13, [%rd1+32];
	add.s64 	%rd14, %rd13, %rd8;
	add.s64 	%rd15, %rd14, %rd10;
	ld.u64 	%rd16, [%rd15+24];
	setp.eq.s64 	%p4, %rd16, -1;
	@%p4 bra 	$L__BB0_9;

	mov.u64 	%rd17, $str$1;
	cvta.global.u64 	%rd18, %rd17;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd18;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd22;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r15, [retval0+0];
	} // callseq 0

$L__BB0_9:
	add.s32 	%r20, %r20, %r2;
	setp.lt.u32 	%p6, %r20, 8193;
	@%p6 bra 	$L__BB0_4;

$L__BB0_10:
	@%p1 bra 	$L__BB0_12;

	ld.u64 	%rd29, [%rd1];
	mov.u32 	%r17, 0;
	st.u32 	[%rd29], %r17;

$L__BB0_12:
	setp.gt.u32 	%p8, %r21, 8191;
	@%p8 bra 	$L__BB0_17;

	mov.u64 	%rd33, -1;
	mov.u64 	%rd37, $str$2;
	cvta.global.u64 	%rd38, %rd37;
	mov.u64 	%rd39, 0;

$L__BB0_14:
	ld.u64 	%rd30, [%rd1+24];
	mul.wide.u32 	%rd31, %r21, 8;
	add.s64 	%rd32, %rd30, %rd31;
	st.u64 	[%rd32], %rd33;
	ld.u64 	%rd34, [%rd1+24];
	add.s64 	%rd35, %rd34, %rd31;
	ld.u64 	%rd36, [%rd35];
	setp.eq.s64 	%p9, %rd36, -1;
	@%p9 bra 	$L__BB0_16;

	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd38;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd39;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r18, [retval0+0];
	} // callseq 2

$L__BB0_16:
	add.s32 	%r21, %r21, %r2;
	setp.lt.u32 	%p10, %r21, 8192;
	@%p10 bra 	$L__BB0_14;

$L__BB0_17:
	mov.u32 	%r19, 0;
	st.param.b32 	[func_retval0+0], %r19;
	ret;

}
	// .globl	exec_program
.visible .func  (.param .b32 func_retval0) exec_program(
	.param .b64 exec_program_param_0,
	.param .b64 exec_program_param_1,
	.param .b64 exec_program_param_2,
	.param .b64 exec_program_param_3
)
{
	.local .align 8 .b8 	__local_depot1[112];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<708>;
	.reg .b16 	%rs<305>;
	.reg .b32 	%r<1836>;
	.reg .b64 	%rd<1745>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd593, [exec_program_param_1];
	ld.param.u64 	%rd594, [exec_program_param_2];
	add.u64 	%rd595, %SP, 76;
	add.u64 	%rd1, %SPL, 76;
	add.u64 	%rd596, %SP, 96;
	add.u64 	%rd597, %SPL, 96;
	st.local.u64 	[%rd597], %rd594;
	ld.param.u32 	%r1, [exec_program_param_3];
	// begin inline asm
	activemask.b32 %r558;
	// end inline asm
	bar.warp.sync 	%r558;
	// begin inline asm
	activemask.b32 %r559;
	// end inline asm
	brev.b32 	%r560, %r559;
	bfind.shiftamt.u32 	%r561, %r560;
	mov.u32 	%r3, %tid.x;
	setp.ne.s32 	%p16, %r561, %r3;
	@%p16 bra 	$L__BB1_2;

	mov.u64 	%rd598, 0;
	st.shared.u64 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx], %rd598;
	mov.u16 	%rs70, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs70;
	st.shared.u64 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10432], %rd598;
	mov.u32 	%r562, 8;
	mov.u16 	%rs71, 2048;
	mov.u16 	%rs72, 8;
	mov.u16 	%rs73, 1;
	st.shared.v4.u16 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8], {%rs73, %rs73, %rs72, %rs71};
	mov.u32 	%r563, 1;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+1304], %r563;
	mov.u32 	%r564, 2;
	mov.u32 	%r565, 0;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+1312], {%r565, %r564};
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+2600], %r564;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+2608], {%r565, %r564};
	mov.u32 	%r566, 3;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+3896], %r566;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+3904], {%r565, %r564};
	mov.u32 	%r567, 4;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+5192], %r567;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+5200], {%r565, %r564};
	mov.u32 	%r568, 5;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+6488], %r568;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+6496], {%r565, %r564};
	mov.u32 	%r569, 6;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+7784], %r569;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+7792], {%r565, %r564};
	mov.u32 	%r570, 7;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9080], %r570;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9088], {%r565, %r564};
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10376], %r562;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10384], {%r565, %r564};
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16], {%rs72, %rs72};
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r565;

$L__BB1_2:
	bar.warp.sync 	%r558;
	mov.u32 	%r571, %ntid.x;
	mov.u32 	%r572, %ctaid.x;
	mad.lo.s32 	%r573, %r572, %r571, %r3;
	st.local.u32 	[%rd1], %r573;
	st.local.u32 	[%rd1+4], %r573;
	mov.u32 	%r1629, 0;
	st.local.u32 	[%rd1+8], %r1629;
	mov.u32 	%r575, -1;
	st.local.u32 	[%rd1+12], %r575;
	st.local.u32 	[%rd1+16], %r575;
	add.u64 	%rd599, %SP, 0;
	add.u64 	%rd600, %SPL, 0;
	st.local.u64 	[%rd600], %rd593;
	mov.u32 	%r576, _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx;
	{ .reg .b64 %tmp;
	  cvt.u64.u32 	%tmp, %r576;
	  cvta.shared.u64 	%rd601, %tmp; }
	st.local.u64 	[%rd600+8], %rd601;
	st.local.u64 	[%rd600+16], %rd595;
	st.local.u64 	[%rd600+24], %rd596;
	mov.u32 	%r577, _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE5group;
	{ .reg .b64 %tmp;
	  cvt.u64.u32 	%tmp, %r577;
	  cvta.shared.u64 	%rd604, %tmp; }
	st.local.u64 	[%rd600+32], %rd604;
	add.u64 	%rd605, %SP, 104;
	st.local.u64 	[%rd600+40], %rd605;
	add.u64 	%rd606, %SP, 48;
	add.u64 	%rd607, %SPL, 48;
	st.local.u32 	[%rd607], %r1629;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd606;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd599;
	.param .b32 retval0;
	call.uni (retval0), 
	_initialize, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r578, [retval0+0];
	} // callseq 3
	setp.eq.s32 	%p17, %r1, 0;
	@%p17 bra 	$L__BB1_720;

	shl.b32 	%r581, %r575, %r3;
	not.b32 	%r4, %r581;
	add.u64 	%rd610, %SP, 72;
	add.u64 	%rd6, %SPL, 72;
	mov.pred 	%p163, -1;
	bra.uni 	$L__BB1_4;

$L__BB1_512:
	ld.shared.u8 	%rs195, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.ne.s16 	%p413, %rs195, 0;
	@%p413 bra 	$L__BB1_514;

	ld.u64 	%rd1098, [%rd593+32];
	add.s64 	%rd1099, %rd1098, 8;
	atom.add.u32 	%r1071, [%rd1099], 1;
	mov.u16 	%rs196, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs196;

$L__BB1_514:
	neg.s32 	%r319, %r1752;
	ld.shared.u32 	%rd348, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx];
	setp.gt.s32 	%p414, %r319, -1;
	ld.u64 	%rd349, [%rd593+32];
	mul.lo.s64 	%rd1100, %rd348, 65544;
	add.s64 	%rd1101, %rd349, %rd1100;
	add.s64 	%rd350, %rd1101, 16;
	@%p414 bra 	$L__BB1_516;
	bra.uni 	$L__BB1_515;

$L__BB1_516:
	cvt.s64.s32 	%rd1105, %r319;
	atom.add.u64 	%rd1106, [%rd350], %rd1105;
	cvt.u32.u64 	%r1750, %rd1106;
	sub.s32 	%r1751, %r1750, %r1752;
	bra.uni 	$L__BB1_517;

$L__BB1_515:
	cvt.s64.s32 	%rd1102, %r1752;
	neg.s64 	%rd1103, %rd1102;
	atom.add.u64 	%rd1104, [%rd350], %rd1103;
	cvt.u32.u64 	%r1750, %rd1104;
	add.s32 	%r1751, %r1752, %r1750;

$L__BB1_517:
	ld.shared.u32 	%r1072, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	sub.s32 	%r1073, %r1072, %r1752;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r1073;
	setp.ne.s32 	%p415, %r1751, 0;
	setp.eq.s32 	%p416, %r1750, 0;
	and.pred  	%p417, %p416, %p415;
	@%p417 bra 	$L__BB1_520;
	bra.uni 	$L__BB1_518;

$L__BB1_520:
	ld.u64 	%rd1109, [%rd593+32];
	add.s64 	%rd1110, %rd1109, 8;
	atom.add.u32 	%r1075, [%rd1110], 65536;
	bra.uni 	$L__BB1_521;

$L__BB1_518:
	or.pred  	%p420, %p416, %p415;
	@%p420 bra 	$L__BB1_521;

	ld.u64 	%rd1107, [%rd593+32];
	add.s64 	%rd1108, %rd1107, 8;
	atom.add.u32 	%r1074, [%rd1108], -65536;

$L__BB1_521:
	setp.eq.s64 	%p421, %rd1660, -1;
	@%p421 bra 	$L__BB1_531;

	membar.gl;
	mul.wide.u32 	%rd1113, %r1743, 8;
	add.s64 	%rd1114, %rd1101, %rd1113;
	add.s64 	%rd351, %rd1114, 24;
	atom.exch.b64 	%rd1661, [%rd351], %rd1660;
	setp.eq.s64 	%p422, %rd1661, -1;
	@%p422 bra 	$L__BB1_531;

$L__BB1_524:
	cvt.u32.u64 	%r1076, %rd1661;
	setp.eq.s32 	%p423, %r1076, -1;
	setp.gt.u64 	%p424, %rd1661, -4294967297;
	or.pred  	%p425, %p424, %p423;
	@%p425 bra 	$L__BB1_528;

	atom.exch.b64 	%rd354, [%rd351], -1;
	setp.eq.s64 	%p426, %rd354, -1;
	@%p426 bra 	$L__BB1_527;

	shr.u64 	%rd1115, %rd1661, 32;
	and.b64  	%rd1116, %rd354, 4294967295;
	ld.u64 	%rd1117, [%rd593+16];
	mul.lo.s64 	%rd1118, %rd1116, 1296;
	add.s64 	%rd1119, %rd1117, %rd1118;
	st.u32 	[%rd1119+1280], %rd1115;
	and.b64  	%rd1120, %rd1661, 4294967295;
	and.b64  	%rd1121, %rd354, -4294967296;
	or.b64  	%rd1661, %rd1121, %rd1120;

$L__BB1_527:
	membar.gl;
	atom.exch.b64 	%rd1661, [%rd351], %rd1661;
	setp.eq.s64 	%p427, %rd1661, -1;
	@%p427 bra 	$L__BB1_531;
	bra.uni 	$L__BB1_524;

$L__BB1_528:
	atom.exch.b64 	%rd1122, [%rd351], %rd1661;
	bra.uni 	$L__BB1_531;

$L__BB1_4:
	// begin inline asm
	activemask.b32 %r582;
	// end inline asm
	brev.b32 	%r583, %r582;
	bfind.shiftamt.u32 	%r584, %r583;
	setp.ne.s32 	%p18, %r584, %r3;
	ld.shared.u8 	%rs1, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12];
	setp.eq.s16 	%p19, %rs1, 8;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB1_6;

	ld.shared.u8 	%r585, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r587, %rs1;
	mad.lo.s32 	%r588, %r587, 1296, %r576;
	st.shared.u32 	[%r588+1304], %r585;
	mov.u16 	%rs74, 8;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], {%rs74, %rs1};

$L__BB1_6:
	bar.warp.sync 	-1;
	ld.shared.u8 	%rs75, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p21, %rs75, 6;
	@%p21 bra 	$L__BB1_141;

	ld.shared.u8 	%rs76, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u16 	%p22, %rs76, 1;
	@%p22 bra 	$L__BB1_56;

	// begin inline asm
	activemask.b32 %r589;
	// end inline asm
	bar.warp.sync 	%r589;
	// begin inline asm
	activemask.b32 %r590;
	// end inline asm
	brev.b32 	%r591, %r590;
	bfind.shiftamt.u32 	%r592, %r591;
	setp.ne.s32 	%p23, %r592, %r3;
	@%p23 bra 	$L__BB1_55;

	ld.shared.u8 	%rd12, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u64 	%p24, %rd12, 2;
	mov.u64 	%rd617, 2;
	sub.s64 	%rd618, %rd617, %rd12;
	and.b64  	%rd619, %rd618, 4294967295;
	selp.b64 	%rd13, 0, %rd619, %p24;
	mov.u64 	%rd1553, 0;
	setp.eq.s64 	%p25, %rd13, 0;
	@%p25 bra 	$L__BB1_22;

	ld.u64 	%rd14, [%rd593];
	ld.u32 	%rd621, [%rd14];
	ld.u64 	%rd622, [%rd593+8];
	setp.le.u64 	%p26, %rd622, %rd621;
	@%p26 bra 	$L__BB1_22;

	cvt.u32.u64 	%r1630, %rd13;
	atom.add.u32 	%r593, [%rd14], %r1630;
	cvt.u64.u32 	%rd15, %r593;
	ld.u64 	%rd16, [%rd593+8];
	sub.s64 	%rd623, %rd16, %rd13;
	setp.ge.u64 	%p27, %rd623, %rd15;
	@%p27 bra 	$L__BB1_14;

	setp.le.u64 	%p28, %rd16, %rd15;
	mov.u32 	%r1630, 0;
	@%p28 bra 	$L__BB1_14;

	cvt.u32.u64 	%r595, %rd15;
	cvt.u32.u64 	%r596, %rd16;
	sub.s32 	%r1630, %r596, %r595;

$L__BB1_14:
	mov.u64 	%rd1553, 0;
	setp.eq.s32 	%p29, %r1630, 0;
	@%p29 bra 	$L__BB1_22;

	add.s32 	%r598, %r1630, -1;
	and.b32  	%r10, %r1630, 3;
	setp.lt.u32 	%p30, %r598, 3;
	mov.u64 	%rd1551, 0;
	mov.u32 	%r1633, 0;
	@%p30 bra 	$L__BB1_18;

	sub.s32 	%r1632, %r1630, %r10;

$L__BB1_17:
	cvt.u32.u64 	%r600, %rd15;
	add.s32 	%r601, %r1633, %r600;
	add.s64 	%rd628, %rd1551, %rd12;
	cvt.u32.u64 	%r602, %rd628;
	shl.b32 	%r603, %r602, 2;
	add.s32 	%r605, %r576, %r603;
	st.shared.u32 	[%r605+10392], %r601;
	add.s32 	%r606, %r601, 1;
	st.shared.u32 	[%r605+10396], %r606;
	add.s32 	%r607, %r601, 2;
	st.shared.u32 	[%r605+10400], %r607;
	add.s32 	%r608, %r601, 3;
	st.shared.u32 	[%r605+10404], %r608;
	add.s64 	%rd1551, %rd1551, 4;
	add.s32 	%r1633, %r1633, 4;
	add.s32 	%r1632, %r1632, -4;
	setp.ne.s32 	%p31, %r1632, 0;
	@%p31 bra 	$L__BB1_17;

$L__BB1_18:
	setp.eq.s32 	%p32, %r10, 0;
	mov.u64 	%rd1553, %rd1551;
	@%p32 bra 	$L__BB1_22;

	cvt.u32.u64 	%r609, %rd15;
	add.s32 	%r17, %r1633, %r609;
	add.s64 	%rd629, %rd1551, %rd12;
	cvt.u32.u64 	%r610, %rd629;
	shl.b32 	%r611, %r610, 2;
	add.s32 	%r613, %r576, %r611;
	st.shared.u32 	[%r613+10392], %r17;
	add.s64 	%rd1553, %rd1551, 1;
	setp.eq.s32 	%p33, %r10, 1;
	@%p33 bra 	$L__BB1_22;

	and.b32  	%r1601, %r1630, 3;
	add.s64 	%rd1523, %rd1551, %rd12;
	cvt.u32.u64 	%r1600, %rd1523;
	shl.b32 	%r1599, %r1600, 2;
	add.s32 	%r1598, %r576, %r1599;
	add.s32 	%r614, %r17, 1;
	add.s32 	%r1449, %r1598, 10392;
	st.shared.u32 	[%r1449+4], %r614;
	add.s64 	%rd1553, %rd1551, 2;
	setp.eq.s32 	%p34, %r1601, 2;
	@%p34 bra 	$L__BB1_22;

	add.s64 	%rd1524, %rd1551, %rd12;
	cvt.u32.u64 	%r1604, %rd1524;
	shl.b32 	%r1603, %r1604, 2;
	add.s32 	%r1602, %r576, %r1603;
	add.s32 	%r615, %r17, 2;
	add.s32 	%r1450, %r1602, 10392;
	st.shared.u32 	[%r1450+8], %r615;
	add.s64 	%rd1553, %rd1551, 3;

$L__BB1_22:
	setp.ge.u64 	%p35, %rd1553, %rd13;
	@%p35 bra 	$L__BB1_54;

	mov.u32 	%r1634, 0;

$L__BB1_24:
	mov.u32 	%r19, %r1634;
	ld.local.u32 	%r617, [%rd1+4];
	mad.lo.s32 	%r618, %r617, 69069, 1;
	st.local.u32 	[%rd1+4], %r618;
	and.b32  	%r20, %r618, 8191;
	ld.u64 	%rd27, [%rd593+24];
	membar.gl;
	mov.u32 	%r1637, %r20;

$L__BB1_25:
	mul.wide.u32 	%rd630, %r1637, 8;
	add.s64 	%rd28, %rd27, %rd630;
	ld.u64 	%rd631, [%rd28];
	setp.eq.s64 	%p36, %rd631, -1;
	@%p36 bra 	$L__BB1_28;

	atom.exch.b64 	%rd1558, [%rd28], -1;
	setp.eq.s64 	%p37, %rd1558, -1;
	@%p37 bra 	$L__BB1_28;
	bra.uni 	$L__BB1_27;

$L__BB1_28:
	add.s32 	%r1637, %r1637, 1;
	setp.lt.u32 	%p38, %r1637, 8192;
	@%p38 bra 	$L__BB1_25;

	setp.eq.s32 	%p39, %r20, 0;
	mov.u64 	%rd1558, -1;
	mov.u32 	%r1637, -1;
	@%p39 bra 	$L__BB1_35;

	mov.u32 	%r1636, 0;

$L__BB1_31:
	mul.wide.u32 	%rd633, %r1636, 8;
	add.s64 	%rd31, %rd27, %rd633;
	ld.u64 	%rd634, [%rd31];
	setp.eq.s64 	%p40, %rd634, -1;
	@%p40 bra 	$L__BB1_34;

	atom.exch.b64 	%rd1558, [%rd31], -1;
	setp.eq.s64 	%p41, %rd1558, -1;
	@%p41 bra 	$L__BB1_34;
	bra.uni 	$L__BB1_33;

$L__BB1_34:
	mov.u64 	%rd1558, -1;
	mov.u32 	%r1637, -1;
	add.s32 	%r1636, %r1636, 1;
	setp.lt.u32 	%p42, %r1636, %r20;
	@%p42 bra 	$L__BB1_31;
	bra.uni 	$L__BB1_35;

$L__BB1_27:
	membar.gl;
	bra.uni 	$L__BB1_35;

$L__BB1_33:
	membar.gl;
	mov.u32 	%r1637, %r1636;

$L__BB1_35:
	cvt.s64.s32 	%rd636, %rd1553;
	setp.le.u64 	%p43, %rd13, %rd636;
	@%p43 bra 	$L__BB1_45;

	cvt.u32.u64 	%r1638, %rd1553;
	mov.u64 	%rd1557, %rd1558;

$L__BB1_37:
	setp.eq.s64 	%p44, %rd1557, -1;
	mov.u64 	%rd1558, -1;
	mov.u32 	%r1639, -1;
	@%p44 bra 	$L__BB1_43;

	shr.u64 	%rd638, %rd1557, 32;
	ld.u64 	%rd639, [%rd593+16];
	mul.lo.s64 	%rd640, %rd638, 1296;
	add.s64 	%rd641, %rd639, %rd640;
	ld.u32 	%r623, [%rd641+1280];
	cvt.u64.u32 	%rd642, %r623;
	shl.b64 	%rd38, %rd642, 32;
	setp.eq.s32 	%p45, %r623, -1;
	@%p45 bra 	$L__BB1_41;

	shr.u64 	%rd1526, %rd1557, 32;
	cvt.u32.u64 	%r1639, %rd1526;
	cvt.u32.u64 	%r624, %rd1557;
	setp.ne.s32 	%p46, %r624, %r1639;
	and.b64  	%rd643, %rd1557, 4294967295;
	or.b64  	%rd1558, %rd38, %rd643;
	@%p46 bra 	$L__BB1_43;

	shr.u64 	%rd1527, %rd1557, 32;
	cvt.u32.u64 	%r1639, %rd1527;
	mov.u64 	%rd1558, -1;
	bra.uni 	$L__BB1_43;

$L__BB1_41:
	shr.u64 	%rd1528, %rd1557, 32;
	cvt.u32.u64 	%r1639, %rd1528;
	or.b64  	%rd1558, %rd38, 4294967295;

$L__BB1_43:
	setp.eq.s32 	%p47, %r1639, -1;
	@%p47 bra 	$L__BB1_45;

	add.s64 	%rd645, %rd1553, %rd12;
	cvt.u32.u64 	%r625, %rd645;
	shl.b32 	%r626, %r625, 2;
	add.s32 	%r628, %r576, %r626;
	st.shared.u32 	[%r628+10392], %r1639;
	add.s64 	%rd1553, %rd1553, 1;
	add.s32 	%r1638, %r1638, 1;
	cvt.s64.s32 	%rd646, %r1638;
	setp.gt.u64 	%p48, %rd13, %rd646;
	mov.u64 	%rd1557, %rd1558;
	@%p48 bra 	$L__BB1_37;

$L__BB1_45:
	setp.eq.s64 	%p49, %rd1558, -1;
	@%p49 bra 	$L__BB1_53;

	ld.u64 	%rd647, [%rd593+24];
	membar.gl;
	mul.wide.u32 	%rd648, %r1637, 8;
	add.s64 	%rd46, %rd647, %rd648;
	atom.exch.b64 	%rd1562, [%rd46], %rd1558;
	setp.eq.s64 	%p50, %rd1562, -1;
	@%p50 bra 	$L__BB1_53;

$L__BB1_48:
	cvt.u32.u64 	%r629, %rd1562;
	setp.eq.s32 	%p51, %r629, -1;
	setp.gt.u64 	%p52, %rd1562, -4294967297;
	or.pred  	%p53, %p52, %p51;
	@%p53 bra 	$L__BB1_52;

	atom.exch.b64 	%rd49, [%rd46], -1;
	setp.eq.s64 	%p54, %rd49, -1;
	@%p54 bra 	$L__BB1_51;

	shr.u64 	%rd649, %rd1562, 32;
	and.b64  	%rd650, %rd49, 4294967295;
	ld.u64 	%rd651, [%rd593+16];
	mul.lo.s64 	%rd652, %rd650, 1296;
	add.s64 	%rd653, %rd651, %rd652;
	st.u32 	[%rd653+1280], %rd649;
	and.b64  	%rd654, %rd1562, 4294967295;
	and.b64  	%rd655, %rd49, -4294967296;
	or.b64  	%rd1562, %rd655, %rd654;

$L__BB1_51:
	membar.gl;
	atom.exch.b64 	%rd1562, [%rd46], %rd1562;
	setp.eq.s64 	%p55, %rd1562, -1;
	@%p55 bra 	$L__BB1_53;
	bra.uni 	$L__BB1_48;

$L__BB1_52:
	atom.exch.b64 	%rd656, [%rd46], %rd1562;

$L__BB1_53:
	add.s32 	%r1634, %r19, 1;
	setp.lt.u64 	%p56, %rd1553, %rd13;
	setp.lt.u32 	%p57, %r19, 31;
	and.pred  	%p58, %p56, %p57;
	@%p58 bra 	$L__BB1_24;

$L__BB1_54:
	cvt.u16.u64 	%rs77, %rd1553;
	ld.shared.u8 	%rs78, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs79, %rs78, %rs77;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs79;

$L__BB1_55:
	bar.warp.sync 	%r589;

$L__BB1_56:
	// begin inline asm
	activemask.b32 %r630;
	// end inline asm
	bar.warp.sync 	%r630;
	// begin inline asm
	activemask.b32 %r631;
	// end inline asm
	brev.b32 	%r632, %r631;
	bfind.shiftamt.u32 	%r633, %r632;
	setp.ne.s32 	%p59, %r633, %r3;
	ld.shared.u8 	%rs2, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p60, %rs2, 6;
	or.pred  	%p61, %p59, %p60;
	@%p61 bra 	$L__BB1_140;

	cvt.u32.u16 	%r636, %rs2;
	add.s32 	%r37, %r636, -5;
	// begin inline asm
	activemask.b32 %r634;
	// end inline asm
	bar.warp.sync 	%r634;
	// begin inline asm
	activemask.b32 %r635;
	// end inline asm
	brev.b32 	%r637, %r635;
	bfind.shiftamt.u32 	%r638, %r637;
	setp.ne.s32 	%p62, %r638, %r3;
	@%p62 bra 	$L__BB1_104;

	ld.shared.u8 	%rs80, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u64.u16 	%rd658, %rs80;
	and.b64  	%rd54, %rd658, 255;
	cvt.u32.u16 	%r639, %rs80;
	and.b32  	%r640, %r639, 255;
	setp.lt.u32 	%p63, %r37, %r640;
	mov.u64 	%rd659, 8;
	sub.s64 	%rd660, %rd659, %rd54;
	sub.s32 	%r641, %r37, %r640;
	cvt.u64.u32 	%rd661, %r641;
	setp.gt.u32 	%p64, %r37, 7;
	selp.b64 	%rd662, %rd660, %rd661, %p64;
	selp.b64 	%rd55, 0, %rd662, %p63;
	mov.u64 	%rd1568, 0;
	setp.eq.s64 	%p65, %rd55, 0;
	@%p65 bra 	$L__BB1_71;

	ld.u64 	%rd56, [%rd593];
	ld.u32 	%rd664, [%rd56];
	ld.u64 	%rd665, [%rd593+8];
	setp.le.u64 	%p66, %rd665, %rd664;
	@%p66 bra 	$L__BB1_71;

	cvt.u32.u64 	%r1641, %rd55;
	atom.add.u32 	%r642, [%rd56], %r1641;
	cvt.u64.u32 	%rd57, %r642;
	ld.u64 	%rd58, [%rd593+8];
	sub.s64 	%rd666, %rd58, %rd55;
	setp.ge.u64 	%p67, %rd666, %rd57;
	@%p67 bra 	$L__BB1_63;

	setp.le.u64 	%p68, %rd58, %rd57;
	mov.u32 	%r1641, 0;
	@%p68 bra 	$L__BB1_63;

	cvt.u32.u64 	%r644, %rd57;
	cvt.u32.u64 	%r645, %rd58;
	sub.s32 	%r1641, %r645, %r644;

$L__BB1_63:
	mov.u64 	%rd1568, 0;
	setp.eq.s32 	%p69, %r1641, 0;
	@%p69 bra 	$L__BB1_71;

	add.s32 	%r647, %r1641, -1;
	and.b32  	%r42, %r1641, 3;
	setp.lt.u32 	%p70, %r647, 3;
	mov.u64 	%rd1566, 0;
	mov.u32 	%r1644, 0;
	@%p70 bra 	$L__BB1_67;

	sub.s32 	%r1643, %r1641, %r42;

$L__BB1_66:
	cvt.u32.u64 	%r649, %rd57;
	add.s32 	%r650, %r1644, %r649;
	add.s64 	%rd671, %rd1566, %rd54;
	cvt.u32.u64 	%r651, %rd671;
	shl.b32 	%r652, %r651, 2;
	add.s32 	%r654, %r576, %r652;
	st.shared.u32 	[%r654+10392], %r650;
	add.s32 	%r655, %r650, 1;
	st.shared.u32 	[%r654+10396], %r655;
	add.s32 	%r656, %r650, 2;
	st.shared.u32 	[%r654+10400], %r656;
	add.s32 	%r657, %r650, 3;
	st.shared.u32 	[%r654+10404], %r657;
	add.s64 	%rd1566, %rd1566, 4;
	add.s32 	%r1644, %r1644, 4;
	add.s32 	%r1643, %r1643, -4;
	setp.ne.s32 	%p71, %r1643, 0;
	@%p71 bra 	$L__BB1_66;

$L__BB1_67:
	setp.eq.s32 	%p72, %r42, 0;
	mov.u64 	%rd1568, %rd1566;
	@%p72 bra 	$L__BB1_71;

	cvt.u32.u64 	%r658, %rd57;
	add.s32 	%r49, %r1644, %r658;
	add.s64 	%rd672, %rd1566, %rd54;
	cvt.u32.u64 	%r659, %rd672;
	shl.b32 	%r660, %r659, 2;
	add.s32 	%r662, %r576, %r660;
	st.shared.u32 	[%r662+10392], %r49;
	add.s64 	%rd1568, %rd1566, 1;
	setp.eq.s32 	%p73, %r42, 1;
	@%p73 bra 	$L__BB1_71;

	add.s32 	%r663, %r49, 1;
	add.s32 	%r1451, %r662, 10392;
	st.shared.u32 	[%r1451+4], %r663;
	add.s64 	%rd1568, %rd1566, 2;
	setp.eq.s32 	%p74, %r42, 2;
	@%p74 bra 	$L__BB1_71;

	add.s32 	%r664, %r49, 2;
	add.s32 	%r1452, %r662, 10392;
	st.shared.u32 	[%r1452+8], %r664;
	add.s64 	%rd1568, %rd1566, 3;

$L__BB1_71:
	setp.ge.u64 	%p75, %rd1568, %rd55;
	@%p75 bra 	$L__BB1_103;

	mov.u32 	%r1645, 0;

$L__BB1_73:
	mov.u32 	%r51, %r1645;
	ld.local.u32 	%r666, [%rd1+4];
	mad.lo.s32 	%r667, %r666, 69069, 1;
	st.local.u32 	[%rd1+4], %r667;
	and.b32  	%r52, %r667, 8191;
	ld.u64 	%rd69, [%rd593+24];
	membar.gl;
	mov.u32 	%r1648, %r52;

$L__BB1_74:
	mul.wide.u32 	%rd673, %r1648, 8;
	add.s64 	%rd70, %rd69, %rd673;
	ld.u64 	%rd674, [%rd70];
	setp.eq.s64 	%p76, %rd674, -1;
	@%p76 bra 	$L__BB1_77;

	atom.exch.b64 	%rd1573, [%rd70], -1;
	setp.eq.s64 	%p77, %rd1573, -1;
	@%p77 bra 	$L__BB1_77;
	bra.uni 	$L__BB1_76;

$L__BB1_77:
	add.s32 	%r1648, %r1648, 1;
	setp.lt.u32 	%p78, %r1648, 8192;
	@%p78 bra 	$L__BB1_74;

	setp.eq.s32 	%p79, %r52, 0;
	mov.u64 	%rd1573, -1;
	mov.u32 	%r1648, -1;
	@%p79 bra 	$L__BB1_84;

	mov.u32 	%r1647, 0;

$L__BB1_80:
	mul.wide.u32 	%rd676, %r1647, 8;
	add.s64 	%rd73, %rd69, %rd676;
	ld.u64 	%rd677, [%rd73];
	setp.eq.s64 	%p80, %rd677, -1;
	@%p80 bra 	$L__BB1_83;

	atom.exch.b64 	%rd1573, [%rd73], -1;
	setp.eq.s64 	%p81, %rd1573, -1;
	@%p81 bra 	$L__BB1_83;
	bra.uni 	$L__BB1_82;

$L__BB1_83:
	mov.u64 	%rd1573, -1;
	mov.u32 	%r1648, -1;
	add.s32 	%r1647, %r1647, 1;
	setp.lt.u32 	%p82, %r1647, %r52;
	@%p82 bra 	$L__BB1_80;
	bra.uni 	$L__BB1_84;

$L__BB1_76:
	membar.gl;
	bra.uni 	$L__BB1_84;

$L__BB1_82:
	membar.gl;
	mov.u32 	%r1648, %r1647;

$L__BB1_84:
	cvt.s64.s32 	%rd679, %rd1568;
	setp.le.u64 	%p83, %rd55, %rd679;
	@%p83 bra 	$L__BB1_94;

	cvt.u32.u64 	%r1649, %rd1568;
	mov.u64 	%rd1572, %rd1573;

$L__BB1_86:
	setp.eq.s64 	%p84, %rd1572, -1;
	mov.u64 	%rd1573, -1;
	mov.u32 	%r1650, -1;
	@%p84 bra 	$L__BB1_92;

	shr.u64 	%rd681, %rd1572, 32;
	ld.u64 	%rd682, [%rd593+16];
	mul.lo.s64 	%rd683, %rd681, 1296;
	add.s64 	%rd684, %rd682, %rd683;
	ld.u32 	%r672, [%rd684+1280];
	cvt.u64.u32 	%rd685, %r672;
	shl.b64 	%rd80, %rd685, 32;
	setp.eq.s32 	%p85, %r672, -1;
	@%p85 bra 	$L__BB1_90;

	shr.u64 	%rd1531, %rd1572, 32;
	cvt.u32.u64 	%r1650, %rd1531;
	cvt.u32.u64 	%r673, %rd1572;
	setp.ne.s32 	%p86, %r673, %r1650;
	and.b64  	%rd686, %rd1572, 4294967295;
	or.b64  	%rd1573, %rd80, %rd686;
	@%p86 bra 	$L__BB1_92;

	shr.u64 	%rd1532, %rd1572, 32;
	cvt.u32.u64 	%r1650, %rd1532;
	mov.u64 	%rd1573, -1;
	bra.uni 	$L__BB1_92;

$L__BB1_90:
	shr.u64 	%rd1533, %rd1572, 32;
	cvt.u32.u64 	%r1650, %rd1533;
	or.b64  	%rd1573, %rd80, 4294967295;

$L__BB1_92:
	setp.eq.s32 	%p87, %r1650, -1;
	@%p87 bra 	$L__BB1_94;

	add.s64 	%rd688, %rd1568, %rd54;
	cvt.u32.u64 	%r674, %rd688;
	shl.b32 	%r675, %r674, 2;
	add.s32 	%r677, %r576, %r675;
	st.shared.u32 	[%r677+10392], %r1650;
	add.s64 	%rd1568, %rd1568, 1;
	add.s32 	%r1649, %r1649, 1;
	cvt.s64.s32 	%rd689, %r1649;
	setp.gt.u64 	%p88, %rd55, %rd689;
	mov.u64 	%rd1572, %rd1573;
	@%p88 bra 	$L__BB1_86;

$L__BB1_94:
	setp.eq.s64 	%p89, %rd1573, -1;
	@%p89 bra 	$L__BB1_102;

	ld.u64 	%rd690, [%rd593+24];
	membar.gl;
	mul.wide.u32 	%rd691, %r1648, 8;
	add.s64 	%rd88, %rd690, %rd691;
	atom.exch.b64 	%rd1577, [%rd88], %rd1573;
	setp.eq.s64 	%p90, %rd1577, -1;
	@%p90 bra 	$L__BB1_102;

$L__BB1_97:
	cvt.u32.u64 	%r678, %rd1577;
	setp.eq.s32 	%p91, %r678, -1;
	setp.gt.u64 	%p92, %rd1577, -4294967297;
	or.pred  	%p93, %p92, %p91;
	@%p93 bra 	$L__BB1_101;

	atom.exch.b64 	%rd91, [%rd88], -1;
	setp.eq.s64 	%p94, %rd91, -1;
	@%p94 bra 	$L__BB1_100;

	shr.u64 	%rd692, %rd1577, 32;
	and.b64  	%rd693, %rd91, 4294967295;
	ld.u64 	%rd694, [%rd593+16];
	mul.lo.s64 	%rd695, %rd693, 1296;
	add.s64 	%rd696, %rd694, %rd695;
	st.u32 	[%rd696+1280], %rd692;
	and.b64  	%rd697, %rd1577, 4294967295;
	and.b64  	%rd698, %rd91, -4294967296;
	or.b64  	%rd1577, %rd698, %rd697;

$L__BB1_100:
	membar.gl;
	atom.exch.b64 	%rd1577, [%rd88], %rd1577;
	setp.eq.s64 	%p95, %rd1577, -1;
	@%p95 bra 	$L__BB1_102;
	bra.uni 	$L__BB1_97;

$L__BB1_101:
	atom.exch.b64 	%rd699, [%rd88], %rd1577;

$L__BB1_102:
	add.s32 	%r1645, %r51, 1;
	setp.lt.u64 	%p96, %rd1568, %rd55;
	setp.lt.u32 	%p97, %r51, 31;
	and.pred  	%p98, %p96, %p97;
	@%p98 bra 	$L__BB1_73;

$L__BB1_103:
	cvt.u16.u64 	%rs81, %rd1568;
	ld.shared.u8 	%rs82, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs83, %rs82, %rs81;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs83;

$L__BB1_104:
	bar.warp.sync 	%r634;
	setp.eq.s32 	%p99, %r37, 0;
	mov.u32 	%r1661, 0;
	mov.u64 	%rd1582, -1;
	@%p99 bra 	$L__BB1_124;

	mov.u16 	%rs293, 1;
	mov.u32 	%r1652, %r1661;
	mov.u32 	%r1657, %r1661;

$L__BB1_106:
	and.b16  	%rs86, %rs293, 255;
	setp.eq.s16 	%p100, %rs86, 0;
	mov.u32 	%r1658, 8;
	mov.u16 	%rs294, 0;
	@%p100 bra 	$L__BB1_110;

	ld.shared.u8 	%rs4, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	cvt.u32.u16 	%r1658, %rs4;
	setp.eq.s16 	%p101, %rs4, 8;
	@%p101 bra 	$L__BB1_109;

	mad.lo.s32 	%r685, %r1658, 1296, %r576;
	ld.shared.u32 	%r686, [%r685+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r686;

$L__BB1_109:
	selp.b16 	%rs294, 0, %rs293, %p101;

$L__BB1_110:
	and.b16  	%rs87, %rs294, 255;
	setp.ne.s16 	%p103, %rs87, 0;
	@%p103 bra 	$L__BB1_115;

$L__BB1_112:
	setp.gt.u32 	%p104, %r1657, 1;
	@%p104 bra 	$L__BB1_115;

	add.s32 	%r688, %r576, %r1657;
	ld.shared.u8 	%rs7, [%r688+16];
	setp.eq.s16 	%p105, %rs7, 8;
	add.s32 	%r1657, %r1657, 1;
	@%p105 bra 	$L__BB1_112;

	cvt.u32.u16 	%r1658, %rs7;

$L__BB1_115:
	setp.eq.s32 	%p106, %r1658, 8;
	@%p106 bra 	$L__BB1_124;

	mad.lo.s32 	%r692, %r1658, 1296, %r576;
	ld.shared.u32 	%r693, [%r692+1312];
	add.s32 	%r1661, %r693, %r1661;
	// begin inline asm
	activemask.b32 %r689;
	// end inline asm
	ld.shared.u8 	%rs8, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p107, %rs8, 0;
	mov.u32 	%r1659, %r575;
	@%p107 bra 	$L__BB1_118;

	mul.wide.u16 	%r694, %rs8, 4;
	add.s32 	%r696, %r576, %r694;
	ld.shared.u32 	%r1659, [%r696+10388];
	add.s16 	%rs88, %rs8, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs88;

$L__BB1_118:
	cvt.u64.u32 	%rd98, %r1659;
	ld.u64 	%rd702, [%rd593+16];
	mul.wide.u32 	%rd703, %r1659, 1296;
	add.s64 	%rd99, %rd702, %rd703;
	mov.u32 	%r1660, 0;
	add.s32 	%r1453, %r692, 1312;
	st.shared.u32 	[%r1453+-8], %r575;

$L__BB1_119:
	mad.lo.s32 	%r1614, %r1658, 1296, %r576;
	add.s32 	%r1613, %r1614, 24;
	shl.b32 	%r701, %r1660, 3;
	add.s32 	%r702, %r1613, %r701;
	ld.shared.v2.u32 	{%r703, %r704}, [%r702];
	mul.wide.s32 	%rd704, %r1660, 8;
	add.s64 	%rd705, %rd99, %rd704;
	st.v2.u32 	[%rd705], {%r703, %r704};
	add.s32 	%r1660, %r1660, 1;
	setp.lt.u32 	%p108, %r1660, 162;
	@%p108 bra 	$L__BB1_119;

	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r1659;
	ld.shared.u8 	%rs89, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs90, %rs89, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs90;
	ld.u64 	%rd706, [%rd593+16];
	mul.lo.s64 	%rd707, %rd98, 1296;
	add.s64 	%rd708, %rd706, %rd707;
	mov.u32 	%r707, -1;
	st.u32 	[%rd708+1280], %r707;
	setp.eq.s64 	%p109, %rd1582, -1;
	@%p109 bra 	$L__BB1_122;

	and.b64  	%rd709, %rd1582, 4294967295;
	ld.u64 	%rd710, [%rd593+16];
	mul.lo.s64 	%rd711, %rd709, 1296;
	add.s64 	%rd712, %rd710, %rd711;
	st.u32 	[%rd712+1280], %r1659;
	and.b64  	%rd1581, %rd1582, -4294967296;
	bra.uni 	$L__BB1_123;

$L__BB1_122:
	shl.b64 	%rd1581, %rd98, 32;

$L__BB1_123:
	mad.lo.s32 	%r1615, %r1658, 1296, %r576;
	or.b64  	%rd1582, %rd1581, %rd98;
	ld.shared.u8 	%r708, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	add.s32 	%r1454, %r1615, 1312;
	st.shared.u32 	[%r1454+-8], %r708;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1658;
	ld.shared.u8 	%rs91, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.gt.u16 	%p110, %rs91, 5;
	add.s32 	%r1652, %r1652, 1;
	setp.lt.u32 	%p111, %r1652, %r37;
	and.pred  	%p112, %p110, %p111;
	mov.u16 	%rs293, %rs294;
	@%p112 bra 	$L__BB1_106;

$L__BB1_124:
	ld.local.u32 	%r709, [%rd1+4];
	mad.lo.s32 	%r87, %r709, 69069, 1;
	st.local.u32 	[%rd1+4], %r87;
	setp.eq.s32 	%p113, %r1661, 0;
	setp.eq.s64 	%p114, %rd1582, -1;
	and.pred  	%p115, %p114, %p113;
	@%p115 bra 	$L__BB1_140;

	ld.u64 	%rd105, [%rd593+32];
	setp.gt.s32 	%p116, %r1661, -1;
	@%p116 bra 	$L__BB1_127;
	bra.uni 	$L__BB1_126;

$L__BB1_127:
	cvt.s64.s32 	%rd717, %r1661;
	add.s64 	%rd718, %rd105, 16;
	atom.add.u64 	%rd719, [%rd718], %rd717;
	cvt.u32.u64 	%r1662, %rd719;
	add.s32 	%r1663, %r1661, %r1662;
	bra.uni 	$L__BB1_128;

$L__BB1_126:
	neg.s32 	%r710, %r1661;
	cvt.s64.s32 	%rd713, %r710;
	neg.s64 	%rd714, %rd713;
	add.s64 	%rd715, %rd105, 16;
	atom.add.u64 	%rd716, [%rd715], %rd714;
	cvt.u32.u64 	%r1662, %rd716;
	sub.s32 	%r1663, %r1662, %r1661;

$L__BB1_128:
	ld.shared.u32 	%r711, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	add.s32 	%r712, %r711, %r1661;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r712;
	setp.ne.s32 	%p117, %r1663, 0;
	setp.eq.s32 	%p118, %r1662, 0;
	and.pred  	%p119, %p118, %p117;
	@%p119 bra 	$L__BB1_131;
	bra.uni 	$L__BB1_129;

$L__BB1_131:
	ld.u64 	%rd722, [%rd593+32];
	add.s64 	%rd723, %rd722, 8;
	atom.add.u32 	%r714, [%rd723], 65536;
	bra.uni 	$L__BB1_132;

$L__BB1_129:
	or.pred  	%p122, %p118, %p117;
	@%p122 bra 	$L__BB1_132;

	ld.u64 	%rd720, [%rd593+32];
	add.s64 	%rd721, %rd720, 8;
	atom.add.u32 	%r713, [%rd721], -65536;

$L__BB1_132:
	@%p114 bra 	$L__BB1_140;

	membar.gl;
	shl.b32 	%r715, %r87, 3;
	cvt.u64.u32 	%rd724, %r715;
	and.b64  	%rd725, %rd724, 65528;
	add.s64 	%rd726, %rd105, %rd725;
	add.s64 	%rd106, %rd726, 24;
	atom.exch.b64 	%rd1583, [%rd106], %rd1582;
	setp.eq.s64 	%p124, %rd1583, -1;
	@%p124 bra 	$L__BB1_140;

$L__BB1_135:
	cvt.u32.u64 	%r716, %rd1583;
	setp.eq.s32 	%p125, %r716, -1;
	setp.gt.u64 	%p126, %rd1583, -4294967297;
	or.pred  	%p127, %p126, %p125;
	@%p127 bra 	$L__BB1_139;

	atom.exch.b64 	%rd109, [%rd106], -1;
	setp.eq.s64 	%p128, %rd109, -1;
	@%p128 bra 	$L__BB1_138;

	shr.u64 	%rd727, %rd1583, 32;
	and.b64  	%rd728, %rd109, 4294967295;
	ld.u64 	%rd729, [%rd593+16];
	mul.lo.s64 	%rd730, %rd728, 1296;
	add.s64 	%rd731, %rd729, %rd730;
	st.u32 	[%rd731+1280], %rd727;
	and.b64  	%rd732, %rd1583, 4294967295;
	and.b64  	%rd733, %rd109, -4294967296;
	or.b64  	%rd1583, %rd733, %rd732;

$L__BB1_138:
	membar.gl;
	atom.exch.b64 	%rd1583, [%rd106], %rd1583;
	setp.eq.s64 	%p129, %rd1583, -1;
	@%p129 bra 	$L__BB1_140;
	bra.uni 	$L__BB1_135;

$L__BB1_139:
	atom.exch.b64 	%rd734, [%rd106], %rd1583;

$L__BB1_140:
	bar.warp.sync 	%r630;

$L__BB1_141:
	ld.u64 	%rd735, [%rd593+32];
	ld.u32 	%r717, [%rd735+16];
	setp.lt.u32 	%p130, %r717, 5;
	ld.shared.u8 	%rs298, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.ne.s16 	%p131, %rs298, 8;
	or.pred  	%p132, %p130, %p131;
	@%p132 bra 	$L__BB1_415;

	// begin inline asm
	activemask.b32 %r718;
	// end inline asm
	bar.warp.sync 	%r718;
	// begin inline asm
	activemask.b32 %r719;
	// end inline asm
	brev.b32 	%r720, %r719;
	bfind.shiftamt.u32 	%r721, %r720;
	setp.ne.s32 	%p133, %r721, %r3;
	@%p133 bra 	$L__BB1_246;

	mov.u32 	%r722, 6;
	ld.shared.u8 	%r723, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.gt.u32 	%p134, %r723, 6;
	sub.s32 	%r724, %r722, %r723;
	selp.b32 	%r95, 0, %r724, %p134;
	ld.shared.u8 	%rs295, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u32.u16 	%r725, %rs295;
	and.b32  	%r96, %r725, 255;
	cvt.u64.u16 	%rd736, %rs295;
	and.b64  	%rd737, %rd736, 255;
	mov.u64 	%rd738, 8;
	sub.s64 	%rd739, %rd738, %rd737;
	cvt.u64.u32 	%rd740, %r95;
	setp.ge.u64 	%p135, %rd739, %rd740;
	@%p135 bra 	$L__BB1_196;

	mov.u32 	%r726, 8;
	sub.s32 	%r97, %r726, %r95;
	setp.ge.u32 	%p136, %r97, %r96;
	@%p136 bra 	$L__BB1_196;

	add.s32 	%r727, %r95, %r96;
	add.s32 	%r98, %r727, -8;
	add.s32 	%r728, %r727, -9;
	and.b32  	%r99, %r98, 3;
	setp.lt.u32 	%p137, %r728, 3;
	mov.u64 	%rd1595, -1;
	@%p137 bra 	$L__BB1_169;

	sub.s32 	%r1664, %r98, %r99;
	bra.uni 	$L__BB1_147;

$L__BB1_168:
	ld.shared.u8 	%rs295, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];

$L__BB1_147:
	setp.eq.s16 	%p138, %rs295, 0;
	mov.u32 	%r729, -1;
	mov.u32 	%r1665, %r729;
	@%p138 bra 	$L__BB1_149;

	mul.wide.u16 	%r730, %rs295, 4;
	add.s32 	%r732, %r576, %r730;
	ld.shared.u32 	%r1665, [%r732+10388];
	add.s16 	%rs94, %rs295, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs94;

$L__BB1_149:
	cvt.u64.u32 	%rd115, %r1665;
	ld.u64 	%rd744, [%rd593+16];
	mul.wide.u32 	%rd745, %r1665, 1296;
	add.s64 	%rd746, %rd744, %rd745;
	st.u32 	[%rd746+1280], %r729;
	setp.eq.s64 	%p139, %rd1595, -1;
	@%p139 bra 	$L__BB1_151;

	and.b64  	%rd747, %rd1595, 4294967295;
	ld.u64 	%rd748, [%rd593+16];
	mul.lo.s64 	%rd749, %rd747, 1296;
	add.s64 	%rd750, %rd748, %rd749;
	st.u32 	[%rd750+1280], %r1665;
	and.b64  	%rd1587, %rd1595, -4294967296;
	bra.uni 	$L__BB1_152;

$L__BB1_151:
	shl.b64 	%rd1587, %rd115, 32;

$L__BB1_152:
	ld.shared.u8 	%rs12, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p140, %rs12, 0;
	mov.u32 	%r734, -1;
	mov.u32 	%r1666, %r734;
	@%p140 bra 	$L__BB1_154;

	mul.wide.u16 	%r735, %rs12, 4;
	add.s32 	%r737, %r576, %r735;
	ld.shared.u32 	%r1666, [%r737+10388];
	add.s16 	%rs95, %rs12, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs95;

$L__BB1_154:
	ld.u64 	%rd751, [%rd593+16];
	mul.wide.u32 	%rd752, %r1666, 1296;
	add.s64 	%rd753, %rd751, %rd752;
	st.u32 	[%rd753+1280], %r734;
	or.b64  	%rd754, %rd1587, %rd115;
	setp.eq.s64 	%p141, %rd754, -1;
	@%p141 bra 	$L__BB1_156;

	ld.u64 	%rd755, [%rd593+16];
	mul.lo.s64 	%rd756, %rd115, 1296;
	add.s64 	%rd757, %rd755, %rd756;
	st.u32 	[%rd757+1280], %r1666;
	bra.uni 	$L__BB1_157;

$L__BB1_156:
	cvt.u64.u32 	%rd1535, %r1666;
	shl.b64 	%rd1587, %rd1535, 32;

$L__BB1_157:
	cvt.u64.u32 	%rd1534, %r1666;
	or.b64  	%rd122, %rd1587, %rd1534;
	ld.shared.u8 	%rs13, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p142, %rs13, 0;
	mov.u32 	%r739, -1;
	mov.u32 	%r1667, %r739;
	@%p142 bra 	$L__BB1_159;

	mul.wide.u16 	%r740, %rs13, 4;
	add.s32 	%r742, %r576, %r740;
	ld.shared.u32 	%r1667, [%r742+10388];
	add.s16 	%rs96, %rs13, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs96;

$L__BB1_159:
	cvt.u64.u32 	%rd123, %r1667;
	ld.u64 	%rd758, [%rd593+16];
	mul.wide.u32 	%rd759, %r1667, 1296;
	add.s64 	%rd760, %rd758, %rd759;
	st.u32 	[%rd760+1280], %r739;
	setp.eq.s64 	%p143, %rd122, -1;
	@%p143 bra 	$L__BB1_161;

	and.b64  	%rd761, %rd122, 4294967295;
	ld.u64 	%rd762, [%rd593+16];
	mul.lo.s64 	%rd763, %rd761, 1296;
	add.s64 	%rd764, %rd762, %rd763;
	st.u32 	[%rd764+1280], %r1667;
	and.b64  	%rd1589, %rd1587, -4294967296;
	bra.uni 	$L__BB1_162;

$L__BB1_161:
	shl.b64 	%rd1589, %rd123, 32;

$L__BB1_162:
	ld.shared.u8 	%rs14, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p144, %rs14, 0;
	mov.u32 	%r744, -1;
	mov.u32 	%r1668, %r744;
	@%p144 bra 	$L__BB1_164;

	mul.wide.u16 	%r745, %rs14, 4;
	add.s32 	%r747, %r576, %r745;
	ld.shared.u32 	%r1668, [%r747+10388];
	add.s16 	%rs97, %rs14, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs97;

$L__BB1_164:
	ld.u64 	%rd765, [%rd593+16];
	mul.wide.u32 	%rd766, %r1668, 1296;
	add.s64 	%rd767, %rd765, %rd766;
	st.u32 	[%rd767+1280], %r744;
	or.b64  	%rd768, %rd1589, %rd123;
	setp.eq.s64 	%p145, %rd768, -1;
	@%p145 bra 	$L__BB1_166;

	ld.u64 	%rd769, [%rd593+16];
	mul.lo.s64 	%rd770, %rd123, 1296;
	add.s64 	%rd771, %rd769, %rd770;
	st.u32 	[%rd771+1280], %r1668;
	bra.uni 	$L__BB1_167;

$L__BB1_166:
	cvt.u64.u32 	%rd1537, %r1668;
	shl.b64 	%rd1589, %rd1537, 32;

$L__BB1_167:
	cvt.u64.u32 	%rd1536, %r1668;
	or.b64  	%rd1595, %rd1589, %rd1536;
	add.s32 	%r1664, %r1664, -4;
	setp.eq.s32 	%p146, %r1664, 0;
	@%p146 bra 	$L__BB1_169;
	bra.uni 	$L__BB1_168;

$L__BB1_169:
	setp.eq.s32 	%p147, %r99, 0;
	@%p147 bra 	$L__BB1_188;

	ld.shared.u8 	%rs16, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p148, %rs16, 0;
	mov.u32 	%r749, -1;
	mov.u32 	%r1669, %r749;
	@%p148 bra 	$L__BB1_172;

	mul.wide.u16 	%r750, %rs16, 4;
	add.s32 	%r752, %r576, %r750;
	ld.shared.u32 	%r1669, [%r752+10388];
	add.s16 	%rs98, %rs16, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs98;

$L__BB1_172:
	cvt.u64.u32 	%rd133, %r1669;
	ld.u64 	%rd772, [%rd593+16];
	mul.wide.u32 	%rd773, %r1669, 1296;
	add.s64 	%rd774, %rd772, %rd773;
	st.u32 	[%rd774+1280], %r749;
	setp.eq.s64 	%p149, %rd1595, -1;
	@%p149 bra 	$L__BB1_174;

	and.b64  	%rd775, %rd1595, 4294967295;
	ld.u64 	%rd776, [%rd593+16];
	mul.lo.s64 	%rd777, %rd775, 1296;
	add.s64 	%rd778, %rd776, %rd777;
	st.u32 	[%rd778+1280], %r1669;
	and.b64  	%rd1593, %rd1595, -4294967296;
	bra.uni 	$L__BB1_175;

$L__BB1_174:
	shl.b64 	%rd1593, %rd133, 32;

$L__BB1_175:
	or.b64  	%rd1595, %rd1593, %rd133;
	setp.eq.s32 	%p150, %r99, 1;
	@%p150 bra 	$L__BB1_188;

	ld.shared.u8 	%rs17, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p151, %rs17, 0;
	mov.u32 	%r754, -1;
	mov.u32 	%r1670, %r754;
	@%p151 bra 	$L__BB1_178;

	mul.wide.u16 	%r755, %rs17, 4;
	add.s32 	%r757, %r576, %r755;
	ld.shared.u32 	%r1670, [%r757+10388];
	add.s16 	%rs99, %rs17, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs99;

$L__BB1_178:
	cvt.u64.u32 	%rd138, %r1670;
	ld.u64 	%rd779, [%rd593+16];
	mul.wide.u32 	%rd780, %r1670, 1296;
	add.s64 	%rd781, %rd779, %rd780;
	st.u32 	[%rd781+1280], %r754;
	setp.eq.s64 	%p152, %rd1595, -1;
	@%p152 bra 	$L__BB1_180;

	ld.u64 	%rd782, [%rd593+16];
	mul.lo.s64 	%rd783, %rd133, 1296;
	add.s64 	%rd784, %rd782, %rd783;
	st.u32 	[%rd784+1280], %r1670;
	bra.uni 	$L__BB1_181;

$L__BB1_180:
	shl.b64 	%rd1593, %rd138, 32;

$L__BB1_181:
	or.b64  	%rd1595, %rd1593, %rd138;
	setp.eq.s32 	%p153, %r99, 2;
	@%p153 bra 	$L__BB1_188;

	ld.shared.u8 	%rs18, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p154, %rs18, 0;
	mov.u32 	%r759, -1;
	mov.u32 	%r1671, %r759;
	@%p154 bra 	$L__BB1_184;

	mul.wide.u16 	%r760, %rs18, 4;
	add.s32 	%r762, %r576, %r760;
	ld.shared.u32 	%r1671, [%r762+10388];
	add.s16 	%rs100, %rs18, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs100;

$L__BB1_184:
	cvt.u64.u32 	%rd142, %r1671;
	ld.u64 	%rd785, [%rd593+16];
	mul.wide.u32 	%rd786, %r1671, 1296;
	add.s64 	%rd787, %rd785, %rd786;
	st.u32 	[%rd787+1280], %r759;
	setp.eq.s64 	%p155, %rd1595, -1;
	@%p155 bra 	$L__BB1_186;

	and.b64  	%rd788, %rd1595, 4294967295;
	ld.u64 	%rd789, [%rd593+16];
	mul.lo.s64 	%rd790, %rd788, 1296;
	add.s64 	%rd791, %rd789, %rd790;
	st.u32 	[%rd791+1280], %r1671;
	and.b64  	%rd1594, %rd1593, -4294967296;
	bra.uni 	$L__BB1_187;

$L__BB1_186:
	shl.b64 	%rd1594, %rd142, 32;

$L__BB1_187:
	or.b64  	%rd1595, %rd1594, %rd142;

$L__BB1_188:
	mov.u32 	%r1617, 8;
	sub.s32 	%r1616, %r1617, %r95;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %r1616;
	ld.local.u32 	%r764, [%rd1+4];
	mad.lo.s32 	%r117, %r764, 69069, 1;
	st.local.u32 	[%rd1+4], %r117;
	setp.eq.s64 	%p156, %rd1595, -1;
	@%p156 bra 	$L__BB1_196;

	ld.u64 	%rd792, [%rd593+24];
	membar.gl;
	shl.b32 	%r765, %r117, 3;
	cvt.u64.u32 	%rd793, %r765;
	and.b64  	%rd794, %rd793, 65528;
	add.s64 	%rd148, %rd792, %rd794;
	atom.exch.b64 	%rd1596, [%rd148], %rd1595;
	setp.eq.s64 	%p157, %rd1596, -1;
	@%p157 bra 	$L__BB1_196;

$L__BB1_191:
	cvt.u32.u64 	%r766, %rd1596;
	setp.eq.s32 	%p158, %r766, -1;
	setp.gt.u64 	%p159, %rd1596, -4294967297;
	or.pred  	%p160, %p159, %p158;
	@%p160 bra 	$L__BB1_195;

	atom.exch.b64 	%rd151, [%rd148], -1;
	setp.eq.s64 	%p161, %rd151, -1;
	@%p161 bra 	$L__BB1_194;

	shr.u64 	%rd795, %rd1596, 32;
	and.b64  	%rd796, %rd151, 4294967295;
	ld.u64 	%rd797, [%rd593+16];
	mul.lo.s64 	%rd798, %rd796, 1296;
	add.s64 	%rd799, %rd797, %rd798;
	st.u32 	[%rd799+1280], %rd795;
	and.b64  	%rd800, %rd1596, 4294967295;
	and.b64  	%rd801, %rd151, -4294967296;
	or.b64  	%rd1596, %rd801, %rd800;

$L__BB1_194:
	membar.gl;
	atom.exch.b64 	%rd1596, [%rd148], %rd1596;
	setp.eq.s64 	%p162, %rd1596, -1;
	@%p162 bra 	$L__BB1_196;
	bra.uni 	$L__BB1_191;

$L__BB1_195:
	atom.exch.b64 	%rd802, [%rd148], %rd1596;

$L__BB1_196:
	mov.u32 	%r1686, 0;
	mov.pred 	%p699, %p163;

$L__BB1_197:
	mov.u32 	%r1685, 0;
	not.pred 	%p164, %p699;
	@%p164 bra 	$L__BB1_243;

	ld.u64 	%rd155, [%rd593+32];
	ld.u32 	%r770, [%rd155+8];
	setp.ne.s32 	%p165, %r770, 0;
	ld.u32 	%r120, [%rd155+4];
	setp.eq.s32 	%p166, %r120, 0;
	and.pred  	%p167, %p165, %p166;
	@%p167 bra 	$L__BB1_201;
	bra.uni 	$L__BB1_199;

$L__BB1_201:
	ld.shared.u32 	%rd156, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx];
	mul.lo.s64 	%rd804, %rd156, 65544;
	add.s64 	%rd805, %rd155, %rd804;
	ld.u64 	%rd806, [%rd805+16];
	setp.eq.s64 	%p169, %rd806, 0;
	mov.u64 	%rd1603, -1;
	@%p169 bra 	$L__BB1_214;

	ld.local.u32 	%r773, [%rd1+4];
	mad.lo.s32 	%r774, %r773, 69069, 1;
	st.local.u32 	[%rd1+4], %r774;
	and.b32  	%r121, %r774, 8191;
	membar.gl;
	ld.u64 	%rd157, [%rd593+32];
	membar.gl;
	mov.u32 	%r1674, %r121;

$L__BB1_203:
	mul.lo.s64 	%rd1538, %rd156, 65544;
	add.s64 	%rd808, %rd157, %rd1538;
	mul.wide.u32 	%rd809, %r1674, 8;
	add.s64 	%rd810, %rd808, %rd809;
	add.s64 	%rd158, %rd810, 24;
	ld.u64 	%rd811, [%rd810+24];
	setp.eq.s64 	%p170, %rd811, -1;
	@%p170 bra 	$L__BB1_206;

	atom.exch.b64 	%rd1603, [%rd158], -1;
	setp.eq.s64 	%p171, %rd1603, -1;
	@%p171 bra 	$L__BB1_206;
	bra.uni 	$L__BB1_205;

$L__BB1_206:
	add.s32 	%r1674, %r1674, 1;
	setp.lt.u32 	%p172, %r1674, 8192;
	@%p172 bra 	$L__BB1_203;

	setp.eq.s32 	%p173, %r121, 0;
	mov.u64 	%rd1603, -1;
	@%p173 bra 	$L__BB1_213;

	mov.u32 	%r1675, 0;

$L__BB1_209:
	mul.lo.s64 	%rd1540, %rd156, 65544;
	add.s64 	%rd1539, %rd157, %rd1538;
	mul.wide.u32 	%rd815, %r1675, 8;
	add.s64 	%rd816, %rd1539, %rd815;
	add.s64 	%rd161, %rd816, 24;
	ld.u64 	%rd817, [%rd816+24];
	setp.eq.s64 	%p174, %rd817, -1;
	@%p174 bra 	$L__BB1_212;

	atom.exch.b64 	%rd1603, [%rd161], -1;
	setp.eq.s64 	%p175, %rd1603, -1;
	@%p175 bra 	$L__BB1_212;
	bra.uni 	$L__BB1_211;

$L__BB1_212:
	mov.u64 	%rd1603, -1;
	add.s32 	%r1675, %r1675, 1;
	setp.lt.u32 	%p176, %r1675, %r121;
	@%p176 bra 	$L__BB1_209;
	bra.uni 	$L__BB1_213;

$L__BB1_205:
	membar.gl;
	mov.u32 	%r1676, %r1674;
	bra.uni 	$L__BB1_213;

$L__BB1_211:
	membar.gl;
	mov.u32 	%r1676, %r1675;

$L__BB1_213:
	membar.gl;

$L__BB1_214:
	setp.lt.u32 	%p700, %r1686, %r95;
	setp.ge.u32 	%p177, %r1686, %r95;
	setp.eq.s64 	%p178, %rd1603, -1;
	mov.u32 	%r1685, 0;
	or.pred  	%p179, %p178, %p177;
	@%p179 bra 	$L__BB1_224;

$L__BB1_216:
	ld.shared.u8 	%rs102, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u16 	%p181, %rs102, 7;
	mov.pred 	%p700, %p163;
	@%p181 bra 	$L__BB1_224;

	shr.u64 	%rd819, %rd1603, 32;
	cvt.u32.u64 	%r1680, %rd819;
	ld.u64 	%rd820, [%rd593+16];
	mul.lo.s64 	%rd821, %rd819, 1296;
	add.s64 	%rd822, %rd820, %rd821;
	ld.u32 	%r778, [%rd822+1280];
	cvt.u64.u32 	%rd823, %r778;
	shl.b64 	%rd168, %rd823, 32;
	setp.eq.s32 	%p182, %r778, -1;
	@%p182 bra 	$L__BB1_220;

	cvt.u32.u64 	%r779, %rd1603;
	setp.ne.s32 	%p183, %r779, %r1680;
	and.b64  	%rd824, %rd1603, 4294967295;
	or.b64  	%rd1603, %rd168, %rd824;
	@%p183 bra 	$L__BB1_222;

	mov.u64 	%rd1603, -1;
	bra.uni 	$L__BB1_222;

$L__BB1_220:
	or.b64  	%rd1603, %rd168, 4294967295;

$L__BB1_222:
	setp.eq.s32 	%p185, %r1680, -1;
	mov.pred 	%p700, %p163;
	@%p185 bra 	$L__BB1_224;

	shl.b32 	%r780, %r1686, 2;
	mov.u32 	%r781, _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links;
	add.s32 	%r782, %r781, %r780;
	st.shared.u32 	[%r782], %r1680;
	ld.u64 	%rd826, [%rd593+16];
	mul.wide.u32 	%rd827, %r1680, 1296;
	add.s64 	%rd828, %rd826, %rd827;
	ld.u32 	%r783, [%rd828+1288];
	add.s32 	%r1685, %r783, %r1685;
	add.s32 	%r1686, %r1686, 1;
	setp.lt.u32 	%p700, %r1686, %r95;
	setp.ne.s64 	%p186, %rd1603, -1;
	and.pred  	%p187, %p186, %p700;
	@%p187 bra 	$L__BB1_216;

$L__BB1_224:
	setp.eq.s32 	%p188, %r1685, 0;
	@%p188 bra 	$L__BB1_242;
	bra.uni 	$L__BB1_225;

$L__BB1_242:
	mov.pred 	%p699, 0;
	mov.u32 	%r1685, 0;
	@%p700 bra 	$L__BB1_197;
	bra.uni 	$L__BB1_243;

$L__BB1_199:
	mov.u32 	%r1685, 0;
	@%p166 bra 	$L__BB1_243;

	mov.u32 	%r1685, 0;
	mov.u16 	%rs101, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8], %rs101;
	bra.uni 	$L__BB1_243;

$L__BB1_225:
	ld.shared.u8 	%rs103, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.ne.s16 	%p189, %rs103, 0;
	@%p189 bra 	$L__BB1_227;

	ld.u64 	%rd829, [%rd593+32];
	add.s64 	%rd830, %rd829, 8;
	atom.add.u32 	%r784, [%rd830], 1;
	mov.u16 	%rs104, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs104;

$L__BB1_227:
	neg.s32 	%r139, %r1685;
	ld.shared.u32 	%rd174, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx];
	setp.gt.s32 	%p190, %r139, -1;
	ld.u64 	%rd175, [%rd593+32];
	mul.lo.s64 	%rd831, %rd174, 65544;
	add.s64 	%rd832, %rd175, %rd831;
	add.s64 	%rd176, %rd832, 16;
	@%p190 bra 	$L__BB1_229;
	bra.uni 	$L__BB1_228;

$L__BB1_229:
	cvt.s64.s32 	%rd836, %r139;
	atom.add.u64 	%rd837, [%rd176], %rd836;
	cvt.u32.u64 	%r1683, %rd837;
	sub.s32 	%r1684, %r1683, %r1685;
	bra.uni 	$L__BB1_230;

$L__BB1_228:
	cvt.s64.s32 	%rd833, %r1685;
	neg.s64 	%rd834, %rd833;
	atom.add.u64 	%rd835, [%rd176], %rd834;
	cvt.u32.u64 	%r1683, %rd835;
	add.s32 	%r1684, %r1685, %r1683;

$L__BB1_230:
	ld.shared.u32 	%r785, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	sub.s32 	%r786, %r785, %r1685;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r786;
	setp.ne.s32 	%p191, %r1684, 0;
	setp.eq.s32 	%p192, %r1683, 0;
	and.pred  	%p193, %p192, %p191;
	@%p193 bra 	$L__BB1_233;
	bra.uni 	$L__BB1_231;

$L__BB1_233:
	ld.u64 	%rd840, [%rd593+32];
	add.s64 	%rd841, %rd840, 8;
	atom.add.u32 	%r788, [%rd841], 65536;
	bra.uni 	$L__BB1_234;

$L__BB1_231:
	or.pred  	%p196, %p192, %p191;
	@%p196 bra 	$L__BB1_234;

	ld.u64 	%rd838, [%rd593+32];
	add.s64 	%rd839, %rd838, 8;
	atom.add.u32 	%r787, [%rd839], -65536;

$L__BB1_234:
	setp.eq.s64 	%p197, %rd1603, -1;
	@%p197 bra 	$L__BB1_243;

	membar.gl;
	mul.wide.u32 	%rd844, %r1676, 8;
	add.s64 	%rd845, %rd832, %rd844;
	add.s64 	%rd177, %rd845, 24;
	atom.exch.b64 	%rd1604, [%rd177], %rd1603;
	setp.eq.s64 	%p198, %rd1604, -1;
	@%p198 bra 	$L__BB1_243;

$L__BB1_237:
	cvt.u32.u64 	%r789, %rd1604;
	setp.eq.s32 	%p199, %r789, -1;
	setp.gt.u64 	%p200, %rd1604, -4294967297;
	or.pred  	%p201, %p200, %p199;
	@%p201 bra 	$L__BB1_241;

	atom.exch.b64 	%rd180, [%rd177], -1;
	setp.eq.s64 	%p202, %rd180, -1;
	@%p202 bra 	$L__BB1_240;

	shr.u64 	%rd846, %rd1604, 32;
	and.b64  	%rd847, %rd180, 4294967295;
	ld.u64 	%rd848, [%rd593+16];
	mul.lo.s64 	%rd849, %rd847, 1296;
	add.s64 	%rd850, %rd848, %rd849;
	st.u32 	[%rd850+1280], %rd846;
	and.b64  	%rd851, %rd1604, 4294967295;
	and.b64  	%rd852, %rd180, -4294967296;
	or.b64  	%rd1604, %rd852, %rd851;

$L__BB1_240:
	membar.gl;
	atom.exch.b64 	%rd1604, [%rd177], %rd1604;
	setp.eq.s64 	%p203, %rd1604, -1;
	@%p203 bra 	$L__BB1_243;
	bra.uni 	$L__BB1_237;

$L__BB1_241:
	atom.exch.b64 	%rd853, [%rd177], %rd1604;

$L__BB1_243:
	ld.shared.u8 	%rs105, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.eq.s16 	%p205, %rs105, 0;
	ld.shared.u8 	%rs106, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.ne.s16 	%p206, %rs106, 0;
	or.pred  	%p207, %p206, %p205;
	setp.ne.s32 	%p208, %r1685, 0;
	or.pred  	%p209, %p208, %p207;
	@%p209 bra 	$L__BB1_245;

	ld.u64 	%rd854, [%rd593+32];
	add.s64 	%rd855, %rd854, 8;
	atom.add.u32 	%r791, [%rd855], -1;
	mov.u16 	%rs107, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs107;

$L__BB1_245:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count], %r1686;

$L__BB1_246:
	bar.warp.sync 	%r718;
	membar.gl;
	// begin inline asm
	activemask.b32 %r792;
	// end inline asm
	brev.b32 	%r793, %r792;
	bfind.shiftamt.u32 	%r794, %r793;
	setp.ne.s32 	%p210, %r794, %r3;
	ld.shared.u32 	%r795, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count];
	setp.eq.s32 	%p211, %r795, 0;
	or.pred  	%p212, %p210, %p211;
	@%p212 bra 	$L__BB1_414;

	mov.u32 	%r1687, 0;

$L__BB1_248:
	shl.b32 	%r799, %r1687, 2;
	mov.u32 	%r800, _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links;
	add.s32 	%r801, %r800, %r799;
	ld.shared.u32 	%r149, [%r801];
	// begin inline asm
	activemask.b32 %r797;
	// end inline asm
	// begin inline asm
	activemask.b32 %r798;
	// end inline asm
	ld.u64 	%rd1606, [%rd593+16];
	mul.wide.u32 	%rd856, %r149, 1296;
	add.s64 	%rd857, %rd1606, %rd856;
	ld.v2.u32 	{%r802, %r803}, [%rd857+1288];
	setp.eq.s32 	%p213, %r802, 0;
	@%p213 bra 	$L__BB1_413;

	mov.u32 	%r1688, 0;
	bra.uni 	$L__BB1_250;

$L__BB1_412:
	ld.u64 	%rd1606, [%rd593+16];

$L__BB1_250:
	// begin inline asm
	activemask.b32 %r808;
	// end inline asm
	// begin inline asm
	activemask.b32 %r809;
	// end inline asm
	// begin inline asm
	activemask.b32 %r810;
	// end inline asm
	ld.shared.u8 	%rs108, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p214, %rs108, 6;
	@%p214 bra 	$L__BB1_385;

	ld.shared.u8 	%rs109, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u16 	%p215, %rs109, 1;
	@%p215 bra 	$L__BB1_300;

	// begin inline asm
	activemask.b32 %r811;
	// end inline asm
	bar.warp.sync 	%r811;
	// begin inline asm
	activemask.b32 %r812;
	// end inline asm
	brev.b32 	%r813, %r812;
	bfind.shiftamt.u32 	%r814, %r813;
	setp.ne.s32 	%p216, %r814, %r3;
	@%p216 bra 	$L__BB1_299;

	ld.shared.u8 	%rd188, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u64 	%p217, %rd188, 2;
	mov.u64 	%rd859, 2;
	sub.s64 	%rd860, %rd859, %rd188;
	and.b64  	%rd861, %rd860, 4294967295;
	selp.b64 	%rd189, 0, %rd861, %p217;
	mov.u64 	%rd1610, 0;
	setp.eq.s64 	%p218, %rd189, 0;
	@%p218 bra 	$L__BB1_266;

	mov.u64 	%rd1610, 0;
	ld.u64 	%rd190, [%rd593];
	ld.u32 	%rd863, [%rd190];
	ld.u64 	%rd864, [%rd593+8];
	setp.le.u64 	%p219, %rd864, %rd863;
	@%p219 bra 	$L__BB1_266;

	cvt.u32.u64 	%r1689, %rd189;
	atom.add.u32 	%r815, [%rd190], %r1689;
	cvt.u64.u32 	%rd191, %r815;
	ld.u64 	%rd192, [%rd593+8];
	sub.s64 	%rd865, %rd192, %rd189;
	setp.ge.u64 	%p220, %rd865, %rd191;
	@%p220 bra 	$L__BB1_258;

	setp.le.u64 	%p221, %rd192, %rd191;
	mov.u32 	%r1689, 0;
	@%p221 bra 	$L__BB1_258;

	cvt.u32.u64 	%r817, %rd191;
	cvt.u32.u64 	%r818, %rd192;
	sub.s32 	%r1689, %r818, %r817;

$L__BB1_258:
	mov.u64 	%rd1610, 0;
	setp.eq.s32 	%p222, %r1689, 0;
	@%p222 bra 	$L__BB1_266;

	add.s32 	%r820, %r1689, -1;
	setp.lt.u32 	%p223, %r820, 3;
	mov.u64 	%rd1608, 0;
	mov.u32 	%r1692, 0;
	@%p223 bra 	$L__BB1_262;

	and.b32  	%r1532, %r1689, 3;
	sub.s32 	%r1691, %r1689, %r1532;

$L__BB1_261:
	cvt.u32.u64 	%r822, %rd191;
	add.s32 	%r823, %r1692, %r822;
	add.s64 	%rd870, %rd1608, %rd188;
	cvt.u32.u64 	%r824, %rd870;
	shl.b32 	%r825, %r824, 2;
	add.s32 	%r827, %r576, %r825;
	st.shared.u32 	[%r827+10392], %r823;
	add.s32 	%r828, %r823, 1;
	st.shared.u32 	[%r827+10396], %r828;
	add.s32 	%r829, %r823, 2;
	st.shared.u32 	[%r827+10400], %r829;
	add.s32 	%r830, %r823, 3;
	st.shared.u32 	[%r827+10404], %r830;
	add.s64 	%rd1608, %rd1608, 4;
	add.s32 	%r1692, %r1692, 4;
	add.s32 	%r1691, %r1691, -4;
	setp.ne.s32 	%p224, %r1691, 0;
	@%p224 bra 	$L__BB1_261;

$L__BB1_262:
	and.b32  	%r1533, %r1689, 3;
	setp.eq.s32 	%p225, %r1533, 0;
	mov.u64 	%rd1610, %rd1608;
	@%p225 bra 	$L__BB1_266;

	and.b32  	%r1534, %r1689, 3;
	cvt.u32.u64 	%r831, %rd191;
	add.s32 	%r170, %r1692, %r831;
	add.s64 	%rd871, %rd1608, %rd188;
	cvt.u32.u64 	%r832, %rd871;
	shl.b32 	%r833, %r832, 2;
	add.s32 	%r835, %r576, %r833;
	st.shared.u32 	[%r835+10392], %r170;
	add.s64 	%rd1610, %rd1608, 1;
	setp.eq.s32 	%p226, %r1534, 1;
	@%p226 bra 	$L__BB1_266;

	add.s64 	%rd1492, %rd1608, %rd188;
	cvt.u32.u64 	%r1538, %rd1492;
	shl.b32 	%r1537, %r1538, 2;
	add.s32 	%r1536, %r576, %r1537;
	and.b32  	%r1535, %r1689, 3;
	add.s32 	%r836, %r170, 1;
	add.s32 	%r1455, %r1536, 10392;
	st.shared.u32 	[%r1455+4], %r836;
	add.s64 	%rd1610, %rd1608, 2;
	setp.eq.s32 	%p227, %r1535, 2;
	@%p227 bra 	$L__BB1_266;

	add.s64 	%rd1493, %rd1608, %rd188;
	cvt.u32.u64 	%r1541, %rd1493;
	shl.b32 	%r1540, %r1541, 2;
	add.s32 	%r1539, %r576, %r1540;
	add.s32 	%r837, %r170, 2;
	add.s32 	%r1456, %r1539, 10392;
	st.shared.u32 	[%r1456+8], %r837;
	add.s64 	%rd1610, %rd1608, 3;

$L__BB1_266:
	setp.ge.u64 	%p228, %rd1610, %rd189;
	@%p228 bra 	$L__BB1_298;

	mov.u32 	%r1693, 0;

$L__BB1_268:
	mov.u32 	%r172, %r1693;
	ld.local.u32 	%r839, [%rd1+4];
	mad.lo.s32 	%r840, %r839, 69069, 1;
	st.local.u32 	[%rd1+4], %r840;
	and.b32  	%r173, %r840, 8191;
	ld.u64 	%rd202, [%rd593+24];
	membar.gl;
	mov.u32 	%r1696, %r173;

$L__BB1_269:
	mul.wide.u32 	%rd872, %r1696, 8;
	add.s64 	%rd203, %rd202, %rd872;
	ld.u64 	%rd873, [%rd203];
	setp.eq.s64 	%p229, %rd873, -1;
	@%p229 bra 	$L__BB1_272;

	atom.exch.b64 	%rd1615, [%rd203], -1;
	setp.eq.s64 	%p230, %rd1615, -1;
	@%p230 bra 	$L__BB1_272;
	bra.uni 	$L__BB1_271;

$L__BB1_272:
	add.s32 	%r1696, %r1696, 1;
	setp.lt.u32 	%p231, %r1696, 8192;
	@%p231 bra 	$L__BB1_269;

	setp.eq.s32 	%p232, %r173, 0;
	mov.u64 	%rd1615, -1;
	mov.u32 	%r1696, -1;
	@%p232 bra 	$L__BB1_279;

	mov.u32 	%r1695, 0;

$L__BB1_275:
	mul.wide.u32 	%rd875, %r1695, 8;
	add.s64 	%rd206, %rd202, %rd875;
	ld.u64 	%rd876, [%rd206];
	setp.eq.s64 	%p233, %rd876, -1;
	@%p233 bra 	$L__BB1_278;

	atom.exch.b64 	%rd1615, [%rd206], -1;
	setp.eq.s64 	%p234, %rd1615, -1;
	@%p234 bra 	$L__BB1_278;
	bra.uni 	$L__BB1_277;

$L__BB1_278:
	mov.u64 	%rd1615, -1;
	mov.u32 	%r1696, -1;
	add.s32 	%r1695, %r1695, 1;
	setp.lt.u32 	%p235, %r1695, %r173;
	@%p235 bra 	$L__BB1_275;
	bra.uni 	$L__BB1_279;

$L__BB1_271:
	membar.gl;
	bra.uni 	$L__BB1_279;

$L__BB1_277:
	membar.gl;
	mov.u32 	%r1696, %r1695;

$L__BB1_279:
	cvt.s64.s32 	%rd878, %rd1610;
	setp.le.u64 	%p236, %rd189, %rd878;
	@%p236 bra 	$L__BB1_289;

	cvt.u32.u64 	%r1697, %rd1610;
	mov.u64 	%rd1614, %rd1615;

$L__BB1_281:
	setp.eq.s64 	%p237, %rd1614, -1;
	mov.u32 	%r1698, -1;
	mov.u64 	%rd1615, -1;
	@%p237 bra 	$L__BB1_287;

	shr.u64 	%rd880, %rd1614, 32;
	ld.u64 	%rd881, [%rd593+16];
	mul.lo.s64 	%rd882, %rd880, 1296;
	add.s64 	%rd883, %rd881, %rd882;
	ld.u32 	%r845, [%rd883+1280];
	cvt.u64.u32 	%rd884, %r845;
	shl.b64 	%rd213, %rd884, 32;
	setp.eq.s32 	%p238, %r845, -1;
	@%p238 bra 	$L__BB1_285;

	shr.u64 	%rd1495, %rd1614, 32;
	cvt.u32.u64 	%r1698, %rd1495;
	cvt.u32.u64 	%r846, %rd1614;
	setp.ne.s32 	%p239, %r846, %r1698;
	and.b64  	%rd885, %rd1614, 4294967295;
	or.b64  	%rd1615, %rd213, %rd885;
	@%p239 bra 	$L__BB1_287;

	shr.u64 	%rd1496, %rd1614, 32;
	cvt.u32.u64 	%r1698, %rd1496;
	mov.u64 	%rd1615, -1;
	bra.uni 	$L__BB1_287;

$L__BB1_285:
	shr.u64 	%rd1497, %rd1614, 32;
	cvt.u32.u64 	%r1698, %rd1497;
	or.b64  	%rd1615, %rd213, 4294967295;

$L__BB1_287:
	setp.eq.s32 	%p240, %r1698, -1;
	@%p240 bra 	$L__BB1_289;

	add.s64 	%rd887, %rd1610, %rd188;
	cvt.u32.u64 	%r847, %rd887;
	shl.b32 	%r848, %r847, 2;
	add.s32 	%r850, %r576, %r848;
	st.shared.u32 	[%r850+10392], %r1698;
	add.s64 	%rd1610, %rd1610, 1;
	add.s32 	%r1697, %r1697, 1;
	cvt.s64.s32 	%rd888, %r1697;
	setp.gt.u64 	%p241, %rd189, %rd888;
	mov.u64 	%rd1614, %rd1615;
	@%p241 bra 	$L__BB1_281;

$L__BB1_289:
	setp.eq.s64 	%p242, %rd1615, -1;
	@%p242 bra 	$L__BB1_297;

	ld.u64 	%rd889, [%rd593+24];
	membar.gl;
	mul.wide.u32 	%rd890, %r1696, 8;
	add.s64 	%rd221, %rd889, %rd890;
	atom.exch.b64 	%rd1619, [%rd221], %rd1615;
	setp.eq.s64 	%p243, %rd1619, -1;
	@%p243 bra 	$L__BB1_297;

$L__BB1_292:
	cvt.u32.u64 	%r851, %rd1619;
	setp.eq.s32 	%p244, %r851, -1;
	setp.gt.u64 	%p245, %rd1619, -4294967297;
	or.pred  	%p246, %p245, %p244;
	@%p246 bra 	$L__BB1_296;

	atom.exch.b64 	%rd224, [%rd221], -1;
	setp.eq.s64 	%p247, %rd224, -1;
	@%p247 bra 	$L__BB1_295;

	shr.u64 	%rd891, %rd1619, 32;
	and.b64  	%rd892, %rd224, 4294967295;
	ld.u64 	%rd893, [%rd593+16];
	mul.lo.s64 	%rd894, %rd892, 1296;
	add.s64 	%rd895, %rd893, %rd894;
	st.u32 	[%rd895+1280], %rd891;
	and.b64  	%rd896, %rd1619, 4294967295;
	and.b64  	%rd897, %rd224, -4294967296;
	or.b64  	%rd1619, %rd897, %rd896;

$L__BB1_295:
	membar.gl;
	atom.exch.b64 	%rd1619, [%rd221], %rd1619;
	setp.eq.s64 	%p248, %rd1619, -1;
	@%p248 bra 	$L__BB1_297;
	bra.uni 	$L__BB1_292;

$L__BB1_296:
	atom.exch.b64 	%rd898, [%rd221], %rd1619;

$L__BB1_297:
	add.s32 	%r1693, %r172, 1;
	setp.lt.u64 	%p249, %rd1610, %rd189;
	setp.lt.u32 	%p250, %r172, 31;
	and.pred  	%p251, %p249, %p250;
	@%p251 bra 	$L__BB1_268;

$L__BB1_298:
	cvt.u16.u64 	%rs110, %rd1610;
	ld.shared.u8 	%rs111, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs112, %rs111, %rs110;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs112;

$L__BB1_299:
	bar.warp.sync 	%r811;

$L__BB1_300:
	// begin inline asm
	activemask.b32 %r852;
	// end inline asm
	bar.warp.sync 	%r852;
	// begin inline asm
	activemask.b32 %r853;
	// end inline asm
	brev.b32 	%r854, %r853;
	bfind.shiftamt.u32 	%r855, %r854;
	setp.ne.s32 	%p252, %r855, %r3;
	ld.shared.u8 	%rs19, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p253, %rs19, 6;
	or.pred  	%p254, %p252, %p253;
	@%p254 bra 	$L__BB1_384;

	cvt.u32.u16 	%r858, %rs19;
	add.s32 	%r190, %r858, -5;
	// begin inline asm
	activemask.b32 %r856;
	// end inline asm
	bar.warp.sync 	%r856;
	// begin inline asm
	activemask.b32 %r857;
	// end inline asm
	brev.b32 	%r859, %r857;
	bfind.shiftamt.u32 	%r860, %r859;
	setp.ne.s32 	%p255, %r860, %r3;
	@%p255 bra 	$L__BB1_348;

	ld.shared.u8 	%rs113, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u64.u16 	%rd900, %rs113;
	and.b64  	%rd229, %rd900, 255;
	cvt.u32.u16 	%r861, %rs113;
	and.b32  	%r862, %r861, 255;
	setp.lt.u32 	%p256, %r190, %r862;
	mov.u64 	%rd901, 8;
	sub.s64 	%rd902, %rd901, %rd229;
	sub.s32 	%r863, %r190, %r862;
	cvt.u64.u32 	%rd903, %r863;
	setp.gt.u32 	%p257, %r190, 7;
	selp.b64 	%rd904, %rd902, %rd903, %p257;
	selp.b64 	%rd230, 0, %rd904, %p256;
	mov.u64 	%rd1625, 0;
	setp.eq.s64 	%p258, %rd230, 0;
	@%p258 bra 	$L__BB1_315;

	mov.u64 	%rd1625, 0;
	ld.u64 	%rd231, [%rd593];
	ld.u32 	%rd906, [%rd231];
	ld.u64 	%rd907, [%rd593+8];
	setp.le.u64 	%p259, %rd907, %rd906;
	@%p259 bra 	$L__BB1_315;

	cvt.u32.u64 	%r1700, %rd230;
	atom.add.u32 	%r864, [%rd231], %r1700;
	cvt.u64.u32 	%rd232, %r864;
	ld.u64 	%rd233, [%rd593+8];
	sub.s64 	%rd908, %rd233, %rd230;
	setp.ge.u64 	%p260, %rd908, %rd232;
	@%p260 bra 	$L__BB1_307;

	setp.le.u64 	%p261, %rd233, %rd232;
	mov.u32 	%r1700, 0;
	@%p261 bra 	$L__BB1_307;

	cvt.u32.u64 	%r866, %rd232;
	cvt.u32.u64 	%r867, %rd233;
	sub.s32 	%r1700, %r867, %r866;

$L__BB1_307:
	mov.u64 	%rd1625, 0;
	setp.eq.s32 	%p262, %r1700, 0;
	@%p262 bra 	$L__BB1_315;

	add.s32 	%r869, %r1700, -1;
	setp.lt.u32 	%p263, %r869, 3;
	mov.u64 	%rd1623, 0;
	mov.u32 	%r1703, 0;
	@%p263 bra 	$L__BB1_311;

	and.b32  	%r1546, %r1700, 3;
	sub.s32 	%r1702, %r1700, %r1546;

$L__BB1_310:
	cvt.u32.u64 	%r871, %rd232;
	add.s32 	%r872, %r1703, %r871;
	add.s64 	%rd913, %rd1623, %rd229;
	cvt.u32.u64 	%r873, %rd913;
	shl.b32 	%r874, %r873, 2;
	add.s32 	%r876, %r576, %r874;
	st.shared.u32 	[%r876+10392], %r872;
	add.s32 	%r877, %r872, 1;
	st.shared.u32 	[%r876+10396], %r877;
	add.s32 	%r878, %r872, 2;
	st.shared.u32 	[%r876+10400], %r878;
	add.s32 	%r879, %r872, 3;
	st.shared.u32 	[%r876+10404], %r879;
	add.s64 	%rd1623, %rd1623, 4;
	add.s32 	%r1703, %r1703, 4;
	add.s32 	%r1702, %r1702, -4;
	setp.ne.s32 	%p264, %r1702, 0;
	@%p264 bra 	$L__BB1_310;

$L__BB1_311:
	and.b32  	%r1547, %r1700, 3;
	setp.eq.s32 	%p265, %r1547, 0;
	mov.u64 	%rd1625, %rd1623;
	@%p265 bra 	$L__BB1_315;

	and.b32  	%r1548, %r1700, 3;
	cvt.u32.u64 	%r880, %rd232;
	add.s32 	%r202, %r1703, %r880;
	add.s64 	%rd914, %rd1623, %rd229;
	cvt.u32.u64 	%r881, %rd914;
	shl.b32 	%r882, %r881, 2;
	add.s32 	%r884, %r576, %r882;
	st.shared.u32 	[%r884+10392], %r202;
	add.s64 	%rd1625, %rd1623, 1;
	setp.eq.s32 	%p266, %r1548, 1;
	@%p266 bra 	$L__BB1_315;

	and.b32  	%r1549, %r1700, 3;
	add.s32 	%r885, %r202, 1;
	add.s32 	%r1457, %r884, 10392;
	st.shared.u32 	[%r1457+4], %r885;
	add.s64 	%rd1625, %rd1623, 2;
	setp.eq.s32 	%p267, %r1549, 2;
	@%p267 bra 	$L__BB1_315;

	add.s32 	%r886, %r202, 2;
	add.s32 	%r1458, %r884, 10392;
	st.shared.u32 	[%r1458+8], %r886;
	add.s64 	%rd1625, %rd1623, 3;

$L__BB1_315:
	setp.ge.u64 	%p268, %rd1625, %rd230;
	@%p268 bra 	$L__BB1_347;

	mov.u32 	%r1704, 0;

$L__BB1_317:
	mov.u32 	%r204, %r1704;
	ld.local.u32 	%r888, [%rd1+4];
	mad.lo.s32 	%r889, %r888, 69069, 1;
	st.local.u32 	[%rd1+4], %r889;
	and.b32  	%r205, %r889, 8191;
	ld.u64 	%rd243, [%rd593+24];
	membar.gl;
	mov.u32 	%r1707, %r205;

$L__BB1_318:
	mul.wide.u32 	%rd915, %r1707, 8;
	add.s64 	%rd244, %rd243, %rd915;
	ld.u64 	%rd916, [%rd244];
	setp.eq.s64 	%p269, %rd916, -1;
	@%p269 bra 	$L__BB1_321;

	atom.exch.b64 	%rd1630, [%rd244], -1;
	setp.eq.s64 	%p270, %rd1630, -1;
	@%p270 bra 	$L__BB1_321;
	bra.uni 	$L__BB1_320;

$L__BB1_321:
	add.s32 	%r1707, %r1707, 1;
	setp.lt.u32 	%p271, %r1707, 8192;
	@%p271 bra 	$L__BB1_318;

	setp.eq.s32 	%p272, %r205, 0;
	mov.u64 	%rd1630, -1;
	mov.u32 	%r1707, -1;
	@%p272 bra 	$L__BB1_328;

	mov.u32 	%r1706, 0;

$L__BB1_324:
	mul.wide.u32 	%rd918, %r1706, 8;
	add.s64 	%rd247, %rd243, %rd918;
	ld.u64 	%rd919, [%rd247];
	setp.eq.s64 	%p273, %rd919, -1;
	@%p273 bra 	$L__BB1_327;

	atom.exch.b64 	%rd1630, [%rd247], -1;
	setp.eq.s64 	%p274, %rd1630, -1;
	@%p274 bra 	$L__BB1_327;
	bra.uni 	$L__BB1_326;

$L__BB1_327:
	mov.u64 	%rd1630, -1;
	mov.u32 	%r1707, -1;
	add.s32 	%r1706, %r1706, 1;
	setp.lt.u32 	%p275, %r1706, %r205;
	@%p275 bra 	$L__BB1_324;
	bra.uni 	$L__BB1_328;

$L__BB1_320:
	membar.gl;
	bra.uni 	$L__BB1_328;

$L__BB1_326:
	membar.gl;
	mov.u32 	%r1707, %r1706;

$L__BB1_328:
	cvt.s64.s32 	%rd921, %rd1625;
	setp.le.u64 	%p276, %rd230, %rd921;
	@%p276 bra 	$L__BB1_338;

	cvt.u32.u64 	%r1708, %rd1625;
	mov.u64 	%rd1629, %rd1630;

$L__BB1_330:
	setp.eq.s64 	%p277, %rd1629, -1;
	mov.u32 	%r1709, -1;
	mov.u64 	%rd1630, -1;
	@%p277 bra 	$L__BB1_336;

	shr.u64 	%rd923, %rd1629, 32;
	ld.u64 	%rd924, [%rd593+16];
	mul.lo.s64 	%rd925, %rd923, 1296;
	add.s64 	%rd926, %rd924, %rd925;
	ld.u32 	%r894, [%rd926+1280];
	cvt.u64.u32 	%rd927, %r894;
	shl.b64 	%rd254, %rd927, 32;
	setp.eq.s32 	%p278, %r894, -1;
	@%p278 bra 	$L__BB1_334;

	shr.u64 	%rd1500, %rd1629, 32;
	cvt.u32.u64 	%r1709, %rd1500;
	cvt.u32.u64 	%r895, %rd1629;
	setp.ne.s32 	%p279, %r895, %r1709;
	and.b64  	%rd928, %rd1629, 4294967295;
	or.b64  	%rd1630, %rd254, %rd928;
	@%p279 bra 	$L__BB1_336;

	shr.u64 	%rd1501, %rd1629, 32;
	cvt.u32.u64 	%r1709, %rd1501;
	mov.u64 	%rd1630, -1;
	bra.uni 	$L__BB1_336;

$L__BB1_334:
	shr.u64 	%rd1502, %rd1629, 32;
	cvt.u32.u64 	%r1709, %rd1502;
	or.b64  	%rd1630, %rd254, 4294967295;

$L__BB1_336:
	setp.eq.s32 	%p280, %r1709, -1;
	@%p280 bra 	$L__BB1_338;

	add.s64 	%rd930, %rd1625, %rd229;
	cvt.u32.u64 	%r896, %rd930;
	shl.b32 	%r897, %r896, 2;
	add.s32 	%r899, %r576, %r897;
	st.shared.u32 	[%r899+10392], %r1709;
	add.s64 	%rd1625, %rd1625, 1;
	add.s32 	%r1708, %r1708, 1;
	cvt.s64.s32 	%rd931, %r1708;
	setp.gt.u64 	%p281, %rd230, %rd931;
	mov.u64 	%rd1629, %rd1630;
	@%p281 bra 	$L__BB1_330;

$L__BB1_338:
	setp.eq.s64 	%p282, %rd1630, -1;
	@%p282 bra 	$L__BB1_346;

	ld.u64 	%rd932, [%rd593+24];
	membar.gl;
	mul.wide.u32 	%rd933, %r1707, 8;
	add.s64 	%rd262, %rd932, %rd933;
	atom.exch.b64 	%rd1634, [%rd262], %rd1630;
	setp.eq.s64 	%p283, %rd1634, -1;
	@%p283 bra 	$L__BB1_346;

$L__BB1_341:
	cvt.u32.u64 	%r900, %rd1634;
	setp.eq.s32 	%p284, %r900, -1;
	setp.gt.u64 	%p285, %rd1634, -4294967297;
	or.pred  	%p286, %p285, %p284;
	@%p286 bra 	$L__BB1_345;

	atom.exch.b64 	%rd265, [%rd262], -1;
	setp.eq.s64 	%p287, %rd265, -1;
	@%p287 bra 	$L__BB1_344;

	shr.u64 	%rd934, %rd1634, 32;
	and.b64  	%rd935, %rd265, 4294967295;
	ld.u64 	%rd936, [%rd593+16];
	mul.lo.s64 	%rd937, %rd935, 1296;
	add.s64 	%rd938, %rd936, %rd937;
	st.u32 	[%rd938+1280], %rd934;
	and.b64  	%rd939, %rd1634, 4294967295;
	and.b64  	%rd940, %rd265, -4294967296;
	or.b64  	%rd1634, %rd940, %rd939;

$L__BB1_344:
	membar.gl;
	atom.exch.b64 	%rd1634, [%rd262], %rd1634;
	setp.eq.s64 	%p288, %rd1634, -1;
	@%p288 bra 	$L__BB1_346;
	bra.uni 	$L__BB1_341;

$L__BB1_345:
	atom.exch.b64 	%rd941, [%rd262], %rd1634;

$L__BB1_346:
	add.s32 	%r1704, %r204, 1;
	setp.lt.u64 	%p289, %rd1625, %rd230;
	setp.lt.u32 	%p290, %r204, 31;
	and.pred  	%p291, %p289, %p290;
	@%p291 bra 	$L__BB1_317;

$L__BB1_347:
	cvt.u16.u64 	%rs114, %rd1625;
	ld.shared.u8 	%rs115, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs116, %rs115, %rs114;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs116;

$L__BB1_348:
	bar.warp.sync 	%r856;
	setp.eq.s32 	%p292, %r190, 0;
	mov.u32 	%r1720, 0;
	mov.u64 	%rd1639, -1;
	@%p292 bra 	$L__BB1_368;

	mov.u16 	%rs296, 1;
	mov.u32 	%r1711, %r1720;
	mov.u32 	%r1716, %r1720;

$L__BB1_350:
	and.b16  	%rs119, %rs296, 255;
	setp.eq.s16 	%p293, %rs119, 0;
	mov.u32 	%r1717, 8;
	mov.u16 	%rs297, 0;
	@%p293 bra 	$L__BB1_354;

	ld.shared.u8 	%rs21, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	cvt.u32.u16 	%r1717, %rs21;
	setp.eq.s16 	%p294, %rs21, 8;
	@%p294 bra 	$L__BB1_353;

	mad.lo.s32 	%r907, %r1717, 1296, %r576;
	ld.shared.u32 	%r908, [%r907+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r908;

$L__BB1_353:
	selp.b16 	%rs297, 0, %rs296, %p294;

$L__BB1_354:
	and.b16  	%rs120, %rs297, 255;
	setp.ne.s16 	%p296, %rs120, 0;
	@%p296 bra 	$L__BB1_359;

	mov.u32 	%r1715, %r1716;

$L__BB1_356:
	mov.u32 	%r1716, %r1715;
	setp.gt.u32 	%p297, %r1716, 1;
	@%p297 bra 	$L__BB1_359;

	add.s32 	%r910, %r576, %r1716;
	ld.shared.u8 	%rs24, [%r910+16];
	setp.eq.s16 	%p298, %rs24, 8;
	add.s32 	%r1715, %r1716, 1;
	@%p298 bra 	$L__BB1_356;

	add.s32 	%r1716, %r1716, 1;
	cvt.u32.u16 	%r1717, %rs24;

$L__BB1_359:
	setp.eq.s32 	%p299, %r1717, 8;
	@%p299 bra 	$L__BB1_368;

	mad.lo.s32 	%r914, %r1717, 1296, %r576;
	ld.shared.u32 	%r915, [%r914+1312];
	add.s32 	%r1720, %r915, %r1720;
	// begin inline asm
	activemask.b32 %r911;
	// end inline asm
	ld.shared.u8 	%rs25, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p300, %rs25, 0;
	mov.u32 	%r912, -1;
	mov.u32 	%r1718, %r912;
	@%p300 bra 	$L__BB1_362;

	mul.wide.u16 	%r916, %rs25, 4;
	add.s32 	%r918, %r576, %r916;
	ld.shared.u32 	%r1718, [%r918+10388];
	add.s16 	%rs121, %rs25, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs121;

$L__BB1_362:
	mad.lo.s32 	%r1556, %r1717, 1296, %r576;
	cvt.u64.u32 	%rd271, %r1718;
	ld.u64 	%rd944, [%rd593+16];
	mov.u32 	%r1719, 0;
	add.s32 	%r1459, %r1556, 1312;
	st.shared.u32 	[%r1459+-8], %r912;

$L__BB1_363:
	mul.wide.u32 	%rd1504, %r1718, 1296;
	add.s64 	%rd1503, %rd944, %rd1504;
	mad.lo.s32 	%r1559, %r1717, 1296, %r576;
	add.s32 	%r1558, %r1559, 24;
	shl.b32 	%r923, %r1719, 3;
	add.s32 	%r924, %r1558, %r923;
	ld.shared.v2.u32 	{%r925, %r926}, [%r924];
	mul.wide.s32 	%rd946, %r1719, 8;
	add.s64 	%rd947, %rd1503, %rd946;
	st.v2.u32 	[%rd947], {%r925, %r926};
	add.s32 	%r1719, %r1719, 1;
	setp.lt.u32 	%p301, %r1719, 162;
	@%p301 bra 	$L__BB1_363;

	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r1718;
	ld.shared.u8 	%rs122, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs123, %rs122, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs123;
	ld.u64 	%rd948, [%rd593+16];
	mul.lo.s64 	%rd949, %rd271, 1296;
	add.s64 	%rd950, %rd948, %rd949;
	mov.u32 	%r929, -1;
	st.u32 	[%rd950+1280], %r929;
	setp.eq.s64 	%p302, %rd1639, -1;
	@%p302 bra 	$L__BB1_366;

	and.b64  	%rd951, %rd1639, 4294967295;
	ld.u64 	%rd952, [%rd593+16];
	mul.lo.s64 	%rd953, %rd951, 1296;
	add.s64 	%rd954, %rd952, %rd953;
	st.u32 	[%rd954+1280], %r1718;
	and.b64  	%rd1638, %rd1639, -4294967296;
	bra.uni 	$L__BB1_367;

$L__BB1_366:
	shl.b64 	%rd1638, %rd271, 32;

$L__BB1_367:
	mad.lo.s32 	%r1557, %r1717, 1296, %r576;
	cvt.u32.u16 	%r1555, %rs19;
	add.s32 	%r1554, %r1555, -5;
	or.b64  	%rd1639, %rd1638, %rd271;
	ld.shared.u8 	%r930, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	add.s32 	%r1460, %r1557, 1312;
	st.shared.u32 	[%r1460+-8], %r930;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1717;
	ld.shared.u8 	%rs124, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.gt.u16 	%p303, %rs124, 5;
	add.s32 	%r1711, %r1711, 1;
	setp.lt.u32 	%p304, %r1711, %r1554;
	and.pred  	%p305, %p303, %p304;
	mov.u16 	%rs296, %rs297;
	@%p305 bra 	$L__BB1_350;

$L__BB1_368:
	ld.local.u32 	%r931, [%rd1+4];
	mad.lo.s32 	%r240, %r931, 69069, 1;
	st.local.u32 	[%rd1+4], %r240;
	setp.eq.s32 	%p306, %r1720, 0;
	setp.eq.s64 	%p307, %rd1639, -1;
	and.pred  	%p308, %p307, %p306;
	@%p308 bra 	$L__BB1_384;

	ld.u64 	%rd278, [%rd593+32];
	setp.gt.s32 	%p309, %r1720, -1;
	@%p309 bra 	$L__BB1_371;
	bra.uni 	$L__BB1_370;

$L__BB1_371:
	cvt.s64.s32 	%rd959, %r1720;
	add.s64 	%rd960, %rd278, 16;
	atom.add.u64 	%rd961, [%rd960], %rd959;
	cvt.u32.u64 	%r1721, %rd961;
	add.s32 	%r1722, %r1720, %r1721;
	bra.uni 	$L__BB1_372;

$L__BB1_370:
	neg.s32 	%r932, %r1720;
	cvt.s64.s32 	%rd955, %r932;
	neg.s64 	%rd956, %rd955;
	add.s64 	%rd957, %rd278, 16;
	atom.add.u64 	%rd958, [%rd957], %rd956;
	cvt.u32.u64 	%r1721, %rd958;
	sub.s32 	%r1722, %r1721, %r1720;

$L__BB1_372:
	ld.shared.u32 	%r933, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	add.s32 	%r934, %r933, %r1720;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r934;
	setp.ne.s32 	%p310, %r1722, 0;
	setp.eq.s32 	%p311, %r1721, 0;
	and.pred  	%p312, %p311, %p310;
	@%p312 bra 	$L__BB1_375;
	bra.uni 	$L__BB1_373;

$L__BB1_375:
	ld.u64 	%rd964, [%rd593+32];
	add.s64 	%rd965, %rd964, 8;
	atom.add.u32 	%r936, [%rd965], 65536;
	bra.uni 	$L__BB1_376;

$L__BB1_373:
	or.pred  	%p315, %p311, %p310;
	@%p315 bra 	$L__BB1_376;

	ld.u64 	%rd962, [%rd593+32];
	add.s64 	%rd963, %rd962, 8;
	atom.add.u32 	%r935, [%rd963], -65536;

$L__BB1_376:
	setp.eq.s64 	%p697, %rd1639, -1;
	@%p697 bra 	$L__BB1_384;

	mad.lo.s32 	%r1560, %r931, 69069, 1;
	membar.gl;
	shl.b32 	%r937, %r1560, 3;
	cvt.u64.u32 	%rd966, %r937;
	and.b64  	%rd967, %rd966, 65528;
	add.s64 	%rd968, %rd278, %rd967;
	add.s64 	%rd279, %rd968, 24;
	atom.exch.b64 	%rd1640, [%rd279], %rd1639;
	setp.eq.s64 	%p317, %rd1640, -1;
	@%p317 bra 	$L__BB1_384;

$L__BB1_379:
	cvt.u32.u64 	%r938, %rd1640;
	setp.eq.s32 	%p318, %r938, -1;
	setp.gt.u64 	%p319, %rd1640, -4294967297;
	or.pred  	%p320, %p319, %p318;
	@%p320 bra 	$L__BB1_383;

	atom.exch.b64 	%rd282, [%rd279], -1;
	setp.eq.s64 	%p321, %rd282, -1;
	@%p321 bra 	$L__BB1_382;

	shr.u64 	%rd969, %rd1640, 32;
	and.b64  	%rd970, %rd282, 4294967295;
	ld.u64 	%rd971, [%rd593+16];
	mul.lo.s64 	%rd972, %rd970, 1296;
	add.s64 	%rd973, %rd971, %rd972;
	st.u32 	[%rd973+1280], %rd969;
	and.b64  	%rd974, %rd1640, 4294967295;
	and.b64  	%rd975, %rd282, -4294967296;
	or.b64  	%rd1640, %rd975, %rd974;

$L__BB1_382:
	membar.gl;
	atom.exch.b64 	%rd1640, [%rd279], %rd1640;
	setp.eq.s64 	%p322, %rd1640, -1;
	@%p322 bra 	$L__BB1_384;
	bra.uni 	$L__BB1_379;

$L__BB1_383:
	atom.exch.b64 	%rd976, [%rd279], %rd1640;

$L__BB1_384:
	bar.warp.sync 	%r852;

$L__BB1_385:
	// begin inline asm
	activemask.b32 %r939;
	// end inline asm
	brev.b32 	%r940, %r939;
	bfind.shiftamt.u32 	%r941, %r940;
	setp.ne.s32 	%p323, %r941, %r3;
	@%p323 bra 	$L__BB1_402;

	setp.gt.u32 	%p324, %r803, 1;
	mov.u32 	%r942, 8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right], %r942;
	@%p324 bra 	$L__BB1_388;
	bra.uni 	$L__BB1_387;

$L__BB1_388:
	ld.shared.u32 	%r253, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left];
	bra.uni 	$L__BB1_389;

$L__BB1_387:
	min.u32 	%r1525, %r803, 2;
	add.s32 	%r1524, %r576, %r1525;
	add.s32 	%r1461, %r1524, 16;
	ld.shared.u8 	%r253, [%r1461];
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left], %r253;

$L__BB1_389:
	setp.eq.s32 	%p325, %r253, 8;
	@%p325 bra 	$L__BB1_391;
	bra.uni 	$L__BB1_390;

$L__BB1_391:
	ld.shared.u8 	%rs26, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r253, %rs26;
	setp.eq.s16 	%p326, %rs26, 8;
	mad.lo.s32 	%r946, %r253, 1296, %r576;
	@%p326 bra 	$L__BB1_393;

	add.s32 	%r1462, %r946, 1304;
	ld.shared.u32 	%r947, [%r1462];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r947;

$L__BB1_393:
	min.u32 	%r1531, %r803, 2;
	add.s32 	%r1530, %r576, %r1531;
	mov.u32 	%r1725, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left], %r253;
	ld.shared.u8 	%rs125, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs126, %rs125, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs126;
	add.s32 	%r1463, %r946, 1304;
	st.shared.u32 	[%r1463+12], %r803;
	add.s32 	%r1464, %r1530, 16;
	st.shared.u8 	[%r1464], %rs26;
	bra.uni 	$L__BB1_394;

$L__BB1_390:
	mad.lo.s32 	%r944, %r253, 1296, %r576;
	ld.shared.u32 	%r1725, [%r944+1312];

$L__BB1_394:
	popc.b32 	%r949, %r810;
	add.s32 	%r255, %r1725, %r949;
	setp.gt.u32 	%p327, %r255, 32;
	mad.lo.s32 	%r951, %r253, 1296, %r576;
	@%p327 bra 	$L__BB1_398;
	bra.uni 	$L__BB1_395;

$L__BB1_398:
	ld.shared.u8 	%rs27, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r257, %rs27;
	setp.eq.s16 	%p329, %rs27, 8;
	mad.lo.s32 	%r955, %r257, 1296, %r576;
	@%p329 bra 	$L__BB1_400;

	add.s32 	%r1469, %r955, 1304;
	ld.shared.u32 	%r956, [%r1469];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r956;

$L__BB1_400:
	popc.b32 	%r1622, %r810;
	add.s32 	%r1621, %r1725, %r1622;
	min.u32 	%r1529, %r803, 2;
	add.s32 	%r1528, %r576, %r1529;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right], %r257;
	ld.shared.v2.u8 	{%rs128, %rs129}, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s32 	%r957, %r1621, -32;
	add.s32 	%r1470, %r955, 1304;
	st.shared.v2.u32 	[%r1470+8], {%r957, %r803};
	cvt.u32.u16 	%r958, %rs129;
	add.s32 	%r1471, %r951, 1304;
	st.shared.u32 	[%r1471], %r958;
	cvt.u16.u32 	%rs131, %r253;
	add.s16 	%rs132, %rs128, 1;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], {%rs132, %rs131};
	add.s32 	%r1472, %r1528, 16;
	st.shared.u8 	[%r1472], %rs27;
	mov.u32 	%r959, 32;
	add.s32 	%r1473, %r951, 1304;
	st.shared.u32 	[%r1473+8], %r959;
	bra.uni 	$L__BB1_401;

$L__BB1_395:
	setp.eq.s32 	%p328, %r255, 32;
	@%p328 bra 	$L__BB1_397;
	bra.uni 	$L__BB1_396;

$L__BB1_397:
	min.u32 	%r1527, %r803, 2;
	add.s32 	%r1526, %r576, %r1527;
	mov.u16 	%rs127, 8;
	add.s32 	%r1466, %r1526, 16;
	st.shared.u8 	[%r1466], %rs127;
	ld.shared.u8 	%r952, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	add.s32 	%r1467, %r951, 1304;
	st.shared.u32 	[%r1467], %r952;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r253;
	mov.u32 	%r953, 32;
	add.s32 	%r1468, %r951, 1304;
	st.shared.u32 	[%r1468+8], %r953;
	bra.uni 	$L__BB1_401;

$L__BB1_396:
	add.s32 	%r1465, %r951, 1304;
	st.shared.u32 	[%r1465+8], %r255;

$L__BB1_401:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start], %r1725;

$L__BB1_402:
	cvt.u64.u32 	%rd1490, %r1688;
	cvt.u64.u32 	%rd1484, %r149;
	bar.warp.sync 	%r808;
	ld.shared.u32 	%r960, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start];
	and.b32  	%r961, %r809, %r4;
	popc.b32 	%r962, %r961;
	add.s32 	%r259, %r960, %r962;
	setp.gt.u32 	%p330, %r259, 31;
	mul.lo.s64 	%rd977, %rd1484, 1296;
	add.s64 	%rd978, %rd1606, %rd977;
	mul.lo.s64 	%rd979, %rd1490, 40;
	add.s64 	%rd286, %rd978, %rd979;
	@%p330 bra 	$L__BB1_407;
	bra.uni 	$L__BB1_403;

$L__BB1_407:
	setp.eq.s32 	%p333, %r803, 0;
	ld.shared.u32 	%r967, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right];
	mad.lo.s32 	%r969, %r967, 1296, %r576;
	add.s32 	%r970, %r969, 24;
	mad.lo.s32 	%r971, %r259, 40, %r970;
	@%p333 bra 	$L__BB1_410;

	setp.ne.s32 	%p334, %r803, 1;
	@%p334 bra 	$L__BB1_411;

	ld.u64 	%rd988, [%rd286];
	ld.u64 	%rd989, [%rd286+8];
	ld.u64 	%rd990, [%rd286+16];
	ld.u64 	%rd991, [%rd286+24];
	ld.v4.u16 	{%rs149, %rs150, %rs151, %rs152}, [%rd286+32];
	add.s32 	%r1474, %r971, -1280;
	st.shared.u64 	[%r1474], %rd988;
	add.s32 	%r1475, %r971, -1280;
	st.shared.u64 	[%r1475+8], %rd989;
	add.s32 	%r1476, %r971, -1280;
	st.shared.u64 	[%r1476+16], %rd990;
	add.s32 	%r1477, %r971, -1280;
	st.shared.u64 	[%r1477+24], %rd991;
	add.s32 	%r1478, %r971, -1280;
	st.shared.v4.u16 	[%r1478+32], {%rs149, %rs150, %rs151, %rs152};
	bra.uni 	$L__BB1_411;

$L__BB1_403:
	setp.eq.s32 	%p331, %r803, 0;
	ld.shared.u32 	%r963, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left];
	mad.lo.s32 	%r965, %r963, 1296, %r576;
	add.s32 	%r966, %r965, 24;
	mad.lo.s32 	%r260, %r259, 40, %r966;
	@%p331 bra 	$L__BB1_406;

	setp.ne.s32 	%p332, %r803, 1;
	@%p332 bra 	$L__BB1_411;

	ld.u64 	%rd980, [%rd286];
	ld.u64 	%rd981, [%rd286+8];
	ld.u64 	%rd982, [%rd286+16];
	ld.u64 	%rd983, [%rd286+24];
	ld.v4.u16 	{%rs133, %rs134, %rs135, %rs136}, [%rd286+32];
	st.shared.u64 	[%r260], %rd980;
	st.shared.u64 	[%r260+8], %rd981;
	st.shared.u64 	[%r260+16], %rd982;
	st.shared.u64 	[%r260+24], %rd983;
	st.shared.v4.u16 	[%r260+32], {%rs133, %rs134, %rs135, %rs136};
	bra.uni 	$L__BB1_411;

$L__BB1_410:
	ld.u64 	%rd992, [%rd286];
	ld.u64 	%rd993, [%rd286+8];
	ld.u64 	%rd994, [%rd286+16];
	ld.u64 	%rd995, [%rd286+24];
	ld.v4.u16 	{%rs157, %rs158, %rs159, %rs160}, [%rd286+32];
	add.s32 	%r1479, %r971, -1280;
	st.shared.u64 	[%r1479], %rd992;
	add.s32 	%r1480, %r971, -1280;
	st.shared.u64 	[%r1480+8], %rd993;
	add.s32 	%r1481, %r971, -1280;
	st.shared.u64 	[%r1481+16], %rd994;
	add.s32 	%r1482, %r971, -1280;
	st.shared.u64 	[%r1482+24], %rd995;
	add.s32 	%r1483, %r971, -1280;
	st.shared.v4.u16 	[%r1483+32], {%rs157, %rs158, %rs159, %rs160};
	bra.uni 	$L__BB1_411;

$L__BB1_406:
	ld.u64 	%rd984, [%rd286];
	ld.u64 	%rd985, [%rd286+8];
	ld.u64 	%rd986, [%rd286+16];
	ld.u64 	%rd987, [%rd286+24];
	ld.v4.u16 	{%rs141, %rs142, %rs143, %rs144}, [%rd286+32];
	st.shared.u64 	[%r260], %rd984;
	st.shared.u64 	[%r260+8], %rd985;
	st.shared.u64 	[%r260+16], %rd986;
	st.shared.u64 	[%r260+24], %rd987;
	st.shared.v4.u16 	[%r260+32], {%rs141, %rs142, %rs143, %rs144};

$L__BB1_411:
	cvt.u64.u32 	%rd1491, %r1688;
	cvt.u32.u64 	%r972, %rd1491;
	bar.warp.sync 	%r808;
	add.s32 	%r1688, %r972, 1;
	setp.ge.u32 	%p335, %r1688, %r802;
	@%p335 bra 	$L__BB1_413;
	bra.uni 	$L__BB1_412;

$L__BB1_413:
	ld.shared.u8 	%rs165, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	mul.wide.u16 	%r974, %rs165, 4;
	add.s32 	%r975, %r576, %r974;
	st.shared.u32 	[%r975+10392], %r149;
	add.s16 	%rs166, %rs165, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs166;
	ld.shared.u32 	%r976, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count];
	add.s32 	%r1687, %r1687, 1;
	setp.lt.u32 	%p336, %r1687, %r976;
	@%p336 bra 	$L__BB1_248;

$L__BB1_414:
	bar.warp.sync 	%r718;
	membar.gl;
	ld.shared.u8 	%rs298, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];

$L__BB1_415:
	ld.shared.u8 	%rs167, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10];
	setp.eq.s16 	%p337, %rs167, 0;
	setp.ne.s16 	%p338, %rs298, 8;
	or.pred  	%p339, %p337, %p338;
	@%p339 bra 	$L__BB1_420;

$L__BB1_417:
	st.local.u64 	[%rd600], %rd593;
	st.local.u64 	[%rd600+8], %rd601;
	st.local.u64 	[%rd600+16], %rd595;
	st.local.u64 	[%rd600+24], %rd596;
	st.local.u64 	[%rd600+32], %rd604;
	st.local.u64 	[%rd600+40], %rd605;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd606;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd599;
	.param .b32 retval0;
	call.uni (retval0), 
	_make_work, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r980, [retval0+0];
	} // callseq 4
	ld.local.u8 	%rs169, [%rd607];
	setp.ne.s16 	%p340, %rs169, 0;
	mov.u32 	%r981, -1;
	vote.sync.any.pred 	%p341, %p340, %r981;
	selp.u16 	%rs170, 1, 0, %p341;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10], %rs170;
	// begin inline asm
	activemask.b32 %r977;
	// end inline asm
	brev.b32 	%r983, %r977;
	bfind.shiftamt.u32 	%r984, %r983;
	setp.ne.s32 	%p342, %r984, %r3;
	ld.shared.u8 	%rs171, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.ne.s16 	%p343, %rs171, 0;
	or.pred  	%p344, %p343, %p342;
	ld.shared.u8 	%rs172, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.eq.s16 	%p345, %rs172, 0;
	or.pred  	%p346, %p344, %p345;
	@%p346 bra 	$L__BB1_419;

	ld.u64 	%rd1003, [%rd593+32];
	add.s64 	%rd1004, %rd1003, 8;
	atom.add.u32 	%r985, [%rd1004], 1;
	mov.u16 	%rs173, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs173;

$L__BB1_419:
	bar.warp.sync 	-1;
	ld.shared.u8 	%rs174, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10];
	setp.ne.s16 	%p347, %rs174, 0;
	ld.shared.u8 	%rs175, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.eq.s16 	%p348, %rs175, 8;
	and.pred  	%p349, %p347, %p348;
	@%p349 bra 	$L__BB1_417;

$L__BB1_420:
	// begin inline asm
	activemask.b32 %r986;
	// end inline asm
	bar.warp.sync 	%r986;
	// begin inline asm
	activemask.b32 %r987;
	// end inline asm
	brev.b32 	%r988, %r987;
	bfind.shiftamt.u32 	%r989, %r988;
	setp.ne.s32 	%p350, %r989, %r3;
	@%p350 bra 	$L__BB1_429;

	ld.shared.u8 	%rs30, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.eq.s16 	%p351, %rs30, 8;
	@%p351 bra 	$L__BB1_423;
	bra.uni 	$L__BB1_422;

$L__BB1_423:
	ld.shared.u8 	%rs31, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16];
	mov.u32 	%r1728, 0;
	mov.u32 	%r1729, 2;
	setp.eq.s16 	%p352, %rs31, 8;
	mov.u32 	%r1730, 8;
	@%p352 bra 	$L__BB1_425;

	cvt.u32.u16 	%r996, %rs31;
	mad.lo.s32 	%r998, %r996, 1296, %r576;
	ld.shared.u32 	%r1728, [%r998+1312];
	setp.eq.s32 	%p353, %r1728, 0;
	selp.b32 	%r1729, 2, 0, %p353;
	selp.b32 	%r1730, 8, %r996, %p353;

$L__BB1_425:
	ld.shared.u8 	%rs32, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+17];
	setp.eq.s16 	%p354, %rs32, 8;
	@%p354 bra 	$L__BB1_427;

	cvt.u32.u16 	%r999, %rs32;
	mad.lo.s32 	%r1001, %r999, 1296, %r576;
	ld.shared.u32 	%r1002, [%r1001+1312];
	setp.gt.u32 	%p355, %r1002, %r1728;
	selp.b32 	%r1729, 1, %r1729, %p355;
	selp.b32 	%r1730, %r999, %r1730, %p355;

$L__BB1_427:
	setp.eq.s32 	%p356, %r1730, 8;
	setp.ne.s32 	%p357, %r1730, 8;
	selp.u16 	%rs180, 1, 0, %p357;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs180;
	@%p356 bra 	$L__BB1_429;

	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], %r1730;
	add.s32 	%r1004, %r576, 14;
	add.s32 	%r1005, %r1004, %r1729;
	mov.u16 	%rs181, 8;
	st.shared.u8 	[%r1005+2], %rs181;
	ld.shared.u8 	%rs182, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs183, %rs182, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs183;
	bra.uni 	$L__BB1_429;

$L__BB1_422:
	cvt.u32.u16 	%r990, %rs30;
	mad.lo.s32 	%r992, %r990, 1296, %r576;
	ld.shared.u8 	%rs176, [%r992+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], %rs30;
	ld.shared.u8 	%rs177, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs178, %rs177, -1;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], {%rs178, %rs176};
	mov.u16 	%rs179, 1;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs179;

$L__BB1_429:
	bar.warp.sync 	%r986;
	ld.shared.u8 	%rs184, [_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result];
	setp.ne.s16 	%p358, %rs184, 0;
	@%p358 bra 	$L__BB1_713;

	// begin inline asm
	activemask.b32 %r1006;
	// end inline asm
	bar.warp.sync 	%r1006;
	// begin inline asm
	activemask.b32 %r1007;
	// end inline asm
	brev.b32 	%r1008, %r1007;
	bfind.shiftamt.u32 	%r1009, %r1008;
	setp.ne.s32 	%p359, %r1009, %r3;
	@%p359 bra 	$L__BB1_534;

	mov.u32 	%r1010, 6;
	ld.shared.u8 	%r1011, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.gt.u32 	%p360, %r1011, 6;
	sub.s32 	%r1012, %r1010, %r1011;
	selp.b32 	%r276, 0, %r1012, %p360;
	ld.shared.u8 	%rs299, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u32.u16 	%r1013, %rs299;
	and.b32  	%r277, %r1013, 255;
	cvt.u64.u16 	%rd1005, %rs299;
	and.b64  	%rd1006, %rd1005, 255;
	mov.u64 	%rd1007, 8;
	sub.s64 	%rd1008, %rd1007, %rd1006;
	cvt.u64.u32 	%rd1009, %r276;
	setp.ge.u64 	%p361, %rd1008, %rd1009;
	@%p361 bra 	$L__BB1_484;

	mov.u32 	%r1014, 8;
	sub.s32 	%r278, %r1014, %r276;
	setp.ge.u32 	%p362, %r278, %r277;
	@%p362 bra 	$L__BB1_484;

	add.s32 	%r1015, %r276, %r277;
	add.s32 	%r279, %r1015, -8;
	add.s32 	%r1016, %r1015, -9;
	and.b32  	%r280, %r279, 3;
	setp.lt.u32 	%p363, %r1016, 3;
	mov.u64 	%rd1652, -1;
	@%p363 bra 	$L__BB1_457;

	sub.s32 	%r1731, %r279, %r280;
	bra.uni 	$L__BB1_435;

$L__BB1_456:
	ld.shared.u8 	%rs299, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];

$L__BB1_435:
	setp.eq.s16 	%p364, %rs299, 0;
	mov.u32 	%r1017, -1;
	mov.u32 	%r1732, %r1017;
	@%p364 bra 	$L__BB1_437;

	mul.wide.u16 	%r1018, %rs299, 4;
	add.s32 	%r1020, %r576, %r1018;
	ld.shared.u32 	%r1732, [%r1020+10388];
	add.s16 	%rs187, %rs299, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs187;

$L__BB1_437:
	cvt.u64.u32 	%rd289, %r1732;
	ld.u64 	%rd1013, [%rd593+16];
	mul.wide.u32 	%rd1014, %r1732, 1296;
	add.s64 	%rd1015, %rd1013, %rd1014;
	st.u32 	[%rd1015+1280], %r1017;
	setp.eq.s64 	%p365, %rd1652, -1;
	@%p365 bra 	$L__BB1_439;

	and.b64  	%rd1016, %rd1652, 4294967295;
	ld.u64 	%rd1017, [%rd593+16];
	mul.lo.s64 	%rd1018, %rd1016, 1296;
	add.s64 	%rd1019, %rd1017, %rd1018;
	st.u32 	[%rd1019+1280], %r1732;
	and.b64  	%rd1644, %rd1652, -4294967296;
	bra.uni 	$L__BB1_440;

$L__BB1_439:
	shl.b64 	%rd1644, %rd289, 32;

$L__BB1_440:
	ld.shared.u8 	%rs35, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p366, %rs35, 0;
	mov.u32 	%r1022, -1;
	mov.u32 	%r1733, %r1022;
	@%p366 bra 	$L__BB1_442;

	mul.wide.u16 	%r1023, %rs35, 4;
	add.s32 	%r1025, %r576, %r1023;
	ld.shared.u32 	%r1733, [%r1025+10388];
	add.s16 	%rs188, %rs35, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs188;

$L__BB1_442:
	ld.u64 	%rd1020, [%rd593+16];
	mul.wide.u32 	%rd1021, %r1733, 1296;
	add.s64 	%rd1022, %rd1020, %rd1021;
	st.u32 	[%rd1022+1280], %r1022;
	or.b64  	%rd1023, %rd1644, %rd289;
	setp.eq.s64 	%p367, %rd1023, -1;
	@%p367 bra 	$L__BB1_444;

	ld.u64 	%rd1024, [%rd593+16];
	mul.lo.s64 	%rd1025, %rd289, 1296;
	add.s64 	%rd1026, %rd1024, %rd1025;
	st.u32 	[%rd1026+1280], %r1733;
	bra.uni 	$L__BB1_445;

$L__BB1_444:
	cvt.u64.u32 	%rd1543, %r1733;
	shl.b64 	%rd1644, %rd1543, 32;

$L__BB1_445:
	cvt.u64.u32 	%rd1542, %r1733;
	or.b64  	%rd296, %rd1644, %rd1542;
	ld.shared.u8 	%rs36, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p368, %rs36, 0;
	mov.u32 	%r1027, -1;
	mov.u32 	%r1734, %r1027;
	@%p368 bra 	$L__BB1_447;

	mul.wide.u16 	%r1028, %rs36, 4;
	add.s32 	%r1030, %r576, %r1028;
	ld.shared.u32 	%r1734, [%r1030+10388];
	add.s16 	%rs189, %rs36, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs189;

$L__BB1_447:
	cvt.u64.u32 	%rd297, %r1734;
	ld.u64 	%rd1027, [%rd593+16];
	mul.wide.u32 	%rd1028, %r1734, 1296;
	add.s64 	%rd1029, %rd1027, %rd1028;
	st.u32 	[%rd1029+1280], %r1027;
	setp.eq.s64 	%p369, %rd296, -1;
	@%p369 bra 	$L__BB1_449;

	and.b64  	%rd1030, %rd296, 4294967295;
	ld.u64 	%rd1031, [%rd593+16];
	mul.lo.s64 	%rd1032, %rd1030, 1296;
	add.s64 	%rd1033, %rd1031, %rd1032;
	st.u32 	[%rd1033+1280], %r1734;
	and.b64  	%rd1646, %rd1644, -4294967296;
	bra.uni 	$L__BB1_450;

$L__BB1_449:
	shl.b64 	%rd1646, %rd297, 32;

$L__BB1_450:
	ld.shared.u8 	%rs37, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p370, %rs37, 0;
	mov.u32 	%r1032, -1;
	mov.u32 	%r1735, %r1032;
	@%p370 bra 	$L__BB1_452;

	mul.wide.u16 	%r1033, %rs37, 4;
	add.s32 	%r1035, %r576, %r1033;
	ld.shared.u32 	%r1735, [%r1035+10388];
	add.s16 	%rs190, %rs37, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs190;

$L__BB1_452:
	ld.u64 	%rd1034, [%rd593+16];
	mul.wide.u32 	%rd1035, %r1735, 1296;
	add.s64 	%rd1036, %rd1034, %rd1035;
	st.u32 	[%rd1036+1280], %r1032;
	or.b64  	%rd1037, %rd1646, %rd297;
	setp.eq.s64 	%p371, %rd1037, -1;
	@%p371 bra 	$L__BB1_454;

	ld.u64 	%rd1038, [%rd593+16];
	mul.lo.s64 	%rd1039, %rd297, 1296;
	add.s64 	%rd1040, %rd1038, %rd1039;
	st.u32 	[%rd1040+1280], %r1735;
	bra.uni 	$L__BB1_455;

$L__BB1_454:
	cvt.u64.u32 	%rd1545, %r1735;
	shl.b64 	%rd1646, %rd1545, 32;

$L__BB1_455:
	cvt.u64.u32 	%rd1544, %r1735;
	or.b64  	%rd1652, %rd1646, %rd1544;
	add.s32 	%r1731, %r1731, -4;
	setp.eq.s32 	%p372, %r1731, 0;
	@%p372 bra 	$L__BB1_457;
	bra.uni 	$L__BB1_456;

$L__BB1_457:
	setp.eq.s32 	%p373, %r280, 0;
	@%p373 bra 	$L__BB1_476;

	ld.shared.u8 	%rs39, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p374, %rs39, 0;
	mov.u32 	%r1037, -1;
	mov.u32 	%r1736, %r1037;
	@%p374 bra 	$L__BB1_460;

	mul.wide.u16 	%r1038, %rs39, 4;
	add.s32 	%r1040, %r576, %r1038;
	ld.shared.u32 	%r1736, [%r1040+10388];
	add.s16 	%rs191, %rs39, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs191;

$L__BB1_460:
	cvt.u64.u32 	%rd307, %r1736;
	ld.u64 	%rd1041, [%rd593+16];
	mul.wide.u32 	%rd1042, %r1736, 1296;
	add.s64 	%rd1043, %rd1041, %rd1042;
	st.u32 	[%rd1043+1280], %r1037;
	setp.eq.s64 	%p375, %rd1652, -1;
	@%p375 bra 	$L__BB1_462;

	and.b64  	%rd1044, %rd1652, 4294967295;
	ld.u64 	%rd1045, [%rd593+16];
	mul.lo.s64 	%rd1046, %rd1044, 1296;
	add.s64 	%rd1047, %rd1045, %rd1046;
	st.u32 	[%rd1047+1280], %r1736;
	and.b64  	%rd1650, %rd1652, -4294967296;
	bra.uni 	$L__BB1_463;

$L__BB1_462:
	shl.b64 	%rd1650, %rd307, 32;

$L__BB1_463:
	or.b64  	%rd1652, %rd1650, %rd307;
	setp.eq.s32 	%p376, %r280, 1;
	@%p376 bra 	$L__BB1_476;

	ld.shared.u8 	%rs40, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p377, %rs40, 0;
	mov.u32 	%r1042, -1;
	mov.u32 	%r1737, %r1042;
	@%p377 bra 	$L__BB1_466;

	mul.wide.u16 	%r1043, %rs40, 4;
	add.s32 	%r1045, %r576, %r1043;
	ld.shared.u32 	%r1737, [%r1045+10388];
	add.s16 	%rs192, %rs40, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs192;

$L__BB1_466:
	cvt.u64.u32 	%rd312, %r1737;
	ld.u64 	%rd1048, [%rd593+16];
	mul.wide.u32 	%rd1049, %r1737, 1296;
	add.s64 	%rd1050, %rd1048, %rd1049;
	st.u32 	[%rd1050+1280], %r1042;
	setp.eq.s64 	%p378, %rd1652, -1;
	@%p378 bra 	$L__BB1_468;

	ld.u64 	%rd1051, [%rd593+16];
	mul.lo.s64 	%rd1052, %rd307, 1296;
	add.s64 	%rd1053, %rd1051, %rd1052;
	st.u32 	[%rd1053+1280], %r1737;
	bra.uni 	$L__BB1_469;

$L__BB1_468:
	shl.b64 	%rd1650, %rd312, 32;

$L__BB1_469:
	or.b64  	%rd1652, %rd1650, %rd312;
	setp.eq.s32 	%p379, %r280, 2;
	@%p379 bra 	$L__BB1_476;

	ld.shared.u8 	%rs41, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p380, %rs41, 0;
	mov.u32 	%r1047, -1;
	mov.u32 	%r1738, %r1047;
	@%p380 bra 	$L__BB1_472;

	mul.wide.u16 	%r1048, %rs41, 4;
	add.s32 	%r1050, %r576, %r1048;
	ld.shared.u32 	%r1738, [%r1050+10388];
	add.s16 	%rs193, %rs41, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs193;

$L__BB1_472:
	cvt.u64.u32 	%rd316, %r1738;
	ld.u64 	%rd1054, [%rd593+16];
	mul.wide.u32 	%rd1055, %r1738, 1296;
	add.s64 	%rd1056, %rd1054, %rd1055;
	st.u32 	[%rd1056+1280], %r1047;
	setp.eq.s64 	%p381, %rd1652, -1;
	@%p381 bra 	$L__BB1_474;

	and.b64  	%rd1057, %rd1652, 4294967295;
	ld.u64 	%rd1058, [%rd593+16];
	mul.lo.s64 	%rd1059, %rd1057, 1296;
	add.s64 	%rd1060, %rd1058, %rd1059;
	st.u32 	[%rd1060+1280], %r1738;
	and.b64  	%rd1651, %rd1650, -4294967296;
	bra.uni 	$L__BB1_475;

$L__BB1_474:
	shl.b64 	%rd1651, %rd316, 32;

$L__BB1_475:
	or.b64  	%rd1652, %rd1651, %rd316;

$L__BB1_476:
	mov.u32 	%r1624, 8;
	sub.s32 	%r1623, %r1624, %r276;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %r1623;
	ld.local.u32 	%r1052, [%rd1+4];
	mad.lo.s32 	%r298, %r1052, 69069, 1;
	st.local.u32 	[%rd1+4], %r298;
	setp.eq.s64 	%p382, %rd1652, -1;
	@%p382 bra 	$L__BB1_484;

	ld.u64 	%rd1061, [%rd593+24];
	membar.gl;
	shl.b32 	%r1053, %r298, 3;
	cvt.u64.u32 	%rd1062, %r1053;
	and.b64  	%rd1063, %rd1062, 65528;
	add.s64 	%rd322, %rd1061, %rd1063;
	atom.exch.b64 	%rd1653, [%rd322], %rd1652;
	setp.eq.s64 	%p383, %rd1653, -1;
	@%p383 bra 	$L__BB1_484;

$L__BB1_479:
	cvt.u32.u64 	%r1054, %rd1653;
	setp.eq.s32 	%p384, %r1054, -1;
	setp.gt.u64 	%p385, %rd1653, -4294967297;
	or.pred  	%p386, %p385, %p384;
	@%p386 bra 	$L__BB1_483;

	atom.exch.b64 	%rd325, [%rd322], -1;
	setp.eq.s64 	%p387, %rd325, -1;
	@%p387 bra 	$L__BB1_482;

	shr.u64 	%rd1064, %rd1653, 32;
	and.b64  	%rd1065, %rd325, 4294967295;
	ld.u64 	%rd1066, [%rd593+16];
	mul.lo.s64 	%rd1067, %rd1065, 1296;
	add.s64 	%rd1068, %rd1066, %rd1067;
	st.u32 	[%rd1068+1280], %rd1064;
	and.b64  	%rd1069, %rd1653, 4294967295;
	and.b64  	%rd1070, %rd325, -4294967296;
	or.b64  	%rd1653, %rd1070, %rd1069;

$L__BB1_482:
	membar.gl;
	atom.exch.b64 	%rd1653, [%rd322], %rd1653;
	setp.eq.s64 	%p388, %rd1653, -1;
	@%p388 bra 	$L__BB1_484;
	bra.uni 	$L__BB1_479;

$L__BB1_483:
	atom.exch.b64 	%rd1071, [%rd322], %rd1653;

$L__BB1_484:
	mov.pred 	%p701, -1;
	mov.u32 	%r1753, 0;

$L__BB1_485:
	mov.u32 	%r1752, 0;
	not.pred 	%p390, %p701;
	@%p390 bra 	$L__BB1_531;

	ld.u64 	%rd329, [%rd593+32];
	ld.u32 	%r1058, [%rd329+8];
	setp.eq.s32 	%p391, %r1058, 0;
	@%p391 bra 	$L__BB1_530;

	ld.u32 	%r1059, [%rd329+4];
	setp.ne.s32 	%p392, %r1059, 0;
	@%p392 bra 	$L__BB1_530;

	ld.shared.u32 	%rd330, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx];
	mul.lo.s64 	%rd1073, %rd330, 65544;
	add.s64 	%rd1074, %rd329, %rd1073;
	ld.u64 	%rd1075, [%rd1074+16];
	setp.eq.s64 	%p393, %rd1075, 0;
	mov.u64 	%rd1660, -1;
	@%p393 bra 	$L__BB1_501;

	ld.local.u32 	%r1060, [%rd1+4];
	mad.lo.s32 	%r1061, %r1060, 69069, 1;
	st.local.u32 	[%rd1+4], %r1061;
	and.b32  	%r301, %r1061, 8191;
	membar.gl;
	ld.u64 	%rd331, [%rd593+32];
	membar.gl;
	mov.u32 	%r1741, %r301;

$L__BB1_490:
	mul.lo.s64 	%rd1546, %rd330, 65544;
	add.s64 	%rd1077, %rd331, %rd1546;
	mul.wide.u32 	%rd1078, %r1741, 8;
	add.s64 	%rd1079, %rd1077, %rd1078;
	add.s64 	%rd332, %rd1079, 24;
	ld.u64 	%rd1080, [%rd1079+24];
	setp.eq.s64 	%p394, %rd1080, -1;
	@%p394 bra 	$L__BB1_493;

	atom.exch.b64 	%rd1660, [%rd332], -1;
	setp.eq.s64 	%p395, %rd1660, -1;
	@%p395 bra 	$L__BB1_493;
	bra.uni 	$L__BB1_492;

$L__BB1_493:
	add.s32 	%r1741, %r1741, 1;
	setp.lt.u32 	%p396, %r1741, 8192;
	@%p396 bra 	$L__BB1_490;

	setp.eq.s32 	%p397, %r301, 0;
	mov.u64 	%rd1660, -1;
	@%p397 bra 	$L__BB1_500;

	mov.u32 	%r1742, 0;

$L__BB1_496:
	mul.lo.s64 	%rd1548, %rd330, 65544;
	add.s64 	%rd1547, %rd331, %rd1546;
	mul.wide.u32 	%rd1084, %r1742, 8;
	add.s64 	%rd1085, %rd1547, %rd1084;
	add.s64 	%rd335, %rd1085, 24;
	ld.u64 	%rd1086, [%rd1085+24];
	setp.eq.s64 	%p398, %rd1086, -1;
	@%p398 bra 	$L__BB1_499;

	atom.exch.b64 	%rd1660, [%rd335], -1;
	setp.eq.s64 	%p399, %rd1660, -1;
	@%p399 bra 	$L__BB1_499;
	bra.uni 	$L__BB1_498;

$L__BB1_499:
	mov.u64 	%rd1660, -1;
	add.s32 	%r1742, %r1742, 1;
	setp.lt.u32 	%p400, %r1742, %r301;
	@%p400 bra 	$L__BB1_496;
	bra.uni 	$L__BB1_500;

$L__BB1_492:
	membar.gl;
	mov.u32 	%r1743, %r1741;
	bra.uni 	$L__BB1_500;

$L__BB1_498:
	membar.gl;
	mov.u32 	%r1743, %r1742;

$L__BB1_500:
	membar.gl;

$L__BB1_501:
	setp.lt.u32 	%p702, %r1753, %r276;
	setp.ge.u32 	%p401, %r1753, %r276;
	setp.eq.s64 	%p402, %rd1660, -1;
	mov.u32 	%r1752, 0;
	or.pred  	%p403, %p402, %p401;
	@%p403 bra 	$L__BB1_511;

$L__BB1_503:
	ld.shared.u8 	%rs194, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u16 	%p405, %rs194, 7;
	mov.pred 	%p702, -1;
	@%p405 bra 	$L__BB1_511;

	shr.u64 	%rd1088, %rd1660, 32;
	cvt.u32.u64 	%r1747, %rd1088;
	ld.u64 	%rd1089, [%rd593+16];
	mul.lo.s64 	%rd1090, %rd1088, 1296;
	add.s64 	%rd1091, %rd1089, %rd1090;
	ld.u32 	%r1065, [%rd1091+1280];
	cvt.u64.u32 	%rd1092, %r1065;
	shl.b64 	%rd342, %rd1092, 32;
	setp.eq.s32 	%p406, %r1065, -1;
	@%p406 bra 	$L__BB1_507;

	cvt.u32.u64 	%r1066, %rd1660;
	setp.ne.s32 	%p407, %r1066, %r1747;
	and.b64  	%rd1093, %rd1660, 4294967295;
	or.b64  	%rd1660, %rd342, %rd1093;
	@%p407 bra 	$L__BB1_509;

	mov.u64 	%rd1660, -1;
	bra.uni 	$L__BB1_509;

$L__BB1_507:
	or.b64  	%rd1660, %rd342, 4294967295;

$L__BB1_509:
	setp.eq.s32 	%p409, %r1747, -1;
	@%p409 bra 	$L__BB1_511;

	shl.b32 	%r1067, %r1753, 2;
	mov.u32 	%r1068, _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links;
	add.s32 	%r1069, %r1068, %r1067;
	st.shared.u32 	[%r1069], %r1747;
	ld.u64 	%rd1095, [%rd593+16];
	mul.wide.u32 	%rd1096, %r1747, 1296;
	add.s64 	%rd1097, %rd1095, %rd1096;
	ld.u32 	%r1070, [%rd1097+1288];
	add.s32 	%r1752, %r1070, %r1752;
	add.s32 	%r1753, %r1753, 1;
	setp.lt.u32 	%p702, %r1753, %r276;
	setp.ne.s64 	%p410, %rd1660, -1;
	and.pred  	%p411, %p410, %p702;
	@%p411 bra 	$L__BB1_503;

$L__BB1_511:
	setp.eq.s32 	%p412, %r1752, 0;
	@%p412 bra 	$L__BB1_529;
	bra.uni 	$L__BB1_512;

$L__BB1_529:
	mov.u32 	%r1752, 0;
	mov.pred 	%p701, 0;
	@%p702 bra 	$L__BB1_485;
	bra.uni 	$L__BB1_531;

$L__BB1_530:
	mov.u32 	%r1752, 0;
	mov.u16 	%rs197, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8], %rs197;

$L__BB1_531:
	ld.shared.u8 	%rs198, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.eq.s16 	%p429, %rs198, 0;
	ld.shared.u8 	%rs199, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.ne.s16 	%p430, %rs199, 0;
	or.pred  	%p431, %p430, %p429;
	setp.ne.s32 	%p432, %r1752, 0;
	or.pred  	%p433, %p432, %p431;
	@%p433 bra 	$L__BB1_533;

	ld.u64 	%rd1123, [%rd593+32];
	add.s64 	%rd1124, %rd1123, 8;
	atom.add.u32 	%r1079, [%rd1124], -1;
	mov.u16 	%rs200, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs200;

$L__BB1_533:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count], %r1753;

$L__BB1_534:
	bar.warp.sync 	%r1006;
	membar.gl;
	// begin inline asm
	activemask.b32 %r1080;
	// end inline asm
	brev.b32 	%r1081, %r1080;
	bfind.shiftamt.u32 	%r1082, %r1081;
	setp.ne.s32 	%p434, %r1082, %r3;
	ld.shared.u32 	%r1083, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count];
	setp.eq.s32 	%p435, %r1083, 0;
	or.pred  	%p436, %p434, %p435;
	@%p436 bra 	$L__BB1_702;

	mov.u32 	%r1754, 0;

$L__BB1_536:
	shl.b32 	%r1087, %r1754, 2;
	mov.u32 	%r1088, _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links;
	add.s32 	%r1089, %r1088, %r1087;
	ld.shared.u32 	%r329, [%r1089];
	// begin inline asm
	activemask.b32 %r1085;
	// end inline asm
	// begin inline asm
	activemask.b32 %r1086;
	// end inline asm
	ld.u64 	%rd1663, [%rd593+16];
	mul.wide.u32 	%rd1125, %r329, 1296;
	add.s64 	%rd1126, %rd1663, %rd1125;
	ld.v2.u32 	{%r1090, %r1091}, [%rd1126+1288];
	setp.eq.s32 	%p437, %r1090, 0;
	@%p437 bra 	$L__BB1_701;

	mov.u32 	%r1755, 0;
	bra.uni 	$L__BB1_538;

$L__BB1_700:
	ld.u64 	%rd1663, [%rd593+16];

$L__BB1_538:
	// begin inline asm
	activemask.b32 %r1096;
	// end inline asm
	// begin inline asm
	activemask.b32 %r1097;
	// end inline asm
	// begin inline asm
	activemask.b32 %r1098;
	// end inline asm
	ld.shared.u8 	%rs201, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p438, %rs201, 6;
	@%p438 bra 	$L__BB1_673;

	ld.shared.u8 	%rs202, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u16 	%p439, %rs202, 1;
	@%p439 bra 	$L__BB1_588;

	// begin inline asm
	activemask.b32 %r1099;
	// end inline asm
	bar.warp.sync 	%r1099;
	// begin inline asm
	activemask.b32 %r1100;
	// end inline asm
	brev.b32 	%r1101, %r1100;
	bfind.shiftamt.u32 	%r1102, %r1101;
	setp.ne.s32 	%p440, %r1102, %r3;
	@%p440 bra 	$L__BB1_587;

	ld.shared.u8 	%rd362, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u64 	%p441, %rd362, 2;
	mov.u64 	%rd1128, 2;
	sub.s64 	%rd1129, %rd1128, %rd362;
	and.b64  	%rd1130, %rd1129, 4294967295;
	selp.b64 	%rd363, 0, %rd1130, %p441;
	mov.u64 	%rd1667, 0;
	setp.eq.s64 	%p442, %rd363, 0;
	@%p442 bra 	$L__BB1_554;

	mov.u64 	%rd1667, 0;
	ld.u64 	%rd364, [%rd593];
	ld.u32 	%rd1132, [%rd364];
	ld.u64 	%rd1133, [%rd593+8];
	setp.le.u64 	%p443, %rd1133, %rd1132;
	@%p443 bra 	$L__BB1_554;

	cvt.u32.u64 	%r1756, %rd363;
	atom.add.u32 	%r1103, [%rd364], %r1756;
	cvt.u64.u32 	%rd365, %r1103;
	ld.u64 	%rd366, [%rd593+8];
	sub.s64 	%rd1134, %rd366, %rd363;
	setp.ge.u64 	%p444, %rd1134, %rd365;
	@%p444 bra 	$L__BB1_546;

	setp.le.u64 	%p445, %rd366, %rd365;
	mov.u32 	%r1756, 0;
	@%p445 bra 	$L__BB1_546;

	cvt.u32.u64 	%r1105, %rd365;
	cvt.u32.u64 	%r1106, %rd366;
	sub.s32 	%r1756, %r1106, %r1105;

$L__BB1_546:
	mov.u64 	%rd1667, 0;
	setp.eq.s32 	%p446, %r1756, 0;
	@%p446 bra 	$L__BB1_554;

	add.s32 	%r1108, %r1756, -1;
	setp.lt.u32 	%p447, %r1108, 3;
	mov.u64 	%rd1665, 0;
	mov.u32 	%r1759, 0;
	@%p447 bra 	$L__BB1_550;

	and.b32  	%r1569, %r1756, 3;
	sub.s32 	%r1758, %r1756, %r1569;

$L__BB1_549:
	cvt.u32.u64 	%r1110, %rd365;
	add.s32 	%r1111, %r1759, %r1110;
	add.s64 	%rd1139, %rd1665, %rd362;
	cvt.u32.u64 	%r1112, %rd1139;
	shl.b32 	%r1113, %r1112, 2;
	add.s32 	%r1115, %r576, %r1113;
	st.shared.u32 	[%r1115+10392], %r1111;
	add.s32 	%r1116, %r1111, 1;
	st.shared.u32 	[%r1115+10396], %r1116;
	add.s32 	%r1117, %r1111, 2;
	st.shared.u32 	[%r1115+10400], %r1117;
	add.s32 	%r1118, %r1111, 3;
	st.shared.u32 	[%r1115+10404], %r1118;
	add.s64 	%rd1665, %rd1665, 4;
	add.s32 	%r1759, %r1759, 4;
	add.s32 	%r1758, %r1758, -4;
	setp.ne.s32 	%p448, %r1758, 0;
	@%p448 bra 	$L__BB1_549;

$L__BB1_550:
	and.b32  	%r1570, %r1756, 3;
	setp.eq.s32 	%p449, %r1570, 0;
	mov.u64 	%rd1667, %rd1665;
	@%p449 bra 	$L__BB1_554;

	and.b32  	%r1571, %r1756, 3;
	cvt.u32.u64 	%r1119, %rd365;
	add.s32 	%r350, %r1759, %r1119;
	add.s64 	%rd1140, %rd1665, %rd362;
	cvt.u32.u64 	%r1120, %rd1140;
	shl.b32 	%r1121, %r1120, 2;
	add.s32 	%r1123, %r576, %r1121;
	st.shared.u32 	[%r1123+10392], %r350;
	add.s64 	%rd1667, %rd1665, 1;
	setp.eq.s32 	%p450, %r1571, 1;
	@%p450 bra 	$L__BB1_554;

	add.s64 	%rd1509, %rd1665, %rd362;
	cvt.u32.u64 	%r1575, %rd1509;
	shl.b32 	%r1574, %r1575, 2;
	add.s32 	%r1573, %r576, %r1574;
	and.b32  	%r1572, %r1756, 3;
	add.s32 	%r1124, %r350, 1;
	add.s32 	%r1484, %r1573, 10392;
	st.shared.u32 	[%r1484+4], %r1124;
	add.s64 	%rd1667, %rd1665, 2;
	setp.eq.s32 	%p451, %r1572, 2;
	@%p451 bra 	$L__BB1_554;

	add.s64 	%rd1510, %rd1665, %rd362;
	cvt.u32.u64 	%r1578, %rd1510;
	shl.b32 	%r1577, %r1578, 2;
	add.s32 	%r1576, %r576, %r1577;
	add.s32 	%r1125, %r350, 2;
	add.s32 	%r1485, %r1576, 10392;
	st.shared.u32 	[%r1485+8], %r1125;
	add.s64 	%rd1667, %rd1665, 3;

$L__BB1_554:
	setp.ge.u64 	%p452, %rd1667, %rd363;
	@%p452 bra 	$L__BB1_586;

	mov.u32 	%r1760, 0;

$L__BB1_556:
	mov.u32 	%r352, %r1760;
	ld.local.u32 	%r1127, [%rd1+4];
	mad.lo.s32 	%r1128, %r1127, 69069, 1;
	st.local.u32 	[%rd1+4], %r1128;
	and.b32  	%r353, %r1128, 8191;
	ld.u64 	%rd376, [%rd593+24];
	membar.gl;
	mov.u32 	%r1763, %r353;

$L__BB1_557:
	mul.wide.u32 	%rd1141, %r1763, 8;
	add.s64 	%rd377, %rd376, %rd1141;
	ld.u64 	%rd1142, [%rd377];
	setp.eq.s64 	%p453, %rd1142, -1;
	@%p453 bra 	$L__BB1_560;

	atom.exch.b64 	%rd1672, [%rd377], -1;
	setp.eq.s64 	%p454, %rd1672, -1;
	@%p454 bra 	$L__BB1_560;
	bra.uni 	$L__BB1_559;

$L__BB1_560:
	add.s32 	%r1763, %r1763, 1;
	setp.lt.u32 	%p455, %r1763, 8192;
	@%p455 bra 	$L__BB1_557;

	setp.eq.s32 	%p456, %r353, 0;
	mov.u64 	%rd1672, -1;
	mov.u32 	%r1763, -1;
	@%p456 bra 	$L__BB1_567;

	mov.u32 	%r1762, 0;

$L__BB1_563:
	mul.wide.u32 	%rd1144, %r1762, 8;
	add.s64 	%rd380, %rd376, %rd1144;
	ld.u64 	%rd1145, [%rd380];
	setp.eq.s64 	%p457, %rd1145, -1;
	@%p457 bra 	$L__BB1_566;

	atom.exch.b64 	%rd1672, [%rd380], -1;
	setp.eq.s64 	%p458, %rd1672, -1;
	@%p458 bra 	$L__BB1_566;
	bra.uni 	$L__BB1_565;

$L__BB1_566:
	mov.u64 	%rd1672, -1;
	mov.u32 	%r1763, -1;
	add.s32 	%r1762, %r1762, 1;
	setp.lt.u32 	%p459, %r1762, %r353;
	@%p459 bra 	$L__BB1_563;
	bra.uni 	$L__BB1_567;

$L__BB1_559:
	membar.gl;
	bra.uni 	$L__BB1_567;

$L__BB1_565:
	membar.gl;
	mov.u32 	%r1763, %r1762;

$L__BB1_567:
	cvt.s64.s32 	%rd1147, %rd1667;
	setp.le.u64 	%p460, %rd363, %rd1147;
	@%p460 bra 	$L__BB1_577;

	cvt.u32.u64 	%r1764, %rd1667;
	mov.u64 	%rd1671, %rd1672;

$L__BB1_569:
	setp.eq.s64 	%p461, %rd1671, -1;
	mov.u32 	%r1765, -1;
	mov.u64 	%rd1672, -1;
	@%p461 bra 	$L__BB1_575;

	shr.u64 	%rd1149, %rd1671, 32;
	ld.u64 	%rd1150, [%rd593+16];
	mul.lo.s64 	%rd1151, %rd1149, 1296;
	add.s64 	%rd1152, %rd1150, %rd1151;
	ld.u32 	%r1133, [%rd1152+1280];
	cvt.u64.u32 	%rd1153, %r1133;
	shl.b64 	%rd387, %rd1153, 32;
	setp.eq.s32 	%p462, %r1133, -1;
	@%p462 bra 	$L__BB1_573;

	shr.u64 	%rd1512, %rd1671, 32;
	cvt.u32.u64 	%r1765, %rd1512;
	cvt.u32.u64 	%r1134, %rd1671;
	setp.ne.s32 	%p463, %r1134, %r1765;
	and.b64  	%rd1154, %rd1671, 4294967295;
	or.b64  	%rd1672, %rd387, %rd1154;
	@%p463 bra 	$L__BB1_575;

	shr.u64 	%rd1513, %rd1671, 32;
	cvt.u32.u64 	%r1765, %rd1513;
	mov.u64 	%rd1672, -1;
	bra.uni 	$L__BB1_575;

$L__BB1_573:
	shr.u64 	%rd1514, %rd1671, 32;
	cvt.u32.u64 	%r1765, %rd1514;
	or.b64  	%rd1672, %rd387, 4294967295;

$L__BB1_575:
	setp.eq.s32 	%p464, %r1765, -1;
	@%p464 bra 	$L__BB1_577;

	add.s64 	%rd1156, %rd1667, %rd362;
	cvt.u32.u64 	%r1135, %rd1156;
	shl.b32 	%r1136, %r1135, 2;
	add.s32 	%r1138, %r576, %r1136;
	st.shared.u32 	[%r1138+10392], %r1765;
	add.s64 	%rd1667, %rd1667, 1;
	add.s32 	%r1764, %r1764, 1;
	cvt.s64.s32 	%rd1157, %r1764;
	setp.gt.u64 	%p465, %rd363, %rd1157;
	mov.u64 	%rd1671, %rd1672;
	@%p465 bra 	$L__BB1_569;

$L__BB1_577:
	setp.eq.s64 	%p466, %rd1672, -1;
	@%p466 bra 	$L__BB1_585;

	ld.u64 	%rd1158, [%rd593+24];
	membar.gl;
	mul.wide.u32 	%rd1159, %r1763, 8;
	add.s64 	%rd395, %rd1158, %rd1159;
	atom.exch.b64 	%rd1676, [%rd395], %rd1672;
	setp.eq.s64 	%p467, %rd1676, -1;
	@%p467 bra 	$L__BB1_585;

$L__BB1_580:
	cvt.u32.u64 	%r1139, %rd1676;
	setp.eq.s32 	%p468, %r1139, -1;
	setp.gt.u64 	%p469, %rd1676, -4294967297;
	or.pred  	%p470, %p469, %p468;
	@%p470 bra 	$L__BB1_584;

	atom.exch.b64 	%rd398, [%rd395], -1;
	setp.eq.s64 	%p471, %rd398, -1;
	@%p471 bra 	$L__BB1_583;

	shr.u64 	%rd1160, %rd1676, 32;
	and.b64  	%rd1161, %rd398, 4294967295;
	ld.u64 	%rd1162, [%rd593+16];
	mul.lo.s64 	%rd1163, %rd1161, 1296;
	add.s64 	%rd1164, %rd1162, %rd1163;
	st.u32 	[%rd1164+1280], %rd1160;
	and.b64  	%rd1165, %rd1676, 4294967295;
	and.b64  	%rd1166, %rd398, -4294967296;
	or.b64  	%rd1676, %rd1166, %rd1165;

$L__BB1_583:
	membar.gl;
	atom.exch.b64 	%rd1676, [%rd395], %rd1676;
	setp.eq.s64 	%p472, %rd1676, -1;
	@%p472 bra 	$L__BB1_585;
	bra.uni 	$L__BB1_580;

$L__BB1_584:
	atom.exch.b64 	%rd1167, [%rd395], %rd1676;

$L__BB1_585:
	add.s32 	%r1760, %r352, 1;
	setp.lt.u64 	%p473, %rd1667, %rd363;
	setp.lt.u32 	%p474, %r352, 31;
	and.pred  	%p475, %p473, %p474;
	@%p475 bra 	$L__BB1_556;

$L__BB1_586:
	cvt.u16.u64 	%rs203, %rd1667;
	ld.shared.u8 	%rs204, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs205, %rs204, %rs203;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs205;

$L__BB1_587:
	bar.warp.sync 	%r1099;

$L__BB1_588:
	// begin inline asm
	activemask.b32 %r1140;
	// end inline asm
	bar.warp.sync 	%r1140;
	// begin inline asm
	activemask.b32 %r1141;
	// end inline asm
	brev.b32 	%r1142, %r1141;
	bfind.shiftamt.u32 	%r1143, %r1142;
	setp.ne.s32 	%p476, %r1143, %r3;
	ld.shared.u8 	%rs42, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p477, %rs42, 6;
	or.pred  	%p478, %p476, %p477;
	@%p478 bra 	$L__BB1_672;

	cvt.u32.u16 	%r1146, %rs42;
	add.s32 	%r370, %r1146, -5;
	// begin inline asm
	activemask.b32 %r1144;
	// end inline asm
	bar.warp.sync 	%r1144;
	// begin inline asm
	activemask.b32 %r1145;
	// end inline asm
	brev.b32 	%r1147, %r1145;
	bfind.shiftamt.u32 	%r1148, %r1147;
	setp.ne.s32 	%p479, %r1148, %r3;
	@%p479 bra 	$L__BB1_636;

	ld.shared.u8 	%rs206, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u64.u16 	%rd1169, %rs206;
	and.b64  	%rd403, %rd1169, 255;
	cvt.u32.u16 	%r1149, %rs206;
	and.b32  	%r1150, %r1149, 255;
	setp.lt.u32 	%p480, %r370, %r1150;
	mov.u64 	%rd1170, 8;
	sub.s64 	%rd1171, %rd1170, %rd403;
	sub.s32 	%r1151, %r370, %r1150;
	cvt.u64.u32 	%rd1172, %r1151;
	setp.gt.u32 	%p481, %r370, 7;
	selp.b64 	%rd1173, %rd1171, %rd1172, %p481;
	selp.b64 	%rd404, 0, %rd1173, %p480;
	mov.u64 	%rd1682, 0;
	setp.eq.s64 	%p482, %rd404, 0;
	@%p482 bra 	$L__BB1_603;

	mov.u64 	%rd1682, 0;
	ld.u64 	%rd405, [%rd593];
	ld.u32 	%rd1175, [%rd405];
	ld.u64 	%rd1176, [%rd593+8];
	setp.le.u64 	%p483, %rd1176, %rd1175;
	@%p483 bra 	$L__BB1_603;

	cvt.u32.u64 	%r1767, %rd404;
	atom.add.u32 	%r1152, [%rd405], %r1767;
	cvt.u64.u32 	%rd406, %r1152;
	ld.u64 	%rd407, [%rd593+8];
	sub.s64 	%rd1177, %rd407, %rd404;
	setp.ge.u64 	%p484, %rd1177, %rd406;
	@%p484 bra 	$L__BB1_595;

	setp.le.u64 	%p485, %rd407, %rd406;
	mov.u32 	%r1767, 0;
	@%p485 bra 	$L__BB1_595;

	cvt.u32.u64 	%r1154, %rd406;
	cvt.u32.u64 	%r1155, %rd407;
	sub.s32 	%r1767, %r1155, %r1154;

$L__BB1_595:
	mov.u64 	%rd1682, 0;
	setp.eq.s32 	%p486, %r1767, 0;
	@%p486 bra 	$L__BB1_603;

	add.s32 	%r1157, %r1767, -1;
	setp.lt.u32 	%p487, %r1157, 3;
	mov.u64 	%rd1680, 0;
	mov.u32 	%r1770, 0;
	@%p487 bra 	$L__BB1_599;

	and.b32  	%r1583, %r1767, 3;
	sub.s32 	%r1769, %r1767, %r1583;

$L__BB1_598:
	cvt.u32.u64 	%r1159, %rd406;
	add.s32 	%r1160, %r1770, %r1159;
	add.s64 	%rd1182, %rd1680, %rd403;
	cvt.u32.u64 	%r1161, %rd1182;
	shl.b32 	%r1162, %r1161, 2;
	add.s32 	%r1164, %r576, %r1162;
	st.shared.u32 	[%r1164+10392], %r1160;
	add.s32 	%r1165, %r1160, 1;
	st.shared.u32 	[%r1164+10396], %r1165;
	add.s32 	%r1166, %r1160, 2;
	st.shared.u32 	[%r1164+10400], %r1166;
	add.s32 	%r1167, %r1160, 3;
	st.shared.u32 	[%r1164+10404], %r1167;
	add.s64 	%rd1680, %rd1680, 4;
	add.s32 	%r1770, %r1770, 4;
	add.s32 	%r1769, %r1769, -4;
	setp.ne.s32 	%p488, %r1769, 0;
	@%p488 bra 	$L__BB1_598;

$L__BB1_599:
	and.b32  	%r1584, %r1767, 3;
	setp.eq.s32 	%p489, %r1584, 0;
	mov.u64 	%rd1682, %rd1680;
	@%p489 bra 	$L__BB1_603;

	and.b32  	%r1585, %r1767, 3;
	cvt.u32.u64 	%r1168, %rd406;
	add.s32 	%r382, %r1770, %r1168;
	add.s64 	%rd1183, %rd1680, %rd403;
	cvt.u32.u64 	%r1169, %rd1183;
	shl.b32 	%r1170, %r1169, 2;
	add.s32 	%r1172, %r576, %r1170;
	st.shared.u32 	[%r1172+10392], %r382;
	add.s64 	%rd1682, %rd1680, 1;
	setp.eq.s32 	%p490, %r1585, 1;
	@%p490 bra 	$L__BB1_603;

	and.b32  	%r1586, %r1767, 3;
	add.s32 	%r1173, %r382, 1;
	add.s32 	%r1486, %r1172, 10392;
	st.shared.u32 	[%r1486+4], %r1173;
	add.s64 	%rd1682, %rd1680, 2;
	setp.eq.s32 	%p491, %r1586, 2;
	@%p491 bra 	$L__BB1_603;

	add.s32 	%r1174, %r382, 2;
	add.s32 	%r1487, %r1172, 10392;
	st.shared.u32 	[%r1487+8], %r1174;
	add.s64 	%rd1682, %rd1680, 3;

$L__BB1_603:
	setp.ge.u64 	%p492, %rd1682, %rd404;
	@%p492 bra 	$L__BB1_635;

	mov.u32 	%r1771, 0;

$L__BB1_605:
	mov.u32 	%r384, %r1771;
	ld.local.u32 	%r1176, [%rd1+4];
	mad.lo.s32 	%r1177, %r1176, 69069, 1;
	st.local.u32 	[%rd1+4], %r1177;
	and.b32  	%r385, %r1177, 8191;
	ld.u64 	%rd417, [%rd593+24];
	membar.gl;
	mov.u32 	%r1774, %r385;

$L__BB1_606:
	mul.wide.u32 	%rd1184, %r1774, 8;
	add.s64 	%rd418, %rd417, %rd1184;
	ld.u64 	%rd1185, [%rd418];
	setp.eq.s64 	%p493, %rd1185, -1;
	@%p493 bra 	$L__BB1_609;

	atom.exch.b64 	%rd1687, [%rd418], -1;
	setp.eq.s64 	%p494, %rd1687, -1;
	@%p494 bra 	$L__BB1_609;
	bra.uni 	$L__BB1_608;

$L__BB1_609:
	add.s32 	%r1774, %r1774, 1;
	setp.lt.u32 	%p495, %r1774, 8192;
	@%p495 bra 	$L__BB1_606;

	setp.eq.s32 	%p496, %r385, 0;
	mov.u64 	%rd1687, -1;
	mov.u32 	%r1774, -1;
	@%p496 bra 	$L__BB1_616;

	mov.u32 	%r1773, 0;

$L__BB1_612:
	mul.wide.u32 	%rd1187, %r1773, 8;
	add.s64 	%rd421, %rd417, %rd1187;
	ld.u64 	%rd1188, [%rd421];
	setp.eq.s64 	%p497, %rd1188, -1;
	@%p497 bra 	$L__BB1_615;

	atom.exch.b64 	%rd1687, [%rd421], -1;
	setp.eq.s64 	%p498, %rd1687, -1;
	@%p498 bra 	$L__BB1_615;
	bra.uni 	$L__BB1_614;

$L__BB1_615:
	mov.u64 	%rd1687, -1;
	mov.u32 	%r1774, -1;
	add.s32 	%r1773, %r1773, 1;
	setp.lt.u32 	%p499, %r1773, %r385;
	@%p499 bra 	$L__BB1_612;
	bra.uni 	$L__BB1_616;

$L__BB1_608:
	membar.gl;
	bra.uni 	$L__BB1_616;

$L__BB1_614:
	membar.gl;
	mov.u32 	%r1774, %r1773;

$L__BB1_616:
	cvt.s64.s32 	%rd1190, %rd1682;
	setp.le.u64 	%p500, %rd404, %rd1190;
	@%p500 bra 	$L__BB1_626;

	cvt.u32.u64 	%r1775, %rd1682;
	mov.u64 	%rd1686, %rd1687;

$L__BB1_618:
	setp.eq.s64 	%p501, %rd1686, -1;
	mov.u32 	%r1776, -1;
	mov.u64 	%rd1687, -1;
	@%p501 bra 	$L__BB1_624;

	shr.u64 	%rd1192, %rd1686, 32;
	ld.u64 	%rd1193, [%rd593+16];
	mul.lo.s64 	%rd1194, %rd1192, 1296;
	add.s64 	%rd1195, %rd1193, %rd1194;
	ld.u32 	%r1182, [%rd1195+1280];
	cvt.u64.u32 	%rd1196, %r1182;
	shl.b64 	%rd428, %rd1196, 32;
	setp.eq.s32 	%p502, %r1182, -1;
	@%p502 bra 	$L__BB1_622;

	shr.u64 	%rd1517, %rd1686, 32;
	cvt.u32.u64 	%r1776, %rd1517;
	cvt.u32.u64 	%r1183, %rd1686;
	setp.ne.s32 	%p503, %r1183, %r1776;
	and.b64  	%rd1197, %rd1686, 4294967295;
	or.b64  	%rd1687, %rd428, %rd1197;
	@%p503 bra 	$L__BB1_624;

	shr.u64 	%rd1518, %rd1686, 32;
	cvt.u32.u64 	%r1776, %rd1518;
	mov.u64 	%rd1687, -1;
	bra.uni 	$L__BB1_624;

$L__BB1_622:
	shr.u64 	%rd1519, %rd1686, 32;
	cvt.u32.u64 	%r1776, %rd1519;
	or.b64  	%rd1687, %rd428, 4294967295;

$L__BB1_624:
	setp.eq.s32 	%p504, %r1776, -1;
	@%p504 bra 	$L__BB1_626;

	add.s64 	%rd1199, %rd1682, %rd403;
	cvt.u32.u64 	%r1184, %rd1199;
	shl.b32 	%r1185, %r1184, 2;
	add.s32 	%r1187, %r576, %r1185;
	st.shared.u32 	[%r1187+10392], %r1776;
	add.s64 	%rd1682, %rd1682, 1;
	add.s32 	%r1775, %r1775, 1;
	cvt.s64.s32 	%rd1200, %r1775;
	setp.gt.u64 	%p505, %rd404, %rd1200;
	mov.u64 	%rd1686, %rd1687;
	@%p505 bra 	$L__BB1_618;

$L__BB1_626:
	setp.eq.s64 	%p506, %rd1687, -1;
	@%p506 bra 	$L__BB1_634;

	ld.u64 	%rd1201, [%rd593+24];
	membar.gl;
	mul.wide.u32 	%rd1202, %r1774, 8;
	add.s64 	%rd436, %rd1201, %rd1202;
	atom.exch.b64 	%rd1691, [%rd436], %rd1687;
	setp.eq.s64 	%p507, %rd1691, -1;
	@%p507 bra 	$L__BB1_634;

$L__BB1_629:
	cvt.u32.u64 	%r1188, %rd1691;
	setp.eq.s32 	%p508, %r1188, -1;
	setp.gt.u64 	%p509, %rd1691, -4294967297;
	or.pred  	%p510, %p509, %p508;
	@%p510 bra 	$L__BB1_633;

	atom.exch.b64 	%rd439, [%rd436], -1;
	setp.eq.s64 	%p511, %rd439, -1;
	@%p511 bra 	$L__BB1_632;

	shr.u64 	%rd1203, %rd1691, 32;
	and.b64  	%rd1204, %rd439, 4294967295;
	ld.u64 	%rd1205, [%rd593+16];
	mul.lo.s64 	%rd1206, %rd1204, 1296;
	add.s64 	%rd1207, %rd1205, %rd1206;
	st.u32 	[%rd1207+1280], %rd1203;
	and.b64  	%rd1208, %rd1691, 4294967295;
	and.b64  	%rd1209, %rd439, -4294967296;
	or.b64  	%rd1691, %rd1209, %rd1208;

$L__BB1_632:
	membar.gl;
	atom.exch.b64 	%rd1691, [%rd436], %rd1691;
	setp.eq.s64 	%p512, %rd1691, -1;
	@%p512 bra 	$L__BB1_634;
	bra.uni 	$L__BB1_629;

$L__BB1_633:
	atom.exch.b64 	%rd1210, [%rd436], %rd1691;

$L__BB1_634:
	add.s32 	%r1771, %r384, 1;
	setp.lt.u64 	%p513, %rd1682, %rd404;
	setp.lt.u32 	%p514, %r384, 31;
	and.pred  	%p515, %p513, %p514;
	@%p515 bra 	$L__BB1_605;

$L__BB1_635:
	cvt.u16.u64 	%rs207, %rd1682;
	ld.shared.u8 	%rs208, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs209, %rs208, %rs207;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs209;

$L__BB1_636:
	bar.warp.sync 	%r1144;
	setp.eq.s32 	%p516, %r370, 0;
	mov.u32 	%r1787, 0;
	mov.u64 	%rd1696, -1;
	@%p516 bra 	$L__BB1_656;

	mov.u16 	%rs300, 1;
	mov.u32 	%r1778, %r1787;
	mov.u32 	%r1783, %r1787;

$L__BB1_638:
	and.b16  	%rs212, %rs300, 255;
	setp.eq.s16 	%p517, %rs212, 0;
	mov.u32 	%r1784, 8;
	mov.u16 	%rs301, 0;
	@%p517 bra 	$L__BB1_642;

	ld.shared.u8 	%rs44, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	cvt.u32.u16 	%r1784, %rs44;
	setp.eq.s16 	%p518, %rs44, 8;
	@%p518 bra 	$L__BB1_641;

	mad.lo.s32 	%r1195, %r1784, 1296, %r576;
	ld.shared.u32 	%r1196, [%r1195+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r1196;

$L__BB1_641:
	selp.b16 	%rs301, 0, %rs300, %p518;

$L__BB1_642:
	and.b16  	%rs213, %rs301, 255;
	setp.ne.s16 	%p520, %rs213, 0;
	@%p520 bra 	$L__BB1_647;

	mov.u32 	%r1782, %r1783;

$L__BB1_644:
	mov.u32 	%r1783, %r1782;
	setp.gt.u32 	%p521, %r1783, 1;
	@%p521 bra 	$L__BB1_647;

	add.s32 	%r1198, %r576, %r1783;
	ld.shared.u8 	%rs47, [%r1198+16];
	setp.eq.s16 	%p522, %rs47, 8;
	add.s32 	%r1782, %r1783, 1;
	@%p522 bra 	$L__BB1_644;

	add.s32 	%r1783, %r1783, 1;
	cvt.u32.u16 	%r1784, %rs47;

$L__BB1_647:
	setp.eq.s32 	%p523, %r1784, 8;
	@%p523 bra 	$L__BB1_656;

	mad.lo.s32 	%r1202, %r1784, 1296, %r576;
	ld.shared.u32 	%r1203, [%r1202+1312];
	add.s32 	%r1787, %r1203, %r1787;
	// begin inline asm
	activemask.b32 %r1199;
	// end inline asm
	ld.shared.u8 	%rs48, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p524, %rs48, 0;
	mov.u32 	%r1200, -1;
	mov.u32 	%r1785, %r1200;
	@%p524 bra 	$L__BB1_650;

	mul.wide.u16 	%r1204, %rs48, 4;
	add.s32 	%r1206, %r576, %r1204;
	ld.shared.u32 	%r1785, [%r1206+10388];
	add.s16 	%rs214, %rs48, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs214;

$L__BB1_650:
	mad.lo.s32 	%r1593, %r1784, 1296, %r576;
	cvt.u64.u32 	%rd445, %r1785;
	ld.u64 	%rd1213, [%rd593+16];
	mov.u32 	%r1786, 0;
	add.s32 	%r1488, %r1593, 1312;
	st.shared.u32 	[%r1488+-8], %r1200;

$L__BB1_651:
	mul.wide.u32 	%rd1521, %r1785, 1296;
	add.s64 	%rd1520, %rd1213, %rd1521;
	mad.lo.s32 	%r1596, %r1784, 1296, %r576;
	add.s32 	%r1595, %r1596, 24;
	shl.b32 	%r1211, %r1786, 3;
	add.s32 	%r1212, %r1595, %r1211;
	ld.shared.v2.u32 	{%r1213, %r1214}, [%r1212];
	mul.wide.s32 	%rd1215, %r1786, 8;
	add.s64 	%rd1216, %rd1520, %rd1215;
	st.v2.u32 	[%rd1216], {%r1213, %r1214};
	add.s32 	%r1786, %r1786, 1;
	setp.lt.u32 	%p525, %r1786, 162;
	@%p525 bra 	$L__BB1_651;

	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r1785;
	ld.shared.u8 	%rs215, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs216, %rs215, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs216;
	ld.u64 	%rd1217, [%rd593+16];
	mul.lo.s64 	%rd1218, %rd445, 1296;
	add.s64 	%rd1219, %rd1217, %rd1218;
	mov.u32 	%r1217, -1;
	st.u32 	[%rd1219+1280], %r1217;
	setp.eq.s64 	%p526, %rd1696, -1;
	@%p526 bra 	$L__BB1_654;

	and.b64  	%rd1220, %rd1696, 4294967295;
	ld.u64 	%rd1221, [%rd593+16];
	mul.lo.s64 	%rd1222, %rd1220, 1296;
	add.s64 	%rd1223, %rd1221, %rd1222;
	st.u32 	[%rd1223+1280], %r1785;
	and.b64  	%rd1695, %rd1696, -4294967296;
	bra.uni 	$L__BB1_655;

$L__BB1_654:
	shl.b64 	%rd1695, %rd445, 32;

$L__BB1_655:
	mad.lo.s32 	%r1594, %r1784, 1296, %r576;
	cvt.u32.u16 	%r1592, %rs42;
	add.s32 	%r1591, %r1592, -5;
	or.b64  	%rd1696, %rd1695, %rd445;
	ld.shared.u8 	%r1218, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	add.s32 	%r1489, %r1594, 1312;
	st.shared.u32 	[%r1489+-8], %r1218;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1784;
	ld.shared.u8 	%rs217, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.gt.u16 	%p527, %rs217, 5;
	add.s32 	%r1778, %r1778, 1;
	setp.lt.u32 	%p528, %r1778, %r1591;
	and.pred  	%p529, %p527, %p528;
	mov.u16 	%rs300, %rs301;
	@%p529 bra 	$L__BB1_638;

$L__BB1_656:
	ld.local.u32 	%r1219, [%rd1+4];
	mad.lo.s32 	%r420, %r1219, 69069, 1;
	st.local.u32 	[%rd1+4], %r420;
	setp.eq.s32 	%p530, %r1787, 0;
	setp.eq.s64 	%p531, %rd1696, -1;
	and.pred  	%p532, %p531, %p530;
	@%p532 bra 	$L__BB1_672;

	ld.u64 	%rd452, [%rd593+32];
	setp.gt.s32 	%p533, %r1787, -1;
	@%p533 bra 	$L__BB1_659;
	bra.uni 	$L__BB1_658;

$L__BB1_659:
	cvt.s64.s32 	%rd1228, %r1787;
	add.s64 	%rd1229, %rd452, 16;
	atom.add.u64 	%rd1230, [%rd1229], %rd1228;
	cvt.u32.u64 	%r1788, %rd1230;
	add.s32 	%r1789, %r1787, %r1788;
	bra.uni 	$L__BB1_660;

$L__BB1_658:
	neg.s32 	%r1220, %r1787;
	cvt.s64.s32 	%rd1224, %r1220;
	neg.s64 	%rd1225, %rd1224;
	add.s64 	%rd1226, %rd452, 16;
	atom.add.u64 	%rd1227, [%rd1226], %rd1225;
	cvt.u32.u64 	%r1788, %rd1227;
	sub.s32 	%r1789, %r1788, %r1787;

$L__BB1_660:
	ld.shared.u32 	%r1221, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	add.s32 	%r1222, %r1221, %r1787;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r1222;
	setp.ne.s32 	%p534, %r1789, 0;
	setp.eq.s32 	%p535, %r1788, 0;
	and.pred  	%p536, %p535, %p534;
	@%p536 bra 	$L__BB1_663;
	bra.uni 	$L__BB1_661;

$L__BB1_663:
	ld.u64 	%rd1233, [%rd593+32];
	add.s64 	%rd1234, %rd1233, 8;
	atom.add.u32 	%r1224, [%rd1234], 65536;
	bra.uni 	$L__BB1_664;

$L__BB1_661:
	or.pred  	%p539, %p535, %p534;
	@%p539 bra 	$L__BB1_664;

	ld.u64 	%rd1231, [%rd593+32];
	add.s64 	%rd1232, %rd1231, 8;
	atom.add.u32 	%r1223, [%rd1232], -65536;

$L__BB1_664:
	setp.eq.s64 	%p698, %rd1696, -1;
	@%p698 bra 	$L__BB1_672;

	mad.lo.s32 	%r1597, %r1219, 69069, 1;
	membar.gl;
	shl.b32 	%r1225, %r1597, 3;
	cvt.u64.u32 	%rd1235, %r1225;
	and.b64  	%rd1236, %rd1235, 65528;
	add.s64 	%rd1237, %rd452, %rd1236;
	add.s64 	%rd453, %rd1237, 24;
	atom.exch.b64 	%rd1697, [%rd453], %rd1696;
	setp.eq.s64 	%p541, %rd1697, -1;
	@%p541 bra 	$L__BB1_672;

$L__BB1_667:
	cvt.u32.u64 	%r1226, %rd1697;
	setp.eq.s32 	%p542, %r1226, -1;
	setp.gt.u64 	%p543, %rd1697, -4294967297;
	or.pred  	%p544, %p543, %p542;
	@%p544 bra 	$L__BB1_671;

	atom.exch.b64 	%rd456, [%rd453], -1;
	setp.eq.s64 	%p545, %rd456, -1;
	@%p545 bra 	$L__BB1_670;

	shr.u64 	%rd1238, %rd1697, 32;
	and.b64  	%rd1239, %rd456, 4294967295;
	ld.u64 	%rd1240, [%rd593+16];
	mul.lo.s64 	%rd1241, %rd1239, 1296;
	add.s64 	%rd1242, %rd1240, %rd1241;
	st.u32 	[%rd1242+1280], %rd1238;
	and.b64  	%rd1243, %rd1697, 4294967295;
	and.b64  	%rd1244, %rd456, -4294967296;
	or.b64  	%rd1697, %rd1244, %rd1243;

$L__BB1_670:
	membar.gl;
	atom.exch.b64 	%rd1697, [%rd453], %rd1697;
	setp.eq.s64 	%p546, %rd1697, -1;
	@%p546 bra 	$L__BB1_672;
	bra.uni 	$L__BB1_667;

$L__BB1_671:
	atom.exch.b64 	%rd1245, [%rd453], %rd1697;

$L__BB1_672:
	bar.warp.sync 	%r1140;

$L__BB1_673:
	// begin inline asm
	activemask.b32 %r1227;
	// end inline asm
	brev.b32 	%r1228, %r1227;
	bfind.shiftamt.u32 	%r1229, %r1228;
	setp.ne.s32 	%p547, %r1229, %r3;
	@%p547 bra 	$L__BB1_690;

	setp.gt.u32 	%p548, %r1091, 1;
	mov.u32 	%r1230, 8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right], %r1230;
	@%p548 bra 	$L__BB1_676;
	bra.uni 	$L__BB1_675;

$L__BB1_676:
	ld.shared.u32 	%r433, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left];
	bra.uni 	$L__BB1_677;

$L__BB1_675:
	min.u32 	%r1562, %r1091, 2;
	add.s32 	%r1561, %r576, %r1562;
	add.s32 	%r1490, %r1561, 16;
	ld.shared.u8 	%r433, [%r1490];
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left], %r433;

$L__BB1_677:
	setp.eq.s32 	%p549, %r433, 8;
	@%p549 bra 	$L__BB1_679;
	bra.uni 	$L__BB1_678;

$L__BB1_679:
	ld.shared.u8 	%rs49, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r433, %rs49;
	setp.eq.s16 	%p550, %rs49, 8;
	mad.lo.s32 	%r1234, %r433, 1296, %r576;
	@%p550 bra 	$L__BB1_681;

	add.s32 	%r1491, %r1234, 1304;
	ld.shared.u32 	%r1235, [%r1491];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1235;

$L__BB1_681:
	min.u32 	%r1568, %r1091, 2;
	add.s32 	%r1567, %r576, %r1568;
	mov.u32 	%r1792, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left], %r433;
	ld.shared.u8 	%rs218, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs219, %rs218, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs219;
	add.s32 	%r1492, %r1234, 1304;
	st.shared.u32 	[%r1492+12], %r1091;
	add.s32 	%r1493, %r1567, 16;
	st.shared.u8 	[%r1493], %rs49;
	bra.uni 	$L__BB1_682;

$L__BB1_678:
	mad.lo.s32 	%r1232, %r433, 1296, %r576;
	ld.shared.u32 	%r1792, [%r1232+1312];

$L__BB1_682:
	popc.b32 	%r1237, %r1098;
	add.s32 	%r435, %r1792, %r1237;
	setp.gt.u32 	%p551, %r435, 32;
	mad.lo.s32 	%r1239, %r433, 1296, %r576;
	@%p551 bra 	$L__BB1_686;
	bra.uni 	$L__BB1_683;

$L__BB1_686:
	ld.shared.u8 	%rs50, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r437, %rs50;
	setp.eq.s16 	%p553, %rs50, 8;
	mad.lo.s32 	%r1243, %r437, 1296, %r576;
	@%p553 bra 	$L__BB1_688;

	add.s32 	%r1498, %r1243, 1304;
	ld.shared.u32 	%r1244, [%r1498];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1244;

$L__BB1_688:
	popc.b32 	%r1628, %r1098;
	add.s32 	%r1627, %r1792, %r1628;
	min.u32 	%r1566, %r1091, 2;
	add.s32 	%r1565, %r576, %r1566;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right], %r437;
	ld.shared.v2.u8 	{%rs221, %rs222}, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s32 	%r1245, %r1627, -32;
	add.s32 	%r1499, %r1243, 1304;
	st.shared.v2.u32 	[%r1499+8], {%r1245, %r1091};
	cvt.u32.u16 	%r1246, %rs222;
	add.s32 	%r1500, %r1239, 1304;
	st.shared.u32 	[%r1500], %r1246;
	cvt.u16.u32 	%rs224, %r433;
	add.s16 	%rs225, %rs221, 1;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], {%rs225, %rs224};
	add.s32 	%r1501, %r1565, 16;
	st.shared.u8 	[%r1501], %rs50;
	mov.u32 	%r1247, 32;
	add.s32 	%r1502, %r1239, 1304;
	st.shared.u32 	[%r1502+8], %r1247;
	bra.uni 	$L__BB1_689;

$L__BB1_683:
	setp.eq.s32 	%p552, %r435, 32;
	@%p552 bra 	$L__BB1_685;
	bra.uni 	$L__BB1_684;

$L__BB1_685:
	min.u32 	%r1564, %r1091, 2;
	add.s32 	%r1563, %r576, %r1564;
	mov.u16 	%rs220, 8;
	add.s32 	%r1495, %r1563, 16;
	st.shared.u8 	[%r1495], %rs220;
	ld.shared.u8 	%r1240, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	add.s32 	%r1496, %r1239, 1304;
	st.shared.u32 	[%r1496], %r1240;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r433;
	mov.u32 	%r1241, 32;
	add.s32 	%r1497, %r1239, 1304;
	st.shared.u32 	[%r1497+8], %r1241;
	bra.uni 	$L__BB1_689;

$L__BB1_684:
	add.s32 	%r1494, %r1239, 1304;
	st.shared.u32 	[%r1494+8], %r435;

$L__BB1_689:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start], %r1792;

$L__BB1_690:
	cvt.u64.u32 	%rd1507, %r1755;
	cvt.u64.u32 	%rd1486, %r329;
	bar.warp.sync 	%r1096;
	ld.shared.u32 	%r1248, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start];
	and.b32  	%r1249, %r1097, %r4;
	popc.b32 	%r1250, %r1249;
	add.s32 	%r439, %r1248, %r1250;
	setp.gt.u32 	%p554, %r439, 31;
	mul.lo.s64 	%rd1246, %rd1486, 1296;
	add.s64 	%rd1247, %rd1663, %rd1246;
	mul.lo.s64 	%rd1248, %rd1507, 40;
	add.s64 	%rd460, %rd1247, %rd1248;
	@%p554 bra 	$L__BB1_695;
	bra.uni 	$L__BB1_691;

$L__BB1_695:
	setp.eq.s32 	%p557, %r1091, 0;
	ld.shared.u32 	%r1255, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right];
	mad.lo.s32 	%r1257, %r1255, 1296, %r576;
	add.s32 	%r1258, %r1257, 24;
	mad.lo.s32 	%r1259, %r439, 40, %r1258;
	@%p557 bra 	$L__BB1_698;

	setp.ne.s32 	%p558, %r1091, 1;
	@%p558 bra 	$L__BB1_699;

	ld.u64 	%rd1257, [%rd460];
	ld.u64 	%rd1258, [%rd460+8];
	ld.u64 	%rd1259, [%rd460+16];
	ld.u64 	%rd1260, [%rd460+24];
	ld.v4.u16 	{%rs242, %rs243, %rs244, %rs245}, [%rd460+32];
	add.s32 	%r1503, %r1259, -1280;
	st.shared.u64 	[%r1503], %rd1257;
	add.s32 	%r1504, %r1259, -1280;
	st.shared.u64 	[%r1504+8], %rd1258;
	add.s32 	%r1505, %r1259, -1280;
	st.shared.u64 	[%r1505+16], %rd1259;
	add.s32 	%r1506, %r1259, -1280;
	st.shared.u64 	[%r1506+24], %rd1260;
	add.s32 	%r1507, %r1259, -1280;
	st.shared.v4.u16 	[%r1507+32], {%rs242, %rs243, %rs244, %rs245};
	bra.uni 	$L__BB1_699;

$L__BB1_691:
	setp.eq.s32 	%p555, %r1091, 0;
	ld.shared.u32 	%r1251, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left];
	mad.lo.s32 	%r1253, %r1251, 1296, %r576;
	add.s32 	%r1254, %r1253, 24;
	mad.lo.s32 	%r440, %r439, 40, %r1254;
	@%p555 bra 	$L__BB1_694;

	setp.ne.s32 	%p556, %r1091, 1;
	@%p556 bra 	$L__BB1_699;

	ld.u64 	%rd1249, [%rd460];
	ld.u64 	%rd1250, [%rd460+8];
	ld.u64 	%rd1251, [%rd460+16];
	ld.u64 	%rd1252, [%rd460+24];
	ld.v4.u16 	{%rs226, %rs227, %rs228, %rs229}, [%rd460+32];
	st.shared.u64 	[%r440], %rd1249;
	st.shared.u64 	[%r440+8], %rd1250;
	st.shared.u64 	[%r440+16], %rd1251;
	st.shared.u64 	[%r440+24], %rd1252;
	st.shared.v4.u16 	[%r440+32], {%rs226, %rs227, %rs228, %rs229};
	bra.uni 	$L__BB1_699;

$L__BB1_698:
	ld.u64 	%rd1261, [%rd460];
	ld.u64 	%rd1262, [%rd460+8];
	ld.u64 	%rd1263, [%rd460+16];
	ld.u64 	%rd1264, [%rd460+24];
	ld.v4.u16 	{%rs250, %rs251, %rs252, %rs253}, [%rd460+32];
	add.s32 	%r1508, %r1259, -1280;
	st.shared.u64 	[%r1508], %rd1261;
	add.s32 	%r1509, %r1259, -1280;
	st.shared.u64 	[%r1509+8], %rd1262;
	add.s32 	%r1510, %r1259, -1280;
	st.shared.u64 	[%r1510+16], %rd1263;
	add.s32 	%r1511, %r1259, -1280;
	st.shared.u64 	[%r1511+24], %rd1264;
	add.s32 	%r1512, %r1259, -1280;
	st.shared.v4.u16 	[%r1512+32], {%rs250, %rs251, %rs252, %rs253};
	bra.uni 	$L__BB1_699;

$L__BB1_694:
	ld.u64 	%rd1253, [%rd460];
	ld.u64 	%rd1254, [%rd460+8];
	ld.u64 	%rd1255, [%rd460+16];
	ld.u64 	%rd1256, [%rd460+24];
	ld.v4.u16 	{%rs234, %rs235, %rs236, %rs237}, [%rd460+32];
	st.shared.u64 	[%r440], %rd1253;
	st.shared.u64 	[%r440+8], %rd1254;
	st.shared.u64 	[%r440+16], %rd1255;
	st.shared.u64 	[%r440+24], %rd1256;
	st.shared.v4.u16 	[%r440+32], {%rs234, %rs235, %rs236, %rs237};

$L__BB1_699:
	cvt.u64.u32 	%rd1508, %r1755;
	cvt.u32.u64 	%r1260, %rd1508;
	bar.warp.sync 	%r1096;
	add.s32 	%r1755, %r1260, 1;
	setp.ge.u32 	%p559, %r1755, %r1090;
	@%p559 bra 	$L__BB1_701;
	bra.uni 	$L__BB1_700;

$L__BB1_701:
	ld.shared.u8 	%rs258, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	mul.wide.u16 	%r1262, %rs258, 4;
	add.s32 	%r1263, %r576, %r1262;
	st.shared.u32 	[%r1263+10392], %r329;
	add.s16 	%rs259, %rs258, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs259;
	ld.shared.u32 	%r1264, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count];
	add.s32 	%r1754, %r1754, 1;
	setp.lt.u32 	%p560, %r1754, %r1264;
	@%p560 bra 	$L__BB1_536;

$L__BB1_702:
	bar.warp.sync 	%r1006;
	membar.gl;
	ld.shared.u8 	%rs260, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8];
	setp.eq.s16 	%p561, %rs260, 0;
	@%p561 bra 	$L__BB1_713;

	// begin inline asm
	activemask.b32 %r1265;
	// end inline asm
	bar.warp.sync 	%r1265;
	// begin inline asm
	activemask.b32 %r1266;
	// end inline asm
	brev.b32 	%r1267, %r1266;
	bfind.shiftamt.u32 	%r1268, %r1267;
	setp.ne.s32 	%p562, %r1268, %r3;
	@%p562 bra 	$L__BB1_712;

	ld.shared.u8 	%rs51, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.eq.s16 	%p563, %rs51, 8;
	@%p563 bra 	$L__BB1_706;
	bra.uni 	$L__BB1_705;

$L__BB1_706:
	ld.shared.u8 	%rs52, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16];
	mov.u32 	%r1795, 0;
	mov.u32 	%r1796, 2;
	setp.eq.s16 	%p564, %rs52, 8;
	mov.u32 	%r1797, 8;
	@%p564 bra 	$L__BB1_708;

	cvt.u32.u16 	%r1275, %rs52;
	mad.lo.s32 	%r1277, %r1275, 1296, %r576;
	ld.shared.u32 	%r1795, [%r1277+1312];
	setp.eq.s32 	%p565, %r1795, 0;
	selp.b32 	%r1796, 2, 0, %p565;
	selp.b32 	%r1797, 8, %r1275, %p565;

$L__BB1_708:
	ld.shared.u8 	%rs53, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+17];
	setp.eq.s16 	%p566, %rs53, 8;
	@%p566 bra 	$L__BB1_710;

	cvt.u32.u16 	%r1278, %rs53;
	mad.lo.s32 	%r1280, %r1278, 1296, %r576;
	ld.shared.u32 	%r1281, [%r1280+1312];
	setp.gt.u32 	%p567, %r1281, %r1795;
	selp.b32 	%r1796, 1, %r1796, %p567;
	selp.b32 	%r1797, %r1278, %r1797, %p567;

$L__BB1_710:
	setp.eq.s32 	%p568, %r1797, 8;
	setp.ne.s32 	%p569, %r1797, 8;
	selp.u16 	%rs265, 1, 0, %p569;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs265;
	@%p568 bra 	$L__BB1_712;

	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], %r1797;
	add.s32 	%r1283, %r576, 14;
	add.s32 	%r1284, %r1283, %r1796;
	mov.u16 	%rs266, 8;
	st.shared.u8 	[%r1284+2], %rs266;
	ld.shared.u8 	%rs267, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs268, %rs267, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs268;
	bra.uni 	$L__BB1_712;

$L__BB1_705:
	cvt.u32.u16 	%r1269, %rs51;
	mad.lo.s32 	%r1271, %r1269, 1296, %r576;
	ld.shared.u8 	%rs261, [%r1271+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], %rs51;
	ld.shared.u8 	%rs262, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs263, %rs262, -1;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], {%rs263, %rs261};
	mov.u16 	%rs264, 1;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs264;

$L__BB1_712:
	bar.warp.sync 	%r1265;

$L__BB1_713:
	// begin inline asm
	activemask.b32 %r1285;
	// end inline asm
	bar.warp.sync 	%r1285;
	ld.shared.u8 	%rs54, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12];
	setp.eq.s16 	%p570, %rs54, 8;
	@%p570 bra 	$L__BB1_719;

	cvt.u32.u16 	%r1287, %rs54;
	mad.lo.s32 	%r1289, %r1287, 1296, %r576;
	ld.shared.v2.u32 	{%r1290, %r1291}, [%r1289+1312];
	// begin inline asm
	activemask.b32 %r1286;
	// end inline asm
	setp.ge.u32 	%p571, %r3, %r1290;
	@%p571 bra 	$L__BB1_719;

	ld.shared.u8 	%r1294, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12];
	mad.lo.s32 	%r1295, %r1294, 1296, %r576;
	add.s32 	%r1296, %r1295, 24;
	mad.lo.s32 	%r1297, %r3, 40, %r1296;
	setp.eq.s32 	%p572, %r1291, 0;
	@%p572 bra 	$L__BB1_718;

	setp.ne.s32 	%p573, %r1291, 1;
	@%p573 bra 	$L__BB1_719;

	add.s32 	%r1513, %r1297, 8;
	ld.shared.u64 	%rd1265, [%r1513];
	mov.u32 	%r1298, 0;
	add.s32 	%r1514, %r1297, 8;
	ld.shared.u64 	%rd1266, [%r1514+8];
	add.s32 	%r1515, %r1297, 8;
	ld.shared.u64 	%rd1267, [%r1515+16];
	st.local.u64 	[%rd600], %rd593;
	st.local.u64 	[%rd600+8], %rd601;
	st.local.u64 	[%rd600+16], %rd595;
	st.local.u64 	[%rd600+24], %rd596;
	st.local.u64 	[%rd600+32], %rd604;
	st.local.u64 	[%rd600+40], %rd605;
	st.local.u64 	[%rd607], %rd1265;
	st.local.u64 	[%rd607+8], %rd1266;
	st.local.u64 	[%rd607+16], %rd1267;
	st.local.u32 	[%rd6], %r1298;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd610;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd599;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd606;
	.param .b32 retval0;
	call.uni (retval0), 
	_even, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r1301, [retval0+0];
	} // callseq 5
	bra.uni 	$L__BB1_719;

$L__BB1_718:
	add.s32 	%r1516, %r1297, 8;
	ld.shared.u64 	%rd1276, [%r1516];
	mov.u32 	%r1302, 0;
	add.s32 	%r1517, %r1297, 8;
	ld.shared.u64 	%rd1277, [%r1517+8];
	add.s32 	%r1518, %r1297, 8;
	ld.shared.u64 	%rd1278, [%r1518+16];
	st.local.u64 	[%rd600], %rd593;
	st.local.u64 	[%rd600+8], %rd601;
	st.local.u64 	[%rd600+16], %rd595;
	st.local.u64 	[%rd600+24], %rd596;
	st.local.u64 	[%rd600+32], %rd604;
	st.local.u64 	[%rd600+40], %rd605;
	st.local.u64 	[%rd607], %rd1276;
	st.local.u64 	[%rd607+8], %rd1277;
	st.local.u64 	[%rd607+16], %rd1278;
	st.local.u32 	[%rd6], %r1302;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd610;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd599;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd606;
	.param .b32 retval0;
	call.uni (retval0), 
	_odd, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r1305, [retval0+0];
	} // callseq 6

$L__BB1_719:
	ld.param.u32 	%r1521, [exec_program_param_3];
	bar.warp.sync 	%r1285;
	ld.shared.u8 	%rs269, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8];
	setp.ne.s16 	%p574, %rs269, 0;
	add.s32 	%r1629, %r1629, 1;
	setp.lt.u32 	%p575, %r1629, %r1521;
	and.pred  	%p576, %p574, %p575;
	@%p576 bra 	$L__BB1_4;

$L__BB1_720:
	st.local.u64 	[%rd600], %rd593;
	st.local.u64 	[%rd600+8], %rd601;
	st.local.u64 	[%rd600+16], %rd595;
	st.local.u64 	[%rd600+24], %rd596;
	st.local.u64 	[%rd600+32], %rd604;
	st.local.u64 	[%rd600+40], %rd605;
	mov.u32 	%r1800, 0;
	st.local.u32 	[%rd607], %r1800;
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd606;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd599;
	.param .b32 retval0;
	call.uni (retval0), 
	_finalize, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r1309, [retval0+0];
	} // callseq 7
	bar.warp.sync 	-1;
	ld.local.u32 	%r460, [%rd1+8];
	setp.eq.s32 	%p577, %r460, 0;
	@%p577 bra 	$L__BB1_750;

	add.s32 	%r1311, %r460, -1;
	and.b32  	%r1802, %r460, 3;
	setp.lt.u32 	%p580, %r1311, 3;
	mov.u64 	%rd1708, -1;
	mov.pred 	%p707, -1;
	@%p580 bra 	$L__BB1_736;

	sub.s32 	%r1799, %r460, %r1802;

$L__BB1_723:
	mul.wide.u32 	%rd1299, %r1800, 4;
	add.s64 	%rd1300, %rd1, %rd1299;
	add.s64 	%rd463, %rd1300, 12;
	ld.local.u32 	%r465, [%rd1300+12];
	cvt.u64.u32 	%rd465, %r465;
	ld.u64 	%rd1301, [%rd593+16];
	mul.wide.u32 	%rd1302, %r465, 1296;
	add.s64 	%rd1303, %rd1301, %rd1302;
	mov.u32 	%r1313, -1;
	st.u32 	[%rd1303+1280], %r1313;
	@%p707 bra 	$L__BB1_725;
	bra.uni 	$L__BB1_724;

$L__BB1_725:
	shl.b64 	%rd1701, %rd465, 32;
	bra.uni 	$L__BB1_726;

$L__BB1_724:
	and.b64  	%rd1304, %rd1708, 4294967295;
	ld.u64 	%rd1305, [%rd593+16];
	mul.lo.s64 	%rd1306, %rd1304, 1296;
	add.s64 	%rd1307, %rd1305, %rd1306;
	st.u32 	[%rd1307+1280], %r465;
	and.b64  	%rd1701, %rd1708, -4294967296;

$L__BB1_726:
	or.b64  	%rd1308, %rd1701, %rd465;
	setp.eq.s64 	%p582, %rd1308, -1;
	ld.local.u32 	%r466, [%rd463+4];
	cvt.u64.u32 	%rd469, %r466;
	ld.u64 	%rd1309, [%rd593+16];
	mul.wide.u32 	%rd1310, %r466, 1296;
	add.s64 	%rd1311, %rd1309, %rd1310;
	st.u32 	[%rd1311+1280], %r1313;
	@%p582 bra 	$L__BB1_728;

	ld.u64 	%rd1312, [%rd593+16];
	mul.lo.s64 	%rd1313, %rd465, 1296;
	add.s64 	%rd1314, %rd1312, %rd1313;
	st.u32 	[%rd1314+1280], %r466;
	bra.uni 	$L__BB1_729;

$L__BB1_728:
	shl.b64 	%rd1701, %rd469, 32;

$L__BB1_729:
	or.b64  	%rd472, %rd1701, %rd469;
	setp.eq.s64 	%p583, %rd472, -1;
	ld.local.u32 	%r467, [%rd463+8];
	cvt.u64.u32 	%rd473, %r467;
	ld.u64 	%rd1315, [%rd593+16];
	mul.wide.u32 	%rd1316, %r467, 1296;
	add.s64 	%rd1317, %rd1315, %rd1316;
	st.u32 	[%rd1317+1280], %r1313;
	@%p583 bra 	$L__BB1_731;

	and.b64  	%rd1318, %rd472, 4294967295;
	ld.u64 	%rd1319, [%rd593+16];
	mul.lo.s64 	%rd1320, %rd1318, 1296;
	add.s64 	%rd1321, %rd1319, %rd1320;
	st.u32 	[%rd1321+1280], %r467;
	and.b64  	%rd1703, %rd1701, -4294967296;
	bra.uni 	$L__BB1_732;

$L__BB1_731:
	shl.b64 	%rd1703, %rd473, 32;

$L__BB1_732:
	or.b64  	%rd1322, %rd1703, %rd473;
	setp.eq.s64 	%p584, %rd1322, -1;
	ld.local.u32 	%r468, [%rd463+12];
	cvt.u64.u32 	%rd477, %r468;
	ld.u64 	%rd1323, [%rd593+16];
	mul.wide.u32 	%rd1324, %r468, 1296;
	add.s64 	%rd1325, %rd1323, %rd1324;
	st.u32 	[%rd1325+1280], %r1313;
	@%p584 bra 	$L__BB1_734;

	ld.u64 	%rd1326, [%rd593+16];
	mul.lo.s64 	%rd1327, %rd473, 1296;
	add.s64 	%rd1328, %rd1326, %rd1327;
	st.u32 	[%rd1328+1280], %r468;
	bra.uni 	$L__BB1_735;

$L__BB1_734:
	shl.b64 	%rd1703, %rd477, 32;

$L__BB1_735:
	add.s32 	%r1800, %r1800, 4;
	or.b64  	%rd1708, %rd1703, %rd477;
	setp.eq.s64 	%p707, %rd1708, -1;
	add.s32 	%r1799, %r1799, -4;
	setp.ne.s32 	%p585, %r1799, 0;
	@%p585 bra 	$L__BB1_723;

$L__BB1_736:
	setp.eq.s32 	%p586, %r1802, 0;
	@%p586 bra 	$L__BB1_742;

	mov.u32 	%r1317, -1;

$L__BB1_738:
	.pragma "nounroll";
	mul.wide.u32 	%rd1329, %r1800, 4;
	add.s64 	%rd1330, %rd1, %rd1329;
	ld.local.u32 	%r474, [%rd1330+12];
	cvt.u64.u32 	%rd485, %r474;
	ld.u64 	%rd1331, [%rd593+16];
	mul.wide.u32 	%rd1332, %r474, 1296;
	add.s64 	%rd1333, %rd1331, %rd1332;
	st.u32 	[%rd1333+1280], %r1317;
	@%p707 bra 	$L__BB1_740;
	bra.uni 	$L__BB1_739;

$L__BB1_740:
	shl.b64 	%rd1707, %rd485, 32;
	bra.uni 	$L__BB1_741;

$L__BB1_739:
	and.b64  	%rd1334, %rd1708, 4294967295;
	ld.u64 	%rd1335, [%rd593+16];
	mul.lo.s64 	%rd1336, %rd1334, 1296;
	add.s64 	%rd1337, %rd1335, %rd1336;
	st.u32 	[%rd1337+1280], %r474;
	and.b64  	%rd1707, %rd1708, -4294967296;

$L__BB1_741:
	add.s32 	%r1800, %r1800, 1;
	or.b64  	%rd1708, %rd1707, %rd485;
	setp.eq.s64 	%p707, %rd1708, -1;
	add.s32 	%r1802, %r1802, -1;
	setp.ne.s32 	%p587, %r1802, 0;
	@%p587 bra 	$L__BB1_738;

$L__BB1_742:
	ld.local.u32 	%r1318, [%rd1+4];
	mad.lo.s32 	%r477, %r1318, 69069, 1;
	st.local.u32 	[%rd1+4], %r477;
	@%p707 bra 	$L__BB1_750;

	ld.u64 	%rd1338, [%rd593+24];
	membar.gl;
	shl.b32 	%r1319, %r477, 3;
	cvt.u64.u32 	%rd1339, %r1319;
	and.b64  	%rd1340, %rd1339, 65528;
	add.s64 	%rd491, %rd1338, %rd1340;
	atom.exch.b64 	%rd1709, [%rd491], %rd1708;
	setp.eq.s64 	%p588, %rd1709, -1;
	@%p588 bra 	$L__BB1_750;

$L__BB1_745:
	cvt.u32.u64 	%r1320, %rd1709;
	setp.eq.s32 	%p589, %r1320, -1;
	setp.gt.u64 	%p590, %rd1709, -4294967297;
	or.pred  	%p591, %p590, %p589;
	@%p591 bra 	$L__BB1_749;

	atom.exch.b64 	%rd494, [%rd491], -1;
	setp.eq.s64 	%p592, %rd494, -1;
	@%p592 bra 	$L__BB1_748;

	shr.u64 	%rd1341, %rd1709, 32;
	and.b64  	%rd1342, %rd494, 4294967295;
	ld.u64 	%rd1343, [%rd593+16];
	mul.lo.s64 	%rd1344, %rd1342, 1296;
	add.s64 	%rd1345, %rd1343, %rd1344;
	st.u32 	[%rd1345+1280], %rd1341;
	and.b64  	%rd1346, %rd1709, 4294967295;
	and.b64  	%rd1347, %rd494, -4294967296;
	or.b64  	%rd1709, %rd1347, %rd1346;

$L__BB1_748:
	membar.gl;
	atom.exch.b64 	%rd1709, [%rd491], %rd1709;
	setp.eq.s64 	%p593, %rd1709, -1;
	@%p593 bra 	$L__BB1_750;
	bra.uni 	$L__BB1_745;

$L__BB1_749:
	atom.exch.b64 	%rd1348, [%rd491], %rd1709;

$L__BB1_750:
	setp.ne.s32 	%p594, %r3, 0;
	@%p594 bra 	$L__BB1_880;

	// begin inline asm
	activemask.b32 %r1321;
	// end inline asm
	brev.b32 	%r1322, %r1321;
	bfind.shiftamt.u32 	%r1323, %r1322;
	setp.ne.s32 	%p595, %r1323, 0;
	ld.shared.u8 	%rs55, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12];
	setp.eq.s16 	%p596, %rs55, 8;
	or.pred  	%p597, %p595, %p596;
	@%p597 bra 	$L__BB1_753;

	ld.shared.u8 	%r1324, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r1326, %rs55;
	mad.lo.s32 	%r1327, %r1326, 1296, %r576;
	st.shared.u32 	[%r1327+1304], %r1324;
	mov.u16 	%rs270, 8;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], {%rs270, %rs55};

$L__BB1_753:
	bar.warp.sync 	-1;
	// begin inline asm
	activemask.b32 %r1328;
	// end inline asm
	bar.warp.sync 	%r1328;
	// begin inline asm
	activemask.b32 %r1329;
	// end inline asm
	brev.b32 	%r1330, %r1329;
	bfind.shiftamt.u32 	%r1331, %r1330;
	setp.ne.s32 	%p598, %r1331, 0;
	ld.shared.u8 	%rs56, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	cvt.u32.u16 	%r479, %rs56;
	setp.eq.s16 	%p599, %rs56, 0;
	or.pred  	%p600, %p598, %p599;
	@%p600 bra 	$L__BB1_835;

	// begin inline asm
	activemask.b32 %r1332;
	// end inline asm
	bar.warp.sync 	%r1332;
	// begin inline asm
	activemask.b32 %r1333;
	// end inline asm
	brev.b32 	%r1334, %r1333;
	bfind.shiftamt.u32 	%r1335, %r1334;
	setp.ne.s32 	%p601, %r1335, 0;
	@%p601 bra 	$L__BB1_800;

	ld.shared.u8 	%rs271, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u64.u16 	%rd498, %rs271;
	setp.gt.u16 	%p602, %rs271, %rs56;
	mov.u64 	%rd1350, 8;
	sub.s64 	%rd1351, %rd1350, %rd498;
	cvt.u32.u16 	%r1336, %rs271;
	sub.s32 	%r1337, %r479, %r1336;
	cvt.u64.u32 	%rd1352, %r1337;
	setp.gt.u16 	%p603, %rs56, 7;
	selp.b64 	%rd1353, %rd1351, %rd1352, %p603;
	selp.b64 	%rd499, 0, %rd1353, %p602;
	mov.u64 	%rd1715, 0;
	setp.eq.s64 	%p604, %rd499, 0;
	@%p604 bra 	$L__BB1_767;

	ld.u64 	%rd500, [%rd593];
	ld.u32 	%rd1355, [%rd500];
	ld.u64 	%rd1356, [%rd593+8];
	setp.le.u64 	%p605, %rd1356, %rd1355;
	@%p605 bra 	$L__BB1_767;

	cvt.u32.u64 	%r1803, %rd499;
	atom.add.u32 	%r1338, [%rd500], %r1803;
	cvt.u64.u32 	%rd501, %r1338;
	ld.u64 	%rd502, [%rd593+8];
	sub.s64 	%rd1357, %rd502, %rd499;
	setp.ge.u64 	%p606, %rd1357, %rd501;
	@%p606 bra 	$L__BB1_760;

	setp.le.u64 	%p607, %rd502, %rd501;
	mov.u32 	%r1803, 0;
	@%p607 bra 	$L__BB1_760;

	cvt.u32.u64 	%r1340, %rd501;
	cvt.u32.u64 	%r1341, %rd502;
	sub.s32 	%r1803, %r1341, %r1340;

$L__BB1_760:
	setp.eq.s32 	%p608, %r1803, 0;
	@%p608 bra 	$L__BB1_767;

	add.s32 	%r1343, %r1803, -1;
	and.b32  	%r1808, %r1803, 3;
	setp.lt.u32 	%p609, %r1343, 3;
	mov.u64 	%rd1715, 0;
	mov.u32 	%r1806, 0;
	@%p609 bra 	$L__BB1_764;

	sub.s32 	%r1805, %r1803, %r1808;

$L__BB1_763:
	cvt.u32.u64 	%r1345, %rd501;
	add.s32 	%r1346, %r1806, %r1345;
	add.s64 	%rd1362, %rd1715, %rd498;
	cvt.u32.u64 	%r1347, %rd1362;
	shl.b32 	%r1348, %r1347, 2;
	add.s32 	%r1350, %r576, %r1348;
	st.shared.u32 	[%r1350+10392], %r1346;
	add.s32 	%r1351, %r1346, 1;
	st.shared.u32 	[%r1350+10396], %r1351;
	add.s32 	%r1352, %r1346, 2;
	st.shared.u32 	[%r1350+10400], %r1352;
	add.s32 	%r1353, %r1346, 3;
	st.shared.u32 	[%r1350+10404], %r1353;
	add.s64 	%rd1715, %rd1715, 4;
	add.s32 	%r1806, %r1806, 4;
	add.s32 	%r1805, %r1805, -4;
	setp.ne.s32 	%p610, %r1805, 0;
	@%p610 bra 	$L__BB1_763;

$L__BB1_764:
	setp.eq.s32 	%p611, %r1808, 0;
	@%p611 bra 	$L__BB1_767;

	cvt.u32.u64 	%r1354, %rd501;

$L__BB1_766:
	.pragma "nounroll";
	add.s32 	%r1355, %r1806, %r1354;
	add.s64 	%rd1363, %rd1715, %rd498;
	cvt.u32.u64 	%r1356, %rd1363;
	shl.b32 	%r1357, %r1356, 2;
	add.s32 	%r1359, %r576, %r1357;
	st.shared.u32 	[%r1359+10392], %r1355;
	add.s64 	%rd1715, %rd1715, 1;
	add.s32 	%r1806, %r1806, 1;
	add.s32 	%r1808, %r1808, -1;
	setp.ne.s32 	%p612, %r1808, 0;
	@%p612 bra 	$L__BB1_766;

$L__BB1_767:
	setp.ge.u64 	%p613, %rd1715, %rd499;
	@%p613 bra 	$L__BB1_799;

	mov.u32 	%r1809, 0;

$L__BB1_769:
	mov.u32 	%r495, %r1809;
	ld.local.u32 	%r1361, [%rd1+4];
	mad.lo.s32 	%r1362, %r1361, 69069, 1;
	st.local.u32 	[%rd1+4], %r1362;
	and.b32  	%r496, %r1362, 8191;
	ld.u64 	%rd512, [%rd593+24];
	membar.gl;
	mov.u32 	%r1812, %r496;

$L__BB1_770:
	mul.wide.u32 	%rd1364, %r1812, 8;
	add.s64 	%rd513, %rd512, %rd1364;
	ld.u64 	%rd1365, [%rd513];
	setp.eq.s64 	%p614, %rd1365, -1;
	@%p614 bra 	$L__BB1_773;

	atom.exch.b64 	%rd1720, [%rd513], -1;
	setp.eq.s64 	%p615, %rd1720, -1;
	@%p615 bra 	$L__BB1_773;
	bra.uni 	$L__BB1_772;

$L__BB1_773:
	add.s32 	%r1812, %r1812, 1;
	setp.lt.u32 	%p616, %r1812, 8192;
	@%p616 bra 	$L__BB1_770;

	setp.eq.s32 	%p617, %r496, 0;
	mov.u64 	%rd1720, -1;
	mov.u32 	%r1812, -1;
	@%p617 bra 	$L__BB1_780;

	mov.u32 	%r1811, 0;

$L__BB1_776:
	mul.wide.u32 	%rd1367, %r1811, 8;
	add.s64 	%rd516, %rd512, %rd1367;
	ld.u64 	%rd1368, [%rd516];
	setp.eq.s64 	%p618, %rd1368, -1;
	@%p618 bra 	$L__BB1_779;

	atom.exch.b64 	%rd517, [%rd516], -1;
	setp.eq.s64 	%p619, %rd517, -1;
	@%p619 bra 	$L__BB1_779;
	bra.uni 	$L__BB1_778;

$L__BB1_779:
	add.s32 	%r1811, %r1811, 1;
	setp.lt.u32 	%p620, %r1811, %r496;
	@%p620 bra 	$L__BB1_776;
	bra.uni 	$L__BB1_780;

$L__BB1_772:
	membar.gl;
	bra.uni 	$L__BB1_780;

$L__BB1_778:
	membar.gl;
	mov.u32 	%r1812, %r1811;
	mov.u64 	%rd1720, %rd517;

$L__BB1_780:
	cvt.s64.s32 	%rd1370, %rd1715;
	setp.le.u64 	%p621, %rd499, %rd1370;
	@%p621 bra 	$L__BB1_790;

	cvt.u32.u64 	%r1813, %rd1715;
	mov.u64 	%rd1719, %rd1720;

$L__BB1_782:
	setp.eq.s64 	%p622, %rd1719, -1;
	mov.u32 	%r1814, -1;
	mov.u64 	%rd1720, -1;
	@%p622 bra 	$L__BB1_788;

	shr.u64 	%rd1372, %rd1719, 32;
	cvt.u32.u64 	%r1814, %rd1372;
	ld.u64 	%rd1373, [%rd593+16];
	mul.lo.s64 	%rd1374, %rd1372, 1296;
	add.s64 	%rd1375, %rd1373, %rd1374;
	ld.u32 	%r1367, [%rd1375+1280];
	cvt.u64.u32 	%rd1376, %r1367;
	shl.b64 	%rd523, %rd1376, 32;
	setp.eq.s32 	%p623, %r1367, -1;
	@%p623 bra 	$L__BB1_786;

	cvt.u32.u64 	%r1368, %rd1719;
	setp.ne.s32 	%p624, %r1368, %r1814;
	and.b64  	%rd1377, %rd1719, 4294967295;
	or.b64  	%rd1720, %rd523, %rd1377;
	@%p624 bra 	$L__BB1_788;

	mov.u64 	%rd1720, -1;
	bra.uni 	$L__BB1_788;

$L__BB1_786:
	or.b64  	%rd1720, %rd523, 4294967295;

$L__BB1_788:
	setp.eq.s32 	%p625, %r1814, -1;
	@%p625 bra 	$L__BB1_790;

	add.s64 	%rd1379, %rd1715, %rd498;
	cvt.u32.u64 	%r1369, %rd1379;
	shl.b32 	%r1370, %r1369, 2;
	add.s32 	%r1372, %r576, %r1370;
	st.shared.u32 	[%r1372+10392], %r1814;
	add.s64 	%rd1715, %rd1715, 1;
	add.s32 	%r1813, %r1813, 1;
	cvt.s64.s32 	%rd1380, %r1813;
	setp.gt.u64 	%p626, %rd499, %rd1380;
	mov.u64 	%rd1719, %rd1720;
	@%p626 bra 	$L__BB1_782;

$L__BB1_790:
	setp.eq.s64 	%p627, %rd1720, -1;
	@%p627 bra 	$L__BB1_798;

	ld.u64 	%rd1381, [%rd593+24];
	membar.gl;
	mul.wide.u32 	%rd1382, %r1812, 8;
	add.s64 	%rd531, %rd1381, %rd1382;
	atom.exch.b64 	%rd1724, [%rd531], %rd1720;
	setp.eq.s64 	%p628, %rd1724, -1;
	@%p628 bra 	$L__BB1_798;

$L__BB1_793:
	cvt.u32.u64 	%r1373, %rd1724;
	setp.eq.s32 	%p629, %r1373, -1;
	setp.gt.u64 	%p630, %rd1724, -4294967297;
	or.pred  	%p631, %p630, %p629;
	@%p631 bra 	$L__BB1_797;

	atom.exch.b64 	%rd534, [%rd531], -1;
	setp.eq.s64 	%p632, %rd534, -1;
	@%p632 bra 	$L__BB1_796;

	shr.u64 	%rd1383, %rd1724, 32;
	and.b64  	%rd1384, %rd534, 4294967295;
	ld.u64 	%rd1385, [%rd593+16];
	mul.lo.s64 	%rd1386, %rd1384, 1296;
	add.s64 	%rd1387, %rd1385, %rd1386;
	st.u32 	[%rd1387+1280], %rd1383;
	and.b64  	%rd1388, %rd1724, 4294967295;
	and.b64  	%rd1389, %rd534, -4294967296;
	or.b64  	%rd1724, %rd1389, %rd1388;

$L__BB1_796:
	membar.gl;
	atom.exch.b64 	%rd1724, [%rd531], %rd1724;
	setp.eq.s64 	%p633, %rd1724, -1;
	@%p633 bra 	$L__BB1_798;
	bra.uni 	$L__BB1_793;

$L__BB1_797:
	atom.exch.b64 	%rd1390, [%rd531], %rd1724;

$L__BB1_798:
	add.s32 	%r1809, %r495, 1;
	setp.lt.u64 	%p634, %rd1715, %rd499;
	setp.lt.u32 	%p635, %r495, 31;
	and.pred  	%p636, %p634, %p635;
	@%p636 bra 	$L__BB1_769;

$L__BB1_799:
	cvt.u16.u64 	%rs272, %rd1715;
	ld.shared.u8 	%rs273, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs274, %rs273, %rs272;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs274;

$L__BB1_800:
	bar.warp.sync 	%r1332;
	mov.u64 	%rd1730, -1;
	mov.u32 	%r1816, 0;
	mov.u16 	%rs302, 1;
	mov.u32 	%r1377, 8;
	mov.u16 	%rs276, 0;
	mov.u32 	%r1821, %r1816;
	mov.u32 	%r1826, %r1816;

$L__BB1_801:
	and.b16  	%rs277, %rs302, 255;
	setp.eq.s16 	%p637, %rs277, 0;
	mov.u16 	%rs303, %rs276;
	mov.u32 	%r1822, %r1377;
	@%p637 bra 	$L__BB1_805;

	ld.shared.u8 	%rs58, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	cvt.u32.u16 	%r1822, %rs58;
	setp.eq.s16 	%p638, %rs58, 8;
	@%p638 bra 	$L__BB1_804;

	mad.lo.s32 	%r1379, %r1822, 1296, %r576;
	ld.shared.u32 	%r1380, [%r1379+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r1380;

$L__BB1_804:
	selp.b16 	%rs303, 0, %rs302, %p638;

$L__BB1_805:
	and.b16  	%rs278, %rs303, 255;
	setp.ne.s16 	%p640, %rs278, 0;
	@%p640 bra 	$L__BB1_810;

$L__BB1_807:
	setp.gt.u32 	%p641, %r1821, 1;
	@%p641 bra 	$L__BB1_810;

	add.s32 	%r1382, %r576, %r1821;
	ld.shared.u8 	%rs61, [%r1382+16];
	setp.eq.s16 	%p642, %rs61, 8;
	add.s32 	%r1821, %r1821, 1;
	@%p642 bra 	$L__BB1_807;

	cvt.u32.u16 	%r1822, %rs61;

$L__BB1_810:
	setp.eq.s32 	%p643, %r1822, 8;
	@%p643 bra 	$L__BB1_819;

	mad.lo.s32 	%r1386, %r1822, 1296, %r576;
	ld.shared.u32 	%r1387, [%r1386+1312];
	add.s32 	%r1826, %r1387, %r1826;
	// begin inline asm
	activemask.b32 %r1383;
	// end inline asm
	ld.shared.u8 	%rs62, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p644, %rs62, 0;
	mov.u32 	%r1384, -1;
	mov.u32 	%r1823, %r1384;
	@%p644 bra 	$L__BB1_813;

	mul.wide.u16 	%r1388, %rs62, 4;
	add.s32 	%r1390, %r576, %r1388;
	ld.shared.u32 	%r1823, [%r1390+10388];
	add.s16 	%rs279, %rs62, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs279;

$L__BB1_813:
	cvt.u64.u32 	%rd541, %r1823;
	ld.u64 	%rd1392, [%rd593+16];
	mul.wide.u32 	%rd1393, %r1823, 1296;
	add.s64 	%rd1728, %rd1392, %rd1393;
	mov.u32 	%r1825, 0;
	add.s32 	%r1519, %r1386, 1312;
	st.shared.u32 	[%r1519+-8], %r1384;
	add.s32 	%r1824, %r1386, 24;

$L__BB1_814:
	ld.shared.v2.u32 	{%r1395, %r1396}, [%r1824];
	st.v2.u32 	[%rd1728], {%r1395, %r1396};
	add.s32 	%r1824, %r1824, 8;
	add.s64 	%rd1728, %rd1728, 8;
	add.s32 	%r1825, %r1825, 1;
	setp.lt.u32 	%p645, %r1825, 162;
	@%p645 bra 	$L__BB1_814;

	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r1823;
	ld.shared.u8 	%rs280, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs281, %rs280, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs281;
	ld.u64 	%rd1394, [%rd593+16];
	mul.lo.s64 	%rd1395, %rd541, 1296;
	add.s64 	%rd1396, %rd1394, %rd1395;
	mov.u32 	%r1399, -1;
	st.u32 	[%rd1396+1280], %r1399;
	setp.eq.s64 	%p646, %rd1730, -1;
	@%p646 bra 	$L__BB1_817;

	and.b64  	%rd1397, %rd1730, 4294967295;
	ld.u64 	%rd1398, [%rd593+16];
	mul.lo.s64 	%rd1399, %rd1397, 1296;
	add.s64 	%rd1400, %rd1398, %rd1399;
	st.u32 	[%rd1400+1280], %r1823;
	and.b64  	%rd1729, %rd1730, -4294967296;
	bra.uni 	$L__BB1_818;

$L__BB1_817:
	shl.b64 	%rd1729, %rd541, 32;

$L__BB1_818:
	or.b64  	%rd1730, %rd1729, %rd541;
	ld.shared.u8 	%r1400, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	add.s32 	%r1520, %r1386, 1312;
	st.shared.u32 	[%r1520+-8], %r1400;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1822;
	ld.shared.u8 	%rs282, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.ne.s16 	%p647, %rs282, 0;
	add.s32 	%r1816, %r1816, 1;
	setp.lt.u32 	%p648, %r1816, %r479;
	and.pred  	%p649, %p647, %p648;
	mov.u16 	%rs302, %rs303;
	@%p649 bra 	$L__BB1_801;

$L__BB1_819:
	ld.local.u32 	%r1401, [%rd1+4];
	mad.lo.s32 	%r533, %r1401, 69069, 1;
	st.local.u32 	[%rd1+4], %r533;
	setp.eq.s32 	%p650, %r1826, 0;
	setp.eq.s64 	%p651, %rd1730, -1;
	and.pred  	%p652, %p651, %p650;
	@%p652 bra 	$L__BB1_835;

	ld.u64 	%rd550, [%rd593+32];
	setp.gt.s32 	%p653, %r1826, -1;
	@%p653 bra 	$L__BB1_822;
	bra.uni 	$L__BB1_821;

$L__BB1_822:
	cvt.s64.s32 	%rd1405, %r1826;
	add.s64 	%rd1406, %rd550, 16;
	atom.add.u64 	%rd1407, [%rd1406], %rd1405;
	cvt.u32.u64 	%r1827, %rd1407;
	add.s32 	%r1828, %r1826, %r1827;
	bra.uni 	$L__BB1_823;

$L__BB1_821:
	neg.s32 	%r1402, %r1826;
	cvt.s64.s32 	%rd1401, %r1402;
	neg.s64 	%rd1402, %rd1401;
	add.s64 	%rd1403, %rd550, 16;
	atom.add.u64 	%rd1404, [%rd1403], %rd1402;
	cvt.u32.u64 	%r1827, %rd1404;
	sub.s32 	%r1828, %r1827, %r1826;

$L__BB1_823:
	ld.shared.u32 	%r1403, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	add.s32 	%r1404, %r1403, %r1826;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r1404;
	setp.ne.s32 	%p654, %r1828, 0;
	setp.eq.s32 	%p655, %r1827, 0;
	and.pred  	%p656, %p655, %p654;
	@%p656 bra 	$L__BB1_826;
	bra.uni 	$L__BB1_824;

$L__BB1_826:
	ld.u64 	%rd1410, [%rd593+32];
	add.s64 	%rd1411, %rd1410, 8;
	atom.add.u32 	%r1406, [%rd1411], 65536;
	bra.uni 	$L__BB1_827;

$L__BB1_824:
	or.pred  	%p659, %p655, %p654;
	@%p659 bra 	$L__BB1_827;

	ld.u64 	%rd1408, [%rd593+32];
	add.s64 	%rd1409, %rd1408, 8;
	atom.add.u32 	%r1405, [%rd1409], -65536;

$L__BB1_827:
	@%p651 bra 	$L__BB1_835;

	membar.gl;
	shl.b32 	%r1407, %r533, 3;
	cvt.u64.u32 	%rd1412, %r1407;
	and.b64  	%rd1413, %rd1412, 65528;
	add.s64 	%rd1414, %rd550, %rd1413;
	add.s64 	%rd551, %rd1414, 24;
	atom.exch.b64 	%rd1731, [%rd551], %rd1730;
	setp.eq.s64 	%p661, %rd1731, -1;
	@%p661 bra 	$L__BB1_835;

$L__BB1_830:
	cvt.u32.u64 	%r1408, %rd1731;
	setp.eq.s32 	%p662, %r1408, -1;
	setp.gt.u64 	%p663, %rd1731, -4294967297;
	or.pred  	%p664, %p663, %p662;
	@%p664 bra 	$L__BB1_834;

	atom.exch.b64 	%rd554, [%rd551], -1;
	setp.eq.s64 	%p665, %rd554, -1;
	@%p665 bra 	$L__BB1_833;

	shr.u64 	%rd1415, %rd1731, 32;
	and.b64  	%rd1416, %rd554, 4294967295;
	ld.u64 	%rd1417, [%rd593+16];
	mul.lo.s64 	%rd1418, %rd1416, 1296;
	add.s64 	%rd1419, %rd1417, %rd1418;
	st.u32 	[%rd1419+1280], %rd1415;
	and.b64  	%rd1420, %rd1731, 4294967295;
	and.b64  	%rd1421, %rd554, -4294967296;
	or.b64  	%rd1731, %rd1421, %rd1420;

$L__BB1_833:
	membar.gl;
	atom.exch.b64 	%rd1731, [%rd551], %rd1731;
	setp.eq.s64 	%p666, %rd1731, -1;
	@%p666 bra 	$L__BB1_835;
	bra.uni 	$L__BB1_830;

$L__BB1_834:
	atom.exch.b64 	%rd1422, [%rd551], %rd1731;

$L__BB1_835:
	bar.warp.sync 	%r1328;
	ld.shared.u8 	%rs304, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u32.u16 	%r540, %rs304;
	setp.eq.s16 	%p667, %rs304, 0;
	@%p667 bra 	$L__BB1_876;

	add.s32 	%r1409, %r540, -1;
	and.b32  	%r1834, %r540, 3;
	setp.lt.u32 	%p668, %r1409, 3;
	mov.u64 	%rd1742, -1;
	@%p668 bra 	$L__BB1_860;

	sub.s32 	%r1829, %r540, %r1834;
	mov.u32 	%r1410, -1;
	bra.uni 	$L__BB1_838;

$L__BB1_859:
	ld.shared.u8 	%rs304, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];

$L__BB1_838:
	setp.eq.s16 	%p669, %rs304, 0;
	mov.u32 	%r1830, %r1410;
	@%p669 bra 	$L__BB1_840;

	mul.wide.u16 	%r1411, %rs304, 4;
	add.s32 	%r1413, %r576, %r1411;
	ld.shared.u32 	%r1830, [%r1413+10388];
	add.s16 	%rs285, %rs304, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs285;

$L__BB1_840:
	cvt.u64.u32 	%rd560, %r1830;
	ld.u64 	%rd1426, [%rd593+16];
	mul.wide.u32 	%rd1427, %r1830, 1296;
	add.s64 	%rd1428, %rd1426, %rd1427;
	st.u32 	[%rd1428+1280], %r1410;
	setp.eq.s64 	%p670, %rd1742, -1;
	@%p670 bra 	$L__BB1_842;

	and.b64  	%rd1429, %rd1742, 4294967295;
	ld.u64 	%rd1430, [%rd593+16];
	mul.lo.s64 	%rd1431, %rd1429, 1296;
	add.s64 	%rd1432, %rd1430, %rd1431;
	st.u32 	[%rd1432+1280], %r1830;
	and.b64  	%rd1735, %rd1742, -4294967296;
	bra.uni 	$L__BB1_843;

$L__BB1_842:
	shl.b64 	%rd1735, %rd560, 32;

$L__BB1_843:
	ld.shared.u8 	%rs65, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p671, %rs65, 0;
	mov.u32 	%r1415, -1;
	mov.u32 	%r1831, %r1415;
	@%p671 bra 	$L__BB1_845;

	mul.wide.u16 	%r1416, %rs65, 4;
	add.s32 	%r1418, %r576, %r1416;
	ld.shared.u32 	%r1831, [%r1418+10388];
	add.s16 	%rs286, %rs65, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs286;

$L__BB1_845:
	cvt.u64.u32 	%rd564, %r1831;
	ld.u64 	%rd1433, [%rd593+16];
	mul.wide.u32 	%rd1434, %r1831, 1296;
	add.s64 	%rd1435, %rd1433, %rd1434;
	st.u32 	[%rd1435+1280], %r1415;
	or.b64  	%rd1436, %rd1735, %rd560;
	setp.eq.s64 	%p672, %rd1436, -1;
	@%p672 bra 	$L__BB1_847;

	ld.u64 	%rd1437, [%rd593+16];
	mul.lo.s64 	%rd1438, %rd560, 1296;
	add.s64 	%rd1439, %rd1437, %rd1438;
	st.u32 	[%rd1439+1280], %r1831;
	bra.uni 	$L__BB1_848;

$L__BB1_847:
	shl.b64 	%rd1735, %rd564, 32;

$L__BB1_848:
	or.b64  	%rd567, %rd1735, %rd564;
	ld.shared.u8 	%rs66, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p673, %rs66, 0;
	mov.u32 	%r1420, -1;
	mov.u32 	%r1832, %r1420;
	@%p673 bra 	$L__BB1_850;

	mul.wide.u16 	%r1421, %rs66, 4;
	add.s32 	%r1423, %r576, %r1421;
	ld.shared.u32 	%r1832, [%r1423+10388];
	add.s16 	%rs287, %rs66, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs287;

$L__BB1_850:
	cvt.u64.u32 	%rd568, %r1832;
	ld.u64 	%rd1440, [%rd593+16];
	mul.wide.u32 	%rd1441, %r1832, 1296;
	add.s64 	%rd1442, %rd1440, %rd1441;
	st.u32 	[%rd1442+1280], %r1420;
	setp.eq.s64 	%p674, %rd567, -1;
	@%p674 bra 	$L__BB1_852;

	and.b64  	%rd1443, %rd567, 4294967295;
	ld.u64 	%rd1444, [%rd593+16];
	mul.lo.s64 	%rd1445, %rd1443, 1296;
	add.s64 	%rd1446, %rd1444, %rd1445;
	st.u32 	[%rd1446+1280], %r1832;
	and.b64  	%rd1737, %rd1735, -4294967296;
	bra.uni 	$L__BB1_853;

$L__BB1_852:
	shl.b64 	%rd1737, %rd568, 32;

$L__BB1_853:
	ld.shared.u8 	%rs67, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p675, %rs67, 0;
	mov.u32 	%r1425, -1;
	mov.u32 	%r1833, %r1425;
	@%p675 bra 	$L__BB1_855;

	mul.wide.u16 	%r1426, %rs67, 4;
	add.s32 	%r1428, %r576, %r1426;
	ld.shared.u32 	%r1833, [%r1428+10388];
	add.s16 	%rs288, %rs67, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs288;

$L__BB1_855:
	cvt.u64.u32 	%rd572, %r1833;
	ld.u64 	%rd1447, [%rd593+16];
	mul.wide.u32 	%rd1448, %r1833, 1296;
	add.s64 	%rd1449, %rd1447, %rd1448;
	st.u32 	[%rd1449+1280], %r1425;
	or.b64  	%rd1450, %rd1737, %rd568;
	setp.eq.s64 	%p676, %rd1450, -1;
	@%p676 bra 	$L__BB1_857;

	ld.u64 	%rd1451, [%rd593+16];
	mul.lo.s64 	%rd1452, %rd568, 1296;
	add.s64 	%rd1453, %rd1451, %rd1452;
	st.u32 	[%rd1453+1280], %r1833;
	bra.uni 	$L__BB1_858;

$L__BB1_857:
	shl.b64 	%rd1737, %rd572, 32;

$L__BB1_858:
	or.b64  	%rd1742, %rd1737, %rd572;
	add.s32 	%r1829, %r1829, -4;
	setp.eq.s32 	%p677, %r1829, 0;
	@%p677 bra 	$L__BB1_860;
	bra.uni 	$L__BB1_859;

$L__BB1_860:
	setp.eq.s32 	%p678, %r1834, 0;
	@%p678 bra 	$L__BB1_868;

	mov.u32 	%r1430, -1;

$L__BB1_862:
	.pragma "nounroll";
	ld.shared.u8 	%rs69, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p679, %rs69, 0;
	mov.u32 	%r1835, %r1430;
	@%p679 bra 	$L__BB1_864;

	mul.wide.u16 	%r1431, %rs69, 4;
	add.s32 	%r1433, %r576, %r1431;
	ld.shared.u32 	%r1835, [%r1433+10388];
	add.s16 	%rs289, %rs69, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs289;

$L__BB1_864:
	cvt.u64.u32 	%rd580, %r1835;
	ld.u64 	%rd1454, [%rd593+16];
	mul.wide.u32 	%rd1455, %r1835, 1296;
	add.s64 	%rd1456, %rd1454, %rd1455;
	st.u32 	[%rd1456+1280], %r1430;
	setp.eq.s64 	%p680, %rd1742, -1;
	@%p680 bra 	$L__BB1_866;

	and.b64  	%rd1457, %rd1742, 4294967295;
	ld.u64 	%rd1458, [%rd593+16];
	mul.lo.s64 	%rd1459, %rd1457, 1296;
	add.s64 	%rd1460, %rd1458, %rd1459;
	st.u32 	[%rd1460+1280], %r1835;
	and.b64  	%rd1741, %rd1742, -4294967296;
	bra.uni 	$L__BB1_867;

$L__BB1_866:
	shl.b64 	%rd1741, %rd580, 32;

$L__BB1_867:
	or.b64  	%rd1742, %rd1741, %rd580;
	add.s32 	%r1834, %r1834, -1;
	setp.ne.s32 	%p681, %r1834, 0;
	@%p681 bra 	$L__BB1_862;

$L__BB1_868:
	mov.u16 	%rs290, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs290;
	ld.local.u32 	%r1435, [%rd1+4];
	mad.lo.s32 	%r557, %r1435, 69069, 1;
	st.local.u32 	[%rd1+4], %r557;
	setp.eq.s64 	%p682, %rd1742, -1;
	@%p682 bra 	$L__BB1_876;

	ld.u64 	%rd1461, [%rd593+24];
	membar.gl;
	shl.b32 	%r1436, %r557, 3;
	cvt.u64.u32 	%rd1462, %r1436;
	and.b64  	%rd1463, %rd1462, 65528;
	add.s64 	%rd586, %rd1461, %rd1463;
	atom.exch.b64 	%rd1743, [%rd586], %rd1742;
	setp.eq.s64 	%p683, %rd1743, -1;
	@%p683 bra 	$L__BB1_876;

$L__BB1_871:
	cvt.u32.u64 	%r1437, %rd1743;
	setp.eq.s32 	%p684, %r1437, -1;
	setp.gt.u64 	%p685, %rd1743, -4294967297;
	or.pred  	%p686, %p685, %p684;
	@%p686 bra 	$L__BB1_875;

	atom.exch.b64 	%rd589, [%rd586], -1;
	setp.eq.s64 	%p687, %rd589, -1;
	@%p687 bra 	$L__BB1_874;

	shr.u64 	%rd1464, %rd1743, 32;
	and.b64  	%rd1465, %rd589, 4294967295;
	ld.u64 	%rd1466, [%rd593+16];
	mul.lo.s64 	%rd1467, %rd1465, 1296;
	add.s64 	%rd1468, %rd1466, %rd1467;
	st.u32 	[%rd1468+1280], %rd1464;
	and.b64  	%rd1469, %rd1743, 4294967295;
	and.b64  	%rd1470, %rd589, -4294967296;
	or.b64  	%rd1743, %rd1470, %rd1469;

$L__BB1_874:
	membar.gl;
	atom.exch.b64 	%rd1743, [%rd586], %rd1743;
	setp.eq.s64 	%p688, %rd1743, -1;
	@%p688 bra 	$L__BB1_876;
	bra.uni 	$L__BB1_871;

$L__BB1_875:
	atom.exch.b64 	%rd1471, [%rd586], %rd1743;

$L__BB1_876:
	ld.shared.u8 	%rs291, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10];
	setp.eq.s16 	%p689, %rs291, 0;
	@%p689 bra 	$L__BB1_878;

	ld.u64 	%rd1472, [%rd593+32];
	add.s64 	%rd1473, %rd1472, 4;
	atom.or.b32 	%r1438, [%rd1473], 1073741824;

$L__BB1_878:
	ld.shared.u8 	%rs292, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.eq.s16 	%p690, %rs292, 0;
	@%p690 bra 	$L__BB1_880;

	ld.u64 	%rd1474, [%rd593+32];
	add.s64 	%rd1475, %rd1474, 8;
	atom.add.u32 	%r1439, [%rd1475], -1;

$L__BB1_880:
	bar.warp.sync 	-1;
	membar.gl;
	bar.warp.sync 	-1;
	@%p594 bra 	$L__BB1_884;

	ld.u64 	%rd1476, [%rd593+32];
	atom.add.u32 	%r1440, [%rd1476], 1;
	membar.gl;
	mov.u32 	%r1441, %nctaid.x;
	add.s32 	%r1442, %r1441, -1;
	setp.ne.s32 	%p692, %r1440, %r1442;
	@%p692 bra 	$L__BB1_884;

	ld.u64 	%rd1477, [%rd593+32];
	atom.exch.b32 	%r1443, [%rd1477], 0;
	ld.u64 	%rd1478, [%rd593+32];
	add.s64 	%rd1479, %rd1478, 4;
	atom.and.b32 	%r1444, [%rd1479], -1073741825;
	ld.u64 	%rd1480, [%rd593+32];
	add.s64 	%rd1481, %rd1480, 8;
	atom.add.u32 	%r1445, [%rd1481], 0;
	setp.ne.s32 	%p693, %r1444, 0;
	setp.gt.u32 	%p694, %r1445, 65535;
	or.pred  	%p695, %p693, %p694;
	@%p695 bra 	$L__BB1_884;

	ld.u64 	%rd1482, [%rd593+32];
	add.s64 	%rd1483, %rd1482, 4;
	atom.or.b32 	%r1446, [%rd1483], -2147483648;

$L__BB1_884:
	// begin inline asm
	activemask.b32 %r1447;
	// end inline asm
	mov.u32 	%r1448, 0;
	st.param.b32 	[func_retval0+0], %r1448;
	ret;

}
	// .globl	dispatch_odd_async
.visible .func  (.param .b32 func_retval0) dispatch_odd_async(
	.param .b64 dispatch_odd_async_param_0,
	.param .b64 dispatch_odd_async_param_1,
	.param .b64 dispatch_odd_async_param_2
)
{
	.reg .pred 	%p<114>;
	.reg .b16 	%rs<35>;
	.reg .b32 	%r<267>;
	.reg .b64 	%rd<384>;


	ld.param.u64 	%rd4, [dispatch_odd_async_param_1];
	ld.param.u64 	%rd127, [dispatch_odd_async_param_2];
	ld.u64 	%rd1, [%rd127];
	ld.u64 	%rd2, [%rd127+8];
	ld.u64 	%rd3, [%rd127+16];
	// begin inline asm
	activemask.b32 %r102;
	// end inline asm
	// begin inline asm
	activemask.b32 %r103;
	// end inline asm
	mov.u32 	%r3, %tid.x;
	// begin inline asm
	activemask.b32 %r104;
	// end inline asm
	ld.u64 	%rd383, [%rd4+8];
	add.s64 	%rd6, %rd383, 14;
	ld.u8 	%rs11, [%rd383+14];
	setp.lt.u16 	%p1, %rs11, 6;
	@%p1 bra 	$L__BB2_134;

	ld.u8 	%rs12, [%rd6+4];
	setp.gt.u16 	%p2, %rs12, 1;
	@%p2 bra 	$L__BB2_49;

	// begin inline asm
	activemask.b32 %r105;
	// end inline asm
	bar.warp.sync 	%r105;
	// begin inline asm
	activemask.b32 %r106;
	// end inline asm
	brev.b32 	%r107, %r106;
	bfind.shiftamt.u32 	%r108, %r107;
	setp.ne.s32 	%p3, %r108, %r3;
	@%p3 bra 	$L__BB2_48;

	ld.u64 	%rd7, [%rd4+8];
	mov.u64 	%rd347, 0;
	ld.u8 	%rd8, [%rd7+18];
	setp.gt.u64 	%p4, %rd8, 2;
	mov.u64 	%rd129, 2;
	sub.s64 	%rd130, %rd129, %rd8;
	and.b64  	%rd131, %rd130, 4294967295;
	selp.b64 	%rd9, 0, %rd131, %p4;
	setp.eq.s64 	%p5, %rd9, 0;
	@%p5 bra 	$L__BB2_15;

	ld.u64 	%rd133, [%rd4];
	ld.u64 	%rd10, [%rd133];
	ld.u32 	%rd134, [%rd10];
	ld.u64 	%rd135, [%rd133+8];
	setp.le.u64 	%p6, %rd135, %rd134;
	@%p6 bra 	$L__BB2_15;

	cvt.u32.u64 	%r227, %rd9;
	atom.add.u32 	%r109, [%rd10], %r227;
	cvt.u64.u32 	%rd11, %r109;
	ld.u64 	%rd136, [%rd4];
	ld.u64 	%rd12, [%rd136+8];
	sub.s64 	%rd137, %rd12, %rd9;
	setp.ge.u64 	%p7, %rd137, %rd11;
	@%p7 bra 	$L__BB2_8;

	setp.le.u64 	%p8, %rd12, %rd11;
	mov.u32 	%r227, 0;
	@%p8 bra 	$L__BB2_8;

	cvt.u32.u64 	%r111, %rd11;
	cvt.u32.u64 	%r112, %rd12;
	sub.s32 	%r227, %r112, %r111;

$L__BB2_8:
	setp.eq.s32 	%p9, %r227, 0;
	@%p9 bra 	$L__BB2_15;

	add.s32 	%r114, %r227, -1;
	and.b32  	%r232, %r227, 3;
	setp.lt.u32 	%p10, %r114, 3;
	mov.u64 	%rd347, 0;
	mov.u32 	%r230, 0;
	@%p10 bra 	$L__BB2_12;

	sub.s32 	%r229, %r227, %r232;

$L__BB2_11:
	cvt.u32.u64 	%r116, %rd11;
	add.s32 	%r117, %r230, %r116;
	add.s64 	%rd142, %rd347, %rd8;
	shl.b64 	%rd143, %rd142, 2;
	add.s64 	%rd144, %rd7, %rd143;
	st.u32 	[%rd144+10392], %r117;
	add.s32 	%r118, %r117, 1;
	st.u32 	[%rd144+10396], %r118;
	add.s32 	%r119, %r117, 2;
	st.u32 	[%rd144+10400], %r119;
	add.s32 	%r120, %r117, 3;
	st.u32 	[%rd144+10404], %r120;
	add.s64 	%rd347, %rd347, 4;
	add.s32 	%r230, %r230, 4;
	add.s32 	%r229, %r229, -4;
	setp.ne.s32 	%p11, %r229, 0;
	@%p11 bra 	$L__BB2_11;

$L__BB2_12:
	setp.eq.s32 	%p12, %r232, 0;
	@%p12 bra 	$L__BB2_15;

	cvt.u32.u64 	%r121, %rd11;

$L__BB2_14:
	.pragma "nounroll";
	add.s32 	%r122, %r230, %r121;
	add.s64 	%rd145, %rd347, %rd8;
	shl.b64 	%rd146, %rd145, 2;
	add.s64 	%rd147, %rd7, %rd146;
	st.u32 	[%rd147+10392], %r122;
	add.s64 	%rd347, %rd347, 1;
	add.s32 	%r230, %r230, 1;
	add.s32 	%r232, %r232, -1;
	setp.ne.s32 	%p13, %r232, 0;
	@%p13 bra 	$L__BB2_14;

$L__BB2_15:
	setp.ge.u64 	%p14, %rd347, %rd9;
	@%p14 bra 	$L__BB2_47;

	mov.u32 	%r233, 0;

$L__BB2_17:
	mov.u32 	%r20, %r233;
	ld.u64 	%rd148, [%rd4+16];
	ld.u32 	%r124, [%rd148+4];
	mad.lo.s32 	%r125, %r124, 69069, 1;
	st.u32 	[%rd148+4], %r125;
	and.b32  	%r21, %r125, 8191;
	ld.u64 	%rd149, [%rd4];
	ld.u64 	%rd21, [%rd149+24];
	membar.gl;
	mov.u32 	%r236, %r21;

$L__BB2_18:
	mul.wide.u32 	%rd150, %r236, 8;
	add.s64 	%rd22, %rd21, %rd150;
	ld.u64 	%rd151, [%rd22];
	setp.eq.s64 	%p15, %rd151, -1;
	@%p15 bra 	$L__BB2_21;

	atom.exch.b64 	%rd352, [%rd22], -1;
	setp.eq.s64 	%p16, %rd352, -1;
	@%p16 bra 	$L__BB2_21;
	bra.uni 	$L__BB2_20;

$L__BB2_21:
	add.s32 	%r236, %r236, 1;
	setp.lt.u32 	%p17, %r236, 8192;
	@%p17 bra 	$L__BB2_18;

	setp.eq.s32 	%p18, %r21, 0;
	mov.u64 	%rd352, -1;
	mov.u32 	%r236, -1;
	@%p18 bra 	$L__BB2_28;

	mov.u32 	%r235, 0;

$L__BB2_24:
	mul.wide.u32 	%rd153, %r235, 8;
	add.s64 	%rd25, %rd21, %rd153;
	ld.u64 	%rd154, [%rd25];
	setp.eq.s64 	%p19, %rd154, -1;
	@%p19 bra 	$L__BB2_27;

	atom.exch.b64 	%rd26, [%rd25], -1;
	setp.eq.s64 	%p20, %rd26, -1;
	@%p20 bra 	$L__BB2_27;
	bra.uni 	$L__BB2_26;

$L__BB2_27:
	add.s32 	%r235, %r235, 1;
	setp.lt.u32 	%p21, %r235, %r21;
	@%p21 bra 	$L__BB2_24;
	bra.uni 	$L__BB2_28;

$L__BB2_20:
	membar.gl;
	bra.uni 	$L__BB2_28;

$L__BB2_26:
	membar.gl;
	mov.u32 	%r236, %r235;
	mov.u64 	%rd352, %rd26;

$L__BB2_28:
	cvt.s64.s32 	%rd156, %rd347;
	setp.le.u64 	%p22, %rd9, %rd156;
	@%p22 bra 	$L__BB2_38;

	cvt.u32.u64 	%r237, %rd347;
	mov.u64 	%rd351, %rd352;

$L__BB2_30:
	setp.eq.s64 	%p23, %rd351, -1;
	mov.u32 	%r238, -1;
	mov.u64 	%rd352, -1;
	@%p23 bra 	$L__BB2_36;

	shr.u64 	%rd158, %rd351, 32;
	cvt.u32.u64 	%r238, %rd158;
	ld.u64 	%rd159, [%rd4];
	ld.u64 	%rd160, [%rd159+16];
	mul.lo.s64 	%rd161, %rd158, 1296;
	add.s64 	%rd162, %rd160, %rd161;
	ld.u32 	%r130, [%rd162+1280];
	cvt.u64.u32 	%rd163, %r130;
	shl.b64 	%rd32, %rd163, 32;
	setp.eq.s32 	%p24, %r130, -1;
	@%p24 bra 	$L__BB2_34;

	cvt.u32.u64 	%r131, %rd351;
	setp.ne.s32 	%p25, %r131, %r238;
	and.b64  	%rd164, %rd351, 4294967295;
	or.b64  	%rd352, %rd32, %rd164;
	@%p25 bra 	$L__BB2_36;

	mov.u64 	%rd352, -1;
	bra.uni 	$L__BB2_36;

$L__BB2_34:
	or.b64  	%rd352, %rd32, 4294967295;

$L__BB2_36:
	setp.eq.s32 	%p26, %r238, -1;
	@%p26 bra 	$L__BB2_38;

	add.s64 	%rd166, %rd347, %rd8;
	shl.b64 	%rd167, %rd166, 2;
	add.s64 	%rd168, %rd7, %rd167;
	st.u32 	[%rd168+10392], %r238;
	add.s64 	%rd347, %rd347, 1;
	add.s32 	%r237, %r237, 1;
	cvt.s64.s32 	%rd169, %r237;
	setp.gt.u64 	%p27, %rd9, %rd169;
	mov.u64 	%rd351, %rd352;
	@%p27 bra 	$L__BB2_30;

$L__BB2_38:
	setp.eq.s64 	%p28, %rd352, -1;
	@%p28 bra 	$L__BB2_46;

	ld.u64 	%rd170, [%rd4];
	ld.u64 	%rd171, [%rd170+24];
	membar.gl;
	mul.wide.u32 	%rd172, %r236, 8;
	add.s64 	%rd40, %rd171, %rd172;
	atom.exch.b64 	%rd356, [%rd40], %rd352;
	setp.eq.s64 	%p29, %rd356, -1;
	@%p29 bra 	$L__BB2_46;

$L__BB2_41:
	cvt.u32.u64 	%r132, %rd356;
	setp.eq.s32 	%p30, %r132, -1;
	setp.gt.u64 	%p31, %rd356, -4294967297;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	$L__BB2_45;

	atom.exch.b64 	%rd43, [%rd40], -1;
	setp.eq.s64 	%p33, %rd43, -1;
	@%p33 bra 	$L__BB2_44;

	shr.u64 	%rd173, %rd356, 32;
	ld.u64 	%rd174, [%rd4];
	and.b64  	%rd175, %rd43, 4294967295;
	ld.u64 	%rd176, [%rd174+16];
	mul.lo.s64 	%rd177, %rd175, 1296;
	add.s64 	%rd178, %rd176, %rd177;
	st.u32 	[%rd178+1280], %rd173;
	and.b64  	%rd179, %rd356, 4294967295;
	and.b64  	%rd180, %rd43, -4294967296;
	or.b64  	%rd356, %rd180, %rd179;

$L__BB2_44:
	membar.gl;
	atom.exch.b64 	%rd356, [%rd40], %rd356;
	setp.eq.s64 	%p34, %rd356, -1;
	@%p34 bra 	$L__BB2_46;
	bra.uni 	$L__BB2_41;

$L__BB2_45:
	atom.exch.b64 	%rd181, [%rd40], %rd356;

$L__BB2_46:
	add.s32 	%r233, %r20, 1;
	setp.lt.u64 	%p35, %rd347, %rd9;
	setp.lt.u32 	%p36, %r20, 31;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB2_17;

$L__BB2_47:
	ld.u64 	%rd182, [%rd4+8];
	cvt.u16.u64 	%rs13, %rd347;
	ld.u8 	%rs14, [%rd182+18];
	add.s16 	%rs15, %rs14, %rs13;
	st.u8 	[%rd182+18], %rs15;

$L__BB2_48:
	bar.warp.sync 	%r105;

$L__BB2_49:
	// begin inline asm
	activemask.b32 %r133;
	// end inline asm
	bar.warp.sync 	%r133;
	// begin inline asm
	activemask.b32 %r134;
	// end inline asm
	brev.b32 	%r135, %r134;
	bfind.shiftamt.u32 	%r136, %r135;
	setp.ne.s32 	%p38, %r136, %r3;
	@%p38 bra 	$L__BB2_133;

	ld.u64 	%rd183, [%rd4+8];
	ld.u8 	%rs1, [%rd183+14];
	setp.lt.u16 	%p39, %rs1, 6;
	@%p39 bra 	$L__BB2_133;

	cvt.u32.u16 	%r139, %rs1;
	add.s32 	%r38, %r139, -5;
	// begin inline asm
	activemask.b32 %r137;
	// end inline asm
	bar.warp.sync 	%r137;
	// begin inline asm
	activemask.b32 %r138;
	// end inline asm
	brev.b32 	%r140, %r138;
	bfind.shiftamt.u32 	%r141, %r140;
	setp.ne.s32 	%p40, %r141, %r3;
	@%p40 bra 	$L__BB2_97;

	mov.u64 	%rd185, 8;
	ld.u64 	%rd48, [%rd4+8];
	mov.u64 	%rd363, 0;
	ld.u8 	%rs16, [%rd48+18];
	cvt.u64.u16 	%rd186, %rs16;
	and.b64  	%rd49, %rd186, 255;
	cvt.u32.u16 	%r142, %rs16;
	and.b32  	%r143, %r142, 255;
	setp.lt.u32 	%p41, %r38, %r143;
	sub.s64 	%rd187, %rd185, %rd49;
	sub.s32 	%r144, %r38, %r143;
	cvt.u64.u32 	%rd188, %r144;
	setp.gt.u32 	%p42, %r38, 7;
	selp.b64 	%rd189, %rd187, %rd188, %p42;
	selp.b64 	%rd50, 0, %rd189, %p41;
	setp.eq.s64 	%p43, %rd50, 0;
	@%p43 bra 	$L__BB2_64;

	ld.u64 	%rd191, [%rd4];
	ld.u64 	%rd51, [%rd191];
	ld.u32 	%rd192, [%rd51];
	ld.u64 	%rd193, [%rd191+8];
	setp.le.u64 	%p44, %rd193, %rd192;
	@%p44 bra 	$L__BB2_64;

	cvt.u32.u64 	%r240, %rd50;
	atom.add.u32 	%r145, [%rd51], %r240;
	cvt.u64.u32 	%rd52, %r145;
	ld.u64 	%rd194, [%rd4];
	ld.u64 	%rd53, [%rd194+8];
	sub.s64 	%rd195, %rd53, %rd50;
	setp.ge.u64 	%p45, %rd195, %rd52;
	@%p45 bra 	$L__BB2_57;

	setp.le.u64 	%p46, %rd53, %rd52;
	mov.u32 	%r240, 0;
	@%p46 bra 	$L__BB2_57;

	cvt.u32.u64 	%r147, %rd52;
	cvt.u32.u64 	%r148, %rd53;
	sub.s32 	%r240, %r148, %r147;

$L__BB2_57:
	setp.eq.s32 	%p47, %r240, 0;
	@%p47 bra 	$L__BB2_64;

	add.s32 	%r150, %r240, -1;
	and.b32  	%r245, %r240, 3;
	setp.lt.u32 	%p48, %r150, 3;
	mov.u64 	%rd363, 0;
	mov.u32 	%r243, 0;
	@%p48 bra 	$L__BB2_61;

	sub.s32 	%r242, %r240, %r245;

$L__BB2_60:
	cvt.u32.u64 	%r152, %rd52;
	add.s32 	%r153, %r243, %r152;
	add.s64 	%rd200, %rd363, %rd49;
	shl.b64 	%rd201, %rd200, 2;
	add.s64 	%rd202, %rd48, %rd201;
	st.u32 	[%rd202+10392], %r153;
	add.s32 	%r154, %r153, 1;
	st.u32 	[%rd202+10396], %r154;
	add.s32 	%r155, %r153, 2;
	st.u32 	[%rd202+10400], %r155;
	add.s32 	%r156, %r153, 3;
	st.u32 	[%rd202+10404], %r156;
	add.s64 	%rd363, %rd363, 4;
	add.s32 	%r243, %r243, 4;
	add.s32 	%r242, %r242, -4;
	setp.ne.s32 	%p49, %r242, 0;
	@%p49 bra 	$L__BB2_60;

$L__BB2_61:
	setp.eq.s32 	%p50, %r245, 0;
	@%p50 bra 	$L__BB2_64;

	cvt.u32.u64 	%r157, %rd52;

$L__BB2_63:
	.pragma "nounroll";
	add.s32 	%r158, %r243, %r157;
	add.s64 	%rd203, %rd363, %rd49;
	shl.b64 	%rd204, %rd203, 2;
	add.s64 	%rd205, %rd48, %rd204;
	st.u32 	[%rd205+10392], %r158;
	add.s64 	%rd363, %rd363, 1;
	add.s32 	%r243, %r243, 1;
	add.s32 	%r245, %r245, -1;
	setp.ne.s32 	%p51, %r245, 0;
	@%p51 bra 	$L__BB2_63;

$L__BB2_64:
	setp.ge.u64 	%p52, %rd363, %rd50;
	@%p52 bra 	$L__BB2_96;

	mov.u32 	%r246, 0;

$L__BB2_66:
	mov.u32 	%r54, %r246;
	ld.u64 	%rd206, [%rd4+16];
	ld.u32 	%r160, [%rd206+4];
	mad.lo.s32 	%r161, %r160, 69069, 1;
	st.u32 	[%rd206+4], %r161;
	and.b32  	%r55, %r161, 8191;
	ld.u64 	%rd207, [%rd4];
	ld.u64 	%rd62, [%rd207+24];
	membar.gl;
	mov.u32 	%r249, %r55;

$L__BB2_67:
	mul.wide.u32 	%rd208, %r249, 8;
	add.s64 	%rd63, %rd62, %rd208;
	ld.u64 	%rd209, [%rd63];
	setp.eq.s64 	%p53, %rd209, -1;
	@%p53 bra 	$L__BB2_70;

	atom.exch.b64 	%rd368, [%rd63], -1;
	setp.eq.s64 	%p54, %rd368, -1;
	@%p54 bra 	$L__BB2_70;
	bra.uni 	$L__BB2_69;

$L__BB2_70:
	add.s32 	%r249, %r249, 1;
	setp.lt.u32 	%p55, %r249, 8192;
	@%p55 bra 	$L__BB2_67;

	setp.eq.s32 	%p56, %r55, 0;
	mov.u64 	%rd368, -1;
	mov.u32 	%r249, -1;
	@%p56 bra 	$L__BB2_77;

	mov.u32 	%r248, 0;

$L__BB2_73:
	mul.wide.u32 	%rd211, %r248, 8;
	add.s64 	%rd66, %rd62, %rd211;
	ld.u64 	%rd212, [%rd66];
	setp.eq.s64 	%p57, %rd212, -1;
	@%p57 bra 	$L__BB2_76;

	atom.exch.b64 	%rd67, [%rd66], -1;
	setp.eq.s64 	%p58, %rd67, -1;
	@%p58 bra 	$L__BB2_76;
	bra.uni 	$L__BB2_75;

$L__BB2_76:
	add.s32 	%r248, %r248, 1;
	setp.lt.u32 	%p59, %r248, %r55;
	@%p59 bra 	$L__BB2_73;
	bra.uni 	$L__BB2_77;

$L__BB2_69:
	membar.gl;
	bra.uni 	$L__BB2_77;

$L__BB2_75:
	membar.gl;
	mov.u32 	%r249, %r248;
	mov.u64 	%rd368, %rd67;

$L__BB2_77:
	cvt.s64.s32 	%rd214, %rd363;
	setp.le.u64 	%p60, %rd50, %rd214;
	@%p60 bra 	$L__BB2_87;

	cvt.u32.u64 	%r250, %rd363;
	mov.u64 	%rd367, %rd368;

$L__BB2_79:
	setp.eq.s64 	%p61, %rd367, -1;
	mov.u32 	%r251, -1;
	mov.u64 	%rd368, -1;
	@%p61 bra 	$L__BB2_85;

	shr.u64 	%rd216, %rd367, 32;
	cvt.u32.u64 	%r251, %rd216;
	ld.u64 	%rd217, [%rd4];
	ld.u64 	%rd218, [%rd217+16];
	mul.lo.s64 	%rd219, %rd216, 1296;
	add.s64 	%rd220, %rd218, %rd219;
	ld.u32 	%r166, [%rd220+1280];
	cvt.u64.u32 	%rd221, %r166;
	shl.b64 	%rd73, %rd221, 32;
	setp.eq.s32 	%p62, %r166, -1;
	@%p62 bra 	$L__BB2_83;

	cvt.u32.u64 	%r167, %rd367;
	setp.ne.s32 	%p63, %r167, %r251;
	and.b64  	%rd222, %rd367, 4294967295;
	or.b64  	%rd368, %rd73, %rd222;
	@%p63 bra 	$L__BB2_85;

	mov.u64 	%rd368, -1;
	bra.uni 	$L__BB2_85;

$L__BB2_83:
	or.b64  	%rd368, %rd73, 4294967295;

$L__BB2_85:
	setp.eq.s32 	%p64, %r251, -1;
	@%p64 bra 	$L__BB2_87;

	add.s64 	%rd224, %rd363, %rd49;
	shl.b64 	%rd225, %rd224, 2;
	add.s64 	%rd226, %rd48, %rd225;
	st.u32 	[%rd226+10392], %r251;
	add.s64 	%rd363, %rd363, 1;
	add.s32 	%r250, %r250, 1;
	cvt.s64.s32 	%rd227, %r250;
	setp.gt.u64 	%p65, %rd50, %rd227;
	mov.u64 	%rd367, %rd368;
	@%p65 bra 	$L__BB2_79;

$L__BB2_87:
	setp.eq.s64 	%p66, %rd368, -1;
	@%p66 bra 	$L__BB2_95;

	ld.u64 	%rd228, [%rd4];
	ld.u64 	%rd229, [%rd228+24];
	membar.gl;
	mul.wide.u32 	%rd230, %r249, 8;
	add.s64 	%rd81, %rd229, %rd230;
	atom.exch.b64 	%rd372, [%rd81], %rd368;
	setp.eq.s64 	%p67, %rd372, -1;
	@%p67 bra 	$L__BB2_95;

$L__BB2_90:
	cvt.u32.u64 	%r168, %rd372;
	setp.eq.s32 	%p68, %r168, -1;
	setp.gt.u64 	%p69, %rd372, -4294967297;
	or.pred  	%p70, %p69, %p68;
	@%p70 bra 	$L__BB2_94;

	atom.exch.b64 	%rd84, [%rd81], -1;
	setp.eq.s64 	%p71, %rd84, -1;
	@%p71 bra 	$L__BB2_93;

	shr.u64 	%rd231, %rd372, 32;
	ld.u64 	%rd232, [%rd4];
	and.b64  	%rd233, %rd84, 4294967295;
	ld.u64 	%rd234, [%rd232+16];
	mul.lo.s64 	%rd235, %rd233, 1296;
	add.s64 	%rd236, %rd234, %rd235;
	st.u32 	[%rd236+1280], %rd231;
	and.b64  	%rd237, %rd372, 4294967295;
	and.b64  	%rd238, %rd84, -4294967296;
	or.b64  	%rd372, %rd238, %rd237;

$L__BB2_93:
	membar.gl;
	atom.exch.b64 	%rd372, [%rd81], %rd372;
	setp.eq.s64 	%p72, %rd372, -1;
	@%p72 bra 	$L__BB2_95;
	bra.uni 	$L__BB2_90;

$L__BB2_94:
	atom.exch.b64 	%rd239, [%rd81], %rd372;

$L__BB2_95:
	add.s32 	%r246, %r54, 1;
	setp.lt.u64 	%p73, %rd363, %rd50;
	setp.lt.u32 	%p74, %r54, 31;
	and.pred  	%p75, %p73, %p74;
	@%p75 bra 	$L__BB2_66;

$L__BB2_96:
	ld.u64 	%rd240, [%rd4+8];
	cvt.u16.u64 	%rs17, %rd363;
	ld.u8 	%rs18, [%rd240+18];
	add.s16 	%rs19, %rs18, %rs17;
	st.u8 	[%rd240+18], %rs19;

$L__BB2_97:
	bar.warp.sync 	%r137;
	setp.eq.s32 	%p76, %r38, 0;
	mov.u32 	%r262, 0;
	mov.u64 	%rd380, -1;
	@%p76 bra 	$L__BB2_117;

	mov.u16 	%rs33, 1;
	mov.u16 	%rs21, 0;
	mov.u32 	%r253, %r262;
	mov.u32 	%r258, %r262;

$L__BB2_99:
	and.b16  	%rs22, %rs33, 255;
	setp.eq.s16 	%p77, %rs22, 0;
	mov.u32 	%r259, 8;
	mov.u16 	%rs34, %rs21;
	@%p77 bra 	$L__BB2_103;

	ld.u64 	%rd90, [%rd4+8];
	ld.u8 	%rs3, [%rd90+15];
	setp.eq.s16 	%p78, %rs3, 8;
	@%p78 bra 	$L__BB2_102;

	cvt.u32.u16 	%r174, %rs3;
	mul.wide.u32 	%rd243, %r174, 1296;
	add.s64 	%rd244, %rd90, %rd243;
	ld.u32 	%r175, [%rd244+1304];
	st.u8 	[%rd90+15], %r175;

$L__BB2_102:
	selp.b16 	%rs34, 0, %rs33, %p78;
	cvt.u32.u16 	%r259, %rs3;

$L__BB2_103:
	and.b16  	%rs23, %rs34, 255;
	setp.ne.s16 	%p80, %rs23, 0;
	@%p80 bra 	$L__BB2_108;

$L__BB2_105:
	setp.gt.u32 	%p81, %r258, 1;
	@%p81 bra 	$L__BB2_108;

	cvt.u64.u32 	%rd245, %r258;
	ld.u64 	%rd246, [%rd4+8];
	add.s64 	%rd247, %rd246, %rd245;
	ld.u8 	%rs6, [%rd247+16];
	setp.eq.s16 	%p82, %rs6, 8;
	add.s32 	%r258, %r258, 1;
	@%p82 bra 	$L__BB2_105;

	cvt.u32.u16 	%r259, %rs6;

$L__BB2_108:
	setp.eq.s32 	%p83, %r259, 8;
	@%p83 bra 	$L__BB2_117;

	cvt.u64.u32 	%rd91, %r259;
	ld.u64 	%rd248, [%rd4+8];
	mul.wide.u32 	%rd249, %r259, 1296;
	add.s64 	%rd250, %rd248, %rd249;
	ld.u32 	%r178, [%rd250+1312];
	add.s32 	%r262, %r178, %r262;
	// begin inline asm
	activemask.b32 %r176;
	// end inline asm
	ld.u64 	%rd376, [%rd4+8];
	ld.u8 	%rs7, [%rd376+18];
	setp.eq.s16 	%p84, %rs7, 0;
	mov.u32 	%r177, -1;
	mov.u32 	%r260, %r177;
	@%p84 bra 	$L__BB2_111;

	cvt.u32.u16 	%r179, %rs7;
	mul.wide.u32 	%rd251, %r179, 4;
	add.s64 	%rd252, %rd251, -4;
	and.b64  	%rd253, %rd252, 17179869180;
	add.s64 	%rd254, %rd376, %rd253;
	ld.u32 	%r260, [%rd254+10392];
	add.s16 	%rs24, %rs7, -1;
	st.u8 	[%rd376+18], %rs24;
	ld.u64 	%rd376, [%rd4+8];

$L__BB2_111:
	ld.u64 	%rd255, [%rd4];
	cvt.u64.u32 	%rd95, %r260;
	ld.u64 	%rd256, [%rd255+16];
	mul.wide.u32 	%rd257, %r260, 1296;
	add.s64 	%rd378, %rd256, %rd257;
	mul.lo.s64 	%rd258, %rd91, 1296;
	add.s64 	%rd259, %rd376, %rd258;
	st.u32 	[%rd259+1304], %r177;
	ld.u64 	%rd260, [%rd4+8];
	add.s64 	%rd261, %rd260, %rd258;
	add.s64 	%rd377, %rd261, 24;
	mov.u32 	%r261, 0;

$L__BB2_112:
	ld.v2.u32 	{%r182, %r183}, [%rd377];
	st.v2.u32 	[%rd378], {%r182, %r183};
	add.s64 	%rd378, %rd378, 8;
	add.s64 	%rd377, %rd377, 8;
	add.s32 	%r261, %r261, 1;
	setp.lt.u32 	%p85, %r261, 162;
	@%p85 bra 	$L__BB2_112;

	ld.u64 	%rd262, [%rd4+8];
	ld.u8 	%rs25, [%rd262+14];
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r260;
	add.s16 	%rs26, %rs25, -1;
	st.u8 	[%rd262+14], %rs26;
	ld.u64 	%rd263, [%rd4];
	ld.u64 	%rd264, [%rd263+16];
	mul.lo.s64 	%rd265, %rd95, 1296;
	add.s64 	%rd266, %rd264, %rd265;
	mov.u32 	%r186, -1;
	st.u32 	[%rd266+1280], %r186;
	setp.eq.s64 	%p86, %rd380, -1;
	@%p86 bra 	$L__BB2_115;

	ld.u64 	%rd267, [%rd4];
	and.b64  	%rd268, %rd380, 4294967295;
	ld.u64 	%rd269, [%rd267+16];
	mul.lo.s64 	%rd270, %rd268, 1296;
	add.s64 	%rd271, %rd269, %rd270;
	st.u32 	[%rd271+1280], %r260;
	and.b64  	%rd379, %rd380, -4294967296;
	bra.uni 	$L__BB2_116;

$L__BB2_115:
	shl.b64 	%rd379, %rd95, 32;

$L__BB2_116:
	or.b64  	%rd380, %rd379, %rd95;
	ld.u64 	%rd272, [%rd4+8];
	ld.u8 	%r187, [%rd272+13];
	add.s64 	%rd274, %rd272, %rd258;
	st.u32 	[%rd274+1304], %r187;
	ld.u64 	%rd275, [%rd4+8];
	st.u8 	[%rd275+13], %r259;
	ld.u64 	%rd276, [%rd4+8];
	ld.u8 	%rs27, [%rd276+14];
	setp.gt.u16 	%p87, %rs27, 5;
	add.s32 	%r253, %r253, 1;
	setp.lt.u32 	%p88, %r253, %r38;
	and.pred  	%p89, %p87, %p88;
	mov.u16 	%rs33, %rs34;
	@%p89 bra 	$L__BB2_99;

$L__BB2_117:
	ld.u64 	%rd277, [%rd4+16];
	ld.u32 	%r188, [%rd277+4];
	mad.lo.s32 	%r88, %r188, 69069, 1;
	st.u32 	[%rd277+4], %r88;
	setp.eq.s32 	%p90, %r262, 0;
	setp.eq.s64 	%p91, %rd380, -1;
	and.pred  	%p92, %p91, %p90;
	@%p92 bra 	$L__BB2_133;

	ld.u64 	%rd278, [%rd4];
	ld.u64 	%rd107, [%rd278+32];
	setp.gt.s32 	%p93, %r262, -1;
	@%p93 bra 	$L__BB2_120;
	bra.uni 	$L__BB2_119;

$L__BB2_120:
	cvt.s64.s32 	%rd283, %r262;
	add.s64 	%rd284, %rd107, 16;
	atom.add.u64 	%rd285, [%rd284], %rd283;
	cvt.u32.u64 	%r263, %rd285;
	add.s32 	%r264, %r262, %r263;
	bra.uni 	$L__BB2_121;

$L__BB2_119:
	neg.s32 	%r189, %r262;
	cvt.s64.s32 	%rd279, %r189;
	neg.s64 	%rd280, %rd279;
	add.s64 	%rd281, %rd107, 16;
	atom.add.u64 	%rd282, [%rd281], %rd280;
	cvt.u32.u64 	%r263, %rd282;
	sub.s32 	%r264, %r263, %r262;

$L__BB2_121:
	ld.u64 	%rd286, [%rd4+8];
	ld.u32 	%r190, [%rd286+10424];
	add.s32 	%r191, %r190, %r262;
	st.u32 	[%rd286+10424], %r191;
	setp.ne.s32 	%p94, %r264, 0;
	setp.eq.s32 	%p95, %r263, 0;
	and.pred  	%p96, %p95, %p94;
	@%p96 bra 	$L__BB2_124;
	bra.uni 	$L__BB2_122;

$L__BB2_124:
	ld.u64 	%rd290, [%rd4];
	ld.u64 	%rd291, [%rd290+32];
	add.s64 	%rd292, %rd291, 8;
	atom.add.u32 	%r193, [%rd292], 65536;
	bra.uni 	$L__BB2_125;

$L__BB2_122:
	or.pred  	%p99, %p95, %p94;
	@%p99 bra 	$L__BB2_125;

	ld.u64 	%rd287, [%rd4];
	ld.u64 	%rd288, [%rd287+32];
	add.s64 	%rd289, %rd288, 8;
	atom.add.u32 	%r192, [%rd289], -65536;

$L__BB2_125:
	@%p91 bra 	$L__BB2_133;

	membar.gl;
	shl.b32 	%r194, %r88, 3;
	cvt.u64.u32 	%rd293, %r194;
	and.b64  	%rd294, %rd293, 65528;
	add.s64 	%rd295, %rd107, %rd294;
	add.s64 	%rd108, %rd295, 24;
	atom.exch.b64 	%rd381, [%rd108], %rd380;
	setp.eq.s64 	%p101, %rd381, -1;
	@%p101 bra 	$L__BB2_133;

$L__BB2_128:
	cvt.u32.u64 	%r195, %rd381;
	setp.eq.s32 	%p102, %r195, -1;
	setp.gt.u64 	%p103, %rd381, -4294967297;
	or.pred  	%p104, %p103, %p102;
	@%p104 bra 	$L__BB2_132;

	atom.exch.b64 	%rd111, [%rd108], -1;
	setp.eq.s64 	%p105, %rd111, -1;
	@%p105 bra 	$L__BB2_131;

	shr.u64 	%rd296, %rd381, 32;
	ld.u64 	%rd297, [%rd4];
	and.b64  	%rd298, %rd111, 4294967295;
	ld.u64 	%rd299, [%rd297+16];
	mul.lo.s64 	%rd300, %rd298, 1296;
	add.s64 	%rd301, %rd299, %rd300;
	st.u32 	[%rd301+1280], %rd296;
	and.b64  	%rd302, %rd381, 4294967295;
	and.b64  	%rd303, %rd111, -4294967296;
	or.b64  	%rd381, %rd303, %rd302;

$L__BB2_131:
	membar.gl;
	atom.exch.b64 	%rd381, [%rd108], %rd381;
	setp.eq.s64 	%p106, %rd381, -1;
	@%p106 bra 	$L__BB2_133;
	bra.uni 	$L__BB2_128;

$L__BB2_132:
	atom.exch.b64 	%rd304, [%rd108], %rd381;

$L__BB2_133:
	bar.warp.sync 	%r133;
	ld.u64 	%rd383, [%rd4+8];

$L__BB2_134:
	// begin inline asm
	activemask.b32 %r196;
	// end inline asm
	brev.b32 	%r197, %r196;
	bfind.shiftamt.u32 	%r198, %r197;
	setp.ne.s32 	%p107, %r198, %r3;
	mov.u32 	%r199, -1;
	shl.b32 	%r200, %r199, %r3;
	not.b32 	%r201, %r200;
	and.b32  	%r95, %r103, %r201;
	@%p107 bra 	$L__BB2_148;

	mov.u32 	%r202, 8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right], %r202;
	add.s64 	%rd117, %rd383, 16;
	ld.u8 	%rs8, [%rd383+16];
	cvt.u32.u16 	%r265, %rs8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left], %r265;
	setp.eq.s16 	%p108, %rs8, 8;
	ld.u64 	%rd118, [%rd4+8];
	@%p108 bra 	$L__BB2_137;
	bra.uni 	$L__BB2_136;

$L__BB2_137:
	add.s64 	%rd119, %rd118, 13;
	ld.u8 	%rs9, [%rd118+13];
	setp.eq.s16 	%p109, %rs9, 8;
	cvt.u64.u16 	%rd120, %rs9;
	@%p109 bra 	$L__BB2_139;

	mul.lo.s64 	%rd307, %rd120, 1296;
	add.s64 	%rd308, %rd118, %rd307;
	ld.u32 	%r204, [%rd308+1304];
	st.u8 	[%rd119], %r204;

$L__BB2_139:
	cvt.u32.u16 	%r206, %rs9;
	mov.u32 	%r266, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left], %r206;
	ld.u8 	%rs28, [%rd117+-2];
	add.s16 	%rs29, %rs28, 1;
	st.u8 	[%rd117+-2], %rs29;
	ld.u64 	%rd309, [%rd4+8];
	mul.lo.s64 	%rd310, %rd120, 1296;
	add.s64 	%rd311, %rd309, %rd310;
	st.u32 	[%rd311+1316], %r266;
	ld.shared.u32 	%r265, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	st.u8 	[%rd117], %r265;
	bra.uni 	$L__BB2_140;

$L__BB2_136:
	cvt.u32.u16 	%r203, %rs8;
	mul.wide.u32 	%rd305, %r203, 1296;
	add.s64 	%rd306, %rd118, %rd305;
	ld.u32 	%r266, [%rd306+1312];

$L__BB2_140:
	popc.b32 	%r207, %r104;
	add.s32 	%r101, %r266, %r207;
	setp.gt.u32 	%p110, %r101, 32;
	@%p110 bra 	$L__BB2_144;
	bra.uni 	$L__BB2_141;

$L__BB2_144:
	ld.u64 	%rd122, [%rd4+8];
	add.s64 	%rd123, %rd122, 13;
	ld.u8 	%rs10, [%rd122+13];
	setp.eq.s16 	%p112, %rs10, 8;
	cvt.u64.u16 	%rd124, %rs10;
	@%p112 bra 	$L__BB2_146;

	mul.lo.s64 	%rd321, %rd124, 1296;
	add.s64 	%rd322, %rd122, %rd321;
	ld.u32 	%r211, [%rd322+1304];
	st.u8 	[%rd123], %r211;

$L__BB2_146:
	cvt.u32.u16 	%r212, %rs10;
	mov.u32 	%r213, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right], %r212;
	ld.u8 	%rs31, [%rd117+-2];
	add.s16 	%rs32, %rs31, 1;
	st.u8 	[%rd117+-2], %rs32;
	ld.u64 	%rd323, [%rd4+8];
	mul.lo.s64 	%rd324, %rd124, 1296;
	add.s64 	%rd325, %rd323, %rd324;
	add.s32 	%r214, %r101, -32;
	st.u32 	[%rd325+1312], %r214;
	ld.shared.u32 	%r215, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right];
	ld.u64 	%rd326, [%rd4+8];
	mul.wide.u32 	%rd327, %r215, 1296;
	add.s64 	%rd328, %rd326, %rd327;
	st.u32 	[%rd328+1316], %r213;
	ld.u8 	%r216, [%rd117+-1];
	ld.shared.u32 	%r217, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd329, [%rd4+8];
	mul.wide.u32 	%rd330, %r217, 1296;
	add.s64 	%rd331, %rd329, %rd330;
	st.u32 	[%rd331+1304], %r216;
	st.u8 	[%rd117+-1], %r217;
	ld.shared.u32 	%r218, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right];
	st.u8 	[%rd117], %r218;
	ld.shared.u32 	%r219, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd332, [%rd4+8];
	mul.wide.u32 	%rd333, %r219, 1296;
	add.s64 	%rd334, %rd332, %rd333;
	mov.u32 	%r220, 32;
	st.u32 	[%rd334+1312], %r220;
	bra.uni 	$L__BB2_147;

$L__BB2_141:
	setp.eq.s32 	%p111, %r101, 32;
	cvt.u64.u32 	%rd121, %r265;
	@%p111 bra 	$L__BB2_143;
	bra.uni 	$L__BB2_142;

$L__BB2_143:
	mov.u16 	%rs30, 8;
	st.u8 	[%rd117], %rs30;
	ld.u8 	%r208, [%rd117+-1];
	ld.u64 	%rd315, [%rd4+8];
	mul.lo.s64 	%rd316, %rd121, 1296;
	add.s64 	%rd317, %rd315, %rd316;
	st.u32 	[%rd317+1304], %r208;
	st.u8 	[%rd117+-1], %r265;
	ld.shared.u32 	%r209, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd318, [%rd4+8];
	mul.wide.u32 	%rd319, %r209, 1296;
	add.s64 	%rd320, %rd318, %rd319;
	mov.u32 	%r210, 32;
	st.u32 	[%rd320+1312], %r210;
	bra.uni 	$L__BB2_147;

$L__BB2_142:
	ld.u64 	%rd312, [%rd4+8];
	mul.lo.s64 	%rd313, %rd121, 1296;
	add.s64 	%rd314, %rd312, %rd313;
	st.u32 	[%rd314+1312], %r101;

$L__BB2_147:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E10left_start], %r266;

$L__BB2_148:
	bar.warp.sync 	%r102;
	ld.shared.u32 	%r221, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E10left_start];
	popc.b32 	%r222, %r95;
	add.s32 	%r223, %r221, %r222;
	setp.gt.u32 	%p113, %r223, 31;
	ld.u64 	%rd125, [%rd4+8];
	cvt.u64.u32 	%rd126, %r223;
	@%p113 bra 	$L__BB2_150;
	bra.uni 	$L__BB2_149;

$L__BB2_150:
	ld.shared.u32 	%r225, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right];
	mul.wide.u32 	%rd339, %r225, 1296;
	add.s64 	%rd340, %rd125, %rd339;
	mul.lo.s64 	%rd341, %rd126, 40;
	add.s64 	%rd342, %rd340, %rd341;
	st.u64 	[%rd342+-1248], %rd1;
	st.u64 	[%rd342+-1240], %rd2;
	st.u64 	[%rd342+-1232], %rd3;
	bra.uni 	$L__BB2_151;

$L__BB2_149:
	ld.shared.u32 	%r224, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	mul.wide.u32 	%rd335, %r224, 1296;
	add.s64 	%rd336, %rd125, %rd335;
	mul.lo.s64 	%rd337, %rd126, 40;
	add.s64 	%rd338, %rd336, %rd337;
	st.u64 	[%rd338+32], %rd1;
	st.u64 	[%rd338+40], %rd2;
	st.u64 	[%rd338+48], %rd3;

$L__BB2_151:
	bar.warp.sync 	%r102;
	mov.u32 	%r226, 0;
	st.param.b32 	[func_retval0+0], %r226;
	ret;

}
	// .globl	dispatch_odd_sync
.visible .func  (.param .b32 func_retval0) dispatch_odd_sync(
	.param .b64 dispatch_odd_sync_param_0,
	.param .b64 dispatch_odd_sync_param_1,
	.param .b64 dispatch_odd_sync_param_2
)
{
	.local .align 8 .b8 	__local_depot3[80];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<18>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [dispatch_odd_sync_param_1];
	ld.param.u64 	%rd2, [dispatch_odd_sync_param_2];
	add.u64 	%rd3, %SP, 0;
	add.u64 	%rd4, %SPL, 0;
	add.u64 	%rd5, %SP, 48;
	add.u64 	%rd6, %SPL, 48;
	add.u64 	%rd7, %SP, 72;
	add.u64 	%rd8, %SPL, 72;
	ld.u64 	%rd9, [%rd2];
	ld.u64 	%rd10, [%rd2+8];
	ld.u64 	%rd11, [%rd2+16];
	ld.u64 	%rd12, [%rd1];
	ld.u64 	%rd13, [%rd1+8];
	ld.u64 	%rd14, [%rd1+16];
	ld.u64 	%rd15, [%rd1+24];
	ld.u64 	%rd16, [%rd1+32];
	ld.u64 	%rd17, [%rd1+40];
	st.local.u64 	[%rd4], %rd12;
	st.local.u64 	[%rd4+8], %rd13;
	st.local.u64 	[%rd4+16], %rd14;
	st.local.u64 	[%rd4+24], %rd15;
	st.local.u64 	[%rd4+32], %rd16;
	st.local.u64 	[%rd4+40], %rd17;
	st.local.u64 	[%rd6], %rd9;
	st.local.u64 	[%rd6+8], %rd10;
	st.local.u64 	[%rd6+16], %rd11;
	mov.u32 	%r1, 0;
	st.local.u32 	[%rd8], %r1;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	_odd, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r2, [retval0+0];
	} // callseq 8
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	dispatch_even_async
.visible .func  (.param .b32 func_retval0) dispatch_even_async(
	.param .b64 dispatch_even_async_param_0,
	.param .b64 dispatch_even_async_param_1,
	.param .b64 dispatch_even_async_param_2
)
{
	.reg .pred 	%p<114>;
	.reg .b16 	%rs<35>;
	.reg .b32 	%r<268>;
	.reg .b64 	%rd<384>;


	ld.param.u64 	%rd4, [dispatch_even_async_param_1];
	ld.param.u64 	%rd127, [dispatch_even_async_param_2];
	ld.u64 	%rd1, [%rd127];
	ld.u64 	%rd2, [%rd127+8];
	ld.u64 	%rd3, [%rd127+16];
	// begin inline asm
	activemask.b32 %r102;
	// end inline asm
	// begin inline asm
	activemask.b32 %r103;
	// end inline asm
	mov.u32 	%r3, %tid.x;
	// begin inline asm
	activemask.b32 %r104;
	// end inline asm
	ld.u64 	%rd383, [%rd4+8];
	add.s64 	%rd6, %rd383, 14;
	ld.u8 	%rs11, [%rd383+14];
	setp.lt.u16 	%p1, %rs11, 6;
	@%p1 bra 	$L__BB4_134;

	ld.u8 	%rs12, [%rd6+4];
	setp.gt.u16 	%p2, %rs12, 1;
	@%p2 bra 	$L__BB4_49;

	// begin inline asm
	activemask.b32 %r105;
	// end inline asm
	bar.warp.sync 	%r105;
	// begin inline asm
	activemask.b32 %r106;
	// end inline asm
	brev.b32 	%r107, %r106;
	bfind.shiftamt.u32 	%r108, %r107;
	setp.ne.s32 	%p3, %r108, %r3;
	@%p3 bra 	$L__BB4_48;

	ld.u64 	%rd7, [%rd4+8];
	mov.u64 	%rd347, 0;
	ld.u8 	%rd8, [%rd7+18];
	setp.gt.u64 	%p4, %rd8, 2;
	mov.u64 	%rd129, 2;
	sub.s64 	%rd130, %rd129, %rd8;
	and.b64  	%rd131, %rd130, 4294967295;
	selp.b64 	%rd9, 0, %rd131, %p4;
	setp.eq.s64 	%p5, %rd9, 0;
	@%p5 bra 	$L__BB4_15;

	ld.u64 	%rd133, [%rd4];
	ld.u64 	%rd10, [%rd133];
	ld.u32 	%rd134, [%rd10];
	ld.u64 	%rd135, [%rd133+8];
	setp.le.u64 	%p6, %rd135, %rd134;
	@%p6 bra 	$L__BB4_15;

	cvt.u32.u64 	%r228, %rd9;
	atom.add.u32 	%r109, [%rd10], %r228;
	cvt.u64.u32 	%rd11, %r109;
	ld.u64 	%rd136, [%rd4];
	ld.u64 	%rd12, [%rd136+8];
	sub.s64 	%rd137, %rd12, %rd9;
	setp.ge.u64 	%p7, %rd137, %rd11;
	@%p7 bra 	$L__BB4_8;

	setp.le.u64 	%p8, %rd12, %rd11;
	mov.u32 	%r228, 0;
	@%p8 bra 	$L__BB4_8;

	cvt.u32.u64 	%r111, %rd11;
	cvt.u32.u64 	%r112, %rd12;
	sub.s32 	%r228, %r112, %r111;

$L__BB4_8:
	setp.eq.s32 	%p9, %r228, 0;
	@%p9 bra 	$L__BB4_15;

	add.s32 	%r114, %r228, -1;
	and.b32  	%r233, %r228, 3;
	setp.lt.u32 	%p10, %r114, 3;
	mov.u64 	%rd347, 0;
	mov.u32 	%r231, 0;
	@%p10 bra 	$L__BB4_12;

	sub.s32 	%r230, %r228, %r233;

$L__BB4_11:
	cvt.u32.u64 	%r116, %rd11;
	add.s32 	%r117, %r231, %r116;
	add.s64 	%rd142, %rd347, %rd8;
	shl.b64 	%rd143, %rd142, 2;
	add.s64 	%rd144, %rd7, %rd143;
	st.u32 	[%rd144+10392], %r117;
	add.s32 	%r118, %r117, 1;
	st.u32 	[%rd144+10396], %r118;
	add.s32 	%r119, %r117, 2;
	st.u32 	[%rd144+10400], %r119;
	add.s32 	%r120, %r117, 3;
	st.u32 	[%rd144+10404], %r120;
	add.s64 	%rd347, %rd347, 4;
	add.s32 	%r231, %r231, 4;
	add.s32 	%r230, %r230, -4;
	setp.ne.s32 	%p11, %r230, 0;
	@%p11 bra 	$L__BB4_11;

$L__BB4_12:
	setp.eq.s32 	%p12, %r233, 0;
	@%p12 bra 	$L__BB4_15;

	cvt.u32.u64 	%r121, %rd11;

$L__BB4_14:
	.pragma "nounroll";
	add.s32 	%r122, %r231, %r121;
	add.s64 	%rd145, %rd347, %rd8;
	shl.b64 	%rd146, %rd145, 2;
	add.s64 	%rd147, %rd7, %rd146;
	st.u32 	[%rd147+10392], %r122;
	add.s64 	%rd347, %rd347, 1;
	add.s32 	%r231, %r231, 1;
	add.s32 	%r233, %r233, -1;
	setp.ne.s32 	%p13, %r233, 0;
	@%p13 bra 	$L__BB4_14;

$L__BB4_15:
	setp.ge.u64 	%p14, %rd347, %rd9;
	@%p14 bra 	$L__BB4_47;

	mov.u32 	%r234, 0;

$L__BB4_17:
	mov.u32 	%r20, %r234;
	ld.u64 	%rd148, [%rd4+16];
	ld.u32 	%r124, [%rd148+4];
	mad.lo.s32 	%r125, %r124, 69069, 1;
	st.u32 	[%rd148+4], %r125;
	and.b32  	%r21, %r125, 8191;
	ld.u64 	%rd149, [%rd4];
	ld.u64 	%rd21, [%rd149+24];
	membar.gl;
	mov.u32 	%r237, %r21;

$L__BB4_18:
	mul.wide.u32 	%rd150, %r237, 8;
	add.s64 	%rd22, %rd21, %rd150;
	ld.u64 	%rd151, [%rd22];
	setp.eq.s64 	%p15, %rd151, -1;
	@%p15 bra 	$L__BB4_21;

	atom.exch.b64 	%rd352, [%rd22], -1;
	setp.eq.s64 	%p16, %rd352, -1;
	@%p16 bra 	$L__BB4_21;
	bra.uni 	$L__BB4_20;

$L__BB4_21:
	add.s32 	%r237, %r237, 1;
	setp.lt.u32 	%p17, %r237, 8192;
	@%p17 bra 	$L__BB4_18;

	setp.eq.s32 	%p18, %r21, 0;
	mov.u64 	%rd352, -1;
	mov.u32 	%r237, -1;
	@%p18 bra 	$L__BB4_28;

	mov.u32 	%r236, 0;

$L__BB4_24:
	mul.wide.u32 	%rd153, %r236, 8;
	add.s64 	%rd25, %rd21, %rd153;
	ld.u64 	%rd154, [%rd25];
	setp.eq.s64 	%p19, %rd154, -1;
	@%p19 bra 	$L__BB4_27;

	atom.exch.b64 	%rd26, [%rd25], -1;
	setp.eq.s64 	%p20, %rd26, -1;
	@%p20 bra 	$L__BB4_27;
	bra.uni 	$L__BB4_26;

$L__BB4_27:
	add.s32 	%r236, %r236, 1;
	setp.lt.u32 	%p21, %r236, %r21;
	@%p21 bra 	$L__BB4_24;
	bra.uni 	$L__BB4_28;

$L__BB4_20:
	membar.gl;
	bra.uni 	$L__BB4_28;

$L__BB4_26:
	membar.gl;
	mov.u32 	%r237, %r236;
	mov.u64 	%rd352, %rd26;

$L__BB4_28:
	cvt.s64.s32 	%rd156, %rd347;
	setp.le.u64 	%p22, %rd9, %rd156;
	@%p22 bra 	$L__BB4_38;

	cvt.u32.u64 	%r238, %rd347;
	mov.u64 	%rd351, %rd352;

$L__BB4_30:
	setp.eq.s64 	%p23, %rd351, -1;
	mov.u32 	%r239, -1;
	mov.u64 	%rd352, -1;
	@%p23 bra 	$L__BB4_36;

	shr.u64 	%rd158, %rd351, 32;
	cvt.u32.u64 	%r239, %rd158;
	ld.u64 	%rd159, [%rd4];
	ld.u64 	%rd160, [%rd159+16];
	mul.lo.s64 	%rd161, %rd158, 1296;
	add.s64 	%rd162, %rd160, %rd161;
	ld.u32 	%r130, [%rd162+1280];
	cvt.u64.u32 	%rd163, %r130;
	shl.b64 	%rd32, %rd163, 32;
	setp.eq.s32 	%p24, %r130, -1;
	@%p24 bra 	$L__BB4_34;

	cvt.u32.u64 	%r131, %rd351;
	setp.ne.s32 	%p25, %r131, %r239;
	and.b64  	%rd164, %rd351, 4294967295;
	or.b64  	%rd352, %rd32, %rd164;
	@%p25 bra 	$L__BB4_36;

	mov.u64 	%rd352, -1;
	bra.uni 	$L__BB4_36;

$L__BB4_34:
	or.b64  	%rd352, %rd32, 4294967295;

$L__BB4_36:
	setp.eq.s32 	%p26, %r239, -1;
	@%p26 bra 	$L__BB4_38;

	add.s64 	%rd166, %rd347, %rd8;
	shl.b64 	%rd167, %rd166, 2;
	add.s64 	%rd168, %rd7, %rd167;
	st.u32 	[%rd168+10392], %r239;
	add.s64 	%rd347, %rd347, 1;
	add.s32 	%r238, %r238, 1;
	cvt.s64.s32 	%rd169, %r238;
	setp.gt.u64 	%p27, %rd9, %rd169;
	mov.u64 	%rd351, %rd352;
	@%p27 bra 	$L__BB4_30;

$L__BB4_38:
	setp.eq.s64 	%p28, %rd352, -1;
	@%p28 bra 	$L__BB4_46;

	ld.u64 	%rd170, [%rd4];
	ld.u64 	%rd171, [%rd170+24];
	membar.gl;
	mul.wide.u32 	%rd172, %r237, 8;
	add.s64 	%rd40, %rd171, %rd172;
	atom.exch.b64 	%rd356, [%rd40], %rd352;
	setp.eq.s64 	%p29, %rd356, -1;
	@%p29 bra 	$L__BB4_46;

$L__BB4_41:
	cvt.u32.u64 	%r132, %rd356;
	setp.eq.s32 	%p30, %r132, -1;
	setp.gt.u64 	%p31, %rd356, -4294967297;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	$L__BB4_45;

	atom.exch.b64 	%rd43, [%rd40], -1;
	setp.eq.s64 	%p33, %rd43, -1;
	@%p33 bra 	$L__BB4_44;

	shr.u64 	%rd173, %rd356, 32;
	ld.u64 	%rd174, [%rd4];
	and.b64  	%rd175, %rd43, 4294967295;
	ld.u64 	%rd176, [%rd174+16];
	mul.lo.s64 	%rd177, %rd175, 1296;
	add.s64 	%rd178, %rd176, %rd177;
	st.u32 	[%rd178+1280], %rd173;
	and.b64  	%rd179, %rd356, 4294967295;
	and.b64  	%rd180, %rd43, -4294967296;
	or.b64  	%rd356, %rd180, %rd179;

$L__BB4_44:
	membar.gl;
	atom.exch.b64 	%rd356, [%rd40], %rd356;
	setp.eq.s64 	%p34, %rd356, -1;
	@%p34 bra 	$L__BB4_46;
	bra.uni 	$L__BB4_41;

$L__BB4_45:
	atom.exch.b64 	%rd181, [%rd40], %rd356;

$L__BB4_46:
	add.s32 	%r234, %r20, 1;
	setp.lt.u64 	%p35, %rd347, %rd9;
	setp.lt.u32 	%p36, %r20, 31;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB4_17;

$L__BB4_47:
	ld.u64 	%rd182, [%rd4+8];
	cvt.u16.u64 	%rs13, %rd347;
	ld.u8 	%rs14, [%rd182+18];
	add.s16 	%rs15, %rs14, %rs13;
	st.u8 	[%rd182+18], %rs15;

$L__BB4_48:
	bar.warp.sync 	%r105;

$L__BB4_49:
	// begin inline asm
	activemask.b32 %r133;
	// end inline asm
	bar.warp.sync 	%r133;
	// begin inline asm
	activemask.b32 %r134;
	// end inline asm
	brev.b32 	%r135, %r134;
	bfind.shiftamt.u32 	%r136, %r135;
	setp.ne.s32 	%p38, %r136, %r3;
	@%p38 bra 	$L__BB4_133;

	ld.u64 	%rd183, [%rd4+8];
	ld.u8 	%rs1, [%rd183+14];
	setp.lt.u16 	%p39, %rs1, 6;
	@%p39 bra 	$L__BB4_133;

	cvt.u32.u16 	%r139, %rs1;
	add.s32 	%r38, %r139, -5;
	// begin inline asm
	activemask.b32 %r137;
	// end inline asm
	bar.warp.sync 	%r137;
	// begin inline asm
	activemask.b32 %r138;
	// end inline asm
	brev.b32 	%r140, %r138;
	bfind.shiftamt.u32 	%r141, %r140;
	setp.ne.s32 	%p40, %r141, %r3;
	@%p40 bra 	$L__BB4_97;

	mov.u64 	%rd185, 8;
	ld.u64 	%rd48, [%rd4+8];
	mov.u64 	%rd363, 0;
	ld.u8 	%rs16, [%rd48+18];
	cvt.u64.u16 	%rd186, %rs16;
	and.b64  	%rd49, %rd186, 255;
	cvt.u32.u16 	%r142, %rs16;
	and.b32  	%r143, %r142, 255;
	setp.lt.u32 	%p41, %r38, %r143;
	sub.s64 	%rd187, %rd185, %rd49;
	sub.s32 	%r144, %r38, %r143;
	cvt.u64.u32 	%rd188, %r144;
	setp.gt.u32 	%p42, %r38, 7;
	selp.b64 	%rd189, %rd187, %rd188, %p42;
	selp.b64 	%rd50, 0, %rd189, %p41;
	setp.eq.s64 	%p43, %rd50, 0;
	@%p43 bra 	$L__BB4_64;

	ld.u64 	%rd191, [%rd4];
	ld.u64 	%rd51, [%rd191];
	ld.u32 	%rd192, [%rd51];
	ld.u64 	%rd193, [%rd191+8];
	setp.le.u64 	%p44, %rd193, %rd192;
	@%p44 bra 	$L__BB4_64;

	cvt.u32.u64 	%r241, %rd50;
	atom.add.u32 	%r145, [%rd51], %r241;
	cvt.u64.u32 	%rd52, %r145;
	ld.u64 	%rd194, [%rd4];
	ld.u64 	%rd53, [%rd194+8];
	sub.s64 	%rd195, %rd53, %rd50;
	setp.ge.u64 	%p45, %rd195, %rd52;
	@%p45 bra 	$L__BB4_57;

	setp.le.u64 	%p46, %rd53, %rd52;
	mov.u32 	%r241, 0;
	@%p46 bra 	$L__BB4_57;

	cvt.u32.u64 	%r147, %rd52;
	cvt.u32.u64 	%r148, %rd53;
	sub.s32 	%r241, %r148, %r147;

$L__BB4_57:
	setp.eq.s32 	%p47, %r241, 0;
	@%p47 bra 	$L__BB4_64;

	add.s32 	%r150, %r241, -1;
	and.b32  	%r246, %r241, 3;
	setp.lt.u32 	%p48, %r150, 3;
	mov.u64 	%rd363, 0;
	mov.u32 	%r244, 0;
	@%p48 bra 	$L__BB4_61;

	sub.s32 	%r243, %r241, %r246;

$L__BB4_60:
	cvt.u32.u64 	%r152, %rd52;
	add.s32 	%r153, %r244, %r152;
	add.s64 	%rd200, %rd363, %rd49;
	shl.b64 	%rd201, %rd200, 2;
	add.s64 	%rd202, %rd48, %rd201;
	st.u32 	[%rd202+10392], %r153;
	add.s32 	%r154, %r153, 1;
	st.u32 	[%rd202+10396], %r154;
	add.s32 	%r155, %r153, 2;
	st.u32 	[%rd202+10400], %r155;
	add.s32 	%r156, %r153, 3;
	st.u32 	[%rd202+10404], %r156;
	add.s64 	%rd363, %rd363, 4;
	add.s32 	%r244, %r244, 4;
	add.s32 	%r243, %r243, -4;
	setp.ne.s32 	%p49, %r243, 0;
	@%p49 bra 	$L__BB4_60;

$L__BB4_61:
	setp.eq.s32 	%p50, %r246, 0;
	@%p50 bra 	$L__BB4_64;

	cvt.u32.u64 	%r157, %rd52;

$L__BB4_63:
	.pragma "nounroll";
	add.s32 	%r158, %r244, %r157;
	add.s64 	%rd203, %rd363, %rd49;
	shl.b64 	%rd204, %rd203, 2;
	add.s64 	%rd205, %rd48, %rd204;
	st.u32 	[%rd205+10392], %r158;
	add.s64 	%rd363, %rd363, 1;
	add.s32 	%r244, %r244, 1;
	add.s32 	%r246, %r246, -1;
	setp.ne.s32 	%p51, %r246, 0;
	@%p51 bra 	$L__BB4_63;

$L__BB4_64:
	setp.ge.u64 	%p52, %rd363, %rd50;
	@%p52 bra 	$L__BB4_96;

	mov.u32 	%r247, 0;

$L__BB4_66:
	mov.u32 	%r54, %r247;
	ld.u64 	%rd206, [%rd4+16];
	ld.u32 	%r160, [%rd206+4];
	mad.lo.s32 	%r161, %r160, 69069, 1;
	st.u32 	[%rd206+4], %r161;
	and.b32  	%r55, %r161, 8191;
	ld.u64 	%rd207, [%rd4];
	ld.u64 	%rd62, [%rd207+24];
	membar.gl;
	mov.u32 	%r250, %r55;

$L__BB4_67:
	mul.wide.u32 	%rd208, %r250, 8;
	add.s64 	%rd63, %rd62, %rd208;
	ld.u64 	%rd209, [%rd63];
	setp.eq.s64 	%p53, %rd209, -1;
	@%p53 bra 	$L__BB4_70;

	atom.exch.b64 	%rd368, [%rd63], -1;
	setp.eq.s64 	%p54, %rd368, -1;
	@%p54 bra 	$L__BB4_70;
	bra.uni 	$L__BB4_69;

$L__BB4_70:
	add.s32 	%r250, %r250, 1;
	setp.lt.u32 	%p55, %r250, 8192;
	@%p55 bra 	$L__BB4_67;

	setp.eq.s32 	%p56, %r55, 0;
	mov.u64 	%rd368, -1;
	mov.u32 	%r250, -1;
	@%p56 bra 	$L__BB4_77;

	mov.u32 	%r249, 0;

$L__BB4_73:
	mul.wide.u32 	%rd211, %r249, 8;
	add.s64 	%rd66, %rd62, %rd211;
	ld.u64 	%rd212, [%rd66];
	setp.eq.s64 	%p57, %rd212, -1;
	@%p57 bra 	$L__BB4_76;

	atom.exch.b64 	%rd67, [%rd66], -1;
	setp.eq.s64 	%p58, %rd67, -1;
	@%p58 bra 	$L__BB4_76;
	bra.uni 	$L__BB4_75;

$L__BB4_76:
	add.s32 	%r249, %r249, 1;
	setp.lt.u32 	%p59, %r249, %r55;
	@%p59 bra 	$L__BB4_73;
	bra.uni 	$L__BB4_77;

$L__BB4_69:
	membar.gl;
	bra.uni 	$L__BB4_77;

$L__BB4_75:
	membar.gl;
	mov.u32 	%r250, %r249;
	mov.u64 	%rd368, %rd67;

$L__BB4_77:
	cvt.s64.s32 	%rd214, %rd363;
	setp.le.u64 	%p60, %rd50, %rd214;
	@%p60 bra 	$L__BB4_87;

	cvt.u32.u64 	%r251, %rd363;
	mov.u64 	%rd367, %rd368;

$L__BB4_79:
	setp.eq.s64 	%p61, %rd367, -1;
	mov.u32 	%r252, -1;
	mov.u64 	%rd368, -1;
	@%p61 bra 	$L__BB4_85;

	shr.u64 	%rd216, %rd367, 32;
	cvt.u32.u64 	%r252, %rd216;
	ld.u64 	%rd217, [%rd4];
	ld.u64 	%rd218, [%rd217+16];
	mul.lo.s64 	%rd219, %rd216, 1296;
	add.s64 	%rd220, %rd218, %rd219;
	ld.u32 	%r166, [%rd220+1280];
	cvt.u64.u32 	%rd221, %r166;
	shl.b64 	%rd73, %rd221, 32;
	setp.eq.s32 	%p62, %r166, -1;
	@%p62 bra 	$L__BB4_83;

	cvt.u32.u64 	%r167, %rd367;
	setp.ne.s32 	%p63, %r167, %r252;
	and.b64  	%rd222, %rd367, 4294967295;
	or.b64  	%rd368, %rd73, %rd222;
	@%p63 bra 	$L__BB4_85;

	mov.u64 	%rd368, -1;
	bra.uni 	$L__BB4_85;

$L__BB4_83:
	or.b64  	%rd368, %rd73, 4294967295;

$L__BB4_85:
	setp.eq.s32 	%p64, %r252, -1;
	@%p64 bra 	$L__BB4_87;

	add.s64 	%rd224, %rd363, %rd49;
	shl.b64 	%rd225, %rd224, 2;
	add.s64 	%rd226, %rd48, %rd225;
	st.u32 	[%rd226+10392], %r252;
	add.s64 	%rd363, %rd363, 1;
	add.s32 	%r251, %r251, 1;
	cvt.s64.s32 	%rd227, %r251;
	setp.gt.u64 	%p65, %rd50, %rd227;
	mov.u64 	%rd367, %rd368;
	@%p65 bra 	$L__BB4_79;

$L__BB4_87:
	setp.eq.s64 	%p66, %rd368, -1;
	@%p66 bra 	$L__BB4_95;

	ld.u64 	%rd228, [%rd4];
	ld.u64 	%rd229, [%rd228+24];
	membar.gl;
	mul.wide.u32 	%rd230, %r250, 8;
	add.s64 	%rd81, %rd229, %rd230;
	atom.exch.b64 	%rd372, [%rd81], %rd368;
	setp.eq.s64 	%p67, %rd372, -1;
	@%p67 bra 	$L__BB4_95;

$L__BB4_90:
	cvt.u32.u64 	%r168, %rd372;
	setp.eq.s32 	%p68, %r168, -1;
	setp.gt.u64 	%p69, %rd372, -4294967297;
	or.pred  	%p70, %p69, %p68;
	@%p70 bra 	$L__BB4_94;

	atom.exch.b64 	%rd84, [%rd81], -1;
	setp.eq.s64 	%p71, %rd84, -1;
	@%p71 bra 	$L__BB4_93;

	shr.u64 	%rd231, %rd372, 32;
	ld.u64 	%rd232, [%rd4];
	and.b64  	%rd233, %rd84, 4294967295;
	ld.u64 	%rd234, [%rd232+16];
	mul.lo.s64 	%rd235, %rd233, 1296;
	add.s64 	%rd236, %rd234, %rd235;
	st.u32 	[%rd236+1280], %rd231;
	and.b64  	%rd237, %rd372, 4294967295;
	and.b64  	%rd238, %rd84, -4294967296;
	or.b64  	%rd372, %rd238, %rd237;

$L__BB4_93:
	membar.gl;
	atom.exch.b64 	%rd372, [%rd81], %rd372;
	setp.eq.s64 	%p72, %rd372, -1;
	@%p72 bra 	$L__BB4_95;
	bra.uni 	$L__BB4_90;

$L__BB4_94:
	atom.exch.b64 	%rd239, [%rd81], %rd372;

$L__BB4_95:
	add.s32 	%r247, %r54, 1;
	setp.lt.u64 	%p73, %rd363, %rd50;
	setp.lt.u32 	%p74, %r54, 31;
	and.pred  	%p75, %p73, %p74;
	@%p75 bra 	$L__BB4_66;

$L__BB4_96:
	ld.u64 	%rd240, [%rd4+8];
	cvt.u16.u64 	%rs17, %rd363;
	ld.u8 	%rs18, [%rd240+18];
	add.s16 	%rs19, %rs18, %rs17;
	st.u8 	[%rd240+18], %rs19;

$L__BB4_97:
	bar.warp.sync 	%r137;
	setp.eq.s32 	%p76, %r38, 0;
	mov.u32 	%r263, 0;
	mov.u64 	%rd380, -1;
	@%p76 bra 	$L__BB4_117;

	mov.u16 	%rs33, 1;
	mov.u16 	%rs21, 0;
	mov.u32 	%r254, %r263;
	mov.u32 	%r259, %r263;

$L__BB4_99:
	and.b16  	%rs22, %rs33, 255;
	setp.eq.s16 	%p77, %rs22, 0;
	mov.u32 	%r260, 8;
	mov.u16 	%rs34, %rs21;
	@%p77 bra 	$L__BB4_103;

	ld.u64 	%rd90, [%rd4+8];
	ld.u8 	%rs3, [%rd90+15];
	setp.eq.s16 	%p78, %rs3, 8;
	@%p78 bra 	$L__BB4_102;

	cvt.u32.u16 	%r174, %rs3;
	mul.wide.u32 	%rd243, %r174, 1296;
	add.s64 	%rd244, %rd90, %rd243;
	ld.u32 	%r175, [%rd244+1304];
	st.u8 	[%rd90+15], %r175;

$L__BB4_102:
	selp.b16 	%rs34, 0, %rs33, %p78;
	cvt.u32.u16 	%r260, %rs3;

$L__BB4_103:
	and.b16  	%rs23, %rs34, 255;
	setp.ne.s16 	%p80, %rs23, 0;
	@%p80 bra 	$L__BB4_108;

$L__BB4_105:
	setp.gt.u32 	%p81, %r259, 1;
	@%p81 bra 	$L__BB4_108;

	cvt.u64.u32 	%rd245, %r259;
	ld.u64 	%rd246, [%rd4+8];
	add.s64 	%rd247, %rd246, %rd245;
	ld.u8 	%rs6, [%rd247+16];
	setp.eq.s16 	%p82, %rs6, 8;
	add.s32 	%r259, %r259, 1;
	@%p82 bra 	$L__BB4_105;

	cvt.u32.u16 	%r260, %rs6;

$L__BB4_108:
	setp.eq.s32 	%p83, %r260, 8;
	@%p83 bra 	$L__BB4_117;

	cvt.u64.u32 	%rd91, %r260;
	ld.u64 	%rd248, [%rd4+8];
	mul.wide.u32 	%rd249, %r260, 1296;
	add.s64 	%rd250, %rd248, %rd249;
	ld.u32 	%r178, [%rd250+1312];
	add.s32 	%r263, %r178, %r263;
	// begin inline asm
	activemask.b32 %r176;
	// end inline asm
	ld.u64 	%rd376, [%rd4+8];
	ld.u8 	%rs7, [%rd376+18];
	setp.eq.s16 	%p84, %rs7, 0;
	mov.u32 	%r177, -1;
	mov.u32 	%r261, %r177;
	@%p84 bra 	$L__BB4_111;

	cvt.u32.u16 	%r179, %rs7;
	mul.wide.u32 	%rd251, %r179, 4;
	add.s64 	%rd252, %rd251, -4;
	and.b64  	%rd253, %rd252, 17179869180;
	add.s64 	%rd254, %rd376, %rd253;
	ld.u32 	%r261, [%rd254+10392];
	add.s16 	%rs24, %rs7, -1;
	st.u8 	[%rd376+18], %rs24;
	ld.u64 	%rd376, [%rd4+8];

$L__BB4_111:
	ld.u64 	%rd255, [%rd4];
	cvt.u64.u32 	%rd95, %r261;
	ld.u64 	%rd256, [%rd255+16];
	mul.wide.u32 	%rd257, %r261, 1296;
	add.s64 	%rd378, %rd256, %rd257;
	mul.lo.s64 	%rd258, %rd91, 1296;
	add.s64 	%rd259, %rd376, %rd258;
	st.u32 	[%rd259+1304], %r177;
	ld.u64 	%rd260, [%rd4+8];
	add.s64 	%rd261, %rd260, %rd258;
	add.s64 	%rd377, %rd261, 24;
	mov.u32 	%r262, 0;

$L__BB4_112:
	ld.v2.u32 	{%r182, %r183}, [%rd377];
	st.v2.u32 	[%rd378], {%r182, %r183};
	add.s64 	%rd378, %rd378, 8;
	add.s64 	%rd377, %rd377, 8;
	add.s32 	%r262, %r262, 1;
	setp.lt.u32 	%p85, %r262, 162;
	@%p85 bra 	$L__BB4_112;

	ld.u64 	%rd262, [%rd4+8];
	ld.u8 	%rs25, [%rd262+14];
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r261;
	add.s16 	%rs26, %rs25, -1;
	st.u8 	[%rd262+14], %rs26;
	ld.u64 	%rd263, [%rd4];
	ld.u64 	%rd264, [%rd263+16];
	mul.lo.s64 	%rd265, %rd95, 1296;
	add.s64 	%rd266, %rd264, %rd265;
	mov.u32 	%r186, -1;
	st.u32 	[%rd266+1280], %r186;
	setp.eq.s64 	%p86, %rd380, -1;
	@%p86 bra 	$L__BB4_115;

	ld.u64 	%rd267, [%rd4];
	and.b64  	%rd268, %rd380, 4294967295;
	ld.u64 	%rd269, [%rd267+16];
	mul.lo.s64 	%rd270, %rd268, 1296;
	add.s64 	%rd271, %rd269, %rd270;
	st.u32 	[%rd271+1280], %r261;
	and.b64  	%rd379, %rd380, -4294967296;
	bra.uni 	$L__BB4_116;

$L__BB4_115:
	shl.b64 	%rd379, %rd95, 32;

$L__BB4_116:
	or.b64  	%rd380, %rd379, %rd95;
	ld.u64 	%rd272, [%rd4+8];
	ld.u8 	%r187, [%rd272+13];
	add.s64 	%rd274, %rd272, %rd258;
	st.u32 	[%rd274+1304], %r187;
	ld.u64 	%rd275, [%rd4+8];
	st.u8 	[%rd275+13], %r260;
	ld.u64 	%rd276, [%rd4+8];
	ld.u8 	%rs27, [%rd276+14];
	setp.gt.u16 	%p87, %rs27, 5;
	add.s32 	%r254, %r254, 1;
	setp.lt.u32 	%p88, %r254, %r38;
	and.pred  	%p89, %p87, %p88;
	mov.u16 	%rs33, %rs34;
	@%p89 bra 	$L__BB4_99;

$L__BB4_117:
	ld.u64 	%rd277, [%rd4+16];
	ld.u32 	%r188, [%rd277+4];
	mad.lo.s32 	%r88, %r188, 69069, 1;
	st.u32 	[%rd277+4], %r88;
	setp.eq.s32 	%p90, %r263, 0;
	setp.eq.s64 	%p91, %rd380, -1;
	and.pred  	%p92, %p91, %p90;
	@%p92 bra 	$L__BB4_133;

	ld.u64 	%rd278, [%rd4];
	ld.u64 	%rd107, [%rd278+32];
	setp.gt.s32 	%p93, %r263, -1;
	@%p93 bra 	$L__BB4_120;
	bra.uni 	$L__BB4_119;

$L__BB4_120:
	cvt.s64.s32 	%rd283, %r263;
	add.s64 	%rd284, %rd107, 16;
	atom.add.u64 	%rd285, [%rd284], %rd283;
	cvt.u32.u64 	%r264, %rd285;
	add.s32 	%r265, %r263, %r264;
	bra.uni 	$L__BB4_121;

$L__BB4_119:
	neg.s32 	%r189, %r263;
	cvt.s64.s32 	%rd279, %r189;
	neg.s64 	%rd280, %rd279;
	add.s64 	%rd281, %rd107, 16;
	atom.add.u64 	%rd282, [%rd281], %rd280;
	cvt.u32.u64 	%r264, %rd282;
	sub.s32 	%r265, %r264, %r263;

$L__BB4_121:
	ld.u64 	%rd286, [%rd4+8];
	ld.u32 	%r190, [%rd286+10424];
	add.s32 	%r191, %r190, %r263;
	st.u32 	[%rd286+10424], %r191;
	setp.ne.s32 	%p94, %r265, 0;
	setp.eq.s32 	%p95, %r264, 0;
	and.pred  	%p96, %p95, %p94;
	@%p96 bra 	$L__BB4_124;
	bra.uni 	$L__BB4_122;

$L__BB4_124:
	ld.u64 	%rd290, [%rd4];
	ld.u64 	%rd291, [%rd290+32];
	add.s64 	%rd292, %rd291, 8;
	atom.add.u32 	%r193, [%rd292], 65536;
	bra.uni 	$L__BB4_125;

$L__BB4_122:
	or.pred  	%p99, %p95, %p94;
	@%p99 bra 	$L__BB4_125;

	ld.u64 	%rd287, [%rd4];
	ld.u64 	%rd288, [%rd287+32];
	add.s64 	%rd289, %rd288, 8;
	atom.add.u32 	%r192, [%rd289], -65536;

$L__BB4_125:
	@%p91 bra 	$L__BB4_133;

	membar.gl;
	shl.b32 	%r194, %r88, 3;
	cvt.u64.u32 	%rd293, %r194;
	and.b64  	%rd294, %rd293, 65528;
	add.s64 	%rd295, %rd107, %rd294;
	add.s64 	%rd108, %rd295, 24;
	atom.exch.b64 	%rd381, [%rd108], %rd380;
	setp.eq.s64 	%p101, %rd381, -1;
	@%p101 bra 	$L__BB4_133;

$L__BB4_128:
	cvt.u32.u64 	%r195, %rd381;
	setp.eq.s32 	%p102, %r195, -1;
	setp.gt.u64 	%p103, %rd381, -4294967297;
	or.pred  	%p104, %p103, %p102;
	@%p104 bra 	$L__BB4_132;

	atom.exch.b64 	%rd111, [%rd108], -1;
	setp.eq.s64 	%p105, %rd111, -1;
	@%p105 bra 	$L__BB4_131;

	shr.u64 	%rd296, %rd381, 32;
	ld.u64 	%rd297, [%rd4];
	and.b64  	%rd298, %rd111, 4294967295;
	ld.u64 	%rd299, [%rd297+16];
	mul.lo.s64 	%rd300, %rd298, 1296;
	add.s64 	%rd301, %rd299, %rd300;
	st.u32 	[%rd301+1280], %rd296;
	and.b64  	%rd302, %rd381, 4294967295;
	and.b64  	%rd303, %rd111, -4294967296;
	or.b64  	%rd381, %rd303, %rd302;

$L__BB4_131:
	membar.gl;
	atom.exch.b64 	%rd381, [%rd108], %rd381;
	setp.eq.s64 	%p106, %rd381, -1;
	@%p106 bra 	$L__BB4_133;
	bra.uni 	$L__BB4_128;

$L__BB4_132:
	atom.exch.b64 	%rd304, [%rd108], %rd381;

$L__BB4_133:
	bar.warp.sync 	%r133;
	ld.u64 	%rd383, [%rd4+8];

$L__BB4_134:
	// begin inline asm
	activemask.b32 %r196;
	// end inline asm
	brev.b32 	%r197, %r196;
	bfind.shiftamt.u32 	%r198, %r197;
	setp.ne.s32 	%p107, %r198, %r3;
	mov.u32 	%r199, -1;
	shl.b32 	%r200, %r199, %r3;
	not.b32 	%r201, %r200;
	and.b32  	%r95, %r103, %r201;
	@%p107 bra 	$L__BB4_148;

	mov.u32 	%r202, 8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right], %r202;
	add.s64 	%rd117, %rd383, 17;
	ld.u8 	%rs8, [%rd383+17];
	cvt.u32.u16 	%r266, %rs8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left], %r266;
	setp.eq.s16 	%p108, %rs8, 8;
	ld.u64 	%rd118, [%rd4+8];
	@%p108 bra 	$L__BB4_137;
	bra.uni 	$L__BB4_136;

$L__BB4_137:
	add.s64 	%rd119, %rd118, 13;
	ld.u8 	%rs9, [%rd118+13];
	setp.eq.s16 	%p109, %rs9, 8;
	cvt.u64.u16 	%rd120, %rs9;
	@%p109 bra 	$L__BB4_139;

	mul.lo.s64 	%rd307, %rd120, 1296;
	add.s64 	%rd308, %rd118, %rd307;
	ld.u32 	%r204, [%rd308+1304];
	st.u8 	[%rd119], %r204;

$L__BB4_139:
	cvt.u32.u16 	%r206, %rs9;
	mov.u32 	%r267, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left], %r206;
	ld.u8 	%rs28, [%rd117+-3];
	add.s16 	%rs29, %rs28, 1;
	st.u8 	[%rd117+-3], %rs29;
	ld.u64 	%rd309, [%rd4+8];
	mul.lo.s64 	%rd310, %rd120, 1296;
	add.s64 	%rd311, %rd309, %rd310;
	mov.u32 	%r207, 1;
	st.u32 	[%rd311+1316], %r207;
	ld.shared.u32 	%r266, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	st.u8 	[%rd117], %r266;
	bra.uni 	$L__BB4_140;

$L__BB4_136:
	cvt.u32.u16 	%r203, %rs8;
	mul.wide.u32 	%rd305, %r203, 1296;
	add.s64 	%rd306, %rd118, %rd305;
	ld.u32 	%r267, [%rd306+1312];

$L__BB4_140:
	popc.b32 	%r208, %r104;
	add.s32 	%r101, %r267, %r208;
	setp.gt.u32 	%p110, %r101, 32;
	@%p110 bra 	$L__BB4_144;
	bra.uni 	$L__BB4_141;

$L__BB4_144:
	ld.u64 	%rd122, [%rd4+8];
	add.s64 	%rd123, %rd122, 13;
	ld.u8 	%rs10, [%rd122+13];
	setp.eq.s16 	%p112, %rs10, 8;
	cvt.u64.u16 	%rd124, %rs10;
	@%p112 bra 	$L__BB4_146;

	mul.lo.s64 	%rd321, %rd124, 1296;
	add.s64 	%rd322, %rd122, %rd321;
	ld.u32 	%r212, [%rd322+1304];
	st.u8 	[%rd123], %r212;

$L__BB4_146:
	cvt.u32.u16 	%r213, %rs10;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right], %r213;
	ld.u8 	%rs31, [%rd117+-3];
	add.s16 	%rs32, %rs31, 1;
	st.u8 	[%rd117+-3], %rs32;
	ld.u64 	%rd323, [%rd4+8];
	mul.lo.s64 	%rd324, %rd124, 1296;
	add.s64 	%rd325, %rd323, %rd324;
	add.s32 	%r214, %r101, -32;
	st.u32 	[%rd325+1312], %r214;
	ld.shared.u32 	%r215, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right];
	ld.u64 	%rd326, [%rd4+8];
	mul.wide.u32 	%rd327, %r215, 1296;
	add.s64 	%rd328, %rd326, %rd327;
	mov.u32 	%r216, 1;
	st.u32 	[%rd328+1316], %r216;
	ld.u8 	%r217, [%rd117+-2];
	ld.shared.u32 	%r218, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd329, [%rd4+8];
	mul.wide.u32 	%rd330, %r218, 1296;
	add.s64 	%rd331, %rd329, %rd330;
	st.u32 	[%rd331+1304], %r217;
	st.u8 	[%rd117+-2], %r218;
	ld.shared.u32 	%r219, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right];
	st.u8 	[%rd117], %r219;
	ld.shared.u32 	%r220, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd332, [%rd4+8];
	mul.wide.u32 	%rd333, %r220, 1296;
	add.s64 	%rd334, %rd332, %rd333;
	mov.u32 	%r221, 32;
	st.u32 	[%rd334+1312], %r221;
	bra.uni 	$L__BB4_147;

$L__BB4_141:
	setp.eq.s32 	%p111, %r101, 32;
	cvt.u64.u32 	%rd121, %r266;
	@%p111 bra 	$L__BB4_143;
	bra.uni 	$L__BB4_142;

$L__BB4_143:
	mov.u16 	%rs30, 8;
	st.u8 	[%rd117], %rs30;
	ld.u8 	%r209, [%rd117+-2];
	ld.u64 	%rd315, [%rd4+8];
	mul.lo.s64 	%rd316, %rd121, 1296;
	add.s64 	%rd317, %rd315, %rd316;
	st.u32 	[%rd317+1304], %r209;
	st.u8 	[%rd117+-2], %r266;
	ld.shared.u32 	%r210, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd318, [%rd4+8];
	mul.wide.u32 	%rd319, %r210, 1296;
	add.s64 	%rd320, %rd318, %rd319;
	mov.u32 	%r211, 32;
	st.u32 	[%rd320+1312], %r211;
	bra.uni 	$L__BB4_147;

$L__BB4_142:
	ld.u64 	%rd312, [%rd4+8];
	mul.lo.s64 	%rd313, %rd121, 1296;
	add.s64 	%rd314, %rd312, %rd313;
	st.u32 	[%rd314+1312], %r101;

$L__BB4_147:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E10left_start], %r267;

$L__BB4_148:
	bar.warp.sync 	%r102;
	ld.shared.u32 	%r222, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E10left_start];
	popc.b32 	%r223, %r95;
	add.s32 	%r224, %r222, %r223;
	setp.gt.u32 	%p113, %r224, 31;
	ld.u64 	%rd125, [%rd4+8];
	cvt.u64.u32 	%rd126, %r224;
	@%p113 bra 	$L__BB4_150;
	bra.uni 	$L__BB4_149;

$L__BB4_150:
	ld.shared.u32 	%r226, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right];
	mul.wide.u32 	%rd339, %r226, 1296;
	add.s64 	%rd340, %rd125, %rd339;
	mul.lo.s64 	%rd341, %rd126, 40;
	add.s64 	%rd342, %rd340, %rd341;
	st.u64 	[%rd342+-1248], %rd1;
	st.u64 	[%rd342+-1240], %rd2;
	st.u64 	[%rd342+-1232], %rd3;
	bra.uni 	$L__BB4_151;

$L__BB4_149:
	ld.shared.u32 	%r225, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	mul.wide.u32 	%rd335, %r225, 1296;
	add.s64 	%rd336, %rd125, %rd335;
	mul.lo.s64 	%rd337, %rd126, 40;
	add.s64 	%rd338, %rd336, %rd337;
	st.u64 	[%rd338+32], %rd1;
	st.u64 	[%rd338+40], %rd2;
	st.u64 	[%rd338+48], %rd3;

$L__BB4_151:
	bar.warp.sync 	%r102;
	mov.u32 	%r227, 0;
	st.param.b32 	[func_retval0+0], %r227;
	ret;

}
	// .globl	dispatch_even_sync
.visible .func  (.param .b32 func_retval0) dispatch_even_sync(
	.param .b64 dispatch_even_sync_param_0,
	.param .b64 dispatch_even_sync_param_1,
	.param .b64 dispatch_even_sync_param_2
)
{
	.local .align 8 .b8 	__local_depot5[80];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<18>;


	mov.u64 	%SPL, __local_depot5;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [dispatch_even_sync_param_1];
	ld.param.u64 	%rd2, [dispatch_even_sync_param_2];
	add.u64 	%rd3, %SP, 0;
	add.u64 	%rd4, %SPL, 0;
	add.u64 	%rd5, %SP, 48;
	add.u64 	%rd6, %SPL, 48;
	add.u64 	%rd7, %SP, 72;
	add.u64 	%rd8, %SPL, 72;
	ld.u64 	%rd9, [%rd2];
	ld.u64 	%rd10, [%rd2+8];
	ld.u64 	%rd11, [%rd2+16];
	ld.u64 	%rd12, [%rd1];
	ld.u64 	%rd13, [%rd1+8];
	ld.u64 	%rd14, [%rd1+16];
	ld.u64 	%rd15, [%rd1+24];
	ld.u64 	%rd16, [%rd1+32];
	ld.u64 	%rd17, [%rd1+40];
	st.local.u64 	[%rd4], %rd12;
	st.local.u64 	[%rd4+8], %rd13;
	st.local.u64 	[%rd4+16], %rd14;
	st.local.u64 	[%rd4+24], %rd15;
	st.local.u64 	[%rd4+32], %rd16;
	st.local.u64 	[%rd4+40], %rd17;
	st.local.u64 	[%rd6], %rd9;
	st.local.u64 	[%rd6+8], %rd10;
	st.local.u64 	[%rd6+16], %rd11;
	mov.u32 	%r1, 0;
	st.local.u32 	[%rd8], %r1;
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	_even, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r2, [retval0+0];
	} // callseq 9
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	access_device
.visible .func  (.param .b32 func_retval0) access_device(
	.param .b64 access_device_param_0,
	.param .b64 access_device_param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [access_device_param_0];
	ld.param.u64 	%rd2, [access_device_param_1];
	ld.u64 	%rd3, [%rd2+24];
	ld.u64 	%rd4, [%rd3];
	st.u64 	[%rd1], %rd4;
	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	access_group
.visible .func  (.param .b32 func_retval0) access_group(
	.param .b64 access_group_param_0,
	.param .b64 access_group_param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [access_group_param_0];
	ld.param.u64 	%rd2, [access_group_param_1];
	ld.u64 	%rd3, [%rd2+32];
	ld.u64 	%rd4, [%rd3];
	st.u64 	[%rd1], %rd4;
	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	access_thread
.visible .func  (.param .b32 func_retval0) access_thread(
	.param .b64 access_thread_param_0,
	.param .b64 access_thread_param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [access_thread_param_0];
	ld.param.u64 	%rd2, [access_thread_param_1];
	ld.u64 	%rd3, [%rd2+40];
	ld.u64 	%rd4, [%rd3];
	st.u64 	[%rd1], %rd4;
	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	_ZN4util14current_leaderEv
.visible .func  (.param .b32 func_retval0) _ZN4util14current_leaderEv()
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;


	// begin inline asm
	activemask.b32 %r1;
	// end inline asm
	brev.b32 	%r2, %r1;
	bfind.shiftamt.u32 	%r3, %r2;
	mov.u32 	%r4, %tid.x;
	setp.eq.s32 	%p1, %r3, %r4;
	selp.u32 	%r5, 1, 0, %p1;
	st.param.b32 	[func_retval0+0], %r5;
	ret;

}
	// .globl	_ZN4util11random_uintERj
.visible .func  (.param .b32 func_retval0) _ZN4util11random_uintERj(
	.param .b64 _ZN4util11random_uintERj_param_0
)
{
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN4util11random_uintERj_param_0];
	ld.u32 	%r1, [%rd1];
	mad.lo.s32 	%r2, %r1, 69069, 1;
	st.u32 	[%rd1], %r2;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util13warp_inc_scanEv
.visible .func  (.param .b32 func_retval0) _ZN4util13warp_inc_scanEv()
{
	.reg .b32 	%r<8>;


	// begin inline asm
	activemask.b32 %r1;
	// end inline asm
	mov.u32 	%r2, %tid.x;
	mov.u32 	%r3, -1;
	shl.b32 	%r4, %r3, %r2;
	not.b32 	%r5, %r4;
	and.b32  	%r6, %r1, %r5;
	popc.b32 	%r7, %r6;
	st.param.b32 	[func_retval0+0], %r7;
	ret;

}
	// .globl	_ZN4util12active_countEv
.visible .func  (.param .b32 func_retval0) _ZN4util12active_countEv()
{
	.reg .b32 	%r<3>;


	// begin inline asm
	activemask.b32 %r1;
	// end inline asm
	popc.b32 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util9pop_countEj
.visible .func  (.param .b32 func_retval0) _ZN4util9pop_countEj(
	.param .b32 _ZN4util9pop_countEj_param_0
)
{
	.reg .b32 	%r<3>;


	ld.param.u32 	%r1, [_ZN4util9pop_countEj_param_0];
	popc.b32 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util9pop_countEy
.visible .func  (.param .b64 func_retval0) _ZN4util9pop_countEy(
	.param .b64 _ZN4util9pop_countEy_param_0
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN4util9pop_countEy_param_0];
	popc.b64 	%r1, %rd1;
	cvt.u64.u32 	%rd2, %r1;
	st.param.b64 	[func_retval0+0], %rd2;
	ret;

}
	// .globl	_ZN4util13leading_zerosEj
.visible .func  (.param .b32 func_retval0) _ZN4util13leading_zerosEj(
	.param .b32 _ZN4util13leading_zerosEj_param_0
)
{
	.reg .b32 	%r<3>;


	ld.param.u32 	%r1, [_ZN4util13leading_zerosEj_param_0];
	clz.b32 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util13leading_zerosEy
.visible .func  (.param .b64 func_retval0) _ZN4util13leading_zerosEy(
	.param .b64 _ZN4util13leading_zerosEy_param_0
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN4util13leading_zerosEy_param_0];
	clz.b64 	%r1, %rd1;
	cvt.u64.u32 	%rd2, %r1;
	st.param.b64 	[func_retval0+0], %rd2;
	ret;

}
	// .globl	_ZN4util11random_uintERy
.visible .func  (.param .b64 func_retval0) _ZN4util11random_uintERy(
	.param .b64 _ZN4util11random_uintERy_param_0
)
{
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [_ZN4util11random_uintERy_param_0];
	ld.u64 	%rd2, [%rd1];
	mul.lo.s64 	%rd3, %rd2, 2971215073;
	add.s64 	%rd4, %rd3, 12345;
	st.u64 	[%rd1], %rd4;
	st.param.b64 	[func_retval0+0], %rd4;
	ret;

}

