{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 24 01:43:33 2018 " "Info: Processing started: Mon Dec 24 01:43:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "RAM.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp4/RAM/RAM.bdf" { { 176 288 456 192 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg register myIR:inst\|mydff:\\ge:1:gi\|q 185.25 MHz 5.398 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 185.25 MHz between source memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"myIR:inst\|mydff:\\ge:1:gi\|q\" (period= 5.398 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.614 ns + Longest memory register " "Info: + Longest memory to register delay is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X20_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|q_a\[1\] 2 MEM M4K_X20_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/db/altsyncram_lg91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.053 ns) 2.459 ns gdfx_temp0\[1\]~6 3 COMB LCCOMB_X21_Y1_N10 2 " "Info: 3: + IC(0.556 ns) + CELL(0.053 ns) = 2.459 ns; Loc. = LCCOMB_X21_Y1_N10; Fanout = 2; COMB Node = 'gdfx_temp0\[1\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|q_a[1] gdfx_temp0[1]~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.614 ns myIR:inst\|mydff:\\ge:1:gi\|q 4 REG LCFF_X21_Y1_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 2.614 ns; Loc. = LCFF_X21_Y1_N11; Fanout = 1; REG Node = 'myIR:inst\|mydff:\\ge:1:gi\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { gdfx_temp0[1]~6 myIR:inst|mydff:\ge:1:gi|q } "NODE_NAME" } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/mydff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.058 ns ( 78.73 % ) " "Info: Total cell delay = 2.058 ns ( 78.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.556 ns ( 21.27 % ) " "Info: Total interconnect delay = 0.556 ns ( 21.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|q_a[1] gdfx_temp0[1]~6 myIR:inst|mydff:\ge:1:gi|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|q_a[1] {} gdfx_temp0[1]~6 {} myIR:inst|mydff:\ge:1:gi|q {} } { 0.000ns 0.000ns 0.556ns 0.000ns } { 0.000ns 1.850ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.141 ns - Smallest " "Info: - Smallest clock skew is 0.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.488 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp4/RAM/RAM.bdf" { { 176 288 456 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp4/RAM/RAM.bdf" { { 176 288 456 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns myIR:inst\|mydff:\\ge:1:gi\|q 3 REG LCFF_X21_Y1_N11 1 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X21_Y1_N11; Fanout = 1; REG Node = 'myIR:inst\|mydff:\\ge:1:gi\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { CLK~clkctrl myIR:inst|mydff:\ge:1:gi|q } "NODE_NAME" } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/mydff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { CLK CLK~clkctrl myIR:inst|mydff:\ge:1:gi|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { CLK {} CLK~combout {} CLK~clkctrl {} myIR:inst|mydff:\ge:1:gi|q {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.347 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp4/RAM/RAM.bdf" { { 176 288 456 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp4/RAM/RAM.bdf" { { 176 288 456 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.481 ns) 2.347 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X20_Y1 8 " "Info: 3: + IC(0.669 ns) + CELL(0.481 ns) = 2.347 ns; Loc. = M4K_X20_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.88 % ) " "Info: Total cell delay = 1.335 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.012 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { CLK CLK~clkctrl myIR:inst|mydff:\ge:1:gi|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { CLK {} CLK~combout {} CLK~clkctrl {} myIR:inst|mydff:\ge:1:gi|q {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_lg91.tdf" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/mydff.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_lg91.tdf" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/db/altsyncram_lg91.tdf" 36 2 0 } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/mydff.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|q_a[1] gdfx_temp0[1]~6 myIR:inst|mydff:\ge:1:gi|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|q_a[1] {} gdfx_temp0[1]~6 {} myIR:inst|mydff:\ge:1:gi|q {} } { 0.000ns 0.000ns 0.556ns 0.000ns } { 0.000ns 1.850ns 0.053ns 0.155ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { CLK CLK~clkctrl myIR:inst|mydff:\ge:1:gi|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { CLK {} CLK~combout {} CLK~clkctrl {} myIR:inst|mydff:\ge:1:gi|q {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_datain_reg7 I\[7\] CLK 4.251 ns memory " "Info: tsu for memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_datain_reg7\" (data pin = \"I\[7\]\", clock pin = \"CLK\") is 4.251 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.576 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns I\[7\] 1 PIN PIN_C12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'I\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[7] } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp4/RAM/RAM.bdf" { { 392 288 456 408 "I\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.931 ns) + CELL(0.228 ns) 5.968 ns gdfx_temp0\[7\]~0 2 COMB LCCOMB_X21_Y1_N18 2 " "Info: 2: + IC(4.931 ns) + CELL(0.228 ns) = 5.968 ns; Loc. = LCCOMB_X21_Y1_N18; Fanout = 2; COMB Node = 'gdfx_temp0\[7\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.159 ns" { I[7] gdfx_temp0[7]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.096 ns) 6.576 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X20_Y1 1 " "Info: 3: + IC(0.512 ns) + CELL(0.096 ns) = 6.576 ns; Loc. = M4K_X20_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { gdfx_temp0[7]~0 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.133 ns ( 17.23 % ) " "Info: Total cell delay = 1.133 ns ( 17.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.443 ns ( 82.77 % ) " "Info: Total interconnect delay = 5.443 ns ( 82.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.576 ns" { I[7] gdfx_temp0[7]~0 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.576 ns" { I[7] {} I[7]~combout {} gdfx_temp0[7]~0 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 4.931ns 0.512ns } { 0.000ns 0.809ns 0.228ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_lg91.tdf" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.347 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 2.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp4/RAM/RAM.bdf" { { 176 288 456 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp4/RAM/RAM.bdf" { { 176 288 456 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.481 ns) 2.347 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X20_Y1 1 " "Info: 3: + IC(0.669 ns) + CELL(0.481 ns) = 2.347 ns; Loc. = M4K_X20_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.88 % ) " "Info: Total cell delay = 1.335 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.012 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.576 ns" { I[7] gdfx_temp0[7]~0 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.576 ns" { I[7] {} I[7]~combout {} gdfx_temp0[7]~0 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 4.931ns 0.512ns } { 0.000ns 0.809ns 0.228ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK IR\[7\] myIR:inst\|mydff:\\ge:7:gi\|q 7.410 ns register " "Info: tco from clock \"CLK\" to destination pin \"IR\[7\]\" through register \"myIR:inst\|mydff:\\ge:7:gi\|q\" is 7.410 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.488 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp4/RAM/RAM.bdf" { { 176 288 456 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp4/RAM/RAM.bdf" { { 176 288 456 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns myIR:inst\|mydff:\\ge:7:gi\|q 3 REG LCFF_X21_Y1_N19 1 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X21_Y1_N19; Fanout = 1; REG Node = 'myIR:inst\|mydff:\\ge:7:gi\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { CLK~clkctrl myIR:inst|mydff:\ge:7:gi|q } "NODE_NAME" } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/mydff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { CLK CLK~clkctrl myIR:inst|mydff:\ge:7:gi|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { CLK {} CLK~combout {} CLK~clkctrl {} myIR:inst|mydff:\ge:7:gi|q {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/mydff.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.828 ns + Longest register pin " "Info: + Longest register to pin delay is 4.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns myIR:inst\|mydff:\\ge:7:gi\|q 1 REG LCFF_X21_Y1_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N19; Fanout = 1; REG Node = 'myIR:inst\|mydff:\\ge:7:gi\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { myIR:inst|mydff:\ge:7:gi|q } "NODE_NAME" } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/mydff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.846 ns) + CELL(1.982 ns) 4.828 ns IR\[7\] 2 PIN PIN_C16 0 " "Info: 2: + IC(2.846 ns) + CELL(1.982 ns) = 4.828 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'IR\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { myIR:inst|mydff:\ge:7:gi|q IR[7] } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp4/RAM/RAM.bdf" { { 208 960 1136 224 "IR\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 41.05 % ) " "Info: Total cell delay = 1.982 ns ( 41.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.846 ns ( 58.95 % ) " "Info: Total interconnect delay = 2.846 ns ( 58.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { myIR:inst|mydff:\ge:7:gi|q IR[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.828 ns" { myIR:inst|mydff:\ge:7:gi|q {} IR[7] {} } { 0.000ns 2.846ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { CLK CLK~clkctrl myIR:inst|mydff:\ge:7:gi|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { CLK {} CLK~combout {} CLK~clkctrl {} myIR:inst|mydff:\ge:7:gi|q {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { myIR:inst|mydff:\ge:7:gi|q IR[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.828 ns" { myIR:inst|mydff:\ge:7:gi|q {} IR[7] {} } { 0.000ns 2.846ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_address_reg4 A\[4\] CLK -2.231 ns memory " "Info: th for memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_address_reg4\" (data pin = \"A\[4\]\", clock pin = \"CLK\") is -2.231 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.347 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 2.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp4/RAM/RAM.bdf" { { 176 288 456 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp4/RAM/RAM.bdf" { { 176 288 456 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.481 ns) 2.347 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X20_Y1 8 " "Info: 3: + IC(0.669 ns) + CELL(0.481 ns) = 2.347 ns; Loc. = M4K_X20_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.88 % ) " "Info: Total cell delay = 1.335 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.012 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_lg91.tdf" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.781 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns A\[4\] 1 PIN PIN_AA9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 1; PIN Node = 'A\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp4/RAM/RAM.bdf" { { 160 288 456 176 "A\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.906 ns) + CELL(0.103 ns) 4.781 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_address_reg4 2 MEM M4K_X20_Y1 8 " "Info: 2: + IC(3.906 ns) + CELL(0.103 ns) = 4.781 ns; Loc. = M4K_X20_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.009 ns" { A[4] lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "D:/CODES/Quartus/experiment/exp4/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.875 ns ( 18.30 % ) " "Info: Total cell delay = 0.875 ns ( 18.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.906 ns ( 81.70 % ) " "Info: Total interconnect delay = 3.906 ns ( 81.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.781 ns" { A[4] lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.781 ns" { A[4] {} A[4]~combout {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 3.906ns } { 0.000ns 0.772ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.781 ns" { A[4] lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.781 ns" { A[4] {} A[4]~combout {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 3.906ns } { 0.000ns 0.772ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 24 01:43:33 2018 " "Info: Processing ended: Mon Dec 24 01:43:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
