<stg><name>export_output_buffer_c1_Pipeline_2</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index_0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %tmp_10_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_10_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln147_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln147

]]></Node>
<StgValue><ssdm name="sext_ln147_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln147_cast = sext i62 %sext_ln147_read

]]></Node>
<StgValue><ssdm name="sext_ln147_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bundle_2, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 512, void @empty_19, void @empty_28, void @empty, i32 16, i32 16, i32 256, i32 256, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i8 0, i8 %loop_index_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %load-store-loop.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
load-store-loop.0:0 %loop_index_0_load = load i8 %loop_index_0

]]></Node>
<StgValue><ssdm name="loop_index_0_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.0:3 %exitcond3010 = icmp_eq  i8 %loop_index_0_load, i8 255

]]></Node>
<StgValue><ssdm name="exitcond3010"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.0:4 %empty = add i8 %loop_index_0_load, i8 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.0:5 %br_ln0 = br i1 %exitcond3010, void %load-store-loop.0.split, void %for.inc45.0.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="8">
<![CDATA[
load-store-loop.0.split:0 %empty_314 = trunc i8 %loop_index_0_load

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
load-store-loop.0.split:2 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_10_read, i7 %empty_314

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="14">
<![CDATA[
load-store-loop.0.split:3 %tmp_16_cast = zext i14 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.split:4 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.split:5 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
load-store-loop.0.split:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %loop_index_0_load, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="14">
<![CDATA[
load-store-loop.0.split:7 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="14">
<![CDATA[
load-store-loop.0.split:8 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.0.split:12 %store_ln0 = store i8 %empty, i8 %loop_index_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
load-store-loop.0:1 %bundle_2_addr = getelementptr i32 %bundle_2, i64 %sext_ln147_cast

]]></Node>
<StgValue><ssdm name="bundle_2_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop.0:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="14">
<![CDATA[
load-store-loop.0.split:7 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="14">
<![CDATA[
load-store-loop.0.split:8 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
load-store-loop.0.split:9 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21, i1 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3010" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
for.inc45.0.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.0.split:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.0.split:10 %empty_315 = bitcast i32 %tmp_1

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
load-store-loop.0.split:11 %write_ln147 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %bundle_2_addr, i32 %empty_315, i4 15

]]></Node>
<StgValue><ssdm name="write_ln147"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.0.split:13 %br_ln0 = br void %load-store-loop.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
