$date
	Sun Sep 18 12:11:21 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0042 $end
$var wire 1 ! clk $end
$var wire 1 " ps $end
$var wire 1 # trg $end
$scope module CLK1 $end
$var reg 1 $ clk $end
$upscope $end
$scope module TRG1 $end
$var wire 1 ! clock $end
$var wire 1 " on $end
$var reg 1 % signal $end
$upscope $end
$scope module PUL1 $end
$var wire 1 ! clock $end
$var reg 1 & signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
x%
0$
x#
z"
0!
$end
#3
0&
#6
1&
#9
0&
#12
1&
1$
1!
#15
0&
#18
1&
#21
0&
#24
1&
0$
0!
#27
0&
#30
1&
#33
0&
#36
1&
1$
1!
#39
0&
#42
1&
#45
0&
#48
1&
0$
0!
#51
0&
#54
1&
#57
0&
#60
1&
1$
1!
#63
0&
#66
1&
#69
0&
#72
1&
1#
0$
0!
1%
#75
0&
x#
#78
1&
1#
#81
0&
x#
#84
1&
1#
1$
1!
#87
0&
x#
#90
1&
1#
#93
0&
x#
#96
1&
1#
0$
0!
#99
0&
x#
#102
1&
1#
#105
0&
x#
#108
1&
1#
1$
1!
#111
0&
x#
#114
1&
1#
#117
0&
x#
#120
1&
1#
0$
0!
