@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"C:\Users\HP\Desktop\Maceng\FPGA PONG\Pong-in-FPGA\LUT\And_Gate.v":1:7:1:14|Synthesizing module And_Gate in library work.
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\HP\Desktop\Maceng\FPGA PONG\Pong-in-FPGA\LUT\And_Gate.v":1:7:1:14|Selected library: work cell: And_Gate view verilog as top level
@N: NF107 :"C:\Users\HP\Desktop\Maceng\FPGA PONG\Pong-in-FPGA\LUT\And_Gate.v":1:7:1:14|Selected library: work cell: And_Gate view verilog as top level

