multiline_comment|/*&n;    cx24110 - Single Chip Satellite Channel Receiver driver module&n;               used on the the Pinnacle PCTV Sat cards&n;&n;    Copyright (C) 2002 Peter Hettkamp &lt;peter.hettkamp@t-online.de&gt; based on&n;    work&n;    Copyright (C) 1999 Convergence Integrated Media GmbH &lt;ralph@convergence.de&gt;&n;&n;    This program is free software; you can redistribute it and/or modify&n;    it under the terms of the GNU General Public License as published by&n;    the Free Software Foundation; either version 2 of the License, or&n;    (at your option) any later version.&n;&n;    This program is distributed in the hope that it will be useful,&n;    but WITHOUT ANY WARRANTY; without even the implied warranty of&n;    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the&n;&n;    GNU General Public License for more details.&n;&n;    You should have received a copy of the GNU General Public License&n;    along with this program; if not, write to the Free Software&n;    Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.&n;&n;*/
multiline_comment|/* currently drives the Conexant cx24110 and cx24106 QPSK decoder chips,&n;   connected via i2c to a Conexant Fusion 878 (this uses the standard&n;   linux bttv driver). The tuner chip is supposed to be the Conexant&n;   cx24108 digital satellite tuner, driven through the tuner interface&n;   of the cx24110. SEC is also supplied by the cx24110.&n;&n;   Oct-2002: Migrate to API V3 (formerly known as NEWSTRUCT)&n;*/
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &quot;dvb_frontend.h&quot;
macro_line|#include &quot;dvb_functions.h&quot;
DECL|variable|debug
r_static
r_int
id|debug
op_assign
l_int|0
suffix:semicolon
DECL|macro|dprintk
mdefine_line|#define dprintk&t;if (debug) printk
DECL|variable|cx24110_info
r_static
r_struct
id|dvb_frontend_info
id|cx24110_info
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;Conexant CX24110 with CX24108 tuner, aka HM1221/HM1811&quot;
comma
dot
id|type
op_assign
id|FE_QPSK
comma
dot
id|frequency_min
op_assign
l_int|950000
comma
dot
id|frequency_max
op_assign
l_int|2150000
comma
dot
id|frequency_stepsize
op_assign
l_int|1011
comma
multiline_comment|/* kHz for QPSK frontends, can be reduced&n;&t;&t;&t;&t;&t;to 253kHz on the cx24108 tuner */
dot
id|frequency_tolerance
op_assign
l_int|29500
comma
dot
id|symbol_rate_min
op_assign
l_int|1000000
comma
dot
id|symbol_rate_max
op_assign
l_int|45000000
comma
multiline_comment|/*      .symbol_rate_tolerance = ???,*/
dot
id|notifier_delay
op_assign
l_int|50
comma
multiline_comment|/* 1/20 s */
dot
id|caps
op_assign
id|FE_CAN_INVERSION_AUTO
op_or
id|FE_CAN_FEC_1_2
op_or
id|FE_CAN_FEC_2_3
op_or
id|FE_CAN_FEC_3_4
op_or
id|FE_CAN_FEC_5_6
op_or
id|FE_CAN_FEC_7_8
op_or
id|FE_CAN_FEC_AUTO
op_or
id|FE_CAN_QPSK
op_or
id|FE_CAN_CLEAN_SETUP
)brace
suffix:semicolon
multiline_comment|/* fixme: are these values correct? especially ..._tolerance and caps */
DECL|member|reg
DECL|member|data
DECL|variable|cx24110_regdata
r_static
r_struct
(brace
id|u8
id|reg
suffix:semicolon
id|u8
id|data
suffix:semicolon
)brace
id|cx24110_regdata
(braket
)braket
op_assign
multiline_comment|/* Comments beginning with @ denote this value should&n;                         be the default */
(brace
(brace
l_int|0x09
comma
l_int|0x01
)brace
comma
multiline_comment|/* SoftResetAll */
(brace
l_int|0x09
comma
l_int|0x00
)brace
comma
multiline_comment|/* release reset */
(brace
l_int|0x01
comma
l_int|0xe8
)brace
comma
multiline_comment|/* MSB of code rate 27.5MS/s */
(brace
l_int|0x02
comma
l_int|0x17
)brace
comma
multiline_comment|/* middle byte &quot; */
(brace
l_int|0x03
comma
l_int|0x29
)brace
comma
multiline_comment|/* LSB         &quot; */
(brace
l_int|0x05
comma
l_int|0x03
)brace
comma
multiline_comment|/* @ DVB mode, standard code rate 3/4 */
(brace
l_int|0x06
comma
l_int|0xa5
)brace
comma
multiline_comment|/* @ PLL 60MHz */
(brace
l_int|0x07
comma
l_int|0x01
)brace
comma
multiline_comment|/* @ Fclk, i.e. sampling clock, 60MHz */
(brace
l_int|0x0a
comma
l_int|0x00
)brace
comma
multiline_comment|/* @ partial chip disables, do not set */
(brace
l_int|0x0b
comma
l_int|0x01
)brace
comma
multiline_comment|/* set output clock in gapped mode, start signal low&n;                         active for first byte */
(brace
l_int|0x0c
comma
l_int|0x11
)brace
comma
multiline_comment|/* no parity bytes, large hold time, serial data out */
(brace
l_int|0x0d
comma
l_int|0x6f
)brace
comma
multiline_comment|/* @ RS Sync/Unsync thresholds */
(brace
l_int|0x10
comma
l_int|0x40
)brace
comma
multiline_comment|/* chip doc is misleading here: write bit 6 as 1&n;                         to avoid starting the BER counter. Reset the&n;                         CRC test bit. Finite counting selected */
(brace
l_int|0x15
comma
l_int|0xff
)brace
comma
multiline_comment|/* @ size of the limited time window for RS BER&n;                         estimation. It is &lt;value&gt;*256 RS blocks, this&n;                         gives approx. 2.6 sec at 27.5MS/s, rate 3/4 */
(brace
l_int|0x16
comma
l_int|0x00
)brace
comma
multiline_comment|/* @ enable all RS output ports */
(brace
l_int|0x17
comma
l_int|0x04
)brace
comma
multiline_comment|/* @ time window allowed for the RS to sync */
(brace
l_int|0x18
comma
l_int|0xae
)brace
comma
multiline_comment|/* @ allow all standard DVB code rates to be scanned&n;                         for automatically */
multiline_comment|/* leave the current code rate and normalization&n;                         registers as they are after reset... */
(brace
l_int|0x21
comma
l_int|0x10
)brace
comma
multiline_comment|/* @ during AutoAcq, search each viterbi setting&n;                         only once */
(brace
l_int|0x23
comma
l_int|0x18
)brace
comma
multiline_comment|/* @ size of the limited time window for Viterbi BER&n;                         estimation. It is &lt;value&gt;*65536 channel bits, i.e.&n;                         approx. 38ms at 27.5MS/s, rate 3/4 */
(brace
l_int|0x24
comma
l_int|0x24
)brace
comma
multiline_comment|/* do not trigger Viterbi CRC test. Finite count window */
multiline_comment|/* leave front-end AGC parameters at default values */
multiline_comment|/* leave decimation AGC parameters at default values */
(brace
l_int|0x35
comma
l_int|0x40
)brace
comma
multiline_comment|/* disable all interrupts. They are not connected anyway */
(brace
l_int|0x36
comma
l_int|0xff
)brace
comma
multiline_comment|/* clear all interrupt pending flags */
(brace
l_int|0x37
comma
l_int|0x00
)brace
comma
multiline_comment|/* @ fully enable AutoAcqq state machine */
(brace
l_int|0x38
comma
l_int|0x07
)brace
comma
multiline_comment|/* @ enable fade recovery, but not autostart AutoAcq */
multiline_comment|/* leave the equalizer parameters on their default values */
multiline_comment|/* leave the final AGC parameters on their default values */
(brace
l_int|0x41
comma
l_int|0x00
)brace
comma
multiline_comment|/* @ MSB of front-end derotator frequency */
(brace
l_int|0x42
comma
l_int|0x00
)brace
comma
multiline_comment|/* @ middle bytes &quot; */
(brace
l_int|0x43
comma
l_int|0x00
)brace
comma
multiline_comment|/* @ LSB          &quot; */
multiline_comment|/* leave the carrier tracking loop parameters on default */
multiline_comment|/* leave the bit timing loop parameters at gefault */
(brace
l_int|0x56
comma
l_int|0x4d
)brace
comma
multiline_comment|/* set the filtune voltage to 2.7V, as recommended by */
multiline_comment|/* the cx24108 data sheet for symbol rates above 15MS/s */
(brace
l_int|0x57
comma
l_int|0x00
)brace
comma
multiline_comment|/* @ Filter sigma delta enabled, positive */
(brace
l_int|0x61
comma
l_int|0x95
)brace
comma
multiline_comment|/* GPIO pins 1-4 have special function */
(brace
l_int|0x62
comma
l_int|0x05
)brace
comma
multiline_comment|/* GPIO pin 5 has special function, pin 6 is GPIO */
(brace
l_int|0x63
comma
l_int|0x00
)brace
comma
multiline_comment|/* All GPIO pins use CMOS output characteristics */
(brace
l_int|0x64
comma
l_int|0x20
)brace
comma
multiline_comment|/* GPIO 6 is input, all others are outputs */
(brace
l_int|0x6d
comma
l_int|0x30
)brace
comma
multiline_comment|/* tuner auto mode clock freq 62kHz */
(brace
l_int|0x70
comma
l_int|0x15
)brace
comma
multiline_comment|/* use auto mode, tuner word is 21 bits long */
(brace
l_int|0x73
comma
l_int|0x00
)brace
comma
multiline_comment|/* @ disable several demod bypasses */
(brace
l_int|0x74
comma
l_int|0x00
)brace
comma
multiline_comment|/* @  &quot; */
(brace
l_int|0x75
comma
l_int|0x00
)brace
multiline_comment|/* @  &quot; */
multiline_comment|/* the remaining registers are for SEC */
)brace
suffix:semicolon
DECL|function|cx24110_writereg
r_static
r_int
id|cx24110_writereg
(paren
r_struct
id|dvb_i2c_bus
op_star
id|i2c
comma
r_int
id|reg
comma
r_int
id|data
)paren
(brace
id|u8
id|buf
(braket
)braket
op_assign
(brace
id|reg
comma
id|data
)brace
suffix:semicolon
r_struct
id|i2c_msg
id|msg
op_assign
(brace
dot
id|addr
op_assign
l_int|0x55
comma
dot
id|flags
op_assign
l_int|0
comma
dot
id|buf
op_assign
id|buf
comma
dot
id|len
op_assign
l_int|2
)brace
suffix:semicolon
multiline_comment|/* fixme (medium): HW allows any i2c address. 0x55 is the default, but the&n;   cx24110 might show up at any address */
r_int
id|err
suffix:semicolon
r_if
c_cond
(paren
(paren
id|err
op_assign
id|i2c-&gt;xfer
(paren
id|i2c
comma
op_amp
id|msg
comma
l_int|1
)paren
)paren
op_ne
l_int|1
)paren
(brace
id|dprintk
(paren
l_string|&quot;%s: writereg error (err == %i, reg == 0x%02x, data == 0x%02x)&bslash;n&quot;
comma
id|__FUNCTION__
comma
id|err
comma
id|reg
comma
id|data
)paren
suffix:semicolon
r_return
op_minus
id|EREMOTEIO
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|cx24110_readreg
r_static
id|u8
id|cx24110_readreg
(paren
r_struct
id|dvb_i2c_bus
op_star
id|i2c
comma
id|u8
id|reg
)paren
(brace
r_int
id|ret
suffix:semicolon
id|u8
id|b0
(braket
)braket
op_assign
(brace
id|reg
)brace
suffix:semicolon
id|u8
id|b1
(braket
)braket
op_assign
(brace
l_int|0
)brace
suffix:semicolon
r_struct
id|i2c_msg
id|msg
(braket
)braket
op_assign
(brace
(brace
dot
id|addr
op_assign
l_int|0x55
comma
dot
id|flags
op_assign
l_int|0
comma
dot
id|buf
op_assign
id|b0
comma
dot
id|len
op_assign
l_int|1
)brace
comma
(brace
dot
id|addr
op_assign
l_int|0x55
comma
dot
id|flags
op_assign
id|I2C_M_RD
comma
dot
id|buf
op_assign
id|b1
comma
dot
id|len
op_assign
l_int|1
)brace
)brace
suffix:semicolon
multiline_comment|/* fixme (medium): address might be different from 0x55 */
id|ret
op_assign
id|i2c-&gt;xfer
(paren
id|i2c
comma
id|msg
comma
l_int|2
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
op_ne
l_int|2
)paren
id|dprintk
c_func
(paren
l_string|&quot;%s: readreg error (ret == %i)&bslash;n&quot;
comma
id|__FUNCTION__
comma
id|ret
)paren
suffix:semicolon
r_return
id|b1
(braket
l_int|0
)braket
suffix:semicolon
)brace
DECL|function|cx24108_write
r_static
r_int
id|cx24108_write
(paren
r_struct
id|dvb_i2c_bus
op_star
id|i2c
comma
id|u32
id|data
)paren
(brace
multiline_comment|/* tuner data is 21 bits long, must be left-aligned in data */
multiline_comment|/* tuner cx24108 is written through a dedicated 3wire interface on the demod chip */
multiline_comment|/* FIXME (low): add error handling, avoid infinite loops if HW fails... */
id|dprintk
c_func
(paren
l_string|&quot;cx24110 debug: cx24108_write(%8.8x)&bslash;n&quot;
comma
id|data
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x6d
comma
l_int|0x30
)paren
suffix:semicolon
multiline_comment|/* auto mode at 62kHz */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x70
comma
l_int|0x15
)paren
suffix:semicolon
multiline_comment|/* auto mode 21 bits */
multiline_comment|/* if the auto tuner writer is still busy, clear it out */
r_while
c_loop
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x6d
)paren
op_amp
l_int|0x80
)paren
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x72
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* write the topmost 8 bits */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x72
comma
(paren
id|data
op_rshift
l_int|24
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
multiline_comment|/* wait for the send to be completed */
r_while
c_loop
(paren
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x6d
)paren
op_amp
l_int|0xc0
)paren
op_eq
l_int|0x80
)paren
suffix:semicolon
multiline_comment|/* send another 8 bytes */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x72
comma
(paren
id|data
op_rshift
l_int|16
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
r_while
c_loop
(paren
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x6d
)paren
op_amp
l_int|0xc0
)paren
op_eq
l_int|0x80
)paren
suffix:semicolon
multiline_comment|/* and the topmost 5 bits of this byte */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x72
comma
(paren
id|data
op_rshift
l_int|8
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
r_while
c_loop
(paren
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x6d
)paren
op_amp
l_int|0xc0
)paren
op_eq
l_int|0x80
)paren
suffix:semicolon
multiline_comment|/* now strobe the enable line once */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x6d
comma
l_int|0x32
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x6d
comma
l_int|0x30
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|cx24108_set_tv_freq
r_static
r_int
id|cx24108_set_tv_freq
(paren
r_struct
id|dvb_i2c_bus
op_star
id|i2c
comma
id|u32
id|freq
)paren
(brace
multiline_comment|/* fixme (low): error handling */
r_int
id|i
comma
id|a
comma
id|n
comma
id|pump
suffix:semicolon
id|u32
id|band
comma
id|pll
suffix:semicolon
r_static
r_const
id|u32
id|osci
(braket
)braket
op_assign
initialization_block
suffix:semicolon
r_static
r_const
id|u32
id|bandsel
(braket
)braket
op_assign
initialization_block
suffix:semicolon
DECL|macro|XTAL
mdefine_line|#define XTAL 1011100 /* Hz, really 1.0111 MHz and a /10 prescaler */
id|dprintk
c_func
(paren
l_string|&quot;cx24110 debug: cx24108_set_tv_freq, freq=%d&bslash;n&quot;
comma
id|freq
)paren
suffix:semicolon
r_if
c_cond
(paren
id|freq
OL
l_int|950000
)paren
id|freq
op_assign
l_int|950000
suffix:semicolon
multiline_comment|/* kHz */
r_if
c_cond
(paren
id|freq
OG
l_int|2150000
)paren
id|freq
op_assign
l_int|2150000
suffix:semicolon
multiline_comment|/* satellite IF is 950..2150MHz */
multiline_comment|/* decide which VCO to use for the input frequency */
r_for
c_loop
(paren
id|i
op_assign
l_int|1
suffix:semicolon
(paren
id|i
OL
r_sizeof
(paren
id|osci
)paren
op_div
r_sizeof
(paren
id|osci
(braket
l_int|0
)braket
)paren
)paren
op_logical_and
(paren
id|osci
(braket
id|i
)braket
OL
id|freq
)paren
suffix:semicolon
id|i
op_increment
)paren
suffix:semicolon
id|dprintk
c_func
(paren
l_string|&quot;cx24110 debug: select vco #%d (f=%d)&bslash;n&quot;
comma
id|i
comma
id|freq
)paren
suffix:semicolon
id|band
op_assign
id|bandsel
(braket
id|i
)braket
suffix:semicolon
multiline_comment|/* the gain values must be set by SetSymbolrate */
multiline_comment|/* compute the pll divider needed, from Conexant data sheet,&n;           resolved for (n*32+a), remember f(vco) is f(receive) *2 or *4,&n;           depending on the divider bit. It is set to /4 on the 2 lowest&n;           bands  */
id|n
op_assign
(paren
(paren
id|i
op_le
l_int|2
ques
c_cond
l_int|2
suffix:colon
l_int|1
)paren
op_star
id|freq
op_star
l_int|10L
)paren
op_div
(paren
id|XTAL
op_div
l_int|100
)paren
suffix:semicolon
id|a
op_assign
id|n
op_mod
l_int|32
suffix:semicolon
id|n
op_div_assign
l_int|32
suffix:semicolon
r_if
c_cond
(paren
id|a
op_eq
l_int|0
)paren
id|n
op_decrement
suffix:semicolon
id|pump
op_assign
(paren
id|freq
OL
(paren
id|osci
(braket
id|i
op_minus
l_int|1
)braket
op_plus
id|osci
(braket
id|i
)braket
)paren
op_div
l_int|2
)paren
suffix:semicolon
id|pll
op_assign
l_int|0xf8000000
op_or
(paren
(paren
id|pump
ques
c_cond
l_int|1
suffix:colon
l_int|2
)paren
op_lshift
(paren
l_int|14
op_plus
l_int|11
)paren
)paren
op_or
(paren
(paren
id|n
op_amp
l_int|0x1ff
)paren
op_lshift
(paren
l_int|5
op_plus
l_int|11
)paren
)paren
op_or
(paren
(paren
id|a
op_amp
l_int|0x1f
)paren
op_lshift
l_int|11
)paren
suffix:semicolon
multiline_comment|/* everything is shifted left 11 bits to left-align the bits in the&n;           32bit word. Output to the tuner goes MSB-aligned, after all */
id|dprintk
c_func
(paren
l_string|&quot;cx24110 debug: pump=%d, n=%d, a=%d&bslash;n&quot;
comma
id|pump
comma
id|n
comma
id|a
)paren
suffix:semicolon
id|cx24108_write
c_func
(paren
id|i2c
comma
id|band
)paren
suffix:semicolon
multiline_comment|/* set vga and vca to their widest-band settings, as a precaution.&n;           SetSymbolrate might not be called to set this up */
id|cx24108_write
c_func
(paren
id|i2c
comma
l_int|0x500c0000
)paren
suffix:semicolon
id|cx24108_write
c_func
(paren
id|i2c
comma
l_int|0x83f1f800
)paren
suffix:semicolon
id|cx24108_write
c_func
(paren
id|i2c
comma
id|pll
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x56
comma
l_int|0x7f
)paren
suffix:semicolon
id|dvb_delay
c_func
(paren
id|HZ
op_div
l_int|10
)paren
suffix:semicolon
multiline_comment|/* wait a moment for the tuner pll to lock */
multiline_comment|/* tuner pll lock can be monitored on GPIO pin 4 of cx24110 */
r_while
c_loop
(paren
op_logical_neg
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x66
)paren
op_amp
l_int|0x20
)paren
op_logical_and
id|i
OL
l_int|1000
)paren
id|i
op_increment
suffix:semicolon
id|dprintk
c_func
(paren
l_string|&quot;cx24110 debug: GPIO IN=%2.2x(loop=%d)&bslash;n&quot;
comma
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x66
)paren
comma
id|i
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|cx24110_init
r_static
r_int
id|cx24110_init
(paren
r_struct
id|dvb_i2c_bus
op_star
id|i2c
)paren
(brace
multiline_comment|/* fixme (low): error handling */
r_int
id|i
suffix:semicolon
id|dprintk
c_func
(paren
l_string|&quot;%s: init chip&bslash;n&quot;
comma
id|__FUNCTION__
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
r_sizeof
(paren
id|cx24110_regdata
)paren
op_div
r_sizeof
(paren
id|cx24110_regdata
(braket
l_int|0
)braket
)paren
suffix:semicolon
id|i
op_increment
)paren
(brace
id|cx24110_writereg
c_func
(paren
id|i2c
comma
id|cx24110_regdata
(braket
id|i
)braket
dot
id|reg
comma
id|cx24110_regdata
(braket
id|i
)braket
dot
id|data
)paren
suffix:semicolon
)brace
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|cx24110_set_inversion
r_static
r_int
id|cx24110_set_inversion
(paren
r_struct
id|dvb_i2c_bus
op_star
id|i2c
comma
id|fe_spectral_inversion_t
id|inversion
)paren
(brace
multiline_comment|/* fixme (low): error handling */
r_switch
c_cond
(paren
id|inversion
)paren
(brace
r_case
id|INVERSION_OFF
suffix:colon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x37
comma
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x37
)paren
op_or
l_int|0x1
)paren
suffix:semicolon
multiline_comment|/* AcqSpectrInvDis on. No idea why someone should want this */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x5
comma
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x5
)paren
op_amp
l_int|0xf7
)paren
suffix:semicolon
multiline_comment|/* Initial value 0 at start of acq */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x22
comma
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x22
)paren
op_amp
l_int|0xef
)paren
suffix:semicolon
multiline_comment|/* current value 0 */
multiline_comment|/* The cx24110 manual tells us this reg is read-only.&n;                   But what the heck... set it ayways */
r_break
suffix:semicolon
r_case
id|INVERSION_ON
suffix:colon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x37
comma
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x37
)paren
op_or
l_int|0x1
)paren
suffix:semicolon
multiline_comment|/* AcqSpectrInvDis on. No idea why someone should want this */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x5
comma
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x5
)paren
op_or
l_int|0x08
)paren
suffix:semicolon
multiline_comment|/* Initial value 1 at start of acq */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x22
comma
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x22
)paren
op_or
l_int|0x10
)paren
suffix:semicolon
multiline_comment|/* current value 1 */
r_break
suffix:semicolon
r_case
id|INVERSION_AUTO
suffix:colon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x37
comma
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x37
)paren
op_amp
l_int|0xfe
)paren
suffix:semicolon
multiline_comment|/* AcqSpectrInvDis off. Leave initial &amp; current states as is */
r_break
suffix:semicolon
r_default
suffix:colon
r_return
op_minus
id|EINVAL
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|cx24110_set_fec
r_static
r_int
id|cx24110_set_fec
(paren
r_struct
id|dvb_i2c_bus
op_star
id|i2c
comma
id|fe_code_rate_t
id|fec
)paren
(brace
multiline_comment|/* fixme (low): error handling */
r_static
r_const
r_int
id|rate
(braket
)braket
op_assign
initialization_block
suffix:semicolon
r_static
r_const
r_int
id|g1
(braket
)braket
op_assign
initialization_block
suffix:semicolon
r_static
r_const
r_int
id|g2
(braket
)braket
op_assign
initialization_block
suffix:semicolon
multiline_comment|/* Well, the AutoAcq engine of the cx24106 and 24110 automatically&n;           searches all enabled viterbi rates, and can handle non-standard&n;           rates as well. */
r_if
c_cond
(paren
id|fec
OG
id|FEC_AUTO
)paren
id|fec
op_assign
id|FEC_AUTO
suffix:semicolon
r_if
c_cond
(paren
id|fec
op_eq
id|FEC_AUTO
)paren
(brace
multiline_comment|/* (re-)establish AutoAcq behaviour */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x37
comma
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x37
)paren
op_amp
l_int|0xdf
)paren
suffix:semicolon
multiline_comment|/* clear AcqVitDis bit */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x18
comma
l_int|0xae
)paren
suffix:semicolon
multiline_comment|/* allow all DVB standard code rates */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x05
comma
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x05
)paren
op_amp
l_int|0xf0
)paren
op_or
l_int|0x3
)paren
suffix:semicolon
multiline_comment|/* set nominal Viterbi rate 3/4 */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x22
comma
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x22
)paren
op_amp
l_int|0xf0
)paren
op_or
l_int|0x3
)paren
suffix:semicolon
multiline_comment|/* set current Viterbi rate 3/4 */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x1a
comma
l_int|0x05
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x1b
comma
l_int|0x06
)paren
suffix:semicolon
multiline_comment|/* set the puncture registers for code rate 3/4 */
r_return
l_int|0
suffix:semicolon
)brace
r_else
(brace
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x37
comma
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x37
)paren
op_or
l_int|0x20
)paren
suffix:semicolon
multiline_comment|/* set AcqVitDis bit */
r_if
c_cond
(paren
id|rate
(braket
id|fec
)braket
OG
l_int|0
)paren
(brace
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x05
comma
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x05
)paren
op_amp
l_int|0xf0
)paren
op_or
id|rate
(braket
id|fec
)braket
)paren
suffix:semicolon
multiline_comment|/* set nominal Viterbi rate */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x22
comma
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x22
)paren
op_amp
l_int|0xf0
)paren
op_or
id|rate
(braket
id|fec
)braket
)paren
suffix:semicolon
multiline_comment|/* set current Viterbi rate */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x1a
comma
id|g1
(braket
id|fec
)braket
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x1b
comma
id|g2
(braket
id|fec
)braket
)paren
suffix:semicolon
multiline_comment|/* not sure if this is the right way: I always used AutoAcq mode */
)brace
r_else
r_return
op_minus
id|EOPNOTSUPP
suffix:semicolon
multiline_comment|/* fixme (low): which is the correct return code? */
)brace
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|cx24110_get_fec
r_static
id|fe_code_rate_t
id|cx24110_get_fec
(paren
r_struct
id|dvb_i2c_bus
op_star
id|i2c
)paren
(brace
r_int
id|i
suffix:semicolon
id|i
op_assign
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x22
)paren
op_amp
l_int|0x0f
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|i
op_amp
l_int|0x08
)paren
)paren
(brace
r_return
id|FEC_1_2
op_plus
id|i
op_minus
l_int|1
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* fixme (low): a special code rate has been selected. In theory, we need to&n;   return a denominator value, a numerator value, and a pair of puncture&n;   maps to correctly describe this mode. But this should never happen in&n;   practice, because it cannot be set by cx24110_get_fec. */
r_return
id|FEC_NONE
suffix:semicolon
)brace
)brace
DECL|function|cx24110_set_symbolrate
r_static
r_int
id|cx24110_set_symbolrate
(paren
r_struct
id|dvb_i2c_bus
op_star
id|i2c
comma
id|u32
id|srate
)paren
(brace
multiline_comment|/* fixme (low): add error handling */
id|u32
id|ratio
suffix:semicolon
id|u32
id|tmp
comma
id|fclk
comma
id|BDRI
suffix:semicolon
r_static
r_const
id|u32
id|bands
(braket
)braket
op_assign
initialization_block
suffix:semicolon
r_static
r_const
id|u32
id|vca
(braket
)braket
op_assign
initialization_block
suffix:semicolon
r_static
r_const
id|u32
id|vga
(braket
)braket
op_assign
initialization_block
suffix:semicolon
r_static
r_const
id|u8
id|filtune
(braket
)braket
op_assign
initialization_block
suffix:semicolon
r_int
id|i
suffix:semicolon
id|dprintk
c_func
(paren
l_string|&quot;cx24110 debug: entering %s(%d)&bslash;n&quot;
comma
id|__FUNCTION__
comma
id|srate
)paren
suffix:semicolon
r_if
c_cond
(paren
id|srate
OG
l_int|90999000UL
op_div
l_int|2
)paren
id|srate
op_assign
l_int|90999000UL
op_div
l_int|2
suffix:semicolon
r_if
c_cond
(paren
id|srate
OL
l_int|500000
)paren
id|srate
op_assign
l_int|500000
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
(paren
id|i
OL
r_sizeof
(paren
id|bands
)paren
op_div
r_sizeof
(paren
id|bands
(braket
l_int|0
)braket
)paren
)paren
op_logical_and
(paren
id|srate
OG
id|bands
(braket
id|i
)braket
)paren
suffix:semicolon
id|i
op_increment
)paren
(brace
suffix:semicolon
)brace
multiline_comment|/* first, check which sample rate is appropriate: 45, 60 80 or 90 MHz,&n;           and set the PLL accordingly (R07[1:0] Fclk, R06[7:4] PLLmult,&n;           R06[3:0] PLLphaseDetGain */
id|tmp
op_assign
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x07
)paren
op_amp
l_int|0xfc
suffix:semicolon
r_if
c_cond
(paren
id|srate
OL
l_int|90999000UL
op_div
l_int|4
)paren
(brace
multiline_comment|/* sample rate 45MHz*/
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x07
comma
id|tmp
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x06
comma
l_int|0x78
)paren
suffix:semicolon
id|fclk
op_assign
l_int|90999000UL
op_div
l_int|2
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|srate
OL
l_int|60666000UL
op_div
l_int|2
)paren
(brace
multiline_comment|/* sample rate 60MHz */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x07
comma
id|tmp
op_or
l_int|0x1
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x06
comma
l_int|0xa5
)paren
suffix:semicolon
id|fclk
op_assign
l_int|60666000UL
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|srate
OL
l_int|80888000UL
op_div
l_int|2
)paren
(brace
multiline_comment|/* sample rate 80MHz */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x07
comma
id|tmp
op_or
l_int|0x2
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x06
comma
l_int|0x87
)paren
suffix:semicolon
id|fclk
op_assign
l_int|80888000UL
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* sample rate 90MHz */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x07
comma
id|tmp
op_or
l_int|0x3
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x06
comma
l_int|0x78
)paren
suffix:semicolon
id|fclk
op_assign
l_int|90999000UL
suffix:semicolon
)brace
suffix:semicolon
id|dprintk
c_func
(paren
l_string|&quot;cx24110 debug: fclk %d Hz&bslash;n&quot;
comma
id|fclk
)paren
suffix:semicolon
multiline_comment|/* we need to divide two integers with approx. 27 bits in 32 bit&n;           arithmetic giving a 25 bit result */
multiline_comment|/* the maximum dividend is 90999000/2, 0x02b6446c, this number is&n;           also the most complex divisor. Hence, the dividend has,&n;           assuming 32bit unsigned arithmetic, 6 clear bits on top, the&n;           divisor 2 unused bits at the bottom. Also, the quotient is&n;           always less than 1/2. Borrowed from VES1893.c, of course */
id|tmp
op_assign
id|srate
op_lshift
l_int|6
suffix:semicolon
id|BDRI
op_assign
id|fclk
op_rshift
l_int|2
suffix:semicolon
id|ratio
op_assign
(paren
id|tmp
op_div
id|BDRI
)paren
suffix:semicolon
id|tmp
op_assign
(paren
id|tmp
op_mod
id|BDRI
)paren
op_lshift
l_int|8
suffix:semicolon
id|ratio
op_assign
(paren
id|ratio
op_lshift
l_int|8
)paren
op_plus
(paren
id|tmp
op_div
id|BDRI
)paren
suffix:semicolon
id|tmp
op_assign
(paren
id|tmp
op_mod
id|BDRI
)paren
op_lshift
l_int|8
suffix:semicolon
id|ratio
op_assign
(paren
id|ratio
op_lshift
l_int|8
)paren
op_plus
(paren
id|tmp
op_div
id|BDRI
)paren
suffix:semicolon
id|tmp
op_assign
(paren
id|tmp
op_mod
id|BDRI
)paren
op_lshift
l_int|1
suffix:semicolon
id|ratio
op_assign
(paren
id|ratio
op_lshift
l_int|1
)paren
op_plus
(paren
id|tmp
op_div
id|BDRI
)paren
suffix:semicolon
id|dprintk
c_func
(paren
l_string|&quot;srate= %d (range %d, up to %d)&bslash;n&quot;
comma
id|srate
comma
id|i
comma
id|bands
(braket
id|i
)braket
)paren
suffix:semicolon
id|dprintk
c_func
(paren
l_string|&quot;fclk = %d&bslash;n&quot;
comma
id|fclk
)paren
suffix:semicolon
id|dprintk
c_func
(paren
l_string|&quot;ratio= %08x&bslash;n&quot;
comma
id|ratio
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x1
comma
(paren
id|ratio
op_rshift
l_int|16
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x2
comma
(paren
id|ratio
op_rshift
l_int|8
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x3
comma
(paren
id|ratio
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
multiline_comment|/* please see the cx24108 data sheet, this controls tuner gain&n;           and bandwidth settings depending on the symbol rate */
id|cx24108_write
c_func
(paren
id|i2c
comma
id|vga
(braket
id|i
)braket
)paren
suffix:semicolon
id|cx24108_write
c_func
(paren
id|i2c
comma
id|vca
(braket
id|i
)braket
)paren
suffix:semicolon
multiline_comment|/* gain is set on tuner chip */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x56
comma
id|filtune
(braket
id|i
)braket
)paren
suffix:semicolon
multiline_comment|/* bw is contolled by filtune voltage */
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|cx24110_set_voltage
r_static
r_int
id|cx24110_set_voltage
(paren
r_struct
id|dvb_i2c_bus
op_star
id|i2c
comma
id|fe_sec_voltage_t
id|voltage
)paren
(brace
r_switch
c_cond
(paren
id|voltage
)paren
(brace
r_case
id|SEC_VOLTAGE_13
suffix:colon
r_return
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x76
comma
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x76
)paren
op_amp
l_int|0x3b
)paren
op_or
l_int|0xc0
)paren
suffix:semicolon
r_case
id|SEC_VOLTAGE_18
suffix:colon
r_return
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x76
comma
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x76
)paren
op_amp
l_int|0x3b
)paren
op_or
l_int|0x40
)paren
suffix:semicolon
r_default
suffix:colon
r_return
op_minus
id|EINVAL
suffix:semicolon
)brace
suffix:semicolon
)brace
DECL|function|sendDiSEqCMessage
r_static
r_void
id|sendDiSEqCMessage
c_func
(paren
r_struct
id|dvb_i2c_bus
op_star
id|i2c
comma
r_struct
id|dvb_diseqc_master_cmd
op_star
id|pCmd
)paren
(brace
r_int
id|i
comma
id|rv
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|pCmd-&gt;msg_len
suffix:semicolon
id|i
op_increment
)paren
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x79
op_plus
id|i
comma
id|pCmd-&gt;msg
(braket
id|i
)braket
)paren
suffix:semicolon
id|rv
op_assign
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x76
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x76
comma
(paren
(paren
id|rv
op_amp
l_int|0x90
)paren
op_or
l_int|0x40
)paren
op_or
(paren
(paren
id|pCmd-&gt;msg_len
op_minus
l_int|3
)paren
op_amp
l_int|3
)paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|500
suffix:semicolon
id|i
op_decrement
OG
l_int|0
op_logical_and
op_logical_neg
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x76
)paren
op_amp
l_int|0x40
)paren
suffix:semicolon
)paren
suffix:semicolon
multiline_comment|/* wait for LNB ready */
)brace
DECL|function|cx24110_ioctl
r_static
r_int
id|cx24110_ioctl
(paren
r_struct
id|dvb_frontend
op_star
id|fe
comma
r_int
r_int
id|cmd
comma
r_void
op_star
id|arg
)paren
(brace
r_struct
id|dvb_i2c_bus
op_star
id|i2c
op_assign
id|fe-&gt;i2c
suffix:semicolon
r_static
r_int
id|lastber
op_assign
l_int|0
comma
id|lastbyer
op_assign
l_int|0
comma
id|lastbler
op_assign
l_int|0
comma
id|lastesn0
op_assign
l_int|0
comma
id|sum_bler
op_assign
l_int|0
suffix:semicolon
r_switch
c_cond
(paren
id|cmd
)paren
(brace
r_case
id|FE_GET_INFO
suffix:colon
id|memcpy
(paren
id|arg
comma
op_amp
id|cx24110_info
comma
r_sizeof
(paren
r_struct
id|dvb_frontend_info
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|FE_READ_STATUS
suffix:colon
(brace
id|fe_status_t
op_star
id|status
op_assign
id|arg
suffix:semicolon
r_int
id|sync
op_assign
id|cx24110_readreg
(paren
id|i2c
comma
l_int|0x55
)paren
suffix:semicolon
op_star
id|status
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|sync
op_amp
l_int|0x10
)paren
op_star
id|status
op_or_assign
id|FE_HAS_SIGNAL
suffix:semicolon
r_if
c_cond
(paren
id|sync
op_amp
l_int|0x08
)paren
op_star
id|status
op_or_assign
id|FE_HAS_CARRIER
suffix:semicolon
id|sync
op_assign
id|cx24110_readreg
(paren
id|i2c
comma
l_int|0x08
)paren
suffix:semicolon
r_if
c_cond
(paren
id|sync
op_amp
l_int|0x40
)paren
op_star
id|status
op_or_assign
id|FE_HAS_VITERBI
suffix:semicolon
r_if
c_cond
(paren
id|sync
op_amp
l_int|0x20
)paren
op_star
id|status
op_or_assign
id|FE_HAS_SYNC
suffix:semicolon
r_if
c_cond
(paren
(paren
id|sync
op_amp
l_int|0x60
)paren
op_eq
l_int|0x60
)paren
op_star
id|status
op_or_assign
id|FE_HAS_LOCK
suffix:semicolon
r_if
c_cond
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x10
)paren
op_amp
l_int|0x40
)paren
(brace
multiline_comment|/* the RS error counter has finished one counting window */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x10
comma
l_int|0x60
)paren
suffix:semicolon
multiline_comment|/* select the byer reg */
id|lastbyer
op_assign
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x12
)paren
op_or
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x13
)paren
op_lshift
l_int|8
)paren
op_or
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x14
)paren
op_lshift
l_int|16
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x10
comma
l_int|0x70
)paren
suffix:semicolon
multiline_comment|/* select the bler reg */
id|lastbler
op_assign
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x12
)paren
op_or
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x13
)paren
op_lshift
l_int|8
)paren
op_or
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x14
)paren
op_lshift
l_int|16
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x10
comma
l_int|0x20
)paren
suffix:semicolon
multiline_comment|/* start new count window */
id|sum_bler
op_add_assign
id|lastbler
suffix:semicolon
)brace
r_if
c_cond
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x24
)paren
op_amp
l_int|0x10
)paren
(brace
multiline_comment|/* the Viterbi error counter has finished one counting window */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x24
comma
l_int|0x04
)paren
suffix:semicolon
multiline_comment|/* select the ber reg */
id|lastber
op_assign
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x25
)paren
op_or
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x26
)paren
op_lshift
l_int|8
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x24
comma
l_int|0x04
)paren
suffix:semicolon
multiline_comment|/* start new count window */
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x24
comma
l_int|0x14
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x6a
)paren
op_amp
l_int|0x80
)paren
(brace
multiline_comment|/* the Es/N0 error counter has finished one counting window */
id|lastesn0
op_assign
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x69
)paren
op_or
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x68
)paren
op_lshift
l_int|8
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x6a
comma
l_int|0x84
)paren
suffix:semicolon
multiline_comment|/* start new count window */
)brace
r_break
suffix:semicolon
)brace
r_case
id|FE_READ_BER
suffix:colon
(brace
id|u32
op_star
id|ber
op_assign
(paren
id|u32
op_star
)paren
id|arg
suffix:semicolon
op_star
id|ber
op_assign
id|lastber
suffix:semicolon
multiline_comment|/* fixme (maybe): value range is 16 bit. Scale? */
r_break
suffix:semicolon
)brace
r_case
id|FE_READ_SIGNAL_STRENGTH
suffix:colon
(brace
multiline_comment|/* no provision in hardware. Read the frontend AGC accumulator. No idea how to scale this, but I know it is 2s complement */
id|u8
id|signal
op_assign
id|cx24110_readreg
(paren
id|i2c
comma
l_int|0x27
)paren
op_plus
l_int|128
suffix:semicolon
op_star
(paren
(paren
id|u16
op_star
)paren
id|arg
)paren
op_assign
(paren
id|signal
op_lshift
l_int|8
)paren
op_or
id|signal
suffix:semicolon
r_break
suffix:semicolon
)brace
r_case
id|FE_READ_SNR
suffix:colon
(brace
multiline_comment|/* no provision in hardware. Can be computed from the Es/N0 estimator, but I don&squot;t know how. */
op_star
(paren
id|u16
op_star
)paren
id|arg
op_assign
id|lastesn0
suffix:semicolon
r_break
suffix:semicolon
)brace
r_case
id|FE_READ_UNCORRECTED_BLOCKS
suffix:colon
(brace
op_star
(paren
id|u16
op_star
)paren
id|arg
op_assign
id|sum_bler
op_amp
l_int|0xffff
suffix:semicolon
id|sum_bler
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
)brace
r_case
id|FE_SET_FRONTEND
suffix:colon
(brace
r_struct
id|dvb_frontend_parameters
op_star
id|p
op_assign
id|arg
suffix:semicolon
id|cx24108_set_tv_freq
(paren
id|i2c
comma
id|p-&gt;frequency
)paren
suffix:semicolon
id|cx24110_set_inversion
(paren
id|i2c
comma
id|p-&gt;inversion
)paren
suffix:semicolon
id|cx24110_set_fec
(paren
id|i2c
comma
id|p-&gt;u.qpsk.fec_inner
)paren
suffix:semicolon
id|cx24110_set_symbolrate
(paren
id|i2c
comma
id|p-&gt;u.qpsk.symbol_rate
)paren
suffix:semicolon
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x04
comma
l_int|0x05
)paren
suffix:semicolon
multiline_comment|/* start aquisition */
r_break
suffix:semicolon
)brace
r_case
id|FE_GET_FRONTEND
suffix:colon
(brace
r_struct
id|dvb_frontend_parameters
op_star
id|p
op_assign
id|arg
suffix:semicolon
id|s32
id|afc
suffix:semicolon
r_int
id|sclk
suffix:semicolon
multiline_comment|/* cannot read back tuner settings (freq). Need to have some private storage */
id|sclk
op_assign
id|cx24110_readreg
(paren
id|i2c
comma
l_int|0x07
)paren
op_amp
l_int|0x03
suffix:semicolon
multiline_comment|/* ok, real AFC (FEDR) freq. is afc/2^24*fsamp, fsamp=45/60/80/90MHz.&n; * Need 64 bit arithmetic. Is thiss possible in the kernel? */
r_if
c_cond
(paren
id|sclk
op_eq
l_int|0
)paren
id|sclk
op_assign
l_int|90999000L
op_div
l_int|2L
suffix:semicolon
r_else
r_if
c_cond
(paren
id|sclk
op_eq
l_int|1
)paren
id|sclk
op_assign
l_int|60666000L
suffix:semicolon
r_else
r_if
c_cond
(paren
id|sclk
op_eq
l_int|2
)paren
id|sclk
op_assign
l_int|80888000L
suffix:semicolon
r_else
id|sclk
op_assign
l_int|90999000L
suffix:semicolon
id|sclk
op_rshift_assign
l_int|8
suffix:semicolon
id|afc
op_assign
id|sclk
op_star
(paren
id|cx24110_readreg
(paren
id|i2c
comma
l_int|0x44
)paren
op_amp
l_int|0x1f
)paren
op_plus
(paren
(paren
id|sclk
op_star
id|cx24110_readreg
(paren
id|i2c
comma
l_int|0x45
)paren
)paren
op_rshift
l_int|8
)paren
op_plus
(paren
(paren
id|sclk
op_star
id|cx24110_readreg
(paren
id|i2c
comma
l_int|0x46
)paren
)paren
op_rshift
l_int|16
)paren
suffix:semicolon
id|p-&gt;frequency
op_add_assign
id|afc
suffix:semicolon
id|p-&gt;inversion
op_assign
(paren
id|cx24110_readreg
(paren
id|i2c
comma
l_int|0x22
)paren
op_amp
l_int|0x10
)paren
ques
c_cond
id|INVERSION_ON
suffix:colon
id|INVERSION_OFF
suffix:semicolon
id|p-&gt;u.qpsk.fec_inner
op_assign
id|cx24110_get_fec
(paren
id|i2c
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_case
id|FE_SLEEP
suffix:colon
multiline_comment|/* cannot do this from the FE end. How to communicate this to the place where it can be done? */
r_break
suffix:semicolon
r_case
id|FE_INIT
suffix:colon
r_return
id|cx24110_init
(paren
id|i2c
)paren
suffix:semicolon
r_case
id|FE_RESET
suffix:colon
multiline_comment|/* no idea what to do for this call */
multiline_comment|/* fixme (medium): fill me in */
r_break
suffix:semicolon
r_case
id|FE_SET_TONE
suffix:colon
r_return
id|cx24110_writereg
c_func
(paren
id|i2c
comma
l_int|0x76
comma
(paren
id|cx24110_readreg
c_func
(paren
id|i2c
comma
l_int|0x76
)paren
op_amp
op_complement
l_int|0x10
)paren
op_or
(paren
(paren
(paren
(paren
id|fe_sec_tone_mode_t
)paren
id|arg
)paren
op_eq
id|SEC_TONE_ON
)paren
ques
c_cond
l_int|0x10
suffix:colon
l_int|0
)paren
)paren
suffix:semicolon
r_case
id|FE_SET_VOLTAGE
suffix:colon
r_return
id|cx24110_set_voltage
(paren
id|i2c
comma
(paren
id|fe_sec_voltage_t
)paren
id|arg
)paren
suffix:semicolon
r_case
id|FE_DISEQC_SEND_MASTER_CMD
suffix:colon
id|sendDiSEqCMessage
c_func
(paren
id|i2c
comma
(paren
r_struct
id|dvb_diseqc_master_cmd
op_star
)paren
id|arg
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
r_default
suffix:colon
r_return
op_minus
id|EOPNOTSUPP
suffix:semicolon
)brace
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|cx24110_attach
r_static
r_int
id|cx24110_attach
(paren
r_struct
id|dvb_i2c_bus
op_star
id|i2c
)paren
(brace
id|u8
id|sig
suffix:semicolon
id|sig
op_assign
id|cx24110_readreg
(paren
id|i2c
comma
l_int|0x00
)paren
suffix:semicolon
r_if
c_cond
(paren
id|sig
op_ne
l_int|0x5a
op_logical_and
id|sig
op_ne
l_int|0x69
)paren
r_return
op_minus
id|ENODEV
suffix:semicolon
id|dvb_register_frontend
(paren
id|cx24110_ioctl
comma
id|i2c
comma
l_int|NULL
comma
op_amp
id|cx24110_info
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|cx24110_detach
r_static
r_void
id|cx24110_detach
(paren
r_struct
id|dvb_i2c_bus
op_star
id|i2c
)paren
(brace
id|dvb_unregister_frontend
(paren
id|cx24110_ioctl
comma
id|i2c
)paren
suffix:semicolon
)brace
DECL|function|init_cx24110
r_static
r_int
id|__init
id|init_cx24110
(paren
r_void
)paren
(brace
r_return
id|dvb_register_i2c_device
(paren
id|THIS_MODULE
comma
id|cx24110_attach
comma
id|cx24110_detach
)paren
suffix:semicolon
)brace
DECL|function|exit_cx24110
r_static
r_void
id|__exit
id|exit_cx24110
(paren
r_void
)paren
(brace
id|dvb_unregister_i2c_device
(paren
id|cx24110_attach
)paren
suffix:semicolon
)brace
DECL|variable|init_cx24110
id|module_init
c_func
(paren
id|init_cx24110
)paren
suffix:semicolon
DECL|variable|exit_cx24110
id|module_exit
c_func
(paren
id|exit_cx24110
)paren
suffix:semicolon
id|MODULE_DESCRIPTION
c_func
(paren
l_string|&quot;DVB Frontend driver module for the Conexant cx24108/cx24110 chipset&quot;
)paren
suffix:semicolon
id|MODULE_AUTHOR
c_func
(paren
l_string|&quot;Peter Hettkamp&quot;
)paren
suffix:semicolon
id|MODULE_LICENSE
c_func
(paren
l_string|&quot;GPL&quot;
)paren
suffix:semicolon
id|MODULE_PARM
c_func
(paren
id|debug
comma
l_string|&quot;i&quot;
)paren
suffix:semicolon
eof
