// Seed: 975846297
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input wor id_3,
    input wire id_4
    , id_14, id_15,
    input supply1 id_5,
    input wor id_6,
    output supply1 id_7,
    input wire id_8,
    input uwire id_9,
    input uwire id_10,
    input tri id_11,
    output tri id_12
    , id_16
);
  tri0 id_17 = 1;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input wand id_2,
    output wire id_3,
    inout wor id_4,
    input wire id_5
);
  wire id_7, id_8, id_9, id_10;
  module_0(
      id_1, id_1, id_4, id_4, id_4, id_5, id_0, id_1, id_0, id_2, id_0, id_2, id_3
  );
endmodule
