Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Aug 18 23:26:18 2025
| Host         : bigbc running 64-bit Ubuntu 24.04 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    58 |
|    Minimum number of control sets                        |    58 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    58 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    26 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           14 |
| No           | No                    | Yes                    |              80 |           22 |
| No           | Yes                   | No                     |              58 |           25 |
| Yes          | No                    | No                     |             568 |          154 |
| Yes          | No                    | Yes                    |             241 |           77 |
| Yes          | Yes                   | No                     |             248 |           71 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                                            Enable Signal                                           |                                             Set/Reset Signal                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/pll_0/inst/clk_out1 |                                                                                                    | system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                1 |              3 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/writer_0/inst/buf_1/E[0]                                                                  | system_i/writer_0/inst/fifo_0_i_1_n_0                                                                    |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_3/buf_1/E[0]                                                  | system_i/axi_hub_modified_0/inst/buf_3/buf_1/SR[0]                                                       |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                    | system_i/rst_0/U0/EXT_LPF/lpf_int                                                                        |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                    | system_i/axis_dwidth_converter_0/inst/areset_r                                                           |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                    | system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/rst_0/U0/SEQ/seq_cnt_en                                                                   | system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                       |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                    | system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                 |                2 |              7 |         3.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_load           | system_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0     |                6 |              7 |         1.17 |
|  system_i/pll_0/inst/clk_out1 | system_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_load           | system_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data[15]_i_1_n_0     |                5 |              7 |         1.40 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_0/buf_1/CE048_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                4 |              8 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_0/buf_1/CE0                                                   | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_1/buf_1/int_data_reg_reg[33]_0                                | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_0/buf_1/CE050_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_0/buf_1/CE021_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_0/buf_1/CE019_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_0/buf_1/CE017_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_0/buf_1/CE013_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_0/buf_1/CE046_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_0/buf_1/CE044_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_0/buf_1/CE032_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_0/buf_1/CE030_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_0/buf_1/CE026_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_0/buf_1/CE023_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_0/buf_1/CE028_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_1/buf_1/CE041_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_1/buf_1/CE037_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_1/buf_1/CE035_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_1/buf_1/CE010_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                4 |              8 |         2.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                    | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_1/buf_1/CE039_out                                             | system_i/axi_hub_modified_0/inst/buf_3/buf_1/R0                                                          |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_2/E[0]                                                        |                                                                                                          |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/writer_0/inst/buf_0/E[0]                                                                  | system_i/writer_0/inst/buf_0/SR[0]                                                                       |                5 |             16 |         3.20 |
|  system_i/pll_0/inst/clk_out1 | system_i/ADC_1/inst/max_sum_abs_0                                                                  | system_i/ADC_1/inst/sum_abs[14]_i_1_n_0                                                                  |                4 |             16 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/ADC_1/inst/m_axis_tvalid0                                                                 | system_i/ADC_1/inst/sum_abs[14]_i_1_n_0                                                                  |                3 |             17 |         5.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_load           |                                                                                                          |               12 |             18 |         1.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_ready_reg_reg_0                                   |                                                                                                          |                5 |             19 |         3.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_1/buf_1/E[0]                                                  |                                                                                                          |                6 |             19 |         3.17 |
|  system_i/pll_0/inst/clk_out1 | system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                              | system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                7 |             21 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_ready_reg_reg_0                                   |                                                                                                          |                6 |             22 |         3.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_ready_wire                                        |                                                                                                          |                7 |             22 |         3.14 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                    | system_i/axis_red_pitaya_dac_0/inst/int_rst_reg[0]_i_1_n_0                                               |               13 |             23 |         1.77 |
|  system_i/pll_0/inst/clk_out1 | system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rst_d1_inst/E[0]                                  | system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                6 |             23 |         3.83 |
|  system_i/pll_0/inst/clk_out1 | system_i/ADC_1/inst/samples_sent[31]_i_1_n_0                                                       | system_i/ADC_1/inst/sum_abs[14]_i_1_n_0                                                                  |                9 |             32 |         3.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/ADC_1/inst/limiter[31]_i_1_n_0                                                            | system_i/ADC_1/inst/sum_abs[14]_i_1_n_0                                                                  |               12 |             32 |         2.67 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                    |                                                                                                          |               15 |             32 |         2.13 |
|  system_i/pll_0/inst/clk_out1 | system_i/writer_0/inst/buf_0/int_awready_wire                                                      |                                                                                                          |                8 |             32 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_1/buf_0/int_ready_reg_reg_0                                   |                                                                                                          |                9 |             37 |         4.11 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_2/PS7_i[0]                                                    |                                                                                                          |               12 |             37 |         3.08 |
|  system_i/pll_0/inst/clk_out1 | system_i/axi_hub_modified_0/inst/buf_4/int_rready_wire                                             |                                                                                                          |               19 |             45 |         2.37 |
|  system_i/pll_0/inst/clk_out1 | system_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg_n_0_[0]     |                                                                                                          |                9 |             48 |         5.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                |                                                                                                          |                8 |             48 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[143]_i_1_n_0 |                                                                                                          |               12 |             48 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/ADC_1/inst/last_detrigged[63]_i_1_n_0                                                     | system_i/ADC_1/inst/sum_abs[14]_i_1_n_0                                                                  |               24 |             64 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/writer_0/inst/buf_1/int_wready_wire                                                       |                                                                                                          |               18 |             65 |         3.61 |
|  system_i/pll_0/inst/clk_out1 | system_i/ADC_1/inst/first_trigged[63]_i_1_n_0                                                      | system_i/ADC_1/inst/sum_abs[14]_i_1_n_0                                                                  |               25 |             80 |         3.20 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                    | system_i/ADC_1/inst/sum_abs[14]_i_1_n_0                                                                  |               22 |             80 |         3.64 |
|  system_i/pll_0/inst/clk_out1 | system_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load           |                                                                                                          |               20 |             96 |         4.80 |
+-------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


