#define INDUS_GMAC_CTRL_OFFSET  0x0
#define INDUS_GMAC_CTRL_DEFAULT_VAL  0x00000000
#define INDUS_GMAC_CTRL_VALID_MASK  0x000007FF
#define INDUS_GMAC_CTRL_WRITE_MASK  0x000007FF
#define INDUS_GMAC_CTRL_READ_MASK  0x000007FF
#define INDUS_GMAC_CTRL_RESERVED_31_11_MASK    	   0xFFFFF800
#define INDUS_GMAC_CTRL_SPEED_MASK    	   0x00000600
#define INDUS_GMAC_CTRL_SPEED_MODE_10MBPS    	   0x00000000
#define INDUS_GMAC_CTRL_SPEED_MODE_100MBPS    	   0x00000200
#define INDUS_GMAC_CTRL_SPEED_MODE_1000MBPS    	   0x00000400
#define INDUS_GMAC_CTRL_SPEED_MODE_RSVD1    	   0x00000600
#define INDUS_GMAC_CTRL_DRT    	   0x00000100
#define INDUS_GMAC_CTRL_LOOP    	   0x00000080
#define INDUS_GMAC_CTRL_FDEN    	   0x00000040
#define INDUS_GMAC_CTRL_MODE_MASK    	   0x00000038
#define INDUS_GMAC_CTRL_MODE_MODE_GPSI    	   0x00000000
#define INDUS_GMAC_CTRL_MODE_MODE_MII    	   0x00000008
#define INDUS_GMAC_CTRL_MODE_MODE_GMII    	   0x00000010
#define INDUS_GMAC_CTRL_MODE_MODE_RMII    	   0x00000018
#define INDUS_GMAC_CTRL_MODE_MODE_RGMII    	   0x00000020
#define INDUS_GMAC_CTRL_MODE_MODE_RSVD2    	   0x00000028
#define INDUS_GMAC_CTRL_MODE_MODE_RSVD3    	   0x00000030
#define INDUS_GMAC_CTRL_MODE_MODE_RSVD4    	   0x00000038
#define INDUS_GMAC_CTRL_RXE    	   0x00000004
#define INDUS_GMAC_CTRL_TXE    	   0x00000002
#define INDUS_GMAC_CTRL_ETH_EN    	   0x00000001

#define INDUS_PHY_RESET_N_OFFSET  0x4
#define INDUS_PHY_RESET_N_DEFAULT_VAL  0x00000000
#define INDUS_PHY_RESET_N_VALID_MASK  0x00000001
#define INDUS_PHY_RESET_N_WRITE_MASK  0x00000001
#define INDUS_PHY_RESET_N_READ_MASK  0x00000001
#define INDUS_PHY_RESET_N_RESERVED_31_1_MASK    	   0xFFFFFFFE

#define INDUS_TSFR_CTRL_OFFSET  0x8
#define INDUS_TSFR_CTRL_DEFAULT_VAL  0x00000000
#define INDUS_TSFR_CTRL_VALID_MASK  0x0000001F
#define INDUS_TSFR_CTRL_WRITE_MASK  0x0000001F
#define INDUS_TSFR_CTRL_READ_MASK  0x0000001F
#define INDUS_TSFR_CTRL_RESERVED_31_5_MASK    	   0xFFFFFFE0
#define INDUS_TSFR_CTRL_HDFE    	   0x00000010
#define INDUS_TSFR_CTRL_SEND_PAUSE    	   0x00000008
#define INDUS_TSFR_CTRL_EX_DEFER_EN    	   0x00000004
#define INDUS_TSFR_CTRL_TXFCEN    	   0x00000002
#define INDUS_TSFR_CTRL_HBC    	   0x00000001

#define INDUS_IPGR_OFFSET  0xc
#define INDUS_IPGR_DEFAULT_VAL  0x00002040
#define INDUS_IPGR_VALID_MASK  0x0000FFFF
#define INDUS_IPGR_WRITE_MASK  0x0000FFFF
#define INDUS_IPGR_READ_MASK  0x0000FFFF
#define INDUS_IPGR_RESERVED_31_16_MASK    	   0xFFFF0000
#define INDUS_IPGR_IPG2    	   0x0000FF00
#define INDUS_IPGR_IPG1    	   0x000000FF

#define INDUS_RETRY_LIMIT_OFFSET  0x10
#define INDUS_RETRY_LIMIT_DEFAULT_VAL  0x0000000f
#define INDUS_RETRY_LIMIT_VALID_MASK  0x0000000F
#define INDUS_RETRY_LIMIT_WRITE_MASK  0x0000000F
#define INDUS_RETRY_LIMIT_READ_MASK  0x0000000F
#define INDUS_RETRY_LIMIT_RESERVED_31_4_MASK    	   0xFFFFFFF0

#define INDUS_PAUSE_TIMER_VAL_OFFSET  0x14
#define INDUS_PAUSE_TIMER_VAL_DEFAULT_VAL  0x00000000
#define INDUS_PAUSE_TIMER_VAL_VALID_MASK  0x0000FFFF
#define INDUS_PAUSE_TIMER_VAL_WRITE_MASK  0x0000FFFF
#define INDUS_PAUSE_TIMER_VAL_READ_MASK  0x0000FFFF
#define INDUS_PAUSE_TIMER_VAL_RESERVED_31_16_MASK    	   0xFFFF0000

#define INDUS_ETH_TEST_MODE_OFFSET  0x18
#define INDUS_ETH_TEST_MODE_DEFAULT_VAL  0x00000000
#define INDUS_ETH_TEST_MODE_VALID_MASK  0x00000001
#define INDUS_ETH_TEST_MODE_WRITE_MASK  0x00000001
#define INDUS_ETH_TEST_MODE_READ_MASK  0x00000001
#define INDUS_ETH_TEST_MODE_RESERVED_31_1_MASK    	   0xFFFFFFFE

#define INDUS_UNI_HIGH0_OFFSET  0x1c
#define INDUS_UNI_HIGH0_DEFAULT_VAL  0x00000000
#define INDUS_UNI_HIGH0_VALID_MASK  0x0000FFFF
#define INDUS_UNI_HIGH0_WRITE_MASK  0x0000FFFF
#define INDUS_UNI_HIGH0_READ_MASK  0x0000FFFF
#define INDUS_UNI_HIGH0_RESERVED_31_16_MASK    	   0xFFFF0000

#define INDUS_UNI_LOW0_OFFSET  0x20
#define INDUS_UNI_LOW0_DEFAULT_VAL  0x00000000
#define INDUS_UNI_LOW0_VALID_MASK  0xFFFFFFFF
#define INDUS_UNI_LOW0_WRITE_MASK  0xFFFFFFFF
#define INDUS_UNI_LOW0_READ_MASK  0xFFFFFFFF

#define INDUS_MULTICAST_HASH0_OFFSET  0x24
#define INDUS_MULTICAST_HASH0_DEFAULT_VAL  0x00000000
#define INDUS_MULTICAST_HASH0_VALID_MASK  0xFFFFFFFF
#define INDUS_MULTICAST_HASH0_WRITE_MASK  0xFFFFFFFF
#define INDUS_MULTICAST_HASH0_READ_MASK  0xFFFFFFFF

#define INDUS_MULTICAST_HASH1_OFFSET  0x28
#define INDUS_MULTICAST_HASH1_DEFAULT_VAL  0x00000000
#define INDUS_MULTICAST_HASH1_VALID_MASK  0xFFFFFFFF
#define INDUS_MULTICAST_HASH1_WRITE_MASK  0xFFFFFFFF
#define INDUS_MULTICAST_HASH1_READ_MASK  0xFFFFFFFF

#define INDUS_MULTICAST_HASH2_OFFSET  0x2c
#define INDUS_MULTICAST_HASH2_DEFAULT_VAL  0x00000000
#define INDUS_MULTICAST_HASH2_VALID_MASK  0xFFFFFFFF
#define INDUS_MULTICAST_HASH2_WRITE_MASK  0xFFFFFFFF
#define INDUS_MULTICAST_HASH2_READ_MASK  0xFFFFFFFF

#define INDUS_MULTICAST_HASH3_OFFSET  0x30
#define INDUS_MULTICAST_HASH3_DEFAULT_VAL  0x00000000
#define INDUS_MULTICAST_HASH3_VALID_MASK  0xFFFFFFFF
#define INDUS_MULTICAST_HASH3_WRITE_MASK  0xFFFFFFFF
#define INDUS_MULTICAST_HASH3_READ_MASK  0xFFFFFFFF

#define INDUS_VLAN_ETI_OFFSET  0x34
#define INDUS_VLAN_ETI_DEFAULT_VAL  0x00008100
#define INDUS_VLAN_ETI_VALID_MASK  0x0000FFFF
#define INDUS_VLAN_ETI_WRITE_MASK  0x0000FFFF
#define INDUS_VLAN_ETI_READ_MASK  0x0000FFFF
#define INDUS_VLAN_ETI_RESERVED_31_16_MASK    	   0xFFFF0000

#define INDUS_MGMT_FRM_OFFSET  0x38
#define INDUS_MGMT_FRM_DEFAULT_VAL  0x00000000
#define INDUS_MGMT_FRM_VALID_MASK  0xFFFFFFFF
#define INDUS_MGMT_FRM_WRITE_MASK  0xFFFFFFFF
#define INDUS_MGMT_FRM_READ_MASK  0xFFFFFFFF
#define INDUS_MGMT_FRM_SP    	   0xC0000000
#define INDUS_MGMT_FRM_OP_MASK    	   0x30000000
#define INDUS_MGMT_FRM_OP_MODE_RSVD    	   0x00000000
#define INDUS_MGMT_FRM_OP_MODE_READ    	   0x20000000
#define INDUS_MGMT_FRM_OP_MODE_WRITE    	   0x10000000
#define INDUS_MGMT_FRM_OP_MODE_RSVD5    	   0x30000000
#define INDUS_MGMT_FRM_PHYAD    	   0x0F800000
#define INDUS_MGMT_FRM_REGAD    	   0x007C0000
#define INDUS_MGMT_FRM_TA    	   0x00030000
#define INDUS_MGMT_FRM_DATA    	   0x0000FFFF

#define INDUS_MGMT_SPD_OFFSET  0x3c
#define INDUS_MGMT_SPD_DEFAULT_VAL  0x00000000
#define INDUS_MGMT_SPD_VALID_MASK  0x0000007F
#define INDUS_MGMT_SPD_WRITE_MASK  0x0000007F
#define INDUS_MGMT_SPD_READ_MASK  0x0000007F
#define INDUS_MGMT_SPD_RESERVED_31_7_MASK    	   0xFFFFFF80
#define INDUS_MGMT_SPD_SPEED    	   0x0000007E
#define INDUS_MGMT_SPD_DIS_PREAMBLE    	   0x00000001

#define INDUS_TX_STS_OFFSET  0x40
#define INDUS_TX_STS_DEFAULT_VAL  0x00000000
#define INDUS_TX_STS_VALID_MASK  0x00003FFF
#define INDUS_TX_STS_WRITE_MASK  0x00000000
#define INDUS_TX_STS_READ_MASK  0x00003FFF
#define INDUS_TX_STS_RESERVED_31_14_MASK    	   0xFFFFC000
#define INDUS_TX_STS_JB_TO    	   0x00002000
#define INDUS_TX_STS_TX_CRC_ERROR    	   0x00001000
#define INDUS_TX_STS_TX_LONG    	   0x00000800
#define INDUS_TX_STS_CS_LOST    	   0x00000400
#define INDUS_TX_STS_UNDER_RUN    	   0x00000200
#define INDUS_TX_STS_RETRY_CNT    	   0x000001E0
#define INDUS_TX_STS_RETRY_EXP    	   0x00000010
#define INDUS_TX_STS_LATE    	   0x00000008
#define INDUS_TX_STS_HBERR    	   0x00000004
#define INDUS_TX_STS_EX_DEFER    	   0x00000002
#define INDUS_TX_STS_DEFER    	   0x00000001

#define INDUS_GIGA_EXT_PATTERN_OFFSET  0x44
#define INDUS_GIGA_EXT_PATTERN_DEFAULT_VAL  0x00000000
#define INDUS_GIGA_EXT_PATTERN_VALID_MASK  0x000000FF
#define INDUS_GIGA_EXT_PATTERN_WRITE_MASK  0x000000FF
#define INDUS_GIGA_EXT_PATTERN_READ_MASK  0x000000FF
#define INDUS_GIGA_EXT_PATTERN_RESERVED_31_8_MASK    	   0xFFFFFF00

#define INDUS_GIGA_CTRL_OFFSET  0x48
#define INDUS_GIGA_CTRL_DEFAULT_VAL  0x00000000
#define INDUS_GIGA_CTRL_VALID_MASK  0x0000000F
#define INDUS_GIGA_CTRL_WRITE_MASK  0x0000000F
#define INDUS_GIGA_CTRL_READ_MASK  0x0000000F
#define INDUS_GIGA_CTRL_RESERVED_31_4_MASK    	   0xFFFFFFF0
#define INDUS_GIGA_CTRL_BURST_LIMIT    	   0x0000000E
#define INDUS_GIGA_CTRL_BURST_EN    	   0x00000001

#define INDUS_RGMII_STATUS_OFFSET  0x4c
#define INDUS_RGMII_STATUS_DEFAULT_VAL  0x00000000
#define INDUS_RGMII_STATUS_VALID_MASK  0x0000000F
#define INDUS_RGMII_STATUS_WRITE_MASK  0x00000000
#define INDUS_RGMII_STATUS_READ_MASK  0x0000000F
#define INDUS_RGMII_STATUS_RESERVED_31_4_MASK    	   0xFFFFFFF0
#define INDUS_RGMII_STATUS_DPLX_MD    	   0x00000008
#define INDUS_RGMII_STATUS_SPEED_MASK    	   0x00000006
#define INDUS_RGMII_STATUS_SPEED_MODE_2p5MHZ    	   0x00000000
#define INDUS_RGMII_STATUS_SPEED_MODE_25MHZ    	   0x00000002
#define INDUS_RGMII_STATUS_SPEED_MODE_125MHZ    	   0x00000004
#define INDUS_RGMII_STATUS_SPEED_MODE_RSVD6    	   0x00000006
#define INDUS_RGMII_STATUS_LNK_STS_MASK    	   0x00000001
#define INDUS_RGMII_STATUS_LNK_STS_MODE_Linkdown    	   0x00000000
#define INDUS_RGMII_STATUS_LNK_STS_MODE_LinkUp    	   0x00000001

#define INDUS_TX_FIFO_CTRL_OFFSET  0x50
#define INDUS_TX_FIFO_CTRL_DEFAULT_VAL  0x00000000
#define INDUS_TX_FIFO_CTRL_VALID_MASK  0x0000003F
#define INDUS_TX_FIFO_CTRL_WRITE_MASK  0x0000003F
#define INDUS_TX_FIFO_CTRL_READ_MASK  0x0000003F
#define INDUS_TX_FIFO_CTRL_RESERVED_31_6_MASK    	   0xFFFFFFC0
#define INDUS_TX_FIFO_CTRL_HWMRK_MASK    	   0x00000030
#define INDUS_TX_FIFO_CTRL_HWMRK_MODE_4_8th_FIFO    	   0x00000000
#define INDUS_TX_FIFO_CTRL_HWMRK_MODE_5_8th_FIFO    	   0x00000010
#define INDUS_TX_FIFO_CTRL_HWMRK_MODE_6_8th_FIFO    	   0x00000020
#define INDUS_TX_FIFO_CTRL_HWMRK_MODE_7_8th_FIFO    	   0x00000030
#define INDUS_TX_FIFO_CTRL_LWMRK_MASK    	   0x0000000C
#define INDUS_TX_FIFO_CTRL_LWMRK_MODE_1_8th_FIFO    	   0x00000000
#define INDUS_TX_FIFO_CTRL_LWMRK_MODE_2_8th_FIFO    	   0x00000004
#define INDUS_TX_FIFO_CTRL_LWMRK_MODE_3_8th_FIFO    	   0x00000008
#define INDUS_TX_FIFO_CTRL_LWMRK_MODE_4_8th_FIFO    	   0x0000000c
#define INDUS_TX_FIFO_CTRL_X_WMRK_MASK    	   0x00000003
#define INDUS_TX_FIFO_CTRL_X_WMRK_MODE_1_8th_FIFO    	   0x00000000
#define INDUS_TX_FIFO_CTRL_X_WMRK_MODE_2_8th_FIFO    	   0x00000001
#define INDUS_TX_FIFO_CTRL_X_WMRK_MODE_3_8th_FIFO    	   0x00000002
#define INDUS_TX_FIFO_CTRL_X_WMRK_MODE_4_8th_FIFO    	   0x00000003

#define INDUS_L2_CTRL_OFFSET  0x54
#define INDUS_L2_CTRL_DEFAULT_VAL  0x00000002
#define INDUS_L2_CTRL_VALID_MASK  0xFFFFFFFF
#define INDUS_L2_CTRL_WRITE_MASK  0xFFFFFFFF
#define INDUS_L2_CTRL_READ_MASK  0xFFFFFFFF
#define INDUS_L2_CTRL_P2_WTRMRK    	   0xFFF00000
#define INDUS_L2_CTRL_P2_CT_EN    	   0x00080000
#define INDUS_L2_CTRL_P0_WTRMRK    	   0x0007FF80
#define INDUS_L2_CTRL_P0_CT_EN    	   0x00000040
#define INDUS_L2_CTRL_BROADCAST_EN    	   0x00000020
#define INDUS_L2_CTRL_MULTICAST_EN    	   0x00000018
#define INDUS_L2_CTRL_UNI_FORWARD    	   0x00000004
#define INDUS_L2_CTRL_L2SWITH_H0_ON    	   0x00000002
#define INDUS_L2_CTRL_L2SWITH_ON    	   0x00000001

#define INDUS_LINE_L2_CTRL_OFFSET  0x58
#define INDUS_LINE_L2_CTRL_DEFAULT_VAL  0x00000000
#define INDUS_LINE_L2_CTRL_VALID_MASK  0x3FFFFFF0
#define INDUS_LINE_L2_CTRL_WRITE_MASK  0x3FFFFFF0
#define INDUS_LINE_L2_CTRL_READ_MASK  0x3FFFFFF0
#define INDUS_LINE_L2_CTRL_RESERVED_31_30_MASK    	   0xC0000000
#define INDUS_LINE_L2_CTRL_P2_WTRMRK    	   0x3FFC0000
#define INDUS_LINE_L2_CTRL_P2_CT_EN    	   0x00020000
#define INDUS_LINE_L2_CTRL_P1_WTRMRK    	   0x0001FFE0
#define INDUS_LINE_L2_CTRL_P1_CT_EN    	   0x00000010
#define INDUS_LINE_L2_CTRL_RESERVED_3_0_MASK    	   0x0000000F

#define INDUS_WAKEUP_ENABLE_OFFSET  0x5c
#define INDUS_WAKEUP_ENABLE_DEFAULT_VAL  0x00000000
#define INDUS_WAKEUP_ENABLE_VALID_MASK  0x0000000F
#define INDUS_WAKEUP_ENABLE_WRITE_MASK  0x0000000F
#define INDUS_WAKEUP_ENABLE_READ_MASK  0x0000000F
#define INDUS_WAKEUP_ENABLE_RESERVED_31_4_MASK    	   0xFFFFFFF0
#define INDUS_WAKEUP_ENABLE_BC    	   0x00000008
#define INDUS_WAKEUP_ENABLE_UC    	   0x00000004
#define INDUS_WAKEUP_ENABLE_MP    	   0x00000002
#define INDUS_WAKEUP_ENABLE_LINK_CHANGE    	   0x00000001

#define INDUS_WAKEUP_STATUS_OFFSET  0x60
#define INDUS_WAKEUP_STATUS_DEFAULT_VAL  0x00000000
#define INDUS_WAKEUP_STATUS_VALID_MASK  0x0000000F
#define INDUS_WAKEUP_STATUS_WRITE_MASK  0x00000000
#define INDUS_WAKEUP_STATUS_READ_MASK  0x0000000F
#define INDUS_WAKEUP_STATUS_RESERVED_31_4_MASK    	   0xFFFFFFF0
#define INDUS_WAKEUP_STATUS_BC    	   0x00000008
#define INDUS_WAKEUP_STATUS_UC    	   0x00000004
#define INDUS_WAKEUP_STATUS_MP    	   0x00000002
#define INDUS_WAKEUP_STATUS_LINK_CHANGE    	   0x00000001

#define INDUS_GO_MAC_OFFSET  0x64
#define INDUS_GO_MAC_DEFAULT_VAL  0x00000000
#define INDUS_GO_MAC_VALID_MASK  0x00000001
#define INDUS_GO_MAC_WRITE_MASK  0x00000001
#define INDUS_GO_MAC_READ_MASK  0x00000001
#define INDUS_GO_MAC_RESERVED_31_1_MASK    	   0xFFFFFFFE

#define INDUS_MGMT_AUTO_LS_CTRL_OFFSET  0x68
#define INDUS_MGMT_AUTO_LS_CTRL_DEFAULT_VAL  0x00000000
#define INDUS_MGMT_AUTO_LS_CTRL_VALID_MASK  0xFFFFFFFF
#define INDUS_MGMT_AUTO_LS_CTRL_WRITE_MASK  0xFFFFFFFF
#define INDUS_MGMT_AUTO_LS_CTRL_READ_MASK  0xFFFFFFFF
#define INDUS_MGMT_AUTO_LS_CTRL_CNT_VAL    	   0xFFFFFFFE
#define INDUS_MGMT_AUTO_LS_CTRL_EN    	   0x00000001

