verilog_original: "// Generated by CIRCT firtool-1.62.0\n  module Foo(\t// src/main/scala/Foo.scala:5:7\n\
  \    input        clock,\t// src/main/scala/Foo.scala:5:7\n                 reset,\t\
  // src/main/scala/Foo.scala:5:7\n    input  [7:0] io_in,\t// src/main/scala/Foo.scala:6:14\n\
  \    output [7:0] io_out\t// src/main/scala/Foo.scala:6:14\n  );\n  \n    assign\
  \ io_out = io_in;\t// src/main/scala/Foo.scala:5:7\n  endmodule\n"
verilog_fixed: "// Generated by CIRCT firtool-1.62.0\n  module Foo(\t// src/main/scala/Foo.scala:5:7\n\
  \    input        clock,\t// src/main/scala/Foo.scala:5:7\n                 reset,\t\
  // src/main/scala/Foo.scala:5:7\n    input  [7:0] io_in,\t// src/main/scala/Foo.scala:6:14\n\
  \    output [7:0] io_out\t// src/main/scala/Foo.scala:6:14\n  );\n  \n    assign\
  \ io_out = ~io_in;\t// src/main/scala/Foo.scala:5:7\n  endmodule\n"
chisel_original: |
  package example
  import chisel3._
  class Foo extends Module {
    val io = IO(new Bundle {
      val in  = Input(UInt(8.W))
      val out = Output(UInt(8.W))
    })
    io.out := io.in
  }
name: UpdatedFoo
chisel_pass1:
  chisel_updated: |
    package example
    import chisel3._
    class Foo extends Module {
      val io = IO(new Bundle {
        val in  = Input(UInt(8.W))
        val out = Output(UInt(8.W))
      })
      io.out := ~io.in
    }
  generated_diff: "diff --git a/ChiselCode.scala b/ChiselCode.scala\nindex f7d5a4c..d66db06\
    \ 100644\n--- a/ChiselCode.scala\n+++ b/ChiselCode.scala\n@@ -4,5 +4,5 @@\n  \
    \   \n-    val io_in = Input(UInt(8.W))\n+    val io_in = Input(UInt(8.W))\n \
    \  \n val io_out = Output(UInt(8.W))\n-    io.out := io_in\n+    io.out := ~(io_in)\n\
    \n\nPlease verify these changes match your fixed Verilog."
  verilog_candidate: "// Generated by CIRCT firtool-1.62.0\nmodule Foo(\t// src/main/scala/Foo.scala:5:7\n\
    \  input        clock,\t// src/main/scala/Foo.scala:5:7\n               reset,\t\
    // src/main/scala/Foo.scala:5:7\n  input  [7:0] io_in,\t// src/main/scala/Foo.scala:6:14\n\
    \  output [7:0] io_out\t// src/main/scala/Foo.scala:6:14\n);\n\n  assign io_out\
    \ = ~io_in;\t// src/main/scala/Foo.scala:5:7, :10:13\nendmodule\n\n"
  was_valid: true
verilog_diff: "--- verilog_original.v\n+++ verilog_fixed.v\n@@ -6,5 +6,5 @@\n    \
  \ output [7:0] io_out\t// src/main/scala/Foo.scala:6:14\n   );\n   \n-    assign\
  \ io_out = io_in;\t// src/main/scala/Foo.scala:5:7\n+    assign io_out = ~io_in;\t\
  // src/main/scala/Foo.scala:5:7\n   endmodule"
chisel_fixed:
  original_chisel: ''
  refined_chisel: ''
  chisel_diff: ''
  equiv_passed: true
