{
  "module_name": "dcn10_dwb.h",
  "hash_id": "318daf56761d27a7a8821c74890b0fecc45e0b0c1d298605acb7d7ddac64a266",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dwb.h",
  "human_readable_source": " \n#ifndef __DC_DWBC_DCN10_H__\n#define __DC_DWBC_DCN10_H__\n\n \n#define BASE_INNER(seg) \\\n\tDCE_BASE__INST0_SEG ## seg\n\n#define BASE(seg) \\\n\tBASE_INNER(seg)\n\n#define SR(reg_name)\\\n\t\t.reg_name = BASE(mm ## reg_name ## _BASE_IDX) +  \\\n\t\t\t\t\tmm ## reg_name\n\n#define SRI(reg_name, block, id)\\\n\t.reg_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n\n#define SRII(reg_name, block, id)\\\n\t.reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define SF(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n\n#define DWBC_COMMON_REG_LIST_DCN1_0(inst) \\\n\tSRI(WB_ENABLE, CNV, inst),\\\n\tSRI(WB_EC_CONFIG, CNV, inst),\\\n\tSRI(CNV_MODE, CNV, inst),\\\n\tSRI(WB_SOFT_RESET, CNV, inst),\\\n\tSRI(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_PITCH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_ARBITRATION_CONTROL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_SCLK_CHANGE, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_ADDR_Y, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_ADDR_Y_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_ADDR_C, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_ADDR_C_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_ADDR_Y, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_ADDR_Y_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_ADDR_C, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_ADDR_C_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_ADDR_Y, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_ADDR_Y_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_ADDR_C, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_ADDR_C_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_ADDR_Y, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_ADDR_Y_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_ADDR_C, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_ADDR_C_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_NB_PSTATE_LATENCY_WATERMARK, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_NB_PSTATE_CONTROL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_WATERMARK, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_WARM_UP_CNTL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_LUMA_SIZE, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_CHROMA_SIZE, MCIF_WB, inst)\n\n#define DWBC_COMMON_MASK_SH_LIST_DCN1_0(mask_sh) \\\n\tSF(CNV0_WB_ENABLE, WB_ENABLE, mask_sh),\\\n\tSF(CNV0_WB_EC_CONFIG, DISPCLK_R_WB_GATE_DIS, mask_sh),\\\n\tSF(CNV0_WB_EC_CONFIG, DISPCLK_G_WB_GATE_DIS, mask_sh),\\\n\tSF(CNV0_WB_EC_CONFIG, DISPCLK_G_WBSCL_GATE_DIS, mask_sh),\\\n\tSF(CNV0_WB_EC_CONFIG, WB_LB_LS_DIS, mask_sh),\\\n\tSF(CNV0_WB_EC_CONFIG, WB_LUT_LS_DIS, mask_sh),\\\n\tSF(CNV0_CNV_MODE, CNV_WINDOW_CROP_EN, mask_sh),\\\n\tSF(CNV0_CNV_MODE, CNV_STEREO_TYPE, mask_sh),\\\n\tSF(CNV0_CNV_MODE, CNV_INTERLACED_MODE, mask_sh),\\\n\tSF(CNV0_CNV_MODE, CNV_EYE_SELECTION, mask_sh),\\\n\tSF(CNV0_CNV_MODE, CNV_STEREO_POLARITY, mask_sh),\\\n\tSF(CNV0_CNV_MODE, CNV_INTERLACED_FIELD_ORDER, mask_sh),\\\n\tSF(CNV0_CNV_MODE, CNV_STEREO_SPLIT, mask_sh),\\\n\tSF(CNV0_CNV_MODE, CNV_NEW_CONTENT, mask_sh),\\\n\tSF(CNV0_CNV_MODE, CNV_FRAME_CAPTURE_EN, mask_sh),\\\n\tSF(CNV0_WB_SOFT_RESET, WB_SOFT_RESET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_ENABLE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUF_DUALSIZE_REQ, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_INT_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_INT_ACK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_SLICE_INT_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_OVERRUN_INT_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_LOCK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_P_VMID, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUF_ADDR_FENCE_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_PITCH, MCIF_WB_BUF_LUMA_PITCH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_PITCH, MCIF_WB_BUF_CHROMA_PITCH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_ARBITRATION_CONTROL, MCIF_WB_CLIENT_ARBITRATION_SLICE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_ARBITRATION_CONTROL, MCIF_WB_TIME_PER_PIXEL, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_SCLK_CHANGE, WM_CHANGE_ACK_FORCE_ON, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_SCLK_CHANGE, MCIF_WB_CLI_WATERMARK_MASK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_ADDR_Y, MCIF_WB_BUF_1_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET, MCIF_WB_BUF_1_ADDR_Y_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_ADDR_C, MCIF_WB_BUF_1_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET, MCIF_WB_BUF_1_ADDR_C_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_ADDR_Y, MCIF_WB_BUF_2_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET, MCIF_WB_BUF_2_ADDR_Y_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_ADDR_C, MCIF_WB_BUF_2_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET, MCIF_WB_BUF_2_ADDR_C_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_ADDR_Y, MCIF_WB_BUF_3_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET, MCIF_WB_BUF_3_ADDR_Y_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_ADDR_C, MCIF_WB_BUF_3_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET, MCIF_WB_BUF_3_ADDR_C_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_ADDR_Y, MCIF_WB_BUF_4_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET, MCIF_WB_BUF_4_ADDR_Y_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_ADDR_C, MCIF_WB_BUF_4_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET, MCIF_WB_BUF_4_ADDR_C_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_LOCK_IGNORE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_INT_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_INT_ACK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_SLICE_INT_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_LOCK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_SLICE_SIZE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK, NB_PSTATE_CHANGE_REFRESH_WATERMARK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL, NB_PSTATE_CHANGE_URGENT_DURING_REQUEST, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL, NB_PSTATE_CHANGE_FORCE_ON, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL, NB_PSTATE_ALLOW_FOR_URGENT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL, NB_PSTATE_CHANGE_WATERMARK_MASK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_WATERMARK, MCIF_WB_CLI_WATERMARK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_WARM_UP_CNTL, MCIF_WB_PITCH_SIZE_WARMUP, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_LUMA_SIZE, MCIF_WB_BUF_LUMA_SIZE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE, MCIF_WB_BUF_CHROMA_SIZE, mask_sh)\n\n#define DWBC_REG_FIELD_LIST(type) \\\n\ttype WB_ENABLE;\\\n\ttype DISPCLK_R_WB_GATE_DIS;\\\n\ttype DISPCLK_G_WB_GATE_DIS;\\\n\ttype DISPCLK_G_WBSCL_GATE_DIS;\\\n\ttype WB_LB_LS_DIS;\\\n\ttype WB_LB_SD_DIS;\\\n\ttype WB_LUT_LS_DIS;\\\n\ttype CNV_WINDOW_CROP_EN;\\\n\ttype CNV_STEREO_TYPE;\\\n\ttype CNV_INTERLACED_MODE;\\\n\ttype CNV_EYE_SELECTION;\\\n\ttype CNV_STEREO_POLARITY;\\\n\ttype CNV_INTERLACED_FIELD_ORDER;\\\n\ttype CNV_STEREO_SPLIT;\\\n\ttype CNV_NEW_CONTENT;\\\n\ttype CNV_FRAME_CAPTURE_EN;\\\n\ttype WB_SOFT_RESET;\\\n\ttype MCIF_WB_BUFMGR_ENABLE;\\\n\ttype MCIF_WB_BUF_DUALSIZE_REQ;\\\n\ttype MCIF_WB_BUFMGR_SW_INT_EN;\\\n\ttype MCIF_WB_BUFMGR_SW_INT_ACK;\\\n\ttype MCIF_WB_BUFMGR_SW_SLICE_INT_EN;\\\n\ttype MCIF_WB_BUFMGR_SW_OVERRUN_INT_EN;\\\n\ttype MCIF_WB_BUFMGR_SW_LOCK;\\\n\ttype MCIF_WB_P_VMID;\\\n\ttype MCIF_WB_BUF_ADDR_FENCE_EN;\\\n\ttype MCIF_WB_BUF_LUMA_PITCH;\\\n\ttype MCIF_WB_BUF_CHROMA_PITCH;\\\n\ttype MCIF_WB_CLIENT_ARBITRATION_SLICE;\\\n\ttype MCIF_WB_TIME_PER_PIXEL;\\\n\ttype WM_CHANGE_ACK_FORCE_ON;\\\n\ttype MCIF_WB_CLI_WATERMARK_MASK;\\\n\ttype MCIF_WB_BUF_1_ADDR_Y;\\\n\ttype MCIF_WB_BUF_1_ADDR_Y_OFFSET;\\\n\ttype MCIF_WB_BUF_1_ADDR_C;\\\n\ttype MCIF_WB_BUF_1_ADDR_C_OFFSET;\\\n\ttype MCIF_WB_BUF_2_ADDR_Y;\\\n\ttype MCIF_WB_BUF_2_ADDR_Y_OFFSET;\\\n\ttype MCIF_WB_BUF_2_ADDR_C;\\\n\ttype MCIF_WB_BUF_2_ADDR_C_OFFSET;\\\n\ttype MCIF_WB_BUF_3_ADDR_Y;\\\n\ttype MCIF_WB_BUF_3_ADDR_Y_OFFSET;\\\n\ttype MCIF_WB_BUF_3_ADDR_C;\\\n\ttype MCIF_WB_BUF_3_ADDR_C_OFFSET;\\\n\ttype MCIF_WB_BUF_4_ADDR_Y;\\\n\ttype MCIF_WB_BUF_4_ADDR_Y_OFFSET;\\\n\ttype MCIF_WB_BUF_4_ADDR_C;\\\n\ttype MCIF_WB_BUF_4_ADDR_C_OFFSET;\\\n\ttype MCIF_WB_BUFMGR_VCE_LOCK_IGNORE;\\\n\ttype MCIF_WB_BUFMGR_VCE_INT_EN;\\\n\ttype MCIF_WB_BUFMGR_VCE_INT_ACK;\\\n\ttype MCIF_WB_BUFMGR_VCE_SLICE_INT_EN;\\\n\ttype MCIF_WB_BUFMGR_VCE_LOCK;\\\n\ttype MCIF_WB_BUFMGR_SLICE_SIZE;\\\n\ttype NB_PSTATE_CHANGE_REFRESH_WATERMARK;\\\n\ttype NB_PSTATE_CHANGE_URGENT_DURING_REQUEST;\\\n\ttype NB_PSTATE_CHANGE_FORCE_ON;\\\n\ttype NB_PSTATE_ALLOW_FOR_URGENT;\\\n\ttype NB_PSTATE_CHANGE_WATERMARK_MASK;\\\n\ttype MCIF_WB_CLI_WATERMARK;\\\n\ttype MCIF_WB_CLI_CLOCK_GATER_OVERRIDE;\\\n\ttype MCIF_WB_PITCH_SIZE_WARMUP;\\\n\ttype MCIF_WB_BUF_LUMA_SIZE;\\\n\ttype MCIF_WB_BUF_CHROMA_SIZE;\\\n\nstruct dcn10_dwbc_registers {\n\tuint32_t WB_ENABLE;\n\tuint32_t WB_EC_CONFIG;\n\tuint32_t CNV_MODE;\n\tuint32_t WB_SOFT_RESET;\n\tuint32_t MCIF_WB_BUFMGR_SW_CONTROL;\n\tuint32_t MCIF_WB_BUF_PITCH;\n\tuint32_t MCIF_WB_ARBITRATION_CONTROL;\n\tuint32_t MCIF_WB_SCLK_CHANGE;\n\tuint32_t MCIF_WB_BUF_1_ADDR_Y;\n\tuint32_t MCIF_WB_BUF_1_ADDR_Y_OFFSET;\n\tuint32_t MCIF_WB_BUF_1_ADDR_C;\n\tuint32_t MCIF_WB_BUF_1_ADDR_C_OFFSET;\n\tuint32_t MCIF_WB_BUF_2_ADDR_Y;\n\tuint32_t MCIF_WB_BUF_2_ADDR_Y_OFFSET;\n\tuint32_t MCIF_WB_BUF_2_ADDR_C;\n\tuint32_t MCIF_WB_BUF_2_ADDR_C_OFFSET;\n\tuint32_t MCIF_WB_BUF_3_ADDR_Y;\n\tuint32_t MCIF_WB_BUF_3_ADDR_Y_OFFSET;\n\tuint32_t MCIF_WB_BUF_3_ADDR_C;\n\tuint32_t MCIF_WB_BUF_3_ADDR_C_OFFSET;\n\tuint32_t MCIF_WB_BUF_4_ADDR_Y;\n\tuint32_t MCIF_WB_BUF_4_ADDR_Y_OFFSET;\n\tuint32_t MCIF_WB_BUF_4_ADDR_C;\n\tuint32_t MCIF_WB_BUF_4_ADDR_C_OFFSET;\n\tuint32_t MCIF_WB_BUFMGR_VCE_CONTROL;\n\tuint32_t MCIF_WB_NB_PSTATE_LATENCY_WATERMARK;\n\tuint32_t MCIF_WB_NB_PSTATE_CONTROL;\n\tuint32_t MCIF_WB_WATERMARK;\n\tuint32_t MCIF_WB_WARM_UP_CNTL;\n\tuint32_t MCIF_WB_BUF_LUMA_SIZE;\n\tuint32_t MCIF_WB_BUF_CHROMA_SIZE;\n};\nstruct dcn10_dwbc_mask {\n\tDWBC_REG_FIELD_LIST(uint32_t)\n};\nstruct dcn10_dwbc_shift {\n\tDWBC_REG_FIELD_LIST(uint8_t)\n};\nstruct dcn10_dwbc {\n\tstruct dwbc base;\n\tconst struct dcn10_dwbc_registers *dwbc_regs;\n\tconst struct dcn10_dwbc_shift *dwbc_shift;\n\tconst struct dcn10_dwbc_mask *dwbc_mask;\n};\n\nvoid dcn10_dwbc_construct(struct dcn10_dwbc *dwbc10,\n\t\tstruct dc_context *ctx,\n\t\tconst struct dcn10_dwbc_registers *dwbc_regs,\n\t\tconst struct dcn10_dwbc_shift *dwbc_shift,\n\t\tconst struct dcn10_dwbc_mask *dwbc_mask,\n\t\tint inst);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}