{
    "title": "Integrating runtime validation and hardware-in-the-loop (HiL) testing with V & V in complex hybrid systems",
    "venue": "Journal of the National Science Foundation of Sri Lanka",
    "year": "2019",
    "abstract": "",
    "authors": [
        "SD Dewasurendra",
        "AC Vidanapathirana",
        "SG Abeyratne"
    ],
    "author_info": [
        {
            "type": "STAFF",
            "id": "dewasuren",
            "name": "Dr. Shirley Dewasurendra",
            "email": "dewasuren@gmail.com",
            "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/shirley-dewasurendra.jpg",
            "profile_url": "https://people.ce.pdn.ac.lk/staff/academic/shirley-dewasurendra/"
        },
        {
            "type": "OUTSIDER",
            "id": "outsider",
            "name": "",
            "email": "",
            "profile_image": "#",
            "profile_url": "#"
        },
        {
            "type": "OUTSIDER",
            "id": "outsider",
            "name": "",
            "email": "",
            "profile_image": "#",
            "profile_url": "#"
        }
    ],
    "doi": "http://dx.doi.org/10.4038/jnsfsr.v47i4.9678",
    "is_dept_affiliated": true,
    "preprint_url": "#",
    "pdf_url": "http://dx.doi.org/10.4038/jnsfsr.v47i4.9678",
    "presentation_url": "#",
    "project_url": "#",
    "codebase": "#",
    "research_groups": [
        ""
    ],
    "tags": [
        ""
    ],
    "funding": "",
    "api_url": "https://api.ce.pdn.ac.lk/publications/v1/dx.10.4038/jnsfsr.v47i4.9678/",
    "submitted": "2022/06/27 03:52:01"
}