##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_3
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.3::Critical Path Report for (Clock_3:R vs. Clock_3:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_3                    | Frequency: 59.01 MHz  | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 59.01 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock              | Frequency: 57.36 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_3        Clock_3        1.7e+010         -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_3        41666.7          24721        N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  1.08333e+006     1065900      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
Button(0)_PAD  19144         Clock_3:R         


                       3.2::Clock to Out
                       -----------------

Port Name           Clock to Out  Clock Name:Phase             
------------------  ------------  ---------------------------  
LED(0)_PAD          44664         Clock_3:R                    
Tx_1(0)_PAD         31961         UART_IntClock:R              
i2c_scl(0)_PAD:out  19432         CyBUS_CLK(fixed-function):R  
i2c_sda(0)_PAD:out  19742         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 59.01 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_597_0/main_1
Capture Clock  : Net_597_0/clock_0
Path slack     : 24721p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_0/main_0                         macrocell8     4315   6365  24721  RISE       1
Net_870_0/q                              macrocell8     3350   9715  24721  RISE       1
Net_597_0/main_1                         macrocell61    3721  13436  24721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell61         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.01 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_597_0/main_1
Capture Clock  : Net_597_0/clock_0
Path slack     : 24721p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_0/main_0                         macrocell8     4315   6365  24721  RISE       1
Net_870_0/q                              macrocell8     3350   9715  24721  RISE       1
Net_597_0/main_1                         macrocell61    3721  13436  24721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell61         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 57.36 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1065900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16933
-------------------------------------   ----- 
End-of-path arrival time (ps)           16933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1065900  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell20     4113   7693  1065900  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell20     3350  11043  1065900  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    5891  16933  1065900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_597_0/main_1
Capture Clock  : Net_597_0/clock_0
Path slack     : 24721p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_0/main_0                         macrocell8     4315   6365  24721  RISE       1
Net_870_0/q                              macrocell8     3350   9715  24721  RISE       1
Net_597_0/main_1                         macrocell61    3721  13436  24721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell61         0      0  RISE       1


5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1065900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16933
-------------------------------------   ----- 
End-of-path arrival time (ps)           16933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1065900  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell20     4113   7693  1065900  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell20     3350  11043  1065900  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    5891  16933  1065900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1


5.3::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_3/q
Path End       : Net_597_7/main_6
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999987757p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_3/q       macrocell58   1250   1250  16999987757  RISE       1
Net_597_7/main_6  macrocell53   7483   8733  16999987757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell53         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_597_0/main_1
Capture Clock  : Net_597_0/clock_0
Path slack     : 24721p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_0/main_0                         macrocell8     4315   6365  24721  RISE       1
Net_870_0/q                              macrocell8     3350   9715  24721  RISE       1
Net_597_0/main_1                         macrocell61    3721  13436  24721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : \Centr:c\/main_1
Capture Clock  : \Centr:c\/clock_0
Path slack     : 24880p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13277
-------------------------------------   ----- 
End-of-path arrival time (ps)           13277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_7/main_0                         macrocell1     3809   5859  24880  RISE       1
Net_870_7/q                              macrocell1     3350   9209  24880  RISE       1
\Centr:c\/main_1                         macrocell45    4068  13277  24880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell45         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_784_0/main_1
Capture Clock  : Net_784_0/clock_0
Path slack     : 24880p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13277
-------------------------------------   ----- 
End-of-path arrival time (ps)           13277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_7/main_0                         macrocell1     3809   5859  24880  RISE       1
Net_870_7/q                              macrocell1     3350   9209  24880  RISE       1
Net_784_0/main_1                         macrocell52    4068  13277  24880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_784_4/main_1
Capture Clock  : Net_784_4/clock_0
Path slack     : 25484p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12673
-------------------------------------   ----- 
End-of-path arrival time (ps)           12673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_7/main_0                         macrocell1     3809   5859  24880  RISE       1
Net_870_7/q                              macrocell1     3350   9209  24880  RISE       1
Net_784_4/main_1                         macrocell48    3464  12673  25484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_784_3/main_1
Capture Clock  : Net_784_3/clock_0
Path slack     : 25484p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12673
-------------------------------------   ----- 
End-of-path arrival time (ps)           12673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_7/main_0                         macrocell1     3809   5859  24880  RISE       1
Net_870_7/q                              macrocell1     3350   9209  24880  RISE       1
Net_784_3/main_1                         macrocell49    3464  12673  25484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_784_2/main_1
Capture Clock  : Net_784_2/clock_0
Path slack     : 25484p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12673
-------------------------------------   ----- 
End-of-path arrival time (ps)           12673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_7/main_0                         macrocell1     3809   5859  24880  RISE       1
Net_870_7/q                              macrocell1     3350   9209  24880  RISE       1
Net_784_2/main_1                         macrocell50    3464  12673  25484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_784_1/main_1
Capture Clock  : Net_784_1/clock_0
Path slack     : 25484p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12673
-------------------------------------   ----- 
End-of-path arrival time (ps)           12673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_7/main_0                         macrocell1     3809   5859  24880  RISE       1
Net_870_7/q                              macrocell1     3350   9209  24880  RISE       1
Net_784_1/main_1                         macrocell51    3464  12673  25484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_597_4/main_1
Capture Clock  : Net_597_4/clock_0
Path slack     : 25632p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12524
-------------------------------------   ----- 
End-of-path arrival time (ps)           12524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_0/main_0                         macrocell8     4315   6365  24721  RISE       1
Net_870_0/q                              macrocell8     3350   9715  24721  RISE       1
Net_597_4/main_1                         macrocell57    2810  12524  25632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_597_3/main_1
Capture Clock  : Net_597_3/clock_0
Path slack     : 25632p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12524
-------------------------------------   ----- 
End-of-path arrival time (ps)           12524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_0/main_0                         macrocell8     4315   6365  24721  RISE       1
Net_870_0/q                              macrocell8     3350   9715  24721  RISE       1
Net_597_3/main_1                         macrocell58    2810  12524  25632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_597_2/main_1
Capture Clock  : Net_597_2/clock_0
Path slack     : 25632p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12524
-------------------------------------   ----- 
End-of-path arrival time (ps)           12524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_0/main_0                         macrocell8     4315   6365  24721  RISE       1
Net_870_0/q                              macrocell8     3350   9715  24721  RISE       1
Net_597_2/main_1                         macrocell59    2810  12524  25632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_597_1/main_1
Capture Clock  : Net_597_1/clock_0
Path slack     : 25632p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12524
-------------------------------------   ----- 
End-of-path arrival time (ps)           12524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_0/main_0                         macrocell8     4315   6365  24721  RISE       1
Net_870_0/q                              macrocell8     3350   9715  24721  RISE       1
Net_597_1/main_1                         macrocell60    2810  12524  25632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_597_7/main_1
Capture Clock  : Net_597_7/clock_0
Path slack     : 25646p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12511
-------------------------------------   ----- 
End-of-path arrival time (ps)           12511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_0/main_0                         macrocell8     4315   6365  24721  RISE       1
Net_870_0/q                              macrocell8     3350   9715  24721  RISE       1
Net_597_7/main_1                         macrocell53    2796  12511  25646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : \Centr:d\/main_1
Capture Clock  : \Centr:d\/clock_0
Path slack     : 25646p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12511
-------------------------------------   ----- 
End-of-path arrival time (ps)           12511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_0/main_0                         macrocell8     4315   6365  24721  RISE       1
Net_870_0/q                              macrocell8     3350   9715  24721  RISE       1
\Centr:d\/main_1                         macrocell54    2796  12511  25646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_597_6/main_1
Capture Clock  : Net_597_6/clock_0
Path slack     : 25646p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12511
-------------------------------------   ----- 
End-of-path arrival time (ps)           12511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_0/main_0                         macrocell8     4315   6365  24721  RISE       1
Net_870_0/q                              macrocell8     3350   9715  24721  RISE       1
Net_597_6/main_1                         macrocell55    2796  12511  25646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_597_5/main_1
Capture Clock  : Net_597_5/clock_0
Path slack     : 25646p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12511
-------------------------------------   ----- 
End-of-path arrival time (ps)           12511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_0/main_0                         macrocell8     4315   6365  24721  RISE       1
Net_870_0/q                              macrocell8     3350   9715  24721  RISE       1
Net_597_5/main_1                         macrocell56    2796  12511  25646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_784_7/main_1
Capture Clock  : Net_784_7/clock_0
Path slack     : 25768p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12389
-------------------------------------   ----- 
End-of-path arrival time (ps)           12389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_7/main_0                         macrocell1     3809   5859  24880  RISE       1
Net_870_7/q                              macrocell1     3350   9209  24880  RISE       1
Net_784_7/main_1                         macrocell44    3180  12389  25768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_784_6/main_1
Capture Clock  : Net_784_6/clock_0
Path slack     : 25768p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12389
-------------------------------------   ----- 
End-of-path arrival time (ps)           12389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_7/main_0                         macrocell1     3809   5859  24880  RISE       1
Net_870_7/q                              macrocell1     3350   9209  24880  RISE       1
Net_784_6/main_1                         macrocell46    3180  12389  25768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell46         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_3
Path End       : Net_784_5/main_1
Capture Clock  : Net_784_5/clock_0
Path slack     : 25768p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12389
-------------------------------------   ----- 
End-of-path arrival time (ps)           12389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  24721  RISE       1
Net_870_7/main_0                         macrocell1     3809   5859  24880  RISE       1
Net_870_7/q                              macrocell1     3350   9209  24880  RISE       1
Net_784_5/main_1                         macrocell47    3180  12389  25768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_4/main_0
Capture Clock  : Net_597_4/clock_0
Path slack     : 31808p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_597_4/main_0                         macrocell57    4299   6349  31808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_3/main_0
Capture Clock  : Net_597_3/clock_0
Path slack     : 31808p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_597_3/main_0                         macrocell58    4299   6349  31808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_2/main_0
Capture Clock  : Net_597_2/clock_0
Path slack     : 31808p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_597_2/main_0                         macrocell59    4299   6349  31808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_1/main_0
Capture Clock  : Net_597_1/clock_0
Path slack     : 31808p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_597_1/main_0                         macrocell60    4299   6349  31808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_659/main_0
Capture Clock  : Net_659/clock_0
Path slack     : 31823p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_659/main_0                           macrocell29    4284   6334  31823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_659/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : \Centr:c\/main_0
Capture Clock  : \Centr:c\/clock_0
Path slack     : 31823p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
\Centr:c\/main_0                         macrocell45    4284   6334  31823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell45         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_0/main_0
Capture Clock  : Net_784_0/clock_0
Path slack     : 31823p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_784_0/main_0                         macrocell52    4284   6334  31823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_7/main_0
Capture Clock  : Net_597_7/clock_0
Path slack     : 31831p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6326
-------------------------------------   ---- 
End-of-path arrival time (ps)           6326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_597_7/main_0                         macrocell53    4276   6326  31831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : \Centr:d\/main_0
Capture Clock  : \Centr:d\/clock_0
Path slack     : 31831p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6326
-------------------------------------   ---- 
End-of-path arrival time (ps)           6326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
\Centr:d\/main_0                         macrocell54    4276   6326  31831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_6/main_0
Capture Clock  : Net_597_6/clock_0
Path slack     : 31831p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6326
-------------------------------------   ---- 
End-of-path arrival time (ps)           6326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_597_6/main_0                         macrocell55    4276   6326  31831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_5/main_0
Capture Clock  : Net_597_5/clock_0
Path slack     : 31831p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6326
-------------------------------------   ---- 
End-of-path arrival time (ps)           6326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_597_5/main_0                         macrocell56    4276   6326  31831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_4/main_0
Capture Clock  : Net_784_4/clock_0
Path slack     : 33047p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_784_4/main_0                         macrocell48    3059   5109  33047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_3/main_0
Capture Clock  : Net_784_3/clock_0
Path slack     : 33047p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_784_3/main_0                         macrocell49    3059   5109  33047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_2/main_0
Capture Clock  : Net_784_2/clock_0
Path slack     : 33047p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_784_2/main_0                         macrocell50    3059   5109  33047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_1/main_0
Capture Clock  : Net_784_1/clock_0
Path slack     : 33047p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_784_1/main_0                         macrocell51    3059   5109  33047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_7/main_0
Capture Clock  : Net_784_7/clock_0
Path slack     : 33067p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_784_7/main_0                         macrocell44    3039   5089  33067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_6/main_0
Capture Clock  : Net_784_6/clock_0
Path slack     : 33067p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_784_6/main_0                         macrocell46    3039   5089  33067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell46         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_5/main_0
Capture Clock  : Net_784_5/clock_0
Path slack     : 33067p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_784_5/main_0                         macrocell47    3039   5089  33067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_0/main_0
Capture Clock  : Net_597_0/clock_0
Path slack     : 33067p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  31808  RISE       1
Net_597_0/main_0                         macrocell61    3039   5089  33067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_0
Path End       : \Centr:state_1\/main_0
Capture Clock  : \Centr:state_1\/clock_0
Path slack     : 33801p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  33801  RISE       1
\Centr:state_1\/main_0                   macrocell42    2305   4355  33801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell42         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_0
Path End       : \Centr:state_0\/main_0
Capture Clock  : \Centr:state_0\/clock_0
Path slack     : 33801p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  33801  RISE       1
\Centr:state_0\/main_0                   macrocell43    2305   4355  33801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell43         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_7/ar_0
Capture Clock  : P1_signal_7/clock_0
Path slack     : 35182p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
P1_signal_7/ar_0                              macrocell34    4434   6484  35182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell34         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_6/ar_0
Capture Clock  : P1_signal_6/clock_0
Path slack     : 35182p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
P1_signal_6/ar_0                              macrocell35    4434   6484  35182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_5/ar_0
Capture Clock  : P1_signal_5/clock_0
Path slack     : 35182p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
P1_signal_5/ar_0                              macrocell36    4434   6484  35182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_4/ar_0
Capture Clock  : P1_signal_4/clock_0
Path slack     : 35182p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
P1_signal_4/ar_0                              macrocell37    4434   6484  35182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell37         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_7/ar_0
Capture Clock  : Net_597_7/clock_0
Path slack     : 36063p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_597_7/ar_0                                macrocell53    3553   5603  36063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:d\/ar_0
Capture Clock  : \Centr:d\/clock_0
Path slack     : 36063p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
\Centr:d\/ar_0                                macrocell54    3553   5603  36063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_6/ar_0
Capture Clock  : Net_597_6/clock_0
Path slack     : 36063p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_597_6/ar_0                                macrocell55    3553   5603  36063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_5/ar_0
Capture Clock  : Net_597_5/clock_0
Path slack     : 36063p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_597_5/ar_0                                macrocell56    3553   5603  36063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_4/ar_0
Capture Clock  : Net_597_4/clock_0
Path slack     : 36063p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_597_4/ar_0                                macrocell57    3553   5603  36063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_3/ar_0
Capture Clock  : Net_597_3/clock_0
Path slack     : 36063p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_597_3/ar_0                                macrocell58    3553   5603  36063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_2/ar_0
Capture Clock  : Net_597_2/clock_0
Path slack     : 36063p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_597_2/ar_0                                macrocell59    3553   5603  36063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_1/ar_0
Capture Clock  : Net_597_1/clock_0
Path slack     : 36063p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_597_1/ar_0                                macrocell60    3553   5603  36063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_3/ar_0
Capture Clock  : P1_signal_3/clock_0
Path slack     : 36090p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
P1_signal_3/ar_0                              macrocell38    3526   5576  36090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_2/ar_0
Capture Clock  : P1_signal_2/clock_0
Path slack     : 36090p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
P1_signal_2/ar_0                              macrocell39    3526   5576  36090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_1/ar_0
Capture Clock  : P1_signal_1/clock_0
Path slack     : 36090p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
P1_signal_1/ar_0                              macrocell40    3526   5576  36090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_659/ar_0
Capture Clock  : Net_659/clock_0
Path slack     : 36195p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_659/ar_0                                  macrocell29    3422   5472  36195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_659/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:c\/ar_0
Capture Clock  : \Centr:c\/clock_0
Path slack     : 36195p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
\Centr:c\/ar_0                                macrocell45    3422   5472  36195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell45         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_0/ar_0
Capture Clock  : Net_784_0/clock_0
Path slack     : 36195p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_784_0/ar_0                                macrocell52    3422   5472  36195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:v_1\/ar_0
Capture Clock  : \Centr:v_1\/clock_0
Path slack     : 36224p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
\Centr:v_1\/ar_0                              macrocell30    3393   5443  36224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell30         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:v_0\/ar_0
Capture Clock  : \Centr:v_0\/clock_0
Path slack     : 36224p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
\Centr:v_0\/ar_0                              macrocell31    3393   5443  36224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell31         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:resetemp\/ar_0
Capture Clock  : \Centr:resetemp\/clock_0
Path slack     : 36224p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
\Centr:resetemp\/ar_0                         macrocell32    3393   5443  36224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:parocuenta\/ar_0
Capture Clock  : \Centr:parocuenta\/clock_0
Path slack     : 36224p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
\Centr:parocuenta\/ar_0                       macrocell33    3393   5443  36224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_0/ar_0
Capture Clock  : P1_signal_0/clock_0
Path slack     : 36224p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
P1_signal_0/ar_0                              macrocell41    3393   5443  36224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:state_1\/ar_0
Capture Clock  : \Centr:state_1\/clock_0
Path slack     : 36224p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
\Centr:state_1\/ar_0                          macrocell42    3393   5443  36224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell42         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:state_0\/ar_0
Capture Clock  : \Centr:state_0\/clock_0
Path slack     : 36224p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
\Centr:state_0\/ar_0                          macrocell43    3393   5443  36224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell43         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_7/ar_0
Capture Clock  : Net_784_7/clock_0
Path slack     : 36990p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_784_7/ar_0                                macrocell44    2626   4676  36990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_6/ar_0
Capture Clock  : Net_784_6/clock_0
Path slack     : 36990p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_784_6/ar_0                                macrocell46    2626   4676  36990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell46         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_5/ar_0
Capture Clock  : Net_784_5/clock_0
Path slack     : 36990p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_784_5/ar_0                                macrocell47    2626   4676  36990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_4/ar_0
Capture Clock  : Net_784_4/clock_0
Path slack     : 36990p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_784_4/ar_0                                macrocell48    2626   4676  36990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_3/ar_0
Capture Clock  : Net_784_3/clock_0
Path slack     : 36990p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_784_3/ar_0                                macrocell49    2626   4676  36990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_2/ar_0
Capture Clock  : Net_784_2/clock_0
Path slack     : 36990p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_784_2/ar_0                                macrocell50    2626   4676  36990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_1/ar_0
Capture Clock  : Net_784_1/clock_0
Path slack     : 36990p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_784_1/ar_0                                macrocell51    2626   4676  36990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_0/ar_0
Capture Clock  : Net_597_0/clock_0
Path slack     : 36990p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35182  RISE       1
Net_597_0/ar_0                                macrocell61    2626   4676  36990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1065900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16933
-------------------------------------   ----- 
End-of-path arrival time (ps)           16933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1065900  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell20     4113   7693  1065900  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell20     3350  11043  1065900  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    5891  16933  1065900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066631p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10513
-------------------------------------   ----- 
End-of-path arrival time (ps)           10513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q                      macrocell65     1250   1250  1066631  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell19     3620   4870  1066631  RISE       1
\UART:BUART:counter_load_not\/q                macrocell19     3350   8220  1066631  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  10513  1066631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070811p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell63     1250   1250  1066644  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5262   6512  1070811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072131p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7693
-------------------------------------   ---- 
End-of-path arrival time (ps)           7693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1065900  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell64     4113   7693  1072131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072409p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell64     1250   1250  1067662  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3665   4915  1072409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073145p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6679
-------------------------------------   ---- 
End-of-path arrival time (ps)           6679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073145  RISE       1
\UART:BUART:txn\/main_3                macrocell62     2309   6679  1073145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell62         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073299p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6525
-------------------------------------   ---- 
End-of-path arrival time (ps)           6525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell63   1250   1250  1066644  RISE       1
\UART:BUART:txn\/main_1    macrocell62   5275   6525  1073299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell62         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073451p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068541  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3682   3872  1073451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073459p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6365
-------------------------------------   ---- 
End-of-path arrival time (ps)           6365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell65   1250   1250  1066631  RISE       1
\UART:BUART:txn\/main_4    macrocell62   5115   6365  1073459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell62         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074384p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell65   1250   1250  1066631  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell63   4190   5440  1074384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074384p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell65   1250   1250  1066631  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell65   4190   5440  1074384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074384p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell65   1250   1250  1066631  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell66   4190   5440  1074384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell66         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell63   1250   1250  1066644  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell63   4179   5429  1074394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell63   1250   1250  1066644  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell65   4179   5429  1074394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell63   1250   1250  1066644  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell66   4179   5429  1074394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell66         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074851p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell66   1250   1250  1074851  RISE       1
\UART:BUART:txn\/main_6   macrocell62   3723   4973  1074851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell62         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074890p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell64   1250   1250  1067662  RISE       1
\UART:BUART:txn\/main_2    macrocell62   3683   4933  1074890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell62         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell65   1250   1250  1066631  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell64   3620   4870  1074954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074967p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell63   1250   1250  1066644  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell64   3606   4856  1074967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075778p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell66   1250   1250  1074851  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell63   2795   4045  1075778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075778p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell66   1250   1250  1074851  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell65   2795   4045  1075778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075804p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell66   1250   1250  1074851  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell64   2770   4020  1075804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075985p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell64   1250   1250  1067662  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell64   2588   3838  1075985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell64   1250   1250  1067662  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell63   2586   3836  1075987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell64   1250   1250  1067662  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell65   2586   3836  1075987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell64   1250   1250  1067662  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell66   2586   3836  1075987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell66         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076271p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell62         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell62   1250   1250  1076271  RISE       1
\UART:BUART:txn\/main_0  macrocell62   2303   3553  1076271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell62         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076379p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3444
-------------------------------------   ---- 
End-of-path arrival time (ps)           3444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076379  RISE       1
\UART:BUART:txn\/main_5                      macrocell62     3254   3444  1076379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell62         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076839p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2984
-------------------------------------   ---- 
End-of-path arrival time (ps)           2984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068541  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell63     2794   2984  1076839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076839p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2984
-------------------------------------   ---- 
End-of-path arrival time (ps)           2984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068541  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell65     2794   2984  1076839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1076839p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2984
-------------------------------------   ---- 
End-of-path arrival time (ps)           2984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068541  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell66     2794   2984  1076839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell66         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1076864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2960
-------------------------------------   ---- 
End-of-path arrival time (ps)           2960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068541  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell64     2770   2960  1076864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1077307p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2516
-------------------------------------   ---- 
End-of-path arrival time (ps)           2516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076379  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell63     2326   2516  1077307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1077307p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2516
-------------------------------------   ---- 
End-of-path arrival time (ps)           2516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076379  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell65     2326   2516  1077307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_3/q
Path End       : Net_597_7/main_6
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999987757p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_3/q       macrocell58   1250   1250  16999987757  RISE       1
Net_597_7/main_6  macrocell53   7483   8733  16999987757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_3/q
Path End       : Net_597_6/main_5
Capture Clock  : Net_597_6/clock_0
Path slack     : 16999987757p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_3/q       macrocell58   1250   1250  16999987757  RISE       1
Net_597_6/main_5  macrocell55   7483   8733  16999987757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_3/q
Path End       : Net_597_5/main_4
Capture Clock  : Net_597_5/clock_0
Path slack     : 16999987757p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_3/q       macrocell58   1250   1250  16999987757  RISE       1
Net_597_5/main_4  macrocell56   7483   8733  16999987757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_3/q
Path End       : Net_597_4/main_3
Capture Clock  : Net_597_4/clock_0
Path slack     : 16999987885p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8605
-------------------------------------   ---- 
End-of-path arrival time (ps)           8605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_3/q       macrocell58   1250   1250  16999987757  RISE       1
Net_597_4/main_3  macrocell57   7355   8605  16999987885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_3/q
Path End       : Net_784_7/main_6
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999988265p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_3/q       macrocell49   1250   1250  16999988265  RISE       1
Net_784_7/main_6  macrocell44   6975   8225  16999988265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_3/q
Path End       : Net_784_6/main_5
Capture Clock  : Net_784_6/clock_0
Path slack     : 16999988265p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_3/q       macrocell49   1250   1250  16999988265  RISE       1
Net_784_6/main_5  macrocell46   6975   8225  16999988265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell46         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_3/q
Path End       : Net_784_5/main_4
Capture Clock  : Net_784_5/clock_0
Path slack     : 16999988265p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_3/q       macrocell49   1250   1250  16999988265  RISE       1
Net_784_5/main_4  macrocell47   6975   8225  16999988265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_0/main_2
Capture Clock  : Net_597_0/clock_0
Path slack     : 16999988395p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8095
-------------------------------------   ---- 
End-of-path arrival time (ps)           8095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell54   1250   1250  16999988395  RISE       1
Net_597_0/main_2  macrocell61   6845   8095  16999988395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_0/q
Path End       : Net_597_7/main_9
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999989006p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7484
-------------------------------------   ---- 
End-of-path arrival time (ps)           7484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_0/q       macrocell61   1250   1250  16999989006  RISE       1
Net_597_7/main_9  macrocell53   6234   7484  16999989006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_0/q
Path End       : Net_597_6/main_8
Capture Clock  : Net_597_6/clock_0
Path slack     : 16999989006p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7484
-------------------------------------   ---- 
End-of-path arrival time (ps)           7484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_0/q       macrocell61   1250   1250  16999989006  RISE       1
Net_597_6/main_8  macrocell55   6234   7484  16999989006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_0/q
Path End       : Net_597_5/main_7
Capture Clock  : Net_597_5/clock_0
Path slack     : 16999989006p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7484
-------------------------------------   ---- 
End-of-path arrival time (ps)           7484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_0/q       macrocell61   1250   1250  16999989006  RISE       1
Net_597_5/main_7  macrocell56   6234   7484  16999989006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_0/q
Path End       : Net_597_4/main_6
Capture Clock  : Net_597_4/clock_0
Path slack     : 16999989153p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_0/q       macrocell61   1250   1250  16999989006  RISE       1
Net_597_4/main_6  macrocell57   6087   7337  16999989153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_0/q
Path End       : Net_597_3/main_5
Capture Clock  : Net_597_3/clock_0
Path slack     : 16999989153p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_0/q       macrocell61   1250   1250  16999989006  RISE       1
Net_597_3/main_5  macrocell58   6087   7337  16999989153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_0/q
Path End       : Net_597_2/main_4
Capture Clock  : Net_597_2/clock_0
Path slack     : 16999989153p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_0/q       macrocell61   1250   1250  16999989006  RISE       1
Net_597_2/main_4  macrocell59   6087   7337  16999989153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_0/q
Path End       : Net_597_1/main_3
Capture Clock  : Net_597_1/clock_0
Path slack     : 16999989153p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_0/q       macrocell61   1250   1250  16999989006  RISE       1
Net_597_1/main_3  macrocell60   6087   7337  16999989153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_7/main_2
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999989404p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell54   1250   1250  16999988395  RISE       1
Net_597_7/main_2  macrocell53   5836   7086  16999989404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : \Centr:d\/main_2
Capture Clock  : \Centr:d\/clock_0
Path slack     : 16999989404p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell54   1250   1250  16999988395  RISE       1
\Centr:d\/main_2  macrocell54   5836   7086  16999989404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_6/main_2
Capture Clock  : Net_597_6/clock_0
Path slack     : 16999989404p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell54   1250   1250  16999988395  RISE       1
Net_597_6/main_2  macrocell55   5836   7086  16999989404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_5/main_2
Capture Clock  : Net_597_5/clock_0
Path slack     : 16999989404p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell54   1250   1250  16999988395  RISE       1
Net_597_5/main_2  macrocell56   5836   7086  16999989404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_2/q
Path End       : Net_597_7/main_7
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999990231p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_2/q       macrocell59   1250   1250  16999990231  RISE       1
Net_597_7/main_7  macrocell53   5009   6259  16999990231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_2/q
Path End       : Net_597_6/main_6
Capture Clock  : Net_597_6/clock_0
Path slack     : 16999990231p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_2/q       macrocell59   1250   1250  16999990231  RISE       1
Net_597_6/main_6  macrocell55   5009   6259  16999990231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_2/q
Path End       : Net_597_5/main_5
Capture Clock  : Net_597_5/clock_0
Path slack     : 16999990231p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_2/q       macrocell59   1250   1250  16999990231  RISE       1
Net_597_5/main_5  macrocell56   5009   6259  16999990231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_2/q
Path End       : Net_597_4/main_4
Capture Clock  : Net_597_4/clock_0
Path slack     : 16999990251p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6239
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_2/q       macrocell59   1250   1250  16999990231  RISE       1
Net_597_4/main_4  macrocell57   4989   6239  16999990251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_2/q
Path End       : Net_597_3/main_3
Capture Clock  : Net_597_3/clock_0
Path slack     : 16999990251p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6239
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_2/q       macrocell59   1250   1250  16999990231  RISE       1
Net_597_3/main_3  macrocell58   4989   6239  16999990251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_1/q
Path End       : Net_784_4/main_5
Capture Clock  : Net_784_4/clock_0
Path slack     : 16999990486p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6004
-------------------------------------   ---- 
End-of-path arrival time (ps)           6004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_1/q       macrocell51   1250   1250  16999990486  RISE       1
Net_784_4/main_5  macrocell48   4754   6004  16999990486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_1/q
Path End       : Net_784_3/main_4
Capture Clock  : Net_784_3/clock_0
Path slack     : 16999990486p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6004
-------------------------------------   ---- 
End-of-path arrival time (ps)           6004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_1/q       macrocell51   1250   1250  16999990486  RISE       1
Net_784_3/main_4  macrocell49   4754   6004  16999990486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_1/q
Path End       : Net_784_2/main_3
Capture Clock  : Net_784_2/clock_0
Path slack     : 16999990486p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6004
-------------------------------------   ---- 
End-of-path arrival time (ps)           6004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_1/q       macrocell51   1250   1250  16999990486  RISE       1
Net_784_2/main_3  macrocell50   4754   6004  16999990486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_6/q
Path End       : Net_597_7/main_3
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999990514p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5976
-------------------------------------   ---- 
End-of-path arrival time (ps)           5976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_6/q       macrocell55   1250   1250  16999990514  RISE       1
Net_597_7/main_3  macrocell53   4726   5976  16999990514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_1/q
Path End       : Net_784_7/main_8
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999990529p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_1/q       macrocell51   1250   1250  16999990486  RISE       1
Net_784_7/main_8  macrocell44   4711   5961  16999990529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_1/q
Path End       : Net_784_6/main_7
Capture Clock  : Net_784_6/clock_0
Path slack     : 16999990529p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_1/q       macrocell51   1250   1250  16999990486  RISE       1
Net_784_6/main_7  macrocell46   4711   5961  16999990529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell46         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_1/q
Path End       : Net_784_5/main_6
Capture Clock  : Net_784_5/clock_0
Path slack     : 16999990529p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_1/q       macrocell51   1250   1250  16999990486  RISE       1
Net_784_5/main_6  macrocell47   4711   5961  16999990529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_2/q
Path End       : P1_signal_7/main_5
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999990584p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell39         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_2/q       macrocell39   1250   1250  16999990584  RISE       1
P1_signal_7/main_5  macrocell34   4656   5906  16999990584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell34         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_2/q
Path End       : P1_signal_6/main_4
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999990584p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell39         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_2/q       macrocell39   1250   1250  16999990584  RISE       1
P1_signal_6/main_4  macrocell35   4656   5906  16999990584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_2/q
Path End       : P1_signal_5/main_3
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999990584p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell39         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_2/q       macrocell39   1250   1250  16999990584  RISE       1
P1_signal_5/main_3  macrocell36   4656   5906  16999990584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_2/q
Path End       : P1_signal_4/main_2
Capture Clock  : P1_signal_4/clock_0
Path slack     : 16999990584p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell39         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_2/q       macrocell39   1250   1250  16999990584  RISE       1
P1_signal_4/main_2  macrocell37   4656   5906  16999990584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell37         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_6/q
Path End       : Net_784_7/main_3
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999990816p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell46         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_6/q       macrocell46   1250   1250  16999990816  RISE       1
Net_784_7/main_3  macrocell44   4424   5674  16999990816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_4/q
Path End       : Net_784_7/main_5
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999990816p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_4/q       macrocell48   1250   1250  16999990816  RISE       1
Net_784_7/main_5  macrocell44   4424   5674  16999990816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_4/q
Path End       : Net_784_6/main_4
Capture Clock  : Net_784_6/clock_0
Path slack     : 16999990816p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_4/q       macrocell48   1250   1250  16999990816  RISE       1
Net_784_6/main_4  macrocell46   4424   5674  16999990816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell46         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_4/q
Path End       : Net_784_5/main_3
Capture Clock  : Net_784_5/clock_0
Path slack     : 16999990816p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_4/q       macrocell48   1250   1250  16999990816  RISE       1
Net_784_5/main_3  macrocell47   4424   5674  16999990816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_4/main_2
Capture Clock  : Net_597_4/clock_0
Path slack     : 16999990818p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell54   1250   1250  16999988395  RISE       1
Net_597_4/main_2  macrocell57   4422   5672  16999990818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_3/main_2
Capture Clock  : Net_597_3/clock_0
Path slack     : 16999990818p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell54   1250   1250  16999988395  RISE       1
Net_597_3/main_2  macrocell58   4422   5672  16999990818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_2/main_2
Capture Clock  : Net_597_2/clock_0
Path slack     : 16999990818p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell54   1250   1250  16999988395  RISE       1
Net_597_2/main_2  macrocell59   4422   5672  16999990818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_1/main_2
Capture Clock  : Net_597_1/clock_0
Path slack     : 16999990818p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell54   1250   1250  16999988395  RISE       1
Net_597_1/main_2  macrocell60   4422   5672  16999990818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_2/q
Path End       : Net_784_4/main_4
Capture Clock  : Net_784_4/clock_0
Path slack     : 16999991020p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_2/q       macrocell50   1250   1250  16999991020  RISE       1
Net_784_4/main_4  macrocell48   4220   5470  16999991020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_2/q
Path End       : Net_784_3/main_3
Capture Clock  : Net_784_3/clock_0
Path slack     : 16999991020p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_2/q       macrocell50   1250   1250  16999991020  RISE       1
Net_784_3/main_3  macrocell49   4220   5470  16999991020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_2/q
Path End       : Net_784_7/main_7
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999991023p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_2/q       macrocell50   1250   1250  16999991020  RISE       1
Net_784_7/main_7  macrocell44   4217   5467  16999991023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_2/q
Path End       : Net_784_6/main_6
Capture Clock  : Net_784_6/clock_0
Path slack     : 16999991023p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_2/q       macrocell50   1250   1250  16999991020  RISE       1
Net_784_6/main_6  macrocell46   4217   5467  16999991023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell46         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_2/q
Path End       : Net_784_5/main_5
Capture Clock  : Net_784_5/clock_0
Path slack     : 16999991023p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_2/q       macrocell50   1250   1250  16999991020  RISE       1
Net_784_5/main_5  macrocell47   4217   5467  16999991023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_3/q
Path End       : Net_784_4/main_3
Capture Clock  : Net_784_4/clock_0
Path slack     : 16999991187p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_3/q       macrocell49   1250   1250  16999988265  RISE       1
Net_784_4/main_3  macrocell48   4053   5303  16999991187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_0/q
Path End       : Net_784_4/main_6
Capture Clock  : Net_784_4/clock_0
Path slack     : 16999991204p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell52         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_0/q       macrocell52   1250   1250  16999991204  RISE       1
Net_784_4/main_6  macrocell48   4036   5286  16999991204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_0/q
Path End       : Net_784_3/main_5
Capture Clock  : Net_784_3/clock_0
Path slack     : 16999991204p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell52         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_0/q       macrocell52   1250   1250  16999991204  RISE       1
Net_784_3/main_5  macrocell49   4036   5286  16999991204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_0/q
Path End       : Net_784_2/main_4
Capture Clock  : Net_784_2/clock_0
Path slack     : 16999991204p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell52         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_0/q       macrocell52   1250   1250  16999991204  RISE       1
Net_784_2/main_4  macrocell50   4036   5286  16999991204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_0/q
Path End       : Net_784_1/main_3
Capture Clock  : Net_784_1/clock_0
Path slack     : 16999991204p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell52         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_0/q       macrocell52   1250   1250  16999991204  RISE       1
Net_784_1/main_3  macrocell51   4036   5286  16999991204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_7/main_9
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999991260p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell32         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell32   1250   1250  16999991260  RISE       1
P1_signal_7/main_9  macrocell34   3980   5230  16999991260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell34         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_6/main_8
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999991260p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell32         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell32   1250   1250  16999991260  RISE       1
P1_signal_6/main_8  macrocell35   3980   5230  16999991260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_5/main_7
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999991260p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell32         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell32   1250   1250  16999991260  RISE       1
P1_signal_5/main_7  macrocell36   3980   5230  16999991260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_4/main_6
Capture Clock  : P1_signal_4/clock_0
Path slack     : 16999991260p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell32         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell32   1250   1250  16999991260  RISE       1
P1_signal_4/main_6  macrocell37   3980   5230  16999991260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell37         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_1/q
Path End       : Net_597_7/main_8
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999991330p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell60         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_1/q       macrocell60   1250   1250  16999991330  RISE       1
Net_597_7/main_8  macrocell53   3910   5160  16999991330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_1/q
Path End       : Net_597_6/main_7
Capture Clock  : Net_597_6/clock_0
Path slack     : 16999991330p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell60         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_1/q       macrocell60   1250   1250  16999991330  RISE       1
Net_597_6/main_7  macrocell55   3910   5160  16999991330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_1/q
Path End       : Net_597_5/main_6
Capture Clock  : Net_597_5/clock_0
Path slack     : 16999991330p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell60         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_1/q       macrocell60   1250   1250  16999991330  RISE       1
Net_597_5/main_6  macrocell56   3910   5160  16999991330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_3/q
Path End       : P1_signal_7/main_4
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999991502p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell38         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_3/q       macrocell38   1250   1250  16999991502  RISE       1
P1_signal_7/main_4  macrocell34   3738   4988  16999991502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell34         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_3/q
Path End       : P1_signal_6/main_3
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999991502p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell38         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_3/q       macrocell38   1250   1250  16999991502  RISE       1
P1_signal_6/main_3  macrocell35   3738   4988  16999991502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_3/q
Path End       : P1_signal_5/main_2
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999991502p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell38         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_3/q       macrocell38   1250   1250  16999991502  RISE       1
P1_signal_5/main_2  macrocell36   3738   4988  16999991502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_3/q
Path End       : P1_signal_4/main_1
Capture Clock  : P1_signal_4/clock_0
Path slack     : 16999991502p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell38         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_3/q       macrocell38   1250   1250  16999991502  RISE       1
P1_signal_4/main_1  macrocell37   3738   4988  16999991502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell37         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_7/main_7
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999991524p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell41   1250   1250  16999991524  RISE       1
P1_signal_7/main_7  macrocell34   3716   4966  16999991524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell34         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_6/main_6
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999991524p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell41   1250   1250  16999991524  RISE       1
P1_signal_6/main_6  macrocell35   3716   4966  16999991524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_5/main_5
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999991524p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell41   1250   1250  16999991524  RISE       1
P1_signal_5/main_5  macrocell36   3716   4966  16999991524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_4/main_4
Capture Clock  : P1_signal_4/clock_0
Path slack     : 16999991524p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell41   1250   1250  16999991524  RISE       1
P1_signal_4/main_4  macrocell37   3716   4966  16999991524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell37         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_1/q
Path End       : P1_signal_7/main_6
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999991544p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_1/q       macrocell40   1250   1250  16999991544  RISE       1
P1_signal_7/main_6  macrocell34   3696   4946  16999991544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell34         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_1/q
Path End       : P1_signal_6/main_5
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999991544p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_1/q       macrocell40   1250   1250  16999991544  RISE       1
P1_signal_6/main_5  macrocell35   3696   4946  16999991544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_1/q
Path End       : P1_signal_5/main_4
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999991544p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_1/q       macrocell40   1250   1250  16999991544  RISE       1
P1_signal_5/main_4  macrocell36   3696   4946  16999991544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_1/q
Path End       : P1_signal_4/main_3
Capture Clock  : P1_signal_4/clock_0
Path slack     : 16999991544p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_1/q       macrocell40   1250   1250  16999991544  RISE       1
P1_signal_4/main_3  macrocell37   3696   4946  16999991544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell37         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_0/q
Path End       : Net_784_7/main_9
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999991613p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell52         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_0/q       macrocell52   1250   1250  16999991204  RISE       1
Net_784_7/main_9  macrocell44   3627   4877  16999991613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_0/q
Path End       : Net_784_6/main_8
Capture Clock  : Net_784_6/clock_0
Path slack     : 16999991613p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell52         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_0/q       macrocell52   1250   1250  16999991204  RISE       1
Net_784_6/main_8  macrocell46   3627   4877  16999991613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell46         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_0/q
Path End       : Net_784_5/main_7
Capture Clock  : Net_784_5/clock_0
Path slack     : 16999991613p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell52         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_0/q       macrocell52   1250   1250  16999991204  RISE       1
Net_784_5/main_7  macrocell47   3627   4877  16999991613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_7/main_10
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999991665p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell33         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell33   1250   1250  16999991665  RISE       1
P1_signal_7/main_10   macrocell34   3575   4825  16999991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell34         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_6/main_9
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999991665p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell33         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell33   1250   1250  16999991665  RISE       1
P1_signal_6/main_9    macrocell35   3575   4825  16999991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_5/main_8
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999991665p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell33         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell33   1250   1250  16999991665  RISE       1
P1_signal_5/main_8    macrocell36   3575   4825  16999991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_4/main_7
Capture Clock  : P1_signal_4/clock_0
Path slack     : 16999991665p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell33         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell33   1250   1250  16999991665  RISE       1
P1_signal_4/main_7    macrocell37   3575   4825  16999991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell37         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_7/main_2
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999991669p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell45         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell45   1250   1250  16999991669  RISE       1
Net_784_7/main_2  macrocell44   3571   4821  16999991669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_6/main_2
Capture Clock  : Net_784_6/clock_0
Path slack     : 16999991669p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell45         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell45   1250   1250  16999991669  RISE       1
Net_784_6/main_2  macrocell46   3571   4821  16999991669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell46         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_5/main_2
Capture Clock  : Net_784_5/clock_0
Path slack     : 16999991669p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell45         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell45   1250   1250  16999991669  RISE       1
Net_784_5/main_2  macrocell47   3571   4821  16999991669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_4/main_2
Capture Clock  : Net_784_4/clock_0
Path slack     : 16999991682p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell45         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell45   1250   1250  16999991669  RISE       1
Net_784_4/main_2  macrocell48   3558   4808  16999991682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_3/main_2
Capture Clock  : Net_784_3/clock_0
Path slack     : 16999991682p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell45         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell45   1250   1250  16999991669  RISE       1
Net_784_3/main_2  macrocell49   3558   4808  16999991682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_2/main_2
Capture Clock  : Net_784_2/clock_0
Path slack     : 16999991682p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell45         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell45   1250   1250  16999991669  RISE       1
Net_784_2/main_2  macrocell50   3558   4808  16999991682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_1/main_2
Capture Clock  : Net_784_1/clock_0
Path slack     : 16999991682p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell45         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell45   1250   1250  16999991669  RISE       1
Net_784_1/main_2  macrocell51   3558   4808  16999991682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_1/q
Path End       : Net_597_4/main_5
Capture Clock  : Net_597_4/clock_0
Path slack     : 16999991752p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell60         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_1/q       macrocell60   1250   1250  16999991330  RISE       1
Net_597_4/main_5  macrocell57   3488   4738  16999991752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_1/q
Path End       : Net_597_3/main_4
Capture Clock  : Net_597_3/clock_0
Path slack     : 16999991752p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell60         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_1/q       macrocell60   1250   1250  16999991330  RISE       1
Net_597_3/main_4  macrocell58   3488   4738  16999991752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_1/q
Path End       : Net_597_2/main_3
Capture Clock  : Net_597_2/clock_0
Path slack     : 16999991752p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell60         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_1/q       macrocell60   1250   1250  16999991330  RISE       1
Net_597_2/main_3  macrocell59   3488   4738  16999991752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_4/q
Path End       : P1_signal_7/main_3
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999991753p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell37         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_4/q       macrocell37   1250   1250  16999991753  RISE       1
P1_signal_7/main_3  macrocell34   3487   4737  16999991753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell34         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_4/q
Path End       : P1_signal_6/main_2
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999991753p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell37         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_4/q       macrocell37   1250   1250  16999991753  RISE       1
P1_signal_6/main_2  macrocell35   3487   4737  16999991753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_4/q
Path End       : P1_signal_5/main_1
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999991753p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell37         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_4/q       macrocell37   1250   1250  16999991753  RISE       1
P1_signal_5/main_1  macrocell36   3487   4737  16999991753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_4/q
Path End       : P1_signal_4/main_0
Capture Clock  : P1_signal_4/clock_0
Path slack     : 16999991753p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell37         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_4/q       macrocell37   1250   1250  16999991753  RISE       1
P1_signal_4/main_0  macrocell37   3487   4737  16999991753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell37         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_5/q
Path End       : P1_signal_7/main_2
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999992040p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_5/q       macrocell36   1250   1250  16999992040  RISE       1
P1_signal_7/main_2  macrocell34   3200   4450  16999992040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell34         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_5/q
Path End       : P1_signal_6/main_1
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999992040p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_5/q       macrocell36   1250   1250  16999992040  RISE       1
P1_signal_6/main_1  macrocell35   3200   4450  16999992040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_5/q
Path End       : P1_signal_5/main_0
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999992040p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_5/q       macrocell36   1250   1250  16999992040  RISE       1
P1_signal_5/main_0  macrocell36   3200   4450  16999992040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_3/main_5
Capture Clock  : P1_signal_3/clock_0
Path slack     : 16999992177p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell32         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell32   1250   1250  16999991260  RISE       1
P1_signal_3/main_5  macrocell38   3063   4313  16999992177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_2/main_4
Capture Clock  : P1_signal_2/clock_0
Path slack     : 16999992177p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell32         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell32   1250   1250  16999991260  RISE       1
P1_signal_2/main_4  macrocell39   3063   4313  16999992177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_1/main_3
Capture Clock  : P1_signal_1/clock_0
Path slack     : 16999992177p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell32         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell32   1250   1250  16999991260  RISE       1
P1_signal_1/main_3  macrocell40   3063   4313  16999992177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_0/main_2
Capture Clock  : P1_signal_0/clock_0
Path slack     : 16999992181p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell32         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell32   1250   1250  16999991260  RISE       1
P1_signal_0/main_2  macrocell41   3059   4309  16999992181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : \Centr:resetemp\/main_2
Capture Clock  : \Centr:resetemp\/clock_0
Path slack     : 16999992301p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell32         0      0  RISE       1

Data path
pin name                 model name   delay     AT        slack  edge  Fanout
-----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q       macrocell32   1250   1250  16999991260  RISE       1
\Centr:resetemp\/main_2  macrocell32   2939   4189  16999992301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : \Centr:parocuenta\/main_2
Capture Clock  : \Centr:parocuenta\/clock_0
Path slack     : 16999992307p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell33         0      0  RISE       1

Data path
pin name                   model name   delay     AT        slack  edge  Fanout
-------------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q       macrocell33   1250   1250  16999991665  RISE       1
\Centr:parocuenta\/main_2  macrocell33   2933   4183  16999992307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_0/main_3
Capture Clock  : P1_signal_0/clock_0
Path slack     : 16999992307p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell33         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell33   1250   1250  16999991665  RISE       1
P1_signal_0/main_3    macrocell41   2933   4183  16999992307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_3/main_6
Capture Clock  : P1_signal_3/clock_0
Path slack     : 16999992314p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell33         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell33   1250   1250  16999991665  RISE       1
P1_signal_3/main_6    macrocell38   2926   4176  16999992314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_2/main_5
Capture Clock  : P1_signal_2/clock_0
Path slack     : 16999992314p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell33         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell33   1250   1250  16999991665  RISE       1
P1_signal_2/main_5    macrocell39   2926   4176  16999992314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_1/main_4
Capture Clock  : P1_signal_1/clock_0
Path slack     : 16999992314p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell33         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell33   1250   1250  16999991665  RISE       1
P1_signal_1/main_4    macrocell40   2926   4176  16999992314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_4/q
Path End       : Net_597_7/main_5
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999992432p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell57         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_4/q       macrocell57   1250   1250  16999992432  RISE       1
Net_597_7/main_5  macrocell53   2808   4058  16999992432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_4/q
Path End       : Net_597_6/main_4
Capture Clock  : Net_597_6/clock_0
Path slack     : 16999992432p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell57         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_4/q       macrocell57   1250   1250  16999992432  RISE       1
Net_597_6/main_4  macrocell55   2808   4058  16999992432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_4/q
Path End       : Net_597_5/main_3
Capture Clock  : Net_597_5/clock_0
Path slack     : 16999992432p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell57         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_4/q       macrocell57   1250   1250  16999992432  RISE       1
Net_597_5/main_3  macrocell56   2808   4058  16999992432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_0/main_0
Capture Clock  : P1_signal_0/clock_0
Path slack     : 16999992435p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell41   1250   1250  16999991524  RISE       1
P1_signal_0/main_0  macrocell41   2805   4055  16999992435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_3/main_3
Capture Clock  : P1_signal_3/clock_0
Path slack     : 16999992440p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell41   1250   1250  16999991524  RISE       1
P1_signal_3/main_3  macrocell38   2800   4050  16999992440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_2/main_2
Capture Clock  : P1_signal_2/clock_0
Path slack     : 16999992440p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell41   1250   1250  16999991524  RISE       1
P1_signal_2/main_2  macrocell39   2800   4050  16999992440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_1/main_1
Capture Clock  : P1_signal_1/clock_0
Path slack     : 16999992440p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell41   1250   1250  16999991524  RISE       1
P1_signal_1/main_1  macrocell40   2800   4050  16999992440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_1\/q
Path End       : \Centr:parocuenta\/main_3
Capture Clock  : \Centr:parocuenta\/clock_0
Path slack     : 16999992449p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name                   model name   delay     AT        slack  edge  Fanout
-------------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_1\/q          macrocell42   1250   1250  16999992449  RISE       1
\Centr:parocuenta\/main_3  macrocell33   2791   4041  16999992449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_1\/q
Path End       : \Centr:state_1\/main_2
Capture Clock  : \Centr:state_1\/clock_0
Path slack     : 16999992449p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name                model name   delay     AT        slack  edge  Fanout
----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_1\/q       macrocell42   1250   1250  16999992449  RISE       1
\Centr:state_1\/main_2  macrocell42   2791   4041  16999992449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell42         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_1\/q
Path End       : \Centr:state_0\/main_2
Capture Clock  : \Centr:state_0\/clock_0
Path slack     : 16999992449p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name                model name   delay     AT        slack  edge  Fanout
----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_1\/q       macrocell42   1250   1250  16999992449  RISE       1
\Centr:state_0\/main_2  macrocell43   2791   4041  16999992449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell43         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_1/q
Path End       : P1_signal_3/main_2
Capture Clock  : P1_signal_3/clock_0
Path slack     : 16999992451p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_1/q       macrocell40   1250   1250  16999991544  RISE       1
P1_signal_3/main_2  macrocell38   2789   4039  16999992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_1/q
Path End       : P1_signal_2/main_1
Capture Clock  : P1_signal_2/clock_0
Path slack     : 16999992451p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_1/q       macrocell40   1250   1250  16999991544  RISE       1
P1_signal_2/main_1  macrocell39   2789   4039  16999992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_1/q
Path End       : P1_signal_1/main_0
Capture Clock  : P1_signal_1/clock_0
Path slack     : 16999992451p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_1/q       macrocell40   1250   1250  16999991544  RISE       1
P1_signal_1/main_0  macrocell40   2789   4039  16999992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_5/q
Path End       : Net_784_7/main_4
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999992463p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_5/q       macrocell47   1250   1250  16999992463  RISE       1
Net_784_7/main_4  macrocell44   2777   4027  16999992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_5/q
Path End       : Net_784_6/main_3
Capture Clock  : Net_784_6/clock_0
Path slack     : 16999992463p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_5/q       macrocell47   1250   1250  16999992463  RISE       1
Net_784_6/main_3  macrocell46   2777   4027  16999992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell46         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_5/q
Path End       : Net_597_7/main_4
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999992463p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell56         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_5/q       macrocell56   1250   1250  16999992463  RISE       1
Net_597_7/main_4  macrocell53   2777   4027  16999992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_5/q
Path End       : Net_597_6/main_3
Capture Clock  : Net_597_6/clock_0
Path slack     : 16999992463p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell56         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_5/q       macrocell56   1250   1250  16999992463  RISE       1
Net_597_6/main_3  macrocell55   2777   4027  16999992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_1\/q
Path End       : \Centr:v_1\/main_2
Capture Clock  : \Centr:v_1\/clock_0
Path slack     : 16999992473p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_1\/q   macrocell42   1250   1250  16999992449  RISE       1
\Centr:v_1\/main_2  macrocell30   2767   4017  16999992473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell30         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_1\/q
Path End       : \Centr:v_0\/main_2
Capture Clock  : \Centr:v_0\/clock_0
Path slack     : 16999992473p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_1\/q   macrocell42   1250   1250  16999992449  RISE       1
\Centr:v_0\/main_2  macrocell31   2767   4017  16999992473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell31         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_1\/q
Path End       : \Centr:resetemp\/main_3
Capture Clock  : \Centr:resetemp\/clock_0
Path slack     : 16999992473p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name                 model name   delay     AT        slack  edge  Fanout
-----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_1\/q        macrocell42   1250   1250  16999992449  RISE       1
\Centr:resetemp\/main_3  macrocell32   2767   4017  16999992473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_2/q
Path End       : P1_signal_3/main_1
Capture Clock  : P1_signal_3/clock_0
Path slack     : 16999992478p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell39         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_2/q       macrocell39   1250   1250  16999990584  RISE       1
P1_signal_3/main_1  macrocell38   2762   4012  16999992478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_2/q
Path End       : P1_signal_2/main_0
Capture Clock  : P1_signal_2/clock_0
Path slack     : 16999992478p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell39         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_2/q       macrocell39   1250   1250  16999990584  RISE       1
P1_signal_2/main_0  macrocell39   2762   4012  16999992478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_3/q
Path End       : P1_signal_3/main_0
Capture Clock  : P1_signal_3/clock_0
Path slack     : 16999992596p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell38         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_3/q       macrocell38   1250   1250  16999991502  RISE       1
P1_signal_3/main_0  macrocell38   2644   3894  16999992596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : \Centr:c\/main_2
Capture Clock  : \Centr:c\/clock_0
Path slack     : 16999992621p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell45         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell45   1250   1250  16999991669  RISE       1
\Centr:c\/main_2  macrocell45   2619   3869  16999992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell45         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_0/main_2
Capture Clock  : Net_784_0/clock_0
Path slack     : 16999992621p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell45         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell45   1250   1250  16999991669  RISE       1
Net_784_0/main_2  macrocell52   2619   3869  16999992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_6/q
Path End       : P1_signal_7/main_1
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999992622p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell35         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_6/q       macrocell35   1250   1250  16999992622  RISE       1
P1_signal_7/main_1  macrocell34   2618   3868  16999992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell34         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_6/q
Path End       : P1_signal_6/main_0
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999992622p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell35         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_6/q       macrocell35   1250   1250  16999992622  RISE       1
P1_signal_6/main_0  macrocell35   2618   3868  16999992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_1\/q
Path End       : \Centr:parocuenta\/main_0
Capture Clock  : \Centr:parocuenta\/clock_0
Path slack     : 16999992641p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell30         0      0  RISE       1

Data path
pin name                   model name   delay     AT        slack  edge  Fanout
-------------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_1\/q              macrocell30   1250   1250  16999992641  RISE       1
\Centr:parocuenta\/main_0  macrocell33   2599   3849  16999992641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_1\/q
Path End       : \Centr:v_1\/main_0
Capture Clock  : \Centr:v_1\/clock_0
Path slack     : 16999992643p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell30         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_1\/q       macrocell30   1250   1250  16999992641  RISE       1
\Centr:v_1\/main_0  macrocell30   2597   3847  16999992643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell30         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_1\/q
Path End       : \Centr:v_0\/main_0
Capture Clock  : \Centr:v_0\/clock_0
Path slack     : 16999992643p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell30         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_1\/q       macrocell30   1250   1250  16999992641  RISE       1
\Centr:v_0\/main_0  macrocell31   2597   3847  16999992643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell31         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_1\/q
Path End       : \Centr:resetemp\/main_0
Capture Clock  : \Centr:resetemp\/clock_0
Path slack     : 16999992643p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell30         0      0  RISE       1

Data path
pin name                 model name   delay     AT        slack  edge  Fanout
-----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_1\/q            macrocell30   1250   1250  16999992641  RISE       1
\Centr:resetemp\/main_0  macrocell32   2597   3847  16999992643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_0\/q
Path End       : \Centr:parocuenta\/main_1
Capture Clock  : \Centr:parocuenta\/clock_0
Path slack     : 16999992649p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell31         0      0  RISE       1

Data path
pin name                   model name   delay     AT        slack  edge  Fanout
-------------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_0\/q              macrocell31   1250   1250  16999992649  RISE       1
\Centr:parocuenta\/main_1  macrocell33   2591   3841  16999992649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_0\/q
Path End       : \Centr:v_1\/main_1
Capture Clock  : \Centr:v_1\/clock_0
Path slack     : 16999992652p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell31         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_0\/q       macrocell31   1250   1250  16999992649  RISE       1
\Centr:v_1\/main_1  macrocell30   2588   3838  16999992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell30         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_0\/q
Path End       : \Centr:v_0\/main_1
Capture Clock  : \Centr:v_0\/clock_0
Path slack     : 16999992652p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell31         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_0\/q       macrocell31   1250   1250  16999992649  RISE       1
\Centr:v_0\/main_1  macrocell31   2588   3838  16999992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell31         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_0\/q
Path End       : \Centr:resetemp\/main_1
Capture Clock  : \Centr:resetemp\/clock_0
Path slack     : 16999992652p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell31         0      0  RISE       1

Data path
pin name                 model name   delay     AT        slack  edge  Fanout
-----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_0\/q            macrocell31   1250   1250  16999992649  RISE       1
\Centr:resetemp\/main_1  macrocell32   2588   3838  16999992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_0\/q
Path End       : \Centr:v_1\/main_3
Capture Clock  : \Centr:v_1\/clock_0
Path slack     : 16999992654p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell43         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_0\/q   macrocell43   1250   1250  16999992654  RISE       1
\Centr:v_1\/main_3  macrocell30   2586   3836  16999992654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell30         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_0\/q
Path End       : \Centr:v_0\/main_3
Capture Clock  : \Centr:v_0\/clock_0
Path slack     : 16999992654p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell43         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_0\/q   macrocell43   1250   1250  16999992654  RISE       1
\Centr:v_0\/main_3  macrocell31   2586   3836  16999992654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell31         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_0\/q
Path End       : \Centr:resetemp\/main_4
Capture Clock  : \Centr:resetemp\/clock_0
Path slack     : 16999992654p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell43         0      0  RISE       1

Data path
pin name                 model name   delay     AT        slack  edge  Fanout
-----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_0\/q        macrocell43   1250   1250  16999992654  RISE       1
\Centr:resetemp\/main_4  macrocell32   2586   3836  16999992654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_0\/q
Path End       : \Centr:parocuenta\/main_4
Capture Clock  : \Centr:parocuenta\/clock_0
Path slack     : 16999992655p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell43         0      0  RISE       1

Data path
pin name                   model name   delay     AT        slack  edge  Fanout
-------------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_0\/q          macrocell43   1250   1250  16999992654  RISE       1
\Centr:parocuenta\/main_4  macrocell33   2585   3835  16999992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_0\/q
Path End       : \Centr:state_1\/main_3
Capture Clock  : \Centr:state_1\/clock_0
Path slack     : 16999992655p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell43         0      0  RISE       1

Data path
pin name                model name   delay     AT        slack  edge  Fanout
----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_0\/q       macrocell43   1250   1250  16999992654  RISE       1
\Centr:state_1\/main_3  macrocell42   2585   3835  16999992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell42         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_0\/q
Path End       : \Centr:state_0\/main_3
Capture Clock  : \Centr:state_0\/clock_0
Path slack     : 16999992655p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell43         0      0  RISE       1

Data path
pin name                model name   delay     AT        slack  edge  Fanout
----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_0\/q       macrocell43   1250   1250  16999992654  RISE       1
\Centr:state_0\/main_3  macrocell43   2585   3835  16999992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell43         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_7/q
Path End       : P1_signal_7/main_0
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999992921p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell34         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_7/q       macrocell34   1250   1250  16999992921  RISE       1
P1_signal_7/main_0  macrocell34   2319   3569  16999992921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell34         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

