Running: D:\ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/New Folder/lab4/testlab_isim_beh.exe -prj D:/New Folder/lab4/testlab_beh.prj work.testlab 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "D:/New Folder/lab4/lab4.vhd" into library work
Parsing VHDL file "D:/New Folder/lab4/testlab.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 161816 KB
Fuse CPU Usage: 187 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture be of entity lab4 [lab4_default]
Compiling architecture behavior of entity testlab
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable D:/New Folder/lab4/testlab_isim_beh.exe
Fuse Memory Usage: 183824 KB
Fuse CPU Usage: 468 ms
