# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exercise_01.srcs/sources_1/imports/Ex01/demux_1to4.vhd" \
"../../../../exercise_01.srcs/sources_1/imports/Ex01/interconnect_16to4.vhd" \
"../../../../exercise_01.srcs/sources_1/imports/Ex01/mux_16to1.vhd" \
"../../../../exercise_01.srcs/sources_1/imports/Ex01/mux_4to1.vhd" \
"../../../../exercise_01.srcs/sim_1/imports/Ex01/interconnect_16to4_test.vhd" \

# Do not sort compile order
nosort
