.. sv syntax documentation master file, created by
   sphinx-quickstart on Thu May 16 20:25:36 2019.
   You can adapt this file completely to your liking, but it should at least
   contain the root `toctree` directive.

.. image:: source/zion.svg

Verilog/SystemVerilog 设计编码风格指南
======================================


.. toctree::
   :maxdepth: 4
   
   source/Preface
   source/1BasicSyntax_cn
   source/2AdvanceSyntax_cn
   source/3SpecialSyntax_cn

