#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Nov 25 01:37:45 2019
# Process ID: 15796
# Log file: D:/github/POCP/StopWatch/stopwatch/planAhead_run_1/planAhead.log
# Journal file: D:/github/POCP/StopWatch/stopwatch/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/github/POCP/StopWatch/stopwatch/pa.fromNetlist.tcl
# create_project -name stopwatch -dir "D:/github/POCP/StopWatch/stopwatch/planAhead_run_2" -part xc6slx9ftg256-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/github/POCP/StopWatch/stopwatch/stopwatch7seg.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/github/POCP/StopWatch/stopwatch} }
# set_property target_constrs_file "stopwatch7seg_map.ucf" [current_fileset -constrset]
Adding file 'D:/github/POCP/StopWatch/stopwatch/stopwatch7seg_map.ucf' to fileset 'constrs_1'
# add_files [list {stopwatch7seg_map.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9ftg256-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design stopwatch7seg.ngc ...
WARNING:NetListWriters:298 - No output is written to stopwatch7seg.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file stopwatch7seg.edif ...
ngc2edif: Total memory usage is 4310804 kilobytes

Parsing EDIF File [./planAhead_run_2/stopwatch.data/cache/stopwatch7seg_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/stopwatch.data/cache/stopwatch7seg_ngc_zx.edif]
CRITICAL WARNING: [Designutils 20-1022] Could not resolve non-primitive black box cell 'sevenseg' instantiated in module 'ut1'.
Resolution: File names need to match cell names: an EDIF definition will be found in sevenseg.edf; a HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [Designutils 20-1022] Could not resolve non-primitive black box cell 'clocks' instantiated in module 'ut0'.
Resolution: File names need to match cell names: an EDIF definition will be found in clocks.edf; a HDL definition may be placed in any Verilog/VHDL file.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ftg256/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/github/POCP/StopWatch/stopwatch/stopwatch7seg_map.ucf]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site T16 [D:/github/POCP/StopWatch/stopwatch/stopwatch7seg_map.ucf:4]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site R10 [D:/github/POCP/StopWatch/stopwatch/stopwatch7seg_map.ucf:5]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site N2 [D:/github/POCP/StopWatch/stopwatch/stopwatch7seg_map.ucf:10]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site L6 [D:/github/POCP/StopWatch/stopwatch/stopwatch7seg_map.ucf:22]
Finished Parsing UCF File [D:/github/POCP/StopWatch/stopwatch/stopwatch7seg_map.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 9ff1d299
link_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 643.520 ; gain = 180.047
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See D:/github/POCP/StopWatch/stopwatch\planAhead_pid15796.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 25 01:38:09 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
