#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Feb  7 22:18:11 2021
# Process ID: 5761
# Current directory: /home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/top.vds
# Journal file: /home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/vivado.jou
#-----------------------------------------------------------
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'HLS Compile C Defaults' from file '/data/Xilinx/Vivado/2019.1/strategies/CC2015.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/CC2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_LateBlockPlacement' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_medium' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreSLLs' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogicSLLs' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLLs' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLRs' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_CompressSLRs' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2012.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Xilinx/Vivado/2019.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_Explore' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_Explore' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/strategies/VDI2017.psg'
INFO: [Common 17-14] Message 'Runs 36-547' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Xilinx/Vivado/2019.1/reportstrategies/VRI2019.psg'
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kplant/software/caltech-lwa/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top top -part xcku115-flvf1924-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-1540] The version limit for your license is '2019.10' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xcku115-flvf1924-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5768 
WARNING: [Synth 8-6901] identifier 'cpu_tx_ready_retimed' is used before its declaration [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:224]
WARNING: [Synth 8-6901] identifier 'wbm_sel_i_r3' is used before its declaration [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:105]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2220.820 ; gain = 156.652 ; free physical = 47292 ; free virtual = 66439
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_pins3/top.v:7]
	Parameter GPIO_PINS3_A_WBID0 bound to: 0 - type: integer 
	Parameter GPIO_PINS3_B_WBID0 bound to: 1 - type: integer 
	Parameter GPIO_PINS3_ONE_GBE_WBID0 bound to: 2 - type: integer 
	Parameter GPIO_PINS3_READOUT_STATE_VALUE_WBID0 bound to: 3 - type: integer 
	Parameter GPIO_PINS3_RESET_TO_LISTEN_WBID0 bound to: 4 - type: integer 
	Parameter GPIO_PINS3_SEND_TRIGGER_WBID0 bound to: 5 - type: integer 
	Parameter GPIO_PINS3_SNAPSHOT_COUNTER_WBID0 bound to: 7 - type: integer 
	Parameter GPIO_PINS3_SNAPSHOT_COUNT_RESET_WBID0 bound to: 6 - type: integer 
	Parameter GPIO_PINS3_SUM_AB_WBID0 bound to: 8 - type: integer 
	Parameter GPIO_PINS3_TRIG_DEBUG_RESET_WBID0 bound to: 9 - type: integer 
	Parameter GPIO_PINS3_TRIG_DEBUG_TIMER_RESET_WBID0 bound to: 11 - type: integer 
	Parameter GPIO_PINS3_TRIG_DEBUG_TIMER_WBID0 bound to: 10 - type: integer 
	Parameter GPIO_PINS3_TRIG_DEBUG_TRIG_REC_COUNT_WBID0 bound to: 12 - type: integer 
	Parameter N_WB_SLAVES bound to: 14 - type: integer 
	Parameter SLAVE_ADDR bound to: 448'b0000000000000010000000000011000000000000000000100000000000101100000000000000001000000000001010000000000000000010000000000010010000000000000000100000000000100000000000000000001000000000000111000000000000000010000000000001100000000000000000100000000000010100000000000000001000000000000100000000000000000010000000000000110000000000000000100000000000001000000000000000000100000000000010000000000000000001000000000000010000000000000000010000000000000000 
	Parameter SLAVE_HIGH bound to: 448'b0000000000000010000000000100111100000000000000100000000000101111000000000000001000000000001010110000000000000010000000000010011100000000000000100000000000100011000000000000001000000000000111110000000000000010000000000001101100000000000000100000000000010111000000000000001000000000000100110000000000000010000000000000111100000000000000100000000000001011000000000000001000000000000001110000000000000001000000000000011100000000000000010000000000000011 
	Parameter SYS_BLOCK_INST_WBID0 bound to: 13 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_pins3/top.v:92]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_pins3/top.v:93]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_pins3/top.v:94]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_pins3/top.v:95]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_pins3/top.v:195]
INFO: [Synth 8-6157] synthesizing module 'wb_register_ppc2simulink' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:1]
	Parameter INIT_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_register_ppc2simulink' (1#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:1]
INFO: [Synth 8-638] synthesizing module 'gpio_ext2simulink' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_ext2simulink/gpio_ext2simulink.vhd:25]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_ext2simulink/gpio_ext2simulink.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'gpio_ext2simulink' (2#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_ext2simulink/gpio_ext2simulink.vhd:25]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter PORT_BYPASS bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:78]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_SDR' to cell 'OBUF' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext' (3#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
INFO: [Synth 8-6157] synthesizing module 'gbe_udp' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:2]
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter LOCAL_MAC bound to: 48'b000100100011010001010110011110001001101010111100 
	Parameter LOCAL_IP bound to: -1062721270 - type: integer 
	Parameter LOCAL_PORT bound to: 16'b0001000011100001 
	Parameter LOCAL_GATEWAY bound to: 1 - type: integer 
	Parameter CPU_PROMISCUOUS bound to: 1 - type: integer 
	Parameter DIS_CPU_TX bound to: 0 - type: integer 
	Parameter DIS_CPU_RX bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_OPB_AWIDTH bound to: 65535 - type: integer 
	Parameter C_OPB_DWIDTH bound to: 65535 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gbe_cpu_attach_wb' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:2]
	Parameter LOCAL_MAC bound to: 48'b000100100011010001010110011110001001101010111100 
	Parameter LOCAL_IP bound to: -1062721270 - type: integer 
	Parameter LOCAL_PORT bound to: 16'b0001000011100001 
	Parameter LOCAL_GATEWAY bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter CPU_PROMISCUOUS bound to: 1 - type: integer 
	Parameter PHY_CONFIG bound to: 0 - type: integer 
	Parameter CPU_TX_ENABLE bound to: 1'b1 
	Parameter CPU_RX_ENABLE bound to: 1'b1 
	Parameter CORE_TYPE bound to: 8'b00000001 
	Parameter CORE_REVISION bound to: 8'b00000010 
	Parameter TX_BUF_MAX bound to: 16'b0000100000000000 
	Parameter RX_BUF_MAX bound to: 16'b0000100000000000 
	Parameter RX_WORD_SIZE bound to: 16'b0000000000000001 
	Parameter TX_WORD_SIZE bound to: 16'b0000000000001000 
	Parameter ARP_SIZE bound to: 256 - type: integer 
	Parameter REGISTERS_OFFSET bound to: 0 - type: integer 
	Parameter REGISTERS_HIGH bound to: 4095 - type: integer 
	Parameter ARP_CACHE_OFFSET bound to: 4096 - type: integer 
	Parameter ARP_CACHE_HIGH bound to: 16383 - type: integer 
	Parameter TX_BUFFER_OFFSET bound to: 16384 - type: integer 
	Parameter TX_BUFFER_HIGH bound to: 32767 - type: integer 
	Parameter RX_BUFFER_OFFSET bound to: 32768 - type: integer 
	Parameter RX_BUFFER_HIGH bound to: 49151 - type: integer 
	Parameter REG_CORE_TYPE bound to: 8'b00000000 
	Parameter REG_BUFFER_SIZE bound to: 8'b00000001 
	Parameter REG_WORD_LENGTH bound to: 8'b00000010 
	Parameter REG_LOCAL_MAC_1 bound to: 8'b00000011 
	Parameter REG_LOCAL_MAC_0 bound to: 8'b00000100 
	Parameter REG_LOCAL_IP bound to: 8'b00000101 
	Parameter REG_LOCAL_GATEWAY bound to: 8'b00000110 
	Parameter REG_LOCAL_NETMASK bound to: 8'b00000111 
	Parameter REG_LOCAL_MULTICAST_IP bound to: 8'b00001000 
	Parameter REG_LOCAL_MULTICAST_MASK bound to: 8'b00001001 
	Parameter REG_BUFFER_OCC bound to: 8'b00001010 
	Parameter REG_LOCAL_ENABLE bound to: 8'b00001011 
	Parameter REG_LOCAL_PORT bound to: 8'b00001100 
	Parameter REG_PHY_STATUS_1 bound to: 8'b00001101 
	Parameter REG_PHY_STATUS_0 bound to: 8'b00001110 
	Parameter REG_PHY_CONTROL_1 bound to: 8'b00001111 
	Parameter REG_PHY_CONTROL_0 bound to: 8'b00010000 
	Parameter REG_ARP_SIZE bound to: 8'b00010001 
WARNING: [Synth 8-6104] Input port 'phy_status' has an internal driver [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:151]
INFO: [Synth 8-6155] done synthesizing module 'gbe_cpu_attach_wb' (4#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:2]
WARNING: [Synth 8-689] width (11) of port connection 'cpu_tx_size' does not match port width (12) of module 'gbe_cpu_attach_wb' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:211]
WARNING: [Synth 8-689] width (1) of port connection 'phy_control' does not match port width (32) of module 'gbe_cpu_attach_wb' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:216]
INFO: [Synth 8-638] synthesizing module 'gbe_cpu_buffer' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/gbe_cpu_buffer_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'gbe_arp_cache' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/gbe_arp_cache_stub.vhdl:21]
INFO: [Synth 8-6157] synthesizing module 'gbe_tx' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:2]
	Parameter REG_APP_IF bound to: 1 - type: integer 
	Parameter MAC_HDR_SIZE bound to: 14 - type: integer 
	Parameter IP_HDR_SIZE bound to: 20 - type: integer 
	Parameter UDP_HDR_SIZE bound to: 8 - type: integer 
	Parameter HDR_SIZE bound to: 42 - type: integer 
	Parameter TX_IDLE bound to: 3'b000 
	Parameter TX_APP_HDR0 bound to: 3'b001 
	Parameter TX_APP_HDR1 bound to: 3'b010 
	Parameter TX_APP_HDR2 bound to: 3'b011 
	Parameter TX_APP_DATA bound to: 3'b100 
	Parameter TX_CPU_WAIT bound to: 3'b101 
	Parameter TX_CPU_DATA bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'gbe_tx_packet_fifo' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/gbe_tx_packet_fifo_stub.vhdl:23]
WARNING: [Synth 8-7023] instance 'tx_packet_fifo_inst' of module 'gbe_tx_packet_fifo' has 12 connections declared, but only 10 given [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:59]
INFO: [Synth 8-638] synthesizing module 'gbe_ctrl_fifo' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/gbe_ctrl_fifo_stub.vhdl:23]
WARNING: [Synth 8-7023] instance 'tx_packet_ctrl_fifo_inst' of module 'gbe_ctrl_fifo' has 12 connections declared, but only 10 given [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:301]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:425]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:443]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:468]
WARNING: [Synth 8-6014] Unused sequential element gen_app_if_reg.app_eof_reg_reg was removed.  [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:131]
INFO: [Synth 8-6155] done synthesizing module 'gbe_tx' (5#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:2]
INFO: [Synth 8-6157] synthesizing module 'gbe_rx' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:2]
	Parameter DIS_CPU bound to: 0 - type: integer 
	Parameter RX_IDLE bound to: 3'b000 
	Parameter RX_HDR0 bound to: 3'b001 
	Parameter RX_HDR1 bound to: 3'b010 
	Parameter RX_HDR2 bound to: 3'b011 
	Parameter RX_DATA bound to: 3'b100 
	Parameter MAC_HDR_SIZE bound to: 14 - type: integer 
	Parameter IP_HDR_SIZE bound to: 20 - type: integer 
	Parameter UDP_HDR_SIZE bound to: 8 - type: integer 
	Parameter APP_RUNNING bound to: 1'b0 
	Parameter APP_BLOCKED bound to: 1'b1 
	Parameter CPU_IDLE bound to: 2'b00 
	Parameter CPU_DATA bound to: 2'b01 
	Parameter CPU_VALIDATE bound to: 2'b10 
	Parameter CPU_HANDSHAKE bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'gbe_rx_packet_fifo' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/gbe_rx_packet_fifo_stub.vhdl:21]
WARNING: [Synth 8-7023] instance 'rx_packet_fifo_inst' of module 'gbe_rx_packet_fifo' has 10 connections declared, but only 9 given [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:50]
INFO: [Synth 8-638] synthesizing module 'gbe_rx_ctrl_fifo' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/gbe_rx_ctrl_fifo_stub.vhdl:21]
WARNING: [Synth 8-7023] instance 'rx_ctrl_fifo_inst' of module 'gbe_rx_ctrl_fifo' has 10 connections declared, but only 9 given [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:376]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:438]
INFO: [Synth 8-4471] merging register 'hdr2_cpu_ok_reg' into 'hdr1_cpu_ok_reg' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:429]
WARNING: [Synth 8-6014] Unused sequential element hdr2_cpu_ok_reg was removed.  [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:429]
INFO: [Synth 8-4471] merging register 'hdr2_cpu_okR_reg' into 'hdr1_cpu_okR_reg' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:252]
WARNING: [Synth 8-6014] Unused sequential element hdr2_cpu_okR_reg was removed.  [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:252]
INFO: [Synth 8-6155] done synthesizing module 'gbe_rx' (6#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:2]
INFO: [Synth 8-6155] done synthesizing module 'gbe_udp' (7#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:2]
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac.v:16]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac_tx' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:9]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
	Parameter TX_IFG bound to: 4'b0000 
	Parameter TX_READY bound to: 4'b0001 
	Parameter TX_ONE_CYCLE_DELAY bound to: 4'b0010 
	Parameter TX_PREAMBLE bound to: 4'b0011 
	Parameter TX_DATA bound to: 4'b0100 
	Parameter TX_PAD bound to: 4'b0101 
	Parameter TX_CRC bound to: 4'b0110 
	Parameter TX_CORRUPT_FRAME bound to: 4'b0111 
	Parameter TX_WAIT_FOR_END bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'CRC_gen' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_gen.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CRC_gen' (8#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_gen.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:166]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac_tx' (9#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:9]
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac_rx' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:9]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
	Parameter RX_READY bound to: 3'b000 
	Parameter RX_FRAME bound to: 3'b001 
	Parameter RX_CHECK_CRC bound to: 3'b010 
	Parameter RX_GOOD bound to: 3'b011 
	Parameter RX_BAD bound to: 3'b100 
	Parameter RX_ABORT bound to: 3'b101 
	Parameter RX_WAIT_FOR_END bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'CRC_chk' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_chk.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CRC_chk' (10#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_chk.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:154]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac_rx' (11#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac' (12#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac.v:16]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_autonegotiation' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/gig_ethernet_pcs_pma_sgmii_autonegotiation_stub.vhdl:46]
WARNING: [Synth 8-7023] instance 'gpio_pins3_one_gbe_pcs_pma' of module 'gig_ethernet_pcs_pma_sgmii_autonegotiation' has 35 connections declared, but only 34 given [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_pins3/top.v:371]
INFO: [Synth 8-6157] synthesizing module 'wb_register_simulink2ppc' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_register_simulink2ppc' (13#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:1]
INFO: [Synth 8-6157] synthesizing module 'snap2_v2_infrastructure' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/infrastructure/snap2_v2_infrastructure.v:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/data/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (14#1) [/data/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/data/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:40654]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (15#1) [/data/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:40654]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/data/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (16#1) [/data/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/data/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (17#1) [/data/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
INFO: [Synth 8-6155] done synthesizing module 'snap2_v2_infrastructure' (18#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/infrastructure/snap2_v2_infrastructure.v:1]
WARNING: [Synth 8-7023] instance 'snap2_v2_infrastructure_inst' of module 'snap2_v2_infrastructure' has 12 connections declared, but only 11 given [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_pins3/top.v:602]
INFO: [Synth 8-6157] synthesizing module 'sys_block' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:1]
	Parameter BOARD_ID bound to: 13 - type: integer 
	Parameter REV_MAJ bound to: 1 - type: integer 
	Parameter REV_MIN bound to: 0 - type: integer 
	Parameter REV_RCS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sys_block' (19#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:1]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:3282]
INFO: [Synth 8-3491] module 'cont_microblaze_axi_hwicap_0_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_axi_hwicap_0_0_stub.vhdl:5' bound to instance 'axi_hwicap_0' of component 'cont_microblaze_axi_hwicap_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:3892]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_hwicap_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_axi_hwicap_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'cont_microblaze_axi_quad_spi_0_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'cont_microblaze_axi_quad_spi_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:3917]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_quad_spi_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_axi_quad_spi_0_0_stub.vhdl:42]
INFO: [Synth 8-3491] module 'cont_microblaze_axi_slave_wishbone_classic_master_0_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_axi_slave_wishbone_classic_master_0_0_stub.vhdl:5' bound to instance 'axi_slave_wishbone_classic_master_0' of component 'cont_microblaze_axi_slave_wishbone_classic_master_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:3951]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_slave_wishbone_classic_master_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_axi_slave_wishbone_classic_master_0_0_stub.vhdl:66]
INFO: [Synth 8-3491] module 'cont_microblaze_axi_timebase_wdt_0_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_axi_timebase_wdt_0_0_stub.vhdl:5' bound to instance 'axi_timebase_wdt_0' of component 'cont_microblaze_axi_timebase_wdt_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4009]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_timebase_wdt_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_axi_timebase_wdt_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'cont_microblaze_axi_timer_0_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'cont_microblaze_axi_timer_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4035]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_timer_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'cont_microblaze_axi_uartlite_0_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'cont_microblaze_axi_uartlite_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4064]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_uartlite_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'cont_microblaze_mdm_1_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'cont_microblaze_mdm_1_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4089]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_mdm_1_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'cont_microblaze_microblaze_0_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'cont_microblaze_microblaze_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4102]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_microblaze_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'cont_microblaze_microblaze_0_axi_intc_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'cont_microblaze_microblaze_0_axi_intc_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4188]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_microblaze_0_axi_intc_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_microblaze_0_axi_periph_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1991]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1URBBE8' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1URBBE8' (20#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_NLQFEM' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_NLQFEM' (21#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_QWRNE5' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_QWRNE5' (22#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1ISGFMR' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:380]
INFO: [Synth 8-3491] module 'cont_microblaze_auto_pc_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'cont_microblaze_auto_pc_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:554]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_auto_pc_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1ISGFMR' (23#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:380]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_33EGSR' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:661]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_33EGSR' (24#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:661]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1CGRPTX' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1CGRPTX' (25#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:762]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_172SPG6' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:899]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_172SPG6' (26#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:899]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_HF7IS8' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1054]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_HF7IS8' (27#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1054]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1LRQM3S' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1711]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1LRQM3S' (28#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1711]
INFO: [Synth 8-3491] module 'cont_microblaze_xbar_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'cont_microblaze_xbar_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:3050]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_xbar_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_microblaze_0_axi_periph_0' (29#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1991]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_18JXXNV' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1138]
INFO: [Synth 8-3491] module 'cont_microblaze_dlmb_bram_if_cntlr_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'cont_microblaze_dlmb_bram_if_cntlr_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1348]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_dlmb_bram_if_cntlr_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'cont_microblaze_dlmb_v10_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'cont_microblaze_dlmb_v10_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1402]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_dlmb_v10_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'cont_microblaze_ilmb_bram_if_cntlr_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'cont_microblaze_ilmb_bram_if_cntlr_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1430]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_ilmb_bram_if_cntlr_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'cont_microblaze_ilmb_v10_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'cont_microblaze_ilmb_v10_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1484]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_ilmb_v10_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'cont_microblaze_lmb_bram_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'cont_microblaze_lmb_bram_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1512]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_lmb_bram_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_lmb_bram_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_18JXXNV' (30#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1138]
INFO: [Synth 8-3491] module 'cont_microblaze_rst_Clk_100M_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_rst_Clk_100M_0_stub.vhdl:5' bound to instance 'rst_Clk_100M' of component 'cont_microblaze_rst_Clk_100M_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4455]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_rst_Clk_100M_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/cont_microblaze_rst_Clk_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'cont_microblaze_xlconcat_0_0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xlconcat_0_0/synth/cont_microblaze_xlconcat_0_0.v:58' bound to instance 'xlconcat_0' of component 'cont_microblaze_xlconcat_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4468]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_xlconcat_0_0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xlconcat_0_0/synth/cont_microblaze_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (31#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_xlconcat_0_0' (32#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xlconcat_0_0/synth/cont_microblaze_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze' (33#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:3282]
WARNING: [Synth 8-689] width (32) of port connection 'ADR_O' does not match port width (20) of module 'cont_microblaze' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_pins3/top.v:641]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:2301]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_default_clock_driver' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:2242]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (34#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (35#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (36#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_default_clock_driver' (37#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:2242]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_struct' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1672]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_a' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_c1f8da4b81' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:668]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_c1f8da4b81' (38#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:668]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_xlslice' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:707]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_xlslice' (39#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:707]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_13a8635f37' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:726]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_13a8635f37' (40#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:726]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_a' (41#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:12]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_b' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_b' (42#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:59]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_edge_detect' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:108]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_xldelay' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:601]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:628]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (43#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (44#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_xldelay' (45#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:601]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_ac628fe281' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:748]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_ac628fe281' (46#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:748]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_1d0500c979' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:791]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_1d0500c979' (47#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:791]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_edge_detect' (48#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:108]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_edge_detect1' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_edge_detect1' (49#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:166]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_edge_detect2' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_edge_detect2' (50#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:224]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_edge_detect3' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_edge_detect3' (51#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:282]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_edge_detect4' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:340]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_1e740d9cf8' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:820]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_1e740d9cf8' (52#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:820]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_edge_detect4' (53#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:340]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_edge_detect5' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:398]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_edge_detect5' (54#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:398]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_edge_detect6' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:456]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_edge_detect6' (55#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:456]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_edge_detect7' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:514]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_edge_detect7' (56#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:514]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_edgedetect9' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:572]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_edgedetect9' (57#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:572]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_in_pin' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:627]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_in_pin' (58#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:627]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_led0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:645]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_xlconvert' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:163]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_xlconvert' (59#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_led0' (60#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:645]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_one_gbe' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:702]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_xlconvert__parameterized0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:163]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_xlconvert__parameterized0' (60#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:163]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_xlconvert__parameterized1' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:163]
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_gpio_pins3_xlconvert' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:107' bound to instance 'convert' of component 'convert_func_call_gpio_pins3_xlconvert' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:215]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_gpio_pins3_xlconvert' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:122]
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_gpio_pins3_xlconvert' (61#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_xlconvert__parameterized1' (61#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:163]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_xlconvert__parameterized2' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:163]
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_gpio_pins3_xlconvert' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:107' bound to instance 'convert' of component 'convert_func_call_gpio_pins3_xlconvert' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:215]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_gpio_pins3_xlconvert__parameterized1' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:122]
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_gpio_pins3_xlconvert__parameterized1' (61#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_xlconvert__parameterized2' (61#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:163]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_xlconvert__parameterized3' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:163]
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_gpio_pins3_xlconvert' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:107' bound to instance 'convert' of component 'convert_func_call_gpio_pins3_xlconvert' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:215]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_gpio_pins3_xlconvert__parameterized3' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:122]
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_gpio_pins3_xlconvert__parameterized3' (61#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_xlconvert__parameterized3' (61#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_one_gbe' (62#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:702]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_out_pin' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:918]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_out_pin' (63#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:918]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_pulse_ext' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1021]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_posedge' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:963]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_posedge' (64#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:963]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_5e39713d57' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:845]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_5e39713d57' (65#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:845]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_xlcounter_free' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:1333]
	Parameter core_name0 bound to: gpio_pins3_c_counter_binary_v12_0_i2 - type: string 
	Parameter op_width bound to: 10 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gpio_pins3_c_counter_binary_v12_0_i2' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/gpio_pins3_c_counter_binary_v12_0_i2_stub.vhdl:5' bound to instance 'core_instance2' of component 'gpio_pins3_c_counter_binary_v12_0_i2' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:1402]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_c_counter_binary_v12_0_i2' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/gpio_pins3_c_counter_binary_v12_0_i2_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_xlcounter_free' (66#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:1333]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_54362a63ae' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:866]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_54362a63ae' (67#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:866]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_pulse_ext' (68#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1021]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_readout_state_value' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1085]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_33c64eb62b' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:892]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_33c64eb62b' (69#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:892]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_xlconvert__parameterized4' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:163]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_gpio_pins3_xlconvert' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:107' bound to instance 'convert' of component 'convert_func_call_gpio_pins3_xlconvert' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:215]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_gpio_pins3_xlconvert__parameterized5' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:122]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_gpio_pins3_xlconvert__parameterized5' (69#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:122]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:231]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized2' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized1' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized1' (69#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized2' (69#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_xlconvert__parameterized4' (69#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:163]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:979]
	Parameter din_width bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough' (70#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:979]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_7c4c2ea2a8' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:999]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_7c4c2ea2a8' (71#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:999]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_readout_state_value' (72#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1085]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_reset_to_listen' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1156]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_xlslice__parameterized0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:707]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_xlslice__parameterized0' (72#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_reset_to_listen' (73#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1156]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_send_trigger' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1194]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_send_trigger' (74#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1194]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_snapshot_count_reset' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1232]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_snapshot_count_reset' (75#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1232]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_snapshot_counter' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1272]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_xlconvert__parameterized5' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:163]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_gpio_pins3_xlconvert' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:107' bound to instance 'convert' of component 'convert_func_call_gpio_pins3_xlconvert' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:215]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_gpio_pins3_xlconvert__parameterized7' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:122]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_gpio_pins3_xlconvert__parameterized7' (75#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:122]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_xlconvert__parameterized5' (75#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:163]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:979]
	Parameter din_width bound to: 32 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized0' (75#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:979]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_snapshot_counter' (76#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1272]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_sum_ab' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1345]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_sum_ab' (77#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1345]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_trig_debug_reset' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1416]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_trig_debug_reset' (78#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1416]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_trig_debug_timer' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1456]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_trig_debug_timer' (79#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1456]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_trig_debug_timer_reset' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1527]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_trig_debug_timer_reset' (80#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_trig_debug_trig_rec_count' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1567]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_trig_debug_trig_rec_count' (81#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1567]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_xladdsub' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:1142]
	Parameter core_name0 bound to: gpio_pins3_c_addsub_v12_0_i0 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter s_width bound to: 32 - type: integer 
	Parameter s_bin_pt bound to: 0 - type: integer 
	Parameter s_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 33 - type: integer 
	Parameter full_s_arith bound to: 1 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 33 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gpio_pins3_c_addsub_v12_0_i0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/gpio_pins3_c_addsub_v12_0_i0_stub.vhdl:5' bound to instance 'core_instance0' of component 'gpio_pins3_c_addsub_v12_0_i0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:1217]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_c_addsub_v12_0_i0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/gpio_pins3_c_addsub_v12_0_i0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_xladdsub' (82#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:1142]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_52c83d5d86' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_52c83d5d86' (83#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:50]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_18e1eb608f' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_18e1eb608f' (84#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:69]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_02becefdd4' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_02becefdd4' (85#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:268]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_7f90ee1858' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_7f90ee1858' (86#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:316]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_2fc7ea31ae' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_2fc7ea31ae' (87#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:362]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_xlcounter_free__parameterized0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:1333]
	Parameter core_name0 bound to: gpio_pins3_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 32 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gpio_pins3_c_counter_binary_v12_0_i0' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/gpio_pins3_c_counter_binary_v12_0_i0_stub.vhdl:5' bound to instance 'core_instance0' of component 'gpio_pins3_c_counter_binary_v12_0_i0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:1382]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_c_counter_binary_v12_0_i0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/gpio_pins3_c_counter_binary_v12_0_i0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_xlcounter_free__parameterized0' (87#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:1333]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_xlcounter_free__parameterized1' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:1333]
	Parameter core_name0 bound to: gpio_pins3_c_counter_binary_v12_0_i1 - type: string 
	Parameter op_width bound to: 64 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gpio_pins3_c_counter_binary_v12_0_i1' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/gpio_pins3_c_counter_binary_v12_0_i1_stub.vhdl:5' bound to instance 'core_instance1' of component 'gpio_pins3_c_counter_binary_v12_0_i1' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:1392]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_c_counter_binary_v12_0_i1' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/.Xil/Vivado-5761-jarvis/realtime/gpio_pins3_c_counter_binary_v12_0_i1_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_xlcounter_free__parameterized1' (87#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:1333]
INFO: [Synth 8-638] synthesizing module 'sysgen_counter_fd0bb67de7' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'sysgen_counter_fd0bb67de7' (88#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:408]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_0c07d298b5' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:478]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_0c07d298b5' (89#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:478]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_2d7aefe8eb' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:524]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_2d7aefe8eb' (90#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:524]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_794d10cc5f' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:572]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_794d10cc5f' (91#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:572]
INFO: [Synth 8-638] synthesizing module 'gpio_pins3_xldelay__parameterized0' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:601]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:628]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized4' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized3' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized3' (91#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized4' (91#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_xldelay__parameterized0' (91#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3_entity_declarations.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3_struct' (92#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:1672]
INFO: [Synth 8-256] done synthesizing module 'gpio_pins3' (93#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/sysgen/gpio_pins3.vhd:2301]
INFO: [Synth 8-6157] synthesizing module 'wbs_arbiter' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:1]
	Parameter N_SLAVES bound to: 14 - type: integer 
	Parameter SLAVE_ADDR bound to: 448'b0000000000000010000000000011000000000000000000100000000000101100000000000000001000000000001010000000000000000010000000000010010000000000000000100000000000100000000000000000001000000000000111000000000000000010000000000001100000000000000000100000000000010100000000000000001000000000000100000000000000000010000000000000110000000000000000100000000000001000000000000000000100000000000010000000000000000001000000000000010000000000000000010000000000000000 
	Parameter SLAVE_HIGH bound to: 448'b0000000000000010000000000100111100000000000000100000000000101111000000000000001000000000001010110000000000000010000000000010011100000000000000100000000000100011000000000000001000000000000111110000000000000010000000000001101100000000000000100000000000010111000000000000001000000000000100110000000000000010000000000000111100000000000000100000000000001011000000000000001000000000000001110000000000000001000000000000011100000000000000010000000000000011 
	Parameter TIMEOUT bound to: 1024 - type: integer 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WAIT bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'timeout' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:1]
	Parameter TIMEOUT bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timeout' (94#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:1]
WARNING: [Synth 8-6014] Unused sequential element wbs_err_i_r_reg was removed.  [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:81]
WARNING: [Synth 8-6014] Unused sequential element wbm_we_i_r4_reg was removed.  [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:174]
WARNING: [Synth 8-6014] Unused sequential element wbm_we_i_r5_reg was removed.  [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:175]
WARNING: [Synth 8-6014] Unused sequential element wbs_dat_i_r2_reg was removed.  [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:189]
WARNING: [Synth 8-6014] Unused sequential element wbs_err_i_r1_reg was removed.  [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:194]
WARNING: [Synth 8-6014] Unused sequential element wbs_err_i_r2_reg was removed.  [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:195]
INFO: [Synth 8-6155] done synthesizing module 'wbs_arbiter' (95#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:1]
WARNING: [Synth 8-3848] Net mb_intr_v in module/entity top does not have driver. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_pins3/top.v:183]
WARNING: [Synth 8-3848] Net gpio_pins3_one_gbe_mac_syncacquired in module/entity top does not have driver. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_pins3/top.v:141]
INFO: [Synth 8-6155] done synthesizing module 'top' (96#1) [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/gpio_pins3/top.v:7]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[13]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[12]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[11]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[10]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[9]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[8]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[7]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[6]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[5]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[4]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[3]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[2]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[1]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[0]
WARNING: [Synth 8-3331] design synth_reg__parameterized4 has unconnected port clr
WARNING: [Synth 8-3331] design gpio_pins3_xldelay__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sysgen_constant_794d10cc5f has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_constant_794d10cc5f has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_constant_794d10cc5f has unconnected port clr
WARNING: [Synth 8-3331] design sysgen_relational_2d7aefe8eb has unconnected port clr
WARNING: [Synth 8-3331] design sysgen_logical_0c07d298b5 has unconnected port clr
WARNING: [Synth 8-3331] design sysgen_counter_fd0bb67de7 has unconnected port clr
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port up[0]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port load[0]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[31]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[30]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[29]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[28]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[27]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[26]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[25]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[24]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[23]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[22]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[21]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[20]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[19]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[18]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[17]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[16]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[15]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[14]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[13]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[12]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[11]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[10]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[9]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[8]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[7]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[6]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[5]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[4]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[3]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[2]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[1]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized0 has unconnected port din[0]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port up[0]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port load[0]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[63]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[62]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[61]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[60]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[59]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[58]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[57]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[56]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[55]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[54]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[53]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[52]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[51]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[50]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[49]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[48]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[47]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[46]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[45]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[44]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[43]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[42]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[41]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[40]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[39]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[38]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[37]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[36]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[35]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[34]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[33]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[32]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[31]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[30]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[29]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[28]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[27]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[26]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[25]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[24]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[23]
WARNING: [Synth 8-3331] design gpio_pins3_xlcounter_free__parameterized1 has unconnected port din[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2291.727 ; gain = 227.559 ; free physical = 47292 ; free virtual = 66440
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.539 ; gain = 247.371 ; free physical = 47298 ; free virtual = 66447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.539 ; gain = 247.371 ; free physical = 47298 ; free virtual = 66447
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_hwicap_0'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_hwicap_0'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_quad_spi_0_0/cont_microblaze_axi_quad_spi_0_0/cont_microblaze_axi_quad_spi_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_quad_spi_0'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_quad_spi_0_0/cont_microblaze_axi_quad_spi_0_0/cont_microblaze_axi_quad_spi_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_quad_spi_0'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_slave_wishbone_classic_master_0_0/cont_microblaze_axi_slave_wishbone_classic_master_0_0/cont_microblaze_axi_slave_wishbone_classic_master_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_slave_wishbone_classic_master_0'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_slave_wishbone_classic_master_0_0/cont_microblaze_axi_slave_wishbone_classic_master_0_0/cont_microblaze_axi_slave_wishbone_classic_master_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_slave_wishbone_classic_master_0'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_timebase_wdt_0'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_timebase_wdt_0'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_timer_0'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_timer_0'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_uartlite_0'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_uartlite_0'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0_in_context.xdc] for cell 'cont_microblaze_inst/mdm_1'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0_in_context.xdc] for cell 'cont_microblaze_inst/mdm_1'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_intc'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xbar_0/cont_microblaze_xbar_0/cont_microblaze_xbar_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xbar_0/cont_microblaze_xbar_0/cont_microblaze_xbar_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_bram_if_cntlr_0/cont_microblaze_dlmb_bram_if_cntlr_0/cont_microblaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_bram_if_cntlr_0/cont_microblaze_dlmb_bram_if_cntlr_0/cont_microblaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_bram_if_cntlr_0/cont_microblaze_ilmb_bram_if_cntlr_0/cont_microblaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_bram_if_cntlr_0/cont_microblaze_ilmb_bram_if_cntlr_0/cont_microblaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0/cont_microblaze_dlmb_v10_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0/cont_microblaze_dlmb_v10_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_lmb_bram_0/cont_microblaze_lmb_bram_0/cont_microblaze_lmb_bram_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_lmb_bram_0/cont_microblaze_lmb_bram_0/cont_microblaze_lmb_bram_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0_in_context.xdc] for cell 'cont_microblaze_inst/rst_Clk_100M'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0_in_context.xdc] for cell 'cont_microblaze_inst/rst_Clk_100M'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo/gbe_tx_packet_fifo_in_context.xdc] for cell 'gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo/gbe_tx_packet_fifo_in_context.xdc] for cell 'gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gpio_pins3_c_addsub_v12_0_i0/gpio_pins3_c_addsub_v12_0_i0/gpio_pins3_c_addsub_v12_0_i0_in_context.xdc] for cell 'gpio_pins3_inst/gpio_pins3_struct/addsub/comp0.core_instance0'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gpio_pins3_c_addsub_v12_0_i0/gpio_pins3_c_addsub_v12_0_i0/gpio_pins3_c_addsub_v12_0_i0_in_context.xdc] for cell 'gpio_pins3_inst/gpio_pins3_struct/addsub/comp0.core_instance0'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_in_context.xdc] for cell 'gpio_pins3_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_in_context.xdc] for cell 'gpio_pins3_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo/gbe_rx_packet_fifo_in_context.xdc] for cell 'gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo/gbe_rx_packet_fifo_in_context.xdc] for cell 'gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo/gbe_ctrl_fifo_in_context.xdc] for cell 'gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo/gbe_ctrl_fifo_in_context.xdc] for cell 'gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation_in_context.xdc] for cell 'gpio_pins3_one_gbe_pcs_pma'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation_in_context.xdc] for cell 'gpio_pins3_one_gbe_pcs_pma'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'gpio_pins3_one_gbe/enable_cpu_tx.cpu_buffer_tx'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'gpio_pins3_one_gbe/enable_cpu_tx.cpu_buffer_tx'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'gpio_pins3_one_gbe/enable_cpu_rx.cpu_buffer_rx'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'gpio_pins3_one_gbe/enable_cpu_rx.cpu_buffer_rx'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gbe_arp_cache/gbe_arp_cache/gbe_arp_cache_in_context.xdc] for cell 'gpio_pins3_one_gbe/arp_cache_inst'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gbe_arp_cache/gbe_arp_cache/gbe_arp_cache_in_context.xdc] for cell 'gpio_pins3_one_gbe/arp_cache_inst'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gpio_pins3_c_counter_binary_v12_0_i1/gpio_pins3_c_counter_binary_v12_0_i1/gpio_pins3_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'gpio_pins3_inst/gpio_pins3_struct/state_control_count/comp1.core_instance1'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gpio_pins3_c_counter_binary_v12_0_i1/gpio_pins3_c_counter_binary_v12_0_i1/gpio_pins3_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'gpio_pins3_inst/gpio_pins3_struct/state_control_count/comp1.core_instance1'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gpio_pins3_c_counter_binary_v12_0_i2/gpio_pins3_c_counter_binary_v12_0_i2/gpio_pins3_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'gpio_pins3_inst/gpio_pins3_struct/pulse_ext/counter3/comp2.core_instance2'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gpio_pins3_c_counter_binary_v12_0_i2/gpio_pins3_c_counter_binary_v12_0_i2/gpio_pins3_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'gpio_pins3_inst/gpio_pins3_struct/pulse_ext/counter3/comp2.core_instance2'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gpio_pins3_c_counter_binary_v12_0_i0/gpio_pins3_c_counter_binary_v12_0_i0/gpio_pins3_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'gpio_pins3_inst/gpio_pins3_struct/snapshot_count/comp0.core_instance0'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gpio_pins3_c_counter_binary_v12_0_i0/gpio_pins3_c_counter_binary_v12_0_i0/gpio_pins3_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'gpio_pins3_inst/gpio_pins3_struct/snapshot_count/comp0.core_instance0'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gpio_pins3_c_counter_binary_v12_0_i0/gpio_pins3_c_counter_binary_v12_0_i0/gpio_pins3_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'gpio_pins3_inst/gpio_pins3_struct/trig_received_count/comp0.core_instance0'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gpio_pins3_c_counter_binary_v12_0_i0/gpio_pins3_c_counter_binary_v12_0_i0/gpio_pins3_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'gpio_pins3_inst/gpio_pins3_struct/trig_received_count/comp0.core_instance0'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gpio_pins3_c_counter_binary_v12_0_i0/gpio_pins3_c_counter_binary_v12_0_i0/gpio_pins3_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'gpio_pins3_inst/gpio_pins3_struct/trigger_timer/comp0.core_instance0'
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gpio_pins3_c_counter_binary_v12_0_i0/gpio_pins3_c_counter_binary_v12_0_i0/gpio_pins3_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'gpio_pins3_inst/gpio_pins3_struct/trigger_timer/comp0.core_instance0'
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc]
WARNING: [Vivado 12-508] No pins matched 'gpio_pins3_a/register_request_reg/C'. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:35]
WARNING: [Vivado 12-508] No pins matched 'gpio_pins3_a/register_requestR_reg/D'. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:35]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:36]
WARNING: [Vivado 12-508] No pins matched 'gpio_pins3_b/register_request_reg/C'. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:37]
WARNING: [Vivado 12-508] No pins matched 'gpio_pins3_b/register_requestR_reg/D'. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:37]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:38]
CRITICAL WARNING: [Constraints 18-1056] Clock 'gbe_userclk2_out' completely overrides clock 'gpio_pins3_one_gbe_pcs_pma/userclk2_out'.
New: create_clock -period 8.000 -name gbe_userclk2_out -waveform {0.000 4.000} [get_nets gbe_userclk2_out], [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:39]
Previous: create_generated_clock -source [get_ports gpio_pins3_one_gbe_mgt_clk_p] -edges {1 2 3} -edge_shift {0.000 0.000 0.000} [get_pins gpio_pins3_one_gbe_pcs_pma/userclk2_out], [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation_in_context.xdc:5]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-2] Deriving generated clocks [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:40]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:44]
WARNING: [Vivado 12-508] No pins matched 'gpio_pins3_reset_to_listen/register_request_reg/C'. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:45]
WARNING: [Vivado 12-508] No pins matched 'gpio_pins3_reset_to_listen/register_requestR_reg/D'. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:45]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:46]
WARNING: [Vivado 12-508] No pins matched 'gpio_pins3_send_trigger/register_request_reg/C'. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:47]
WARNING: [Vivado 12-508] No pins matched 'gpio_pins3_send_trigger/register_requestR_reg/D'. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:47]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:48]
WARNING: [Vivado 12-508] No pins matched 'gpio_pins3_snapshot_count_reset/register_request_reg/C'. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'gpio_pins3_snapshot_count_reset/register_requestR_reg/D'. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:49]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:50]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:52]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:54]
WARNING: [Vivado 12-508] No pins matched 'gpio_pins3_trig_debug_reset/register_request_reg/C'. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:55]
WARNING: [Vivado 12-508] No pins matched 'gpio_pins3_trig_debug_reset/register_requestR_reg/D'. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:55]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:56]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:58]
WARNING: [Vivado 12-508] No pins matched 'gpio_pins3_trig_debug_timer_reset/register_request_reg/C'. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:59]
WARNING: [Vivado 12-508] No pins matched 'gpio_pins3_trig_debug_timer_reset/register_requestR_reg/D'. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:59]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:60]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc:62]
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/constrs_1/imports/gpio_pins3/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.195 ; gain = 0.000 ; free physical = 47198 ; free virtual = 66347
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 186 instances were transformed.
  BUFG => BUFGCE: 7 instances
  FD => FDRE: 3 instances
  FDE => FDRE: 174 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME3_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2492.195 ; gain = 0.000 ; free physical = 47198 ; free virtual = 66347
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'gpio_pins3_one_gbe_pcs_pma' at clock pin 'independent_clock_bufg' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cont_microblaze_inst/axi_hwicap_0' at clock pin 's_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cont_microblaze_inst/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cont_microblaze_inst/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'gpio_pins3_inst/gpio_pins3_struct/pulse_ext/counter3/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'gpio_pins3_inst/gpio_pins3_struct/snapshot_count/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'gpio_pins3_inst/gpio_pins3_struct/state_control_count/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'gpio_pins3_inst/gpio_pins3_struct/trig_received_count/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'gpio_pins3_inst/gpio_pins3_struct/trigger_timer/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'gpio_pins3_one_gbe/arp_cache_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'gpio_pins3_one_gbe/enable_cpu_rx.cpu_buffer_rx' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'gpio_pins3_one_gbe/enable_cpu_tx.cpu_buffer_tx' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gpio_pins3_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2492.195 ; gain = 428.027 ; free physical = 47285 ; free virtual = 66434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flvf1924-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2492.195 ; gain = 428.027 ; free physical = 47285 ; free virtual = 66434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gpio_pins3_one_gbe_mgt_clk_n. (constraint file  /home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gpio_pins3_one_gbe_mgt_clk_n. (constraint file  /home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for gpio_pins3_one_gbe_mgt_clk_p. (constraint file  /home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gpio_pins3_one_gbe_mgt_clk_p. (constraint file  /home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for gpio_pins3_one_gbe_sfp_rx_n. (constraint file  /home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gpio_pins3_one_gbe_sfp_rx_n. (constraint file  /home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for gpio_pins3_one_gbe_sfp_rx_p. (constraint file  /home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gpio_pins3_one_gbe_sfp_rx_p. (constraint file  /home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for gpio_pins3_one_gbe_sfp_tx_n. (constraint file  /home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gpio_pins3_one_gbe_sfp_tx_n. (constraint file  /home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for gpio_pins3_one_gbe_sfp_tx_p. (constraint file  /home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gpio_pins3_one_gbe_sfp_tx_p. (constraint file  /home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation/gig_ethernet_pcs_pma_sgmii_autonegotiation_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_hwicap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_slave_wishbone_classic_master_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_timebase_wdt_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/rst_Clk_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gpio_pins3_inst/gpio_pins3_struct/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gpio_pins3_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gpio_pins3_one_gbe_pcs_pma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gpio_pins3_one_gbe/\enable_cpu_rx.cpu_buffer_rx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gpio_pins3_one_gbe/\enable_cpu_tx.cpu_buffer_tx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gpio_pins3_one_gbe/arp_cache_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gpio_pins3_inst/gpio_pins3_struct/state_control_count/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gpio_pins3_inst/gpio_pins3_struct/pulse_ext/counter3/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gpio_pins3_inst/gpio_pins3_struct/snapshot_count/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gpio_pins3_inst/gpio_pins3_struct/trig_received_count/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gpio_pins3_inst/gpio_pins3_struct/trigger_timer/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2492.195 ; gain = 428.027 ; free physical = 47285 ; free virtual = 66434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gbe_tx'
INFO: [Synth 8-5546] ROM "hdr0_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr1_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gbe_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cpu_state_reg' in module 'gbe_rx'
INFO: [Synth 8-5546] ROM "src_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_port" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gig_eth_mac_rx'
INFO: [Synth 8-4471] merging register 'wbs_stb_o_reg[13:0]' into 'wbs_cyc_o_reg[13:0]' [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:74]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                              000 |                              000
             TX_CPU_WAIT |                              001 |                              101
             TX_CPU_DATA |                              010 |                              110
             TX_APP_HDR0 |                              011 |                              001
             TX_APP_HDR1 |                              100 |                              010
             TX_APP_HDR2 |                              101 |                              011
             TX_APP_DATA |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gbe_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                 RX_HDR0 |                              001 |                              001
                 RX_HDR1 |                              010 |                              010
                 RX_HDR2 |                              011 |                              011
                 RX_DATA |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gbe_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CPU_IDLE |                               00 |                               00
                CPU_DATA |                               01 |                               01
            CPU_VALIDATE |                               10 |                               10
           CPU_HANDSHAKE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpu_state_reg' using encoding 'sequential' in module 'gbe_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RX_READY |                              000 |                              000
                RX_FRAME |                              001 |                              001
            RX_CHECK_CRC |                              011 |                              010
                 RX_GOOD |                              010 |                              011
                  RX_BAD |                              100 |                              100
                RX_ABORT |                              101 |                              101
         RX_WAIT_FOR_END |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gig_eth_mac_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2492.195 ; gain = 428.027 ; free physical = 47268 ; free virtual = 66418
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'gpio_pins3_inst/gpio_pins3_struct/constant11' (sysgen_constant_52c83d5d86) to 'gpio_pins3_inst/gpio_pins3_struct/constant13'
INFO: [Synth 8-223] decloning instance 'gpio_pins3_inst/gpio_pins3_struct/constant11' (sysgen_constant_52c83d5d86) to 'gpio_pins3_inst/gpio_pins3_struct/constant2'
INFO: [Synth 8-223] decloning instance 'gpio_pins3_inst/gpio_pins3_struct/constant11' (sysgen_constant_52c83d5d86) to 'gpio_pins3_inst/gpio_pins3_struct/constant3'
INFO: [Synth 8-223] decloning instance 'gpio_pins3_inst/gpio_pins3_struct/constant11' (sysgen_constant_52c83d5d86) to 'gpio_pins3_inst/gpio_pins3_struct/constant4'
INFO: [Synth 8-223] decloning instance 'gpio_pins3_inst/gpio_pins3_struct/constant11' (sysgen_constant_52c83d5d86) to 'gpio_pins3_inst/gpio_pins3_struct/constant5'
INFO: [Synth 8-223] decloning instance 'gpio_pins3_inst/gpio_pins3_struct/constant11' (sysgen_constant_52c83d5d86) to 'gpio_pins3_inst/gpio_pins3_struct/constant6'
INFO: [Synth 8-223] decloning instance 'gpio_pins3_inst/gpio_pins3_struct/constant20' (sysgen_constant_18e1eb608f) to 'gpio_pins3_inst/gpio_pins3_struct/constant7'
INFO: [Synth 8-223] decloning instance 'gpio_pins3_inst/gpio_pins3_struct/constant20' (sysgen_constant_18e1eb608f) to 'gpio_pins3_inst/gpio_pins3_struct/constant8'
INFO: [Synth 8-223] decloning instance 'gpio_pins3_inst/gpio_pins3_struct/constant20' (sysgen_constant_18e1eb608f) to 'gpio_pins3_inst/gpio_pins3_struct/constant9'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
	   4 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 16    
	   6 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 6     
+---Registers : 
	              448 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 44    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 9     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 32    
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 246   
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 31    
	  12 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 16    
	  12 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	  12 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 28    
	  12 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   7 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	  15 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	  20 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 131   
	  12 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 10    
	  15 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wb_register_ppc2simulink 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gbe_cpu_attach_wb 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 11    
	  12 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 16    
	  12 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 22    
	  12 Input      8 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	  12 Input      1 Bit        Muxes := 3     
Module gbe_tx 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module gbe_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 7     
Module gbe_udp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module CRC_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module gig_eth_mac_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module CRC_chk 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gig_eth_mac_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module wb_register_simulink2ppc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module snap2_v2_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module sys_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gpio_pins3_xladdsub 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_logical_02becefdd4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_7f90ee1858 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_relational_2fc7ea31ae 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_counter_fd0bb67de7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_0c07d298b5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_relational_2d7aefe8eb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wbs_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	              448 Bit    Registers := 2     
	               32 Bit    Registers := 11    
	               14 Bit    Registers := 7     
	                9 Bit    Registers := 32    
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 61    
+---Muxes : 
	  15 Input      4 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_rx_inst/local_enableR_reg' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/local_enableR_reg'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_rx_inst/local_enableRR_reg' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/local_enableRR_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gpio_pins3_one_gbe/\gbe_rx_inst/hdr1_cpu_ok_reg )
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_rx_inst/hdr1_cpu_okR_reg' (FD) to 'gpio_pins3_one_gbe/gbe_rx_inst/hdr1_cpu_ok_reg'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe_mac/mac_rx/conf_rx_en_reg_reg' (FDCE) to 'gpio_pins3_one_gbe_mac/mac_rx/conf_rx_jumbo_en_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[2].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[5].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[6].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[9].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[11].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[12].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[13].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[15].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[16].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[17].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[18].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[19].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[20].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[21].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[22].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[23].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[24].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[25].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[26].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[27].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[28].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[29].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[30].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[31].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_inst/\gpio_pins3_struct/edgedetect9/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/cpu_rx_size_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r_reg[31] )
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.packet_eof_reg_reg' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[0]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[1]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[2]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[3]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[4]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[5]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[6]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[7]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[8]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[9]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[10]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[11]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[12]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[13]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[14]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[15]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[16]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[17]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[18]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[19]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[20]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[21]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[22]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[23]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[24]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[25]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[26]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[27]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[28]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[29]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[30]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[31]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[0]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[1]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[2]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[3]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[4]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[5]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[6]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[7]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[8]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[9]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[10]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[11]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[12]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[13]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[14]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[15]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/ip_length_reg[0]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/udp_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_dvld_reg_reg' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[0]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[1]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[2]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[3]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[4]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[5]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[6]' (FD) to 'gpio_pins3_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'gpio_pins3_one_gbe_mac/mac_tx/conf_tx_en_reg_reg' (FDCE) to 'gpio_pins3_one_gbe_mac/mac_tx/conf_tx_jumbo_en_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe_mac/\mac_tx/conf_tx_no_gen_crc_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gpio_pins3_one_gbe/\gbe_rx_inst/hdr1_cpu_ok_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_one_gbe/\gbe_tx_inst/data_count0_inferred /\gbe_tx_inst/data_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r2_reg[31] )
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[20]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[21]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[22]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[23]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[24]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[25]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[26]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[27]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[28]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[29]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[30]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[20]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[21]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[22]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[23]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[24]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[25]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[26]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[27]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[28]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[29]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[30]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[31]'
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_default_clock_driver/clockdriver/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/edgedetect9/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[2].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[5].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[6].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[9].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[11].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[12].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[13].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[15].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[16].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[17].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[18].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[19].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[20].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[21].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[22].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[23].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[24].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[25].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[26].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[27].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[28].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[29].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[30].fde_used.u2) is unused and will be removed from module gpio_pins3.
WARNING: [Synth 8-3332] Sequential element (gpio_pins3_struct/readout_state_value/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[31].fde_used.u2) is unused and will be removed from module gpio_pins3.
INFO: [Synth 8-3886] merging instance 'gpio_pins3_readout_state_value/user_data_in_reg_reg[1]' (FDE) to 'gpio_pins3_readout_state_value/user_data_in_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_readout_state_value/user_data_in_reg_reg[2]' (FDE) to 'gpio_pins3_readout_state_value/user_data_in_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_readout_state_value/user_data_in_reg_reg[3]' (FDE) to 'gpio_pins3_readout_state_value/user_data_in_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_readout_state_value/user_data_in_reg_reg[4]' (FDE) to 'gpio_pins3_readout_state_value/user_data_in_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_readout_state_value/user_data_in_reg_reg[5]' (FDE) to 'gpio_pins3_readout_state_value/user_data_in_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_readout_state_value/user_data_in_reg_reg[6]' (FDE) to 'gpio_pins3_readout_state_value/user_data_in_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_readout_state_value/user_data_in_reg_reg[7]' (FDE) to 'gpio_pins3_readout_state_value/user_data_in_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_readout_state_value/user_data_in_reg_reg[8]' (FDE) to 'gpio_pins3_readout_state_value/user_data_in_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_readout_state_value/user_data_in_reg_reg[9]' (FDE) to 'gpio_pins3_readout_state_value/user_data_in_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_readout_state_value/user_data_in_reg_reg[10]' (FDE) to 'gpio_pins3_readout_state_value/user_data_in_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_readout_state_value/user_data_in_reg_reg[11]' (FDE) to 'gpio_pins3_readout_state_value/user_data_in_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_readout_state_value/user_data_in_reg_reg[12]' (FDE) to 'gpio_pins3_readout_state_value/user_data_in_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_readout_state_value/user_data_in_reg_reg[13]' (FDE) to 'gpio_pins3_readout_state_value/user_data_in_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_readout_state_value/user_data_in_reg_reg[14]' (FDE) to 'gpio_pins3_readout_state_value/user_data_in_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'gpio_pins3_readout_state_value/user_data_in_reg_reg[15]' (FDE) to 'gpio_pins3_readout_state_value/user_data_in_reg_reg[16]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_readout_state_value/\user_data_in_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pins3_readout_state_value/\register_buffer_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2492.195 ; gain = 428.027 ; free physical = 47239 ; free virtual = 66399
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cont_microblaze_inst/mdm_1/Dbg_Clk_0' to pin 'cont_microblaze_inst/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cont_microblaze_inst/mdm_1/Dbg_Update_0' to pin 'cont_microblaze_inst/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gpio_pins3_one_gbe_pcs_pma/gtrefclk_out' to pin 'gpio_pins3_one_gbe_pcs_pma/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gpio_pins3_one_gbe_pcs_pma/userclk_out' to pin 'gpio_pins3_one_gbe_pcs_pma/bbstub_userclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gpio_pins3_one_gbe_pcs_pma/rxuserclk2_out' to pin 'gpio_pins3_one_gbe_pcs_pma/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gpio_pins3_one_gbe_pcs_pma/rxuserclk_out' to pin 'gpio_pins3_one_gbe_pcs_pma/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gpio_pins3_one_gbe_pcs_pma/userclk2_out' to pin 'gpio_pins3_one_gbe_pcs_pma/bbstub_userclk2_out/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 2512.961 ; gain = 448.793 ; free physical = 47008 ; free virtual = 66168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2596.328 ; gain = 532.160 ; free physical = 46972 ; free virtual = 66132
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 2596.328 ; gain = 532.160 ; free physical = 46967 ; free virtual = 66127
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:78]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:182]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:181]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:182]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:181]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:76]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:105]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:76]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:105]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:76]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:105]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:76]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:105]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:75]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:173]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:192]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:191]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:192]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:191]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:192]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:191]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:192]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:191]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:192]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:191]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:192]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:191]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:192]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:191]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:192]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:191]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:192]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:191]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:192]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:191]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:192]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:191]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 2596.328 ; gain = 532.160 ; free physical = 46967 ; free virtual = 66127
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 2596.328 ; gain = 532.160 ; free physical = 46967 ; free virtual = 66127
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 2596.328 ; gain = 532.160 ; free physical = 46967 ; free virtual = 66127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 2596.328 ; gain = 532.160 ; free physical = 46967 ; free virtual = 66127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 2596.328 ; gain = 532.160 ; free physical = 46967 ; free virtual = 66127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 2596.328 ; gain = 532.160 ; free physical = 46967 ; free virtual = 66127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | gpio_pins3_one_gbe/gbe_tx_inst/cpu_tx_readyRR_reg  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | wbs_arbiter_inst/wbm_stb_i_r2_reg                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | wbs_arbiter_inst/wbm_cyc_i_r2_reg                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | wbs_arbiter_inst/wbs_ack_i_r2_reg[13]              | 3      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|top         | wbs_arbiter_inst/wbs_we_o_reg                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | wbs_arbiter_inst/wbs_sel_o_reg[3]                  | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top         | wbs_arbiter_inst/wbm_adr_i_r2_reg[1]               | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top         | wbs_arbiter_inst/wbs_dat_o_reg[31]                 | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | gpio_pins3_one_gbe_mac/mac_rx/rx_delay_data_reg[7] | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | gpio_pins3_one_gbe_mac/mac_rx/rx_delay_dvld_reg[1] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------------------+----------+
|      |BlackBox name                                         |Instances |
+------+------------------------------------------------------+----------+
|1     |cont_microblaze_xbar_0                                |         1|
|2     |cont_microblaze_auto_pc_0                             |         1|
|3     |cont_microblaze_axi_hwicap_0_0                        |         1|
|4     |cont_microblaze_axi_quad_spi_0_0                      |         1|
|5     |cont_microblaze_axi_slave_wishbone_classic_master_0_0 |         1|
|6     |cont_microblaze_axi_timebase_wdt_0_0                  |         1|
|7     |cont_microblaze_axi_timer_0_0                         |         1|
|8     |cont_microblaze_axi_uartlite_0_0                      |         1|
|9     |cont_microblaze_mdm_1_0                               |         1|
|10    |cont_microblaze_microblaze_0_0                        |         1|
|11    |cont_microblaze_microblaze_0_axi_intc_0               |         1|
|12    |cont_microblaze_rst_Clk_100M_0                        |         1|
|13    |cont_microblaze_dlmb_bram_if_cntlr_0                  |         1|
|14    |cont_microblaze_dlmb_v10_0                            |         1|
|15    |cont_microblaze_ilmb_bram_if_cntlr_0                  |         1|
|16    |cont_microblaze_ilmb_v10_0                            |         1|
|17    |cont_microblaze_lmb_bram_0                            |         1|
|18    |gig_ethernet_pcs_pma_sgmii_autonegotiation            |         1|
|19    |gpio_pins3_c_addsub_v12_0_i0                          |         1|
|20    |gpio_pins3_c_counter_binary_v12_0_i2                  |         1|
|21    |gpio_pins3_c_counter_binary_v12_0_i0                  |         3|
|22    |gpio_pins3_c_counter_binary_v12_0_i1                  |         1|
|23    |gbe_cpu_buffer                                        |         2|
|24    |gbe_arp_cache                                         |         1|
|25    |gbe_rx_packet_fifo                                    |         1|
|26    |gbe_rx_ctrl_fifo                                      |         1|
|27    |gbe_tx_packet_fifo                                    |         1|
|28    |gbe_ctrl_fifo                                         |         1|
+------+------------------------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------------------------+------+
|      |Cell                                                          |Count |
+------+--------------------------------------------------------------+------+
|1     |cont_microblaze_auto_pc_0_bbox_18                             |     1|
|2     |cont_microblaze_axi_hwicap_0_0_bbox_9                         |     1|
|3     |cont_microblaze_axi_quad_spi_0_0_bbox_10                      |     1|
|4     |cont_microblaze_axi_slave_wishbone_classic_master_0_0_bbox_11 |     1|
|5     |cont_microblaze_axi_timebase_wdt_0_0_bbox_12                  |     1|
|6     |cont_microblaze_axi_timer_0_0_bbox_13                         |     1|
|7     |cont_microblaze_axi_uartlite_0_0_bbox_14                      |     1|
|8     |cont_microblaze_dlmb_bram_if_cntlr_0_bbox_20                  |     1|
|9     |cont_microblaze_dlmb_v10_0_bbox_21                            |     1|
|10    |cont_microblaze_ilmb_bram_if_cntlr_0_bbox_22                  |     1|
|11    |cont_microblaze_ilmb_v10_0_bbox_23                            |     1|
|12    |cont_microblaze_lmb_bram_0_bbox_24                            |     1|
|13    |cont_microblaze_mdm_1_0_bbox_15                               |     1|
|14    |cont_microblaze_microblaze_0_0_bbox_16                        |     1|
|15    |cont_microblaze_microblaze_0_axi_intc_0_bbox_17               |     1|
|16    |cont_microblaze_rst_Clk_100M_0_bbox_25                        |     1|
|17    |cont_microblaze_xbar_0_bbox_19                                |     1|
|18    |gbe_arp_cache_bbox_3                                          |     1|
|19    |gbe_cpu_buffer_bbox_1                                         |     1|
|20    |gbe_cpu_buffer_bbox_2                                         |     1|
|21    |gbe_ctrl_fifo_bbox_5                                          |     1|
|22    |gbe_rx_ctrl_fifo_bbox_7                                       |     1|
|23    |gbe_rx_packet_fifo_bbox_6                                     |     1|
|24    |gbe_tx_packet_fifo_bbox_4                                     |     1|
|25    |gig_ethernet_pcs_pma_sgmii_autonegotiation_bbox_8             |     1|
|26    |gpio_pins3_c_addsub_v12_0_i0_bbox_27                          |     1|
|27    |gpio_pins3_c_counter_binary_v12_0_i0_bbox_28                  |     1|
|28    |gpio_pins3_c_counter_binary_v12_0_i0_bbox_28__3               |     1|
|29    |gpio_pins3_c_counter_binary_v12_0_i0_bbox_28__4               |     1|
|30    |gpio_pins3_c_counter_binary_v12_0_i1_bbox_29                  |     1|
|31    |gpio_pins3_c_counter_binary_v12_0_i2_bbox_26                  |     1|
|32    |BUFG                                                          |     7|
|33    |CARRY8                                                        |    44|
|34    |IDELAYCTRL                                                    |     1|
|35    |LUT1                                                          |    60|
|36    |LUT2                                                          |   254|
|37    |LUT3                                                          |   144|
|38    |LUT4                                                          |   245|
|39    |LUT5                                                          |   280|
|40    |LUT6                                                          |   646|
|41    |MMCM_BASE                                                     |     1|
|42    |SRL16E                                                        |    65|
|43    |SRLC32E                                                       |     1|
|44    |FD                                                            |     3|
|45    |FDCE                                                          |    84|
|46    |FDE                                                           |   142|
|47    |FDPE                                                          |    65|
|48    |FDRE                                                          |  2463|
|49    |FDSE                                                          |    40|
|50    |IBUF                                                          |     2|
|51    |IBUFGDS                                                       |     1|
|52    |OBUF                                                          |     4|
+------+--------------------------------------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------------+-----------------------------------------------------+------+
|      |Instance                                   |Module                                               |Cells |
+------+-------------------------------------------+-----------------------------------------------------+------+
|1     |top                                        |                                                     |  7364|
|2     |  cont_microblaze_inst                     |cont_microblaze                                      |  2244|
|3     |    microblaze_0_axi_periph                |cont_microblaze_microblaze_0_axi_periph_0            |  1110|
|4     |      m03_couplers                         |m03_couplers_imp_1ISGFMR                             |   181|
|5     |    xlconcat_0                             |cont_microblaze_xlconcat_0_0                         |     0|
|6     |    microblaze_0_local_memory              |microblaze_0_local_memory_imp_18JXXNV                |   494|
|7     |  gpio_pins3_a                             |wb_register_ppc2simulink                             |    74|
|8     |  gpio_pins3_b                             |wb_register_ppc2simulink_0                           |    74|
|9     |  gpio_pins3_in_pin                        |gpio_ext2simulink                                    |     1|
|10    |  gpio_pins3_inst                          |gpio_pins3                                           |   479|
|11    |    gpio_pins3_struct                      |gpio_pins3_struct                                    |   479|
|12    |      addsub                               |gpio_pins3_xladdsub                                  |    65|
|13    |      convert                              |gpio_pins3_xlconvert                                 |     1|
|14    |        \latency_test.reg                  |synth_reg_52                                         |     1|
|15    |          \partial_one.last_srlc33e        |srlc33e_53                                           |     1|
|16    |      delay                                |gpio_pins3_xldelay__parameterized0                   |     3|
|17    |        \srl_delay.synth_reg_srl_inst      |synth_reg__parameterized4                            |     3|
|18    |          \partial_one.last_srlc33e        |srlc33e__parameterized3                              |     3|
|19    |      edge_detect                          |gpio_pins3_edge_detect                               |     1|
|20    |        delay                              |gpio_pins3_xldelay_49                                |     1|
|21    |          \srl_delay.synth_reg_srl_inst    |synth_reg_50                                         |     1|
|22    |            \partial_one.last_srlc33e      |srlc33e_51                                           |     1|
|23    |      edge_detect1                         |gpio_pins3_edge_detect1                              |     2|
|24    |        delay                              |gpio_pins3_xldelay_46                                |     2|
|25    |          \srl_delay.synth_reg_srl_inst    |synth_reg_47                                         |     2|
|26    |            \partial_one.last_srlc33e      |srlc33e_48                                           |     2|
|27    |      edge_detect2                         |gpio_pins3_edge_detect2                              |     1|
|28    |        delay                              |gpio_pins3_xldelay_43                                |     1|
|29    |          \srl_delay.synth_reg_srl_inst    |synth_reg_44                                         |     1|
|30    |            \partial_one.last_srlc33e      |srlc33e_45                                           |     1|
|31    |      edge_detect3                         |gpio_pins3_edge_detect3                              |     2|
|32    |        delay                              |gpio_pins3_xldelay_40                                |     2|
|33    |          \srl_delay.synth_reg_srl_inst    |synth_reg_41                                         |     2|
|34    |            \partial_one.last_srlc33e      |srlc33e_42                                           |     2|
|35    |      edge_detect4                         |gpio_pins3_edge_detect4                              |     2|
|36    |        delay                              |gpio_pins3_xldelay_37                                |     2|
|37    |          \srl_delay.synth_reg_srl_inst    |synth_reg_38                                         |     2|
|38    |            \partial_one.last_srlc33e      |srlc33e_39                                           |     2|
|39    |      edge_detect5                         |gpio_pins3_edge_detect5                              |     1|
|40    |        delay                              |gpio_pins3_xldelay_34                                |     1|
|41    |          \srl_delay.synth_reg_srl_inst    |synth_reg_35                                         |     1|
|42    |            \partial_one.last_srlc33e      |srlc33e_36                                           |     1|
|43    |      edge_detect6                         |gpio_pins3_edge_detect6                              |     1|
|44    |        delay                              |gpio_pins3_xldelay_31                                |     1|
|45    |          \srl_delay.synth_reg_srl_inst    |synth_reg_32                                         |     1|
|46    |            \partial_one.last_srlc33e      |srlc33e_33                                           |     1|
|47    |      edge_detect7                         |gpio_pins3_edge_detect7                              |     1|
|48    |        delay                              |gpio_pins3_xldelay_28                                |     1|
|49    |          \srl_delay.synth_reg_srl_inst    |synth_reg_29                                         |     1|
|50    |            \partial_one.last_srlc33e      |srlc33e_30                                           |     1|
|51    |      led0                                 |gpio_pins3_led0                                      |     1|
|52    |        convert                            |gpio_pins3_xlconvert_25                              |     1|
|53    |          \latency_test.reg                |synth_reg_26                                         |     1|
|54    |            \partial_one.last_srlc33e      |srlc33e_27                                           |     1|
|55    |      logical                              |sysgen_logical_02becefdd4                            |     1|
|56    |      logical1                             |sysgen_logical_7f90ee1858                            |     1|
|57    |      logical2                             |sysgen_logical_0c07d298b5                            |     1|
|58    |      out_pin                              |gpio_pins3_out_pin                                   |     1|
|59    |        convert                            |gpio_pins3_xlconvert_22                              |     1|
|60    |          \latency_test.reg                |synth_reg_23                                         |     1|
|61    |            \partial_one.last_srlc33e      |srlc33e_24                                           |     1|
|62    |      pulse_ext                            |gpio_pins3_pulse_ext                                 |    13|
|63    |        counter3                           |gpio_pins3_xlcounter_free                            |    10|
|64    |        \posedge                           |gpio_pins3_posedge                                   |     1|
|65    |          delay                            |gpio_pins3_xldelay                                   |     1|
|66    |            \srl_delay.synth_reg_srl_inst  |synth_reg                                            |     1|
|67    |              \partial_one.last_srlc33e    |srlc33e                                              |     1|
|68    |        relational5                        |sysgen_relational_54362a63ae                         |     2|
|69    |      readout_state_value                  |gpio_pins3_readout_state_value                       |     1|
|70    |        cast_gw                            |gpio_pins3_xlconvert__parameterized4                 |     1|
|71    |          \latency_test.reg                |synth_reg__parameterized2_20                         |     1|
|72    |            \partial_one.last_srlc33e      |srlc33e__parameterized1_21                           |     1|
|73    |      relational                           |sysgen_relational_2fc7ea31ae                         |    38|
|74    |      relational1                          |sysgen_relational_2d7aefe8eb                         |     4|
|75    |      snapshot_count                       |gpio_pins3_xlcounter_free__parameterized0__xdcDup__1 |    32|
|76    |      snapshot_counter                     |gpio_pins3_snapshot_counter                          |    32|
|77    |        cast_gw                            |gpio_pins3_xlconvert__parameterized5_17              |    32|
|78    |          \latency_test.reg                |synth_reg__parameterized2_18                         |    32|
|79    |            \partial_one.last_srlc33e      |srlc33e__parameterized1_19                           |    32|
|80    |      state_control_count                  |gpio_pins3_xlcounter_free__parameterized1            |    96|
|81    |      sum_ab                               |gpio_pins3_sum_ab                                    |    32|
|82    |        cast_gw                            |gpio_pins3_xlconvert__parameterized5_14              |    32|
|83    |          \latency_test.reg                |synth_reg__parameterized2_15                         |    32|
|84    |            \partial_one.last_srlc33e      |srlc33e__parameterized1_16                           |    32|
|85    |      trig_debug_timer                     |gpio_pins3_trig_debug_timer                          |    32|
|86    |        cast_gw                            |gpio_pins3_xlconvert__parameterized5_11              |    32|
|87    |          \latency_test.reg                |synth_reg__parameterized2_12                         |    32|
|88    |            \partial_one.last_srlc33e      |srlc33e__parameterized1_13                           |    32|
|89    |      trig_debug_trig_rec_count            |gpio_pins3_trig_debug_trig_rec_count                 |    32|
|90    |        cast_gw                            |gpio_pins3_xlconvert__parameterized5                 |    32|
|91    |          \latency_test.reg                |synth_reg__parameterized2                            |    32|
|92    |            \partial_one.last_srlc33e      |srlc33e__parameterized1                              |    32|
|93    |      trig_received_count                  |gpio_pins3_xlcounter_free__parameterized0__xdcDup__2 |    48|
|94    |      trigger_timer                        |gpio_pins3_xlcounter_free__parameterized0            |    32|
|95    |      trigger_timer_control                |sysgen_counter_fd0bb67de7                            |     2|
|96    |  gpio_pins3_led0                          |gpio_simulink2ext                                    |     2|
|97    |  gpio_pins3_one_gbe                       |gbe_udp                                              |  1595|
|98    |    \enable_cpu.gbe_cpu_attach_inst        |gbe_cpu_attach_wb                                    |   543|
|99    |    gbe_rx_inst                            |gbe_rx                                               |   325|
|100   |    gbe_tx_inst                            |gbe_tx                                               |   539|
|101   |  gpio_pins3_one_gbe_mac                   |gig_eth_mac                                          |   494|
|102   |    mac_rx                                 |gig_eth_mac_rx                                       |   269|
|103   |      rx_crc_chk                           |CRC_chk                                              |   177|
|104   |    mac_tx                                 |gig_eth_mac_tx                                       |   225|
|105   |      tx_crc_gen                           |CRC_gen                                              |    99|
|106   |  gpio_pins3_out_pin                       |gpio_simulink2ext_1                                  |     2|
|107   |  gpio_pins3_readout_state_value           |wb_register_simulink2ppc                             |    14|
|108   |  gpio_pins3_reset_to_listen               |wb_register_ppc2simulink_2                           |    45|
|109   |  gpio_pins3_send_trigger                  |wb_register_ppc2simulink_3                           |    44|
|110   |  gpio_pins3_snapshot_count_reset          |wb_register_ppc2simulink_4                           |    45|
|111   |  gpio_pins3_snapshot_counter              |wb_register_simulink2ppc_5                           |    76|
|112   |  gpio_pins3_sum_ab                        |wb_register_simulink2ppc_6                           |    76|
|113   |  gpio_pins3_trig_debug_reset              |wb_register_ppc2simulink_7                           |    45|
|114   |  gpio_pins3_trig_debug_timer              |wb_register_simulink2ppc_8                           |    76|
|115   |  gpio_pins3_trig_debug_timer_reset        |wb_register_ppc2simulink_9                           |    45|
|116   |  gpio_pins3_trig_debug_trig_rec_count     |wb_register_simulink2ppc_10                          |    76|
|117   |  snap2_v2_infrastructure_inst             |snap2_v2_infrastructure                              |    60|
|118   |  sys_block_inst                           |sys_block                                            |   175|
|119   |  wbs_arbiter_inst                         |wbs_arbiter                                          |  1574|
|120   |    timeout_inst                           |timeout                                              |    28|
+------+-------------------------------------------+-----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 2596.328 ; gain = 532.160 ; free physical = 46967 ; free virtual = 66127
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2845 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2596.328 ; gain = 351.504 ; free physical = 46986 ; free virtual = 66146
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 2596.336 ; gain = 532.160 ; free physical = 46986 ; free virtual = 66146
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance snap2_v2_infrastructure_inst/MMCM_BASE_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.062 ; gain = 0.000 ; free physical = 46933 ; free virtual = 66094
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 156 instances were transformed.
  BUFG => BUFGCE: 7 instances
  FD => FDRE: 3 instances
  FDE => FDRE: 142 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME3_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
611 Infos, 300 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:09 . Memory (MB): peak = 2657.062 ; gain = 1180.879 ; free physical = 47046 ; free virtual = 66206
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.062 ; gain = 0.000 ; free physical = 47046 ; free virtual = 66206
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/kplant/lwa_firmware/gpio_pins3/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  7 22:19:31 2021...
