# $${\color{red} Work \space under \space progress \space...............!!!!!}$$


# $${\color{grey}DIGITAL \space VLSI \space SOC \space DESIGN \space AND \space PLANNING \space}$$
$${\color{blue}This  \space is  \space a \space  \space two  \space week  \space RTL2GDSII  \space flow  \space workshop  \space organized  \space by  \space VSD  \space in  \space collaboration  \space with  \space NASSCOM.}$$
$${\color{blue}This \space workshop \space provides \space a \space theoretical \space and \space practical \space insights \space of \space the \space design \space flow \space using \space open \space source \space EDA \space tools}$$. 
<p align="center" width="100%"><img src="https://github.com/Meghashree-H-S/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/44599861/a8b37faf-0ed8-40fc-8325-8bfd05a4d49c" width="400" height="300" title="ASICFlow" /></p>

## INDEX
- ['Inception of open source EDA, OpenLANE and SKY130PDK'](#day1)
- ['Goodfloorplan vs bad floorplan and introduction to library cells'](#day2)
- ['Design library cell using Magic Layout and ngspice characterization'](#day3)
- ['Pre-layout timing analysis and importance of good clock tree'](#day4)
- ['Final steps for RTLGDS using tritonRoute and openSTA'](#day5)  

**Languages**: Verilog, Tcl, Bash, Linux commands\
**EDA Tools**: OpenLANE, magic, OpenROAD, ngspice\
**Operating system**: Ubuntu

## Inception of open source EDA, OpenLANE and SKY130PDK

<img src="https://github.com/Meghashree-H-S/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/44599861/37c0e7d2-e0ab-4cfb-84fe-5361b91d2d98" width="200" />

<img src="https://github.com/Meghashree-H-S/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/44599861/3246456f-d984-4fea-9781-da360f5a79be" width="250" />


#### LabWork
The below figures shows the exploration of the files. "Sky130 pdk" has lib.ref which is specific to the process and lib.tech which has required open source tools.

<img src="https://github.com/Meghashree-H-S/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/44599861/178fd269-c15e-4923-92e0-3faee4aa126f" width="600" />

![image](https://github.com/Meghashree-H-S/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/44599861/f55bac9a-a9d5-49d4-8927-ddde01a936d4)
![image](https://github.com/Meghashree-H-S/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/44599861/c151c991-e6e0-41ca-b549-34edef8326ef)
![image](https://github.com/Meghashree-H-S/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/44599861/b77677c9-227a-4514-9641-edcffd56131b)

## Goodfloorplan vs bad floorplan and introduction to library cells

#### LabWork


## Design library cell using Magic Layout and ngspice characterization

#### LabWork

## Pre-layout timing analysis and importance of good clock tree


#### LabWork

## Final steps for RTLGDS using tritonRoute and openSTA


#### LabWork
