.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000011010001
000000000001110000
001110000000000000
000000110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000010000
000000000000000000
000000000000000000

.io_tile 5 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000001100001
000000000001010000
001101010000000000
000000001000000000
000011111000000000
000101010000000000
000000000000010010
000000000001110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000011010101
000001010001111000
001111010000000000
000001011000000000
000000000000000000
000111010000000000
000000000010010010
000000000001110000
000010000000000000
000001010000000001
000000000000000001
000000000000000000

.io_tile 7 0
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000001110101
000000000011011000
001100000001100000
000000000000000000
000010000000000000
000100010000000000
000010000000000000
000001110000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000000000010
000101010000100000
000000000000000000
000000000000000001
000000000001100001
000000000001010000
001100000000011000
000000000000000000
000010110000000000
000101010000000000
000000000000000010
000000000001000000
000000000000100000
000000000000000001
000000000000000001
000000000000000000

.io_tile 10 0
100000000001000000
000100000000000000
000000111000000000
000000001000000001
000010000000000000
000001010000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000010000010
000000000001110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000001110001
000000000011010000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
100011110000000000
000001111000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
010000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
011000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000001111100000000001000000100000010100000000
000000000000000001100000000000001111100000010000000000
111000000000000000000000010000000001100000010100000000
000000000000000000000010000001001011010000100000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000100000010100000000
000000000000000000000010111101001000010000100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000100000010100000000
000000001110000000000000000000001000100000010000000000
000000000000000000000110000001001100101000000100000000
000000000000000000000000000000000000101000000000000000
010000000000000000000000000000011000101000000100000000
000000000000000000000000000001010000010100000000000000

.ramb_tile 3 1
000000000000001101100000011111100000000000
000000000000001111000011111111101100100000
111000000001010000000110100000000000000000
000000000000100000000000000111000000000000
010000000000000000000111100101100000000001
110000000000000000000110000001100000000000
000000000000000000000000011000000000000000
000000000000000000000010100111000000000000
000000000000000000000000000001000000000000
000000000000000001000000001001000000010000
000000000000000000000000000000000000000000
000000001100000000000011111101000000000000
000000000000001000000000001001100000000000
000000000000000111000010011011100000100000
110000000001010111000010000000000000000000
110000000000100001000110111111000000000000

.logic_tile 4 1
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000011101000000000000000000100000000
000000000000000000000100000111000000000010000001000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000001000000100000000110100000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000001
000000000000001000000110001000000000000000000100000000
000000000000000001000000001011000000000010000000000000

.logic_tile 6 1
000000000000000111100000000001000000010110100000000000
000000000000000000100011100000000000010110100000000000
111000000000000101000000000000000000000000100100000001
100000000000001101100000000000001101000000000000000000
010000000000000000000010100101000000011001100100000000
010010000000000000000110110000101011011001100000000000
000000000000100000000000000101011000010101010000000000
000000000001000000000010110000100000010101010000000000
000000000000000000000110000111100000000000000110000000
000000000000000000000000000000000000000001000000000000
000001001100000000000000010000001010000100000100000001
000010000000000000000010000000010000000000000011000000
000000000000000000000000000101111000010101010000000000
000000000000000000000000000000100000010101010000000000
110000000000001000000000000011100000000000000100000000
000000000000000101000000000000100000000001000000000000

.logic_tile 7 1
000000000000000000000000000000000000010110100110000000
000000000000000000000000000011000000101001010010100100
111000000000000000000000000000000001000000100110000000
100001000000000000000000000000001110000000000010100001
110000000000000000000000001000011110010101010000000000
110000000000000000000000001111010000101010100000000000
000000000000100000000000000000000000000000100110000000
000000000000010000000000000000001111000000000001100101
000000000000001000000000001000011110010101010000000000
000000000000000001000000000111000000101010100000000000
000000000000000000000000000000000001000000100100000101
000000000001010000000000000000001111000000000001000101
000000000000000000000110100000000001000000100100000000
000000000000000000000110110000001110000000000011100101
110000000000000101000010100111100000000000000100000101
000000001000001101100110110000100000000001000000100011

.logic_tile 8 1
000001000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000001000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000001000000110010011100000000000001000000000
000000000000001111000011100000100000000000000000001000
111000000000000000000000000011100000000000001000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001000001000001000011100000000
010000000000000000000000001011001101000100100000000000
000000000000000111100000010011101000001000010100000000
000000000000000000000010000000101001001000010000000000
000000000000000000000000011011111010000000000100000000
000000000000000000000010000011110000111100000000000000
000000000000001000000110011001000000101001010000000000
000000000000000001000010001101000000111111110010000000
000000000000000000000000001011101000011111110010000000
000000000000000000000000000011111101111111110000000000
010000000000000000000000000000000001001111000100000000
110000000000000000000000000000001101001111000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000101011000101000000100000000
000000000000000000000000000000100000101000000010000000
111000000000000101000000000000000000100000010100000000
000000000000000000000000000101001011010000100000000001
010000000000001000000000010000001010101000000100000000
000000000000000001000010110011010000010100000000000000
000000000000000001100010100000011010101000000100000000
000000000000000000000000001101000000010100000010000000
000000000000001000000000000101011100101000000100000000
000000000000000011000000000000110000101000000010000000
000000000000000000000110000101100000101001010100000000
000000000000000000000000001101100000000000000010000000
000000000000000000000110000101011110101000000100000000
000000000000000000000000000000100000101000000000000000
010000000000001000000000000000001110110000000100000000
000000000000001011000000000000011011110000000000000010

.ramt_tile 3 2
000000000000000000000000001101000001000001
000000010000000000000000001001101010000000
111000000000000000000000001000000000000000
100000010000000000000011000101000000000000
110000000000000111000011110111000000001000
110000000000001111100110101011000000000000
000000000000000111000000000000000000000000
000000000000001111100011110101000000000000
000000000000000000000110000011000000001000
000000000000000000000111100101100000000000
000000000000000001100000000000000000000000
000000000000000000100000001111000000000000
000000000000001000000111100011100000000010
000000000000001001000010011101000000000000
110000000000000111100000001000000000000000
110000000000000000000000001101000000000000

.logic_tile 4 2
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000000000111000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010001000110011000000000000000000100000000
000001000000100000000011110011000000000010000000000000
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001010000000000000000000
000000000000000011100000000011000000000000000110000000
000000000000000000100000000000000000000001000000000000
000000100000000000000000001000000000000000000100000001
000001000000000000000000001101000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000

.logic_tile 5 2
000000000000000000000010111000000000000000000100000000
000000000000000000000110000001000000000010000000000010
111000000000001000000111100000011001001100110000000000
000000000000000001000110100000011010001100110000000000
000000000000000101000000010000011000000100000100000000
000000000000100000000010010000010000000000000000000000
000000000000000000000010100111111010010101010000000000
000000000000001101000110110000010000010101010000000000
000000000000000000000110000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000001
000000000000000001100000000011011010001010000000000000
000000000000000000000000000101111110100000100000000000
000000000000100001100000001000000000100110010000000000
000000000001000000000000000101001001011001100000000000

.logic_tile 6 2
000000000000001001100110000000000000000000001000000000
000000100000001001100100000000001000000000000000001000
000000001010000101000110000000011111001100111000000000
000000001110100000000100000000001101110011000010000000
000000000000000000000000000001001000001100111000000000
000010000000000000000000000000100000110011000000000000
000000000001010001100000010000001001001100111000000000
000000001010100000100010010000001000110011000000000000
000000000000000000000000000001001000001100111000000000
000000101111000000000000000000000000110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000001000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000010100000000001000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 7 2
000010100000000000000011100001100001110110110011000100
000000000000000101000010010000101001110110110000000001
111000000100000000000011110011101100100010000000000000
100010000000001101000111101001101011000100010000000000
010000000000100101100000011000000000011001100000000000
010000000001001111000011101101001100100110010000000000
000001000010100001000110110000001100000100000100000000
000000000000000000000010000000000000000000000011100000
000000000000000000000110000000000001000000100100000000
000000000000001101000100000000001000000000000001000000
000000000001010000000000010101111001001100000000000000
000000100000100000000010011011011011000000000000000000
000000000000100000000000000101000000001001000000000000
000000000001000000000000000001001010100000010000000000
110000000000000000000000000101000000000000000110100001
000000000000010000000000000000000000000001000001000000

.logic_tile 8 2
000000000000000101100000001001011100000000010000000000
000000000000000000000000001001011110000000000000000000
111000000000000000000111110000000000000000000100000000
100000000000000000000110001101000000000010000010000000
010000000001000000000011010000001111001100110000000000
110000000000100000000010100000001100001100110000000000
000000001111000000000000001000000001011001100000000000
000000000000100000000000001111001001100110010000000000
000000000000000101000000010011100000000000000100000000
000000000000000111000010010000000000000001000001000000
000000000000001001100110000000000000100110010000000000
000000000000000101000000001111001110011001100000000000
000000000000101101000000000011011110110011000000000000
000000000000001001100011111011001100000000000000000000
110000001010001000000000011000011100000001010000000000
000000000000001001000010010011000000000010100000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000000001000000000000111100000000000000100000000
100000000000001011000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001000000000000000000000000000000

.logic_tile 11 2
000000000100001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001001010101000000010000000
000000000010000000000000000000000000101000000010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000111000000000001001100101000000100000010
000000000000000000000000000000000000101000000000000000
111000000000000000000000000000011110110000000110000000
000000000000000000000000000000011000110000000000000000
010000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000101000000010000011100000100000000000000
000000000000000000100010000000010000000000000000000000
000000000000000001100000000001011100101000000110000000
000000000000000000000000000000000000101000000000000001
000000000000000001100000000000000000100000010110000000
000000000000000000000011010001001010010000100000000000
000000000000000000000000001001000000101001010100000001
000000000000000000000000000101000000000000000000000000
010000000000000000000110001000000000100000010100000000
100000000000000000000000001101001000010000100000000100

.logic_tile 2 3
000000000000000101000000000000000000100000010100000000
000000000000000000000000001101001010010000100000000000
111000000000000000000000000101001110101000000100000000
000000000000000000000000000000110000101000000000000000
010000000000000001100110100000000001100000010100000000
000000000000000000000000001101001010010000100000000000
000000000000000111100000000000001010101000000100000000
000000000000000000000000001011010000010100000000000000
000000000000000000000111100001000000100000010100000000
000000000000000000000000000000001011100000010010000000
000000000000000000000000011101000000101001010100000000
000000000000000000000010000111100000000000000010000000
000000000000000000000110010000001110101000000100000000
000000000000000000000010001101010000010100000000000000
010000000000001000000000000101011100101000000100000000
000000000000000001000000000000110000101000000000000000

.ramb_tile 3 3
010000000000000101100110111101000000000010
001000001010000000000011110111101100000000
111000000000000000000000000000000000000000
000000000000000000000000001111000000000000
010000000000001000000000001001000000000000
011000000000000101000010000011000000000000
000000000001000111000000001000000000000000
001000000000000000000011111011000000000000
000000000000100000000010101001000000000010
001000000001010101000000001011100000000000
000000000000000000000010100000000000000000
001000000010000001000010001011000000000000
000000000100000101000000000101000000000100
001000000000000000000010100111000000000000
010000000000000101000000001000000000000000
111000000000000000000000001101000000000000

.logic_tile 4 3
000000000001001111100000000000000001000000100100000000
000010000000100001100000000000001000000000000000000001
111000100000000101000000000111100000000000000100000001
000000000000000101100010100000000000000001000010000000
000000000000000000000010110101011000010000010000000000
000000000000001101000010000000001000010000010000000000
000000000000000101000000000000001010000100000111000000
000000000000000000000000000000010000000000000000000000
000000000000000101100110110101011001001100010000000000
000000000000000000000010100001001101000100110010000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000001000000000010000000000000
000000000000000000000000000000001101001100110000000000
000000000000000000000000000000001010001100110000000000
000000000000100001100000000001101100000011000000000000
000000000001000000000000001011111011001100000010000000

.logic_tile 5 3
000001000000000101000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000001000000000000000000000000011110001100111000000000
000010100000000000000000000000001111110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000010000101000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101000000000111001000000011111000000000
000000000000000000000000000001100000111100000000000000
000010100000000101000010100000001000001100111000000000
000010000000000101100110110000001110110011000000000000
000000000000000101000010100000001001001100110000000000
000000000000000000100100000000001100110011000000000000

.logic_tile 6 3
000000000000000000000010110000001000001100110000000000
000000000000000000000110101101000000110011000000010000
111000000000001101000110101000000000000000000100000000
100000000000001111100000000001000000000010000010000000
000000000010000101100110001111101101100000000000000000
000000000000000000000111010101111101000000000000000000
000000000000000101100010110001001011000000110000000000
000000000000001111000110000111101011110000000000000000
000000000000001001000110001000000000000000000100000000
000000000000000111100011111101000000000010000010000000
000000000110000000000110011000001100011000000000000000
000000001110000000000110011011001011100100000000000000
000000001000101000000000000001111010100100000000000000
000000000000011001000000000000101101100100000000000000
000000000000000000000111010111111000000000010000000000
000000000000000000000111101001101100000010000000000000

.logic_tile 7 3
000000000110101001000010100000000001011001100000000000
000000000001000001000010100101001001100110010000000000
111000000000001101000110110001101000100010000000000000
000000000000000001000011010111011111000100010000000000
000000000000000001000111010011101100000010010000000000
000010000000000000100010100001111011011000000000000000
000000000010000101100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000001100010010011000000000000000000000000
000001000001000000100010011011000000111111110000000000
000001000000000000000010001011001110001000010000000000
000000100000001101000100000001111000010010000000000000
000000001110001000000110011001101011101000010100000100
000000001100011011000111000101111100110100010010000000
110000000000000000000000000000000000011001100000000000
000000000000000000000000000111001001100110010000000000

.logic_tile 8 3
000000001110000111100111010011111000111001010100000000
000000100000000101000110101001001000110000001000100001
111000000000000101100110110001101010100000000000000000
100000000000000000000010000001111101000000010000000000
000000000000000111000010100001101100000010010000000000
000000000000000000100010101101101010100100000000000000
000000000000000111000111010101111110000011110000000000
000000000000000000000111101001000000111100000000000000
000000000000000101100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110000111000001100000010000000000
000000000000000000000010001111001101000000000000000000
000001000000001001100110011000001110100100000000000000
000010100000000001000110001011001111011000000000000000
110000000000000011100110000111111011011010010000000000
000000000000000000000100001101111011000000000000000000

.logic_tile 9 3
000000000000000000000000000101001010010011110000000000
000000000000010000000000000000101011010011110010000000
111000000000000000000000000000011100000100000100000000
100000000000000000000000000000000000000000000000000000
000000000000000101000110010000000000000000000100000001
000000000000000111100010001101000000000010000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000010100000001011000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000111000000000010000000000000
000010100000000000000111100101000000000000000000000000
000001000000001101000000000000000000000001000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000000100000

.ramb_tile 10 3
010000000000100000000000000011100001000000
001000000000000000000011110011101100000000
111000000000001111100000001000000000000000
000000000000000101100000000001000000000000
010000000000000000000011110011100000000000
011000000000000000000011111101000000000000
000000100000000000000111011000000000000000
001000000010000000000111011101000000000000
000000000000010000000011101011000000000000
001000000000101111000000001101100000000000
000000000000000111100011100000000000000000
001000000000000001100010001101000000000000
000000000000000000000000001111100000000000
001000000000000000000000001011000000000000
010000000000001000000000011000000000000000
011000000000001011000011111111000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110000100000
000000000000000000000000000000000000000011110000000001
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000101111000000000
000000000000000000
000001110000000000
000000000000000000
000000000001010010
000000000001110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000001101000000101001010100000001
001000000000000000000000001101000000000000000000000000
111000000000001000000000000011000000101001010100000001
000000000000000001000000000101100000000000000000000000
010000000000001001100110000000001010110000000100000001
101000000110000111000010110000001100110000000000000000
000000000000000000000110000000000000100000010110000000
001000000000000000000000001101001010010000100000000000
000000000000101000000000010000001010110000000100000001
001000000000000001000010000000001011110000000000000000
000000000000000000000000000101000000100000010110000000
001000000000000011010000000000001010100000010000000000
000000000000000000000000001101000000101001010100000000
001000000000000000000000000001000000000000000010000000
010000000000000000000000000011100000101001010100000000
101000000000000000000000000101000000000000000000100000

.logic_tile 2 4
010000000000000000000000000000011010110000000100100000
001000000000000101000000000000011110110000000010000000
111000000000001000000000001000011110101000000100000000
000000000000000001000000001101010000010100000000000001
010000000000000000000110000000011010110000000100000000
001000000000000000000000000000011011110000000010000000
000000000000000000000010100001000001100000010100000001
001000000000000000000011100000001011100000010000000000
000000000000000000000000011101100000101001010100000001
001000000000000000000010001101100000000000000000000000
000000000000000000000000001000001100101000000101000000
001000000000000000000000001101010000010100000000000000
000000000000000001100000000000011011110000000100000000
001000000000000000000000000000011110110000000000100010
010000000000000001100110001001100000101001010100000001
001000000000000000000000001101000000000000000000000000

.ramt_tile 3 4
000000000000000000000010001101000001000000
000000010000000000000011100101101011010000
111000000000000000000000001000000000000000
100000010000101111000000000111000000000000
110000000000000000000000000111100000000000
110000000000001111000010011001100000000000
000000000000000001000111001000000000000000
000000000000000000100111101101000000000000
000001000001000000000000001111000000000000
000010100000000000000000001011100000100000
000000000000000000000110000000000000000000
000000000000000000000110000101000000000000
000000000000100000000011111011100000000000
000000000001000000000110010001100000010000
110010100000000111100000010000000000000000
110001000000000001100010011001000000000000

.logic_tile 4 4
010000000000000000000000000000001110000011110110000000
001000000010000101000000000000000000000011110010100001
111000000000000000000000001000000000000000000110000001
000000001000000000000000001011000000000010000000000000
010001101100001011000010100000000000000000100100000001
111010100000000011000100000000001101000000000000000001
000000000000010000000111000000000001000000100100000001
001000000000100000000100000000001111000000000000100001
000000100000000000000000010000001110001010000000000000
001000000010000000000010100111001000000101000000000001
000000000000101000000110100000001110000100000101000100
001000000000010101000000000000000000000000000000100000
000000000000101101100000010111001011100111010000000000
001000000001010001000010010101101011010010100000000010
110000000000000000000000010000011100000100000110000000
001000000000100000000010100000000000000000000000000110

.logic_tile 5 4
010001000000000000000110100101000000000000001000000000
001010100000000000000000000000000000000000000000001000
000000000000000101100110100000011011001100111000000000
000000000000000000000000000000001000110011000000000001
000000000010001101100000010101001000001100111000000000
001000000000000101000010100000100000110011000000000000
000001000000000111100000000000001000001100111000000000
001000100000000000000000000000001110110011000000000001
000000000110000000000000000001101000001100111000000000
001000000000000000000000000000100000110011000000000001
000000000000000000000000000111001000001100111000000000
001000000000000000000000000000000000110011000000000000
000000000100101101100000000001001000001100111000000000
001000000001010101000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
001000000000000000000000000000000000110011000000000100

.logic_tile 6 4
010000000000000000000010110000000000000000000100000001
001000000000001101000110001101000000000010000011100000
111000000000000111100000010101100000000000000100000000
000000000000000000000011110000000000000001000011100000
110000000000001101000110100001001011100010000000000000
111000000001001011100000000101101111001000100000000000
000000000000001101100000011101011001001000010000000000
001000000000000101000010011111111010010010000000000000
000000000110000000000000000111011100000000000000000000
001000000001011101000000000001111001010000000000000000
000000000000000000010010100011000000000000000110000000
001000000000000000000111100000000000000001000010000001
000001000000000000000010000101111001001000000000000000
001010000000000000000010110011101101000001000000000000
110000000000000000000010010000000000000000000100000000
001000000000000000000010001001000000000010000000000000

.logic_tile 7 4
110000001010101001000010011101101100000110100100100000
001000000000011011000011101111111000001001100000000000
101000000000000111000000011101011101101111010000000000
001010000000001001100011100011111101000001010000000000
010000001010000001100010000111101001010111100100000000
011010100000011111000000000001111000000010000001000000
000000000010001011100000000111011001000100000000000001
001010100000000111100011101111111010000000000000000000
000000000001011111100111011101001101101011110000000000
001000000000001011100011100111001010001001000000000000
000000000000001101000011110000000000000000000000000000
001000001100000001100111110000000000000000000000000000
000001001000000001000110110001011001010111000100000000
001010000000000000000010100111001100000011000000000100
000000001110000101000110111101001101010111100110000000
001000000000001111100010100001011110000010000000000000

.logic_tile 8 4
010001000000000111100111100000000000000000001000000000
001010100000000000100000000000001011000000000000001000
111000000000011000000111000111000001000010101010000001
100000000110101111000100000000001100000001010010100101
110000000000000000000110010101001000001100110100000000
111001000000000000000010000000101110110011001000000001
000000000000100001100111000000001010000011110100000000
001000000000010000100100000000010000000011110000000000
000000001100000000000010110011000000000000000000000000
001000000000000000000110100000100000000001000000000000
000000000000000001100000001111001010001100110100000000
001000000000000000000000000011010000110011001000000000
000000001100000001100010001001011111111110000000000000
001000000001010000000100001101111110010101000000000000
010000000000000111000000010001101101110110000000000000
111000000000000000100010100001011001110101000000000000

.logic_tile 9 4
010000000000001000000010010101101011011100100000000000
001000000000001001000110011011011111101100100000100000
111000000000001000000011101000000000010110100000000000
100000000000001001000100001001000000101001010000000000
110000000001000000000000001001001011011100000000000000
111000000000111001000011101111111100101110100000000000
000000000000000111000010101001111110010100110000000000
001000000000001001100100000111011011011000110000100000
000010000010001000000000011101001110001001000010000000
001001000000000101000010101111101000101011110000000000
000000000000001000000000000111101000000001010000100000
001000000000000101000000001101111111011111100000000000
000000000000000000000011100101001011011100100000000000
001000000000000101000010100011011111101100100000000000
000000000000000000000010001101111010101000000110000000
001000000000000101000000001001010000111101010000000000

.ramt_tile 10 4
000000000000010111000000001011100000000000
000000010000100111000000001111001000000000
111000100010001000000000010000000000000000
100000010010001011000011010001000000000000
010010100000000000000011101011000000000000
110001000000000000000000001001000000000000
000000100000000000000000000000000000000000
000010000000000000000000001111000000000000
000010100000000111000010011011100000000000
000001000000000000000111100001100000000000
000000000000001011100111100000000000000000
000000000010001001000000000111000000000000
000000000000000000000000000111100000000000
000000000000001111000010001011100000000000
110000000000000000000011110000000000000000
010000000000000000000111011011000000000000

.logic_tile 11 4
110010100000000000000000000000000000000000000000000000
001001001100010000000011110101000000000010000000000000
101000100000000011000000001000000000000000000000000000
001001001000000000100000000001000000000010000000000000
010010000000000011000000000000000000000000000000000000
011001000000000000100000000000000000000000000000000000
000000000000000000000000011111111101011100000000000000
001000000000000000000010101011001011101110100001000000
000000000000001000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000001000000001000010010000000000000000000000000000
000000000000000000000000000000011101000011000100000000
001000000000000000000000000000011100000011000000000010
000000000000000011100000001011111101000001010000000000
001000000000000000100010111011011111101111010000000100

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000000011101110000000110000000
001000000000010000000000000000001001110000000000000000
111000000000001000000000010000011001110000000110000000
000000000000000001000010000000001100110000000000000000
010000000000000001100110000011100000101001010100000001
101000000000000000000000001101000000000000000000000000
000100000000000000000000001000000001100000010100000001
001100000000001101000010100011001010010000100000000000
000001000000000000000000000101111100101000000100000000
001000100000000000000000000000100000101000000000000001
000000000000000111000000001000001010101000000100000000
001000000000000000000000000011000000010100000000000001
000000000000000000000000000011100001100000010100000000
001000000000000000000000000000001111100000010000000001
010000000001010001100110000111100001100000010100000000
101000000000000000000000000000001100100000010000000001

.logic_tile 2 5
110001000000000111000000000000000000000000000000000000
001010100000001101100010110000000000000000000000000000
101010100000001000000000000001101000000110100101000000
001000000000000111000011110101111100001001100000000000
010000000000101001000111111111111011010100000000000000
111000000001001111000010010011101000100100000000000000
000000000000001111100111000101011010110110000000000000
001000000000001111100000001101001000110101000000000000
000001000010000001000110010011001100000010100100000000
001000000000000001100010000001011110001011100010000000
000000000000010000000010001111011010100111010000000000
001000000000001001000000000111111000100001010000000000
000000000000010011100010001011011100010111100110000000
001000000000000000100000000111011101000001000000000000
000000000000000001100000010000000000000000000000000000
001000000000000001000010100000000000000000000000000000

.ramb_tile 3 5
010000000000000000000111111001100001000000
001000000000000000000011110111001101000000
111000000000000111100000000000000000000000
000000001100000000000000001111000000000000
110000000000001000000000000101000000000000
111000000000001111000000000111000000000000
000010100000000000000000001000000000000000
001001000000000000000000000011000000000000
000001000001000000000000000011100000000000
001010100000000000000000001001100000000000
000000000000000101000111001000000000000000
001000000000000111100110110111000000000000
000000001100100101000111001111100000000000
001000000000000000100011111111100000000000
110000000000000111000010100000000000000000
011000000000001101000111111001000000000000

.logic_tile 4 5
110000000000000001100000010000000000000000000000000000
001000000000100101100011110000000000000000000000000000
001000000000000111000000000000000001101111010010000000
101000000000000000100000001111001000011111100000000000
010000000000001111100000000101100000111111110110000001
011000000000000101100000001011100000000000001001100000
000000000000000000000000010000000001000000100000000000
001000000000100000000010000000001110000000000000000000
000000001110000001000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000111001101010000100000000000
001000001000000000000000000101011011010000010010000000
000000000000000011100000010101100000010110100100000010
001000001110000000000011100000100000010110101011100010
110000000000001000000000000001000000001001000000000000
001000000000000101000000000011001000010000100000000000

.logic_tile 5 5
010000000000101001100010100000001001001100110000000000
001000000001011111000010100000001010110011000000010000
101000000000000011100010110000011100000100000100000000
101000000000001111000011100000010000000000000000000000
000000000000000111100000010001011110000001100000000000
001000000000000000000011110000101001000001100000000000
000000000000000001100110100011101010000001000000000001
001000000000010000100010000000101000000001000001100100
000001000000101000000010000011000000101111010010000001
001000100001010001000100000000101000101111010000000000
000010100000100000000000011111111000111110000000000000
001001000000010000000010000001001011101010000000000000
000000001100000111000000001000000000000000000100000000
001000000000000000000000001001000000000010000000000000
110000000000000101100000001101101101010010000000000000
001000000000000001000000001101101001000100100000000000

.logic_tile 6 5
110000000000000111000000000001011011110011000000000000
001000000000000111000010011011001011010010000000000000
001000000110000001100000010000011111001100110000000000
001000000000000000000010000000011111001100110000000000
010000000000000000000000000011001110010101010000000000
011000000000000000000000000000110000010101010000000000
000000000000000000000110000111100001011001100000000000
001000000000001001000000000000001111011001100000000000
000001000000100000000110010000001110010101010000000000
001010000000000000000110000111010000101010100000000010
000000000000001000000000001000000000010110100110000000
001000000000001001000000000001000000101001011010000000
000000000000100001100000010001100001100110010110000000
001000000000010000100010010000001001100110011010000000
110000001110100001100110010011111110010101010000000000
001000000000010000100110010000000000010101010000000000

.logic_tile 7 5
010000000110000000000000000000001010000100000100000000
001000000000001101000000000000010000000000000000000010
111000000000000000000000001000000000000000000100100000
100000000000000000000000000011000000000010000000000100
000000000000000000000010100000000000000000100100000000
001000000000000000000110110000001000000000000000000010
000000001010000000000000000011000000000000000100000000
001000100000000000000010110000000000000001000000000000
000010100000000000000000000000011010000100000100000000
001001100000001101000000000000010000000000000000100000
000000000000000001100000000000011100000100000100000000
001000000000000000000010110000010000000000000000000000
000000001111010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
001000000000000000000000000000100000000001000000000010

.logic_tile 8 5
010010000000010000000010100000001100000100000100000000
001000000001100000000010100000000000000000000000000000
111000000000000001100000001000000000000000000100000000
100000000000000000000000000111000000000010000000000000
010000000000001001100110100000011100000100000100000000
111000001110010001000100000000000000000000000000000000
000001000000001101000110000101111111000010100000000000
001010000001010001000000001001001000010000100000000000
000000000110000011100111000000000001000000100100000000
001000000000000000100100000000001111000000000000000000
000000000000000001000000001101101000010110100000000000
001000000100000001100000000101110000010101010000000000
000000001100000000000000000101001000000001110000000000
001000000000000000000000001001011010000000010000000000
110010000000001101000111000000000000000000000100000000
011001000000000011000000001011000000000010000000000000

.logic_tile 9 5
010001000110000000000110000111100000000000001000000000
001010100001000000000000000000000000000000000000001000
011000000000000000000010000000000001000000001000000000
100010100000000000000100000000001100000000000000000000
000000000000000000000110110111001000001100110100000000
001000000000000000000010100000100000110011000000000000
000000000010100011100111111111001100100001010000000000
001000000000000000100110101001111011100000000000000000
000000000000000000000000010000011110000011110100000000
001100101111000000000010010000000000000011110000000000
000000000000000001100111001000000001001100110100000000
001000000000000000000100000011001110110011000000000000
000000000000000000000110011000011101001011110001000000
001000000000000000000110001101011110000111110000000100
010011000000001001100000000101011111010010100000000000
111000001110000001100000001001101011010110100000000000

.ramb_tile 10 5
010000000000001001100000000111100001000000
001000000000001001100000000001001100000000
111000000000000111100111101000000000000000
000000000000000000100000001001000000000000
110000000000000000000111101001000000000000
111000000000000000000100001111000000000000
000000000000001111100000001000000000000000
001000000000000111000000000001000000000000
000010000000000000000111100011100000000000
001001000000000000000111101011000000000000
000000100001010011100000001000000000000000
001001000000001001100000000101000000000000
000000000000010000000111000011000000000000
001000001100100000000100001101100000000000
010000000000001000000111111000000000000000
111000000000000111000111011111000000000000

.logic_tile 11 5
010000000000000000000000000000001110000011110000000000
001000000000000000000010010000000000000011110000000001
111000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000001000000000000000000000000000100110100111
001000000000001111000000000000001101000000000001100101
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000010000000000000000000000000000000000000000
001000001110100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100100000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000110010000001010110000000100000000
000000000000000000000011100000001100110000000000000001
111000000000000000000000000011001000101000000110000000
000000000000000000000000000000010000101000000000000000
010000000000000000000000000000011100101000000100000001
100000000000000101000000000011010000010100000000000000
000000000000000000000000011000001100101000000100000001
000000000000000001000010000101000000010100000000000000
000000000000001001100000000000000001100000010100000000
000000000000001011000000000011001110010000100001000000
000000000000000000000110000000001100101000000110000000
000000001110000000000000000011000000010100000000000000
000000000100000000000000000000001000101000000100000000
000000000000000000000000000011010000010100000000000010
010000000000000001100000000000001101110000000100000000
100000000000000000000000000000001011110000000000100000

.logic_tile 2 6
000000001100001000000000000101101111000001000000000000
000000000000001111000011100001011010010010100000000000
111000000000000000000000000101000000000000000100000001
000000000000001101000000000000100000000001000000000010
010000001110001000000010111101001010011100000000000000
010000000000001111000110010101101101000100000000000000
000000000000000111100010100000000000000000000000000000
000000000000001001100110110000000000000000000000000000
000000000000100000000000000000011010000100000100000000
000000000001000000000010100000010000000000000000000001
000000000000000000000000010001100000000000000100000001
000000000000000000000010000000000000000001000000000001
000000000000000000000000011000000000010110100100000100
000000000000000000000010101011000000101001010010000001
110000000000000000000000000101100000000000000100000000
000000000010000000000000000000100000000001000000000001

.ramt_tile 3 6
000000001111000111100000000001000001000000
000000010000100000100000000011001101000000
111000000000000111100111001000000000000000
100000010000001001100100001001000000000000
110000000000000000000000000011000000000000
110000000000000000000000000111100000000000
000000000000001001000000001000000000000000
000000000000000111100011101011000000000000
000000001110000000000010001001100000000000
000001000000001001000100000011000000000000
000000100000000000010010001000000000000000
000001000010001001000010011101000000000000
000000000000100001000010001101100000000000
000000000001000000000000000001000000000000
010000000000000000000000001000000000000000
110000000000000000000010011111000000000000

.logic_tile 4 6
000000000011010101000000001000000001011001100000000000
000000000000000001100010101001001011100110010000000000
001000100000001000000000001001001011011100000000000000
001000001110000101000010111101101100001000000000000001
000000000000001011100110100011001011000001000010000000
000010000000000101000110100101011000010110000000000000
000000000001010000000010110101000000000000000100000000
000000000000000000000110100000100000000001000000000000
000000000000000011100110001101011110000000100000000000
000000000000000000100000000011101010100000110000000000
000000000000000011100000000111001010010100000000000000
000000000000001101110000000101001011011000000010000000
000000000000000111000000000001011110101010100000000000
000000000000000000000000000000010000101010100000000001
110010000000001000000000010000000000000000100100000000
000000000000001001000011010000001101000000000000000000

.logic_tile 5 6
100001000100100111000000001001101011100010000000000000
000010100001010111100011100111111010001000100000000000
001010000000001101000011100000000000000000000000000000
101000000000000001000000000000000000000000000000000000
010001000000001001000000010111000000011001100000000000
010010100000000101000010000000101110011001100000100000
000000000000001001100000011001001101110000000000000000
000000000110010101000010101101001101010000000000000100
000001000000001000000000000011111110010101010000000000
000010100000000001000011100000000000010101010000000000
000000000001110101000110000000001111001100110000000000
000000000000000111100010100000011110001100110000000000
000000000000000101000010100001111011000110100100000000
000000000000000000100110111011001101000110010000100000
000000000000000011100000000011111000100010000000000000
000000000000001101100000000101001000001000100000000000

.logic_tile 6 6
000000000000000111000111000000000000000000000100000000
000000000000000000000100000101000000000010000000000000
111000000000000000000010110000011000101010100100000000
000000000000000101000011101001010000010101010000000000
010000000000000101000011100000000001011001100100000000
110000000000000000000010100011001010100110010000000000
000000000000000111100111000101100000000000000100000000
000000000000000000000100000001100000111111110000000000
000000000000001000000000000001100000000000000100000000
000000000000001001000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000

.logic_tile 7 6
000000000000000000000110110000000001000000100100000000
000000000000000000000010100000001000000000000000000000
111000000000001000000110100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000010100000000101100000000000011000000100000100000000
000001000000000000000000000000010000000000000000000000
000000000001010000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000010100101000000000000000100000000
000000100000000000000000000000000000000001000000000010
000000000110000000000000000000000000000000000100000000
000010100001000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000010000000000000000000000000000
000000001100000000000011100000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010010001110100000000000000000000000000000000000000000
010001001111000000000000000000000000000000000000000000
000000000001011000000000001000000000000000000100000001
000000000000100111000000001011000000000010000010000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000010101111000000100000010000000000
000001000000000000000100000101001101000110000010000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000001000001011100000000000000000
000000001010001101000010110101011000010000000010000001
111000000001000011100000010000000000000000000000000000
100000000000100101100011010000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000000010000000010101001000000000010000000000000
000000000000001101000000010000000001000000100110000001
000000000000000111000010000000001011000000000001000001
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000001001001111001000000000000
000000000000000000000000000000011000111001000000000000
000001000000000000000000011000001110000001010000000000
000010000000000000000010001001010000000010100000000110
000000000000000000000000000001111011111100110000000000
000000000000000000000000001101001010110000110010000000

.ramt_tile 10 6
000000000000000000000000010011100000000000
000000010000000000000011101101101101001000
111000000000000000000000001000000000000000
100000010000000000000000000101000000000000
010000000000000000000111100111100000000000
010000000000000000000100001111100000001000
000000000000000000000000001000000000000000
000000000000000001000000000011000000000000
000000000000000011100010001111100000000000
000000000000000000000010001011000000000100
000000000001000111000111100000000000000000
000000000000001111000110001111000000000000
000000001000000000000011101011000000000000
000000000000000000000010000111000000000001
110000000000001111000000010000000000000000
010000000000001111100011111011000000000000

.logic_tile 11 6
100000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011000100100000
000000000000000000000000000000001110000011000000000000
000001000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000100001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000010000000000001000000001000000000
000000000000000000000010110000001010000000000000001000
000000000000000001100010100001011010001100111000000000
000000000000000000100100000000100000110011000000000100
000100000000000001100000000000001000001100111000000000
000000000000000000100000000000001010110011000000000001
000000000000001101000110000000001001001100111000000000
000000000000001001100100000000001000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000001100000000000000000000001010110011000000000000
000001000000000000000000000000001001001100111000000100
000010100000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100110000000100
000000000000000000000000000000001001110011000000000000

.logic_tile 2 7
000000000000000101000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000000000010100111111000001100111010000000
000000000000000101000010100000010000110011000000000100
000000000000000000000000000000001000001100111000000000
000000000000010000000000000000001101110011000010000000
000000000000000101000000000000001000001100111000000001
000000000000000000000000000000001000110011000000100001
000001000000100000000000000000001001001100111010000000
000010101011000000000010110000001010110011000000000001
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001101110011000000000000
000010101100000000000000000000001001001100111000000000
000000000000010000000000000000001000110011000000000000
000000000000000101000000000000001001001100111000000000
000000001110000000100000000000001001110011000000000000

.ramb_tile 3 7
000000000000000000000111101001100001000000
000000000000100000000100001001101101000001
111000000000000111100111110000000000000000
000000000110000111100111110101000000000000
010000101110001000000111000011000000000000
110001000000001111000000000111000000000000
000000000000000011100000001000000000000000
000000001110000000100000000011000000000000
000000000000000111100111001001000000000000
000000000000000000000100000101100000000000
000010000001010001100000011000000000000000
000001000000100000100010010111000000000000
000000000001000001100000001001100000000000
000001000000000000100000001111000000000100
010000100000001000000110000000000000000000
010001001010001001000100001011000000000000

.logic_tile 4 7
000000000001000000000000000000000001000000001000000000
000000000000000000000010110000001011000000000000001000
000010000000000000000000000000011011001100111000000000
000000000000000000000010110000011010110011000000000000
000000000000000000000000000011101000001100111000000000
000000000010000000000000000000000000110011000000000000
000000000001000000000010100000001000001100111000000000
000000000000001101000100000000001101110011000000000000
000000100000000000000110110000001000001100111000000000
000000000000000000000010100000001101110011000000000000
000010100000000101100000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000010000000000000000000001111110011000000000000
000000000000000000000110100001001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 5 7
000000000000000000000000010011011111000001000010000000
000000000000000000000010100000111111000001000000100000
111000001010000101000000000000000000000000100100000000
100000000000000101000000000000001110000000000001000000
110000000001000000000110100000011010000100000110000001
110000000000100000000000000000000000000000000000100001
000000000001011000000000010101000000000000000110000001
000000000000000101000010100000100000000001000000000001
000000100000000000000110000001100000000000000100000000
000001001110000000000100000000000000000001000000000000
000000000000000000000000000000001000000100000110000000
000000000000000000000000000000010000000000000000000001
000000000000001000000011000000000001000000100100000100
000000000100001001000000000000001000000000000000000000
110000000000000000000110010000000001000000100110000100
000000000000000000000111010000001011000000000000000010

.logic_tile 6 7
000000001100000000000000000011011101001000000010000001
000000000000000000000000001101011000100000000000000100
111000000000000000000000001111100000111001110100000000
100000000000001001000000001101101110110000110000000000
110000000000000000000011000111100000000000000100000001
110000000000000000000000000000100000000001000000000000
000010100000000000000000011111000000111111110000000000
000000000000000000000011011011000000101001010000000000
000000100000100111100000000011101101011110100000000000
000000000000000000100000001101101000010110100000000010
000000000000000000000010000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001001101100110001011000000001001000000000000
000000000000100101000000000001001011000000000001000110
110000000000000000000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 7 7
000000000000001000000000000001101011000000100000000000
000000000000000111000000000101111010000000000000000000
111000000000000101100111100101011011000100100000000000
100000000000000000000100001101001001100001100000000000
110000000000000101100000010000000000000000000100000000
110000000000000000000010100001000000000010000010000000
000000000000000101100000000011100000000000000100000000
000000000000000000000000000000000000000001000000000010
000001000000100000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000010
000000000000000000000000000000000001000000100100000000
000000000000001101000000000000001111000000000000000010
000000000000000101000110101001101010010110100000000000
000000000000000000100000000101111010010100100000000000
000010000000000000000000001101000000101001010000000000
000001000000000000000010110001000000111111110000000000

.logic_tile 8 7
000000000000001000000110000000011110000100000100000000
000000000000000101000100000000010000000000000000000000
111000001010001000000110100001000001010110100000000000
100000000000001111000000001001001001010000100000000000
110000000000000000000111100111100000000000000100100000
110000000001000000000100000000000000000001000000000000
000000000001011000000000011000011000100000000000000000
000000000000101011000010101101001110010000000000000000
000000000000001000000111000101101100010111110000000000
000000000000001011000000000000010000010111110000000010
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110000000000000000000100100000000
000000000000001101000000000000001100000000000000000010
000000000000000000000000000000000000001111000000000010
000000000000000001000010000000001001001111000000000000

.logic_tile 9 7
000000000000001000000000010000011110000100000100000000
000000000000000101000011100000000000000000000000000000
111010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010001000000000000000000000001000000000010000000000000
000000000000000101100000000101100000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
110000000000001111100000000000000000000000000000000000

.ramb_tile 10 7
000000000001010000000000000000000000000000
000000010000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000001010101000000000000000000000000000000000000
100000000000100000100000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000010100101100000000000000000000000
000000000000000000000100000000100000000001000000000000
000000000000000000000000000000011000000100000110000000
000000000000000000000000000000000000000000000010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000010000000000000000000000000001000000000000001000100

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000001110000000000
000000001001000000
000000000001100000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000001100010100111111011101010100000000000
000000000000000000100010100101001101100000100000000000
111000000000000001100000000001011000010101010000000000
000000000000000011100000000000100000010101010000000000
010000000000000001100010010000001010000100000100000000
110000000000000000000010010000010000000000000000100001
000000000000000101000000001011101010010011000000000000
000000000000000101000010100101101001110010000000000000
000000000000010000000000000000001111001100110000000000
000000000000000000000000000000011010001100110000000000
000000000000000000000010000000000000000000100110000000
000000000000000000000110010000001000000000000000000001
000000000000000000000000001101111100000011110000000000
000000000000000000000010010101110000111100000000000000
110000000000001000000000001000000000000000000110000000
000000000000000001000000000001000000000010000010100010

.logic_tile 2 8
000000000000000000000000000001101000001100110000000000
000000000000000000000011100000000000110011000000010000
111010100001010101000010100001001010101000000000000000
000000001100000000100010101101100000000001010000000000
110011101110001101000000001111001101000011000000000000
110011100000000001000010101001101010000000110000000000
000000000000000101000000000101000000000000000010000000
000000000000000101000010101101000000111111110000000000
000000000000100001100000000001111010010101010000000010
000000000001000000000000000000110000010101010000000000
000000000000000000000000000001111010010101010100000001
000000000110000000000000000000100000010101010000000000
000000000000000000000011010000011011001100110000000010
000000000000000000000011000000001010001100110000000000
110001000000000000000000001000000000011001100000000010
000000100000000000000000001001001010100110010000000000

.ramt_tile 3 8
000010100000000111100000001001000001000010
000001010000000000100000000011001111000000
111010000000000111100000001000000000000000
100001011010100000100000000011000000000000
110000000000000111100000011111000000000000
010000000000000000000011111101000000001000
000010000000000001000111110000000000000000
000000000000000000000111100011000000000000
000000000001010111100110111001100000000000
000000000000100000000011101011000000000001
000000000000001111000000010000000000000000
000000001110000101000010101101000000000000
000000000000000000000000000101100000000000
000000000000000001000000000101100000000001
010000000001010000000110100000000000000000
110000001110100000000000001011000000000000

.logic_tile 4 8
000000000000000000000000000000001000001100110000000000
000000000000000000000000001111000000110011000000010000
111000000001010101000110000101100000011001100000000000
100000000000000000000010100000101110011001100000000000
110000000000000101000000001000000000000000000110100000
010000000000000000000000001101000000000010000000000100
000000000000010000000010100000000000000000000100100000
000001001010000000000000000111000000000010000010100000
000000000000000000000000000000000000000000000100000000
000000000000000000000011110101000000000010000010100000
000010001000010000000000000000011001001100110000000000
000001001010100000000000000000011000001100110000000000
000000000000001000000110000000011000000100000100000001
000000000000000001000000000000000000000000000010100000
110000000000000000000000000000000001001111000100000000
000000000000000000000000000000001001001111000000100000

.logic_tile 5 8
000000000000000000000011100000011010000100000100000000
000001000000000101000000000000000000000000000000000000
111000000001010000000110100011001110010101010000000000
000000000000100000000000000000110000010101010000000000
000000000000001000000110100000000000000000000100000000
000000001000000101000000001101000000000010000001000000
000000000000010000000110000000000001000000100000000000
000000000010000101000000000000001110000000000000000000
000000000000000000000000010001000000111111110000000010
000000000000000000000010010001100000010110100010000010
000000000000000000000110100001011011000000010000000000
000000000000000000000100000101011101000001000000000000
000000000000001001100110000000001110000100000110100000
000000001010000001100100000000000000000000000000000000
000001000010001000000111001111011110000011110000000000
000000000000000001000100001001010000000000000000000000

.logic_tile 6 8
000000000000001001000000000001000001100000010110000000
000000000000001101100010110000001110100000010000000000
001000000000000000000010000000000001100000010100000000
001000001010011101000100000001001101010000100000000000
110000000000000000000010101000001011101111000110000000
010001000000001101000100001011001000011111000000000000
000000000001000011100000000000000000000000000000000000
000000000000100111100000000000000000000000000000000000
000000000000000000000000001001011000101000010100000000
000000000000000000000010001011011011111000100000000000
000000000010000000000010001001011100101000010100000000
000000000000000001000010010101111000111000100000000001
000000000000000000000000001001011110111101010100000000
000000000000000000000000000011010000111100000000000000
010000000101000001000000000000000000000000000000000000
110000000000100000000010100000000000000000000000000000

.logic_tile 7 8
000000000001000000000000001000001100000100000000000001
000000000000000000000000000111001101001000000000000000
111000000000010001000010101000001101000000100000000000
100010000000100000100000001001011000000000010010000000
010000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000010001100111000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000100001100111011000001100001000000000000000
000000000001000000100110010111001101000100000000000000
000000000000001000000000000000000000010110100000000000
000000000000000001000000001011000000101001010000000000
000000000000000000000000010000000001000000100100000000
000000001010000000000010100000001011000000000000000010
010010000000000001100000001011100000000000000000000000
110001000000000000100000000001001111010000100000000000

.logic_tile 8 8
000000000000100101100000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000111100000000000000000000000000000000000
100000000000000111100000000000000000000000000000000000
010000000000000101000000001001100000111111110000000000
010000000000000000000000001111000000010110100000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000001
000000000000000000000110110001001101010000100000000000
000000000000000000000010000101011000000000010000100000
000000000010000000000000001001100000101001010000000000
000000001110000000000000001111001000100000010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000011000110010000000000000000000000000000
110001000000000000000110010000000000000000000000000000

.logic_tile 9 8
000000000000000000000010110000011000000100000100000000
000000000000001111000111100000000000000000000000000101
111001000000000011100000000000001010000010100000100100
100010000000000000100000001001000000000001010000000100
010000000000001111100000000101100000000000000110000000
010000000000000111100000000000000000000001000000000000
000000000110000000000000010011100000000000000100000000
000000000000001111000011100000100000000001000001000000
000000000000000000000000000101100000000000000100000001
000000000000000000000000000000100000000001000000000001
000000000000000000000000000000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000010001111010000000000000000000000000000000100000000
000001000000100000000000000001000000000010000000000100
000000000000000000000000000000000000000000000100000001
000000000000000000000000000101000000000010000000000100

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000001000000
011000000000000000000000010000000000000000000100000000
100000000000000000000011100101000000000010000000000000
010000000000001000000010100000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000001010000000000000000100000000001000001000000
000001000000001001000000000111100000000000000110000000
000010100000000101000000000000100000000001000000000000
000000000000001000000000000111100000000000000100000000
000000000000000101000000000000000000000001000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000001000000000101100110110001100000000000000000000000
000000000000000000000010100011100000101001010000100000

.logic_tile 12 8
000000000000000000000111101000000000000000000100000000
000000000000000000000111101011000000000010000000000000
011000000010001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000001000000000010000001010000100000100000000
010000000000000001000010000000000000000000000000100000
000000000100000001100000000000011010000100000100000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110010000000001000000100100000000
000000000000000000000010000000001101000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
100000000000000000
001100000000000001
000010000000000000
100000010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000

.logic_tile 1 9
000000000000000111000110010001101110000000010000000000
000000000000000101000011011101011000010000000000000000
111000000000000101000000000011000000111111110000000000
000000000000000111000011100011100000000000000010000000
000001000000101000000010110101000000000000000000000000
000010100001010001000011101001100000111111110000000000
000000000000000101000110001011101000000000110000000000
000000000000001101000010100011111101110000000000000000
000000000000000001000111100001001101100101100000000000
000000000000000000000110000000001010100101100000000000
000000000000001001000000001101111100100000000000000000
000000000000000001000010011101101001000000000000000000
000001000000000000000000011101011011111001010101000000
000010100000000101000010000111001111110000000001000000
110000000000000001100110100001111001000011000000000000
000000000000000101000000000111011110110000000000000000

.logic_tile 2 9
000000000000100101100010101001001000101011010000000000
000000000001011101000011100101011001000111010000000000
111000000001000111000010110001111001001100000000000000
000000000000001101000010100101011000000000000000000000
110000100000000001000010001011011100001000010000000000
110000000000000101000010101111011110100001000000000000
000000000000000111000010100101001011000110100000100000
000000000000000101100110101111011110000100000000000000
000001000000000001100000010001111011110011000000000000
000010100100000000000011000001111011010010000000000000
000001000000001000000010010000000000000000000100000001
000010100000000001000010000101000000000010000010000010
000000000001011001000010110101111000111111000000000000
000000000000000001000110101011011000000000000000000000
110000000000000000000010000011111100100000000000000000
000000000000001001000100000111011011000000000000000000

.ramb_tile 3 9
000000000000001000000111111111100000000000
000000000000001011000111011111101000000000
111000000000000101100111100000000000000000
000000000000000000000000001011000000000000
110000000000000000000011100001000000000000
010000000000000000000000001101100000000000
000000000000011000000000011000000000000000
000000000110100011000011001101000000000000
000000000000000000000011100011100000000000
000000000000000000000110000111000000000000
000000000000000111000000001000000000000000
000000001010000001100000000101000000000000
000000000000000111100000000001100000000000
000000000000000000000000001001100000000000
110000000000000000000111001000000000000000
010000000100000000000110000001000000000000

.logic_tile 4 9
000000000000000001100000000000000001000000100110000000
000000000000000000100000000000001010000000000000000000
111000000000000000000111000000000000000000000100000000
100000000100000111000100000001000000000010000000000001
010000000000000101000110001101111000100010000000000000
110000000000000111000100000101111010000100010000000000
000000000000001101000010100001111111000010000000000000
000000000000000101000010110011001010000011010000000010
000000000000000011100000000000000000000000100100000000
000000000000000001100000000000001010000000000000000000
000000101000000000000000000011000000000000000100000010
000001000100000111000000000000000000000001000000000000
000000000000000000000000001000000000000000000000000000
000000000110000000000000001101000000000010000000000000
110000000000000001000000001111111100000110100000000000
000000000000001101000000000111001010000000100010000000

.logic_tile 5 9
000010100000000101000110010001011110001010000000000000
000000000000001001100010001111101000100000100000000000
111000000000000001100000010000000001011001100000000000
100000000000100000000010000111001011100110010000000000
000000000000001101000111011011001010100000000000000000
000000000000000001000010100101011010000100000000000000
000000000000001101000010100111101100010101010000000000
000000000000000001000111100000110000010101010000000000
000000000000001001000110011101011001100000000000000000
000000000000000011100111001001001011000000000000000000
000000000000000000000110001111000000100000010000000000
000000000000000000000000001011001111000110000000000000
000000100000000001100010010111101100000011000000000000
000001000000001101000010010111111100110000000000000000
110000001100001000000110001001001010101000010100000000
000000000000001001000110110101111000111000101010100000

.logic_tile 6 9
000000100000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000001110000100000100000000
110000000000000000000000000000000000000000000000000000
000000000000101000000011000000011010000100000100000000
000000000001011111000011110000010000000000000000000000
000000000000000000000000000101111101000111000000000000
000010000000000000000000000000101101000111000000000000
000000000000000101000000011000000000000000000100000000
000000000000001111000010101001000000000010001000000000
000000000000000000000110100000000000000000000000000000
000001000000000001000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000001000000000110010000001000000100000000000000
000000001000001111000111100000010000000000000000000000
011000000000000000000111101001001000111001010010000000
100000000000000101000000000011011010111110110010000001
010010000000001000000011101011011000101000000000000000
110001000110000111000110000001010000000000000000000000
000000000000000000000010000111101110010110100000000000
000000000000001001000100001001011110110110100000000000
000000000001000001000010000101000000000000000110000000
000000000000100000000000000000100000000001000000000000
000000000000000101000000001001011011000110100001000101
000000000000000000100000000101111100000011000000000000
000000000000000000000010000011101010000000100000000000
000000000000001001000000001001001000000000000010000100
000000000000010101000000000000000000000000000100000000
000000000000100000100000001011000000000010000010000000

.logic_tile 8 9
000000000000001000000000010000000000000000000000000000
000000000000101111000010100000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
010010001100000000000110000000000000000000000000000000
010001000000000000000100000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000100000001
000000000000000000000000001101000000000010000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000010
000000000000100000000000000000001000000000000000000001
000010000000000000000000000001000000000000000100000010
000000000000000000000000000000000000000001000000000001

.logic_tile 9 9
000010000000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010000110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
101001001110000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
010000000000100111100000000000000000000000000000000000
010000000000011101100000000000000000000000000000000000
000001000000000111000011100101101010111101010100000000
000000000000010000100000000101100000111100000001000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001001100000000000000000000000000000000000000000000
110010100000010000000000000000000000000000000000000000

.logic_tile 12 9
000000000000001000000000000101100000000000000000000000
000000000000000001000000000000100000000001000000000000
001000000000000000000000000000011100000011110000000000
001000000000010000000000000000000000000011110000000000
000000000000000000000000010000001010000011110100000000
000000000000000000000010000000010000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000011000000010
000000001000000000
000000000000000000
000011010000000001
000000000000000110
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000111100000011001100001001001000110000100
000000000000000000100010010111101101010110100000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000101000000000001001011010010000000000000
100000000010000000100011100000011011010010000000000000
000000000000000000000111000000001100000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000010101011001110000000110000000000
000000000000000000000010101111111001000000000000000000
000000000000000000000011010000000001000000100100000000
000000000000000000000011010000001110000000000010100000
000000000000001000000000010111011101101000000000000000
000000000000001011000010000101011101101100000000000000
000000000000000101000010100000000000000000000000000000
000000000000001101100000000000000000000000000000000000

.logic_tile 2 10
000000000000001111100110000000000001000000100100000000
000000000000001111000000000000001110000000000000000000
111000000000001000000111100000000000000000000100100000
000000000000001111000000001101000000000010000000100000
000000001110000000000000010000001110000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000001001000000000000001001000000000000000000
000000000001000011100000000011000000000000000100000000
000000000100100000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000011111011010000111000000000000
000000000000001001000010100001101000000010000000100000
000000000000000001100000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000

.ramt_tile 3 10
000000000000000111100011100111000001000000
000000010000000000100000000011101001000000
111000000000000111100111011000000000000000
100000010000000000000010011101000000000000
110000000000000000000000001001100000000000
110000000000000001000010011101100000000000
000000000000000001000111111000000000000000
000000000000000000100011110001000000000000
000000000000000000000000001101000000000000
000000000000001001000000001111000000000000
000000000000000000000000000000000000000000
000000000000000001000000001001000000000000
000001000000000000000010011001000000000000
000010100000100000000011100011000000000000
010000000000000000000111000000000000000000
110000000000000000000000001101000000000000

.logic_tile 4 10
000000000000001011100000000000011000000100000100000000
000000000000000101100000000000000000000000000000000010
111000000000000101000000010000000000000000000100100000
100000000000000000100010101101000000000010000000000000
000000000000000101000000010000011010000100000100000000
000000000000000000100010000000000000000000000000000000
000000001110001000000000000111011101000110000010000000
000000000000001111000000000001111111000010100000000000
000000100000000011100000000001001110000010100000000000
000001000000001101000000001111001100001001000000100000
000000000000000011100000000001001110000011100000000000
000000000000000000100010110001011100000010000000100000
000000000001011000000110100000000000000000000100000000
000000000000101001000100000101000000000010000000000000
000000000000000000000000010001101111000011100000000001
000000000000000000000010010001111100000010000000000000

.logic_tile 5 10
000000000000000101100000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
111000000000001011100000000001101000001010000000000000
100000000000010001000010111101111010010000010000000000
110000000000000000000111000101111010010101010000000000
010000000000000001000110000000100000010101010000000000
000000000000000000000010100000000000000000000000000000
000000000000011101000110000000000000000000000000000000
000000000000000000000000011101000000000000000000000000
000000000000000000000011001101000000111111110000000000
000000000000001000000000000001000000000000000100000100
000000000000001001000000000000000000000001000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000011000000000010000001000000
110000000000100000000000001001101010011010010000000000
000010000001000000000000000001011000000000000000000000

.logic_tile 6 10
000000000000001111100000001111111110100000000000000100
000000000000001001100000001001101000000000000000000000
111001000000101111000000000000000000000000000000000000
100000000000000111100010110000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000010000011000000100000100000001
000000000000000000000011110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000010
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000010001000010001101000000000010000000000000

.logic_tile 7 10
000000000000000000000111100000011000000100000100100000
000000000000000000000010100000010000000000000000000110
111000000000010101100111100000000000000000000100000000
100000000000100000000000000111000000000010000010000110
010000000000000000000000000000011110000100000100000000
010000000000000000000000000000000000000000000000000101
000000000000000111100111000000000000000000000110000000
000000000000000000000100000011000000000010000000000001
000000000000000001000000000000000001000000100110000000
000000001010000000100000000000001010000000000010000001
000000000001010001100000000111011011000100000000000000
000000000000000000100000001111011000000000000010100000
000000000000000001000000001001011101010111100000000000
000000000000010001000010001111101110001011100000000000
000000000000000001100110000101101111000000000000000000
000000000000001111000000001111101000000010000000100000

.logic_tile 8 10
000000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000000000000010101000000000000000000100000000
100000000000000000000010111001000000000010000000000001
010000000000000000000011100000000000000000000000000000
110000000000011101000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000001010001101000010100001000000000010000000000100
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000001101101011000111010000000000
000000000000000000000000000111001001101011010010000000
000000000000000001100000000000000000000000000100000100
000000000000000000000000001001000000000010000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
111000000010000011100000000000000000000000000000000000
100001000000000000100000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000001100000010110100010000000
000000000000001101000000000101000000000000000001000000
000000000000001001100000000000011100000100000100000000
000000000000001001000000000000000000000000000000000000
000000000000001000000010100101011100010111100000000000
000000000000000111000100000011001111001011100010000000
000000000000000000000000000000000000000000000100000100
000000000000010000000000000111000000000010000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000111111110010111110100000000
000000000000010000000011110000010000010111110000000000
111000000000001111100000000000000000000000000000000000
100001000000001111100000000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000010110100100000100
000000000000000000000000000001000000111111110000000000
000000000000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000111000010000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
001100000000000000
000000000000000000
001000000000101000
000100000000000100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000101111001000000000100000000
000000000000000000000000000101011011101001000100000000
111000000000000101100010101000000000010000100000000000
000000000000001101000100000001001010100000010000000000
110100000000001101000000001101111000001001010100000000
110100000000000101100010111101011101001011100100000000
000000000000000000000110001001111011010011110000000000
000000000000001101000000001001011111100001010000000000
000000000000000000000000010000000000010110100000000000
000000000000000000000010001011000000101001010000000000
000000000000000001100000000101111001010100000100000000
000000000000000000000000001101101001100000000100000000
000000000000001000000110000001101010000001010000000000
000000000000000001000000000000000000000001010000000000
110000000000000000000000010001101101100000000000000000
000000000000000000000010000111011100000000000000000001

.logic_tile 2 11
000001000000000000000000000000011010000100000100000000
000000100000000000000011100000000000000000000000000000
111000000000001000000000000000000000000000000100100000
000000000000000001000000000111000000000010000000000000
000000000010100111100000010111100000111111110000100100
000000000000000000100011010011100000010110100000100000
000000000000000000000000000000001000010101010000000000
000000000000000001000000001101010000101010100000000000
000001000000001000000000000000000000000000100100000000
000000100000000011000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000010000000000000000001000000100000

.ramb_tile 3 11
010000100000000011100111000101000001000000
001001000000010000000011111101001100000000
111000000000000111100000001000000000000000
000000000000000000000000000001000000000000
010000000000000011100111110101000000000000
011010000000000001100111010101100000000100
000000000000001011100000011000000000000000
001000000110001101100011011101000000000000
000000000000000000000000011101100000000000
001000000000000000000011011011000000000001
000000000000001000000111001000000000000000
001000000000000011000010001011000000000000
000001000000000000000000000001000000000000
001010100000000000000000001011000000000000
010000000000000000000000000000000000000000
111000000000000000000000001001000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000001000000000000000000100000000
100000000110001111000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000001000010000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000100100100
000000000000001101000000001101000000000010000000000000
111000000000000000000010101000000000000000000100100000
100000000000000000000100001001000000000010000000000000
000010100000000101000110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000010000000000110100000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000101000110000000000000000000000100000000
000000000000000000100000000001000000000010000000000010
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000100010
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000100
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000100

.logic_tile 6 11
000000001010000000000000011000011001100000000000000010
000000000000001111000011011011011010010000000000000000
111000000000000000000111110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000001000000111000111011101011100101001010000000000
010000000000000000100011101001101000101001000000000000
000000000000000101000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000010
000000000000000000000000001101101010100000010110100000
000010100000000101100000011000001010101011110000000000
000001000000000000000010100101000000010111110000100000
000000000000000000000000001000000001001001000000000000
000000000000000000000000001011001110000110000000000000
110000000000000101000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 7 11
000000000000000000000110000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
001000100000001101000000000000000000000000000000000000
001001000000000011100000000000000000000000000000000000
010000001110000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111001111100001000000000000000000
000000000000000111000110101111101000000110000000000000
000000000000000000000010001101101101111111110100000000
000000000000000000000000000001111101110110100000100000
000000000000000000000000010111000000010000100000000000
000000000000000000000011010000101001010000100000000000
000000000001000000000110001111100000000110000000000000
000000000000000000000100001111101111000000000000000000
000000000000000000000110010000011011110000000000000000
000000000000000000000110010000011010110000000010100000

.logic_tile 8 11
000000000000000111100110101001001000010100000000000010
000000000000000000100011100011010000000000000000100101
111000000000000000000000010001001010100000000000000000
100000000000000000000010100000111011100000000011000000
110000000000000000000010001011111111010110000000000000
010000000010000000000010000101001001001001000010000000
000000000000000101100000001001111100000001010000000000
000000000000000000000010000011100000000000000000000000
000000100000000000000000001011100001011111100010000000
000000001000000000000011111001001100111111110000000000
000000000000000101000000000000001011010000000000000000
000000000000001101100000001101011011100000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000001000000000011100000001001000000000101
000000000000001101000000001001001000000000000000000010

.logic_tile 9 11
000001000000101011100000001001101011000111010010000000
000000000001010101000011110001101111010111100000000000
111000000000101000000110100000000000000000000000000000
100000000100000101000000000000000000000000000000000000
010000100000000000000111100000000001100000010000000000
010000000000001111000100001101001010010000100000000000
000000000000001101100000000000000001000000100000000000
000000000000000001000000000000001010000000000000000000
000000000000000000000000000000001111001100000000000000
000000000000000000000000000000011000001100000000100010
000000000000000011100000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000000000000000000010000001110101000000000000101
000000000000000000000010000001010000010100000010000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000010000000000000000000000000000
001010000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000111100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
111000000000000000000000000001000000000000000100000000
100000000001000000000000000001100000010110100011000100
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000010100000000000000000000001100000101001010011000100
000000000000000000000000000011000001010000100000000110
000000000000000000000000000000001111010000100000000000
110000000000000011100111100001000000100000010100000000
110000000000000000100000000000101000100000010001000100

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000101000000000101100000000000001000000000
001000000000000000000000000000000000000000000000001000
111000000000000101000010100101111000001100111000000000
000000000000000101000000000000001110110011000000000000
010000000000000000000110000001101000110011000000000000
111000000000000101000000000011000000001100110000000000
000000000000000001100000001011111110101001110000000000
001000000000000101000010101001011000010110100000000000
000000000000000000000000001000011110111110100101000000
001000000000001111000000000011010000111101010100100000
000000000000001000000110000000000000010110100000000000
001000000000000001000000000101000000101001010000000000
000000000000000000000000000101111101000000010000000000
001000000000001111000000000000111100000000010000000000
110000000000000000000110011000000000000000000100000000
001000000000000000000010001111000000000010000100100000

.logic_tile 2 12
010000000000100000000010100000000000000000000000000000
001000000001000000000010100000000000000000000000000000
111000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010001000000000000000000000000011010000100000000000000
011010100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000110000000
001000000000000001000000000111000000000010000000000000
000001000000000000000000001001100000111111110000000000
001010100000000000000000000001100000010110100000000000
000000000000000000000000010000000000000000000100000000
001000000000000000000010111001000000000010000010000000
000000000000001000000000000000011110000100000100000000
001000000000001101000000000000000000000000000010000000
110000000000001000000000000011100000000000000100000000
001000000000001101000000000000100000000001000010000000

.ramt_tile 3 12
000000001100000111100111100101100000000000
000000010000000000100100000011001111000001
111001000000001000000111100000000000000000
100000010000000111000000000011000000000000
110000000000001000000000001111000000000000
010000000000001111000000000001100000001000
000000000000000001000010000000000000000000
000000000000000001000010000001000000000000
000000000000000111000000011001000000000000
000000000000000001000011100011100000000001
000000000000000000000000000000000000000000
000000000000000001000000000101000000000000
000000000000000000000010001001100000000000
000000000000000000000010001101100000000001
010000000000000000000000001000000000000000
110000000000000000000000001101000000000000

.logic_tile 4 12
010000000000000000000000000011100000000000000100000000
001000000000000000000000000000100000000001000000000000
111000000000001000000000000000000001000000100100000000
000000000000000111000000000000001010000000000000000000
110000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001001100110100000000
001000000000000001000000000000001110001100110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000011100000100000100000000
001000001100000000000000000000010000000000000000000000
111000000000000000000000000101000000000000000100000000
100000000000000000000000000000100000000001000000000000
000000000000001000000110100000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
001001000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000100000000
001000000000000000000000000101000000000010000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
111000000100000000000000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000010100001100111100000000000000000000000000000
001000000000000001100010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100000010101111001000110100000000000
001000000000000000000010100000011110000110100000000000
000000000000000000000000001101111011101111010100000000
001000000000000000000000001101101101111111010000100000
110000000000001001100000000001111011000011100000000000
111000000000000101000000000000101100000011100001000100

.logic_tile 7 12
010000000000100001100110010000000000000000000000000000
001000000000010000100111100000000000000000000000000000
111000000000001001100000000101111000110000010000000001
100000000000001001100010100000011000110000010000000100
010000001110001011100111000011101001010110110000000000
111000001010001001100000001001011000100010110000000100
000000000000001101000000001001111110111110100000000001
001000000000000001000011100101100000111111110000000001
000000000000100001000000000101100000000000000100000000
001000000001000000000000000000100000000001000000000000
000000000000000101100000000000000000000000000100000000
001000000000000000000000000011000000000010000000000000
000000000000000101000110001111101010001111110000000000
001000000000000000100000000001101110000110100000000000
000000000000000001100000010111001011010011110000000000
001000000000000000000010100000101000010011110000000001

.logic_tile 8 12
010000000000000000000010110000000000000000000100000000
001000000000000101000010001011000000000010000000000000
111000000000000011100111000001001110000110100000000000
100000000000000000100100001011001001001111110010000000
010000000000000111100110001000000000000000000100000000
111000000000000000100100000101000000000010000000000000
000000000000000111100000001111101000001011100000000000
001000000000000101100000000101011001010111100000000100
000000000000000000000010000000000000000000000100000000
001000000000000000000010000101000000000010000000000000
000000000000001000000000000000000001000000100100000000
001000000000000001000000000000001001000000000000000000
000000000000000011100110100001100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000001000000001111011100001011100000000000
001000000000000000000000000101101001010111100000000100

.logic_tile 9 12
010000000000001111000000000000011100101111000000000000
001000000000000101000010011111001011011111000000000001
111000000000100101000000000000000001000000100100000000
100000000000000000000000000000001010000000000001000001
010000000000000001000011100000000000000000000000000000
011000000000000000100010100000000000000000000000000000
000000000000000000000000000011100000000000000100000001
001000000000001001000000000000000000000001000000000000
001000000000000000000000000001111110011110100000000000
001000000000000000000000000101001111101110000000000000
000000000000000001100110000111001111000110100000000001
001000000000001111100100000001101101001111110000000000
000000000000000011100110000111111101001111110000000000
001000000000000000000100000001011111001001010010000000
110000000000001000000111001000000000100000010000000010
001000000000001001000000001011001011010000100000000100

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
111000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000001011100000010110100100000000
111000000000000000000000001011000000111111110000100000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000011100000000
000000001100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
100000000100000000
000100000100000000
000000000100000000
000000000100000000
100000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000101000
000100000000000100
000010000000000100
000010110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000101001100000000001100000000000000000000000
001000000001010101000011110001000000101001010000000000
111000000000000101100000000101000000111111110100000100
000000000000000000000000000001100000101001010100000011
010000000000000001100110000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000001100000001101100000000000000000000000
001000000000000000000000001111001000100000010000000000
000000000000000000000000000111011110101001010000000000
001000000000000000000000001111011010010111100000100000
000000000000000000000000001001000000000000000000000000
001000000000000000000000000001000000101001010000000000
000000000000001000000010100000000000000000000100000001
001000000000000001000000001101000000000010000110000000
110000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 2 13
010000000000000000000111101101011000000000000100100000
001000000000000000000110101111110000010100000101100001
111000000000000000000011110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000001101100000010000000000000000000000000000
011000000000000101000011000000000000000000000000000000
000000000000000000000000000001101010110000000000000000
001000000000000000000000000101101001110000100000000001
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.ramb_tile 3 13
010000001010000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000001010000000000010000000000000000000000000000
001000000000100000000011110000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101001000000011100100000100
001000000000000000000000000000011110000011100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000001000000000000000000000000000000000000
000000000110000000000000000001100000010110100100000001
001000000000000000000000000000000000010110100000100000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000111000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
001000100000000000000000000000000000000001000001100010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000110010000000000000000000000000000
001000000000000000000111100000000000000000000000000000
111000000000000000000000000101000000000000000100000000
100000000000000000000000000000000000000001000000000000
010000000000000001000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000000000000000000
001000000000000000000000000111100000010110100000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000011100010100101101000011110100000000000
001000000000000000000000001101111100101110000000000000
111000000000000111000111001000000000000000000100000000
100000000000000000000100000101000000000010000010000001
110000000001010000000010000000001001110000000000000001
011000000000000000000010000000011111110000000010000000
000000000000000000000110010000000001000000100110000000
001000000000000001000011110000001001000000000000000000
000000000000010000000010001001001100001111110000000000
001000000000000001000010011101111100001001010000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000000000000
000000000000000000000000000001100000000000000100000000
001000000000000000000000000000000000000001000000000001
110000000000000000000110000000000000000000000100000000
001000000000000000000100001101000000000010000000000000

.logic_tile 8 13
010000000000001000000000000000011010000100000100000000
001000000000000011000000000000000000000000000000000000
111000000000000000000000001000000000000000000100000000
100000000000000000000000000111000000000010000000000000
110000000000000111000000010000000000000000000100000000
111000000000000000000011000001000000000010000000000100
000000000000001000000000010000000001000000100100000000
001000000000000011000011010000001011000000000000000100
000001000000000000000000000000000000000000100100000000
001000100000000000000000000000001010000000000000000000
000000000100000000000000010000011100000100000100000000
001000000000000000000010110000010000000000000000000000
000000001100000000000010000101000000000000000100000000
001000000000000000000000000000100000000001000000000001
000010000000001000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000

.logic_tile 9 13
010000000000000011100111010000000000000000000000000000
001000000000000000100110000000000000000000000000000000
111000000000000000000111000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000111100111011001010110110000000000
111000000100000000000100001011111011100010110000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000001010000000000000001001001111111100100000000
001000000000000000000010111001011000101111010000000010
000001000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000010000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000001010100000000
000000001100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000101000000000001011011000010110001000000
000000000000000000000010011111011010101001110000000001
111000000000000000000000000111001111001001010100000000
000000000000000000000000000001101011001011100100000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000111100101100000000000001000000000
000000000000000000000100000000000000000000000000001000
111000000000001000000110010001111101001100111000000000
000000000000000111000010000000001100110011000000000000
010000000000000101100011010001001001110011000000000000
110000000000000000000010000000101001001100110000000000
000000000000001000000000001101011000100000000010000001
000000000000000001000000001001011100000000000000000000
000000000000000001100000000000000000010110100000000000
000000000010000000100000000101000000101001010000000000
000000000000001001100000011000000000010110100000000000
000000000000000001000010011001000000101001010000000000
000000000000000001100110000011001011000000010100000000
000000000000000000000000001111011101000001010100000000
110000000000000000000000010111001111000000000100000000
000000000000000000000010010011011111010010100100000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000110000000
000000000000000000000000000000100000000001000000100010
000000000000000101100000000000000000000000100100000000
000000000000000000100000000000001110000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
100000000000000000000000000000001001000000000000000010
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000101000000011001111000000000000001000001
000000000000000101000011011101010000000001010000100000
111000000000001011100010100000000000000000000000000000
100000000000001011100010100000000000000000000000000000
010000000000000000000010101101101101110110100100100000
010000000000000000000000000001011111111111110000000000
000000000000000001100110001001001110110110100100100000
000000000000000101000010001101011101111111111000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100010001101000000010110100000000000
000000000000000111000010001001100000000000000000000000
000000000000000000000010101011111101010110110100000100
000000000000000000000000001011011001111111110000000000
110000000000000000000010100101111000101000000000000000
010000000000000000000000000001010000000000000000000000

.logic_tile 8 14
000000100000000001100111001000011000010100100100000000
000001000110000101000100000001001010101000010010000010
111000000010001101100000001111011111101000010000000000
100000000000000001000000000001001111000110100000000000
010000000000000101000011000001111110001000010100000000
110000000000000000000000000001011110011110110010000000
000000000000000101000110000000011011101101010100000001
000000000000000101000000000001001000011110100000000010
000000000000001000000000001111111000110100000000000000
000000000000000101000000000111101110110000000000000000
000000000000000000000000000101101110010111100000000000
000000000000000000000000000111111001001011100000000000
000000000000001001100011000001011000010100100110000000
000000000000001101100000000000001100010100100000000010
000000000000100001100000011001100001111001110100000000
000000000001000000100010010001001010101001010000000010

.logic_tile 9 14
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000010000000000010
000110110000000000
000000000000000000
000000000000010001
000000000000000010
000000000000010000
001100111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000000001011011001101101010100000000
000000000001010000000000000011101110101110100010100000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000111010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
111000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111000000001101111000011101000100000000
000000000000000000000000000011011001111000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001111100000001001000100000100
000000000000000000000000000011001001101111010000000000

.logic_tile 9 15
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001101111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000001111000000010
000000001000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000101110000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000001110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000011000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000111000000000
000000001000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 3 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 5 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 6 i_sck$SB_IO_IN_$glb_clk
.sym 7 lvds_clock_$glb_clk
.sym 8 r_counter_$glb_clk
.sym 177 w_rx_09_fifo_data[18]
.sym 178 w_rx_09_fifo_data[16]
.sym 180 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 181 w_rx_09_fifo_data[22]
.sym 182 w_rx_09_fifo_data[20]
.sym 183 w_rx_09_fifo_data[12]
.sym 184 w_rx_09_fifo_data[14]
.sym 208 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 209 $PACKER_VCC_NET
.sym 291 w_rx_09_fifo_data[4]
.sym 292 w_rx_09_fifo_data[8]
.sym 293 w_rx_09_fifo_data[6]
.sym 294 w_rx_09_fifo_data[13]
.sym 295 w_rx_09_fifo_data[15]
.sym 296 w_rx_09_fifo_data[10]
.sym 297 w_rx_09_fifo_data[17]
.sym 298 w_rx_09_fifo_data[2]
.sym 319 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 326 w_rx_24_fifo_data[0]
.sym 328 w_rx_09_fifo_data[22]
.sym 330 w_rx_09_fifo_data[20]
.sym 368 w_rx_09_fifo_data[16]
.sym 405 w_rx_09_fifo_data[29]
.sym 406 w_rx_09_fifo_data[21]
.sym 407 w_rx_09_fifo_data[11]
.sym 408 w_rx_09_fifo_data[9]
.sym 409 w_rx_09_fifo_data[19]
.sym 410 w_rx_09_fifo_data[23]
.sym 411 w_rx_09_fifo_data[27]
.sym 412 w_rx_09_fifo_data[25]
.sym 414 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 438 w_rx_09_fifo_data[17]
.sym 440 w_rx_09_fifo_data[13]
.sym 444 w_rx_09_fifo_data[10]
.sym 483 $PACKER_VCC_NET
.sym 519 lvds_rx_09_inst.o_fifo_data[31]
.sym 520 w_rx_09_fifo_data[3]
.sym 521 w_rx_09_fifo_data[30]
.sym 522 w_rx_09_fifo_data[24]
.sym 523 w_rx_09_fifo_data[7]
.sym 524 w_rx_09_fifo_data[5]
.sym 525 w_rx_09_fifo_data[26]
.sym 526 w_rx_09_fifo_data[28]
.sym 547 w_smi_data_output[4]
.sym 585 w_smi_data_output[6]
.sym 594 w_rx_09_fifo_data[29]
.sym 596 w_rx_09_fifo_data[21]
.sym 634 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[1]
.sym 635 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[2]
.sym 636 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[3]
.sym 637 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[4]
.sym 638 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[5]
.sym 639 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[6]
.sym 640 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[7]
.sym 672 w_rx_09_fifo_data[5]
.sym 687 w_rx_09_fifo_data[7]
.sym 710 w_rx_09_fifo_data[3]
.sym 746 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 747 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 748 rx_09_fifo.wr_addr[2]
.sym 749 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 750 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 751 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 752 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 753 rx_09_fifo.wr_addr[5]
.sym 778 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 830 lvds_clock
.sym 845 lvds_clock
.sym 860 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 861 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 862 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 863 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 864 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 865 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 866 w_rx_09_fifo_full
.sym 867 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 871 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 899 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 903 rx_09_fifo.wr_addr[5]
.sym 910 lvds_clock
.sym 915 rx_09_fifo.wr_addr[5]
.sym 919 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 937 $PACKER_VCC_NET
.sym 940 lvds_clock
.sym 941 $PACKER_VCC_NET
.sym 944 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 972 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 974 w_rx_09_fifo_data[0]
.sym 976 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 977 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 978 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 979 w_rx_09_fifo_data[1]
.sym 980 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 999 w_rx_09_fifo_full
.sym 1030 w_rx_09_fifo_push
.sym 1033 w_rx_09_fifo_full
.sym 1051 $PACKER_VCC_NET
.sym 1055 $PACKER_VCC_NET
.sym 1088 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 1089 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 1090 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 1091 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 1092 lvds_rx_09_inst.r_phase_count[0]
.sym 1093 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 1094 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 1095 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 1154 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 1163 w_rx_09_fifo_data[0]
.sym 1173 w_lvds_rx_09_d1
.sym 1174 w_lvds_rx_09_d0
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1191 $PACKER_VCC_NET
.sym 1203 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 1204 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 1205 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 1206 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 1207 lvds_rx_09_inst.r_phase_count[1]
.sym 1208 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 1209 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1316 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 1317 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 1319 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_D[1]
.sym 1320 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 1321 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 1322 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 1353 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d1
.sym 1402 w_lvds_rx_24_d0
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_$glb_clk
.sym 1424 $PACKER_VCC_NET
.sym 1430 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_DFFER_Q_E
.sym 1431 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 1463 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 1464 $PACKER_VCC_NET
.sym 1470 w_lvds_rx_24_d1
.sym 1472 w_lvds_rx_24_d0
.sym 1508 w_rx_09_fifo_push
.sym 1573 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_DFFER_Q_E
.sym 1879 w_rx_24_fifo_data[21]
.sym 1880 w_rx_24_fifo_data[18]
.sym 1882 w_rx_24_fifo_data[19]
.sym 1884 w_rx_24_fifo_data[23]
.sym 1885 w_rx_24_fifo_data[20]
.sym 1886 w_rx_24_fifo_data[22]
.sym 1898 w_rx_09_fifo_data[0]
.sym 1900 w_rx_09_fifo_data[18]
.sym 1951 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2063 w_rx_24_fifo_data[25]
.sym 2064 w_rx_24_fifo_data[27]
.sym 2065 w_rx_24_fifo_data[17]
.sym 2066 w_rx_24_fifo_data[26]
.sym 2067 w_rx_24_fifo_data[30]
.sym 2068 w_rx_24_fifo_data[24]
.sym 2069 w_rx_24_fifo_data[16]
.sym 2070 w_rx_24_fifo_data[28]
.sym 2075 w_rx_24_fifo_pulled_data[18]
.sym 2081 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2083 rx_24_fifo.wr_addr[7]
.sym 2085 rx_24_fifo.wr_addr[2]
.sym 2118 w_rx_24_fifo_data[15]
.sym 2137 w_rx_09_fifo_data[2]
.sym 2142 w_rx_09_fifo_data[14]
.sym 2145 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2234 w_rx_24_fifo_data[6]
.sym 2235 w_rx_24_fifo_data[4]
.sym 2236 w_rx_24_fifo_data[3]
.sym 2237 w_rx_24_fifo_data[2]
.sym 2238 w_rx_24_fifo_data[29]
.sym 2239 w_rx_24_fifo_data[31]
.sym 2240 w_rx_24_fifo_data[5]
.sym 2241 w_rx_24_fifo_data[7]
.sym 2243 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2244 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2249 w_rx_24_fifo_pull
.sym 2258 w_rx_24_fifo_data[14]
.sym 2262 w_rx_09_fifo_data[12]
.sym 2263 w_rx_09_fifo_data[4]
.sym 2264 w_rx_24_fifo_pulled_data[22]
.sym 2265 w_rx_09_fifo_data[8]
.sym 2267 w_rx_09_fifo_data[6]
.sym 2268 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2288 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2295 w_rx_09_fifo_data[18]
.sym 2300 w_rx_09_fifo_data[10]
.sym 2301 w_rx_09_fifo_data[12]
.sym 2304 w_rx_09_fifo_data[16]
.sym 2308 w_rx_09_fifo_data[20]
.sym 2309 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2318 w_rx_09_fifo_data[14]
.sym 2321 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2323 w_rx_09_fifo_data[16]
.sym 2328 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2329 w_rx_09_fifo_data[14]
.sym 2341 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2345 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2347 w_rx_09_fifo_data[20]
.sym 2350 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2352 w_rx_09_fifo_data[18]
.sym 2356 w_rx_09_fifo_data[10]
.sym 2357 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2362 w_rx_09_fifo_data[12]
.sym 2364 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2366 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 2367 lvds_clock_$glb_clk
.sym 2368 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2369 w_rx_24_fifo_data[15]
.sym 2370 w_rx_24_fifo_data[13]
.sym 2371 w_rx_24_fifo_data[10]
.sym 2372 w_rx_24_fifo_data[8]
.sym 2373 w_rx_24_fifo_data[9]
.sym 2374 w_rx_24_fifo_data[12]
.sym 2375 w_rx_24_fifo_data[14]
.sym 2376 w_rx_24_fifo_data[11]
.sym 2381 w_rx_24_fifo_data[1]
.sym 2393 w_rx_09_fifo_data[15]
.sym 2398 w_rx_09_fifo_data[22]
.sym 2402 w_rx_09_fifo_data[11]
.sym 2404 w_rx_09_fifo_data[9]
.sym 2407 w_rx_09_fifo_data[28]
.sym 2426 w_rx_09_fifo_data[15]
.sym 2430 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2431 w_rx_09_fifo_data[8]
.sym 2432 w_rx_09_fifo_data[11]
.sym 2433 w_rx_09_fifo_data[13]
.sym 2437 w_rx_09_fifo_data[2]
.sym 2438 w_rx_09_fifo_data[4]
.sym 2440 w_rx_09_fifo_data[6]
.sym 2442 w_rx_09_fifo_data[0]
.sym 2455 w_rx_09_fifo_data[2]
.sym 2456 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2461 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2462 w_rx_09_fifo_data[6]
.sym 2469 w_rx_09_fifo_data[4]
.sym 2470 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2473 w_rx_09_fifo_data[11]
.sym 2475 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2481 w_rx_09_fifo_data[13]
.sym 2482 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2486 w_rx_09_fifo_data[8]
.sym 2487 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2491 w_rx_09_fifo_data[15]
.sym 2492 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2497 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2498 w_rx_09_fifo_data[0]
.sym 2501 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 2502 lvds_clock_$glb_clk
.sym 2503 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2505 w_smi_data_output[4]
.sym 2506 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 2507 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 2508 w_smi_data_output[5]
.sym 2509 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 2510 w_smi_data_output[6]
.sym 2513 w_rx_24_fifo_data[12]
.sym 2521 w_rx_24_fifo_pull
.sym 2522 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 2526 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2529 w_rx_09_fifo_data[26]
.sym 2534 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 2536 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 2537 w_rx_09_fifo_data[30]
.sym 2539 w_rx_09_fifo_data[24]
.sym 2549 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2561 w_rx_09_fifo_data[19]
.sym 2563 w_rx_09_fifo_data[27]
.sym 2566 w_rx_09_fifo_data[21]
.sym 2568 w_rx_09_fifo_data[9]
.sym 2569 w_rx_09_fifo_data[7]
.sym 2571 w_rx_09_fifo_data[17]
.sym 2578 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2586 w_rx_09_fifo_data[23]
.sym 2588 w_rx_09_fifo_data[25]
.sym 2592 w_rx_09_fifo_data[27]
.sym 2593 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2598 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2599 w_rx_09_fifo_data[19]
.sym 2602 w_rx_09_fifo_data[9]
.sym 2603 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2608 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2610 w_rx_09_fifo_data[7]
.sym 2615 w_rx_09_fifo_data[17]
.sym 2617 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2620 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2623 w_rx_09_fifo_data[21]
.sym 2627 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2628 w_rx_09_fifo_data[25]
.sym 2633 w_rx_09_fifo_data[23]
.sym 2634 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2636 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 2637 lvds_clock_$glb_clk
.sym 2638 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2639 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 2640 rx_09_fifo.wr_addr[3]
.sym 2641 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 2643 rx_09_fifo.wr_addr[6]
.sym 2644 rx_09_fifo.wr_addr[4]
.sym 2645 rx_09_fifo.wr_addr[0]
.sym 2646 rx_09_fifo.wr_addr[7]
.sym 2647 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 2650 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 2652 smi_ctrl_ins.int_cnt_09[4]
.sym 2655 rx_09_fifo.wr_addr[2]
.sym 2658 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 2659 w_rx_09_fifo_data[14]
.sym 2661 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2662 smi_ctrl_ins.int_cnt_09[3]
.sym 2665 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 2668 w_rx_09_fifo_data[19]
.sym 2670 w_rx_09_fifo_data[23]
.sym 2671 lvds_rx_09_inst.o_fifo_data[31]
.sym 2672 w_rx_09_fifo_data[27]
.sym 2673 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2674 w_rx_09_fifo_data[25]
.sym 2677 rx_09_fifo.wr_addr[5]
.sym 2683 rx_09_fifo.wr_addr[2]
.sym 2685 w_rx_09_fifo_data[2]
.sym 2686 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[1]
.sym 2694 w_rx_09_fifo_data[1]
.sym 2695 w_rx_09_fifo_data[24]
.sym 2700 w_rx_09_fifo_data[29]
.sym 2704 w_rx_09_fifo_data[22]
.sym 2706 w_rx_09_fifo_data[26]
.sym 2708 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2709 w_rx_09_fifo_data[3]
.sym 2715 w_rx_09_fifo_data[28]
.sym 2721 w_rx_09_fifo_data[5]
.sym 2727 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2728 w_rx_09_fifo_data[29]
.sym 2732 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2734 w_rx_09_fifo_data[1]
.sym 2737 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2740 w_rx_09_fifo_data[28]
.sym 2743 w_rx_09_fifo_data[22]
.sym 2746 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2749 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2751 w_rx_09_fifo_data[5]
.sym 2755 w_rx_09_fifo_data[3]
.sym 2758 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2761 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2764 w_rx_09_fifo_data[24]
.sym 2769 w_rx_09_fifo_data[26]
.sym 2770 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2771 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 2772 lvds_clock_$glb_clk
.sym 2773 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2775 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2776 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 2777 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2778 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 2779 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 2780 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 2781 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2787 rx_09_fifo.wr_addr[0]
.sym 2788 w_rx_09_fifo_data[1]
.sym 2793 smi_ctrl_ins.int_cnt_09[3]
.sym 2796 smi_ctrl_ins.int_cnt_09[4]
.sym 2799 w_rx_09_fifo_data[4]
.sym 2800 rx_09_fifo.wr_addr[8]
.sym 2801 rx_09_fifo.wr_addr[5]
.sym 2804 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 2805 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 2806 rx_09_fifo.wr_addr[0]
.sym 2807 w_rx_09_fifo_data[6]
.sym 2808 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2809 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2815 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 2816 rx_09_fifo.wr_addr[0]
.sym 2818 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[6]
.sym 2820 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[7]
.sym 2821 w_rx_09_fifo_data[1]
.sym 2829 rx_09_fifo.wr_addr[2]
.sym 2830 rx_09_fifo.wr_addr[8]
.sym 2832 rx_09_fifo.wr_addr[4]
.sym 2834 rx_09_fifo.wr_addr[5]
.sym 2836 rx_09_fifo.wr_addr[3]
.sym 2839 rx_09_fifo.wr_addr[6]
.sym 2840 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2842 rx_09_fifo.wr_addr[7]
.sym 2859 $nextpnr_ICESTORM_LC_7$O
.sym 2862 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2865 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 2867 rx_09_fifo.wr_addr[2]
.sym 2869 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2871 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 2874 rx_09_fifo.wr_addr[3]
.sym 2875 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 2877 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 2880 rx_09_fifo.wr_addr[4]
.sym 2881 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 2883 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 2885 rx_09_fifo.wr_addr[5]
.sym 2887 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 2889 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 2892 rx_09_fifo.wr_addr[6]
.sym 2893 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 2895 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 2898 rx_09_fifo.wr_addr[7]
.sym 2899 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 2904 rx_09_fifo.wr_addr[8]
.sym 2905 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 2909 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 2910 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 2911 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[1]
.sym 2912 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 2913 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 2914 rx_09_fifo.wr_addr_gray[5]
.sym 2915 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 2916 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 2917 i_smi_a2$SB_IO_IN
.sym 2920 i_smi_a2$SB_IO_IN
.sym 2922 i_smi_a1_SB_LUT4_I0_O
.sym 2930 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2932 w_rx_09_fifo_data[28]
.sym 2934 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[2]
.sym 2936 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 2939 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 2942 w_rx_09_fifo_push
.sym 2944 w_rx_09_fifo_data[7]
.sym 2951 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2963 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2964 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[2]
.sym 2965 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[3]
.sym 2966 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2967 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 2971 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 2972 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 2973 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 2974 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[4]
.sym 2975 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[5]
.sym 2976 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[6]
.sym 2984 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 2985 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 2988 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 2990 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 2995 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 2996 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 2997 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 2998 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[4]
.sym 3002 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[2]
.sym 3004 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3010 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 3013 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[4]
.sym 3014 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 3015 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[3]
.sym 3016 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 3021 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[5]
.sym 3022 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 3027 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3031 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[5]
.sym 3032 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[6]
.sym 3034 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 3037 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 3041 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3042 lvds_clock_$glb_clk
.sym 3043 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 3044 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[3]
.sym 3045 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3046 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 3047 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 3048 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[0]
.sym 3049 rx_09_fifo.wr_addr[8]
.sym 3050 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[2]
.sym 3051 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 3058 w_rx_09_fifo_pull
.sym 3059 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 3067 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 3068 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 3069 rx_09_fifo.wr_addr[2]
.sym 3070 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 3071 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 3073 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3074 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 3075 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 3079 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 3089 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3097 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 3098 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 3099 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[1]
.sym 3100 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 3101 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[6]
.sym 3102 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 3103 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[7]
.sym 3105 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 3107 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 3108 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 3109 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 3110 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 3111 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 3112 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 3114 rx_09_fifo.wr_addr[0]
.sym 3115 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3116 w_rx_09_fifo_push
.sym 3117 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 3118 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[2]
.sym 3119 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 3121 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 3123 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 3125 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 3126 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 3128 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 3130 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 3131 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 3132 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 3133 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 3136 rx_09_fifo.wr_addr[0]
.sym 3137 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3142 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[1]
.sym 3143 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 3148 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[2]
.sym 3149 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 3150 w_rx_09_fifo_push
.sym 3151 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[1]
.sym 3155 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 3156 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 3157 rx_09_fifo.wr_addr[0]
.sym 3160 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 3161 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 3162 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 3163 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 3166 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 3167 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 3168 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 3169 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 3172 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 3173 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[6]
.sym 3174 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 3175 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[7]
.sym 3177 lvds_clock_$glb_clk
.sym 3178 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 3179 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 3180 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 3181 rx_09_fifo.rd_addr_gray_wr[5]
.sym 3182 rx_09_fifo.rd_addr_gray_wr[4]
.sym 3183 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 3184 rx_09_fifo.rd_addr_gray_wr[7]
.sym 3185 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 3186 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 3193 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 3195 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 3196 rx_09_fifo.wr_addr[2]
.sym 3198 w_rx_09_fifo_data[2]
.sym 3202 rx_09_fifo.wr_addr[5]
.sym 3203 rx_09_fifo.rd_addr_gray_wr[8]
.sym 3204 w_rx_09_fifo_data[19]
.sym 3205 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 3206 w_rx_09_fifo_data[23]
.sym 3209 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3211 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3217 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3224 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3233 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 3234 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 3239 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 3241 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3242 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3247 rx_09_fifo.wr_addr[0]
.sym 3250 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3251 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 3254 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3255 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3256 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3258 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 3260 w_lvds_rx_09_d1
.sym 3261 w_lvds_rx_09_d0
.sym 3263 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 3265 w_lvds_rx_09_d0
.sym 3266 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 3267 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3278 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 3279 rx_09_fifo.wr_addr[0]
.sym 3280 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3286 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3289 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 3290 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 3291 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 3292 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 3297 w_lvds_rx_09_d1
.sym 3301 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3302 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3303 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3304 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3311 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 3312 lvds_clock_$glb_clk
.sym 3314 rx_09_fifo.rd_addr_gray_wr[6]
.sym 3315 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 3316 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3317 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 3318 rx_09_fifo.rd_addr_gray_wr[2]
.sym 3321 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 3328 w_rx_09_fifo_data[1]
.sym 3329 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 3330 rx_09_fifo.rd_addr_gray[4]
.sym 3333 smi_ctrl_ins.int_cnt_09[3]
.sym 3337 smi_ctrl_ins.int_cnt_09[4]
.sym 3339 w_rx_09_fifo_push
.sym 3340 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3341 w_rx_09_fifo_full
.sym 3344 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 3371 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3372 w_lvds_rx_09_d0
.sym 3374 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3375 w_lvds_rx_09_d1
.sym 3376 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 3377 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 3379 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3382 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 3385 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 3388 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 3391 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 3394 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 3397 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 3400 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 3401 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3402 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 3403 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3406 w_lvds_rx_09_d0
.sym 3408 w_lvds_rx_09_d1
.sym 3412 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 3413 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3414 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 3415 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3418 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3419 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3420 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 3421 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 3424 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 3430 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 3431 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 3432 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3433 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3437 w_lvds_rx_09_d0
.sym 3439 w_lvds_rx_09_d1
.sym 3442 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 3443 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3444 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 3445 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 3446 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 3447 lvds_clock_$glb_clk
.sym 3448 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 3451 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 3452 rx_09_fifo.wr_addr_gray[6]
.sym 3453 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 3454 rx_09_fifo.wr_addr_gray[2]
.sym 3455 rx_09_fifo.wr_addr_gray[4]
.sym 3456 rx_09_fifo.wr_addr_gray[7]
.sym 3457 w_rx_09_fifo_data[18]
.sym 3467 rx_09_fifo.rd_addr_gray[2]
.sym 3477 w_rx_09_fifo_push
.sym 3479 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 3484 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 3503 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3506 lvds_rx_09_inst.r_phase_count[0]
.sym 3507 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 3509 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 3510 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 3513 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3514 lvds_rx_09_inst.r_phase_count[0]
.sym 3515 lvds_rx_09_inst.r_phase_count[1]
.sym 3516 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 3518 $PACKER_VCC_NET
.sym 3522 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3525 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3526 $PACKER_VCC_NET
.sym 3532 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 3533 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3534 $nextpnr_ICESTORM_LC_6$O
.sym 3536 lvds_rx_09_inst.r_phase_count[0]
.sym 3540 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2]
.sym 3542 lvds_rx_09_inst.r_phase_count[1]
.sym 3543 $PACKER_VCC_NET
.sym 3544 lvds_rx_09_inst.r_phase_count[0]
.sym 3547 $PACKER_VCC_NET
.sym 3548 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 3550 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2]
.sym 3553 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 3554 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3555 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3556 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3559 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3562 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 3565 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 3572 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 3573 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3574 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3577 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 3581 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3582 lvds_clock_$glb_clk
.sym 3583 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 3584 w_rx_09_fifo_push
.sym 3587 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 3592 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3597 rx_09_fifo.wr_addr_gray[4]
.sym 3598 w_rx_09_fifo_pull
.sym 3599 rx_09_fifo.wr_addr_gray[6]
.sym 3601 rx_09_fifo.wr_addr_gray[7]
.sym 3612 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3618 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3637 w_lvds_rx_24_d1
.sym 3638 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3639 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3642 w_lvds_rx_24_d0
.sym 3646 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3648 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_D[1]
.sym 3650 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3661 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3664 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3667 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3670 w_lvds_rx_24_d1
.sym 3671 w_lvds_rx_24_d0
.sym 3676 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3677 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_D[1]
.sym 3688 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3689 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3690 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3694 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3695 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3696 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3697 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3700 w_lvds_rx_24_d0
.sym 3701 w_lvds_rx_24_d1
.sym 3706 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_D[1]
.sym 3716 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3717 lvds_clock_$glb_clk
.sym 3718 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 3720 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 3721 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 3722 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3723 lvds_rx_24_inst.r_phase_count[0]
.sym 3724 lvds_rx_24_inst.r_phase_count[1]
.sym 3725 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 3726 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 3735 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3739 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3751 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_DFFER_Q_E
.sym 3773 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3774 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_DFFER_Q_E
.sym 3785 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3786 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3797 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 3799 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3805 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3806 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3807 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3808 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3811 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3812 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3813 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3814 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 3851 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_DFFER_Q_E
.sym 3852 lvds_clock_$glb_clk
.sym 3853 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 3867 $PACKER_VCC_NET
.sym 3869 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3874 $PACKER_VCC_NET
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4162 o_shdn_tx_lna$SB_IO_OUT
.sym 4237 w_rx_24_fifo_pulled_data[16]
.sym 4239 w_rx_24_fifo_pulled_data[20]
.sym 4241 w_rx_24_fifo_pulled_data[18]
.sym 4243 w_rx_24_fifo_pulled_data[22]
.sym 4261 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 4279 w_rx_24_fifo_data[21]
.sym 4280 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4285 w_rx_24_fifo_data[20]
.sym 4289 w_rx_24_fifo_data[17]
.sym 4293 w_rx_24_fifo_data[16]
.sym 4296 w_rx_24_fifo_data[18]
.sym 4306 w_rx_24_fifo_data[19]
.sym 4313 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4314 w_rx_24_fifo_data[19]
.sym 4318 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4320 w_rx_24_fifo_data[16]
.sym 4330 w_rx_24_fifo_data[17]
.sym 4332 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4343 w_rx_24_fifo_data[21]
.sym 4344 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4349 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4351 w_rx_24_fifo_data[18]
.sym 4354 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4357 w_rx_24_fifo_data[20]
.sym 4358 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4359 lvds_clock_$glb_clk
.sym 4360 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4365 w_rx_24_fifo_pulled_data[17]
.sym 4367 w_rx_24_fifo_pulled_data[21]
.sym 4369 w_rx_24_fifo_pulled_data[19]
.sym 4371 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 4376 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 4378 w_rx_24_fifo_pulled_data[22]
.sym 4384 rx_24_fifo.wr_addr[3]
.sym 4385 w_rx_24_fifo_push
.sym 4386 rx_24_fifo.wr_addr[5]
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4408 w_rx_24_fifo_data[28]
.sym 4420 w_rx_24_fifo_pulled_data[19]
.sym 4429 $PACKER_VCC_NET
.sym 4430 w_rx_24_fifo_data[27]
.sym 4447 w_rx_24_fifo_data[23]
.sym 4450 w_rx_24_fifo_data[25]
.sym 4452 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4455 w_rx_24_fifo_data[24]
.sym 4457 w_rx_24_fifo_data[22]
.sym 4458 w_rx_24_fifo_data[15]
.sym 4465 w_rx_24_fifo_data[28]
.sym 4469 w_rx_24_fifo_data[26]
.sym 4470 w_rx_24_fifo_data[14]
.sym 4476 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4478 w_rx_24_fifo_data[23]
.sym 4481 w_rx_24_fifo_data[25]
.sym 4483 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4487 w_rx_24_fifo_data[15]
.sym 4490 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4493 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4496 w_rx_24_fifo_data[24]
.sym 4500 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4502 w_rx_24_fifo_data[28]
.sym 4505 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4506 w_rx_24_fifo_data[22]
.sym 4512 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4514 w_rx_24_fifo_data[14]
.sym 4519 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4520 w_rx_24_fifo_data[26]
.sym 4521 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4522 lvds_clock_$glb_clk
.sym 4523 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4524 w_rx_24_fifo_pulled_data[0]
.sym 4526 w_rx_24_fifo_pulled_data[4]
.sym 4528 w_rx_24_fifo_pulled_data[2]
.sym 4530 w_rx_24_fifo_pulled_data[6]
.sym 4535 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 4536 w_rx_24_fifo_data[25]
.sym 4537 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 4538 w_rx_24_fifo_data[24]
.sym 4540 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 4544 w_rx_24_fifo_data[26]
.sym 4546 w_rx_24_fifo_data[30]
.sym 4548 w_rx_24_fifo_pulled_data[21]
.sym 4549 w_rx_24_fifo_data[14]
.sym 4551 rx_24_fifo.rd_addr[0]
.sym 4554 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 4557 smi_ctrl_ins.soe_and_reset
.sym 4558 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 4559 w_rx_24_fifo_data[8]
.sym 4566 w_rx_24_fifo_data[27]
.sym 4574 w_rx_24_fifo_data[4]
.sym 4576 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4578 w_rx_24_fifo_data[1]
.sym 4584 w_rx_24_fifo_data[0]
.sym 4587 w_rx_24_fifo_data[5]
.sym 4591 w_rx_24_fifo_data[3]
.sym 4592 w_rx_24_fifo_data[2]
.sym 4593 w_rx_24_fifo_data[29]
.sym 4598 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4600 w_rx_24_fifo_data[4]
.sym 4605 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4607 w_rx_24_fifo_data[2]
.sym 4610 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4612 w_rx_24_fifo_data[1]
.sym 4616 w_rx_24_fifo_data[0]
.sym 4619 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4623 w_rx_24_fifo_data[27]
.sym 4624 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4628 w_rx_24_fifo_data[29]
.sym 4629 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4634 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4637 w_rx_24_fifo_data[3]
.sym 4641 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4643 w_rx_24_fifo_data[5]
.sym 4644 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4645 lvds_clock_$glb_clk
.sym 4646 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4647 w_rx_24_fifo_pulled_data[1]
.sym 4649 w_rx_24_fifo_pulled_data[5]
.sym 4651 w_rx_24_fifo_pulled_data[3]
.sym 4653 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 4657 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 4661 w_rx_24_fifo_data[31]
.sym 4668 w_rx_24_fifo_push
.sym 4669 w_rx_24_fifo_data[29]
.sym 4671 w_rx_24_fifo_data[9]
.sym 4673 rx_09_fifo.wr_addr[3]
.sym 4674 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 4677 w_rx_24_fifo_data[11]
.sym 4678 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4679 w_rx_24_fifo_pulled_data[6]
.sym 4681 w_rx_24_fifo_data[13]
.sym 4688 w_rx_24_fifo_data[6]
.sym 4692 w_rx_24_fifo_data[9]
.sym 4699 w_rx_24_fifo_data[8]
.sym 4702 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4703 w_rx_24_fifo_data[7]
.sym 4706 w_rx_24_fifo_data[10]
.sym 4713 w_rx_24_fifo_data[13]
.sym 4717 w_rx_24_fifo_data[12]
.sym 4719 w_rx_24_fifo_data[11]
.sym 4723 w_rx_24_fifo_data[13]
.sym 4724 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4727 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4730 w_rx_24_fifo_data[11]
.sym 4735 w_rx_24_fifo_data[8]
.sym 4736 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4740 w_rx_24_fifo_data[6]
.sym 4741 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4745 w_rx_24_fifo_data[7]
.sym 4746 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4751 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4754 w_rx_24_fifo_data[10]
.sym 4759 w_rx_24_fifo_data[12]
.sym 4760 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4763 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4764 w_rx_24_fifo_data[9]
.sym 4767 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4768 lvds_clock_$glb_clk
.sym 4769 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4770 w_rx_09_fifo_pulled_data[8]
.sym 4772 w_rx_09_fifo_pulled_data[12]
.sym 4774 w_rx_09_fifo_pulled_data[10]
.sym 4776 w_rx_09_fifo_pulled_data[14]
.sym 4782 w_rx_24_fifo_data[15]
.sym 4788 w_rx_24_fifo_data[10]
.sym 4789 w_rx_24_fifo_pulled_data[1]
.sym 4790 rx_24_fifo.wr_addr[4]
.sym 4796 w_rx_09_fifo_push
.sym 4797 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 4798 w_rx_09_fifo_data[22]
.sym 4800 w_rx_09_fifo_data[20]
.sym 4801 rx_09_fifo.wr_addr[3]
.sym 4802 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4804 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4811 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 4812 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4813 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 4815 smi_ctrl_ins.int_cnt_09[4]
.sym 4817 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 4819 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 4820 w_rx_24_fifo_pulled_data[21]
.sym 4821 w_rx_24_fifo_pulled_data[5]
.sym 4822 i_smi_a1_SB_LUT4_I0_O
.sym 4823 smi_ctrl_ins.int_cnt_09[3]
.sym 4824 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4826 w_rx_24_fifo_pulled_data[22]
.sym 4827 smi_ctrl_ins.soe_and_reset
.sym 4828 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4829 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 4830 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 4831 w_rx_09_fifo_pulled_data[30]
.sym 4834 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 4836 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 4838 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4839 w_rx_24_fifo_pulled_data[6]
.sym 4840 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 4841 w_rx_09_fifo_pulled_data[14]
.sym 4850 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 4851 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 4852 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4853 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 4856 w_rx_09_fifo_pulled_data[30]
.sym 4857 w_rx_09_fifo_pulled_data[14]
.sym 4858 smi_ctrl_ins.int_cnt_09[4]
.sym 4859 smi_ctrl_ins.int_cnt_09[3]
.sym 4862 w_rx_24_fifo_pulled_data[5]
.sym 4863 w_rx_24_fifo_pulled_data[21]
.sym 4864 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4865 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4868 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 4869 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4870 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 4871 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 4874 w_rx_24_fifo_pulled_data[6]
.sym 4875 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4876 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4877 w_rx_24_fifo_pulled_data[22]
.sym 4880 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 4881 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4882 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 4883 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 4890 i_smi_a1_SB_LUT4_I0_O
.sym 4891 smi_ctrl_ins.soe_and_reset
.sym 4893 w_rx_09_fifo_pulled_data[9]
.sym 4895 w_rx_09_fifo_pulled_data[13]
.sym 4897 w_rx_09_fifo_pulled_data[11]
.sym 4899 w_rx_09_fifo_pulled_data[15]
.sym 4905 w_rx_09_fifo_data[8]
.sym 4906 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4907 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4908 i_smi_a1_SB_LUT4_I0_O
.sym 4910 w_rx_24_fifo_pull
.sym 4912 w_rx_09_fifo_data[12]
.sym 4913 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 4914 rx_09_fifo.wr_addr[5]
.sym 4915 w_smi_data_output[5]
.sym 4917 w_rx_09_fifo_pulled_data[30]
.sym 4918 rx_09_fifo.wr_addr[5]
.sym 4919 rx_09_fifo.wr_addr[4]
.sym 4920 w_rx_09_fifo_data[10]
.sym 4922 w_rx_09_fifo_pulled_data[29]
.sym 4925 $PACKER_VCC_NET
.sym 4926 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 4928 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4934 smi_ctrl_ins.int_cnt_09[3]
.sym 4936 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 4938 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 4942 smi_ctrl_ins.int_cnt_09[3]
.sym 4944 w_rx_09_fifo_pulled_data[12]
.sym 4945 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4946 w_rx_09_fifo_pulled_data[29]
.sym 4947 smi_ctrl_ins.int_cnt_09[4]
.sym 4948 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 4949 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 4952 w_rx_09_fifo_pulled_data[28]
.sym 4956 rx_09_fifo.wr_addr[0]
.sym 4960 w_rx_09_fifo_pulled_data[13]
.sym 4967 smi_ctrl_ins.int_cnt_09[3]
.sym 4968 w_rx_09_fifo_pulled_data[29]
.sym 4969 smi_ctrl_ins.int_cnt_09[4]
.sym 4970 w_rx_09_fifo_pulled_data[13]
.sym 4974 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4979 smi_ctrl_ins.int_cnt_09[4]
.sym 4980 w_rx_09_fifo_pulled_data[12]
.sym 4981 w_rx_09_fifo_pulled_data[28]
.sym 4982 smi_ctrl_ins.int_cnt_09[3]
.sym 4994 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 4998 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5003 rx_09_fifo.wr_addr[0]
.sym 5010 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5013 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 5014 lvds_clock_$glb_clk
.sym 5015 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 5016 w_rx_09_fifo_pulled_data[24]
.sym 5018 w_rx_09_fifo_pulled_data[28]
.sym 5020 w_rx_09_fifo_pulled_data[26]
.sym 5022 w_rx_09_fifo_pulled_data[30]
.sym 5029 w_rx_09_fifo_data[15]
.sym 5034 w_rx_09_fifo_data[9]
.sym 5038 w_rx_09_fifo_data[11]
.sym 5040 smi_ctrl_ins.int_cnt_09[3]
.sym 5042 smi_ctrl_ins.int_cnt_09[4]
.sym 5045 rx_09_fifo.wr_addr[6]
.sym 5047 rx_09_fifo.wr_addr[4]
.sym 5049 rx_09_fifo.wr_addr[0]
.sym 5050 rx_09_fifo.wr_addr[8]
.sym 5051 rx_09_fifo.wr_addr[7]
.sym 5058 rx_09_fifo.wr_addr[3]
.sym 5061 rx_09_fifo.wr_addr[6]
.sym 5063 rx_09_fifo.wr_addr[0]
.sym 5064 rx_09_fifo.wr_addr[7]
.sym 5070 rx_09_fifo.wr_addr[4]
.sym 5075 rx_09_fifo.wr_addr[2]
.sym 5080 rx_09_fifo.wr_addr[5]
.sym 5086 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5089 $nextpnr_ICESTORM_LC_1$O
.sym 5092 rx_09_fifo.wr_addr[0]
.sym 5095 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5097 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5099 rx_09_fifo.wr_addr[0]
.sym 5101 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5104 rx_09_fifo.wr_addr[2]
.sym 5105 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5107 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5110 rx_09_fifo.wr_addr[3]
.sym 5111 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5113 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5116 rx_09_fifo.wr_addr[4]
.sym 5117 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5119 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5122 rx_09_fifo.wr_addr[5]
.sym 5123 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5125 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 5128 rx_09_fifo.wr_addr[6]
.sym 5129 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5131 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 5134 rx_09_fifo.wr_addr[7]
.sym 5135 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 5139 w_rx_09_fifo_pulled_data[25]
.sym 5141 w_rx_09_fifo_pulled_data[29]
.sym 5143 w_rx_09_fifo_pulled_data[27]
.sym 5145 w_rx_09_fifo_pulled_data[31]
.sym 5153 w_rx_09_fifo_data[24]
.sym 5154 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5157 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 5158 rx_09_fifo.wr_addr[2]
.sym 5159 w_rx_09_fifo_data[26]
.sym 5161 w_rx_09_fifo_data[30]
.sym 5165 rx_09_fifo.wr_addr_gray[5]
.sym 5166 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5168 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5169 w_rx_09_fifo_data[5]
.sym 5170 rx_09_fifo.wr_addr[3]
.sym 5173 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 5175 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 5182 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 5185 rx_09_fifo.wr_addr[8]
.sym 5186 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5187 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5188 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 5189 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5190 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 5192 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5193 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5194 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5197 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 5206 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 5207 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 5214 rx_09_fifo.wr_addr[8]
.sym 5216 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 5219 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 5220 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 5222 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5225 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5226 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 5227 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5228 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 5231 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 5232 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5238 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5240 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5244 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5246 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5251 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5252 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5255 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5257 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 5259 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 5260 lvds_clock_$glb_clk
.sym 5261 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 5262 w_rx_09_fifo_pulled_data[0]
.sym 5264 w_rx_09_fifo_pulled_data[4]
.sym 5266 w_rx_09_fifo_pulled_data[2]
.sym 5268 w_rx_09_fifo_pulled_data[6]
.sym 5275 rx_09_fifo.rd_addr_gray_wr[8]
.sym 5276 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 5278 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 5279 lvds_rx_09_inst.o_fifo_data[31]
.sym 5280 w_rx_09_fifo_data[25]
.sym 5283 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 5284 w_rx_09_fifo_data[27]
.sym 5286 w_rx_09_fifo_data[22]
.sym 5287 w_rx_09_fifo_push
.sym 5288 rx_09_fifo.wr_addr[8]
.sym 5291 rx_09_fifo.rd_addr_gray[6]
.sym 5293 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 5294 rx_09_fifo.wr_addr[3]
.sym 5295 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 5297 w_rx_09_fifo_data[20]
.sym 5303 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 5304 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 5305 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 5306 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 5307 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 5308 w_rx_09_fifo_push
.sym 5309 w_rx_09_fifo_full
.sym 5310 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 5311 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 5312 smi_ctrl_ins.int_cnt_09[3]
.sym 5313 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[1]
.sym 5314 smi_ctrl_ins.int_cnt_09[4]
.sym 5315 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 5316 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 5317 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5318 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 5320 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5321 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 5323 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[0]
.sym 5325 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[2]
.sym 5326 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5327 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[3]
.sym 5328 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5329 w_rx_09_fifo_pulled_data[4]
.sym 5330 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 5331 w_rx_09_fifo_pulled_data[20]
.sym 5334 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5336 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 5337 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 5338 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 5339 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 5342 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 5343 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 5344 w_rx_09_fifo_push
.sym 5345 w_rx_09_fifo_full
.sym 5348 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5349 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5350 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5351 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5354 w_rx_09_fifo_pulled_data[4]
.sym 5355 smi_ctrl_ins.int_cnt_09[3]
.sym 5356 w_rx_09_fifo_pulled_data[20]
.sym 5357 smi_ctrl_ins.int_cnt_09[4]
.sym 5360 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 5361 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 5362 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 5363 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5366 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 5372 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 5373 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 5374 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 5375 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 5378 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[3]
.sym 5379 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[0]
.sym 5380 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[1]
.sym 5381 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[2]
.sym 5382 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 5383 lvds_clock_$glb_clk
.sym 5384 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 5385 w_rx_09_fifo_pulled_data[1]
.sym 5387 w_rx_09_fifo_pulled_data[5]
.sym 5389 w_rx_09_fifo_pulled_data[3]
.sym 5391 w_rx_09_fifo_pulled_data[7]
.sym 5399 rx_09_fifo.wr_addr[8]
.sym 5401 w_rx_09_fifo_data[6]
.sym 5404 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 5405 w_rx_09_fifo_data[4]
.sym 5409 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5410 $PACKER_VCC_NET
.sym 5411 rx_09_fifo.wr_addr[4]
.sym 5412 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5414 w_rx_09_fifo_pulled_data[21]
.sym 5415 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 5417 w_rx_09_fifo_pulled_data[20]
.sym 5419 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 5420 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5426 smi_ctrl_ins.int_cnt_09[3]
.sym 5427 rx_09_fifo.rd_addr_gray[7]
.sym 5429 rx_09_fifo.rd_addr_gray_wr[4]
.sym 5430 smi_ctrl_ins.int_cnt_09[4]
.sym 5433 rx_09_fifo.rd_addr_gray[4]
.sym 5436 rx_09_fifo.rd_addr_gray_wr[5]
.sym 5438 w_rx_09_fifo_pulled_data[21]
.sym 5443 rx_09_fifo.rd_addr_gray_wr[8]
.sym 5450 rx_09_fifo.rd_addr_gray[5]
.sym 5452 w_rx_09_fifo_pulled_data[5]
.sym 5455 rx_09_fifo.rd_addr_gray_wr[7]
.sym 5461 rx_09_fifo.rd_addr_gray_wr[7]
.sym 5465 rx_09_fifo.rd_addr_gray_wr[5]
.sym 5474 rx_09_fifo.rd_addr_gray[5]
.sym 5479 rx_09_fifo.rd_addr_gray[4]
.sym 5484 rx_09_fifo.rd_addr_gray_wr[8]
.sym 5489 rx_09_fifo.rd_addr_gray[7]
.sym 5495 smi_ctrl_ins.int_cnt_09[4]
.sym 5496 w_rx_09_fifo_pulled_data[5]
.sym 5497 smi_ctrl_ins.int_cnt_09[3]
.sym 5498 w_rx_09_fifo_pulled_data[21]
.sym 5501 rx_09_fifo.rd_addr_gray_wr[4]
.sym 5506 lvds_clock_$glb_clk
.sym 5508 w_rx_09_fifo_pulled_data[16]
.sym 5510 w_rx_09_fifo_pulled_data[20]
.sym 5512 w_rx_09_fifo_pulled_data[18]
.sym 5514 w_rx_09_fifo_pulled_data[22]
.sym 5520 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 5523 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 5524 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 5526 w_rx_09_fifo_data[7]
.sym 5531 rx_09_fifo.rd_addr_gray[7]
.sym 5536 rx_09_fifo.rd_addr_gray[5]
.sym 5537 rx_09_fifo.wr_addr[0]
.sym 5538 rx_09_fifo.wr_addr[6]
.sym 5543 rx_09_fifo.wr_addr[7]
.sym 5551 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5553 rx_09_fifo.rd_addr_gray_wr[2]
.sym 5558 rx_09_fifo.rd_addr_gray[2]
.sym 5559 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 5561 rx_09_fifo.rd_addr_gray[6]
.sym 5565 w_rx_09_fifo_push
.sym 5573 rx_09_fifo.rd_addr_gray_wr[6]
.sym 5579 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 5585 rx_09_fifo.rd_addr_gray[6]
.sym 5588 rx_09_fifo.rd_addr_gray_wr[6]
.sym 5594 w_rx_09_fifo_push
.sym 5595 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 5600 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 5603 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5608 rx_09_fifo.rd_addr_gray[2]
.sym 5625 rx_09_fifo.rd_addr_gray_wr[2]
.sym 5629 lvds_clock_$glb_clk
.sym 5631 w_rx_09_fifo_pulled_data[17]
.sym 5633 w_rx_09_fifo_pulled_data[21]
.sym 5635 w_rx_09_fifo_pulled_data[19]
.sym 5637 w_rx_09_fifo_pulled_data[23]
.sym 5643 rx_09_fifo.wr_addr[2]
.sym 5649 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5650 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5651 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5674 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 5675 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 5676 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5679 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5684 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5694 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 5696 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 5700 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5720 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5723 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 5729 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5730 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5735 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 5744 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5748 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 5751 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 5752 lvds_clock_$glb_clk
.sym 5753 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 5767 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 5768 rx_09_fifo.wr_addr_gray[2]
.sym 5770 w_rx_09_fifo_data[23]
.sym 5771 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 5772 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 5773 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 5774 w_rx_09_fifo_data[19]
.sym 5783 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 5786 w_rx_09_fifo_push
.sym 5789 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5797 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5798 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 5801 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5802 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 5803 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 5804 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5805 w_rx_09_fifo_full
.sym 5826 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5828 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5829 w_rx_09_fifo_full
.sym 5831 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 5846 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 5847 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5848 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 5849 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5874 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5875 lvds_clock_$glb_clk
.sym 5876 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 5898 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 5904 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 5921 $PACKER_VCC_NET
.sym 5922 $PACKER_VCC_NET
.sym 5924 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 5925 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 5927 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 5928 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5929 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_DFFER_Q_E
.sym 5930 lvds_rx_24_inst.r_phase_count[0]
.sym 5935 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5938 lvds_rx_24_inst.r_phase_count[0]
.sym 5939 lvds_rx_24_inst.r_phase_count[1]
.sym 5940 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5943 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 5945 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5948 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5950 $nextpnr_ICESTORM_LC_3$O
.sym 5952 lvds_rx_24_inst.r_phase_count[0]
.sym 5956 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5958 $PACKER_VCC_NET
.sym 5959 lvds_rx_24_inst.r_phase_count[1]
.sym 5960 lvds_rx_24_inst.r_phase_count[0]
.sym 5964 $PACKER_VCC_NET
.sym 5965 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 5966 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5969 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 5970 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 5971 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5972 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 5975 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 5981 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 5987 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5988 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5989 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5990 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5993 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5994 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 5995 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5996 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5997 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_DFFER_Q_E
.sym 5998 lvds_clock_$glb_clk
.sym 5999 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 6016 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 6136 o_shdn_tx_lna$SB_IO_OUT
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6307 o_shdn_tx_lna$SB_IO_OUT
.sym 6378 i_smi_a3$SB_IO_IN
.sym 6380 w_smi_data_output[0]
.sym 6386 rx_24_fifo.wr_addr[3]
.sym 6387 w_rx_24_fifo_data[18]
.sym 6388 rx_24_fifo.wr_addr[5]
.sym 6393 w_rx_24_fifo_data[22]
.sym 6396 rx_24_fifo.wr_addr[6]
.sym 6397 w_rx_24_fifo_push
.sym 6400 w_rx_24_fifo_data[20]
.sym 6402 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 6408 rx_24_fifo.wr_addr[7]
.sym 6410 rx_24_fifo.wr_addr[2]
.sym 6412 rx_24_fifo.wr_addr[8]
.sym 6414 rx_24_fifo.wr_addr[4]
.sym 6415 $PACKER_VCC_NET
.sym 6416 w_rx_24_fifo_data[16]
.sym 6417 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6422 rx_24_fifo.rd_addr_gray_wr[1]
.sym 6425 rx_24_fifo.rd_addr_gray_wr[4]
.sym 6426 rx_24_fifo.rd_addr_gray_wr[0]
.sym 6427 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 6428 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6429 rx_24_fifo.rd_addr_gray_wr[3]
.sym 6438 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6439 rx_24_fifo.wr_addr[2]
.sym 6441 rx_24_fifo.wr_addr[3]
.sym 6442 rx_24_fifo.wr_addr[4]
.sym 6443 rx_24_fifo.wr_addr[5]
.sym 6444 rx_24_fifo.wr_addr[6]
.sym 6445 rx_24_fifo.wr_addr[7]
.sym 6446 rx_24_fifo.wr_addr[8]
.sym 6447 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 6449 lvds_clock_$glb_clk
.sym 6450 w_rx_24_fifo_push
.sym 6451 w_rx_24_fifo_data[16]
.sym 6453 w_rx_24_fifo_data[20]
.sym 6455 w_rx_24_fifo_data[18]
.sym 6457 w_rx_24_fifo_data[22]
.sym 6459 $PACKER_VCC_NET
.sym 6464 w_rx_24_fifo_pulled_data[16]
.sym 6466 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 6471 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6473 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6474 rx_24_fifo.rd_addr[0]
.sym 6488 rx_24_fifo.wr_addr[6]
.sym 6489 rx_24_fifo.wr_addr[4]
.sym 6495 w_rx_24_fifo_data[0]
.sym 6506 rx_24_fifo.wr_addr[3]
.sym 6507 w_rx_24_fifo_pulled_data[20]
.sym 6508 rx_24_fifo.wr_addr[5]
.sym 6511 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 6512 w_rx_24_fifo_pulled_data[0]
.sym 6513 rx_24_fifo.wr_addr[8]
.sym 6514 w_smi_data_output[1]
.sym 6515 w_rx_24_fifo_pulled_data[17]
.sym 6518 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6520 w_smi_data_output[6]
.sym 6522 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 6534 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 6536 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6537 rx_24_fifo.rd_addr[5]
.sym 6538 w_rx_24_fifo_data[17]
.sym 6539 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 6540 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 6541 rx_24_fifo.rd_addr[0]
.sym 6542 rx_24_fifo.rd_addr[8]
.sym 6546 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6547 w_rx_24_fifo_data[19]
.sym 6549 w_rx_24_fifo_data[23]
.sym 6552 w_rx_24_fifo_data[21]
.sym 6554 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6555 w_rx_24_fifo_pull
.sym 6557 $PACKER_VCC_NET
.sym 6560 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 6561 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 6562 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 6563 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6564 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 6565 rx_24_fifo.rd_addr_gray_wr[8]
.sym 6566 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 6567 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 6576 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 6577 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 6579 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6580 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6581 rx_24_fifo.rd_addr[5]
.sym 6582 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6583 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 6584 rx_24_fifo.rd_addr[8]
.sym 6585 rx_24_fifo.rd_addr[0]
.sym 6587 r_counter_$glb_clk
.sym 6588 w_rx_24_fifo_pull
.sym 6589 $PACKER_VCC_NET
.sym 6590 w_rx_24_fifo_data[21]
.sym 6592 w_rx_24_fifo_data[19]
.sym 6594 w_rx_24_fifo_data[23]
.sym 6596 w_rx_24_fifo_data[17]
.sym 6598 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 6602 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6603 rx_24_fifo.rd_addr[5]
.sym 6605 rx_24_fifo.rd_addr_gray[3]
.sym 6607 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 6608 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 6609 rx_24_fifo.rd_addr[0]
.sym 6610 rx_24_fifo.rd_addr[8]
.sym 6614 w_rx_24_fifo_pulled_data[2]
.sym 6615 rx_24_fifo.rd_addr_gray[4]
.sym 6616 rx_24_fifo.rd_addr[5]
.sym 6617 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 6618 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 6620 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6622 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 6624 rx_24_fifo.wr_addr[6]
.sym 6625 w_smi_data_output[6]
.sym 6631 w_rx_24_fifo_data[4]
.sym 6632 w_rx_24_fifo_push
.sym 6633 w_rx_24_fifo_data[2]
.sym 6638 w_rx_24_fifo_data[6]
.sym 6640 w_rx_24_fifo_data[0]
.sym 6643 $PACKER_VCC_NET
.sym 6644 rx_24_fifo.wr_addr[8]
.sym 6646 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 6649 rx_24_fifo.wr_addr[6]
.sym 6650 rx_24_fifo.wr_addr[3]
.sym 6652 rx_24_fifo.wr_addr[5]
.sym 6653 rx_24_fifo.wr_addr[4]
.sym 6655 rx_24_fifo.wr_addr[7]
.sym 6656 rx_24_fifo.wr_addr[2]
.sym 6659 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6662 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 6663 rx_24_fifo.wr_addr[7]
.sym 6664 rx_24_fifo.wr_addr[2]
.sym 6665 rx_24_fifo.wr_addr[6]
.sym 6666 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 6667 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6668 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 6669 rx_24_fifo.wr_addr[4]
.sym 6678 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6679 rx_24_fifo.wr_addr[2]
.sym 6681 rx_24_fifo.wr_addr[3]
.sym 6682 rx_24_fifo.wr_addr[4]
.sym 6683 rx_24_fifo.wr_addr[5]
.sym 6684 rx_24_fifo.wr_addr[6]
.sym 6685 rx_24_fifo.wr_addr[7]
.sym 6686 rx_24_fifo.wr_addr[8]
.sym 6687 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 6689 lvds_clock_$glb_clk
.sym 6690 w_rx_24_fifo_push
.sym 6691 w_rx_24_fifo_data[0]
.sym 6693 w_rx_24_fifo_data[4]
.sym 6695 w_rx_24_fifo_data[2]
.sym 6697 w_rx_24_fifo_data[6]
.sym 6699 $PACKER_VCC_NET
.sym 6706 i_smi_a3$SB_IO_IN
.sym 6707 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6709 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 6710 rx_24_fifo.rd_addr[8]
.sym 6712 rx_24_fifo.wr_addr[8]
.sym 6714 w_rx_24_fifo_data[28]
.sym 6716 smi_ctrl_ins.int_cnt_09[3]
.sym 6718 rx_24_fifo.rd_addr[8]
.sym 6719 w_rx_24_fifo_data[1]
.sym 6720 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 6723 rx_24_fifo.wr_addr[4]
.sym 6724 smi_ctrl_ins.int_cnt_09[4]
.sym 6734 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6735 rx_24_fifo.rd_addr[8]
.sym 6736 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 6740 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6742 w_rx_24_fifo_data[1]
.sym 6745 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 6746 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6747 rx_24_fifo.rd_addr[0]
.sym 6754 rx_24_fifo.rd_addr[5]
.sym 6755 w_rx_24_fifo_data[7]
.sym 6758 w_rx_24_fifo_data[3]
.sym 6759 w_rx_24_fifo_pull
.sym 6760 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 6761 $PACKER_VCC_NET
.sym 6762 w_rx_24_fifo_data[5]
.sym 6765 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 6766 smi_ctrl_ins.int_cnt_09[4]
.sym 6767 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 6769 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 6770 smi_ctrl_ins.int_cnt_09[3]
.sym 6771 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 6780 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 6781 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 6783 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6784 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6785 rx_24_fifo.rd_addr[5]
.sym 6786 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6787 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 6788 rx_24_fifo.rd_addr[8]
.sym 6789 rx_24_fifo.rd_addr[0]
.sym 6791 r_counter_$glb_clk
.sym 6792 w_rx_24_fifo_pull
.sym 6793 $PACKER_VCC_NET
.sym 6794 w_rx_24_fifo_data[5]
.sym 6796 w_rx_24_fifo_data[3]
.sym 6798 w_rx_24_fifo_data[7]
.sym 6800 w_rx_24_fifo_data[1]
.sym 6803 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6806 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6808 i_smi_a1_SB_LUT4_I0_O
.sym 6809 w_rx_24_fifo_data[27]
.sym 6811 $PACKER_VCC_NET
.sym 6812 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 6813 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 6814 w_rx_24_fifo_pulled_data[19]
.sym 6815 rx_24_fifo.wr_addr[7]
.sym 6816 w_rx_24_fifo_pulled_data[3]
.sym 6818 w_rx_09_fifo_pulled_data[24]
.sym 6819 w_rx_09_fifo_data[16]
.sym 6821 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6823 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6824 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6825 w_rx_09_fifo_pull
.sym 6828 w_rx_24_fifo_data[0]
.sym 6829 w_rx_09_fifo_pull
.sym 6836 rx_09_fifo.wr_addr[5]
.sym 6837 rx_09_fifo.wr_addr[8]
.sym 6839 w_rx_09_fifo_data[8]
.sym 6842 w_rx_09_fifo_data[12]
.sym 6854 $PACKER_VCC_NET
.sym 6855 rx_09_fifo.wr_addr[4]
.sym 6856 rx_09_fifo.wr_addr[0]
.sym 6857 w_rx_09_fifo_data[10]
.sym 6859 rx_09_fifo.wr_addr[3]
.sym 6860 rx_09_fifo.wr_addr[2]
.sym 6861 w_rx_09_fifo_push
.sym 6862 rx_09_fifo.wr_addr[6]
.sym 6863 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 6864 w_rx_09_fifo_data[14]
.sym 6865 rx_09_fifo.wr_addr[7]
.sym 6866 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 6867 i_smi_a2_SB_LUT4_I1_O[0]
.sym 6868 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 6869 smi_ctrl_ins.r_fifo_09_pull
.sym 6870 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 6871 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 6872 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 6873 smi_ctrl_ins.r_fifo_09_pull_1
.sym 6882 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 6883 rx_09_fifo.wr_addr[2]
.sym 6885 rx_09_fifo.wr_addr[3]
.sym 6886 rx_09_fifo.wr_addr[4]
.sym 6887 rx_09_fifo.wr_addr[5]
.sym 6888 rx_09_fifo.wr_addr[6]
.sym 6889 rx_09_fifo.wr_addr[7]
.sym 6890 rx_09_fifo.wr_addr[8]
.sym 6891 rx_09_fifo.wr_addr[0]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 w_rx_09_fifo_push
.sym 6895 w_rx_09_fifo_data[8]
.sym 6897 w_rx_09_fifo_data[12]
.sym 6899 w_rx_09_fifo_data[10]
.sym 6901 w_rx_09_fifo_data[14]
.sym 6903 $PACKER_VCC_NET
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6908 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 6909 smi_ctrl_ins.int_cnt_09[3]
.sym 6910 w_rx_24_fifo_data[8]
.sym 6911 rx_09_fifo.wr_addr[8]
.sym 6913 smi_ctrl_ins.soe_and_reset
.sym 6914 smi_ctrl_ins.soe_and_reset
.sym 6916 w_rx_24_fifo_data[14]
.sym 6917 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 6919 smi_ctrl_ins.int_cnt_09[4]
.sym 6920 w_rx_09_fifo_data[17]
.sym 6924 $PACKER_VCC_NET
.sym 6925 rx_09_fifo.rd_addr[7]
.sym 6927 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 6928 w_rx_09_fifo_pulled_data[27]
.sym 6929 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 6930 w_rx_09_fifo_data[13]
.sym 6937 w_rx_09_fifo_data[9]
.sym 6940 rx_09_fifo.rd_addr[7]
.sym 6941 w_rx_09_fifo_data[11]
.sym 6943 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 6948 w_rx_09_fifo_data[15]
.sym 6949 $PACKER_VCC_NET
.sym 6950 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 6952 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 6955 w_rx_09_fifo_data[13]
.sym 6956 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6958 rx_09_fifo.rd_addr[0]
.sym 6959 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6961 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6963 w_rx_09_fifo_pull
.sym 6966 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 6969 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 6970 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 6971 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 6972 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 6973 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 6974 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 6975 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 6984 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 6985 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 6987 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6988 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6989 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6990 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 6991 rx_09_fifo.rd_addr[7]
.sym 6992 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 6993 rx_09_fifo.rd_addr[0]
.sym 6995 r_counter_$glb_clk
.sym 6996 w_rx_09_fifo_pull
.sym 6997 $PACKER_VCC_NET
.sym 6998 w_rx_09_fifo_data[13]
.sym 7000 w_rx_09_fifo_data[11]
.sym 7002 w_rx_09_fifo_data[15]
.sym 7004 w_rx_09_fifo_data[9]
.sym 7006 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 7011 w_rx_24_fifo_data[11]
.sym 7013 w_rx_24_fifo_data[13]
.sym 7018 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7019 w_rx_24_fifo_data[9]
.sym 7021 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 7022 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7023 w_rx_09_fifo_pulled_data[31]
.sym 7024 rx_09_fifo.rd_addr[0]
.sym 7026 w_rx_09_fifo_data[29]
.sym 7027 w_rx_09_fifo_pulled_data[25]
.sym 7028 w_rx_09_fifo_data[21]
.sym 7032 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 7033 w_rx_09_fifo_push
.sym 7041 w_rx_09_fifo_data[26]
.sym 7042 $PACKER_VCC_NET
.sym 7043 w_rx_09_fifo_data[30]
.sym 7044 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 7045 w_rx_09_fifo_data[24]
.sym 7046 rx_09_fifo.wr_addr[2]
.sym 7049 w_rx_09_fifo_push
.sym 7051 rx_09_fifo.wr_addr[5]
.sym 7055 w_rx_09_fifo_data[28]
.sym 7057 rx_09_fifo.wr_addr[8]
.sym 7059 rx_09_fifo.wr_addr[4]
.sym 7060 rx_09_fifo.wr_addr[0]
.sym 7063 rx_09_fifo.wr_addr[3]
.sym 7066 rx_09_fifo.wr_addr[6]
.sym 7069 rx_09_fifo.wr_addr[7]
.sym 7070 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 7071 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 7072 rx_09_fifo.rd_addr[7]
.sym 7073 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 7074 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 7075 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 7076 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7077 rx_09_fifo.rd_addr[0]
.sym 7086 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 7087 rx_09_fifo.wr_addr[2]
.sym 7089 rx_09_fifo.wr_addr[3]
.sym 7090 rx_09_fifo.wr_addr[4]
.sym 7091 rx_09_fifo.wr_addr[5]
.sym 7092 rx_09_fifo.wr_addr[6]
.sym 7093 rx_09_fifo.wr_addr[7]
.sym 7094 rx_09_fifo.wr_addr[8]
.sym 7095 rx_09_fifo.wr_addr[0]
.sym 7097 lvds_clock_$glb_clk
.sym 7098 w_rx_09_fifo_push
.sym 7099 w_rx_09_fifo_data[24]
.sym 7101 w_rx_09_fifo_data[28]
.sym 7103 w_rx_09_fifo_data[26]
.sym 7105 w_rx_09_fifo_data[30]
.sym 7107 $PACKER_VCC_NET
.sym 7114 rx_09_fifo.rd_addr_gray[6]
.sym 7116 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 7118 i_smi_a3$SB_IO_IN
.sym 7120 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 7123 i_smi_a2_SB_LUT4_I1_O[3]
.sym 7124 $PACKER_VCC_NET
.sym 7125 w_rx_09_fifo_data[3]
.sym 7127 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 7128 smi_ctrl_ins.int_cnt_09[4]
.sym 7131 w_rx_24_fifo_data[1]
.sym 7132 smi_ctrl_ins.int_cnt_09[4]
.sym 7133 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 7134 w_rx_09_fifo_data[0]
.sym 7135 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 7141 w_rx_09_fifo_data[25]
.sym 7145 w_rx_09_fifo_data[27]
.sym 7149 rx_09_fifo.rd_addr[7]
.sym 7150 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 7153 $PACKER_VCC_NET
.sym 7154 lvds_rx_09_inst.o_fifo_data[31]
.sym 7155 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 7157 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 7158 w_rx_09_fifo_pull
.sym 7159 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 7160 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 7161 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 7162 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7164 w_rx_09_fifo_data[29]
.sym 7171 rx_09_fifo.rd_addr[0]
.sym 7172 rx_09_fifo.rd_addr_gray[5]
.sym 7173 rx_09_fifo.rd_addr_gray[2]
.sym 7174 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 7175 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 7176 rx_09_fifo.rd_addr_gray[7]
.sym 7177 rx_09_fifo.rd_addr_gray[0]
.sym 7178 rx_09_fifo.rd_addr[0]
.sym 7179 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 7188 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 7189 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 7191 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 7192 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 7193 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7194 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 7195 rx_09_fifo.rd_addr[7]
.sym 7196 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 7197 rx_09_fifo.rd_addr[0]
.sym 7199 r_counter_$glb_clk
.sym 7200 w_rx_09_fifo_pull
.sym 7201 $PACKER_VCC_NET
.sym 7202 w_rx_09_fifo_data[29]
.sym 7204 w_rx_09_fifo_data[27]
.sym 7206 lvds_rx_09_inst.o_fifo_data[31]
.sym 7208 w_rx_09_fifo_data[25]
.sym 7214 $PACKER_VCC_NET
.sym 7215 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7220 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 7221 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 7225 rx_09_fifo.rd_addr[7]
.sym 7226 rx_09_fifo.rd_addr[7]
.sym 7227 w_rx_09_fifo_data[16]
.sym 7230 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 7233 w_rx_09_fifo_pull
.sym 7234 w_rx_09_fifo_pulled_data[18]
.sym 7242 rx_09_fifo.wr_addr[0]
.sym 7244 rx_09_fifo.wr_addr[7]
.sym 7245 w_rx_09_fifo_data[4]
.sym 7247 rx_09_fifo.wr_addr[8]
.sym 7249 w_rx_09_fifo_data[6]
.sym 7253 rx_09_fifo.wr_addr[3]
.sym 7254 rx_09_fifo.wr_addr[6]
.sym 7256 rx_09_fifo.wr_addr[4]
.sym 7260 w_rx_09_fifo_push
.sym 7261 rx_09_fifo.wr_addr[2]
.sym 7262 $PACKER_VCC_NET
.sym 7263 w_rx_09_fifo_data[2]
.sym 7267 rx_09_fifo.wr_addr[5]
.sym 7272 w_rx_09_fifo_data[0]
.sym 7273 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 7274 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 7275 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 7276 rx_09_fifo.wr_addr_gray_rd[5]
.sym 7277 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 7278 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 7279 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 7280 rx_09_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 7281 i_smi_a2_SB_LUT4_I1_O[1]
.sym 7290 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 7291 rx_09_fifo.wr_addr[2]
.sym 7293 rx_09_fifo.wr_addr[3]
.sym 7294 rx_09_fifo.wr_addr[4]
.sym 7295 rx_09_fifo.wr_addr[5]
.sym 7296 rx_09_fifo.wr_addr[6]
.sym 7297 rx_09_fifo.wr_addr[7]
.sym 7298 rx_09_fifo.wr_addr[8]
.sym 7299 rx_09_fifo.wr_addr[0]
.sym 7301 lvds_clock_$glb_clk
.sym 7302 w_rx_09_fifo_push
.sym 7303 w_rx_09_fifo_data[0]
.sym 7305 w_rx_09_fifo_data[4]
.sym 7307 w_rx_09_fifo_data[2]
.sym 7309 w_rx_09_fifo_data[6]
.sym 7311 $PACKER_VCC_NET
.sym 7321 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 7323 rx_09_fifo.rd_addr_gray[5]
.sym 7328 w_rx_09_fifo_pulled_data[17]
.sym 7330 rx_09_fifo.wr_addr[5]
.sym 7331 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 7332 $PACKER_VCC_NET
.sym 7333 w_rx_09_fifo_data[17]
.sym 7334 rx_09_fifo.rd_addr[7]
.sym 7335 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 7336 w_rx_09_fifo_pulled_data[19]
.sym 7337 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 7345 w_rx_09_fifo_data[7]
.sym 7347 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 7349 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 7350 rx_09_fifo.rd_addr[0]
.sym 7351 w_rx_09_fifo_data[5]
.sym 7352 w_rx_09_fifo_data[3]
.sym 7354 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 7357 $PACKER_VCC_NET
.sym 7358 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 7359 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 7360 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 7364 rx_09_fifo.rd_addr[7]
.sym 7370 w_rx_09_fifo_data[1]
.sym 7371 w_rx_09_fifo_pull
.sym 7375 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7377 rx_09_fifo.wr_addr_gray_rd[7]
.sym 7379 rx_09_fifo.wr_addr_gray_rd[8]
.sym 7381 rx_09_fifo.wr_addr_gray_rd[6]
.sym 7383 rx_09_fifo.wr_addr_gray_rd[4]
.sym 7392 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 7393 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 7395 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 7396 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 7397 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7398 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 7399 rx_09_fifo.rd_addr[7]
.sym 7400 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 7401 rx_09_fifo.rd_addr[0]
.sym 7403 r_counter_$glb_clk
.sym 7404 w_rx_09_fifo_pull
.sym 7405 $PACKER_VCC_NET
.sym 7406 w_rx_09_fifo_data[5]
.sym 7408 w_rx_09_fifo_data[3]
.sym 7410 w_rx_09_fifo_data[7]
.sym 7412 w_rx_09_fifo_data[1]
.sym 7421 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 7429 rx_09_fifo.wr_addr_gray[5]
.sym 7430 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7431 w_rx_09_fifo_pulled_data[23]
.sym 7433 w_rx_09_fifo_push
.sym 7436 w_rx_09_fifo_data[21]
.sym 7437 rx_09_fifo.rd_addr[0]
.sym 7447 w_rx_09_fifo_data[22]
.sym 7448 w_rx_09_fifo_push
.sym 7449 rx_09_fifo.wr_addr[8]
.sym 7451 rx_09_fifo.wr_addr[2]
.sym 7454 w_rx_09_fifo_data[16]
.sym 7455 rx_09_fifo.wr_addr[3]
.sym 7456 w_rx_09_fifo_data[20]
.sym 7457 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 7458 w_rx_09_fifo_data[18]
.sym 7459 $PACKER_VCC_NET
.sym 7460 rx_09_fifo.wr_addr[4]
.sym 7464 rx_09_fifo.wr_addr[7]
.sym 7466 rx_09_fifo.wr_addr[0]
.sym 7468 rx_09_fifo.wr_addr[5]
.sym 7469 rx_09_fifo.wr_addr[6]
.sym 7478 rx_09_fifo.wr_addr_gray[0]
.sym 7479 rx_09_fifo.wr_addr_gray[1]
.sym 7481 rx_09_fifo.wr_addr_gray[3]
.sym 7494 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 7495 rx_09_fifo.wr_addr[2]
.sym 7497 rx_09_fifo.wr_addr[3]
.sym 7498 rx_09_fifo.wr_addr[4]
.sym 7499 rx_09_fifo.wr_addr[5]
.sym 7500 rx_09_fifo.wr_addr[6]
.sym 7501 rx_09_fifo.wr_addr[7]
.sym 7502 rx_09_fifo.wr_addr[8]
.sym 7503 rx_09_fifo.wr_addr[0]
.sym 7505 lvds_clock_$glb_clk
.sym 7506 w_rx_09_fifo_push
.sym 7507 w_rx_09_fifo_data[16]
.sym 7509 w_rx_09_fifo_data[20]
.sym 7511 w_rx_09_fifo_data[18]
.sym 7513 w_rx_09_fifo_data[22]
.sym 7515 $PACKER_VCC_NET
.sym 7524 w_rx_09_fifo_push
.sym 7525 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 7531 rx_09_fifo.wr_addr[8]
.sym 7534 w_rx_24_fifo_data[1]
.sym 7543 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 7549 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 7551 w_rx_09_fifo_data[19]
.sym 7552 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 7555 w_rx_09_fifo_data[23]
.sym 7556 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 7560 w_rx_09_fifo_data[17]
.sym 7561 $PACKER_VCC_NET
.sym 7562 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 7563 rx_09_fifo.rd_addr[7]
.sym 7564 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 7565 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 7566 w_rx_09_fifo_pull
.sym 7568 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7574 w_rx_09_fifo_data[21]
.sym 7575 rx_09_fifo.rd_addr[0]
.sym 7583 w_rx_24_fifo_data[0]
.sym 7587 w_rx_24_fifo_data[1]
.sym 7596 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 7597 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 7599 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 7600 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 7601 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7602 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 7603 rx_09_fifo.rd_addr[7]
.sym 7604 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 7605 rx_09_fifo.rd_addr[0]
.sym 7607 r_counter_$glb_clk
.sym 7608 w_rx_09_fifo_pull
.sym 7609 $PACKER_VCC_NET
.sym 7610 w_rx_09_fifo_data[21]
.sym 7612 w_rx_09_fifo_data[19]
.sym 7614 w_rx_09_fifo_data[23]
.sym 7616 w_rx_09_fifo_data[17]
.sym 7623 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 7625 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 7634 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 7687 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 7688 rx_09_fifo.rd_addr_gray_wr[0]
.sym 7725 w_lvds_rx_24_d1
.sym 7733 w_lvds_rx_24_d0
.sym 7822 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 7950 o_shdn_rx_lna$SB_IO_OUT
.sym 8030 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 8093 w_smi_data_output[6]
.sym 8095 i_smi_a3$SB_IO_IN
.sym 8108 w_smi_data_output[6]
.sym 8114 i_smi_a3$SB_IO_IN
.sym 8119 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 8122 rx_24_fifo.rd_addr_gray_wr[6]
.sym 8124 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 8125 rx_24_fifo.rd_addr_gray_wr[5]
.sym 8139 smi_ctrl_ins.int_cnt_09[3]
.sym 8153 w_smi_data_output[1]
.sym 8246 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 8247 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 8248 rx_24_fifo.rd_addr_gray_wr[7]
.sym 8249 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 8250 rx_24_fifo.rd_addr_gray_wr[2]
.sym 8251 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 8252 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 8253 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8258 rx_24_fifo.rd_addr_gray[4]
.sym 8263 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 8267 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 8269 rx_24_fifo.rd_addr[5]
.sym 8278 rx_24_fifo.rd_addr_gray[0]
.sym 8297 w_smi_data_output[2]
.sym 8305 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 8308 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 8328 rx_24_fifo.rd_addr_gray[1]
.sym 8336 rx_24_fifo.rd_addr_gray[0]
.sym 8337 rx_24_fifo.rd_addr_gray[3]
.sym 8338 rx_24_fifo.rd_addr_gray_wr[3]
.sym 8339 rx_24_fifo.rd_addr_gray_wr[1]
.sym 8344 rx_24_fifo.rd_addr_gray[4]
.sym 8357 rx_24_fifo.rd_addr_gray[1]
.sym 8374 rx_24_fifo.rd_addr_gray[4]
.sym 8382 rx_24_fifo.rd_addr_gray[0]
.sym 8387 rx_24_fifo.rd_addr_gray_wr[1]
.sym 8392 rx_24_fifo.rd_addr_gray_wr[3]
.sym 8400 rx_24_fifo.rd_addr_gray[3]
.sym 8403 lvds_clock_$glb_clk
.sym 8406 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 8407 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 8408 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 8409 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 8410 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 8411 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 8412 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 8415 rx_09_fifo.rd_addr_gray[0]
.sym 8419 rx_24_fifo.rd_addr_gray[7]
.sym 8420 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8422 rx_24_fifo.rd_addr[8]
.sym 8423 $PACKER_VCC_NET
.sym 8424 rx_24_fifo.rd_addr_gray[1]
.sym 8430 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 8432 rx_24_fifo.wr_addr[4]
.sym 8433 w_rx_24_fifo_pulled_data[18]
.sym 8436 rx_24_fifo.wr_addr[7]
.sym 8437 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8438 rx_24_fifo.wr_addr[2]
.sym 8440 rx_24_fifo.wr_addr[6]
.sym 8446 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8447 rx_24_fifo.rd_addr[8]
.sym 8450 rx_24_fifo.rd_addr_gray_wr[0]
.sym 8451 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8452 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 8454 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 8456 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 8457 rx_24_fifo.rd_addr_gray_wr[4]
.sym 8459 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 8463 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 8464 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 8465 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 8468 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 8475 rx_24_fifo.rd_addr_gray_wr[8]
.sym 8481 rx_24_fifo.rd_addr_gray_wr[0]
.sym 8486 rx_24_fifo.rd_addr_gray_wr[8]
.sym 8492 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 8493 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8494 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8500 rx_24_fifo.rd_addr_gray_wr[4]
.sym 8503 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8504 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 8505 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 8506 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8509 rx_24_fifo.rd_addr[8]
.sym 8517 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 8518 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 8521 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 8522 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 8523 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 8524 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 8526 lvds_clock_$glb_clk
.sym 8529 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 8530 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 8531 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8532 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8533 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 8534 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 8535 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 8540 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8544 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 8550 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 8553 smi_ctrl_ins.int_cnt_09[3]
.sym 8559 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 8560 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 8561 smi_ctrl_ins.int_cnt_09[4]
.sym 8562 w_rx_24_fifo_pull
.sym 8569 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8577 w_rx_24_fifo_pulled_data[20]
.sym 8578 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8580 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 8584 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8587 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 8589 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8592 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 8593 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 8594 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 8595 w_rx_24_fifo_pulled_data[4]
.sym 8599 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 8605 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 8608 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 8616 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 8622 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 8626 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 8628 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8629 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 8635 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 8638 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8639 w_rx_24_fifo_pulled_data[4]
.sym 8640 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8641 w_rx_24_fifo_pulled_data[20]
.sym 8647 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8648 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 8649 lvds_clock_$glb_clk
.sym 8650 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 8651 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 8652 smi_ctrl_ins.r_fifo_24_pull_1
.sym 8653 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 8654 w_rx_24_fifo_pull
.sym 8655 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 8656 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 8657 smi_ctrl_ins.r_fifo_24_pull
.sym 8658 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 8661 w_rx_24_fifo_data[0]
.sym 8663 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 8664 w_smi_data_output[1]
.sym 8665 rx_24_fifo.wr_addr[5]
.sym 8666 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 8667 rx_24_fifo.wr_addr[8]
.sym 8668 w_rx_24_fifo_pulled_data[17]
.sym 8669 w_rx_24_fifo_pulled_data[0]
.sym 8670 $PACKER_VCC_NET
.sym 8673 rx_24_fifo.wr_addr[3]
.sym 8675 w_smi_data_output[2]
.sym 8676 rx_24_fifo.wr_addr[2]
.sym 8678 rx_24_fifo.wr_addr[6]
.sym 8679 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 8680 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 8681 i_smi_a1_SB_LUT4_I0_O
.sym 8682 w_rx_24_fifo_data[1]
.sym 8683 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 8686 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 8692 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 8693 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 8694 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 8697 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 8700 w_rx_09_fifo_pulled_data[8]
.sym 8701 smi_ctrl_ins.soe_and_reset
.sym 8706 smi_ctrl_ins.int_cnt_09[3]
.sym 8709 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8710 smi_ctrl_ins.int_cnt_09[4]
.sym 8717 w_rx_09_fifo_pulled_data[24]
.sym 8718 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8720 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 8731 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8733 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 8737 smi_ctrl_ins.int_cnt_09[4]
.sym 8738 smi_ctrl_ins.int_cnt_09[3]
.sym 8745 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 8755 w_rx_09_fifo_pulled_data[8]
.sym 8756 w_rx_09_fifo_pulled_data[24]
.sym 8757 smi_ctrl_ins.int_cnt_09[3]
.sym 8758 smi_ctrl_ins.int_cnt_09[4]
.sym 8762 smi_ctrl_ins.int_cnt_09[3]
.sym 8767 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8768 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 8769 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 8771 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 8772 smi_ctrl_ins.soe_and_reset
.sym 8773 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 8774 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 8776 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 8777 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 8778 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 8779 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 8780 w_smi_data_output[2]
.sym 8781 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 8788 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 8790 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8791 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 8792 smi_ctrl_ins.int_cnt_24[4]
.sym 8793 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 8795 w_rx_24_fifo_pulled_data[2]
.sym 8799 i_glob_clock$SB_IO_IN
.sym 8800 w_rx_24_fifo_pull
.sym 8802 w_rx_09_fifo_pull
.sym 8803 i_glob_clock$SB_IO_IN
.sym 8806 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 8808 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8809 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8815 i_glob_clock$SB_IO_IN
.sym 8816 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8817 smi_ctrl_ins.int_cnt_09[4]
.sym 8819 w_rx_09_fifo_pulled_data[11]
.sym 8821 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8823 w_rx_09_fifo_pulled_data[9]
.sym 8824 smi_ctrl_ins.int_cnt_09[3]
.sym 8825 smi_ctrl_ins.int_cnt_09[4]
.sym 8826 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 8829 w_rx_09_fifo_pulled_data[15]
.sym 8830 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8832 w_rx_09_fifo_pulled_data[27]
.sym 8834 smi_ctrl_ins.r_fifo_09_pull
.sym 8835 w_rx_09_fifo_pulled_data[26]
.sym 8836 w_rx_09_fifo_pulled_data[31]
.sym 8840 w_rx_09_fifo_pulled_data[25]
.sym 8843 w_rx_09_fifo_pulled_data[10]
.sym 8845 rx_09_fifo.rd_addr[0]
.sym 8848 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8850 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8854 w_rx_09_fifo_pulled_data[15]
.sym 8855 smi_ctrl_ins.int_cnt_09[4]
.sym 8856 w_rx_09_fifo_pulled_data[31]
.sym 8857 smi_ctrl_ins.int_cnt_09[3]
.sym 8860 smi_ctrl_ins.int_cnt_09[3]
.sym 8861 w_rx_09_fifo_pulled_data[27]
.sym 8862 w_rx_09_fifo_pulled_data[11]
.sym 8863 smi_ctrl_ins.int_cnt_09[4]
.sym 8867 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 8872 w_rx_09_fifo_pulled_data[26]
.sym 8873 smi_ctrl_ins.int_cnt_09[4]
.sym 8874 smi_ctrl_ins.int_cnt_09[3]
.sym 8875 w_rx_09_fifo_pulled_data[10]
.sym 8878 w_rx_09_fifo_pulled_data[9]
.sym 8879 w_rx_09_fifo_pulled_data[25]
.sym 8880 smi_ctrl_ins.int_cnt_09[4]
.sym 8881 smi_ctrl_ins.int_cnt_09[3]
.sym 8885 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8887 rx_09_fifo.rd_addr[0]
.sym 8892 smi_ctrl_ins.r_fifo_09_pull
.sym 8895 i_glob_clock$SB_IO_IN
.sym 8896 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 8897 w_rx_09_fifo_pull
.sym 8898 rx_09_fifo.rd_addr_gray[6]
.sym 8899 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 8900 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 8901 rx_09_fifo.rd_addr_gray[3]
.sym 8902 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 8903 rx_09_fifo.rd_addr_gray[4]
.sym 8904 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 8910 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 8911 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 8914 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 8918 $PACKER_VCC_NET
.sym 8922 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 8923 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 8927 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 8928 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 8929 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 8930 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 8940 rx_09_fifo.rd_addr[7]
.sym 8944 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 8950 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 8953 rx_09_fifo.rd_addr[0]
.sym 8956 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 8957 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 8959 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 8969 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 8970 $nextpnr_ICESTORM_LC_0$O
.sym 8973 rx_09_fifo.rd_addr[0]
.sym 8976 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 8979 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 8980 rx_09_fifo.rd_addr[0]
.sym 8982 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 8984 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 8986 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 8988 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 8991 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 8992 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 8994 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 8997 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 8998 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 9000 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 9002 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 9004 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 9006 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 9009 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 9010 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 9012 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 9014 rx_09_fifo.rd_addr[7]
.sym 9016 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 9020 rx_09_fifo.rd_addr_gray_wr[3]
.sym 9021 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9022 rx_09_fifo.rd_addr_gray_wr[8]
.sym 9023 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9024 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9025 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9026 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9027 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[0]
.sym 9033 w_rx_09_fifo_pull
.sym 9035 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9039 w_rx_09_fifo_pull
.sym 9043 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 9044 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9045 smi_ctrl_ins.int_cnt_09[3]
.sym 9046 w_rx_09_fifo_empty
.sym 9048 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 9049 smi_ctrl_ins.int_cnt_09[4]
.sym 9052 rx_09_fifo.rd_addr_gray[4]
.sym 9053 smi_ctrl_ins.int_cnt_09[3]
.sym 9054 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 9056 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 9066 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9067 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9068 rx_09_fifo.rd_addr[0]
.sym 9070 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9076 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9079 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9085 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9088 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 9094 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 9097 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 9101 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9102 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9106 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9112 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9118 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9126 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9127 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9133 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9138 rx_09_fifo.rd_addr[0]
.sym 9140 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9141 r_counter_$glb_clk
.sym 9142 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 9143 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9144 rx_09_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 9145 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9146 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 9147 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9148 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 9149 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9150 w_rx_09_fifo_empty
.sym 9163 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 9164 $PACKER_VCC_NET
.sym 9165 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 9168 rx_09_fifo.empty_o_SB_LUT4_I3_I1[3]
.sym 9169 w_rx_24_fifo_data[1]
.sym 9170 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 9171 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9177 rx_09_fifo.rd_addr_gray[2]
.sym 9178 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 9185 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9188 smi_ctrl_ins.int_cnt_09[4]
.sym 9191 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 9192 smi_ctrl_ins.int_cnt_09[4]
.sym 9193 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 9195 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9196 w_rx_09_fifo_pulled_data[2]
.sym 9197 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 9198 rx_09_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 9199 rx_09_fifo.rd_addr[0]
.sym 9200 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 9201 w_rx_09_fifo_pulled_data[18]
.sym 9204 w_rx_09_fifo_pulled_data[19]
.sym 9212 w_rx_09_fifo_pulled_data[3]
.sym 9213 smi_ctrl_ins.int_cnt_09[3]
.sym 9219 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 9223 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9229 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 9230 rx_09_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 9231 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 9232 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 9235 w_rx_09_fifo_pulled_data[18]
.sym 9236 smi_ctrl_ins.int_cnt_09[4]
.sym 9237 w_rx_09_fifo_pulled_data[2]
.sym 9238 smi_ctrl_ins.int_cnt_09[3]
.sym 9243 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 9248 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 9253 rx_09_fifo.rd_addr[0]
.sym 9259 w_rx_09_fifo_pulled_data[3]
.sym 9260 smi_ctrl_ins.int_cnt_09[3]
.sym 9261 smi_ctrl_ins.int_cnt_09[4]
.sym 9262 w_rx_09_fifo_pulled_data[19]
.sym 9263 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9264 r_counter_$glb_clk
.sym 9265 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 9267 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9268 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 9270 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 9271 rx_09_fifo.rd_addr_gray[1]
.sym 9272 rx_09_fifo.rd_addr_gray[7]
.sym 9273 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 9283 w_rx_09_fifo_empty
.sym 9284 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 9287 $PACKER_VCC_NET
.sym 9290 rx_09_fifo.wr_addr_gray[4]
.sym 9293 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9294 w_rx_09_fifo_pull
.sym 9295 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 9296 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9298 rx_09_fifo.wr_addr_gray[7]
.sym 9300 rx_09_fifo.wr_addr_gray[6]
.sym 9307 w_rx_09_fifo_pulled_data[1]
.sym 9308 smi_ctrl_ins.int_cnt_09[4]
.sym 9312 rx_09_fifo.wr_addr_gray_rd[6]
.sym 9313 w_rx_09_fifo_pulled_data[7]
.sym 9316 rx_09_fifo.wr_addr_gray_rd[7]
.sym 9317 rx_09_fifo.wr_addr_gray_rd[5]
.sym 9319 rx_09_fifo.wr_addr_gray[5]
.sym 9323 w_rx_09_fifo_pulled_data[16]
.sym 9324 w_rx_09_fifo_pulled_data[17]
.sym 9328 w_rx_09_fifo_pulled_data[23]
.sym 9329 w_rx_09_fifo_pulled_data[22]
.sym 9331 w_rx_09_fifo_pulled_data[0]
.sym 9334 smi_ctrl_ins.int_cnt_09[3]
.sym 9337 w_rx_09_fifo_pulled_data[6]
.sym 9343 rx_09_fifo.wr_addr_gray_rd[6]
.sym 9346 rx_09_fifo.wr_addr_gray_rd[5]
.sym 9355 rx_09_fifo.wr_addr_gray[5]
.sym 9358 smi_ctrl_ins.int_cnt_09[4]
.sym 9359 smi_ctrl_ins.int_cnt_09[3]
.sym 9360 w_rx_09_fifo_pulled_data[6]
.sym 9361 w_rx_09_fifo_pulled_data[22]
.sym 9364 smi_ctrl_ins.int_cnt_09[3]
.sym 9365 smi_ctrl_ins.int_cnt_09[4]
.sym 9366 w_rx_09_fifo_pulled_data[16]
.sym 9367 w_rx_09_fifo_pulled_data[0]
.sym 9370 smi_ctrl_ins.int_cnt_09[4]
.sym 9371 w_rx_09_fifo_pulled_data[1]
.sym 9372 w_rx_09_fifo_pulled_data[17]
.sym 9373 smi_ctrl_ins.int_cnt_09[3]
.sym 9376 rx_09_fifo.wr_addr_gray_rd[7]
.sym 9382 smi_ctrl_ins.int_cnt_09[4]
.sym 9383 w_rx_09_fifo_pulled_data[7]
.sym 9384 w_rx_09_fifo_pulled_data[23]
.sym 9385 smi_ctrl_ins.int_cnt_09[3]
.sym 9387 r_counter_$glb_clk
.sym 9389 rx_09_fifo.empty_o_SB_LUT4_I3_I1[3]
.sym 9390 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 9392 rx_09_fifo.wr_addr_gray_rd[1]
.sym 9393 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 9394 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 9395 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 9396 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 9416 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 9418 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 9419 rx_09_fifo.rd_addr_gray[1]
.sym 9420 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 9424 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 9434 rx_09_fifo.wr_addr[8]
.sym 9450 rx_09_fifo.wr_addr_gray[4]
.sym 9458 rx_09_fifo.wr_addr_gray[7]
.sym 9460 rx_09_fifo.wr_addr_gray[6]
.sym 9469 rx_09_fifo.wr_addr_gray[7]
.sym 9484 rx_09_fifo.wr_addr[8]
.sym 9493 rx_09_fifo.wr_addr_gray[6]
.sym 9508 rx_09_fifo.wr_addr_gray[4]
.sym 9510 r_counter_$glb_clk
.sym 9512 rx_09_fifo.wr_addr_gray_rd[2]
.sym 9513 rx_09_fifo.wr_addr_gray_rd[3]
.sym 9519 rx_09_fifo.wr_addr_gray_rd[0]
.sym 9540 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9546 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 9557 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9565 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 9576 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 9580 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 9581 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9587 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 9594 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 9606 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9607 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9632 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 9633 lvds_clock_$glb_clk
.sym 9634 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 9636 rx_09_fifo.rd_addr_gray_wr[1]
.sym 9640 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 9665 w_rx_24_fifo_data[1]
.sym 9678 w_lvds_rx_24_d0
.sym 9680 w_lvds_rx_24_d1
.sym 9685 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 9700 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9728 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 9729 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9730 w_lvds_rx_24_d0
.sym 9752 w_lvds_rx_24_d1
.sym 9755 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 9756 lvds_clock_$glb_clk
.sym 9779 $PACKER_VCC_NET
.sym 9781 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 9805 rx_09_fifo.rd_addr_gray_wr[0]
.sym 9824 rx_09_fifo.rd_addr_gray[0]
.sym 9863 rx_09_fifo.rd_addr_gray_wr[0]
.sym 9870 rx_09_fifo.rd_addr_gray[0]
.sym 9879 lvds_clock_$glb_clk
.sym 9894 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 9896 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10187 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 w_smi_data_output[2]
.sym 10203 i_smi_a3$SB_IO_IN
.sym 10204 w_smi_data_output[1]
.sym 10206 i_smi_a3$SB_IO_IN
.sym 10210 i_smi_a3$SB_IO_IN
.sym 10217 w_smi_data_output[1]
.sym 10218 i_smi_a3$SB_IO_IN
.sym 10219 w_smi_data_output[2]
.sym 10226 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 10227 rx_24_fifo.rd_addr_gray[3]
.sym 10228 rx_24_fifo.rd_addr_gray[2]
.sym 10229 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10230 rx_24_fifo.rd_addr_gray[4]
.sym 10231 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10232 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 10233 rx_24_fifo.rd_addr_gray[5]
.sym 10247 rx_09_fifo.empty_o_SB_LUT4_I3_I1[3]
.sym 10250 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10261 w_smi_data_output[7]
.sym 10275 rx_24_fifo.rd_addr_gray[6]
.sym 10291 rx_24_fifo.rd_addr_gray[5]
.sym 10296 rx_24_fifo.rd_addr_gray_wr[6]
.sym 10299 rx_24_fifo.rd_addr_gray_wr[5]
.sym 10307 rx_24_fifo.rd_addr_gray_wr[6]
.sym 10326 rx_24_fifo.rd_addr_gray[6]
.sym 10337 rx_24_fifo.rd_addr_gray_wr[5]
.sym 10343 rx_24_fifo.rd_addr_gray[5]
.sym 10348 lvds_clock_$glb_clk
.sym 10355 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10356 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10357 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10358 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10359 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10360 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10361 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10372 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 10375 rx_24_fifo.rd_addr_gray[6]
.sym 10382 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10388 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10418 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 10433 rx_24_fifo.rd_addr_gray_wr[7]
.sym 10434 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 10435 rx_24_fifo.rd_addr_gray_wr[2]
.sym 10437 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 10438 rx_24_fifo.rd_addr_gray[7]
.sym 10440 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 10441 rx_24_fifo.rd_addr_gray[2]
.sym 10443 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 10445 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 10446 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 10450 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 10456 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 10460 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 10464 rx_24_fifo.rd_addr_gray_wr[2]
.sym 10472 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 10473 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 10479 rx_24_fifo.rd_addr_gray[7]
.sym 10483 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 10485 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 10489 rx_24_fifo.rd_addr_gray[2]
.sym 10497 rx_24_fifo.rd_addr_gray_wr[7]
.sym 10500 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 10501 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 10502 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 10503 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 10506 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 10508 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 10511 lvds_clock_$glb_clk
.sym 10513 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 10514 rx_24_fifo.wr_addr_gray_rd[8]
.sym 10515 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10516 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 10517 rx_24_fifo.wr_addr_gray_rd[5]
.sym 10518 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10519 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 10520 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 10532 rx_24_fifo.rd_addr_gray[0]
.sym 10533 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10541 rx_24_fifo.wr_addr[3]
.sym 10543 rx_24_fifo.wr_addr[5]
.sym 10544 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 10548 w_rx_24_fifo_push
.sym 10555 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 10571 rx_24_fifo.wr_addr[5]
.sym 10575 rx_24_fifo.wr_addr[8]
.sym 10578 rx_24_fifo.wr_addr[3]
.sym 10579 rx_24_fifo.wr_addr[7]
.sym 10580 rx_24_fifo.wr_addr[2]
.sym 10581 rx_24_fifo.wr_addr[6]
.sym 10583 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10585 rx_24_fifo.wr_addr[4]
.sym 10586 $nextpnr_ICESTORM_LC_4$O
.sym 10589 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10592 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 10595 rx_24_fifo.wr_addr[2]
.sym 10596 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10598 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 10600 rx_24_fifo.wr_addr[3]
.sym 10602 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 10604 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 10606 rx_24_fifo.wr_addr[4]
.sym 10608 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 10610 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 10612 rx_24_fifo.wr_addr[5]
.sym 10614 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 10616 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 10617 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 10618 rx_24_fifo.wr_addr[6]
.sym 10620 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 10622 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 10625 rx_24_fifo.wr_addr[7]
.sym 10626 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 10631 rx_24_fifo.wr_addr[8]
.sym 10632 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 10636 rx_24_fifo.wr_addr[3]
.sym 10637 rx_24_fifo.wr_addr[5]
.sym 10638 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 10639 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 10640 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 10641 rx_24_fifo.wr_addr[8]
.sym 10642 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10643 rx_24_fifo.wr_addr_gray[5]
.sym 10648 rx_24_fifo.wr_addr[2]
.sym 10657 rx_24_fifo.wr_addr[6]
.sym 10659 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 10660 smi_ctrl_ins.soe_and_reset
.sym 10663 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 10664 smi_ctrl_ins.soe_and_reset
.sym 10665 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10668 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10670 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 10671 w_rx_24_fifo_pull
.sym 10680 rx_24_fifo.wr_addr[6]
.sym 10682 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10684 rx_24_fifo.wr_addr[4]
.sym 10685 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 10686 rx_24_fifo.wr_addr[7]
.sym 10687 rx_24_fifo.wr_addr[2]
.sym 10690 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 10701 rx_24_fifo.wr_addr[3]
.sym 10702 rx_24_fifo.wr_addr[5]
.sym 10709 $nextpnr_ICESTORM_LC_2$O
.sym 10711 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 10715 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 10718 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10719 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 10721 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 10723 rx_24_fifo.wr_addr[2]
.sym 10725 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 10727 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 10730 rx_24_fifo.wr_addr[3]
.sym 10731 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 10733 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 10735 rx_24_fifo.wr_addr[4]
.sym 10737 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 10739 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 10741 rx_24_fifo.wr_addr[5]
.sym 10743 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 10745 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 10747 rx_24_fifo.wr_addr[6]
.sym 10749 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 10751 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 10753 rx_24_fifo.wr_addr[7]
.sym 10755 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 10759 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 10760 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 10761 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 10762 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 10763 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 10764 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10765 smi_ctrl_ins.int_cnt_24[4]
.sym 10766 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 10771 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 10773 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10774 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 10777 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10779 w_smi_data_output[7]
.sym 10780 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 10783 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 10786 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10788 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10789 w_rx_24_fifo_full
.sym 10790 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 10793 w_rx_24_fifo_push
.sym 10795 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 10800 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 10801 smi_ctrl_ins.r_fifo_24_pull_1
.sym 10802 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 10803 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10804 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10805 w_rx_24_fifo_pulled_data[18]
.sym 10806 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 10807 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 10809 w_rx_24_fifo_empty
.sym 10810 w_rx_24_fifo_pulled_data[2]
.sym 10813 rx_24_fifo.wr_addr[8]
.sym 10814 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 10815 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 10816 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 10819 w_rx_24_fifo_push
.sym 10822 smi_ctrl_ins.r_fifo_24_pull
.sym 10825 i_glob_clock$SB_IO_IN
.sym 10828 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10829 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10835 rx_24_fifo.wr_addr[8]
.sym 10836 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 10842 smi_ctrl_ins.r_fifo_24_pull
.sym 10846 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10847 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 10848 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10852 smi_ctrl_ins.r_fifo_24_pull
.sym 10853 smi_ctrl_ins.r_fifo_24_pull_1
.sym 10854 w_rx_24_fifo_empty
.sym 10858 w_rx_24_fifo_push
.sym 10859 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 10863 w_rx_24_fifo_pulled_data[18]
.sym 10864 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10865 w_rx_24_fifo_pulled_data[2]
.sym 10866 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10869 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 10875 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 10876 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 10877 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 10878 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 10880 i_glob_clock$SB_IO_IN
.sym 10881 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 10882 rx_24_fifo.wr_addr_gray[6]
.sym 10883 rx_24_fifo.wr_addr_gray[0]
.sym 10884 rx_24_fifo.wr_addr_gray[7]
.sym 10885 rx_24_fifo.wr_addr_gray[3]
.sym 10886 rx_24_fifo.wr_addr_gray[4]
.sym 10888 rx_24_fifo.wr_addr_gray[1]
.sym 10889 rx_24_fifo.wr_addr_gray[2]
.sym 10894 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 10895 smi_ctrl_ins.int_cnt_24[4]
.sym 10896 rx_24_fifo.wr_addr[6]
.sym 10898 rx_24_fifo.wr_addr[2]
.sym 10900 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10901 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10902 rx_24_fifo.wr_addr[7]
.sym 10904 rx_24_fifo.wr_addr[4]
.sym 10905 w_rx_24_fifo_empty
.sym 10908 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 10909 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 10914 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10915 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 10917 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10923 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 10924 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10925 i_smi_a1_SB_LUT4_I0_O
.sym 10927 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 10928 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 10930 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 10931 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 10932 smi_ctrl_ins.soe_and_reset
.sym 10933 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10935 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 10936 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10937 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 10939 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 10941 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 10943 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 10944 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10945 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10946 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 10948 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10949 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10950 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10951 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10952 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10956 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10957 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 10958 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10959 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10969 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10970 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10974 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 10975 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 10976 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 10977 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 10981 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10983 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10988 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10989 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10992 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 10993 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 10994 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10995 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 10998 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 10999 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 11000 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11001 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11002 i_smi_a1_SB_LUT4_I0_O
.sym 11003 smi_ctrl_ins.soe_and_reset
.sym 11005 i_smi_a1_SB_LUT4_I0_O
.sym 11006 spi_if_ins.state_if[1]
.sym 11007 spi_if_ins.state_if[2]
.sym 11008 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 11009 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 11010 spi_if_ins.state_if[0]
.sym 11011 i_smi_a2_SB_LUT4_I1_O[3]
.sym 11017 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 11018 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11021 smi_ctrl_ins.int_cnt_09[4]
.sym 11022 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 11025 smi_ctrl_ins.int_cnt_09[3]
.sym 11030 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 11034 i_smi_a2_SB_LUT4_I1_O[3]
.sym 11037 w_tx_data_io[3]
.sym 11038 i_smi_a1_SB_LUT4_I0_O
.sym 11048 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11050 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11051 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11057 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11058 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11060 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11065 smi_ctrl_ins.r_fifo_09_pull
.sym 11070 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 11073 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11076 w_rx_09_fifo_empty
.sym 11077 smi_ctrl_ins.r_fifo_09_pull_1
.sym 11080 smi_ctrl_ins.r_fifo_09_pull
.sym 11081 smi_ctrl_ins.r_fifo_09_pull_1
.sym 11082 w_rx_09_fifo_empty
.sym 11087 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 11094 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11098 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11104 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11112 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11117 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11123 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11125 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11126 r_counter_$glb_clk
.sym 11127 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 11128 r_tx_data[4]
.sym 11129 r_tx_data[6]
.sym 11130 r_tx_data[2]
.sym 11132 r_tx_data[1]
.sym 11133 r_tx_data[3]
.sym 11134 r_tx_data[5]
.sym 11147 i_smi_a1_SB_LUT4_I0_O
.sym 11153 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 11155 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 11159 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 11169 w_rx_09_fifo_pull
.sym 11172 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 11176 rx_09_fifo.rd_addr[0]
.sym 11177 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11180 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 11181 rx_09_fifo.rd_addr_gray[3]
.sym 11184 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[0]
.sym 11187 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11192 rx_09_fifo.empty_o_SB_LUT4_I3_I1[3]
.sym 11193 rx_09_fifo.rd_addr_gray_wr[3]
.sym 11194 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11196 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11197 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11200 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 11205 rx_09_fifo.rd_addr_gray[3]
.sym 11209 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11211 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11214 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 11222 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11226 w_rx_09_fifo_pull
.sym 11227 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 11232 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11233 w_rx_09_fifo_pull
.sym 11234 rx_09_fifo.empty_o_SB_LUT4_I3_I1[3]
.sym 11235 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[0]
.sym 11241 rx_09_fifo.rd_addr_gray_wr[3]
.sym 11244 rx_09_fifo.rd_addr[0]
.sym 11245 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11247 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 11249 lvds_clock_$glb_clk
.sym 11251 w_tx_data_smi[2]
.sym 11253 w_tx_data_smi[3]
.sym 11254 w_tx_data_smi[1]
.sym 11255 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 11256 w_tx_data_smi[0]
.sym 11263 i_glob_clock$SB_IO_IN
.sym 11269 i_glob_clock$SB_IO_IN
.sym 11270 r_tx_data[4]
.sym 11272 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11273 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11274 r_tx_data[2]
.sym 11277 w_rx_24_fifo_full
.sym 11283 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11284 w_rx_24_fifo_push
.sym 11285 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 11286 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 11292 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 11293 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11294 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11295 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 11297 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 11298 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11300 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 11301 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11302 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 11303 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11304 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11305 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11306 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 11307 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 11308 rx_09_fifo.empty_o_SB_LUT4_I3_I1[3]
.sym 11309 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11310 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 11311 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 11315 w_rx_09_fifo_empty
.sym 11316 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11317 rx_09_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 11318 rx_09_fifo.rd_addr[7]
.sym 11319 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 11320 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 11322 rx_09_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 11323 rx_09_fifo.rd_addr[0]
.sym 11325 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 11326 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 11327 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 11328 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 11331 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11333 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 11337 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11338 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11339 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11340 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 11344 rx_09_fifo.rd_addr[0]
.sym 11346 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 11349 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11350 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 11351 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 11352 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 11355 w_rx_09_fifo_empty
.sym 11356 rx_09_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 11357 rx_09_fifo.rd_addr[7]
.sym 11361 rx_09_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 11362 rx_09_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 11363 rx_09_fifo.empty_o_SB_LUT4_I3_I1[3]
.sym 11364 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 11367 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11368 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11369 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11370 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11372 r_counter_$glb_clk
.sym 11373 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 11374 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 11377 w_ioc[4]
.sym 11379 w_cs[0]
.sym 11380 w_ioc[2]
.sym 11381 w_ioc[3]
.sym 11386 spi_if_ins.spi.r_rx_byte[4]
.sym 11397 w_rx_24_fifo_empty
.sym 11398 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 11402 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 11408 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 11415 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11416 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 11417 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 11419 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 11420 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 11421 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 11423 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 11425 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 11426 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 11427 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11429 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 11430 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 11433 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11435 rx_09_fifo.rd_addr_gray[7]
.sym 11454 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 11455 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 11456 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 11457 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 11461 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 11463 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11472 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 11473 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 11479 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11484 rx_09_fifo.rd_addr_gray[7]
.sym 11490 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 11491 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 11492 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 11493 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 11494 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11495 r_counter_$glb_clk
.sym 11496 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 11497 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 11499 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11501 w_rx_24_fifo_push
.sym 11502 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 11503 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 11509 w_rx_data[3]
.sym 11510 spi_if_ins.w_rx_data[4]
.sym 11512 spi_if_ins.w_rx_data[3]
.sym 11515 spi_if_ins.w_rx_data[2]
.sym 11521 w_tx_data_io[2]
.sym 11531 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 11538 rx_09_fifo.wr_addr_gray_rd[2]
.sym 11545 rx_09_fifo.wr_addr_gray_rd[0]
.sym 11547 rx_09_fifo.wr_addr_gray_rd[3]
.sym 11549 rx_09_fifo.wr_addr_gray_rd[8]
.sym 11553 rx_09_fifo.wr_addr_gray_rd[4]
.sym 11555 rx_09_fifo.wr_addr_gray[1]
.sym 11557 rx_09_fifo.wr_addr_gray_rd[1]
.sym 11571 rx_09_fifo.wr_addr_gray_rd[8]
.sym 11577 rx_09_fifo.wr_addr_gray_rd[0]
.sym 11591 rx_09_fifo.wr_addr_gray[1]
.sym 11595 rx_09_fifo.wr_addr_gray_rd[2]
.sym 11603 rx_09_fifo.wr_addr_gray_rd[1]
.sym 11609 rx_09_fifo.wr_addr_gray_rd[3]
.sym 11616 rx_09_fifo.wr_addr_gray_rd[4]
.sym 11618 r_counter_$glb_clk
.sym 11625 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11626 w_tx_data_io[2]
.sym 11627 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 11636 w_fetch
.sym 11651 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 11669 rx_09_fifo.wr_addr_gray[0]
.sym 11672 rx_09_fifo.wr_addr_gray[3]
.sym 11684 rx_09_fifo.wr_addr_gray[2]
.sym 11697 rx_09_fifo.wr_addr_gray[2]
.sym 11701 rx_09_fifo.wr_addr_gray[3]
.sym 11736 rx_09_fifo.wr_addr_gray[0]
.sym 11741 r_counter_$glb_clk
.sym 11744 io_ctrl_ins.o_pmod[2]
.sym 11749 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 11759 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11774 i_button_SB_LUT4_I1_I0[0]
.sym 11791 rx_09_fifo.rd_addr_gray[1]
.sym 11793 rx_09_fifo.rd_addr_gray_wr[1]
.sym 11825 rx_09_fifo.rd_addr_gray[1]
.sym 11848 rx_09_fifo.rd_addr_gray_wr[1]
.sym 11864 lvds_clock_$glb_clk
.sym 11867 w_tx_data_sys[0]
.sym 11886 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 12003 $PACKER_VCC_NET
.sym 12309 i_sck$SB_IO_IN
.sym 12310 w_smi_data_output[0]
.sym 12312 i_smi_a3$SB_IO_IN
.sym 12313 w_smi_data_output[7]
.sym 12315 i_smi_a3$SB_IO_IN
.sym 12323 i_smi_a3$SB_IO_IN
.sym 12325 w_smi_data_output[0]
.sym 12326 w_smi_data_output[7]
.sym 12327 i_sck$SB_IO_IN
.sym 12331 i_smi_a3$SB_IO_IN
.sym 12335 rx_24_fifo.rd_addr[0]
.sym 12336 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 12337 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12338 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 12339 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 12340 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 12341 rx_24_fifo.rd_addr[5]
.sym 12342 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 12354 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 12367 i_sck$SB_IO_IN
.sym 12378 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 12379 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 12381 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12382 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12387 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12388 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12391 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12396 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12399 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 12405 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 12411 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 12418 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12423 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12424 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12429 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12431 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12435 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 12443 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12447 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12449 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12453 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 12456 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 12457 r_counter_$glb_clk
.sym 12458 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 12463 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 12464 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[1]
.sym 12465 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12466 rx_24_fifo.rd_addr[8]
.sym 12467 rx_24_fifo.rd_addr_gray[1]
.sym 12468 rx_24_fifo.rd_en_i_SB_LUT4_I3_O[3]
.sym 12469 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12470 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12476 rx_24_fifo.rd_addr[5]
.sym 12477 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12478 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 12480 w_rx_24_fifo_push
.sym 12482 rx_24_fifo.rd_addr[0]
.sym 12484 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 12491 rx_24_fifo.rd_addr[5]
.sym 12492 w_smi_data_output[0]
.sym 12493 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 12495 rx_24_fifo.rd_addr[0]
.sym 12497 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 12498 rx_24_fifo.rd_addr_gray[3]
.sym 12502 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 12506 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 12507 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12508 rx_24_fifo.rd_addr[5]
.sym 12511 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12513 rx_24_fifo.rd_addr[0]
.sym 12515 i_smi_a3$SB_IO_IN
.sym 12516 rx_24_fifo.rd_addr[8]
.sym 12518 w_smi_data_output[3]
.sym 12519 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 12524 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 12527 i_smi_a2_SB_LUT4_I1_O[3]
.sym 12528 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 12540 rx_24_fifo.rd_addr[0]
.sym 12541 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 12543 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 12545 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12547 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 12553 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 12554 rx_24_fifo.rd_addr[5]
.sym 12563 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12569 rx_24_fifo.rd_addr[0]
.sym 12572 $nextpnr_ICESTORM_LC_5$O
.sym 12575 rx_24_fifo.rd_addr[0]
.sym 12578 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 12581 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12582 rx_24_fifo.rd_addr[0]
.sym 12584 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 12586 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 12588 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 12590 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 12593 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12594 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 12596 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 12598 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 12600 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 12602 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 12605 rx_24_fifo.rd_addr[5]
.sym 12606 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 12608 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 12611 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 12612 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 12614 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 12617 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 12618 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 12622 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12623 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[2]
.sym 12624 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12626 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 12627 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 12628 w_rx_24_fifo_full
.sym 12629 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 12634 w_rx_24_fifo_data[25]
.sym 12636 w_rx_24_fifo_data[24]
.sym 12637 smi_ctrl_ins.soe_and_reset
.sym 12638 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12639 w_rx_24_fifo_pull
.sym 12641 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 12642 w_rx_24_fifo_data[26]
.sym 12643 smi_ctrl_ins.soe_and_reset
.sym 12644 w_rx_24_fifo_data[30]
.sym 12647 w_rx_24_fifo_pulled_data[16]
.sym 12649 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12651 rx_24_fifo.wr_addr[3]
.sym 12653 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 12654 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 12655 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12656 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 12657 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 12658 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 12665 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 12666 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12667 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 12668 rx_24_fifo.wr_addr[8]
.sym 12670 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 12672 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 12673 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12674 rx_24_fifo.rd_addr[8]
.sym 12675 w_rx_24_fifo_push
.sym 12676 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 12677 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 12678 rx_24_fifo.wr_addr_gray[5]
.sym 12679 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12680 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 12681 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 12682 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 12685 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12686 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12687 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12693 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 12694 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 12696 rx_24_fifo.rd_addr[8]
.sym 12699 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 12702 rx_24_fifo.wr_addr[8]
.sym 12708 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 12709 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 12710 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12711 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 12714 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12715 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 12716 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 12717 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 12720 rx_24_fifo.wr_addr_gray[5]
.sym 12726 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12728 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12729 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12733 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 12734 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 12735 w_rx_24_fifo_push
.sym 12738 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12739 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 12740 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 12741 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 12743 r_counter_$glb_clk
.sym 12745 w_smi_data_output[3]
.sym 12746 i_smi_a2_SB_LUT4_I1_O[2]
.sym 12747 w_smi_data_output[1]
.sym 12748 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 12749 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 12751 w_smi_data_output[0]
.sym 12752 w_smi_data_output[7]
.sym 12756 w_rx_24_fifo_push
.sym 12758 w_rx_24_fifo_full
.sym 12759 w_rx_24_fifo_data[31]
.sym 12760 w_rx_24_fifo_data[29]
.sym 12761 rx_24_fifo.wr_addr_gray_rd[8]
.sym 12763 w_rx_24_fifo_push
.sym 12767 rx_24_fifo.wr_addr_gray_rd[5]
.sym 12771 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 12774 w_smi_data_output[0]
.sym 12777 w_rx_24_fifo_full
.sym 12778 smi_ctrl_ins.soe_and_reset
.sym 12786 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 12788 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 12789 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12791 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 12792 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 12794 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 12795 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12797 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12798 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12799 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12800 w_rx_24_fifo_full
.sym 12802 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 12808 w_rx_24_fifo_push
.sym 12809 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12812 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 12813 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 12816 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 12817 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 12819 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12826 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12831 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12832 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12833 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 12834 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 12837 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 12838 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12839 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12840 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 12843 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 12844 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 12845 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 12846 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12850 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 12855 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 12856 w_rx_24_fifo_full
.sym 12857 w_rx_24_fifo_push
.sym 12858 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 12861 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12865 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 12866 lvds_clock_$glb_clk
.sym 12867 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 12868 rx_24_fifo.rd_en_i_SB_LUT4_I3_O[0]
.sym 12869 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12870 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12871 rx_24_fifo.wr_addr_gray_rd[6]
.sym 12872 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12873 rx_24_fifo.wr_addr_gray_rd[1]
.sym 12875 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12880 rx_24_fifo.wr_addr[3]
.sym 12881 spi_if_ins.spi.SCKr[2]
.sym 12882 rx_24_fifo.wr_addr[8]
.sym 12884 rx_24_fifo.wr_addr[5]
.sym 12885 spi_if_ins.spi.SCKr[1]
.sym 12887 w_rx_24_fifo_pulled_data[1]
.sym 12889 w_rx_24_fifo_data[10]
.sym 12890 w_rx_24_fifo_data[15]
.sym 12891 rx_24_fifo.wr_addr[4]
.sym 12897 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12899 rx_24_fifo.wr_addr[8]
.sym 12900 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 12903 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12909 smi_ctrl_ins.soe_and_reset
.sym 12910 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12911 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 12914 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 12915 smi_ctrl_ins.int_cnt_24[4]
.sym 12921 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12924 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 12927 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 12928 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12929 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12934 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12935 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 12938 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12939 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12940 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 12942 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 12943 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12944 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 12945 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12950 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12951 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 12955 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12957 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 12961 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12962 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12966 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12969 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 12972 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 12979 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 12980 smi_ctrl_ins.int_cnt_24[4]
.sym 12985 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12987 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12988 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 12989 smi_ctrl_ins.soe_and_reset
.sym 12990 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 12991 rx_24_fifo.wr_addr_gray_rd[4]
.sym 12993 rx_24_fifo.wr_addr_gray_rd[2]
.sym 12994 rx_24_fifo.wr_addr_gray_rd[3]
.sym 12995 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 12996 rx_24_fifo.wr_addr_gray_rd[0]
.sym 12997 rx_24_fifo.wr_addr_gray_rd[7]
.sym 13005 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 13006 w_smi_data_output[5]
.sym 13011 w_rx_24_fifo_pull
.sym 13013 i_smi_a1_SB_LUT4_I0_O
.sym 13016 i_smi_a2_SB_LUT4_I1_O[3]
.sym 13018 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 13020 i_smi_a1_SB_LUT4_I0_O
.sym 13021 $PACKER_VCC_NET
.sym 13024 spi_if_ins.state_if[2]
.sym 13026 r_tx_data_SB_DFFE_Q_E
.sym 13033 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13035 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 13036 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13038 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 13039 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 13041 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 13042 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 13043 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 13045 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 13047 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13048 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 13065 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 13071 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 13074 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 13077 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 13079 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 13083 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13084 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13090 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 13101 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13109 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 13111 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 13112 lvds_clock_$glb_clk
.sym 13113 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 13114 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13115 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13116 spi_if_ins.r_tx_byte[0]
.sym 13117 spi_if_ins.r_tx_byte[1]
.sym 13118 spi_if_ins.r_tx_byte[6]
.sym 13119 spi_if_ins.r_tx_byte[5]
.sym 13120 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13121 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13128 w_rx_24_fifo_pull
.sym 13131 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13138 w_tx_data_io[5]
.sym 13140 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 13141 w_tx_data_io[6]
.sym 13143 i_smi_a1$SB_IO_IN
.sym 13147 w_tx_data_io[4]
.sym 13159 i_smi_a1$SB_IO_IN
.sym 13166 i_smi_a2$SB_IO_IN
.sym 13169 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13172 i_smi_a3$SB_IO_IN
.sym 13178 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 13179 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13180 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13182 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 13185 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13186 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 13188 i_smi_a2$SB_IO_IN
.sym 13189 i_smi_a3$SB_IO_IN
.sym 13190 i_smi_a1$SB_IO_IN
.sym 13191 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 13194 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13195 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 13196 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13201 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13206 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 13207 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13212 i_smi_a2$SB_IO_IN
.sym 13213 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 13214 i_smi_a1$SB_IO_IN
.sym 13215 i_smi_a3$SB_IO_IN
.sym 13221 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 13224 i_smi_a1$SB_IO_IN
.sym 13225 i_smi_a3$SB_IO_IN
.sym 13226 i_smi_a2$SB_IO_IN
.sym 13234 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 13235 r_counter_$glb_clk
.sym 13236 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 13237 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13238 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13241 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 13242 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13243 sys_ctrl_ins.reset_cmd
.sym 13244 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 13248 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13250 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 13251 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13259 w_rx_24_fifo_push
.sym 13262 w_rx_data[4]
.sym 13265 w_rx_24_fifo_full
.sym 13267 w_tx_data_io[1]
.sym 13271 w_cs[0]
.sym 13272 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 13278 i_glob_clock$SB_IO_IN
.sym 13279 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 13280 w_tx_data_smi[3]
.sym 13282 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 13285 w_tx_data_io[1]
.sym 13286 w_tx_data_smi[2]
.sym 13289 w_tx_data_smi[1]
.sym 13290 w_tx_data_io[3]
.sym 13291 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 13296 r_tx_data_SB_DFFE_Q_E
.sym 13298 w_tx_data_io[5]
.sym 13300 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13301 w_tx_data_io[6]
.sym 13307 w_tx_data_io[4]
.sym 13308 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 13312 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 13313 w_tx_data_io[4]
.sym 13317 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 13319 w_tx_data_io[6]
.sym 13323 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13325 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 13326 w_tx_data_smi[2]
.sym 13335 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13336 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 13337 w_tx_data_smi[1]
.sym 13338 w_tx_data_io[1]
.sym 13341 w_tx_data_io[3]
.sym 13342 w_tx_data_smi[3]
.sym 13343 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 13344 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13347 w_tx_data_io[5]
.sym 13348 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 13350 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 13357 r_tx_data_SB_DFFE_Q_E
.sym 13358 i_glob_clock$SB_IO_IN
.sym 13359 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 13360 w_fetch
.sym 13361 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 13362 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13363 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13364 spi_if_ins.spi.r_rx_byte[4]
.sym 13365 r_tx_data_SB_DFFE_Q_E
.sym 13366 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 13367 spi_if_ins.spi.r_rx_byte[7]
.sym 13368 i_glob_clock$SB_IO_IN
.sym 13377 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13386 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13387 w_cs[1]
.sym 13389 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 13391 r_tx_data[3]
.sym 13392 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 13393 r_tx_data[0]
.sym 13394 w_cs[2]
.sym 13395 w_ioc[4]
.sym 13408 w_rx_09_fifo_empty
.sym 13413 w_rx_24_fifo_empty
.sym 13415 w_tx_data_io[2]
.sym 13416 w_rx_09_fifo_full
.sym 13421 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 13422 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 13423 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 13425 w_rx_24_fifo_full
.sym 13428 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 13437 w_rx_24_fifo_empty
.sym 13449 w_rx_24_fifo_full
.sym 13455 w_rx_09_fifo_full
.sym 13459 w_tx_data_io[2]
.sym 13460 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 13461 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 13464 w_rx_09_fifo_empty
.sym 13480 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 13481 r_counter_$glb_clk
.sym 13482 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 13483 w_rx_data[4]
.sym 13484 w_rx_data[0]
.sym 13485 w_rx_data[2]
.sym 13486 w_rx_data[1]
.sym 13487 w_rx_data[3]
.sym 13488 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 13489 spi_if_ins.o_cs_SB_LUT4_I0_O[3]
.sym 13490 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13492 r_tx_data_SB_DFFE_Q_E
.sym 13496 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 13499 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13500 spi_if_ins.spi.r_rx_byte[7]
.sym 13503 w_tx_data_io[2]
.sym 13504 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 13506 w_tx_data_io[3]
.sym 13509 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13510 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13511 i_glob_clock$SB_IO_IN
.sym 13512 o_shdn_tx_lna$SB_IO_OUT
.sym 13513 r_tx_data_SB_DFFE_Q_E
.sym 13515 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 13516 w_rx_data[4]
.sym 13518 w_rx_data[0]
.sym 13524 w_fetch
.sym 13525 spi_if_ins.w_rx_data[2]
.sym 13528 spi_if_ins.w_rx_data[4]
.sym 13529 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13530 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 13535 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13538 spi_if_ins.w_rx_data[3]
.sym 13552 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 13554 w_cs[2]
.sym 13557 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 13558 w_cs[2]
.sym 13559 w_fetch
.sym 13560 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 13578 spi_if_ins.w_rx_data[4]
.sym 13589 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13594 spi_if_ins.w_rx_data[2]
.sym 13599 spi_if_ins.w_rx_data[3]
.sym 13603 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13604 r_counter_$glb_clk
.sym 13609 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 13610 r_tx_data[0]
.sym 13611 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13612 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13613 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13618 spi_if_ins.w_rx_data[3]
.sym 13621 w_rx_data[1]
.sym 13622 spi_if_ins.w_rx_data[4]
.sym 13625 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13626 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 13630 w_rx_data[2]
.sym 13634 w_tx_data_io[4]
.sym 13639 i_smi_a1$SB_IO_IN
.sym 13640 spi_if_ins.w_rx_data[0]
.sym 13647 i_button_SB_LUT4_I1_I0[0]
.sym 13649 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 13653 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 13654 w_fetch
.sym 13656 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 13657 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13658 w_rx_24_fifo_full
.sym 13659 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 13660 w_cs[0]
.sym 13668 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13669 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13676 w_ioc[1]
.sym 13677 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13680 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13682 w_cs[0]
.sym 13683 w_fetch
.sym 13692 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 13693 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13694 i_button_SB_LUT4_I1_I0[0]
.sym 13695 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13704 w_rx_24_fifo_full
.sym 13705 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13706 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 13710 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 13713 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 13716 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13718 w_ioc[1]
.sym 13726 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 13727 lvds_clock_$glb_clk
.sym 13728 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 13730 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13731 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 13732 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 13733 w_ioc[0]
.sym 13734 w_ioc[1]
.sym 13735 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 13736 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13741 i_button_SB_LUT4_I1_I0[0]
.sym 13742 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 13743 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13745 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 13746 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13747 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 13751 w_rx_24_fifo_push
.sym 13755 w_tx_data_sys[0]
.sym 13756 w_rx_data[0]
.sym 13758 w_tx_data_io[1]
.sym 13760 w_tx_data_io[0]
.sym 13762 w_rx_data[4]
.sym 13764 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13772 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13776 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13782 o_shdn_tx_lna$SB_IO_OUT
.sym 13783 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13784 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 13785 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13791 w_ioc[1]
.sym 13792 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 13798 w_ioc[0]
.sym 13799 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13834 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13835 w_ioc[0]
.sym 13836 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13839 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13840 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 13841 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 13842 o_shdn_tx_lna$SB_IO_OUT
.sym 13846 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13847 w_ioc[1]
.sym 13848 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13849 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13850 r_counter_$glb_clk
.sym 13851 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13852 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 13853 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 13854 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 13855 io_ctrl_ins.debug_mode[0]
.sym 13856 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 13857 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13858 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 13859 io_ctrl_ins.debug_mode[1]
.sym 13876 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 13877 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 13880 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13895 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 13896 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 13902 w_rx_data[2]
.sym 13922 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13933 w_rx_data[2]
.sym 13962 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13963 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 13972 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 13973 r_counter_$glb_clk
.sym 13975 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13977 w_tx_data_io[1]
.sym 13978 w_tx_data_io[0]
.sym 13980 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13981 w_tx_data_io[4]
.sym 13982 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 13989 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 13990 io_ctrl_ins.debug_mode[0]
.sym 13999 o_shdn_tx_lna$SB_IO_OUT
.sym 14019 i_button_SB_LUT4_I1_I0[0]
.sym 14043 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 14057 i_button_SB_LUT4_I1_I0[0]
.sym 14095 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 14096 r_counter_$glb_clk
.sym 14104 o_shdn_tx_lna$SB_IO_OUT
.sym 14116 o_rx_h_tx_l$SB_IO_OUT
.sym 14130 w_tx_data_io[4]
.sym 14131 i_smi_a1$SB_IO_IN
.sym 14223 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O
.sym 14234 o_shdn_tx_lna$SB_IO_OUT
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14388 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O
.sym 14408 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O
.sym 14418 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14419 w_smi_data_output[3]
.sym 14421 i_smi_a3$SB_IO_IN
.sym 14436 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14438 i_smi_a3$SB_IO_IN
.sym 14441 w_smi_data_output[3]
.sym 14447 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14449 rx_24_fifo.rd_addr_gray[6]
.sym 14469 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14476 i_smi_a3$SB_IO_IN
.sym 14502 rx_24_fifo.rd_addr[0]
.sym 14512 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14513 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14514 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14515 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 14516 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 14517 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 14519 rx_24_fifo.rd_addr[0]
.sym 14527 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14531 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 14534 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 14539 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14543 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 14546 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14551 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 14557 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 14562 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 14565 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14566 r_counter_$glb_clk
.sym 14567 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 14572 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 14573 rx_24_fifo.rd_addr_gray[7]
.sym 14574 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14575 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 14576 rx_24_fifo.rd_addr_gray[0]
.sym 14577 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 14578 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[3]
.sym 14579 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[0]
.sym 14584 rx_24_fifo.rd_addr[0]
.sym 14588 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 14590 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 14603 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 14604 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 14616 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14621 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 14625 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 14628 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 14629 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 14631 w_rx_24_fifo_empty
.sym 14633 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14634 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14635 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14636 rx_24_fifo.rd_addr[5]
.sym 14638 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 14649 rx_24_fifo.rd_addr[0]
.sym 14651 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14652 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 14653 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14655 w_rx_24_fifo_pull
.sym 14656 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 14657 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 14658 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14659 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14662 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 14663 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 14664 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 14665 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 14668 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 14671 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 14683 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 14684 w_rx_24_fifo_pull
.sym 14688 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 14689 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 14690 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14691 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 14694 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 14696 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 14703 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 14708 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14712 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 14713 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 14714 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 14715 w_rx_24_fifo_pull
.sym 14718 rx_24_fifo.rd_addr[0]
.sym 14719 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 14720 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14725 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14728 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14729 r_counter_$glb_clk
.sym 14730 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 14731 w_rx_24_fifo_empty
.sym 14732 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14733 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 14734 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 14736 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 14737 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 14738 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14743 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 14745 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14746 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 14747 smi_ctrl_ins.soe_and_reset
.sym 14750 rx_24_fifo.rd_addr[0]
.sym 14751 rx_24_fifo.rd_addr[8]
.sym 14752 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 14755 rx_24_fifo.rd_en_i_SB_LUT4_I3_O[0]
.sym 14756 sys_ctrl_ins.reset_cmd
.sym 14758 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14759 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14760 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 14761 $PACKER_VCC_NET
.sym 14766 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 14772 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 14773 rx_24_fifo.rd_en_i_SB_LUT4_I3_O[0]
.sym 14774 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14775 rx_24_fifo.rd_addr[8]
.sym 14776 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14777 rx_24_fifo.rd_en_i_SB_LUT4_I3_O[3]
.sym 14778 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 14779 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 14781 rx_24_fifo.rd_en_i_SB_LUT4_I3_O[0]
.sym 14782 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 14783 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 14785 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 14789 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14790 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14791 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 14792 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 14795 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 14796 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14798 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14799 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14805 rx_24_fifo.rd_en_i_SB_LUT4_I3_O[0]
.sym 14807 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 14811 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14812 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14813 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14814 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14817 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 14818 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 14819 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 14820 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 14829 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14830 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14835 rx_24_fifo.rd_en_i_SB_LUT4_I3_O[3]
.sym 14836 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14837 rx_24_fifo.rd_en_i_SB_LUT4_I3_O[0]
.sym 14838 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14841 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 14842 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 14843 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 14844 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 14847 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14849 rx_24_fifo.rd_addr[8]
.sym 14852 lvds_clock_$glb_clk
.sym 14853 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 14855 $PACKER_VCC_NET
.sym 14856 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14857 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 14858 rx_24_fifo.wr_addr_gray_rd[6]
.sym 14859 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 14860 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 14861 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 14867 i_smi_a3$SB_IO_IN
.sym 14868 rx_24_fifo.rd_addr[5]
.sym 14869 rx_24_fifo.wr_addr[8]
.sym 14870 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14871 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14874 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 14876 w_rx_24_fifo_data[28]
.sym 14878 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 14880 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 14881 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 14882 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 14883 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 14888 rx_24_fifo.wr_addr_gray_rd[0]
.sym 14889 $PACKER_VCC_NET
.sym 14895 i_smi_a2_SB_LUT4_I1_O[3]
.sym 14896 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 14897 i_smi_a1_SB_LUT4_I0_O
.sym 14898 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 14899 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 14900 i_smi_a2_SB_LUT4_I1_O[3]
.sym 14901 spi_if_ins.spi.SCKr[1]
.sym 14903 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 14904 i_smi_a2_SB_LUT4_I1_O[2]
.sym 14906 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 14907 spi_if_ins.spi.SCKr[2]
.sym 14908 w_rx_24_fifo_pulled_data[16]
.sym 14909 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 14911 smi_ctrl_ins.soe_and_reset
.sym 14912 w_rx_24_fifo_pulled_data[0]
.sym 14913 i_smi_a2_SB_LUT4_I1_O[1]
.sym 14914 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 14915 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 14916 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14917 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14918 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14920 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 14921 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14922 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 14923 i_smi_a2_SB_LUT4_I1_O[0]
.sym 14924 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14925 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 14926 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 14928 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 14929 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 14930 i_smi_a2_SB_LUT4_I1_O[3]
.sym 14931 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 14934 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14935 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 14936 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14937 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14940 i_smi_a2_SB_LUT4_I1_O[3]
.sym 14941 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 14942 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 14943 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 14946 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14947 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 14948 spi_if_ins.spi.SCKr[2]
.sym 14949 spi_if_ins.spi.SCKr[1]
.sym 14952 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14953 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 14954 w_rx_24_fifo_pulled_data[16]
.sym 14955 w_rx_24_fifo_pulled_data[0]
.sym 14964 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 14965 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 14966 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 14967 i_smi_a2_SB_LUT4_I1_O[3]
.sym 14970 i_smi_a2_SB_LUT4_I1_O[3]
.sym 14971 i_smi_a2_SB_LUT4_I1_O[2]
.sym 14972 i_smi_a2_SB_LUT4_I1_O[0]
.sym 14973 i_smi_a2_SB_LUT4_I1_O[1]
.sym 14974 i_smi_a1_SB_LUT4_I0_O
.sym 14975 smi_ctrl_ins.soe_and_reset
.sym 14977 spi_if_ins.spi.r_tx_byte[6]
.sym 14978 spi_if_ins.spi.r_tx_byte[2]
.sym 14979 spi_if_ins.spi.r_tx_byte[7]
.sym 14980 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14981 spi_if_ins.spi.r_tx_byte[1]
.sym 14982 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 14983 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14984 spi_if_ins.spi.r_tx_byte[5]
.sym 14989 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 14990 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 14991 i_smi_a1_SB_LUT4_I0_O
.sym 14993 w_rx_24_fifo_data[27]
.sym 14994 rx_24_fifo.wr_addr[7]
.sym 14995 w_rx_24_fifo_pulled_data[3]
.sym 14996 i_smi_a2_SB_LUT4_I1_O[3]
.sym 14997 int_miso
.sym 14998 $PACKER_VCC_NET
.sym 15000 w_rx_24_fifo_pulled_data[19]
.sym 15006 spi_if_ins.r_tx_byte[2]
.sym 15007 spi_if_ins.r_tx_byte[1]
.sym 15009 spi_if_ins.r_tx_byte[6]
.sym 15011 spi_if_ins.r_tx_byte[5]
.sym 15018 rx_24_fifo.wr_addr_gray_rd[4]
.sym 15028 rx_24_fifo.wr_addr_gray_rd[2]
.sym 15029 rx_24_fifo.wr_addr_gray_rd[3]
.sym 15032 rx_24_fifo.wr_addr_gray_rd[7]
.sym 15034 rx_24_fifo.wr_addr_gray[6]
.sym 15039 rx_24_fifo.wr_addr_gray_rd[1]
.sym 15040 rx_24_fifo.wr_addr_gray[1]
.sym 15054 rx_24_fifo.wr_addr_gray_rd[2]
.sym 15057 rx_24_fifo.wr_addr_gray_rd[1]
.sym 15065 rx_24_fifo.wr_addr_gray_rd[4]
.sym 15070 rx_24_fifo.wr_addr_gray[6]
.sym 15078 rx_24_fifo.wr_addr_gray_rd[7]
.sym 15084 rx_24_fifo.wr_addr_gray[1]
.sym 15094 rx_24_fifo.wr_addr_gray_rd[3]
.sym 15098 r_counter_$glb_clk
.sym 15103 w_load
.sym 15105 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15108 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15113 w_rx_24_fifo_data[8]
.sym 15114 rx_24_fifo.wr_addr[3]
.sym 15117 smi_ctrl_ins.soe_and_reset
.sym 15120 w_rx_24_fifo_data[14]
.sym 15122 smi_ctrl_ins.soe_and_reset
.sym 15124 w_rx_24_fifo_empty
.sym 15127 $PACKER_VCC_NET
.sym 15133 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15143 rx_24_fifo.wr_addr_gray[7]
.sym 15144 rx_24_fifo.wr_addr_gray[3]
.sym 15145 rx_24_fifo.wr_addr_gray[4]
.sym 15148 rx_24_fifo.wr_addr_gray[2]
.sym 15150 rx_24_fifo.wr_addr_gray[0]
.sym 15164 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 15176 rx_24_fifo.wr_addr_gray[4]
.sym 15189 rx_24_fifo.wr_addr_gray[2]
.sym 15194 rx_24_fifo.wr_addr_gray[3]
.sym 15201 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 15205 rx_24_fifo.wr_addr_gray[0]
.sym 15210 rx_24_fifo.wr_addr_gray[7]
.sym 15221 r_counter_$glb_clk
.sym 15223 spi_if_ins.r_tx_byte[4]
.sym 15224 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 15225 spi_if_ins.r_tx_byte[2]
.sym 15226 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 15227 w_smi_read_req
.sym 15228 spi_if_ins.r_tx_byte[3]
.sym 15229 spi_if_ins.r_tx_byte[7]
.sym 15230 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 15236 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 15237 w_rx_24_fifo_data[9]
.sym 15238 w_rx_24_fifo_data[13]
.sym 15243 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15246 w_rx_24_fifo_data[11]
.sym 15248 sys_ctrl_ins.reset_cmd
.sym 15249 w_rx_09_fifo_empty
.sym 15250 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 15252 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15253 $PACKER_VCC_NET
.sym 15255 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 15256 r_tx_data[7]
.sym 15257 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 15264 r_tx_data[0]
.sym 15269 spi_if_ins.state_if[0]
.sym 15271 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15273 spi_if_ins.state_if[1]
.sym 15274 spi_if_ins.state_if[2]
.sym 15277 spi_if_ins.state_if[0]
.sym 15284 r_tx_data[1]
.sym 15289 r_tx_data[6]
.sym 15291 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 15294 r_tx_data[5]
.sym 15297 spi_if_ins.state_if[1]
.sym 15298 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15299 spi_if_ins.state_if[0]
.sym 15300 spi_if_ins.state_if[2]
.sym 15303 spi_if_ins.state_if[2]
.sym 15304 spi_if_ins.state_if[1]
.sym 15305 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15306 spi_if_ins.state_if[0]
.sym 15309 r_tx_data[0]
.sym 15316 r_tx_data[1]
.sym 15323 r_tx_data[6]
.sym 15329 r_tx_data[5]
.sym 15333 spi_if_ins.state_if[0]
.sym 15334 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15335 spi_if_ins.state_if[1]
.sym 15336 spi_if_ins.state_if[2]
.sym 15339 spi_if_ins.state_if[0]
.sym 15340 spi_if_ins.state_if[1]
.sym 15343 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 15344 r_counter_$glb_clk
.sym 15348 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 15349 w_fetch
.sym 15350 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15351 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15364 spi_if_ins.r_tx_byte[0]
.sym 15366 r_tx_data[3]
.sym 15368 r_tx_data[0]
.sym 15369 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 15370 w_rx_data[4]
.sym 15372 w_rx_data[0]
.sym 15374 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15377 w_load
.sym 15392 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15394 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15398 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15400 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 15402 $PACKER_VCC_NET
.sym 15404 spi_if_ins.state_if[1]
.sym 15405 spi_if_ins.state_if[2]
.sym 15406 w_cs[0]
.sym 15407 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15413 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 15416 spi_if_ins.state_if[0]
.sym 15420 spi_if_ins.state_if[0]
.sym 15422 spi_if_ins.state_if[2]
.sym 15423 spi_if_ins.state_if[1]
.sym 15426 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15428 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15429 spi_if_ins.state_if[2]
.sym 15444 spi_if_ins.state_if[0]
.sym 15446 spi_if_ins.state_if[2]
.sym 15447 spi_if_ins.state_if[1]
.sym 15450 w_cs[0]
.sym 15458 $PACKER_VCC_NET
.sym 15462 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15463 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15464 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 15466 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15467 r_counter_$glb_clk
.sym 15468 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 15473 w_rx_data[7]
.sym 15475 w_rx_data[5]
.sym 15476 w_rx_data[6]
.sym 15485 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15488 i_glob_clock$SB_IO_IN
.sym 15491 spi_if_ins.state_if[2]
.sym 15492 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 15495 r_tx_data_SB_DFFE_Q_E
.sym 15497 spi_if_ins.w_rx_data[0]
.sym 15498 w_cs[3]
.sym 15499 w_cs[2]
.sym 15500 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 15503 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 15510 w_cs[3]
.sym 15512 w_cs[1]
.sym 15513 w_fetch
.sym 15514 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15517 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15518 w_cs[2]
.sym 15520 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 15521 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15522 w_cs[3]
.sym 15525 w_cs[2]
.sym 15527 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 15529 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 15531 w_cs[0]
.sym 15534 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 15537 w_load
.sym 15539 w_cs[0]
.sym 15546 w_fetch
.sym 15549 w_cs[0]
.sym 15550 w_cs[3]
.sym 15551 w_cs[2]
.sym 15552 w_cs[1]
.sym 15555 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15556 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 15558 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15561 w_fetch
.sym 15562 w_cs[0]
.sym 15563 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 15564 w_load
.sym 15568 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 15573 w_cs[3]
.sym 15574 w_cs[1]
.sym 15575 w_cs[0]
.sym 15576 w_cs[2]
.sym 15579 w_cs[1]
.sym 15580 w_cs[0]
.sym 15581 w_cs[3]
.sym 15582 w_cs[2]
.sym 15585 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 15589 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15590 i_sck$SB_IO_IN_$glb_clk
.sym 15593 io_ctrl_ins.o_pmod[6]
.sym 15595 io_ctrl_ins.o_pmod[0]
.sym 15596 io_ctrl_ins.o_pmod[4]
.sym 15597 io_ctrl_ins.o_pmod[5]
.sym 15598 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 15599 io_ctrl_ins.o_pmod[1]
.sym 15604 w_cs[3]
.sym 15605 w_tx_data_io[5]
.sym 15606 w_cs[1]
.sym 15607 spi_if_ins.w_rx_data[0]
.sym 15608 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 15609 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15611 spi_if_ins.w_rx_data[6]
.sym 15614 w_cs[2]
.sym 15615 w_tx_data_io[6]
.sym 15620 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 15622 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 15624 spi_if_ins.w_rx_data[1]
.sym 15635 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15636 w_tx_data_io[0]
.sym 15638 w_cs[0]
.sym 15640 spi_if_ins.w_rx_data[4]
.sym 15646 spi_if_ins.w_rx_data[3]
.sym 15648 w_cs[1]
.sym 15650 spi_if_ins.w_rx_data[1]
.sym 15654 w_tx_data_smi[0]
.sym 15657 spi_if_ins.w_rx_data[0]
.sym 15658 w_cs[3]
.sym 15659 w_cs[2]
.sym 15661 spi_if_ins.w_rx_data[2]
.sym 15662 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15664 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15669 spi_if_ins.w_rx_data[4]
.sym 15672 spi_if_ins.w_rx_data[0]
.sym 15681 spi_if_ins.w_rx_data[2]
.sym 15684 spi_if_ins.w_rx_data[1]
.sym 15692 spi_if_ins.w_rx_data[3]
.sym 15696 w_cs[2]
.sym 15697 w_cs[3]
.sym 15698 w_cs[0]
.sym 15699 w_cs[1]
.sym 15702 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15703 w_tx_data_io[0]
.sym 15704 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15705 w_tx_data_smi[0]
.sym 15708 w_cs[2]
.sym 15709 w_cs[1]
.sym 15710 w_cs[0]
.sym 15711 w_cs[3]
.sym 15712 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15713 r_counter_$glb_clk
.sym 15715 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 15716 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15717 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15718 i_button_SB_LUT4_I1_I0[2]
.sym 15719 i_button_SB_LUT4_I1_I0[0]
.sym 15720 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 15721 io_ctrl_ins.pmod_dir_state[5]
.sym 15722 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15727 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15728 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 15729 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15730 w_tx_data_io[0]
.sym 15731 w_rx_data[0]
.sym 15737 w_rx_data[3]
.sym 15740 w_rx_data[2]
.sym 15741 io_ctrl_ins.o_pmod[0]
.sym 15742 w_rx_data[1]
.sym 15744 w_rx_data[3]
.sym 15745 $PACKER_VCC_NET
.sym 15746 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15747 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 15748 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 15749 io_ctrl_ins.o_pmod[1]
.sym 15750 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 15756 i_glob_clock$SB_IO_IN
.sym 15759 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 15760 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 15761 w_ioc[1]
.sym 15767 r_tx_data_SB_DFFE_Q_E
.sym 15768 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 15770 spi_if_ins.o_cs_SB_LUT4_I0_O[3]
.sym 15771 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15775 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 15778 w_tx_data_sys[0]
.sym 15783 w_ioc[4]
.sym 15786 w_ioc[2]
.sym 15787 w_ioc[3]
.sym 15807 w_ioc[2]
.sym 15808 w_ioc[3]
.sym 15809 w_ioc[1]
.sym 15813 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 15814 spi_if_ins.o_cs_SB_LUT4_I0_O[3]
.sym 15815 w_tx_data_sys[0]
.sym 15816 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 15820 w_ioc[4]
.sym 15821 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 15825 w_ioc[3]
.sym 15826 w_ioc[2]
.sym 15827 w_ioc[4]
.sym 15833 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 15834 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15835 r_tx_data_SB_DFFE_Q_E
.sym 15836 i_glob_clock$SB_IO_IN
.sym 15838 io_ctrl_ins.pmod_dir_state[6]
.sym 15839 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 15840 i_button_SB_LUT4_I1_I0[1]
.sym 15841 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 15842 io_ctrl_ins.pmod_dir_state[0]
.sym 15843 io_ctrl_ins.pmod_dir_state[1]
.sym 15844 io_ctrl_ins.pmod_dir_state[2]
.sym 15845 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 15854 w_cs[1]
.sym 15856 w_ioc[4]
.sym 15858 w_cs[2]
.sym 15862 i_config[3]$SB_IO_IN
.sym 15863 i_button$SB_IO_IN
.sym 15864 w_rx_data[0]
.sym 15867 w_rx_data[4]
.sym 15869 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 15871 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 15872 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15880 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15881 o_led1$SB_IO_OUT
.sym 15882 i_button_SB_LUT4_I1_I0[2]
.sym 15883 i_button_SB_LUT4_I1_I0[0]
.sym 15884 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 15885 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15887 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 15888 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 15890 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15891 w_ioc[0]
.sym 15892 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 15893 spi_if_ins.w_rx_data[0]
.sym 15896 spi_if_ins.w_rx_data[1]
.sym 15900 io_ctrl_ins.pmod_dir_state[1]
.sym 15904 io_ctrl_ins.o_pmod[2]
.sym 15906 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 15908 w_ioc[1]
.sym 15909 io_ctrl_ins.pmod_dir_state[2]
.sym 15919 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 15920 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15921 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15924 o_led1$SB_IO_OUT
.sym 15925 io_ctrl_ins.pmod_dir_state[1]
.sym 15926 i_button_SB_LUT4_I1_I0[0]
.sym 15927 i_button_SB_LUT4_I1_I0[2]
.sym 15930 w_ioc[0]
.sym 15931 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15933 w_ioc[1]
.sym 15937 spi_if_ins.w_rx_data[0]
.sym 15942 spi_if_ins.w_rx_data[1]
.sym 15948 i_button_SB_LUT4_I1_I0[0]
.sym 15949 io_ctrl_ins.pmod_dir_state[2]
.sym 15950 io_ctrl_ins.o_pmod[2]
.sym 15951 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 15955 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 15956 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 15957 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 15958 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15959 r_counter_$glb_clk
.sym 15961 io_ctrl_ins.rf_pin_state[3]
.sym 15962 io_ctrl_ins.rf_pin_state[5]
.sym 15963 io_ctrl_ins.rf_pin_state[2]
.sym 15964 io_ctrl_ins.rf_pin_state[0]
.sym 15965 io_ctrl_ins.rf_pin_state[4]
.sym 15966 io_ctrl_ins.rf_pin_state[6]
.sym 15967 io_ctrl_ins.rf_pin_state[1]
.sym 15975 o_led1$SB_IO_OUT
.sym 15977 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 15979 w_rx_data[0]
.sym 15983 w_rx_data[4]
.sym 15987 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 15988 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 15990 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 15995 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 15996 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16003 w_rx_data[2]
.sym 16005 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 16007 w_rx_data[4]
.sym 16009 w_rx_data[0]
.sym 16012 w_rx_data[1]
.sym 16013 io_ctrl_ins.o_pmod[0]
.sym 16014 w_rx_data[3]
.sym 16016 io_ctrl_ins.debug_mode[0]
.sym 16017 io_ctrl_ins.debug_mode[1]
.sym 16018 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 16020 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16021 io_ctrl_ins.o_pmod[1]
.sym 16033 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 16035 io_ctrl_ins.o_pmod[0]
.sym 16036 io_ctrl_ins.debug_mode[0]
.sym 16037 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 16038 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 16041 w_rx_data[3]
.sym 16049 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 16050 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 16055 w_rx_data[0]
.sym 16059 io_ctrl_ins.debug_mode[1]
.sym 16060 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 16061 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 16062 io_ctrl_ins.o_pmod[1]
.sym 16065 w_rx_data[2]
.sym 16072 w_rx_data[4]
.sym 16077 w_rx_data[1]
.sym 16081 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16082 r_counter_$glb_clk
.sym 16083 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 16084 o_tr_vc1$SB_IO_OUT
.sym 16085 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16086 o_tr_vc2$SB_IO_OUT
.sym 16087 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16088 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16089 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 16090 o_rx_h_tx_l$SB_IO_OUT
.sym 16091 o_tr_vc1_b$SB_IO_OUT
.sym 16100 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16102 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 16108 io_ctrl_ins.rf_pin_state[2]
.sym 16110 io_ctrl_ins.rf_pin_state[0]
.sym 16117 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16125 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 16126 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16127 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 16129 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 16130 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 16131 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16132 io_ctrl_ins.debug_mode[1]
.sym 16136 io_ctrl_ins.debug_mode[0]
.sym 16137 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 16138 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16139 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 16140 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 16144 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16145 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 16146 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 16147 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 16148 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 16152 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 16156 o_shdn_rx_lna$SB_IO_OUT
.sym 16158 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 16159 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 16161 io_ctrl_ins.debug_mode[1]
.sym 16170 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 16171 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 16172 o_shdn_rx_lna$SB_IO_OUT
.sym 16173 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16176 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 16177 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 16178 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16179 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 16188 io_ctrl_ins.debug_mode[1]
.sym 16189 io_ctrl_ins.debug_mode[0]
.sym 16194 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 16195 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 16196 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16197 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 16200 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16201 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16203 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16204 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 16205 r_counter_$glb_clk
.sym 16206 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 16210 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 16214 o_shdn_rx_lna$SB_IO_OUT
.sym 16239 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 16253 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16259 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16267 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16268 io_ctrl_ins.rf_pin_state[2]
.sym 16277 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16317 io_ctrl_ins.rf_pin_state[2]
.sym 16318 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16319 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16320 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16327 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16328 r_counter_$glb_clk
.sym 16345 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16358 i_config[3]$SB_IO_IN
.sym 16362 i_button$SB_IO_IN
.sym 16364 o_shdn_rx_lna$SB_IO_OUT
.sym 16399 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 16417 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16491 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16497 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16517 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16555 sys_ctrl_ins.reset_count[2]
.sym 16556 sys_ctrl_ins.reset_count[3]
.sym 16557 sys_ctrl_ins.reset_count[1]
.sym 16558 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16559 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 16560 sys_ctrl_ins.reset_count[0]
.sym 16597 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 16611 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 16622 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 16647 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 16661 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 16674 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 16675 r_counter_$glb_clk
.sym 16676 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 16682 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 16685 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 16687 spi_if_ins.spi.SCKr[0]
.sym 16693 sys_ctrl_ins.reset_cmd
.sym 16700 sys_ctrl_ins.reset_cmd
.sym 16710 i_ss$SB_IO_IN
.sym 16723 i_sck$SB_IO_IN
.sym 16737 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 16740 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 16743 w_smi_data_output[7]
.sym 16759 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[1]
.sym 16764 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[3]
.sym 16765 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 16768 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 16769 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 16774 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16775 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 16776 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 16778 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 16779 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 16781 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[0]
.sym 16782 rx_24_fifo.rd_addr[0]
.sym 16783 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[2]
.sym 16784 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16786 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 16788 rx_24_fifo.rd_addr[5]
.sym 16791 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[3]
.sym 16792 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[1]
.sym 16793 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[2]
.sym 16794 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[0]
.sym 16797 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 16805 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 16806 rx_24_fifo.rd_addr[0]
.sym 16809 rx_24_fifo.rd_addr[5]
.sym 16811 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 16816 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 16821 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16823 rx_24_fifo.rd_addr[0]
.sym 16827 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 16828 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 16829 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16830 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 16833 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 16836 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 16837 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 16838 r_counter_$glb_clk
.sym 16839 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 16840 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 16841 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 16842 spi_if_ins.spi.SCKr[2]
.sym 16843 spi_if_ins.spi.SCKr[1]
.sym 16844 $PACKER_VCC_NET
.sym 16845 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 16847 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 16850 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 16851 io_ctrl_ins.o_pmod[4]
.sym 16855 rx_24_fifo.wr_addr_gray_rd[0]
.sym 16856 rx_24_fifo.rd_addr_gray[7]
.sym 16868 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 16870 smi_ctrl_ins.int_cnt_24[4]
.sym 16871 $PACKER_VCC_NET
.sym 16872 w_rx_24_fifo_empty
.sym 16874 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 16881 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 16882 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 16883 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 16884 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 16886 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 16887 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 16888 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 16890 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 16891 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16892 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 16894 rx_24_fifo.rd_addr[5]
.sym 16895 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 16896 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 16898 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 16900 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 16902 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 16903 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 16904 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16905 w_rx_24_fifo_empty
.sym 16906 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 16907 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 16908 rx_24_fifo.rd_addr[8]
.sym 16910 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16912 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16914 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 16915 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 16916 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 16917 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 16920 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 16921 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 16922 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 16923 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 16926 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 16927 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 16928 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 16929 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 16932 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 16933 rx_24_fifo.rd_addr[5]
.sym 16935 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16944 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 16945 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 16946 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16950 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 16952 rx_24_fifo.rd_addr[8]
.sym 16953 w_rx_24_fifo_empty
.sym 16956 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16957 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16958 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 16959 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 16961 r_counter_$glb_clk
.sym 16962 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 16963 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 16964 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 16965 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 16966 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 16967 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 16968 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 16969 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 16970 int_miso
.sym 16974 w_rx_data[5]
.sym 16975 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 16976 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 16986 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 16987 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 16988 i_ss$SB_IO_IN
.sym 16994 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16997 $PACKER_VCC_NET
.sym 17005 w_rx_24_fifo_pulled_data[3]
.sym 17007 w_rx_24_fifo_pulled_data[17]
.sym 17008 w_rx_24_fifo_pulled_data[19]
.sym 17011 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17014 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17015 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17017 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17019 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17022 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17023 rx_24_fifo.wr_addr_gray_rd[6]
.sym 17025 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17029 $PACKER_VCC_NET
.sym 17031 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17033 w_rx_24_fifo_pulled_data[1]
.sym 17034 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17036 $nextpnr_ICESTORM_LC_9$O
.sym 17039 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17042 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17044 $PACKER_VCC_NET
.sym 17045 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17050 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17051 $PACKER_VCC_NET
.sym 17052 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17058 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17062 rx_24_fifo.wr_addr_gray_rd[6]
.sym 17067 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17068 $PACKER_VCC_NET
.sym 17070 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17073 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17074 w_rx_24_fifo_pulled_data[17]
.sym 17075 w_rx_24_fifo_pulled_data[1]
.sym 17076 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17079 w_rx_24_fifo_pulled_data[3]
.sym 17080 w_rx_24_fifo_pulled_data[19]
.sym 17081 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17082 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17083 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17084 r_counter_$glb_clk
.sym 17085 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17088 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17089 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17090 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17091 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17092 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17093 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17096 w_rx_data[6]
.sym 17098 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 17100 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 17101 w_rx_24_fifo_pulled_data[17]
.sym 17102 $PACKER_VCC_NET
.sym 17103 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 17107 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17111 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17112 spi_if_ins.spi.r2_rx_done
.sym 17115 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17117 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17118 w_smi_read_req
.sym 17121 w_load
.sym 17129 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17130 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17132 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 17135 spi_if_ins.spi.r_tx_byte[6]
.sym 17136 spi_if_ins.spi.r_tx_byte[2]
.sym 17138 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17139 spi_if_ins.spi.r_tx_byte[1]
.sym 17140 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17142 spi_if_ins.spi.r_tx_byte[5]
.sym 17144 spi_if_ins.r_tx_byte[6]
.sym 17146 spi_if_ins.r_tx_byte[5]
.sym 17147 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17148 spi_if_ins.r_tx_byte[7]
.sym 17155 spi_if_ins.r_tx_byte[2]
.sym 17156 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 17158 spi_if_ins.r_tx_byte[1]
.sym 17163 spi_if_ins.r_tx_byte[6]
.sym 17166 spi_if_ins.r_tx_byte[2]
.sym 17175 spi_if_ins.r_tx_byte[7]
.sym 17178 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17179 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17180 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 17181 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 17186 spi_if_ins.r_tx_byte[1]
.sym 17190 spi_if_ins.spi.r_tx_byte[1]
.sym 17191 spi_if_ins.spi.r_tx_byte[5]
.sym 17193 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17196 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17197 spi_if_ins.spi.r_tx_byte[6]
.sym 17198 spi_if_ins.spi.r_tx_byte[2]
.sym 17199 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17202 spi_if_ins.r_tx_byte[5]
.sym 17206 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17207 r_counter_$glb_clk
.sym 17208 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17209 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17211 spi_if_ins.spi.r3_rx_done
.sym 17212 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17214 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 17215 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17216 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17221 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 17223 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17225 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17228 sys_ctrl_ins.reset_cmd
.sym 17230 smi_ctrl_ins.int_cnt_24[4]
.sym 17232 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 17234 spi_if_ins.r_tx_byte[7]
.sym 17236 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17238 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17241 r_tx_data[2]
.sym 17243 r_tx_data[4]
.sym 17252 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17254 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 17262 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 17269 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17273 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17275 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17301 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17313 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 17314 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17315 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17329 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17330 r_counter_$glb_clk
.sym 17331 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 17332 spi_if_ins.spi.r_tx_byte[0]
.sym 17334 spi_if_ins.spi.r_tx_byte[4]
.sym 17335 spi_if_ins.spi.r_tx_byte[3]
.sym 17345 i_ss$SB_IO_IN
.sym 17346 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17347 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17349 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17350 $PACKER_VCC_NET
.sym 17351 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 17352 w_load
.sym 17357 spi_if_ins.spi.r_rx_byte[4]
.sym 17364 w_rx_24_fifo_empty
.sym 17367 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 17373 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17376 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17377 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 17380 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17384 r_tx_data[3]
.sym 17385 w_rx_24_fifo_empty
.sym 17387 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17389 r_tx_data[7]
.sym 17392 w_rx_09_fifo_empty
.sym 17397 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17400 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 17401 r_tx_data[2]
.sym 17403 r_tx_data[4]
.sym 17409 r_tx_data[4]
.sym 17412 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17413 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17414 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17419 r_tx_data[2]
.sym 17424 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17426 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17427 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 17431 w_rx_24_fifo_empty
.sym 17433 w_rx_09_fifo_empty
.sym 17439 r_tx_data[3]
.sym 17444 r_tx_data[7]
.sym 17450 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17452 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 17453 r_counter_$glb_clk
.sym 17455 spi_if_ins.w_rx_data[4]
.sym 17456 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17457 spi_if_ins.w_rx_data[1]
.sym 17458 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 17459 spi_if_ins.w_rx_data[5]
.sym 17461 spi_if_ins.w_rx_data[2]
.sym 17462 spi_if_ins.w_rx_data[3]
.sym 17466 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 17470 spi_if_ins.w_rx_data[0]
.sym 17474 w_rx_09_fifo_pull
.sym 17482 $PACKER_VCC_NET
.sym 17484 spi_if_ins.w_rx_data[2]
.sym 17486 spi_if_ins.w_rx_data[3]
.sym 17488 spi_if_ins.w_rx_data[4]
.sym 17490 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17497 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17498 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17500 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 17501 spi_if_ins.state_if[2]
.sym 17505 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 17514 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 17515 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 17525 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 17526 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17527 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17541 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17542 spi_if_ins.state_if[2]
.sym 17550 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 17553 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 17554 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17555 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 17556 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 17559 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17560 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 17561 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17575 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17576 r_counter_$glb_clk
.sym 17577 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 17581 spi_if_ins.r_tx_data_valid
.sym 17591 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 17594 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17595 spi_if_ins.spi.r_rx_byte[5]
.sym 17596 i_ss$SB_IO_IN
.sym 17601 spi_if_ins.w_rx_data[1]
.sym 17602 w_rx_data[7]
.sym 17603 spi_if_ins.w_rx_data[6]
.sym 17604 w_cs[1]
.sym 17605 w_fetch
.sym 17609 w_load
.sym 17611 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 17619 spi_if_ins.w_rx_data[6]
.sym 17621 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17623 spi_if_ins.w_rx_data[5]
.sym 17630 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 17676 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 17690 spi_if_ins.w_rx_data[5]
.sym 17695 spi_if_ins.w_rx_data[6]
.sym 17698 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17699 r_counter_$glb_clk
.sym 17705 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 17706 io_ctrl_ins.o_pmod[7]
.sym 17707 i_button_SB_LUT4_I1_O[0]
.sym 17708 io_ctrl_ins.o_pmod[3]
.sym 17716 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17717 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17718 r_tx_data[7]
.sym 17719 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17728 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17731 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17734 w_rx_data[5]
.sym 17735 io_ctrl_ins.o_pmod[6]
.sym 17736 w_rx_data[6]
.sym 17742 w_rx_data[4]
.sym 17743 w_rx_data[0]
.sym 17745 w_rx_data[1]
.sym 17748 io_ctrl_ins.pmod_dir_state[5]
.sym 17749 w_rx_data[6]
.sym 17750 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 17753 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 17754 i_button_SB_LUT4_I1_I0[0]
.sym 17756 w_rx_data[5]
.sym 17771 io_ctrl_ins.o_pmod[5]
.sym 17781 w_rx_data[6]
.sym 17793 w_rx_data[0]
.sym 17799 w_rx_data[4]
.sym 17807 w_rx_data[5]
.sym 17811 io_ctrl_ins.o_pmod[5]
.sym 17812 i_button_SB_LUT4_I1_I0[0]
.sym 17813 io_ctrl_ins.pmod_dir_state[5]
.sym 17814 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 17817 w_rx_data[1]
.sym 17821 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 17822 r_counter_$glb_clk
.sym 17824 i_button_SB_LUT4_I1_O[1]
.sym 17826 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 17827 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 17828 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 17829 io_ctrl_ins.pmod_dir_state[3]
.sym 17830 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 17831 io_ctrl_ins.pmod_dir_state[7]
.sym 17837 i_button_SB_LUT4_I1_O[0]
.sym 17843 i_button$SB_IO_IN
.sym 17853 i_config[2]$SB_IO_IN
.sym 17854 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17855 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 17856 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 17857 i_button_SB_LUT4_I1_I0[3]
.sym 17858 io_ctrl_ins.o_pmod[3]
.sym 17866 w_ioc[4]
.sym 17867 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 17868 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 17871 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17875 w_fetch
.sym 17876 w_cs[1]
.sym 17878 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 17879 w_load
.sym 17883 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 17885 w_ioc[0]
.sym 17886 w_ioc[1]
.sym 17893 w_ioc[0]
.sym 17894 w_rx_data[5]
.sym 17898 w_ioc[0]
.sym 17899 w_ioc[4]
.sym 17901 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 17905 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 17906 w_fetch
.sym 17907 w_cs[1]
.sym 17910 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 17911 w_ioc[1]
.sym 17912 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17913 w_ioc[0]
.sym 17916 w_ioc[1]
.sym 17917 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17919 w_ioc[0]
.sym 17922 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17923 w_ioc[1]
.sym 17924 w_ioc[0]
.sym 17928 w_fetch
.sym 17930 w_load
.sym 17931 w_cs[1]
.sym 17936 w_rx_data[5]
.sym 17940 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 17941 w_ioc[0]
.sym 17942 w_ioc[4]
.sym 17944 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 17945 r_counter_$glb_clk
.sym 17947 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 17948 o_led1$SB_IO_OUT
.sym 17950 o_led0$SB_IO_OUT
.sym 17951 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 17952 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 17953 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 17954 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 17960 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 17962 w_cs[3]
.sym 17963 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17965 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17966 i_button_SB_LUT4_I1_O[1]
.sym 17967 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 17968 w_cs[2]
.sym 17971 o_tr_vc1$SB_IO_OUT
.sym 17972 w_rx_data[3]
.sym 17975 $PACKER_VCC_NET
.sym 17977 o_rx_h_tx_l_b$SB_IO_OUT
.sym 17978 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 17979 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 17988 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 17990 i_button_SB_LUT4_I1_I0[1]
.sym 17991 i_button_SB_LUT4_I1_I0[2]
.sym 17993 w_rx_data[2]
.sym 17995 w_rx_data[1]
.sym 17997 w_rx_data[0]
.sym 17999 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 18000 i_button_SB_LUT4_I1_I0[0]
.sym 18001 w_rx_data[4]
.sym 18006 w_rx_data[6]
.sym 18007 io_ctrl_ins.o_pmod[6]
.sym 18008 io_ctrl_ins.pmod_dir_state[0]
.sym 18013 i_config[3]$SB_IO_IN
.sym 18015 o_led0$SB_IO_OUT
.sym 18017 i_button_SB_LUT4_I1_I0[3]
.sym 18021 w_rx_data[6]
.sym 18027 io_ctrl_ins.o_pmod[6]
.sym 18028 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 18029 i_button_SB_LUT4_I1_I0[2]
.sym 18030 i_config[3]$SB_IO_IN
.sym 18033 w_rx_data[4]
.sym 18039 i_button_SB_LUT4_I1_I0[0]
.sym 18040 i_button_SB_LUT4_I1_I0[3]
.sym 18041 i_button_SB_LUT4_I1_I0[2]
.sym 18042 i_button_SB_LUT4_I1_I0[1]
.sym 18045 w_rx_data[0]
.sym 18053 w_rx_data[1]
.sym 18058 w_rx_data[2]
.sym 18063 i_button_SB_LUT4_I1_I0[0]
.sym 18064 o_led0$SB_IO_OUT
.sym 18065 i_button_SB_LUT4_I1_I0[2]
.sym 18066 io_ctrl_ins.pmod_dir_state[0]
.sym 18067 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 18068 r_counter_$glb_clk
.sym 18072 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 18074 w_tx_data_io[3]
.sym 18083 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 18086 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 18093 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 18094 w_rx_data[7]
.sym 18095 o_rx_h_tx_l$SB_IO_OUT
.sym 18097 o_tr_vc1_b$SB_IO_OUT
.sym 18105 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18111 w_rx_data[2]
.sym 18120 w_rx_data[4]
.sym 18121 w_rx_data[1]
.sym 18123 w_rx_data[3]
.sym 18125 w_rx_data[0]
.sym 18133 w_rx_data[6]
.sym 18138 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 18139 w_rx_data[5]
.sym 18147 w_rx_data[3]
.sym 18150 w_rx_data[5]
.sym 18156 w_rx_data[2]
.sym 18164 w_rx_data[0]
.sym 18170 w_rx_data[4]
.sym 18177 w_rx_data[6]
.sym 18181 w_rx_data[1]
.sym 18190 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 18191 r_counter_$glb_clk
.sym 18193 io_ctrl_ins.rf_pin_state[7]
.sym 18207 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 18213 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 18226 io_ctrl_ins.rf_pin_state[1]
.sym 18234 io_ctrl_ins.rf_pin_state[3]
.sym 18235 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18237 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18238 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18239 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18243 io_ctrl_ins.rf_pin_state[5]
.sym 18245 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18246 io_ctrl_ins.rf_pin_state[4]
.sym 18247 io_ctrl_ins.rf_pin_state[6]
.sym 18249 o_tr_vc1_b$SB_IO_OUT
.sym 18250 io_ctrl_ins.rf_pin_state[7]
.sym 18258 io_ctrl_ins.o_pmod[4]
.sym 18259 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18261 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 18263 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18264 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18267 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18269 io_ctrl_ins.rf_pin_state[5]
.sym 18270 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18273 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18274 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18275 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18276 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18279 io_ctrl_ins.rf_pin_state[3]
.sym 18280 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18281 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18282 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18285 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18287 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18288 io_ctrl_ins.rf_pin_state[6]
.sym 18291 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18292 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18293 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18294 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18297 io_ctrl_ins.o_pmod[4]
.sym 18298 o_tr_vc1_b$SB_IO_OUT
.sym 18299 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18300 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 18304 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18305 io_ctrl_ins.rf_pin_state[7]
.sym 18306 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18309 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18310 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18311 io_ctrl_ins.rf_pin_state[4]
.sym 18313 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18314 r_counter_$glb_clk
.sym 18328 o_tr_vc1$SB_IO_OUT
.sym 18334 o_tr_vc2$SB_IO_OUT
.sym 18341 i_button_SB_LUT4_I1_I0[3]
.sym 18345 i_config[2]$SB_IO_IN
.sym 18359 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18360 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18363 io_ctrl_ins.rf_pin_state[0]
.sym 18370 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18378 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18386 io_ctrl_ins.rf_pin_state[1]
.sym 18408 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18409 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18410 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18411 io_ctrl_ins.rf_pin_state[0]
.sym 18432 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18433 io_ctrl_ins.rf_pin_state[1]
.sym 18434 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18436 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18437 r_counter_$glb_clk
.sym 18453 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18562 i_button_SB_LUT4_I1_I0[3]
.sym 18564 i_config[2]$SB_IO_IN
.sym 18636 w_smi_data_output[4]
.sym 18638 i_smi_a3$SB_IO_IN
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18653 i_smi_a3$SB_IO_IN
.sym 18654 w_smi_data_output[4]
.sym 18678 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 18692 w_smi_data_output[4]
.sym 18693 i_sck$SB_IO_IN
.sym 18695 i_ss$SB_IO_IN
.sym 18703 sys_ctrl_ins.reset_cmd
.sym 18705 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 18706 sys_ctrl_ins.reset_count[3]
.sym 18716 sys_ctrl_ins.reset_cmd
.sym 18717 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 18721 sys_ctrl_ins.reset_count[2]
.sym 18723 sys_ctrl_ins.reset_count[1]
.sym 18725 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 18726 sys_ctrl_ins.reset_count[0]
.sym 18735 $nextpnr_ICESTORM_LC_10$O
.sym 18737 sys_ctrl_ins.reset_count[0]
.sym 18741 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18743 sys_ctrl_ins.reset_count[1]
.sym 18747 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18748 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 18750 sys_ctrl_ins.reset_count[2]
.sym 18751 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18755 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 18756 sys_ctrl_ins.reset_count[3]
.sym 18757 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18760 sys_ctrl_ins.reset_count[1]
.sym 18761 sys_ctrl_ins.reset_count[0]
.sym 18763 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 18766 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 18767 sys_ctrl_ins.reset_cmd
.sym 18772 sys_ctrl_ins.reset_count[1]
.sym 18773 sys_ctrl_ins.reset_count[0]
.sym 18774 sys_ctrl_ins.reset_count[2]
.sym 18775 sys_ctrl_ins.reset_count[3]
.sym 18780 sys_ctrl_ins.reset_count[0]
.sym 18782 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 18783 r_counter_$glb_clk
.sym 18784 sys_ctrl_ins.reset_cmd
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18803 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 18816 w_smi_data_output[5]
.sym 18821 i_smi_soe_se$SB_IO_IN
.sym 18839 rx_24_fifo.wr_addr_gray_rd[5]
.sym 18845 rx_24_fifo.wr_addr[4]
.sym 18846 rx_24_fifo.wr_addr[5]
.sym 18851 rx_24_fifo.wr_addr[3]
.sym 18853 spi_if_ins.spi.SCKr[2]
.sym 18855 spi_if_ins.spi.SCKr[1]
.sym 18870 i_sck$SB_IO_IN
.sym 18880 rx_24_fifo.wr_addr_gray_rd[0]
.sym 18895 rx_24_fifo.wr_addr_gray_rd[5]
.sym 18906 rx_24_fifo.wr_addr_gray_rd[5]
.sym 18926 rx_24_fifo.wr_addr_gray_rd[0]
.sym 18937 i_sck$SB_IO_IN
.sym 18946 r_counter_$glb_clk
.sym 18948 w_rx_24_fifo_pulled_data[24]
.sym 18950 w_rx_24_fifo_pulled_data[28]
.sym 18952 w_rx_24_fifo_pulled_data[26]
.sym 18954 w_rx_24_fifo_pulled_data[30]
.sym 18972 rx_24_fifo.rd_addr[5]
.sym 18973 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 18974 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 18976 rx_24_fifo.rd_addr[0]
.sym 18977 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 18979 w_rx_24_fifo_pull
.sym 18982 w_smi_data_output[5]
.sym 18983 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 18997 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 18998 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 18999 spi_if_ins.spi.SCKr[2]
.sym 19000 spi_if_ins.spi.SCKr[1]
.sym 19003 spi_if_ins.spi.SCKr[0]
.sym 19009 rx_24_fifo.wr_addr_gray_rd[6]
.sym 19012 rx_24_fifo.wr_addr_gray_rd[8]
.sym 19014 $PACKER_VCC_NET
.sym 19023 spi_if_ins.spi.SCKr[2]
.sym 19024 spi_if_ins.spi.SCKr[1]
.sym 19025 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19031 rx_24_fifo.wr_addr_gray_rd[6]
.sym 19034 spi_if_ins.spi.SCKr[1]
.sym 19042 spi_if_ins.spi.SCKr[0]
.sym 19046 $PACKER_VCC_NET
.sym 19053 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19064 rx_24_fifo.wr_addr_gray_rd[8]
.sym 19069 r_counter_$glb_clk
.sym 19071 w_rx_24_fifo_pulled_data[25]
.sym 19073 w_rx_24_fifo_pulled_data[29]
.sym 19075 w_rx_24_fifo_pulled_data[27]
.sym 19077 w_rx_24_fifo_pulled_data[31]
.sym 19083 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19087 w_smi_read_req
.sym 19092 rx_24_fifo.wr_addr[6]
.sym 19093 rx_24_fifo.wr_addr[2]
.sym 19095 w_rx_24_fifo_data[30]
.sym 19096 w_rx_24_fifo_pulled_data[9]
.sym 19099 w_rx_24_fifo_data[25]
.sym 19100 w_rx_24_fifo_pulled_data[13]
.sym 19102 w_rx_24_fifo_data[26]
.sym 19104 w_rx_24_fifo_pulled_data[11]
.sym 19106 w_rx_24_fifo_data[24]
.sym 19112 w_rx_24_fifo_pulled_data[24]
.sym 19114 w_rx_24_fifo_pulled_data[28]
.sym 19115 w_rx_24_fifo_pulled_data[11]
.sym 19116 w_rx_24_fifo_pulled_data[26]
.sym 19119 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19120 w_rx_24_fifo_pulled_data[9]
.sym 19122 smi_ctrl_ins.int_cnt_24[4]
.sym 19124 w_rx_24_fifo_pulled_data[13]
.sym 19125 spi_if_ins.r_tx_byte[7]
.sym 19127 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19128 w_rx_24_fifo_pulled_data[25]
.sym 19130 w_rx_24_fifo_pulled_data[29]
.sym 19132 w_rx_24_fifo_pulled_data[27]
.sym 19136 w_rx_24_fifo_pulled_data[8]
.sym 19138 w_rx_24_fifo_pulled_data[12]
.sym 19139 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19140 w_rx_24_fifo_pulled_data[10]
.sym 19143 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19145 w_rx_24_fifo_pulled_data[29]
.sym 19146 w_rx_24_fifo_pulled_data[13]
.sym 19147 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19148 smi_ctrl_ins.int_cnt_24[4]
.sym 19151 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19157 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19158 w_rx_24_fifo_pulled_data[11]
.sym 19159 w_rx_24_fifo_pulled_data[27]
.sym 19160 smi_ctrl_ins.int_cnt_24[4]
.sym 19163 w_rx_24_fifo_pulled_data[10]
.sym 19164 w_rx_24_fifo_pulled_data[26]
.sym 19165 smi_ctrl_ins.int_cnt_24[4]
.sym 19166 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19169 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19170 smi_ctrl_ins.int_cnt_24[4]
.sym 19171 w_rx_24_fifo_pulled_data[24]
.sym 19172 w_rx_24_fifo_pulled_data[8]
.sym 19175 smi_ctrl_ins.int_cnt_24[4]
.sym 19176 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19177 w_rx_24_fifo_pulled_data[12]
.sym 19178 w_rx_24_fifo_pulled_data[28]
.sym 19181 w_rx_24_fifo_pulled_data[25]
.sym 19182 w_rx_24_fifo_pulled_data[9]
.sym 19183 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19184 smi_ctrl_ins.int_cnt_24[4]
.sym 19187 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19188 spi_if_ins.r_tx_byte[7]
.sym 19190 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19191 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19192 r_counter_$glb_clk
.sym 19194 w_rx_24_fifo_pulled_data[8]
.sym 19196 w_rx_24_fifo_pulled_data[12]
.sym 19198 w_rx_24_fifo_pulled_data[10]
.sym 19200 w_rx_24_fifo_pulled_data[14]
.sym 19213 spi_if_ins.r_tx_byte[7]
.sym 19215 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19219 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19220 w_rx_24_fifo_data[31]
.sym 19221 w_rx_24_fifo_push
.sym 19223 w_rx_24_fifo_data[29]
.sym 19224 spi_if_ins.spi.r_tx_byte[3]
.sym 19228 w_rx_24_fifo_push
.sym 19229 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19238 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19242 spi_if_ins.spi.r_tx_byte[3]
.sym 19245 spi_if_ins.spi.r_tx_byte[7]
.sym 19246 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 19248 i_ss$SB_IO_IN
.sym 19249 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19250 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19253 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19256 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19258 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19261 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19262 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19263 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19264 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19267 $nextpnr_ICESTORM_LC_8$O
.sym 19269 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19273 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19276 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19281 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19283 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19286 spi_if_ins.spi.r_tx_byte[3]
.sym 19287 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19288 spi_if_ins.spi.r_tx_byte[7]
.sym 19289 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19295 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19298 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19300 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19304 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19306 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19307 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19310 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19311 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 19312 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19313 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19315 i_sck$SB_IO_IN_$glb_clk
.sym 19316 i_ss$SB_IO_IN
.sym 19317 w_rx_24_fifo_pulled_data[9]
.sym 19319 w_rx_24_fifo_pulled_data[13]
.sym 19321 w_rx_24_fifo_pulled_data[11]
.sym 19323 w_rx_24_fifo_pulled_data[15]
.sym 19329 $PACKER_VCC_NET
.sym 19330 rx_24_fifo.wr_addr[6]
.sym 19333 rx_24_fifo.wr_addr[2]
.sym 19335 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 19337 rx_24_fifo.wr_addr[7]
.sym 19339 rx_24_fifo.wr_addr[4]
.sym 19341 w_rx_24_fifo_data[15]
.sym 19342 w_rx_24_fifo_data[10]
.sym 19343 rx_24_fifo.wr_addr[8]
.sym 19347 rx_24_fifo.wr_addr[5]
.sym 19349 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19358 spi_if_ins.spi.r_tx_byte[0]
.sym 19360 spi_if_ins.spi.r_tx_byte[4]
.sym 19362 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19363 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19364 spi_if_ins.spi.r2_rx_done
.sym 19368 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19370 i_ss$SB_IO_IN
.sym 19371 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19372 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19384 spi_if_ins.spi.r3_rx_done
.sym 19391 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19393 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19394 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19403 spi_if_ins.spi.r2_rx_done
.sym 19411 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19422 spi_if_ins.spi.r_tx_byte[0]
.sym 19423 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19424 spi_if_ins.spi.r_tx_byte[4]
.sym 19427 spi_if_ins.spi.r2_rx_done
.sym 19430 spi_if_ins.spi.r3_rx_done
.sym 19433 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19434 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19435 i_ss$SB_IO_IN
.sym 19436 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19438 r_counter_$glb_clk
.sym 19452 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19459 smi_ctrl_ins.int_cnt_09[4]
.sym 19460 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 19463 smi_ctrl_ins.int_cnt_09[3]
.sym 19466 spi_if_ins.spi.r_rx_byte[7]
.sym 19467 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19471 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 19473 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 19481 spi_if_ins.r_tx_byte[4]
.sym 19483 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19494 spi_if_ins.r_tx_byte[3]
.sym 19509 spi_if_ins.r_tx_byte[0]
.sym 19510 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19517 spi_if_ins.r_tx_byte[0]
.sym 19526 spi_if_ins.r_tx_byte[4]
.sym 19533 spi_if_ins.r_tx_byte[3]
.sym 19560 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19561 r_counter_$glb_clk
.sym 19562 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19573 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 19575 spi_if_ins.w_rx_data[6]
.sym 19577 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19580 spi_if_ins.spi.r2_rx_done
.sym 19587 spi_if_ins.w_rx_data[5]
.sym 19593 spi_if_ins.w_rx_data[3]
.sym 19595 spi_if_ins.w_rx_data[4]
.sym 19596 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19604 spi_if_ins.spi.r_rx_byte[2]
.sym 19606 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19607 spi_if_ins.r_tx_data_valid
.sym 19609 spi_if_ins.spi.r_rx_byte[4]
.sym 19612 spi_if_ins.spi.r_rx_byte[3]
.sym 19613 i_ss$SB_IO_IN
.sym 19616 spi_if_ins.spi.r_rx_byte[1]
.sym 19618 spi_if_ins.spi.r_rx_byte[5]
.sym 19626 spi_if_ins.spi.r_rx_byte[7]
.sym 19640 spi_if_ins.spi.r_rx_byte[4]
.sym 19643 spi_if_ins.r_tx_data_valid
.sym 19646 i_ss$SB_IO_IN
.sym 19650 spi_if_ins.spi.r_rx_byte[1]
.sym 19656 spi_if_ins.spi.r_rx_byte[7]
.sym 19662 spi_if_ins.spi.r_rx_byte[5]
.sym 19673 spi_if_ins.spi.r_rx_byte[2]
.sym 19679 spi_if_ins.spi.r_rx_byte[3]
.sym 19683 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19684 r_counter_$glb_clk
.sym 19698 spi_if_ins.spi.r_rx_byte[2]
.sym 19699 i_glob_clock$SB_IO_IN
.sym 19700 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19704 spi_if_ins.spi.r_rx_byte[1]
.sym 19708 spi_if_ins.spi.r_rx_byte[3]
.sym 19709 i_glob_clock$SB_IO_IN
.sym 19715 spi_if_ins.w_rx_data[5]
.sym 19718 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19719 w_rx_24_fifo_push
.sym 19728 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 19745 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19756 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19778 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 19806 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19807 r_counter_$glb_clk
.sym 19808 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19852 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 19855 spi_if_ins.w_rx_data[6]
.sym 19858 i_button$SB_IO_IN
.sym 19859 spi_if_ins.w_rx_data[5]
.sym 19866 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 19870 w_rx_data[7]
.sym 19871 io_ctrl_ins.o_pmod[7]
.sym 19874 w_rx_data[3]
.sym 19877 i_button_SB_LUT4_I1_I0[2]
.sym 19907 spi_if_ins.w_rx_data[5]
.sym 19908 spi_if_ins.w_rx_data[6]
.sym 19916 w_rx_data[7]
.sym 19919 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 19920 i_button$SB_IO_IN
.sym 19921 i_button_SB_LUT4_I1_I0[2]
.sym 19922 io_ctrl_ins.o_pmod[7]
.sym 19925 w_rx_data[3]
.sym 19929 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 19930 r_counter_$glb_clk
.sym 19948 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 19960 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 19964 w_tx_data_io[3]
.sym 19967 o_led0$SB_IO_OUT
.sym 19973 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 19974 w_rx_data[7]
.sym 19975 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19977 i_button_SB_LUT4_I1_I0[0]
.sym 19980 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 19981 o_rx_h_tx_l$SB_IO_OUT
.sym 19984 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 19985 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19986 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 19994 w_rx_data[3]
.sym 19999 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20004 io_ctrl_ins.pmod_dir_state[7]
.sym 20006 i_button_SB_LUT4_I1_I0[0]
.sym 20007 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20008 io_ctrl_ins.pmod_dir_state[7]
.sym 20009 o_rx_h_tx_l$SB_IO_OUT
.sym 20018 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 20020 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 20026 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20032 i_button_SB_LUT4_I1_I0[0]
.sym 20033 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20036 w_rx_data[3]
.sym 20042 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 20045 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20048 w_rx_data[7]
.sym 20052 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20053 r_counter_$glb_clk
.sym 20067 o_rx_h_tx_l$SB_IO_OUT
.sym 20069 w_cs[1]
.sym 20071 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20079 i_config[0]$SB_IO_IN
.sym 20081 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 20084 w_rx_data[1]
.sym 20087 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20089 o_led1$SB_IO_OUT
.sym 20096 io_ctrl_ins.pmod_dir_state[6]
.sym 20097 i_config[2]$SB_IO_IN
.sym 20098 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20101 io_ctrl_ins.pmod_dir_state[3]
.sym 20105 i_config[0]$SB_IO_IN
.sym 20106 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20107 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 20108 w_rx_data[1]
.sym 20116 w_rx_data[0]
.sym 20117 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 20119 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20121 o_tr_vc1$SB_IO_OUT
.sym 20123 i_button_SB_LUT4_I1_I0[2]
.sym 20124 i_button_SB_LUT4_I1_I0[0]
.sym 20127 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20129 i_button_SB_LUT4_I1_I0[2]
.sym 20131 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 20132 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 20137 w_rx_data[1]
.sym 20148 w_rx_data[0]
.sym 20153 i_config[0]$SB_IO_IN
.sym 20154 io_ctrl_ins.pmod_dir_state[3]
.sym 20155 i_button_SB_LUT4_I1_I0[2]
.sym 20156 i_button_SB_LUT4_I1_I0[0]
.sym 20159 i_config[2]$SB_IO_IN
.sym 20160 i_button_SB_LUT4_I1_I0[2]
.sym 20161 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20162 o_tr_vc1$SB_IO_OUT
.sym 20165 io_ctrl_ins.pmod_dir_state[6]
.sym 20166 i_button_SB_LUT4_I1_I0[0]
.sym 20167 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20168 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20171 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20173 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20175 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20176 r_counter_$glb_clk
.sym 20177 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 20220 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 20221 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 20222 io_ctrl_ins.o_pmod[3]
.sym 20223 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 20226 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20230 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 20234 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 20237 o_tr_vc2$SB_IO_OUT
.sym 20239 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 20245 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20264 o_tr_vc2$SB_IO_OUT
.sym 20265 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20266 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 20267 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20276 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 20277 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 20278 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 20279 io_ctrl_ins.o_pmod[3]
.sym 20298 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 20299 r_counter_$glb_clk
.sym 20300 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 20354 w_rx_data[7]
.sym 20360 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 20378 w_rx_data[7]
.sym 20421 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 20422 r_counter_$glb_clk
.sym 20448 o_led0$SB_IO_OUT
.sym 20561 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20563 o_tr_vc1_b$SB_IO_OUT
.sym 20571 i_config[0]$SB_IO_IN
.sym 20574 o_led1$SB_IO_OUT
.sym 20672 i_config[0]$SB_IO_IN
.sym 20748 w_smi_data_output[5]
.sym 20750 i_smi_a3$SB_IO_IN
.sym 20757 w_smi_data_output[5]
.sym 20758 i_smi_a3$SB_IO_IN
.sym 20802 i_sck$SB_IO_IN
.sym 20844 i_mosi$SB_IO_IN
.sym 20849 smi_ctrl_ins.soe_and_reset
.sym 20919 o_miso_$_TBUF__Y_E
.sym 20930 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 20931 int_miso
.sym 20932 rx_24_fifo.wr_addr[7]
.sym 20939 i_mosi$SB_IO_IN
.sym 20985 o_miso_$_TBUF__Y_E
.sym 21029 smi_ctrl_ins.soe_and_reset
.sym 21033 i_smi_soe_se$SB_IO_IN
.sym 21040 smi_ctrl_ins.soe_and_reset
.sym 21043 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 21044 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 21056 w_rx_24_fifo_push
.sym 21058 $PACKER_VCC_NET
.sym 21059 rx_24_fifo.wr_addr[2]
.sym 21064 rx_24_fifo.wr_addr[6]
.sym 21065 rx_24_fifo.wr_addr[3]
.sym 21068 rx_24_fifo.wr_addr[4]
.sym 21069 rx_24_fifo.wr_addr[5]
.sym 21070 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 21073 w_rx_24_fifo_data[26]
.sym 21074 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21075 w_rx_24_fifo_data[28]
.sym 21076 rx_24_fifo.wr_addr[7]
.sym 21077 w_rx_24_fifo_data[24]
.sym 21082 w_rx_24_fifo_data[30]
.sym 21084 rx_24_fifo.wr_addr[8]
.sym 21086 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 21087 w_rx_24_fifo_data[12]
.sym 21089 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 21092 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 21093 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21102 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 21103 rx_24_fifo.wr_addr[2]
.sym 21105 rx_24_fifo.wr_addr[3]
.sym 21106 rx_24_fifo.wr_addr[4]
.sym 21107 rx_24_fifo.wr_addr[5]
.sym 21108 rx_24_fifo.wr_addr[6]
.sym 21109 rx_24_fifo.wr_addr[7]
.sym 21110 rx_24_fifo.wr_addr[8]
.sym 21111 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21113 lvds_clock_$glb_clk
.sym 21114 w_rx_24_fifo_push
.sym 21115 w_rx_24_fifo_data[24]
.sym 21117 w_rx_24_fifo_data[28]
.sym 21119 w_rx_24_fifo_data[26]
.sym 21121 w_rx_24_fifo_data[30]
.sym 21123 $PACKER_VCC_NET
.sym 21132 w_rx_24_fifo_push
.sym 21140 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 21141 smi_ctrl_ins.soe_and_reset
.sym 21145 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 21147 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21150 rx_24_fifo.rd_addr[8]
.sym 21151 rx_24_fifo.rd_addr[0]
.sym 21156 rx_24_fifo.rd_addr[0]
.sym 21157 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 21160 rx_24_fifo.rd_addr[5]
.sym 21162 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 21167 w_rx_24_fifo_pull
.sym 21173 w_rx_24_fifo_data[29]
.sym 21174 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 21175 rx_24_fifo.rd_addr[8]
.sym 21176 $PACKER_VCC_NET
.sym 21177 w_rx_24_fifo_data[25]
.sym 21179 w_rx_24_fifo_data[27]
.sym 21180 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21182 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 21186 w_rx_24_fifo_data[31]
.sym 21187 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21188 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_E
.sym 21194 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 21204 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21205 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 21207 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 21208 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 21209 rx_24_fifo.rd_addr[5]
.sym 21210 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21211 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 21212 rx_24_fifo.rd_addr[8]
.sym 21213 rx_24_fifo.rd_addr[0]
.sym 21215 r_counter_$glb_clk
.sym 21216 w_rx_24_fifo_pull
.sym 21217 $PACKER_VCC_NET
.sym 21218 w_rx_24_fifo_data[29]
.sym 21220 w_rx_24_fifo_data[27]
.sym 21222 w_rx_24_fifo_data[31]
.sym 21224 w_rx_24_fifo_data[25]
.sym 21243 w_rx_24_fifo_pulled_data[15]
.sym 21244 rx_24_fifo.rd_addr[5]
.sym 21247 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 21248 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21258 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 21259 w_rx_24_fifo_data[12]
.sym 21263 rx_24_fifo.wr_addr[4]
.sym 21265 rx_24_fifo.wr_addr[2]
.sym 21269 rx_24_fifo.wr_addr[7]
.sym 21270 rx_24_fifo.wr_addr[6]
.sym 21271 $PACKER_VCC_NET
.sym 21276 rx_24_fifo.wr_addr[5]
.sym 21277 w_rx_24_fifo_data[14]
.sym 21278 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21279 w_rx_24_fifo_data[10]
.sym 21285 w_rx_24_fifo_push
.sym 21286 w_rx_24_fifo_data[8]
.sym 21288 rx_24_fifo.wr_addr[8]
.sym 21289 rx_24_fifo.wr_addr[3]
.sym 21294 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 21306 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 21307 rx_24_fifo.wr_addr[2]
.sym 21309 rx_24_fifo.wr_addr[3]
.sym 21310 rx_24_fifo.wr_addr[4]
.sym 21311 rx_24_fifo.wr_addr[5]
.sym 21312 rx_24_fifo.wr_addr[6]
.sym 21313 rx_24_fifo.wr_addr[7]
.sym 21314 rx_24_fifo.wr_addr[8]
.sym 21315 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21317 lvds_clock_$glb_clk
.sym 21318 w_rx_24_fifo_push
.sym 21319 w_rx_24_fifo_data[8]
.sym 21321 w_rx_24_fifo_data[12]
.sym 21323 w_rx_24_fifo_data[10]
.sym 21325 w_rx_24_fifo_data[14]
.sym 21327 $PACKER_VCC_NET
.sym 21344 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21345 i_mosi$SB_IO_IN
.sym 21350 $PACKER_VCC_NET
.sym 21352 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 21362 w_rx_24_fifo_pull
.sym 21371 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21372 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 21377 w_rx_24_fifo_data[15]
.sym 21378 rx_24_fifo.rd_addr[0]
.sym 21379 rx_24_fifo.rd_addr[8]
.sym 21380 $PACKER_VCC_NET
.sym 21381 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 21382 rx_24_fifo.rd_addr[5]
.sym 21383 w_rx_24_fifo_data[9]
.sym 21386 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21387 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 21388 w_rx_24_fifo_data[11]
.sym 21389 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 21390 w_rx_24_fifo_data[13]
.sym 21395 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 21396 spi_if_ins.w_rx_data[6]
.sym 21399 spi_if_ins.w_rx_data[0]
.sym 21408 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21409 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 21411 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 21412 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 21413 rx_24_fifo.rd_addr[5]
.sym 21414 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21415 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 21416 rx_24_fifo.rd_addr[8]
.sym 21417 rx_24_fifo.rd_addr[0]
.sym 21419 r_counter_$glb_clk
.sym 21420 w_rx_24_fifo_pull
.sym 21421 $PACKER_VCC_NET
.sym 21422 w_rx_24_fifo_data[13]
.sym 21424 w_rx_24_fifo_data[11]
.sym 21426 w_rx_24_fifo_data[15]
.sym 21428 w_rx_24_fifo_data[9]
.sym 21436 w_rx_24_fifo_pull
.sym 21447 spi_if_ins.w_rx_data[6]
.sym 21448 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 21453 spi_if_ins.w_rx_data[0]
.sym 21494 spi_if_ins.spi.r_rx_byte[3]
.sym 21495 spi_if_ins.spi.r_rx_byte[0]
.sym 21497 spi_if_ins.spi.r_rx_byte[5]
.sym 21498 spi_if_ins.spi.r_rx_byte[2]
.sym 21499 spi_if_ins.spi.r_rx_byte[6]
.sym 21500 spi_if_ins.spi.r_rx_byte[1]
.sym 21501 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 21544 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21559 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 21599 r_tx_data[7]
.sym 21643 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 21653 spi_if_ins.w_rx_data[6]
.sym 21698 w_tx_data_io[7]
.sym 21703 w_tx_data_io[5]
.sym 21746 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 21801 w_cs[1]
.sym 21805 w_cs[2]
.sym 21806 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 21807 w_cs[3]
.sym 21852 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 21853 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 21856 w_tx_data_io[6]
.sym 21857 w_cs[2]
.sym 21860 w_tx_data_io[5]
.sym 21861 w_cs[3]
.sym 21865 w_cs[1]
.sym 21909 w_tx_data_io[6]
.sym 21950 spi_if_ins.w_rx_data[5]
.sym 21952 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 21957 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 21964 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 22259 o_rx_h_tx_l$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22511 o_led1$SB_IO_OUT
.sym 22512 o_led0$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22536 o_miso_$_TBUF__Y_E
.sym 22539 int_miso
.sym 22563 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22698 i_ss$SB_IO_IN
.sym 22724 i_ss$SB_IO_IN
.sym 22747 i_smi_soe_se$SB_IO_IN
.sym 22756 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 22799 i_smi_soe_se$SB_IO_IN
.sym 22801 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 22842 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 22849 smi_ctrl_ins.soe_and_reset
.sym 22853 smi_ctrl_ins.int_cnt_24[4]
.sym 22854 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 22856 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 22863 o_miso_$_TBUF__Y_E
.sym 22890 i_ss$SB_IO_IN
.sym 22912 i_ss$SB_IO_IN
.sym 22970 i_smi_a3$SB_IO_IN
.sym 22976 i_ss$SB_IO_IN
.sym 22981 i_ss$SB_IO_IN
.sym 22995 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 22998 w_rx_24_fifo_data[12]
.sym 23002 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 23007 w_rx_24_fifo_pulled_data[31]
.sym 23009 smi_ctrl_ins.soe_and_reset
.sym 23013 smi_ctrl_ins.int_cnt_24[4]
.sym 23015 w_rx_24_fifo_pulled_data[30]
.sym 23016 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23022 w_rx_24_fifo_pulled_data[15]
.sym 23023 w_rx_24_fifo_pulled_data[14]
.sym 23026 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 23032 w_rx_24_fifo_data[12]
.sym 23044 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23045 w_rx_24_fifo_pulled_data[15]
.sym 23046 w_rx_24_fifo_pulled_data[31]
.sym 23047 smi_ctrl_ins.int_cnt_24[4]
.sym 23064 smi_ctrl_ins.int_cnt_24[4]
.sym 23065 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23068 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23069 smi_ctrl_ins.int_cnt_24[4]
.sym 23070 w_rx_24_fifo_pulled_data[14]
.sym 23071 w_rx_24_fifo_pulled_data[30]
.sym 23072 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 23073 smi_ctrl_ins.soe_and_reset
.sym 23091 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 23103 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 23107 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_E
.sym 23118 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_E
.sym 23120 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 23134 $PACKER_VCC_NET
.sym 23140 sys_ctrl_ins.reset_cmd
.sym 23152 sys_ctrl_ins.reset_cmd
.sym 23187 $PACKER_VCC_NET
.sym 23195 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_E
.sym 23196 r_counter_$glb_clk
.sym 23197 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 23198 spi_if_ins.spi.r_rx_done
.sym 23209 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 23227 i_ss$SB_IO_IN
.sym 23230 i_ss$SB_IO_IN
.sym 23231 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 23239 smi_ctrl_ins.soe_and_reset
.sym 23260 smi_ctrl_ins.int_cnt_09[4]
.sym 23264 smi_ctrl_ins.int_cnt_09[3]
.sym 23266 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 23298 smi_ctrl_ins.int_cnt_09[3]
.sym 23299 smi_ctrl_ins.int_cnt_09[4]
.sym 23318 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 23319 smi_ctrl_ins.soe_and_reset
.sym 23324 spi_if_ins.spi.r2_rx_done
.sym 23351 o_miso_$_TBUF__Y_E
.sym 23353 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23355 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 23363 spi_if_ins.spi.r_rx_byte[0]
.sym 23367 spi_if_ins.spi.r_rx_byte[6]
.sym 23373 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23377 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23414 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23422 spi_if_ins.spi.r_rx_byte[6]
.sym 23439 spi_if_ins.spi.r_rx_byte[0]
.sym 23441 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23442 r_counter_$glb_clk
.sym 23444 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23446 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23447 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 23448 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23449 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23450 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23451 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23466 spi_if_ins.w_rx_data[6]
.sym 23491 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23493 i_mosi$SB_IO_IN
.sym 23496 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23501 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23502 i_ss$SB_IO_IN
.sym 23505 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23514 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23515 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23516 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23520 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23524 i_mosi$SB_IO_IN
.sym 23537 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23543 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23549 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23554 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23560 i_ss$SB_IO_IN
.sym 23561 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23564 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23565 i_sck$SB_IO_IN_$glb_clk
.sym 23567 i_glob_clock$SB_IO_IN
.sym 23568 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 23569 r_counter
.sym 23587 i_mosi$SB_IO_IN
.sym 23590 i_glob_clock$SB_IO_IN
.sym 23591 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 23601 i_button_SB_LUT4_I1_O[1]
.sym 23610 r_tx_data_SB_DFFE_Q_E
.sym 23616 w_tx_data_io[7]
.sym 23617 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 23621 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 23623 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 23624 i_glob_clock$SB_IO_IN
.sym 23659 w_tx_data_io[7]
.sym 23660 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 23662 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 23687 r_tx_data_SB_DFFE_Q_E
.sym 23688 i_glob_clock$SB_IO_IN
.sym 23689 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 23709 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 23722 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 23733 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 23735 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 23736 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 23740 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 23759 i_button_SB_LUT4_I1_O[0]
.sym 23761 i_button_SB_LUT4_I1_O[1]
.sym 23765 i_button_SB_LUT4_I1_O[0]
.sym 23767 i_button_SB_LUT4_I1_O[1]
.sym 23794 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 23795 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 23810 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 23811 r_counter_$glb_clk
.sym 23812 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 23829 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 23836 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 23855 spi_if_ins.w_rx_data[5]
.sym 23856 spi_if_ins.w_rx_data[6]
.sym 23865 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 23871 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 23883 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23885 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 23893 spi_if_ins.w_rx_data[5]
.sym 23894 spi_if_ins.w_rx_data[6]
.sym 23917 spi_if_ins.w_rx_data[5]
.sym 23918 spi_if_ins.w_rx_data[6]
.sym 23924 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 23925 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 23930 spi_if_ins.w_rx_data[6]
.sym 23931 spi_if_ins.w_rx_data[5]
.sym 23933 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 23934 r_counter_$glb_clk
.sym 23935 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23937 $PACKER_GND_NET
.sym 23950 w_cs[2]
.sym 23952 w_cs[1]
.sym 23990 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 23997 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 24000 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 24004 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 24052 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 24053 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 24056 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 24057 r_counter_$glb_clk
.sym 24058 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 24078 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 24596 o_led0$SB_IO_OUT
.sym 24609 o_led0$SB_IO_OUT
.sym 25476 i_ss$SB_IO_IN
.sym 25483 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 25493 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 25506 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 25551 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 25552 i_sck$SB_IO_IN_$glb_clk
.sym 25553 i_ss$SB_IO_IN
.sym 25565 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 25627 spi_if_ins.spi.r_rx_done
.sym 25679 spi_if_ins.spi.r_rx_done
.sym 25707 r_counter_$glb_clk
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25784 o_miso_$_TBUF__Y_E
.sym 25785 i_mosi$SB_IO_IN
.sym 25786 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 25790 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 25792 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 25795 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 25804 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 25805 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 25815 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 25830 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 25836 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 25840 i_mosi$SB_IO_IN
.sym 25847 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 25853 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 25857 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 25861 o_miso_$_TBUF__Y_E
.sym 25862 i_sck$SB_IO_IN_$glb_clk
.sym 25937 i_glob_clock$SB_IO_IN
.sym 25947 r_counter
.sym 25951 i_glob_clock$SB_IO_IN
.sym 25957 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 25971 i_glob_clock$SB_IO_IN
.sym 25979 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 25985 r_counter
.sym 26017 i_glob_clock$SB_IO_IN
.sym 26811 o_tr_vc2$SB_IO_OUT
.sym 26812 o_tr_vc1$SB_IO_OUT
.sym 27283 w_smi_read_req
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27296 w_smi_read_req
.sym 27298 i_smi_a3$SB_IO_IN
.sym 27367 $PACKER_VCC_NET
.sym 27429 r_counter
.sym 27449 r_counter
.sym 27459 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 27460 $PACKER_VCC_NET
.sym 27470 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 27471 $PACKER_VCC_NET
.sym 27515 o_rx_h_tx_l$SB_IO_OUT
.sym 27552 $PACKER_GND_NET
.sym 27559 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27593 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27614 o_tr_vc1$SB_IO_OUT
.sym 27621 o_tr_vc2$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27647 o_tr_vc1_b$SB_IO_OUT
.sym 27655 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27748 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27749 w_rx_09_fifo_data[16]
.sym 27752 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27753 w_rx_09_fifo_data[14]
.sym 27761 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 27764 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27765 w_rx_09_fifo_data[20]
.sym 27768 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27769 w_rx_09_fifo_data[18]
.sym 27772 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27773 w_rx_09_fifo_data[10]
.sym 27776 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27777 w_rx_09_fifo_data[12]
.sym 27780 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27781 w_rx_09_fifo_data[2]
.sym 27784 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27785 w_rx_09_fifo_data[6]
.sym 27788 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27789 w_rx_09_fifo_data[4]
.sym 27792 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27793 w_rx_09_fifo_data[11]
.sym 27796 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27797 w_rx_09_fifo_data[13]
.sym 27800 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27801 w_rx_09_fifo_data[8]
.sym 27804 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27805 w_rx_09_fifo_data[15]
.sym 27808 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27809 w_rx_09_fifo_data[0]
.sym 27812 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27813 w_rx_09_fifo_data[27]
.sym 27816 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27817 w_rx_09_fifo_data[19]
.sym 27820 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27821 w_rx_09_fifo_data[9]
.sym 27824 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27825 w_rx_09_fifo_data[7]
.sym 27828 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27829 w_rx_09_fifo_data[17]
.sym 27832 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27833 w_rx_09_fifo_data[21]
.sym 27836 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27837 w_rx_09_fifo_data[25]
.sym 27840 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27841 w_rx_09_fifo_data[23]
.sym 27844 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27845 w_rx_09_fifo_data[29]
.sym 27848 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27849 w_rx_09_fifo_data[1]
.sym 27852 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27853 w_rx_09_fifo_data[28]
.sym 27856 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27857 w_rx_09_fifo_data[22]
.sym 27860 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27861 w_rx_09_fifo_data[5]
.sym 27864 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27865 w_rx_09_fifo_data[3]
.sym 27868 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27869 w_rx_09_fifo_data[24]
.sym 27872 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27873 w_rx_09_fifo_data[26]
.sym 27875 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 27880 rx_09_fifo.wr_addr[2]
.sym 27881 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 27884 rx_09_fifo.wr_addr[3]
.sym 27885 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 27888 rx_09_fifo.wr_addr[4]
.sym 27889 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 27892 rx_09_fifo.wr_addr[5]
.sym 27893 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 27896 rx_09_fifo.wr_addr[6]
.sym 27897 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 27900 rx_09_fifo.wr_addr[7]
.sym 27901 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 27904 rx_09_fifo.wr_addr[8]
.sym 27905 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 27906 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 27907 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 27908 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 27909 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[4]
.sym 27912 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 27913 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[2]
.sym 27914 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 27918 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 27919 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[4]
.sym 27920 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[3]
.sym 27921 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 27924 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 27925 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[5]
.sym 27926 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 27931 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 27932 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[5]
.sym 27933 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[6]
.sym 27934 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 27938 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 27939 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 27940 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 27941 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 27944 rx_09_fifo.wr_addr[0]
.sym 27945 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 27948 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 27949 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[1]
.sym 27950 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 27951 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[1]
.sym 27952 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[2]
.sym 27953 w_rx_09_fifo_push
.sym 27955 rx_09_fifo.wr_addr[0]
.sym 27956 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 27957 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 27958 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 27959 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 27960 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 27961 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 27962 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 27963 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 27964 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 27965 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 27966 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 27967 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 27968 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[7]
.sym 27969 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I1[6]
.sym 27971 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 27972 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 27973 w_lvds_rx_09_d0
.sym 27979 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 27980 rx_09_fifo.wr_addr[0]
.sym 27981 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 27985 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 27986 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 27987 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 27988 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 27989 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 27990 w_lvds_rx_09_d1
.sym 27994 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 27995 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27996 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27997 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28002 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28003 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 28004 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 28005 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28008 w_lvds_rx_09_d0
.sym 28009 w_lvds_rx_09_d1
.sym 28010 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 28011 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28012 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28013 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 28014 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 28015 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28016 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 28017 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28021 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 28022 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28023 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 28024 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 28025 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28028 w_lvds_rx_09_d1
.sym 28029 w_lvds_rx_09_d0
.sym 28030 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 28031 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 28032 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28033 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 28035 lvds_rx_09_inst.r_phase_count[0]
.sym 28039 lvds_rx_09_inst.r_phase_count[1]
.sym 28040 $PACKER_VCC_NET
.sym 28041 lvds_rx_09_inst.r_phase_count[0]
.sym 28042 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 28044 $PACKER_VCC_NET
.sym 28045 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2]
.sym 28046 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28047 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28048 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28049 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 28052 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 28053 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28057 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 28059 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28060 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28061 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 28062 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 28068 w_lvds_rx_24_d1
.sym 28069 w_lvds_rx_24_d0
.sym 28072 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_D[1]
.sym 28073 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28079 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28080 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28081 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28082 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28083 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28084 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 28085 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28088 w_lvds_rx_24_d0
.sym 28089 w_lvds_rx_24_d1
.sym 28090 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_D[1]
.sym 28098 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28099 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28100 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28101 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28102 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28103 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28104 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28105 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28196 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28197 w_rx_24_fifo_data[19]
.sym 28200 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28201 w_rx_24_fifo_data[16]
.sym 28208 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28209 w_rx_24_fifo_data[17]
.sym 28216 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28217 w_rx_24_fifo_data[21]
.sym 28220 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28221 w_rx_24_fifo_data[18]
.sym 28224 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28225 w_rx_24_fifo_data[20]
.sym 28228 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28229 w_rx_24_fifo_data[23]
.sym 28232 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28233 w_rx_24_fifo_data[25]
.sym 28236 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28237 w_rx_24_fifo_data[15]
.sym 28240 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28241 w_rx_24_fifo_data[24]
.sym 28244 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28245 w_rx_24_fifo_data[28]
.sym 28248 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28249 w_rx_24_fifo_data[22]
.sym 28252 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28253 w_rx_24_fifo_data[14]
.sym 28256 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28257 w_rx_24_fifo_data[26]
.sym 28260 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28261 w_rx_24_fifo_data[4]
.sym 28264 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28265 w_rx_24_fifo_data[2]
.sym 28268 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28269 w_rx_24_fifo_data[1]
.sym 28272 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28273 w_rx_24_fifo_data[0]
.sym 28276 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28277 w_rx_24_fifo_data[27]
.sym 28280 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28281 w_rx_24_fifo_data[29]
.sym 28284 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28285 w_rx_24_fifo_data[3]
.sym 28288 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28289 w_rx_24_fifo_data[5]
.sym 28292 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28293 w_rx_24_fifo_data[13]
.sym 28296 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28297 w_rx_24_fifo_data[11]
.sym 28300 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28301 w_rx_24_fifo_data[8]
.sym 28304 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28305 w_rx_24_fifo_data[6]
.sym 28308 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28309 w_rx_24_fifo_data[7]
.sym 28312 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28313 w_rx_24_fifo_data[10]
.sym 28316 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28317 w_rx_24_fifo_data[12]
.sym 28320 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28321 w_rx_24_fifo_data[9]
.sym 28326 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 28327 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 28328 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 28329 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28330 w_rx_09_fifo_pulled_data[14]
.sym 28331 w_rx_09_fifo_pulled_data[30]
.sym 28332 smi_ctrl_ins.int_cnt_09[4]
.sym 28333 smi_ctrl_ins.int_cnt_09[3]
.sym 28334 w_rx_24_fifo_pulled_data[5]
.sym 28335 w_rx_24_fifo_pulled_data[21]
.sym 28336 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28337 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28338 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 28339 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 28340 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 28341 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28342 w_rx_24_fifo_pulled_data[6]
.sym 28343 w_rx_24_fifo_pulled_data[22]
.sym 28344 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28345 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28346 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 28347 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 28348 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 28349 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28354 w_rx_09_fifo_pulled_data[13]
.sym 28355 w_rx_09_fifo_pulled_data[29]
.sym 28356 smi_ctrl_ins.int_cnt_09[4]
.sym 28357 smi_ctrl_ins.int_cnt_09[3]
.sym 28358 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28362 w_rx_09_fifo_pulled_data[12]
.sym 28363 w_rx_09_fifo_pulled_data[28]
.sym 28364 smi_ctrl_ins.int_cnt_09[4]
.sym 28365 smi_ctrl_ins.int_cnt_09[3]
.sym 28370 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28374 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28381 rx_09_fifo.wr_addr[0]
.sym 28382 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28387 rx_09_fifo.wr_addr[0]
.sym 28392 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 28393 rx_09_fifo.wr_addr[0]
.sym 28396 rx_09_fifo.wr_addr[2]
.sym 28397 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 28400 rx_09_fifo.wr_addr[3]
.sym 28401 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 28404 rx_09_fifo.wr_addr[4]
.sym 28405 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 28408 rx_09_fifo.wr_addr[5]
.sym 28409 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 28412 rx_09_fifo.wr_addr[6]
.sym 28413 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28416 rx_09_fifo.wr_addr[7]
.sym 28417 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 28420 rx_09_fifo.wr_addr[8]
.sym 28421 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 28423 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28424 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 28425 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 28426 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28427 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 28428 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 28429 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28432 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28433 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 28436 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28437 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28440 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 28441 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28444 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28445 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 28448 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 28449 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28450 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 28451 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 28452 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 28453 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 28454 w_rx_09_fifo_push
.sym 28455 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 28456 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 28457 w_rx_09_fifo_full
.sym 28458 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28459 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28460 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28461 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28462 w_rx_09_fifo_pulled_data[4]
.sym 28463 w_rx_09_fifo_pulled_data[20]
.sym 28464 smi_ctrl_ins.int_cnt_09[3]
.sym 28465 smi_ctrl_ins.int_cnt_09[4]
.sym 28466 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 28467 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 28468 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 28469 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 28470 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 28474 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 28475 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 28476 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 28477 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 28478 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[0]
.sym 28479 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[1]
.sym 28480 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[2]
.sym 28481 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[3]
.sym 28482 rx_09_fifo.rd_addr_gray_wr[7]
.sym 28486 rx_09_fifo.rd_addr_gray_wr[5]
.sym 28490 rx_09_fifo.rd_addr_gray[5]
.sym 28494 rx_09_fifo.rd_addr_gray[4]
.sym 28498 rx_09_fifo.rd_addr_gray_wr[8]
.sym 28502 rx_09_fifo.rd_addr_gray[7]
.sym 28506 w_rx_09_fifo_pulled_data[5]
.sym 28507 w_rx_09_fifo_pulled_data[21]
.sym 28508 smi_ctrl_ins.int_cnt_09[3]
.sym 28509 smi_ctrl_ins.int_cnt_09[4]
.sym 28510 rx_09_fifo.rd_addr_gray_wr[4]
.sym 28514 rx_09_fifo.rd_addr_gray[6]
.sym 28518 rx_09_fifo.rd_addr_gray_wr[6]
.sym 28524 w_rx_09_fifo_push
.sym 28525 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28528 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 28529 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28530 rx_09_fifo.rd_addr_gray[2]
.sym 28542 rx_09_fifo.rd_addr_gray_wr[2]
.sym 28557 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 28558 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 28564 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28565 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28566 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 28570 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 28574 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 28579 w_rx_09_fifo_full
.sym 28580 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28581 w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
.sym 28590 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28591 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 28592 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28593 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28611 lvds_rx_24_inst.r_phase_count[0]
.sym 28615 lvds_rx_24_inst.r_phase_count[1]
.sym 28616 $PACKER_VCC_NET
.sym 28617 lvds_rx_24_inst.r_phase_count[0]
.sym 28618 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 28620 $PACKER_VCC_NET
.sym 28621 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28622 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28623 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 28624 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 28625 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28629 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28633 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 28634 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28635 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28636 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 28637 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28638 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28639 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28640 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 28641 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28738 rx_24_fifo.rd_addr_gray[1]
.sym 28750 rx_24_fifo.rd_addr_gray[4]
.sym 28754 rx_24_fifo.rd_addr_gray[0]
.sym 28758 rx_24_fifo.rd_addr_gray_wr[1]
.sym 28762 rx_24_fifo.rd_addr_gray_wr[3]
.sym 28766 rx_24_fifo.rd_addr_gray[3]
.sym 28770 rx_24_fifo.rd_addr_gray_wr[0]
.sym 28774 rx_24_fifo.rd_addr_gray_wr[8]
.sym 28779 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 28780 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 28781 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 28782 rx_24_fifo.rd_addr_gray_wr[4]
.sym 28786 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 28787 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 28788 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 28789 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 28790 rx_24_fifo.rd_addr[8]
.sym 28796 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 28797 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 28798 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 28799 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 28800 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 28801 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 28805 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 28806 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 28810 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28814 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28819 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 28820 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 28821 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28822 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28826 w_rx_24_fifo_pulled_data[4]
.sym 28827 w_rx_24_fifo_pulled_data[20]
.sym 28828 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28829 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28830 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28840 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28841 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28844 smi_ctrl_ins.int_cnt_09[4]
.sym 28845 smi_ctrl_ins.int_cnt_09[3]
.sym 28848 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 28854 w_rx_09_fifo_pulled_data[8]
.sym 28855 w_rx_09_fifo_pulled_data[24]
.sym 28856 smi_ctrl_ins.int_cnt_09[4]
.sym 28857 smi_ctrl_ins.int_cnt_09[3]
.sym 28861 smi_ctrl_ins.int_cnt_09[3]
.sym 28863 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 28864 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28865 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 28868 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28869 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28870 w_rx_09_fifo_pulled_data[15]
.sym 28871 w_rx_09_fifo_pulled_data[31]
.sym 28872 smi_ctrl_ins.int_cnt_09[4]
.sym 28873 smi_ctrl_ins.int_cnt_09[3]
.sym 28874 w_rx_09_fifo_pulled_data[11]
.sym 28875 w_rx_09_fifo_pulled_data[27]
.sym 28876 smi_ctrl_ins.int_cnt_09[4]
.sym 28877 smi_ctrl_ins.int_cnt_09[3]
.sym 28878 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 28882 w_rx_09_fifo_pulled_data[10]
.sym 28883 w_rx_09_fifo_pulled_data[26]
.sym 28884 smi_ctrl_ins.int_cnt_09[4]
.sym 28885 smi_ctrl_ins.int_cnt_09[3]
.sym 28886 w_rx_09_fifo_pulled_data[9]
.sym 28887 w_rx_09_fifo_pulled_data[25]
.sym 28888 smi_ctrl_ins.int_cnt_09[4]
.sym 28889 smi_ctrl_ins.int_cnt_09[3]
.sym 28892 rx_09_fifo.rd_addr[0]
.sym 28893 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28894 smi_ctrl_ins.r_fifo_09_pull
.sym 28899 rx_09_fifo.rd_addr[0]
.sym 28904 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 28905 rx_09_fifo.rd_addr[0]
.sym 28908 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 28909 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 28912 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 28913 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 28916 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 28917 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 28920 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 28921 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 28924 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 28925 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 28928 rx_09_fifo.rd_addr[7]
.sym 28929 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 28932 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 28933 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 28936 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 28937 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28938 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28942 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 28946 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28952 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28953 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28954 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28961 rx_09_fifo.rd_addr[0]
.sym 28962 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 28966 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 28970 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 28971 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 28972 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 28973 rx_09_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 28974 w_rx_09_fifo_pulled_data[2]
.sym 28975 w_rx_09_fifo_pulled_data[18]
.sym 28976 smi_ctrl_ins.int_cnt_09[3]
.sym 28977 smi_ctrl_ins.int_cnt_09[4]
.sym 28978 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 28982 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 28989 rx_09_fifo.rd_addr[0]
.sym 28990 w_rx_09_fifo_pulled_data[3]
.sym 28991 w_rx_09_fifo_pulled_data[19]
.sym 28992 smi_ctrl_ins.int_cnt_09[3]
.sym 28993 smi_ctrl_ins.int_cnt_09[4]
.sym 28994 rx_09_fifo.wr_addr_gray_rd[6]
.sym 28998 rx_09_fifo.wr_addr_gray_rd[5]
.sym 29002 rx_09_fifo.wr_addr_gray[5]
.sym 29006 w_rx_09_fifo_pulled_data[6]
.sym 29007 w_rx_09_fifo_pulled_data[22]
.sym 29008 smi_ctrl_ins.int_cnt_09[3]
.sym 29009 smi_ctrl_ins.int_cnt_09[4]
.sym 29010 w_rx_09_fifo_pulled_data[0]
.sym 29011 w_rx_09_fifo_pulled_data[16]
.sym 29012 smi_ctrl_ins.int_cnt_09[3]
.sym 29013 smi_ctrl_ins.int_cnt_09[4]
.sym 29014 w_rx_09_fifo_pulled_data[1]
.sym 29015 w_rx_09_fifo_pulled_data[17]
.sym 29016 smi_ctrl_ins.int_cnt_09[3]
.sym 29017 smi_ctrl_ins.int_cnt_09[4]
.sym 29018 rx_09_fifo.wr_addr_gray_rd[7]
.sym 29022 w_rx_09_fifo_pulled_data[7]
.sym 29023 w_rx_09_fifo_pulled_data[23]
.sym 29024 smi_ctrl_ins.int_cnt_09[3]
.sym 29025 smi_ctrl_ins.int_cnt_09[4]
.sym 29030 rx_09_fifo.wr_addr_gray[7]
.sym 29038 rx_09_fifo.wr_addr[8]
.sym 29046 rx_09_fifo.wr_addr_gray[6]
.sym 29054 rx_09_fifo.wr_addr_gray[4]
.sym 29058 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29062 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 29072 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29073 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29103 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 29104 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29105 w_lvds_rx_24_d0
.sym 29121 w_lvds_rx_24_d1
.sym 29142 rx_09_fifo.rd_addr_gray_wr[0]
.sym 29146 rx_09_fifo.rd_addr_gray[0]
.sym 29222 rx_24_fifo.rd_addr_gray_wr[6]
.sym 29234 rx_24_fifo.rd_addr_gray[6]
.sym 29242 rx_24_fifo.rd_addr_gray_wr[5]
.sym 29246 rx_24_fifo.rd_addr_gray[5]
.sym 29250 rx_24_fifo.rd_addr_gray_wr[2]
.sym 29256 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 29257 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 29258 rx_24_fifo.rd_addr_gray[7]
.sym 29264 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 29265 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 29266 rx_24_fifo.rd_addr_gray[2]
.sym 29270 rx_24_fifo.rd_addr_gray_wr[7]
.sym 29274 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29275 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29276 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29277 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 29280 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 29281 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 29283 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29288 rx_24_fifo.wr_addr[2]
.sym 29289 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29292 rx_24_fifo.wr_addr[3]
.sym 29293 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29296 rx_24_fifo.wr_addr[4]
.sym 29297 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 29300 rx_24_fifo.wr_addr[5]
.sym 29301 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 29302 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29304 rx_24_fifo.wr_addr[6]
.sym 29305 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 29308 rx_24_fifo.wr_addr[7]
.sym 29309 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 29312 rx_24_fifo.wr_addr[8]
.sym 29313 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 29315 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 29320 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29321 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 29324 rx_24_fifo.wr_addr[2]
.sym 29325 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 29328 rx_24_fifo.wr_addr[3]
.sym 29329 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 29332 rx_24_fifo.wr_addr[4]
.sym 29333 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 29336 rx_24_fifo.wr_addr[5]
.sym 29337 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 29340 rx_24_fifo.wr_addr[6]
.sym 29341 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 29344 rx_24_fifo.wr_addr[7]
.sym 29345 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 29348 rx_24_fifo.wr_addr[8]
.sym 29349 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 29350 smi_ctrl_ins.r_fifo_24_pull
.sym 29355 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29356 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29357 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29359 w_rx_24_fifo_empty
.sym 29360 smi_ctrl_ins.r_fifo_24_pull_1
.sym 29361 smi_ctrl_ins.r_fifo_24_pull
.sym 29364 w_rx_24_fifo_push
.sym 29365 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 29366 w_rx_24_fifo_pulled_data[2]
.sym 29367 w_rx_24_fifo_pulled_data[18]
.sym 29368 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29369 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29370 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 29374 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 29375 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 29376 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 29377 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 29378 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 29379 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29380 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29381 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29388 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29389 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29390 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 29391 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 29392 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29393 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 29396 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29397 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29400 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29401 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29402 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 29403 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 29404 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 29405 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29406 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29407 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29408 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29409 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 29411 w_rx_09_fifo_empty
.sym 29412 smi_ctrl_ins.r_fifo_09_pull_1
.sym 29413 smi_ctrl_ins.r_fifo_09_pull
.sym 29414 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 29418 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29422 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29426 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29430 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29434 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29438 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29442 rx_09_fifo.rd_addr_gray[3]
.sym 29448 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29449 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29450 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 29457 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 29460 w_rx_09_fifo_pull
.sym 29461 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 29462 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[0]
.sym 29463 rx_09_fifo.empty_o_SB_LUT4_I3_I1[3]
.sym 29464 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29465 w_rx_09_fifo_pull
.sym 29466 rx_09_fifo.rd_addr_gray_wr[3]
.sym 29471 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 29472 rx_09_fifo.rd_addr[0]
.sym 29473 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29474 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 29475 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 29476 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 29477 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 29480 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29481 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 29482 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 29483 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29484 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29485 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 29488 rx_09_fifo.rd_addr[0]
.sym 29489 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 29490 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 29491 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29492 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29493 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 29495 rx_09_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 29496 rx_09_fifo.rd_addr[7]
.sym 29497 w_rx_09_fifo_empty
.sym 29498 rx_09_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 29499 rx_09_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 29500 rx_09_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 29501 rx_09_fifo.empty_o_SB_LUT4_I3_I1[3]
.sym 29502 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29503 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29504 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29505 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29510 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 29511 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 29512 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29513 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 29516 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 29517 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 29524 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29525 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 29526 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29533 rx_09_fifo.rd_addr_gray[7]
.sym 29534 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 29535 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 29536 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 29537 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 29538 rx_09_fifo.wr_addr_gray_rd[8]
.sym 29542 rx_09_fifo.wr_addr_gray_rd[0]
.sym 29550 rx_09_fifo.wr_addr_gray[1]
.sym 29554 rx_09_fifo.wr_addr_gray_rd[2]
.sym 29558 rx_09_fifo.wr_addr_gray_rd[1]
.sym 29562 rx_09_fifo.wr_addr_gray_rd[3]
.sym 29566 rx_09_fifo.wr_addr_gray_rd[4]
.sym 29570 rx_09_fifo.wr_addr_gray[2]
.sym 29574 rx_09_fifo.wr_addr_gray[3]
.sym 29598 rx_09_fifo.wr_addr_gray[0]
.sym 29606 rx_09_fifo.rd_addr_gray[1]
.sym 29622 rx_09_fifo.rd_addr_gray_wr[1]
.sym 29733 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29734 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29740 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29741 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29744 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29745 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29746 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29750 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29756 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29757 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29758 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29763 rx_24_fifo.rd_addr[0]
.sym 29768 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29769 rx_24_fifo.rd_addr[0]
.sym 29772 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 29773 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29776 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 29777 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29780 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 29781 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29784 rx_24_fifo.rd_addr[5]
.sym 29785 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29788 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 29789 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29792 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 29793 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29796 rx_24_fifo.rd_addr[8]
.sym 29797 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 29798 rx_24_fifo.wr_addr[8]
.sym 29802 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 29803 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 29804 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 29805 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 29806 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29807 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 29808 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 29809 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 29810 rx_24_fifo.wr_addr_gray[5]
.sym 29815 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29816 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29817 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29819 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 29820 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 29821 w_rx_24_fifo_push
.sym 29822 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 29823 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 29824 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 29825 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 29826 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29830 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29834 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 29835 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29836 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 29837 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29838 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 29839 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29840 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29841 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29842 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 29843 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29844 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 29845 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29846 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 29850 w_rx_24_fifo_push
.sym 29851 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 29852 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 29853 w_rx_24_fifo_full
.sym 29854 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29858 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 29859 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29860 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29861 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29864 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29865 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 29868 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29869 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29872 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29873 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29876 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29877 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29881 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29884 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29885 smi_ctrl_ins.int_cnt_24[4]
.sym 29888 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29889 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29890 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 29896 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 29897 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29900 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 29901 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 29904 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29905 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29906 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29914 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 29918 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 29922 i_smi_a1$SB_IO_IN
.sym 29923 i_smi_a2$SB_IO_IN
.sym 29924 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 29925 i_smi_a3$SB_IO_IN
.sym 29927 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 29928 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29929 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29930 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29936 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 29937 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 29938 i_smi_a1$SB_IO_IN
.sym 29939 i_smi_a3$SB_IO_IN
.sym 29940 i_smi_a2$SB_IO_IN
.sym 29941 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 29942 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 29947 i_smi_a2$SB_IO_IN
.sym 29948 i_smi_a1$SB_IO_IN
.sym 29949 i_smi_a3$SB_IO_IN
.sym 29956 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 29957 w_tx_data_io[4]
.sym 29960 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 29961 w_tx_data_io[6]
.sym 29963 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 29964 w_tx_data_smi[2]
.sym 29965 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 29970 w_tx_data_smi[1]
.sym 29971 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 29972 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 29973 w_tx_data_io[1]
.sym 29974 w_tx_data_smi[3]
.sym 29975 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 29976 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 29977 w_tx_data_io[3]
.sym 29979 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 29980 w_tx_data_io[5]
.sym 29981 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 29986 w_rx_24_fifo_empty
.sym 29994 w_rx_24_fifo_full
.sym 29998 w_rx_09_fifo_full
.sym 30003 w_tx_data_io[2]
.sym 30004 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 30005 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 30006 w_rx_09_fifo_empty
.sym 30018 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 30019 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 30020 w_cs[2]
.sym 30021 w_fetch
.sym 30030 spi_if_ins.w_rx_data[4]
.sym 30038 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 30042 spi_if_ins.w_rx_data[2]
.sym 30046 spi_if_ins.w_rx_data[3]
.sym 30051 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30052 w_cs[0]
.sym 30053 w_fetch
.sym 30058 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 30059 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30060 i_button_SB_LUT4_I1_I0[0]
.sym 30061 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30067 w_rx_24_fifo_full
.sym 30068 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 30069 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30072 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 30073 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 30076 w_ioc[1]
.sym 30077 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30103 w_ioc[0]
.sym 30104 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30105 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30106 o_shdn_tx_lna$SB_IO_OUT
.sym 30107 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30108 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 30109 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 30111 w_ioc[1]
.sym 30112 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30113 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30118 w_rx_data[2]
.sym 30140 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 30141 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30150 i_button_SB_LUT4_I1_I0[0]
.sym 30245 rx_24_fifo.rd_addr[0]
.sym 30246 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30252 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 30253 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30254 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30260 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30261 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 30262 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 30266 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 30270 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30276 w_rx_24_fifo_pull
.sym 30277 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 30278 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 30279 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30280 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 30281 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 30284 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 30285 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30286 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 30290 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30294 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 30295 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30296 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 30297 w_rx_24_fifo_pull
.sym 30299 rx_24_fifo.rd_addr[0]
.sym 30300 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30301 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 30302 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30308 rx_24_fifo.rd_en_i_SB_LUT4_I3_O[0]
.sym 30309 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 30310 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30311 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 30312 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30313 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30314 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 30315 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 30316 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 30317 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 30324 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30325 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30326 rx_24_fifo.rd_en_i_SB_LUT4_I3_O[0]
.sym 30327 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30328 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30329 rx_24_fifo.rd_en_i_SB_LUT4_I3_O[3]
.sym 30330 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 30331 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 30332 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 30333 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 30336 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30337 rx_24_fifo.rd_addr[8]
.sym 30338 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 30339 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 30340 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 30341 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30342 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30343 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 30344 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 30345 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 30346 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 30347 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 30348 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 30349 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30350 spi_if_ins.spi.SCKr[2]
.sym 30351 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30352 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30353 spi_if_ins.spi.SCKr[1]
.sym 30354 w_rx_24_fifo_pulled_data[0]
.sym 30355 w_rx_24_fifo_pulled_data[16]
.sym 30356 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 30357 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30362 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 30363 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 30364 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 30365 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30366 i_smi_a2_SB_LUT4_I1_O[0]
.sym 30367 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30368 i_smi_a2_SB_LUT4_I1_O[2]
.sym 30369 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30370 rx_24_fifo.wr_addr_gray_rd[2]
.sym 30374 rx_24_fifo.wr_addr_gray_rd[1]
.sym 30378 rx_24_fifo.wr_addr_gray_rd[4]
.sym 30382 rx_24_fifo.wr_addr_gray[6]
.sym 30386 rx_24_fifo.wr_addr_gray_rd[7]
.sym 30390 rx_24_fifo.wr_addr_gray[1]
.sym 30398 rx_24_fifo.wr_addr_gray_rd[3]
.sym 30402 rx_24_fifo.wr_addr_gray[4]
.sym 30410 rx_24_fifo.wr_addr_gray[2]
.sym 30414 rx_24_fifo.wr_addr_gray[3]
.sym 30421 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 30422 rx_24_fifo.wr_addr_gray[0]
.sym 30426 rx_24_fifo.wr_addr_gray[7]
.sym 30434 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30435 spi_if_ins.state_if[2]
.sym 30436 spi_if_ins.state_if[1]
.sym 30437 spi_if_ins.state_if[0]
.sym 30438 spi_if_ins.state_if[2]
.sym 30439 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30440 spi_if_ins.state_if[0]
.sym 30441 spi_if_ins.state_if[1]
.sym 30442 r_tx_data[0]
.sym 30446 r_tx_data[1]
.sym 30450 r_tx_data[6]
.sym 30454 r_tx_data[5]
.sym 30458 spi_if_ins.state_if[2]
.sym 30459 spi_if_ins.state_if[1]
.sym 30460 spi_if_ins.state_if[0]
.sym 30461 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30464 spi_if_ins.state_if[0]
.sym 30465 spi_if_ins.state_if[1]
.sym 30467 spi_if_ins.state_if[2]
.sym 30468 spi_if_ins.state_if[0]
.sym 30469 spi_if_ins.state_if[1]
.sym 30471 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30472 spi_if_ins.state_if[2]
.sym 30473 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30483 spi_if_ins.state_if[2]
.sym 30484 spi_if_ins.state_if[0]
.sym 30485 spi_if_ins.state_if[1]
.sym 30489 w_cs[0]
.sym 30490 $PACKER_VCC_NET
.sym 30495 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30496 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 30497 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30501 w_fetch
.sym 30502 w_cs[3]
.sym 30503 w_cs[1]
.sym 30504 w_cs[2]
.sym 30505 w_cs[0]
.sym 30507 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30508 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 30509 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30510 w_fetch
.sym 30511 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 30512 w_load
.sym 30513 w_cs[0]
.sym 30514 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30518 w_cs[0]
.sym 30519 w_cs[3]
.sym 30520 w_cs[1]
.sym 30521 w_cs[2]
.sym 30522 w_cs[0]
.sym 30523 w_cs[1]
.sym 30524 w_cs[2]
.sym 30525 w_cs[3]
.sym 30526 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30530 spi_if_ins.w_rx_data[4]
.sym 30534 spi_if_ins.w_rx_data[0]
.sym 30538 spi_if_ins.w_rx_data[2]
.sym 30542 spi_if_ins.w_rx_data[1]
.sym 30546 spi_if_ins.w_rx_data[3]
.sym 30550 w_cs[0]
.sym 30551 w_cs[3]
.sym 30552 w_cs[2]
.sym 30553 w_cs[1]
.sym 30554 w_tx_data_smi[0]
.sym 30555 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30556 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 30557 w_tx_data_io[0]
.sym 30558 w_cs[0]
.sym 30559 w_cs[3]
.sym 30560 w_cs[1]
.sym 30561 w_cs[2]
.sym 30575 w_ioc[1]
.sym 30576 w_ioc[3]
.sym 30577 w_ioc[2]
.sym 30578 w_tx_data_sys[0]
.sym 30579 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 30580 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 30581 spi_if_ins.o_cs_SB_LUT4_I0_O[3]
.sym 30584 w_ioc[4]
.sym 30585 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 30587 w_ioc[2]
.sym 30588 w_ioc[4]
.sym 30589 w_ioc[3]
.sym 30592 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30593 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 30599 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30600 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30601 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30602 i_button_SB_LUT4_I1_I0[0]
.sym 30603 io_ctrl_ins.pmod_dir_state[1]
.sym 30604 i_button_SB_LUT4_I1_I0[2]
.sym 30605 o_led1$SB_IO_OUT
.sym 30607 w_ioc[1]
.sym 30608 w_ioc[0]
.sym 30609 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30610 spi_if_ins.w_rx_data[0]
.sym 30614 spi_if_ins.w_rx_data[1]
.sym 30618 i_button_SB_LUT4_I1_I0[0]
.sym 30619 io_ctrl_ins.pmod_dir_state[2]
.sym 30620 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 30621 io_ctrl_ins.o_pmod[2]
.sym 30623 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 30624 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 30625 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 30626 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 30627 io_ctrl_ins.debug_mode[0]
.sym 30628 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 30629 io_ctrl_ins.o_pmod[0]
.sym 30630 w_rx_data[3]
.sym 30636 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 30637 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 30638 w_rx_data[0]
.sym 30642 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 30643 io_ctrl_ins.debug_mode[1]
.sym 30644 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 30645 io_ctrl_ins.o_pmod[1]
.sym 30646 w_rx_data[2]
.sym 30650 w_rx_data[4]
.sym 30654 w_rx_data[1]
.sym 30659 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 30660 io_ctrl_ins.debug_mode[1]
.sym 30661 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 30666 o_shdn_rx_lna$SB_IO_OUT
.sym 30667 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30668 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 30669 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 30670 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 30671 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30672 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 30673 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 30680 io_ctrl_ins.debug_mode[0]
.sym 30681 io_ctrl_ins.debug_mode[1]
.sym 30682 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30683 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 30684 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 30685 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 30687 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30688 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30689 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30714 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30715 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30716 io_ctrl_ins.rf_pin_state[2]
.sym 30717 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30733 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 30769 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 30774 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30786 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[0]
.sym 30787 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[1]
.sym 30788 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[2]
.sym 30789 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I3_O[3]
.sym 30790 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30796 rx_24_fifo.rd_addr[0]
.sym 30797 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 30800 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30801 rx_24_fifo.rd_addr[5]
.sym 30802 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 30808 rx_24_fifo.rd_addr[0]
.sym 30809 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30810 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 30811 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30812 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30813 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 30816 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 30817 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 30818 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 30819 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 30820 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 30821 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 30822 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 30823 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 30824 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 30825 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 30826 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 30827 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 30828 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 30829 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 30831 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30832 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 30833 rx_24_fifo.rd_addr[5]
.sym 30839 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 30840 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 30841 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 30843 rx_24_fifo.rd_addr[8]
.sym 30844 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 30845 w_rx_24_fifo_empty
.sym 30846 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 30847 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30848 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 30849 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 30851 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30855 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30856 $PACKER_VCC_NET
.sym 30859 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30860 $PACKER_VCC_NET
.sym 30861 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30865 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30869 rx_24_fifo.wr_addr_gray_rd[6]
.sym 30871 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30872 $PACKER_VCC_NET
.sym 30873 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30874 w_rx_24_fifo_pulled_data[1]
.sym 30875 w_rx_24_fifo_pulled_data[17]
.sym 30876 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 30877 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30878 w_rx_24_fifo_pulled_data[3]
.sym 30879 w_rx_24_fifo_pulled_data[19]
.sym 30880 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 30881 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30882 spi_if_ins.r_tx_byte[6]
.sym 30886 spi_if_ins.r_tx_byte[2]
.sym 30890 spi_if_ins.r_tx_byte[7]
.sym 30894 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30895 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30896 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30897 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30898 spi_if_ins.r_tx_byte[1]
.sym 30903 spi_if_ins.spi.r_tx_byte[1]
.sym 30904 spi_if_ins.spi.r_tx_byte[5]
.sym 30905 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30906 spi_if_ins.spi.r_tx_byte[2]
.sym 30907 spi_if_ins.spi.r_tx_byte[6]
.sym 30908 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30909 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30910 spi_if_ins.r_tx_byte[5]
.sym 30926 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30935 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30936 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 30937 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 30946 r_tx_data[4]
.sym 30951 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30952 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30953 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30954 r_tx_data[2]
.sym 30959 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30960 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30961 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 30964 w_rx_24_fifo_empty
.sym 30965 w_rx_09_fifo_empty
.sym 30966 r_tx_data[3]
.sym 30970 r_tx_data[7]
.sym 30977 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30988 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30989 spi_if_ins.state_if[2]
.sym 30990 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 30994 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30995 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30996 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30997 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 30999 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 31000 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 31001 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 31026 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 31034 spi_if_ins.w_rx_data[5]
.sym 31038 spi_if_ins.w_rx_data[6]
.sym 31046 w_rx_data[6]
.sym 31054 w_rx_data[0]
.sym 31058 w_rx_data[4]
.sym 31062 w_rx_data[5]
.sym 31066 i_button_SB_LUT4_I1_I0[0]
.sym 31067 io_ctrl_ins.pmod_dir_state[5]
.sym 31068 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 31069 io_ctrl_ins.o_pmod[5]
.sym 31070 w_rx_data[1]
.sym 31075 w_ioc[0]
.sym 31076 w_ioc[4]
.sym 31077 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 31079 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 31080 w_cs[1]
.sym 31081 w_fetch
.sym 31082 w_ioc[1]
.sym 31083 w_ioc[0]
.sym 31084 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 31085 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 31087 w_ioc[0]
.sym 31088 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 31089 w_ioc[1]
.sym 31091 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 31092 w_ioc[0]
.sym 31093 w_ioc[1]
.sym 31095 w_fetch
.sym 31096 w_cs[1]
.sym 31097 w_load
.sym 31098 w_rx_data[5]
.sym 31103 w_ioc[4]
.sym 31104 w_ioc[0]
.sym 31105 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 31106 w_rx_data[6]
.sym 31110 i_button_SB_LUT4_I1_I0[2]
.sym 31111 i_config[3]$SB_IO_IN
.sym 31112 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 31113 io_ctrl_ins.o_pmod[6]
.sym 31114 w_rx_data[4]
.sym 31118 i_button_SB_LUT4_I1_I0[0]
.sym 31119 i_button_SB_LUT4_I1_I0[1]
.sym 31120 i_button_SB_LUT4_I1_I0[2]
.sym 31121 i_button_SB_LUT4_I1_I0[3]
.sym 31122 w_rx_data[0]
.sym 31126 w_rx_data[1]
.sym 31130 w_rx_data[2]
.sym 31134 i_button_SB_LUT4_I1_I0[0]
.sym 31135 io_ctrl_ins.pmod_dir_state[0]
.sym 31136 i_button_SB_LUT4_I1_I0[2]
.sym 31137 o_led0$SB_IO_OUT
.sym 31138 w_rx_data[3]
.sym 31142 w_rx_data[5]
.sym 31146 w_rx_data[2]
.sym 31150 w_rx_data[0]
.sym 31154 w_rx_data[4]
.sym 31158 w_rx_data[6]
.sym 31162 w_rx_data[1]
.sym 31171 io_ctrl_ins.rf_pin_state[5]
.sym 31172 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31173 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31174 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31175 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31176 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31177 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31178 io_ctrl_ins.rf_pin_state[3]
.sym 31179 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31180 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31181 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31183 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31184 io_ctrl_ins.rf_pin_state[6]
.sym 31185 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31186 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31187 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31188 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31189 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31190 io_ctrl_ins.o_pmod[4]
.sym 31191 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 31192 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31193 o_tr_vc1_b$SB_IO_OUT
.sym 31195 io_ctrl_ins.rf_pin_state[7]
.sym 31196 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31197 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31199 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31200 io_ctrl_ins.rf_pin_state[4]
.sym 31201 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31214 io_ctrl_ins.rf_pin_state[0]
.sym 31215 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31216 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31217 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31231 io_ctrl_ins.rf_pin_state[1]
.sym 31232 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31233 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31267 sys_ctrl_ins.reset_count[0]
.sym 31272 sys_ctrl_ins.reset_count[1]
.sym 31274 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 31276 sys_ctrl_ins.reset_count[2]
.sym 31277 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31278 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 31280 sys_ctrl_ins.reset_count[3]
.sym 31281 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 31282 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 31284 sys_ctrl_ins.reset_count[1]
.sym 31285 sys_ctrl_ins.reset_count[0]
.sym 31288 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 31289 sys_ctrl_ins.reset_cmd
.sym 31290 sys_ctrl_ins.reset_count[3]
.sym 31291 sys_ctrl_ins.reset_count[2]
.sym 31292 sys_ctrl_ins.reset_count[1]
.sym 31293 sys_ctrl_ins.reset_count[0]
.sym 31297 sys_ctrl_ins.reset_count[0]
.sym 31302 rx_24_fifo.wr_addr_gray_rd[5]
.sym 31314 rx_24_fifo.wr_addr_gray_rd[0]
.sym 31322 i_sck$SB_IO_IN
.sym 31331 spi_if_ins.spi.SCKr[2]
.sym 31332 spi_if_ins.spi.SCKr[1]
.sym 31333 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31334 rx_24_fifo.wr_addr_gray_rd[6]
.sym 31338 spi_if_ins.spi.SCKr[1]
.sym 31342 spi_if_ins.spi.SCKr[0]
.sym 31349 $PACKER_VCC_NET
.sym 31353 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 31358 rx_24_fifo.wr_addr_gray_rd[8]
.sym 31362 w_rx_24_fifo_pulled_data[13]
.sym 31363 w_rx_24_fifo_pulled_data[29]
.sym 31364 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31365 smi_ctrl_ins.int_cnt_24[4]
.sym 31369 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31370 w_rx_24_fifo_pulled_data[11]
.sym 31371 w_rx_24_fifo_pulled_data[27]
.sym 31372 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31373 smi_ctrl_ins.int_cnt_24[4]
.sym 31374 w_rx_24_fifo_pulled_data[10]
.sym 31375 w_rx_24_fifo_pulled_data[26]
.sym 31376 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31377 smi_ctrl_ins.int_cnt_24[4]
.sym 31378 w_rx_24_fifo_pulled_data[8]
.sym 31379 w_rx_24_fifo_pulled_data[24]
.sym 31380 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31381 smi_ctrl_ins.int_cnt_24[4]
.sym 31382 w_rx_24_fifo_pulled_data[12]
.sym 31383 w_rx_24_fifo_pulled_data[28]
.sym 31384 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31385 smi_ctrl_ins.int_cnt_24[4]
.sym 31386 w_rx_24_fifo_pulled_data[9]
.sym 31387 w_rx_24_fifo_pulled_data[25]
.sym 31388 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31389 smi_ctrl_ins.int_cnt_24[4]
.sym 31391 spi_if_ins.r_tx_byte[7]
.sym 31392 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31393 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31395 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31400 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31404 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31405 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31406 spi_if_ins.spi.r_tx_byte[3]
.sym 31407 spi_if_ins.spi.r_tx_byte[7]
.sym 31408 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31409 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31413 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31416 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31417 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31419 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31420 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 31421 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31422 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31423 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31424 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31425 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31427 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31428 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31429 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31434 spi_if_ins.spi.r2_rx_done
.sym 31438 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 31447 spi_if_ins.spi.r_tx_byte[0]
.sym 31448 spi_if_ins.spi.r_tx_byte[4]
.sym 31449 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31452 spi_if_ins.spi.r3_rx_done
.sym 31453 spi_if_ins.spi.r2_rx_done
.sym 31454 i_ss$SB_IO_IN
.sym 31455 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31456 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31457 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31458 spi_if_ins.r_tx_byte[0]
.sym 31466 spi_if_ins.r_tx_byte[4]
.sym 31470 spi_if_ins.r_tx_byte[3]
.sym 31490 spi_if_ins.spi.r_rx_byte[4]
.sym 31496 i_ss$SB_IO_IN
.sym 31497 spi_if_ins.r_tx_data_valid
.sym 31498 spi_if_ins.spi.r_rx_byte[1]
.sym 31502 spi_if_ins.spi.r_rx_byte[7]
.sym 31506 spi_if_ins.spi.r_rx_byte[5]
.sym 31514 spi_if_ins.spi.r_rx_byte[2]
.sym 31518 spi_if_ins.spi.r_rx_byte[3]
.sym 31534 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 31572 spi_if_ins.w_rx_data[5]
.sym 31573 spi_if_ins.w_rx_data[6]
.sym 31574 w_rx_data[7]
.sym 31578 i_button_SB_LUT4_I1_I0[2]
.sym 31579 i_button$SB_IO_IN
.sym 31580 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 31581 io_ctrl_ins.o_pmod[7]
.sym 31582 w_rx_data[3]
.sym 31586 i_button_SB_LUT4_I1_I0[0]
.sym 31587 io_ctrl_ins.pmod_dir_state[7]
.sym 31588 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31589 o_rx_h_tx_l$SB_IO_OUT
.sym 31596 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 31597 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 31601 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 31604 i_button_SB_LUT4_I1_I0[0]
.sym 31605 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 31606 w_rx_data[3]
.sym 31612 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 31613 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 31614 w_rx_data[7]
.sym 31619 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 31620 i_button_SB_LUT4_I1_I0[2]
.sym 31621 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 31622 w_rx_data[1]
.sym 31630 w_rx_data[0]
.sym 31634 i_button_SB_LUT4_I1_I0[0]
.sym 31635 io_ctrl_ins.pmod_dir_state[3]
.sym 31636 i_button_SB_LUT4_I1_I0[2]
.sym 31637 i_config[0]$SB_IO_IN
.sym 31638 i_button_SB_LUT4_I1_I0[2]
.sym 31639 i_config[2]$SB_IO_IN
.sym 31640 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31641 o_tr_vc1$SB_IO_OUT
.sym 31642 i_button_SB_LUT4_I1_I0[0]
.sym 31643 io_ctrl_ins.pmod_dir_state[6]
.sym 31644 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31645 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31648 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31649 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 31658 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[1]
.sym 31659 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31660 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31661 o_tr_vc2$SB_IO_OUT
.sym 31666 io_ctrl_ins.o_pmod[3]
.sym 31667 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I2[1]
.sym 31668 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 31669 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 31682 w_rx_data[7]
.sym 31824 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 31825 i_smi_soe_se$SB_IO_IN
.sym 31849 i_ss$SB_IO_IN
.sym 31877 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 31881 w_rx_24_fifo_data[12]
.sym 31886 w_rx_24_fifo_pulled_data[15]
.sym 31887 w_rx_24_fifo_pulled_data[31]
.sym 31888 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31889 smi_ctrl_ins.int_cnt_24[4]
.sym 31900 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31901 smi_ctrl_ins.int_cnt_24[4]
.sym 31902 w_rx_24_fifo_pulled_data[14]
.sym 31903 w_rx_24_fifo_pulled_data[30]
.sym 31904 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31905 smi_ctrl_ins.int_cnt_24[4]
.sym 31909 sys_ctrl_ins.reset_cmd
.sym 31930 $PACKER_VCC_NET
.sym 31956 smi_ctrl_ins.int_cnt_09[4]
.sym 31957 smi_ctrl_ins.int_cnt_09[3]
.sym 31985 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 31986 spi_if_ins.spi.r_rx_byte[6]
.sym 31998 spi_if_ins.spi.r_rx_byte[0]
.sym 32002 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 32006 i_mosi$SB_IO_IN
.sym 32014 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 32018 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 32022 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 32026 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 32032 i_ss$SB_IO_IN
.sym 32033 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 32047 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 32048 w_tx_data_io[7]
.sym 32049 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 32068 i_button_SB_LUT4_I1_O[0]
.sym 32069 i_button_SB_LUT4_I1_O[1]
.sym 32088 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 32089 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 32104 spi_if_ins.w_rx_data[6]
.sym 32105 spi_if_ins.w_rx_data[5]
.sym 32120 spi_if_ins.w_rx_data[5]
.sym 32121 spi_if_ins.w_rx_data[6]
.sym 32124 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 32125 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32128 spi_if_ins.w_rx_data[5]
.sym 32129 spi_if_ins.w_rx_data[6]
.sym 32160 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 32161 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 32450 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 32494 spi_if_ins.spi.r_rx_done
.sym 32514 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 32522 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 32526 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 32530 i_mosi$SB_IO_IN
.sym 32534 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 32538 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 32542 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 32549 i_glob_clock$SB_IO_IN
.sym 32553 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 32557 r_counter
