{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711281424157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711281424157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 24 14:57:04 2024 " "Processing started: Sun Mar 24 14:57:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711281424157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281424157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ComplexCPU -c ComplexCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ComplexCPU -c ComplexCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281424157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711281424477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711281424477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/dest_reg_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/dest_reg_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dest_reg_selector " "Found entity 1: dest_reg_selector" {  } { { "sv files/dest_reg_selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/dest_reg_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/flags_setter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/flags_setter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flags_setter " "Found entity 1: flags_setter" {  } { { "sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/flags_setter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/cu_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/cu_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU_logic " "Found entity 1: CU_logic" {  } { { "sv files/CU_logic.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/cu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/cu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU_decoder " "Found entity 1: CU_decoder" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/cu_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/cu_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU_counter " "Found entity 1: CU_counter" {  } { { "sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "sv files/ALU.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/systembus_muxn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/systembus_muxn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemBus_muxN " "Found entity 1: systemBus_muxN" {  } { { "sv files/systemBus_muxN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/systemBus_muxN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/operand_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/operand_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operand_MUX " "Found entity 1: operand_MUX" {  } { { "sv files/operand_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/operand_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/testrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/testrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testROM " "Found entity 1: testROM" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/testROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_RAM " "Found entity 1: M_RAM" {  } { { "sv files/M_RAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_MUX " "Found entity 1: M_MUX" {  } { { "sv files/M_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_mmr_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_mmr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_mmr_selector " "Found entity 1: M_mmr_selector" {  } { { "sv files/M_mmr_selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_mmr_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_mmr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_mmr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_mmr_MUX " "Found entity 1: M_mmr_MUX" {  } { { "sv files/M_mmr_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_mmr_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_mmr_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_mmr_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_mmr_DEMUX " "Found entity 1: M_mmr_DEMUX" {  } { { "sv files/M_mmr_DEMUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_mmr_DEMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_DEMUX " "Found entity 1: M_DEMUX" {  } { { "sv files/M_DEMUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_DEMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_addr_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_addr_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_addr_checker " "Found entity 1: M_addr_checker" {  } { { "sv files/M_addr_checker.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_addr_checker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/conc32.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/conc32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conc32 " "Found entity 1: conc32" {  } { { "sv files/conc32.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/conc32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/gpr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/gpr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_MUX " "Found entity 1: GPR_MUX" {  } { { "sv files/GPR_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/GPR_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/gpr_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/gpr_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_DEMUX " "Found entity 1: GPR_DEMUX" {  } { { "sv files/GPR_DEMUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/GPR_DEMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/cpu_regn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/cpu_regn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_regN " "Found entity 1: CPU_regN" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CPU_regN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr_selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpr_selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_selector " "Found entity 1: GPR_selector" {  } { { "GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/GPR_selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711281431862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431862 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testROM testROM.sv(8) " "Verilog HDL Parameter Declaration warning at testROM.sv(8): Parameter Declaration in module \"testROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/testROM.sv" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711281431872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711281431902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 216 400 568 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (12)" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711281431902 "|TopLevel|CPU_regN:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711281431902 "|TopLevel|CPU_regN:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_logic CU_logic:inst27 " "Elaborating entity \"CU_logic\" for hierarchy \"CU_logic:inst27\"" {  } { { "TopLevel.bdf" "inst27" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 1464 1040 1328 1800 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CPUstate CU_logic.sv(28) " "Verilog HDL or VHDL warning at CU_logic.sv(28): object \"CPUstate\" assigned a value but never read" {  } { { "sv files/CU_logic.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_logic.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711281431912 "|TopLevel|CU_logic:inst27"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CU_logic.sv(93) " "Verilog HDL Case Statement warning at CU_logic.sv(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sv files/CU_logic.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_logic.sv" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1711281431912 "|TopLevel|CU_logic:inst27"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CU_logic.sv(93) " "Verilog HDL Case Statement information at CU_logic.sv(93): all case item expressions in this case statement are onehot" {  } { { "sv files/CU_logic.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_logic.sv" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711281431912 "|TopLevel|CU_logic:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags_setter flags_setter:inst23 " "Elaborating entity \"flags_setter\" for hierarchy \"flags_setter:inst23\"" {  } { { "TopLevel.bdf" "inst23" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 1000 992 1168 1144 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction flags_setter.sv(15) " "Verilog HDL or VHDL warning at flags_setter.sv(15): object \"instruction\" assigned a value but never read" {  } { { "sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/flags_setter.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711281431912 "|TopLevel|flags_setter:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst6 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst6\"" {  } { { "TopLevel.bdf" "inst6" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 768 400 568 912 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431912 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711281431912 "|TopLevel|GPR_selector:inst|CPU_regN:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst19 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst19\"" {  } { { "TopLevel.bdf" "inst19" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 768 56 248 880 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_MUX operand_MUX:inst20 " "Elaborating entity \"operand_MUX\" for hierarchy \"operand_MUX:inst20\"" {  } { { "TopLevel.bdf" "inst20" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 712 -256 -56 824 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst13 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst13\"" {  } { { "TopLevel.bdf" "inst13" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 224 1432 1600 368 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (2)" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711281431912 "|TopLevel|CPU_regN:inst13"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711281431912 "|TopLevel|CPU_regN:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemBus_muxN systemBus_muxN:inst15 " "Elaborating entity \"systemBus_muxN\" for hierarchy \"systemBus_muxN:inst15\"" {  } { { "TopLevel.bdf" "inst15" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 488 1000 1192 696 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst4 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst4\"" {  } { { "TopLevel.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 584 400 568 728 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431912 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711281431922 "|TopLevel|CPU_regN:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR_selector GPR_selector:inst18 " "Elaborating entity \"GPR_selector\" for hierarchy \"GPR_selector:inst18\"" {  } { { "TopLevel.bdf" "inst18" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 1136 376 608 1296 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431922 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "sel2\[3..0\] sel " "Bus \"sel2\[3..0\]\" found using same base name as \"sel\", which might lead to a name conflict." {  } { { "GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/GPR_selector.bdf" { { 88 280 323 105 "sel2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1711281431922 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "sel " "Converted elements in bus name \"sel\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel\[3..0\] sel3..0 " "Converted element name(s) from \"sel\[3..0\]\" to \"sel3..0\"" {  } { { "GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/GPR_selector.bdf" { { 72 280 327 89 "sel\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1711281431922 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel\[3..0\] sel3..0 " "Converted element name(s) from \"sel\[3..0\]\" to \"sel3..0\"" {  } { { "GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/GPR_selector.bdf" { { 192 64 128 209 "sel\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1711281431922 ""}  } { { "GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/GPR_selector.bdf" { { 72 280 327 89 "sel\[3..0\]" "" } { 192 64 128 209 "sel\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1711281431922 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "sel2 " "Converted elements in bus name \"sel2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel2\[3..0\] sel23..0 " "Converted element name(s) from \"sel2\[3..0\]\" to \"sel23..0\"" {  } { { "GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/GPR_selector.bdf" { { 88 280 323 105 "sel2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1711281431922 ""}  } { { "GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/GPR_selector.bdf" { { 88 280 323 105 "sel2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1711281431922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR_MUX GPR_selector:inst18\|GPR_MUX:inst2 " "Elaborating entity \"GPR_MUX\" for hierarchy \"GPR_selector:inst18\|GPR_MUX:inst2\"" {  } { { "GPR_selector.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/GPR_selector.bdf" { { 176 856 1048 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR_DEMUX GPR_selector:inst18\|GPR_DEMUX:inst " "Elaborating entity \"GPR_DEMUX\" for hierarchy \"GPR_selector:inst18\|GPR_DEMUX:inst\"" {  } { { "GPR_selector.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/GPR_selector.bdf" { { 160 128 320 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conc32 GPR_selector:inst18\|conc32:inst1 " "Elaborating entity \"conc32\" for hierarchy \"GPR_selector:inst18\|conc32:inst1\"" {  } { { "GPR_selector.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/GPR_selector.bdf" { { 504 -16 200 584 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dest_reg_selector dest_reg_selector:inst59 " "Elaborating entity \"dest_reg_selector\" for hierarchy \"dest_reg_selector:inst59\"" {  } { { "TopLevel.bdf" "inst59" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 1168 -56 168 1312 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst11 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst11\"" {  } { { "TopLevel.bdf" "inst11" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 224 848 1016 368 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (16)" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711281431932 "|TopLevel|CPU_regN:inst11"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711281431932 "|TopLevel|CPU_regN:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_decoder CU_decoder:inst26 " "Elaborating entity \"CU_decoder\" for hierarchy \"CU_decoder:inst26\"" {  } { { "TopLevel.bdf" "inst26" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 1464 680 952 1544 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431932 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CU_decoder.sv(19) " "Verilog HDL Case Statement warning at CU_decoder.sv(19): incomplete case statement has no default case item" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[0\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[0\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[1\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[1\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[2\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[2\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[3\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[3\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[4\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[4\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[5\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[5\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[6\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[6\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[7\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[7\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[8\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[8\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[9\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[9\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[10\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[10\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[11\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[11\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[12\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[12\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[13\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[13\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[14\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[14\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[15\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[15\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[16\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[16\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[17\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[17\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[18\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[18\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[19\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[19\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[20\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[20\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[21\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[21\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[22\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[22\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[23\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[23\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[24\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[24\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[25\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[25\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[26\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[26\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[27\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[27\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[28\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[28\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[29\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[29\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[30\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[30\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[31\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[31\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[32\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[32\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[33\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[33\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[34\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[34\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[35\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[35\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[36\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[36\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[37\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[37\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[38\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[38\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[39\] CU_decoder.sv(17) " "Inferred latch for \"CPU_state\[39\]\" at CU_decoder.sv(17)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_decoder:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_counter CU_counter:inst25 " "Elaborating entity \"CU_counter\" for hierarchy \"CU_counter:inst25\"" {  } { { "TopLevel.bdf" "inst25" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 1464 384 616 1640 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_reg CU_counter.sv(14) " "Verilog HDL or VHDL warning at CU_counter.sv(14): object \"opcode_reg\" assigned a value but never read" {  } { { "sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_counter.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_counter:inst25"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CU_counter.sv(238) " "Verilog HDL assignment warning at CU_counter.sv(238): truncated value with size 32 to match size of target (6)" {  } { { "sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_counter.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_counter:inst25"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CU_counter.sv(115) " "Verilog HDL Case Statement information at CU_counter.sv(115): all case item expressions in this case statement are onehot" {  } { { "sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CU_counter.sv" 115 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CU_counter:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst8 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst8\"" {  } { { "TopLevel.bdf" "inst8" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 952 400 568 1096 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CPU_regN:inst8"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 "|TopLevel|CPU_regN:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:inst22 " "Elaborating entity \"Memory\" for hierarchy \"Memory:inst22\"" {  } { { "TopLevel.bdf" "inst22" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { -232 992 1256 120 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431942 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk_50 " "Pin \"clk_50\" not connected" {  } { { "Memory.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 272 536 704 288 "clk_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1711281431952 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "rst " "Pin \"rst\" not connected" {  } { { "Memory.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 288 536 704 304 "rst" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1711281431952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_MUX Memory:inst22\|M_MUX:inst5 " "Elaborating entity \"M_MUX\" for hierarchy \"Memory:inst22\|M_MUX:inst5\"" {  } { { "Memory.bdf" "inst5" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 520 3024 3232 632 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testROM Memory:inst22\|testROM:inst3 " "Elaborating entity \"testROM\" for hierarchy \"Memory:inst22\|testROM:inst3\"" {  } { { "Memory.bdf" "inst3" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 352 1944 2296 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431952 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 testROM.sv(269) " "Net \"rom.data_a\" at testROM.sv(269) has no driver or initial value, using a default initial value '0'" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/testROM.sv" 269 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711281431962 "|TopLevel|Memory:inst22|testROM:inst3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 testROM.sv(269) " "Net \"rom.waddr_a\" at testROM.sv(269) has no driver or initial value, using a default initial value '0'" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/testROM.sv" 269 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711281431962 "|TopLevel|Memory:inst22|testROM:inst3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 testROM.sv(269) " "Net \"rom.we_a\" at testROM.sv(269) has no driver or initial value, using a default initial value '0'" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/testROM.sv" 269 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711281431962 "|TopLevel|Memory:inst22|testROM:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_DEMUX Memory:inst22\|M_DEMUX:inst " "Elaborating entity \"M_DEMUX\" for hierarchy \"Memory:inst22\|M_DEMUX:inst\"" {  } { { "Memory.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 432 664 864 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_addr_checker Memory:inst22\|M_addr_checker:inst1 " "Elaborating entity \"M_addr_checker\" for hierarchy \"Memory:inst22\|M_addr_checker:inst1\"" {  } { { "Memory.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 592 664 856 704 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281431992 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state M_addr_checker.sv(15) " "Verilog HDL or VHDL warning at M_addr_checker.sv(15): object \"state\" assigned a value but never read" {  } { { "sv files/M_addr_checker.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_addr_checker.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711281432002 "|TopLevel|M_addr_checker:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_mmr_MUX Memory:inst22\|M_mmr_MUX:inst40 " "Elaborating entity \"M_mmr_MUX\" for hierarchy \"Memory:inst22\|M_mmr_MUX:inst40\"" {  } { { "Memory.bdf" "inst40" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 504 2272 2480 776 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281432012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_mmr_selector Memory:inst22\|M_mmr_selector:inst10 " "Elaborating entity \"M_mmr_selector\" for hierarchy \"Memory:inst22\|M_mmr_selector:inst10\"" {  } { { "Memory.bdf" "inst10" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 864 1896 2072 944 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281432022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 7 M_mmr_selector.sv(13) " "Verilog HDL assignment warning at M_mmr_selector.sv(13): truncated value with size 12 to match size of target (7)" {  } { { "sv files/M_mmr_selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_mmr_selector.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711281432042 "|TopLevel|M_mmr_selector:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_RAM Memory:inst22\|M_RAM:inst4 " "Elaborating entity \"M_RAM\" for hierarchy \"Memory:inst22\|M_RAM:inst4\"" {  } { { "Memory.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 1024 1896 2240 1136 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281432042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_mmr_DEMUX Memory:inst22\|M_mmr_DEMUX:inst38 " "Elaborating entity \"M_mmr_DEMUX\" for hierarchy \"Memory:inst22\|M_mmr_DEMUX:inst38\"" {  } { { "Memory.bdf" "inst38" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 504 1496 1704 776 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711281432052 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1711281432583 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711281432653 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 24 14:57:12 2024 " "Processing ended: Sun Mar 24 14:57:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711281432653 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711281432653 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711281432653 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281432653 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 25 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 25 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711281433263 ""}
