
Lab3_f1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002648  080001d0  080001d0  000011d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08002818  08002818  00003818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002870  08002870  00004074  2**0
                  CONTENTS
  4 .ARM          00000000  08002870  08002870  00004074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002870  08002870  00004074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002870  08002870  00003870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002874  08002874  00003874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08002878  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  20000074  080028ec  00004074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000016c  080028ec  0000416c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008d0a  00000000  00000000  0000409d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002196  00000000  00000000  0000cda7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab0  00000000  00000000  0000ef40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000810  00000000  00000000  0000f9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011e4d  00000000  00000000  00010200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f022  00000000  00000000  0002204d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00067782  00000000  00000000  0003106f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000987f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002938  00000000  00000000  00098834  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  0009b16c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002800 	.word	0x08002800

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	08002800 	.word	0x08002800

08000210 <Led7Seg_int>:
 *      Author: Admin
 */
#include "Led7Seg_Display.h"
////////////////            DISPLAY-7SEG             ////////////////

void Led7Seg_int(GPIO_7SEG_Config GPIO_Config[7]){
 8000210:	b480      	push	{r7}
 8000212:	b085      	sub	sp, #20
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 7; i++) {
 8000218:	2300      	movs	r3, #0
 800021a:	60fb      	str	r3, [r7, #12]
 800021c:	e00f      	b.n	800023e <Led7Seg_int+0x2e>
		Led_7Seg_Array[i] = GPIO_Config[i];
 800021e:	68fb      	ldr	r3, [r7, #12]
 8000220:	00db      	lsls	r3, r3, #3
 8000222:	687a      	ldr	r2, [r7, #4]
 8000224:	18d1      	adds	r1, r2, r3
 8000226:	4a0a      	ldr	r2, [pc, #40]	@ (8000250 <Led7Seg_int+0x40>)
 8000228:	68fb      	ldr	r3, [r7, #12]
 800022a:	00db      	lsls	r3, r3, #3
 800022c:	4413      	add	r3, r2
 800022e:	460a      	mov	r2, r1
 8000230:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000234:	e883 0003 	stmia.w	r3, {r0, r1}
	for (int i = 0; i < 7; i++) {
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	3301      	adds	r3, #1
 800023c:	60fb      	str	r3, [r7, #12]
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	2b06      	cmp	r3, #6
 8000242:	ddec      	ble.n	800021e <Led7Seg_int+0xe>
	}
}
 8000244:	bf00      	nop
 8000246:	bf00      	nop
 8000248:	3714      	adds	r7, #20
 800024a:	46bd      	mov	sp, r7
 800024c:	bc80      	pop	{r7}
 800024e:	4770      	bx	lr
 8000250:	2000000c 	.word	0x2000000c

08000254 <calculator_BCD_to_7SEG>:
// 4bit [3:0] -> [A:B]
uint8_t A, B, C, D;
// f(ABCD)
bool a, b, c, d, e, f, g;

void calculator_BCD_to_7SEG(int num){
 8000254:	b4b0      	push	{r4, r5, r7}
 8000256:	b08f      	sub	sp, #60	@ 0x3c
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
	uint8_t  buffer;
	unsigned int LED_4bit[] = {
 800025c:	4b9a      	ldr	r3, [pc, #616]	@ (80004c8 <calculator_BCD_to_7SEG+0x274>)
 800025e:	f107 040c 	add.w	r4, r7, #12
 8000262:	461d      	mov	r5, r3
 8000264:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000266:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000268:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800026a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800026c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000270:	e884 0003 	stmia.w	r4, {r0, r1}
		    0b0110, //  6
		    0b0111, //  7
		    0b1000, //  8
		    0b1001  //  9
		};
	buffer = LED_4bit[num];
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	009b      	lsls	r3, r3, #2
 8000278:	3338      	adds	r3, #56	@ 0x38
 800027a:	443b      	add	r3, r7
 800027c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8000280:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	// 4bit [3:0] -> [A:B]
	A = (buffer >> 3) & 1;
 8000284:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000288:	08db      	lsrs	r3, r3, #3
 800028a:	b2db      	uxtb	r3, r3
 800028c:	f003 0301 	and.w	r3, r3, #1
 8000290:	b2da      	uxtb	r2, r3
 8000292:	4b8e      	ldr	r3, [pc, #568]	@ (80004cc <calculator_BCD_to_7SEG+0x278>)
 8000294:	701a      	strb	r2, [r3, #0]
	B = (buffer >> 2) & 1;
 8000296:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800029a:	089b      	lsrs	r3, r3, #2
 800029c:	b2db      	uxtb	r3, r3
 800029e:	f003 0301 	and.w	r3, r3, #1
 80002a2:	b2da      	uxtb	r2, r3
 80002a4:	4b8a      	ldr	r3, [pc, #552]	@ (80004d0 <calculator_BCD_to_7SEG+0x27c>)
 80002a6:	701a      	strb	r2, [r3, #0]
	C = (buffer >> 1) & 1;
 80002a8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80002ac:	085b      	lsrs	r3, r3, #1
 80002ae:	b2db      	uxtb	r3, r3
 80002b0:	f003 0301 	and.w	r3, r3, #1
 80002b4:	b2da      	uxtb	r2, r3
 80002b6:	4b87      	ldr	r3, [pc, #540]	@ (80004d4 <calculator_BCD_to_7SEG+0x280>)
 80002b8:	701a      	strb	r2, [r3, #0]
	D = (buffer >> 0) & 1;
 80002ba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80002be:	f003 0301 	and.w	r3, r3, #1
 80002c2:	b2da      	uxtb	r2, r3
 80002c4:	4b84      	ldr	r3, [pc, #528]	@ (80004d8 <calculator_BCD_to_7SEG+0x284>)
 80002c6:	701a      	strb	r2, [r3, #0]

	// f(ABCD)
	a = ((!B)&(!D)) | C | (B&D) | A;
 80002c8:	4b81      	ldr	r3, [pc, #516]	@ (80004d0 <calculator_BCD_to_7SEG+0x27c>)
 80002ca:	781a      	ldrb	r2, [r3, #0]
 80002cc:	4b82      	ldr	r3, [pc, #520]	@ (80004d8 <calculator_BCD_to_7SEG+0x284>)
 80002ce:	781b      	ldrb	r3, [r3, #0]
 80002d0:	4313      	orrs	r3, r2
 80002d2:	b2db      	uxtb	r3, r3
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	bf0c      	ite	eq
 80002d8:	2301      	moveq	r3, #1
 80002da:	2300      	movne	r3, #0
 80002dc:	b2db      	uxtb	r3, r3
 80002de:	461a      	mov	r2, r3
 80002e0:	4b7c      	ldr	r3, [pc, #496]	@ (80004d4 <calculator_BCD_to_7SEG+0x280>)
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	4313      	orrs	r3, r2
 80002e6:	4a7a      	ldr	r2, [pc, #488]	@ (80004d0 <calculator_BCD_to_7SEG+0x27c>)
 80002e8:	7811      	ldrb	r1, [r2, #0]
 80002ea:	4a7b      	ldr	r2, [pc, #492]	@ (80004d8 <calculator_BCD_to_7SEG+0x284>)
 80002ec:	7812      	ldrb	r2, [r2, #0]
 80002ee:	400a      	ands	r2, r1
 80002f0:	b2d2      	uxtb	r2, r2
 80002f2:	4313      	orrs	r3, r2
 80002f4:	4a75      	ldr	r2, [pc, #468]	@ (80004cc <calculator_BCD_to_7SEG+0x278>)
 80002f6:	7812      	ldrb	r2, [r2, #0]
 80002f8:	4313      	orrs	r3, r2
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	bf14      	ite	ne
 80002fe:	2301      	movne	r3, #1
 8000300:	2300      	moveq	r3, #0
 8000302:	b2da      	uxtb	r2, r3
 8000304:	4b75      	ldr	r3, [pc, #468]	@ (80004dc <calculator_BCD_to_7SEG+0x288>)
 8000306:	701a      	strb	r2, [r3, #0]
	b = (!B) | ((!C)&(!D)) | (C&D);
 8000308:	4b71      	ldr	r3, [pc, #452]	@ (80004d0 <calculator_BCD_to_7SEG+0x27c>)
 800030a:	781b      	ldrb	r3, [r3, #0]
 800030c:	2b00      	cmp	r3, #0
 800030e:	bf0c      	ite	eq
 8000310:	2301      	moveq	r3, #1
 8000312:	2300      	movne	r3, #0
 8000314:	b2da      	uxtb	r2, r3
 8000316:	4b6f      	ldr	r3, [pc, #444]	@ (80004d4 <calculator_BCD_to_7SEG+0x280>)
 8000318:	7819      	ldrb	r1, [r3, #0]
 800031a:	4b6f      	ldr	r3, [pc, #444]	@ (80004d8 <calculator_BCD_to_7SEG+0x284>)
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	430b      	orrs	r3, r1
 8000320:	b2db      	uxtb	r3, r3
 8000322:	2b00      	cmp	r3, #0
 8000324:	bf0c      	ite	eq
 8000326:	2301      	moveq	r3, #1
 8000328:	2300      	movne	r3, #0
 800032a:	b2db      	uxtb	r3, r3
 800032c:	4313      	orrs	r3, r2
 800032e:	b2db      	uxtb	r3, r3
 8000330:	4619      	mov	r1, r3
 8000332:	4b68      	ldr	r3, [pc, #416]	@ (80004d4 <calculator_BCD_to_7SEG+0x280>)
 8000334:	781a      	ldrb	r2, [r3, #0]
 8000336:	4b68      	ldr	r3, [pc, #416]	@ (80004d8 <calculator_BCD_to_7SEG+0x284>)
 8000338:	781b      	ldrb	r3, [r3, #0]
 800033a:	4013      	ands	r3, r2
 800033c:	b2db      	uxtb	r3, r3
 800033e:	430b      	orrs	r3, r1
 8000340:	2b00      	cmp	r3, #0
 8000342:	bf14      	ite	ne
 8000344:	2301      	movne	r3, #1
 8000346:	2300      	moveq	r3, #0
 8000348:	b2da      	uxtb	r2, r3
 800034a:	4b65      	ldr	r3, [pc, #404]	@ (80004e0 <calculator_BCD_to_7SEG+0x28c>)
 800034c:	701a      	strb	r2, [r3, #0]
	c = (!C) | D | B;
 800034e:	4b61      	ldr	r3, [pc, #388]	@ (80004d4 <calculator_BCD_to_7SEG+0x280>)
 8000350:	781b      	ldrb	r3, [r3, #0]
 8000352:	2b00      	cmp	r3, #0
 8000354:	bf0c      	ite	eq
 8000356:	2301      	moveq	r3, #1
 8000358:	2300      	movne	r3, #0
 800035a:	b2db      	uxtb	r3, r3
 800035c:	461a      	mov	r2, r3
 800035e:	4b5e      	ldr	r3, [pc, #376]	@ (80004d8 <calculator_BCD_to_7SEG+0x284>)
 8000360:	781b      	ldrb	r3, [r3, #0]
 8000362:	4313      	orrs	r3, r2
 8000364:	4a5a      	ldr	r2, [pc, #360]	@ (80004d0 <calculator_BCD_to_7SEG+0x27c>)
 8000366:	7812      	ldrb	r2, [r2, #0]
 8000368:	4313      	orrs	r3, r2
 800036a:	2b00      	cmp	r3, #0
 800036c:	bf14      	ite	ne
 800036e:	2301      	movne	r3, #1
 8000370:	2300      	moveq	r3, #0
 8000372:	b2da      	uxtb	r2, r3
 8000374:	4b5b      	ldr	r3, [pc, #364]	@ (80004e4 <calculator_BCD_to_7SEG+0x290>)
 8000376:	701a      	strb	r2, [r3, #0]
	d = ((!B)&(!D)) | ((!B)&C) | ((B&!C)&D) | (C&(!D)) | A;
 8000378:	4b55      	ldr	r3, [pc, #340]	@ (80004d0 <calculator_BCD_to_7SEG+0x27c>)
 800037a:	781a      	ldrb	r2, [r3, #0]
 800037c:	4b56      	ldr	r3, [pc, #344]	@ (80004d8 <calculator_BCD_to_7SEG+0x284>)
 800037e:	781b      	ldrb	r3, [r3, #0]
 8000380:	4313      	orrs	r3, r2
 8000382:	b2db      	uxtb	r3, r3
 8000384:	2b00      	cmp	r3, #0
 8000386:	bf0c      	ite	eq
 8000388:	2301      	moveq	r3, #1
 800038a:	2300      	movne	r3, #0
 800038c:	b2db      	uxtb	r3, r3
 800038e:	461a      	mov	r2, r3
 8000390:	4b4f      	ldr	r3, [pc, #316]	@ (80004d0 <calculator_BCD_to_7SEG+0x27c>)
 8000392:	781b      	ldrb	r3, [r3, #0]
 8000394:	2b00      	cmp	r3, #0
 8000396:	bf0c      	ite	eq
 8000398:	2301      	moveq	r3, #1
 800039a:	2300      	movne	r3, #0
 800039c:	b2db      	uxtb	r3, r3
 800039e:	4619      	mov	r1, r3
 80003a0:	4b4c      	ldr	r3, [pc, #304]	@ (80004d4 <calculator_BCD_to_7SEG+0x280>)
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	400b      	ands	r3, r1
 80003a6:	431a      	orrs	r2, r3
 80003a8:	4b49      	ldr	r3, [pc, #292]	@ (80004d0 <calculator_BCD_to_7SEG+0x27c>)
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	4619      	mov	r1, r3
 80003ae:	4b49      	ldr	r3, [pc, #292]	@ (80004d4 <calculator_BCD_to_7SEG+0x280>)
 80003b0:	781b      	ldrb	r3, [r3, #0]
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	bf0c      	ite	eq
 80003b6:	2301      	moveq	r3, #1
 80003b8:	2300      	movne	r3, #0
 80003ba:	b2db      	uxtb	r3, r3
 80003bc:	400b      	ands	r3, r1
 80003be:	4946      	ldr	r1, [pc, #280]	@ (80004d8 <calculator_BCD_to_7SEG+0x284>)
 80003c0:	7809      	ldrb	r1, [r1, #0]
 80003c2:	400b      	ands	r3, r1
 80003c4:	431a      	orrs	r2, r3
 80003c6:	4b43      	ldr	r3, [pc, #268]	@ (80004d4 <calculator_BCD_to_7SEG+0x280>)
 80003c8:	781b      	ldrb	r3, [r3, #0]
 80003ca:	4619      	mov	r1, r3
 80003cc:	4b42      	ldr	r3, [pc, #264]	@ (80004d8 <calculator_BCD_to_7SEG+0x284>)
 80003ce:	781b      	ldrb	r3, [r3, #0]
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	bf0c      	ite	eq
 80003d4:	2301      	moveq	r3, #1
 80003d6:	2300      	movne	r3, #0
 80003d8:	b2db      	uxtb	r3, r3
 80003da:	400b      	ands	r3, r1
 80003dc:	4313      	orrs	r3, r2
 80003de:	4a3b      	ldr	r2, [pc, #236]	@ (80004cc <calculator_BCD_to_7SEG+0x278>)
 80003e0:	7812      	ldrb	r2, [r2, #0]
 80003e2:	4313      	orrs	r3, r2
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	bf14      	ite	ne
 80003e8:	2301      	movne	r3, #1
 80003ea:	2300      	moveq	r3, #0
 80003ec:	b2da      	uxtb	r2, r3
 80003ee:	4b3e      	ldr	r3, [pc, #248]	@ (80004e8 <calculator_BCD_to_7SEG+0x294>)
 80003f0:	701a      	strb	r2, [r3, #0]
	e = ((!B)&(!D)) | (C&(!D));
 80003f2:	4b37      	ldr	r3, [pc, #220]	@ (80004d0 <calculator_BCD_to_7SEG+0x27c>)
 80003f4:	781a      	ldrb	r2, [r3, #0]
 80003f6:	4b38      	ldr	r3, [pc, #224]	@ (80004d8 <calculator_BCD_to_7SEG+0x284>)
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	4313      	orrs	r3, r2
 80003fc:	b2db      	uxtb	r3, r3
 80003fe:	2b00      	cmp	r3, #0
 8000400:	bf0c      	ite	eq
 8000402:	2301      	moveq	r3, #1
 8000404:	2300      	movne	r3, #0
 8000406:	b2db      	uxtb	r3, r3
 8000408:	461a      	mov	r2, r3
 800040a:	4b32      	ldr	r3, [pc, #200]	@ (80004d4 <calculator_BCD_to_7SEG+0x280>)
 800040c:	781b      	ldrb	r3, [r3, #0]
 800040e:	4619      	mov	r1, r3
 8000410:	4b31      	ldr	r3, [pc, #196]	@ (80004d8 <calculator_BCD_to_7SEG+0x284>)
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	2b00      	cmp	r3, #0
 8000416:	bf0c      	ite	eq
 8000418:	2301      	moveq	r3, #1
 800041a:	2300      	movne	r3, #0
 800041c:	b2db      	uxtb	r3, r3
 800041e:	400b      	ands	r3, r1
 8000420:	4313      	orrs	r3, r2
 8000422:	2b00      	cmp	r3, #0
 8000424:	bf14      	ite	ne
 8000426:	2301      	movne	r3, #1
 8000428:	2300      	moveq	r3, #0
 800042a:	b2da      	uxtb	r2, r3
 800042c:	4b2f      	ldr	r3, [pc, #188]	@ (80004ec <calculator_BCD_to_7SEG+0x298>)
 800042e:	701a      	strb	r2, [r3, #0]
	f = ((!C)&(!D)) | (B&(!C)) | (B&(!D)) | A;
 8000430:	4b28      	ldr	r3, [pc, #160]	@ (80004d4 <calculator_BCD_to_7SEG+0x280>)
 8000432:	781a      	ldrb	r2, [r3, #0]
 8000434:	4b28      	ldr	r3, [pc, #160]	@ (80004d8 <calculator_BCD_to_7SEG+0x284>)
 8000436:	781b      	ldrb	r3, [r3, #0]
 8000438:	4313      	orrs	r3, r2
 800043a:	b2db      	uxtb	r3, r3
 800043c:	2b00      	cmp	r3, #0
 800043e:	bf0c      	ite	eq
 8000440:	2301      	moveq	r3, #1
 8000442:	2300      	movne	r3, #0
 8000444:	b2db      	uxtb	r3, r3
 8000446:	461a      	mov	r2, r3
 8000448:	4b21      	ldr	r3, [pc, #132]	@ (80004d0 <calculator_BCD_to_7SEG+0x27c>)
 800044a:	781b      	ldrb	r3, [r3, #0]
 800044c:	4619      	mov	r1, r3
 800044e:	4b21      	ldr	r3, [pc, #132]	@ (80004d4 <calculator_BCD_to_7SEG+0x280>)
 8000450:	781b      	ldrb	r3, [r3, #0]
 8000452:	2b00      	cmp	r3, #0
 8000454:	bf0c      	ite	eq
 8000456:	2301      	moveq	r3, #1
 8000458:	2300      	movne	r3, #0
 800045a:	b2db      	uxtb	r3, r3
 800045c:	400b      	ands	r3, r1
 800045e:	431a      	orrs	r2, r3
 8000460:	4b1b      	ldr	r3, [pc, #108]	@ (80004d0 <calculator_BCD_to_7SEG+0x27c>)
 8000462:	781b      	ldrb	r3, [r3, #0]
 8000464:	4619      	mov	r1, r3
 8000466:	4b1c      	ldr	r3, [pc, #112]	@ (80004d8 <calculator_BCD_to_7SEG+0x284>)
 8000468:	781b      	ldrb	r3, [r3, #0]
 800046a:	2b00      	cmp	r3, #0
 800046c:	bf0c      	ite	eq
 800046e:	2301      	moveq	r3, #1
 8000470:	2300      	movne	r3, #0
 8000472:	b2db      	uxtb	r3, r3
 8000474:	400b      	ands	r3, r1
 8000476:	4313      	orrs	r3, r2
 8000478:	4a14      	ldr	r2, [pc, #80]	@ (80004cc <calculator_BCD_to_7SEG+0x278>)
 800047a:	7812      	ldrb	r2, [r2, #0]
 800047c:	4313      	orrs	r3, r2
 800047e:	2b00      	cmp	r3, #0
 8000480:	bf14      	ite	ne
 8000482:	2301      	movne	r3, #1
 8000484:	2300      	moveq	r3, #0
 8000486:	b2da      	uxtb	r2, r3
 8000488:	4b19      	ldr	r3, [pc, #100]	@ (80004f0 <calculator_BCD_to_7SEG+0x29c>)
 800048a:	701a      	strb	r2, [r3, #0]
	g = ((!B)&C) | (B&(!C)) | A | (B&(!D));
 800048c:	4b10      	ldr	r3, [pc, #64]	@ (80004d0 <calculator_BCD_to_7SEG+0x27c>)
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	2b00      	cmp	r3, #0
 8000492:	bf0c      	ite	eq
 8000494:	2301      	moveq	r3, #1
 8000496:	2300      	movne	r3, #0
 8000498:	b2db      	uxtb	r3, r3
 800049a:	461a      	mov	r2, r3
 800049c:	4b0d      	ldr	r3, [pc, #52]	@ (80004d4 <calculator_BCD_to_7SEG+0x280>)
 800049e:	781b      	ldrb	r3, [r3, #0]
 80004a0:	401a      	ands	r2, r3
 80004a2:	4b0b      	ldr	r3, [pc, #44]	@ (80004d0 <calculator_BCD_to_7SEG+0x27c>)
 80004a4:	781b      	ldrb	r3, [r3, #0]
 80004a6:	4619      	mov	r1, r3
 80004a8:	4b0a      	ldr	r3, [pc, #40]	@ (80004d4 <calculator_BCD_to_7SEG+0x280>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	bf0c      	ite	eq
 80004b0:	2301      	moveq	r3, #1
 80004b2:	2300      	movne	r3, #0
 80004b4:	b2db      	uxtb	r3, r3
 80004b6:	400b      	ands	r3, r1
 80004b8:	4313      	orrs	r3, r2
 80004ba:	4a04      	ldr	r2, [pc, #16]	@ (80004cc <calculator_BCD_to_7SEG+0x278>)
 80004bc:	7812      	ldrb	r2, [r2, #0]
 80004be:	431a      	orrs	r2, r3
 80004c0:	4b03      	ldr	r3, [pc, #12]	@ (80004d0 <calculator_BCD_to_7SEG+0x27c>)
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	4619      	mov	r1, r3
 80004c6:	e015      	b.n	80004f4 <calculator_BCD_to_7SEG+0x2a0>
 80004c8:	08002818 	.word	0x08002818
 80004cc:	20000090 	.word	0x20000090
 80004d0:	20000091 	.word	0x20000091
 80004d4:	20000092 	.word	0x20000092
 80004d8:	20000093 	.word	0x20000093
 80004dc:	20000094 	.word	0x20000094
 80004e0:	20000095 	.word	0x20000095
 80004e4:	20000096 	.word	0x20000096
 80004e8:	20000097 	.word	0x20000097
 80004ec:	20000098 	.word	0x20000098
 80004f0:	20000099 	.word	0x20000099
 80004f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000520 <calculator_BCD_to_7SEG+0x2cc>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	bf0c      	ite	eq
 80004fc:	2301      	moveq	r3, #1
 80004fe:	2300      	movne	r3, #0
 8000500:	b2db      	uxtb	r3, r3
 8000502:	400b      	ands	r3, r1
 8000504:	4313      	orrs	r3, r2
 8000506:	2b00      	cmp	r3, #0
 8000508:	bf14      	ite	ne
 800050a:	2301      	movne	r3, #1
 800050c:	2300      	moveq	r3, #0
 800050e:	b2da      	uxtb	r2, r3
 8000510:	4b04      	ldr	r3, [pc, #16]	@ (8000524 <calculator_BCD_to_7SEG+0x2d0>)
 8000512:	701a      	strb	r2, [r3, #0]

}
 8000514:	bf00      	nop
 8000516:	373c      	adds	r7, #60	@ 0x3c
 8000518:	46bd      	mov	sp, r7
 800051a:	bcb0      	pop	{r4, r5, r7}
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop
 8000520:	20000093 	.word	0x20000093
 8000524:	2000009a 	.word	0x2000009a

08000528 <display7SEG>:



void display7SEG(int num){
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
	calculator_BCD_to_7SEG(num);
 8000530:	6878      	ldr	r0, [r7, #4]
 8000532:	f7ff fe8f 	bl	8000254 <calculator_BCD_to_7SEG>
    HAL_GPIO_WritePin(Led_7Seg_Array[0].Port, Led_7Seg_Array[0].Pin, !a);
 8000536:	4b2c      	ldr	r3, [pc, #176]	@ (80005e8 <display7SEG+0xc0>)
 8000538:	6818      	ldr	r0, [r3, #0]
 800053a:	4b2b      	ldr	r3, [pc, #172]	@ (80005e8 <display7SEG+0xc0>)
 800053c:	8899      	ldrh	r1, [r3, #4]
 800053e:	4b2b      	ldr	r3, [pc, #172]	@ (80005ec <display7SEG+0xc4>)
 8000540:	781b      	ldrb	r3, [r3, #0]
 8000542:	f083 0301 	eor.w	r3, r3, #1
 8000546:	b2db      	uxtb	r3, r3
 8000548:	461a      	mov	r2, r3
 800054a:	f001 f94a 	bl	80017e2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Led_7Seg_Array[1].Port, Led_7Seg_Array[1].Pin, !b);
 800054e:	4b26      	ldr	r3, [pc, #152]	@ (80005e8 <display7SEG+0xc0>)
 8000550:	6898      	ldr	r0, [r3, #8]
 8000552:	4b25      	ldr	r3, [pc, #148]	@ (80005e8 <display7SEG+0xc0>)
 8000554:	8999      	ldrh	r1, [r3, #12]
 8000556:	4b26      	ldr	r3, [pc, #152]	@ (80005f0 <display7SEG+0xc8>)
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	f083 0301 	eor.w	r3, r3, #1
 800055e:	b2db      	uxtb	r3, r3
 8000560:	461a      	mov	r2, r3
 8000562:	f001 f93e 	bl	80017e2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Led_7Seg_Array[2].Port, Led_7Seg_Array[2].Pin, !c);
 8000566:	4b20      	ldr	r3, [pc, #128]	@ (80005e8 <display7SEG+0xc0>)
 8000568:	6918      	ldr	r0, [r3, #16]
 800056a:	4b1f      	ldr	r3, [pc, #124]	@ (80005e8 <display7SEG+0xc0>)
 800056c:	8a99      	ldrh	r1, [r3, #20]
 800056e:	4b21      	ldr	r3, [pc, #132]	@ (80005f4 <display7SEG+0xcc>)
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	f083 0301 	eor.w	r3, r3, #1
 8000576:	b2db      	uxtb	r3, r3
 8000578:	461a      	mov	r2, r3
 800057a:	f001 f932 	bl	80017e2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Led_7Seg_Array[3].Port, Led_7Seg_Array[3].Pin, !d);
 800057e:	4b1a      	ldr	r3, [pc, #104]	@ (80005e8 <display7SEG+0xc0>)
 8000580:	6998      	ldr	r0, [r3, #24]
 8000582:	4b19      	ldr	r3, [pc, #100]	@ (80005e8 <display7SEG+0xc0>)
 8000584:	8b99      	ldrh	r1, [r3, #28]
 8000586:	4b1c      	ldr	r3, [pc, #112]	@ (80005f8 <display7SEG+0xd0>)
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	f083 0301 	eor.w	r3, r3, #1
 800058e:	b2db      	uxtb	r3, r3
 8000590:	461a      	mov	r2, r3
 8000592:	f001 f926 	bl	80017e2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Led_7Seg_Array[4].Port, Led_7Seg_Array[4].Pin, !e);
 8000596:	4b14      	ldr	r3, [pc, #80]	@ (80005e8 <display7SEG+0xc0>)
 8000598:	6a18      	ldr	r0, [r3, #32]
 800059a:	4b13      	ldr	r3, [pc, #76]	@ (80005e8 <display7SEG+0xc0>)
 800059c:	8c99      	ldrh	r1, [r3, #36]	@ 0x24
 800059e:	4b17      	ldr	r3, [pc, #92]	@ (80005fc <display7SEG+0xd4>)
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	f083 0301 	eor.w	r3, r3, #1
 80005a6:	b2db      	uxtb	r3, r3
 80005a8:	461a      	mov	r2, r3
 80005aa:	f001 f91a 	bl	80017e2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Led_7Seg_Array[5].Port, Led_7Seg_Array[5].Pin, !f);
 80005ae:	4b0e      	ldr	r3, [pc, #56]	@ (80005e8 <display7SEG+0xc0>)
 80005b0:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80005b2:	4b0d      	ldr	r3, [pc, #52]	@ (80005e8 <display7SEG+0xc0>)
 80005b4:	8d99      	ldrh	r1, [r3, #44]	@ 0x2c
 80005b6:	4b12      	ldr	r3, [pc, #72]	@ (8000600 <display7SEG+0xd8>)
 80005b8:	781b      	ldrb	r3, [r3, #0]
 80005ba:	f083 0301 	eor.w	r3, r3, #1
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	461a      	mov	r2, r3
 80005c2:	f001 f90e 	bl	80017e2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Led_7Seg_Array[6].Port, Led_7Seg_Array[6].Pin, !g);
 80005c6:	4b08      	ldr	r3, [pc, #32]	@ (80005e8 <display7SEG+0xc0>)
 80005c8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80005ca:	4b07      	ldr	r3, [pc, #28]	@ (80005e8 <display7SEG+0xc0>)
 80005cc:	8e99      	ldrh	r1, [r3, #52]	@ 0x34
 80005ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000604 <display7SEG+0xdc>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	f083 0301 	eor.w	r3, r3, #1
 80005d6:	b2db      	uxtb	r3, r3
 80005d8:	461a      	mov	r2, r3
 80005da:	f001 f902 	bl	80017e2 <HAL_GPIO_WritePin>
}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	2000000c 	.word	0x2000000c
 80005ec:	20000094 	.word	0x20000094
 80005f0:	20000095 	.word	0x20000095
 80005f4:	20000096 	.word	0x20000096
 80005f8:	20000097 	.word	0x20000097
 80005fc:	20000098 	.word	0x20000098
 8000600:	20000099 	.word	0x20000099
 8000604:	2000009a 	.word	0x2000009a

08000608 <init_button>:
uint16_t TimeOutForKeyPress[MAX_BUTTON];
uint16_t button_pressed[MAX_BUTTON] = {0};
uint16_t button_long_pressed[MAX_BUTTON] = {0};
uint16_t button_flag[MAX_BUTTON] = {0};

void init_button(){
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_BUTTON; i++) {
 800060e:	2300      	movs	r3, #0
 8000610:	607b      	str	r3, [r7, #4]
 8000612:	e018      	b.n	8000646 <init_button+0x3e>
        for (int j = 0; j < 4; j++) {
 8000614:	2300      	movs	r3, #0
 8000616:	603b      	str	r3, [r7, #0]
 8000618:	e00a      	b.n	8000630 <init_button+0x28>
            KeyReg[i][j] = NORMAL_STATE;
 800061a:	490f      	ldr	r1, [pc, #60]	@ (8000658 <init_button+0x50>)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	009a      	lsls	r2, r3, #2
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	4413      	add	r3, r2
 8000624:	2201      	movs	r2, #1
 8000626:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        for (int j = 0; j < 4; j++) {
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	3301      	adds	r3, #1
 800062e:	603b      	str	r3, [r7, #0]
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	2b03      	cmp	r3, #3
 8000634:	ddf1      	ble.n	800061a <init_button+0x12>
        }
        TimeOutForKeyPress[i] = TIME_OUT;
 8000636:	4a09      	ldr	r2, [pc, #36]	@ (800065c <init_button+0x54>)
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	21c8      	movs	r1, #200	@ 0xc8
 800063c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < MAX_BUTTON; i++) {
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	3301      	adds	r3, #1
 8000644:	607b      	str	r3, [r7, #4]
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2b02      	cmp	r3, #2
 800064a:	dde3      	ble.n	8000614 <init_button+0xc>
    }
}
 800064c:	bf00      	nop
 800064e:	bf00      	nop
 8000650:	370c      	adds	r7, #12
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr
 8000658:	2000009c 	.word	0x2000009c
 800065c:	200000b4 	.word	0x200000b4

08000660 <init_gpi_button>:
void init_gpi_button(int i) {
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
    switch (i) {
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b02      	cmp	r3, #2
 800066c:	d01f      	beq.n	80006ae <init_gpi_button+0x4e>
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	2b02      	cmp	r3, #2
 8000672:	dc27      	bgt.n	80006c4 <init_gpi_button+0x64>
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d003      	beq.n	8000682 <init_gpi_button+0x22>
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	2b01      	cmp	r3, #1
 800067e:	d00b      	beq.n	8000698 <init_gpi_button+0x38>
        case 2:
            KeyReg[i][0] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
            break;
        // Thêm các nút khác nếu có
        default:
            break;
 8000680:	e020      	b.n	80006c4 <init_gpi_button+0x64>
            KeyReg[i][0] = HAL_GPIO_ReadPin(BUTTON_0_GPIO_Port, BUTTON_0_Pin);
 8000682:	2101      	movs	r1, #1
 8000684:	4812      	ldr	r0, [pc, #72]	@ (80006d0 <init_gpi_button+0x70>)
 8000686:	f001 f895 	bl	80017b4 <HAL_GPIO_ReadPin>
 800068a:	4603      	mov	r3, r0
 800068c:	4619      	mov	r1, r3
 800068e:	4a11      	ldr	r2, [pc, #68]	@ (80006d4 <init_gpi_button+0x74>)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
            break;
 8000696:	e016      	b.n	80006c6 <init_gpi_button+0x66>
            KeyReg[i][0] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 8000698:	2102      	movs	r1, #2
 800069a:	480d      	ldr	r0, [pc, #52]	@ (80006d0 <init_gpi_button+0x70>)
 800069c:	f001 f88a 	bl	80017b4 <HAL_GPIO_ReadPin>
 80006a0:	4603      	mov	r3, r0
 80006a2:	4619      	mov	r1, r3
 80006a4:	4a0b      	ldr	r2, [pc, #44]	@ (80006d4 <init_gpi_button+0x74>)
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
            break;
 80006ac:	e00b      	b.n	80006c6 <init_gpi_button+0x66>
            KeyReg[i][0] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 80006ae:	2104      	movs	r1, #4
 80006b0:	4807      	ldr	r0, [pc, #28]	@ (80006d0 <init_gpi_button+0x70>)
 80006b2:	f001 f87f 	bl	80017b4 <HAL_GPIO_ReadPin>
 80006b6:	4603      	mov	r3, r0
 80006b8:	4619      	mov	r1, r3
 80006ba:	4a06      	ldr	r2, [pc, #24]	@ (80006d4 <init_gpi_button+0x74>)
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
            break;
 80006c2:	e000      	b.n	80006c6 <init_gpi_button+0x66>
            break;
 80006c4:	bf00      	nop
    }
}
 80006c6:	bf00      	nop
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	40010c00 	.word	0x40010c00
 80006d4:	2000009c 	.word	0x2000009c

080006d8 <getKeyInput>:
//
//}



void getKeyInput() {
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_BUTTON; i++) {
 80006de:	2300      	movs	r3, #0
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	e017      	b.n	8000714 <getKeyInput+0x3c>
        KeyReg[i][2] = KeyReg[i][1];
 80006e4:	4a46      	ldr	r2, [pc, #280]	@ (8000800 <getKeyInput+0x128>)
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	00db      	lsls	r3, r3, #3
 80006ea:	4413      	add	r3, r2
 80006ec:	8859      	ldrh	r1, [r3, #2]
 80006ee:	4a44      	ldr	r2, [pc, #272]	@ (8000800 <getKeyInput+0x128>)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	00db      	lsls	r3, r3, #3
 80006f4:	4413      	add	r3, r2
 80006f6:	460a      	mov	r2, r1
 80006f8:	809a      	strh	r2, [r3, #4]
        KeyReg[i][1] = KeyReg[i][0];
 80006fa:	4a41      	ldr	r2, [pc, #260]	@ (8000800 <getKeyInput+0x128>)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	f832 1033 	ldrh.w	r1, [r2, r3, lsl #3]
 8000702:	4a3f      	ldr	r2, [pc, #252]	@ (8000800 <getKeyInput+0x128>)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	00db      	lsls	r3, r3, #3
 8000708:	4413      	add	r3, r2
 800070a:	460a      	mov	r2, r1
 800070c:	805a      	strh	r2, [r3, #2]
    for (int i = 0; i < MAX_BUTTON; i++) {
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	3301      	adds	r3, #1
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	2b02      	cmp	r3, #2
 8000718:	dde4      	ble.n	80006e4 <getKeyInput+0xc>
    }
    // Cập nhật trạng thái từ nút nhấn cho từng nút
    for (int i = 0; i < MAX_BUTTON; i++) {
 800071a:	2300      	movs	r3, #0
 800071c:	603b      	str	r3, [r7, #0]
 800071e:	e066      	b.n	80007ee <getKeyInput+0x116>
        init_gpi_button(i);
 8000720:	6838      	ldr	r0, [r7, #0]
 8000722:	f7ff ff9d 	bl	8000660 <init_gpi_button>
        // Kiểm tra trạng thái debounce
        if ((KeyReg[i][1] == KeyReg[i][0]) && (KeyReg[i][1] == KeyReg[i][2])) {
 8000726:	4a36      	ldr	r2, [pc, #216]	@ (8000800 <getKeyInput+0x128>)
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	00db      	lsls	r3, r3, #3
 800072c:	4413      	add	r3, r2
 800072e:	885a      	ldrh	r2, [r3, #2]
 8000730:	4933      	ldr	r1, [pc, #204]	@ (8000800 <getKeyInput+0x128>)
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 8000738:	429a      	cmp	r2, r3
 800073a:	d155      	bne.n	80007e8 <getKeyInput+0x110>
 800073c:	4a30      	ldr	r2, [pc, #192]	@ (8000800 <getKeyInput+0x128>)
 800073e:	683b      	ldr	r3, [r7, #0]
 8000740:	00db      	lsls	r3, r3, #3
 8000742:	4413      	add	r3, r2
 8000744:	885a      	ldrh	r2, [r3, #2]
 8000746:	492e      	ldr	r1, [pc, #184]	@ (8000800 <getKeyInput+0x128>)
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	00db      	lsls	r3, r3, #3
 800074c:	440b      	add	r3, r1
 800074e:	889b      	ldrh	r3, [r3, #4]
 8000750:	429a      	cmp	r2, r3
 8000752:	d149      	bne.n	80007e8 <getKeyInput+0x110>
            if (KeyReg[i][2] != KeyReg[i][3]) {
 8000754:	4a2a      	ldr	r2, [pc, #168]	@ (8000800 <getKeyInput+0x128>)
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	00db      	lsls	r3, r3, #3
 800075a:	4413      	add	r3, r2
 800075c:	889a      	ldrh	r2, [r3, #4]
 800075e:	4928      	ldr	r1, [pc, #160]	@ (8000800 <getKeyInput+0x128>)
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	00db      	lsls	r3, r3, #3
 8000764:	440b      	add	r3, r1
 8000766:	88db      	ldrh	r3, [r3, #6]
 8000768:	429a      	cmp	r2, r3
 800076a:	d01c      	beq.n	80007a6 <getKeyInput+0xce>
                KeyReg[i][3] = KeyReg[i][2];
 800076c:	4a24      	ldr	r2, [pc, #144]	@ (8000800 <getKeyInput+0x128>)
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	00db      	lsls	r3, r3, #3
 8000772:	4413      	add	r3, r2
 8000774:	8899      	ldrh	r1, [r3, #4]
 8000776:	4a22      	ldr	r2, [pc, #136]	@ (8000800 <getKeyInput+0x128>)
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	00db      	lsls	r3, r3, #3
 800077c:	4413      	add	r3, r2
 800077e:	460a      	mov	r2, r1
 8000780:	80da      	strh	r2, [r3, #6]
                if (KeyReg[i][3] == PRESSED_STATE) {
 8000782:	4a1f      	ldr	r2, [pc, #124]	@ (8000800 <getKeyInput+0x128>)
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	00db      	lsls	r3, r3, #3
 8000788:	4413      	add	r3, r2
 800078a:	88db      	ldrh	r3, [r3, #6]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d12b      	bne.n	80007e8 <getKeyInput+0x110>
                    TimeOutForKeyPress[i] = TIME_OUT;
 8000790:	4a1c      	ldr	r2, [pc, #112]	@ (8000804 <getKeyInput+0x12c>)
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	21c8      	movs	r1, #200	@ 0xc8
 8000796:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    button_flag[i] = 1;
 800079a:	4a1b      	ldr	r2, [pc, #108]	@ (8000808 <getKeyInput+0x130>)
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	2101      	movs	r1, #1
 80007a0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80007a4:	e020      	b.n	80007e8 <getKeyInput+0x110>
                }
            } else {
                // Giảm TimeOutForKeyPress và kiểm tra nhấn giữ
                TimeOutForKeyPress[i]--;
 80007a6:	4a17      	ldr	r2, [pc, #92]	@ (8000804 <getKeyInput+0x12c>)
 80007a8:	683b      	ldr	r3, [r7, #0]
 80007aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007ae:	3b01      	subs	r3, #1
 80007b0:	b299      	uxth	r1, r3
 80007b2:	4a14      	ldr	r2, [pc, #80]	@ (8000804 <getKeyInput+0x12c>)
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                if (TimeOutForKeyPress[i] == 0) {
 80007ba:	4a12      	ldr	r2, [pc, #72]	@ (8000804 <getKeyInput+0x12c>)
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d110      	bne.n	80007e8 <getKeyInput+0x110>
                    TimeOutForKeyPress[i] = TIME_OUT;
 80007c6:	4a0f      	ldr	r2, [pc, #60]	@ (8000804 <getKeyInput+0x12c>)
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	21c8      	movs	r1, #200	@ 0xc8
 80007cc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    if (KeyReg[i][3] == PRESSED_STATE) {
 80007d0:	4a0b      	ldr	r2, [pc, #44]	@ (8000800 <getKeyInput+0x128>)
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	00db      	lsls	r3, r3, #3
 80007d6:	4413      	add	r3, r2
 80007d8:	88db      	ldrh	r3, [r3, #6]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d104      	bne.n	80007e8 <getKeyInput+0x110>
                        button_long_pressed[i] = 1;
 80007de:	4a0b      	ldr	r2, [pc, #44]	@ (800080c <getKeyInput+0x134>)
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	2101      	movs	r1, #1
 80007e4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < MAX_BUTTON; i++) {
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	3301      	adds	r3, #1
 80007ec:	603b      	str	r3, [r7, #0]
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	2b02      	cmp	r3, #2
 80007f2:	dd95      	ble.n	8000720 <getKeyInput+0x48>
                    }
                }
            }
        }
    }
}
 80007f4:	bf00      	nop
 80007f6:	bf00      	nop
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	2000009c 	.word	0x2000009c
 8000804:	200000b4 	.word	0x200000b4
 8000808:	200000c4 	.word	0x200000c4
 800080c:	200000bc 	.word	0x200000bc

08000810 <fsm_automatic>:

/////////////////////////////////////////TRAFFIC_LIGHT////////////////////////////////////////////////////
//// 4 way traffic light
typedef enum {state_0, state_1, state_2, state_3} state;
state pre_state = state_0;
void fsm_automatic(){
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
	//7segment display

	//count_down();
	switch (pre_state) {
 8000814:	4b6a      	ldr	r3, [pc, #424]	@ (80009c0 <fsm_automatic+0x1b0>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	2b03      	cmp	r3, #3
 800081a:	f200 80c3 	bhi.w	80009a4 <fsm_automatic+0x194>
 800081e:	a201      	add	r2, pc, #4	@ (adr r2, 8000824 <fsm_automatic+0x14>)
 8000820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000824:	08000835 	.word	0x08000835
 8000828:	08000897 	.word	0x08000897
 800082c:	080008f9 	.word	0x080008f9
 8000830:	0800094d 	.word	0x0800094d
		case state_0:
			//traffic
			decoder_Led(0);
 8000834:	2000      	movs	r0, #0
 8000836:	f000 fb1d 	bl	8000e74 <decoder_Led>

			if(flag_timer[1]){
 800083a:	4b62      	ldr	r3, [pc, #392]	@ (80009c4 <fsm_automatic+0x1b4>)
 800083c:	885b      	ldrh	r3, [r3, #2]
 800083e:	2b00      	cmp	r3, #0
 8000840:	f000 80b2 	beq.w	80009a8 <fsm_automatic+0x198>

				value_7seg_red_01--;
 8000844:	4b60      	ldr	r3, [pc, #384]	@ (80009c8 <fsm_automatic+0x1b8>)
 8000846:	881b      	ldrh	r3, [r3, #0]
 8000848:	3b01      	subs	r3, #1
 800084a:	b29a      	uxth	r2, r3
 800084c:	4b5e      	ldr	r3, [pc, #376]	@ (80009c8 <fsm_automatic+0x1b8>)
 800084e:	801a      	strh	r2, [r3, #0]
				value_7seg_red_0--;
 8000850:	4b5e      	ldr	r3, [pc, #376]	@ (80009cc <fsm_automatic+0x1bc>)
 8000852:	881b      	ldrh	r3, [r3, #0]
 8000854:	3b01      	subs	r3, #1
 8000856:	b29a      	uxth	r2, r3
 8000858:	4b5c      	ldr	r3, [pc, #368]	@ (80009cc <fsm_automatic+0x1bc>)
 800085a:	801a      	strh	r2, [r3, #0]

				if(value_7seg_red_01 < 1){
 800085c:	4b5a      	ldr	r3, [pc, #360]	@ (80009c8 <fsm_automatic+0x1b8>)
 800085e:	881b      	ldrh	r3, [r3, #0]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d10b      	bne.n	800087c <fsm_automatic+0x6c>
					pre_state = state_1;
 8000864:	4b56      	ldr	r3, [pc, #344]	@ (80009c0 <fsm_automatic+0x1b0>)
 8000866:	2201      	movs	r2, #1
 8000868:	701a      	strb	r2, [r3, #0]
					updateClockBuffer(value_7seg_yellow_0, value_7seg_yellow_0);
 800086a:	4b59      	ldr	r3, [pc, #356]	@ (80009d0 <fsm_automatic+0x1c0>)
 800086c:	881b      	ldrh	r3, [r3, #0]
 800086e:	461a      	mov	r2, r3
 8000870:	4b57      	ldr	r3, [pc, #348]	@ (80009d0 <fsm_automatic+0x1c0>)
 8000872:	881b      	ldrh	r3, [r3, #0]
 8000874:	4619      	mov	r1, r3
 8000876:	4610      	mov	r0, r2
 8000878:	f000 fbc4 	bl	8001004 <updateClockBuffer>

				}
				updateClockBuffer(value_7seg_red_0, value_7seg_red_0);
 800087c:	4b53      	ldr	r3, [pc, #332]	@ (80009cc <fsm_automatic+0x1bc>)
 800087e:	881b      	ldrh	r3, [r3, #0]
 8000880:	461a      	mov	r2, r3
 8000882:	4b52      	ldr	r3, [pc, #328]	@ (80009cc <fsm_automatic+0x1bc>)
 8000884:	881b      	ldrh	r3, [r3, #0]
 8000886:	4619      	mov	r1, r3
 8000888:	4610      	mov	r0, r2
 800088a:	f000 fbbb 	bl	8001004 <updateClockBuffer>
				flag_timer[1] = 0;
 800088e:	4b4d      	ldr	r3, [pc, #308]	@ (80009c4 <fsm_automatic+0x1b4>)
 8000890:	2200      	movs	r2, #0
 8000892:	805a      	strh	r2, [r3, #2]
			}


			break;
 8000894:	e088      	b.n	80009a8 <fsm_automatic+0x198>

		case state_1:
			//traffic
			decoder_Led(1);
 8000896:	2001      	movs	r0, #1
 8000898:	f000 faec 	bl	8000e74 <decoder_Led>
			if(flag_timer[1]){
 800089c:	4b49      	ldr	r3, [pc, #292]	@ (80009c4 <fsm_automatic+0x1b4>)
 800089e:	885b      	ldrh	r3, [r3, #2]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	f000 8083 	beq.w	80009ac <fsm_automatic+0x19c>

				value_7seg_red_02--;
 80008a6:	4b4b      	ldr	r3, [pc, #300]	@ (80009d4 <fsm_automatic+0x1c4>)
 80008a8:	881b      	ldrh	r3, [r3, #0]
 80008aa:	3b01      	subs	r3, #1
 80008ac:	b29a      	uxth	r2, r3
 80008ae:	4b49      	ldr	r3, [pc, #292]	@ (80009d4 <fsm_automatic+0x1c4>)
 80008b0:	801a      	strh	r2, [r3, #0]
				value_7seg_red_0--;
 80008b2:	4b46      	ldr	r3, [pc, #280]	@ (80009cc <fsm_automatic+0x1bc>)
 80008b4:	881b      	ldrh	r3, [r3, #0]
 80008b6:	3b01      	subs	r3, #1
 80008b8:	b29a      	uxth	r2, r3
 80008ba:	4b44      	ldr	r3, [pc, #272]	@ (80009cc <fsm_automatic+0x1bc>)
 80008bc:	801a      	strh	r2, [r3, #0]

				if(value_7seg_red_02 < 1){
 80008be:	4b45      	ldr	r3, [pc, #276]	@ (80009d4 <fsm_automatic+0x1c4>)
 80008c0:	881b      	ldrh	r3, [r3, #0]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d10b      	bne.n	80008de <fsm_automatic+0xce>
					pre_state = state_2;
 80008c6:	4b3e      	ldr	r3, [pc, #248]	@ (80009c0 <fsm_automatic+0x1b0>)
 80008c8:	2202      	movs	r2, #2
 80008ca:	701a      	strb	r2, [r3, #0]
					updateClockBuffer(value_7seg_yellow_0, value_7seg_yellow_0);
 80008cc:	4b40      	ldr	r3, [pc, #256]	@ (80009d0 <fsm_automatic+0x1c0>)
 80008ce:	881b      	ldrh	r3, [r3, #0]
 80008d0:	461a      	mov	r2, r3
 80008d2:	4b3f      	ldr	r3, [pc, #252]	@ (80009d0 <fsm_automatic+0x1c0>)
 80008d4:	881b      	ldrh	r3, [r3, #0]
 80008d6:	4619      	mov	r1, r3
 80008d8:	4610      	mov	r0, r2
 80008da:	f000 fb93 	bl	8001004 <updateClockBuffer>
				}
				updateClockBuffer(value_7seg_red_0, value_7seg_red_0);
 80008de:	4b3b      	ldr	r3, [pc, #236]	@ (80009cc <fsm_automatic+0x1bc>)
 80008e0:	881b      	ldrh	r3, [r3, #0]
 80008e2:	461a      	mov	r2, r3
 80008e4:	4b39      	ldr	r3, [pc, #228]	@ (80009cc <fsm_automatic+0x1bc>)
 80008e6:	881b      	ldrh	r3, [r3, #0]
 80008e8:	4619      	mov	r1, r3
 80008ea:	4610      	mov	r0, r2
 80008ec:	f000 fb8a 	bl	8001004 <updateClockBuffer>
				flag_timer[1] = 0;
 80008f0:	4b34      	ldr	r3, [pc, #208]	@ (80009c4 <fsm_automatic+0x1b4>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	805a      	strh	r2, [r3, #2]
			}

			break;
 80008f6:	e059      	b.n	80009ac <fsm_automatic+0x19c>

		case state_2:
			//7segment display

			//traffic
			decoder_Led(2);
 80008f8:	2002      	movs	r0, #2
 80008fa:	f000 fabb 	bl	8000e74 <decoder_Led>
			if(flag_timer[1]){
 80008fe:	4b31      	ldr	r3, [pc, #196]	@ (80009c4 <fsm_automatic+0x1b4>)
 8000900:	885b      	ldrh	r3, [r3, #2]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d054      	beq.n	80009b0 <fsm_automatic+0x1a0>

				value_7seg_green_0--;
 8000906:	4b34      	ldr	r3, [pc, #208]	@ (80009d8 <fsm_automatic+0x1c8>)
 8000908:	881b      	ldrh	r3, [r3, #0]
 800090a:	3b01      	subs	r3, #1
 800090c:	b29a      	uxth	r2, r3
 800090e:	4b32      	ldr	r3, [pc, #200]	@ (80009d8 <fsm_automatic+0x1c8>)
 8000910:	801a      	strh	r2, [r3, #0]

				if(value_7seg_green_0 < 1){
 8000912:	4b31      	ldr	r3, [pc, #196]	@ (80009d8 <fsm_automatic+0x1c8>)
 8000914:	881b      	ldrh	r3, [r3, #0]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d10b      	bne.n	8000932 <fsm_automatic+0x122>
					pre_state = state_3;
 800091a:	4b29      	ldr	r3, [pc, #164]	@ (80009c0 <fsm_automatic+0x1b0>)
 800091c:	2203      	movs	r2, #3
 800091e:	701a      	strb	r2, [r3, #0]
					updateClockBuffer(value_7seg_yellow_0, value_7seg_yellow_0);
 8000920:	4b2b      	ldr	r3, [pc, #172]	@ (80009d0 <fsm_automatic+0x1c0>)
 8000922:	881b      	ldrh	r3, [r3, #0]
 8000924:	461a      	mov	r2, r3
 8000926:	4b2a      	ldr	r3, [pc, #168]	@ (80009d0 <fsm_automatic+0x1c0>)
 8000928:	881b      	ldrh	r3, [r3, #0]
 800092a:	4619      	mov	r1, r3
 800092c:	4610      	mov	r0, r2
 800092e:	f000 fb69 	bl	8001004 <updateClockBuffer>
				}
				updateClockBuffer(value_7seg_green_0, value_7seg_green_0);
 8000932:	4b29      	ldr	r3, [pc, #164]	@ (80009d8 <fsm_automatic+0x1c8>)
 8000934:	881b      	ldrh	r3, [r3, #0]
 8000936:	461a      	mov	r2, r3
 8000938:	4b27      	ldr	r3, [pc, #156]	@ (80009d8 <fsm_automatic+0x1c8>)
 800093a:	881b      	ldrh	r3, [r3, #0]
 800093c:	4619      	mov	r1, r3
 800093e:	4610      	mov	r0, r2
 8000940:	f000 fb60 	bl	8001004 <updateClockBuffer>
				flag_timer[1] = 0;
 8000944:	4b1f      	ldr	r3, [pc, #124]	@ (80009c4 <fsm_automatic+0x1b4>)
 8000946:	2200      	movs	r2, #0
 8000948:	805a      	strh	r2, [r3, #2]
			}

			break;
 800094a:	e031      	b.n	80009b0 <fsm_automatic+0x1a0>

		case state_3:
			//7segment display
			//traffic
			decoder_Led(3);
 800094c:	2003      	movs	r0, #3
 800094e:	f000 fa91 	bl	8000e74 <decoder_Led>
			if(flag_timer[1]){
 8000952:	4b1c      	ldr	r3, [pc, #112]	@ (80009c4 <fsm_automatic+0x1b4>)
 8000954:	885b      	ldrh	r3, [r3, #2]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d02c      	beq.n	80009b4 <fsm_automatic+0x1a4>

				value_7seg_yellow_0--;
 800095a:	4b1d      	ldr	r3, [pc, #116]	@ (80009d0 <fsm_automatic+0x1c0>)
 800095c:	881b      	ldrh	r3, [r3, #0]
 800095e:	3b01      	subs	r3, #1
 8000960:	b29a      	uxth	r2, r3
 8000962:	4b1b      	ldr	r3, [pc, #108]	@ (80009d0 <fsm_automatic+0x1c0>)
 8000964:	801a      	strh	r2, [r3, #0]

				if(value_7seg_yellow_0 < 1){
 8000966:	4b1a      	ldr	r3, [pc, #104]	@ (80009d0 <fsm_automatic+0x1c0>)
 8000968:	881b      	ldrh	r3, [r3, #0]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d10d      	bne.n	800098a <fsm_automatic+0x17a>
					pre_state = 0;
 800096e:	4b14      	ldr	r3, [pc, #80]	@ (80009c0 <fsm_automatic+0x1b0>)
 8000970:	2200      	movs	r2, #0
 8000972:	701a      	strb	r2, [r3, #0]
					update_value_7segment();
 8000974:	f000 fb86 	bl	8001084 <update_value_7segment>
					updateClockBuffer(value_7seg_yellow_0, value_7seg_yellow_0);
 8000978:	4b15      	ldr	r3, [pc, #84]	@ (80009d0 <fsm_automatic+0x1c0>)
 800097a:	881b      	ldrh	r3, [r3, #0]
 800097c:	461a      	mov	r2, r3
 800097e:	4b14      	ldr	r3, [pc, #80]	@ (80009d0 <fsm_automatic+0x1c0>)
 8000980:	881b      	ldrh	r3, [r3, #0]
 8000982:	4619      	mov	r1, r3
 8000984:	4610      	mov	r0, r2
 8000986:	f000 fb3d 	bl	8001004 <updateClockBuffer>
				}
				updateClockBuffer(value_7seg_yellow_0, value_7seg_yellow_0);
 800098a:	4b11      	ldr	r3, [pc, #68]	@ (80009d0 <fsm_automatic+0x1c0>)
 800098c:	881b      	ldrh	r3, [r3, #0]
 800098e:	461a      	mov	r2, r3
 8000990:	4b0f      	ldr	r3, [pc, #60]	@ (80009d0 <fsm_automatic+0x1c0>)
 8000992:	881b      	ldrh	r3, [r3, #0]
 8000994:	4619      	mov	r1, r3
 8000996:	4610      	mov	r0, r2
 8000998:	f000 fb34 	bl	8001004 <updateClockBuffer>
				flag_timer[1] = 0;
 800099c:	4b09      	ldr	r3, [pc, #36]	@ (80009c4 <fsm_automatic+0x1b4>)
 800099e:	2200      	movs	r2, #0
 80009a0:	805a      	strh	r2, [r3, #2]
			}

			break;
 80009a2:	e007      	b.n	80009b4 <fsm_automatic+0x1a4>

		default:
			break;
 80009a4:	bf00      	nop
 80009a6:	e006      	b.n	80009b6 <fsm_automatic+0x1a6>
			break;
 80009a8:	bf00      	nop
 80009aa:	e004      	b.n	80009b6 <fsm_automatic+0x1a6>
			break;
 80009ac:	bf00      	nop
 80009ae:	e002      	b.n	80009b6 <fsm_automatic+0x1a6>
			break;
 80009b0:	bf00      	nop
 80009b2:	e000      	b.n	80009b6 <fsm_automatic+0x1a6>
			break;
 80009b4:	bf00      	nop
	}
	scan_led();
 80009b6:	f000 fbc9 	bl	800114c <scan_led>

}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	200000ca 	.word	0x200000ca
 80009c4:	200000d0 	.word	0x200000d0
 80009c8:	20000002 	.word	0x20000002
 80009cc:	20000000 	.word	0x20000000
 80009d0:	20000006 	.word	0x20000006
 80009d4:	20000004 	.word	0x20000004
 80009d8:	20000008 	.word	0x20000008

080009dc <System_scan_value_led_init>:
	{SEG0_4_GPIO_Port, SEG0_4_Pin},  //  e
	{SEG0_5_GPIO_Port, SEG0_5_Pin},  //  f
	{SEG0_6_GPIO_Port, SEG0_6_Pin}   //  g
};

void System_scan_value_led_init(){
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
	Led7Seg_int(Led_7Seg_Array);
 80009e0:	4808      	ldr	r0, [pc, #32]	@ (8000a04 <System_scan_value_led_init+0x28>)
 80009e2:	f7ff fc15 	bl	8000210 <Led7Seg_int>
	timer_init();
 80009e6:	f000 f8e1 	bl	8000bac <timer_init>

	update_value_7segment();
 80009ea:	f000 fb4b 	bl	8001084 <update_value_7segment>
	//Data buffer	//Scan_led
	setTimer(0, 50);
 80009ee:	2132      	movs	r1, #50	@ 0x32
 80009f0:	2000      	movs	r0, #0
 80009f2:	f000 f8e5 	bl	8000bc0 <setTimer>
	//timer step 1s for 7 segment
	setTimer(1, 1000);
 80009f6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80009fa:	2001      	movs	r0, #1
 80009fc:	f000 f8e0 	bl	8000bc0 <setTimer>

}
 8000a00:	bf00      	nop
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	2000000c 	.word	0x2000000c

08000a08 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b086      	sub	sp, #24
 8000a0c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0e:	f107 0308 	add.w	r3, r7, #8
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	605a      	str	r2, [r3, #4]
 8000a18:	609a      	str	r2, [r3, #8]
 8000a1a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a1c:	4b28      	ldr	r3, [pc, #160]	@ (8000ac0 <MX_GPIO_Init+0xb8>)
 8000a1e:	699b      	ldr	r3, [r3, #24]
 8000a20:	4a27      	ldr	r2, [pc, #156]	@ (8000ac0 <MX_GPIO_Init+0xb8>)
 8000a22:	f043 0304 	orr.w	r3, r3, #4
 8000a26:	6193      	str	r3, [r2, #24]
 8000a28:	4b25      	ldr	r3, [pc, #148]	@ (8000ac0 <MX_GPIO_Init+0xb8>)
 8000a2a:	699b      	ldr	r3, [r3, #24]
 8000a2c:	f003 0304 	and.w	r3, r3, #4
 8000a30:	607b      	str	r3, [r7, #4]
 8000a32:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a34:	4b22      	ldr	r3, [pc, #136]	@ (8000ac0 <MX_GPIO_Init+0xb8>)
 8000a36:	699b      	ldr	r3, [r3, #24]
 8000a38:	4a21      	ldr	r2, [pc, #132]	@ (8000ac0 <MX_GPIO_Init+0xb8>)
 8000a3a:	f043 0308 	orr.w	r3, r3, #8
 8000a3e:	6193      	str	r3, [r2, #24]
 8000a40:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac0 <MX_GPIO_Init+0xb8>)
 8000a42:	699b      	ldr	r3, [r3, #24]
 8000a44:	f003 0308 	and.w	r3, r3, #8
 8000a48:	603b      	str	r3, [r7, #0]
 8000a4a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG0_0_Pin|SEG0_1_Pin|SEG0_2_Pin|SEG0_3_Pin
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	f64d 61fe 	movw	r1, #57086	@ 0xdefe
 8000a52:	481c      	ldr	r0, [pc, #112]	@ (8000ac4 <MX_GPIO_Init+0xbc>)
 8000a54:	f000 fec5 	bl	80017e2 <HAL_GPIO_WritePin>
                          |SEG0_4_Pin|SEG0_5_Pin|SEG0_6_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin|LED_1_Pin
                          |LED_0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Led_Red_Pin|Led_Yellow_Pin|Led_Green_Pin|Led_Red2_Pin
 8000a58:	2200      	movs	r2, #0
 8000a5a:	f44f 71fc 	mov.w	r1, #504	@ 0x1f8
 8000a5e:	481a      	ldr	r0, [pc, #104]	@ (8000ac8 <MX_GPIO_Init+0xc0>)
 8000a60:	f000 febf 	bl	80017e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = SEG0_0_Pin|SEG0_1_Pin|SEG0_2_Pin|SEG0_3_Pin
 8000a64:	f64d 63fe 	movw	r3, #57086	@ 0xdefe
 8000a68:	60bb      	str	r3, [r7, #8]
                          |SEG0_4_Pin|SEG0_5_Pin|SEG0_6_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin|LED_1_Pin
                          |LED_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a72:	2302      	movs	r3, #2
 8000a74:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a76:	f107 0308 	add.w	r3, r7, #8
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4811      	ldr	r0, [pc, #68]	@ (8000ac4 <MX_GPIO_Init+0xbc>)
 8000a7e:	f000 fd15 	bl	80014ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BUTTON_0_Pin|BUTTON_1_Pin|BUTTON_2_Pin;
 8000a82:	2307      	movs	r3, #7
 8000a84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a86:	2300      	movs	r3, #0
 8000a88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a8e:	f107 0308 	add.w	r3, r7, #8
 8000a92:	4619      	mov	r1, r3
 8000a94:	480c      	ldr	r0, [pc, #48]	@ (8000ac8 <MX_GPIO_Init+0xc0>)
 8000a96:	f000 fd09 	bl	80014ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = Led_Red_Pin|Led_Yellow_Pin|Led_Green_Pin|Led_Red2_Pin
 8000a9a:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8000a9e:	60bb      	str	r3, [r7, #8]
                          |Led_Yellow2_Pin|Led_Green2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aac:	f107 0308 	add.w	r3, r7, #8
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4805      	ldr	r0, [pc, #20]	@ (8000ac8 <MX_GPIO_Init+0xc0>)
 8000ab4:	f000 fcfa 	bl	80014ac <HAL_GPIO_Init>

}
 8000ab8:	bf00      	nop
 8000aba:	3718      	adds	r7, #24
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	40021000 	.word	0x40021000
 8000ac4:	40010800 	.word	0x40010800
 8000ac8:	40010c00 	.word	0x40010c00

08000acc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ad0:	f000 fb85 	bl	80011de <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ad4:	f000 f80c 	bl	8000af0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ad8:	f7ff ff96 	bl	8000a08 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000adc:	f000 f95a 	bl	8000d94 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  init_button();
 8000ae0:	f7ff fd92 	bl	8000608 <init_button>
  System_scan_value_led_init();
 8000ae4:	f7ff ff7a 	bl	80009dc <System_scan_value_led_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  main_fsm_run();
 8000ae8:	f000 f844 	bl	8000b74 <main_fsm_run>
  {
 8000aec:	bf00      	nop
 8000aee:	e7fb      	b.n	8000ae8 <main+0x1c>

08000af0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b090      	sub	sp, #64	@ 0x40
 8000af4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000af6:	f107 0318 	add.w	r3, r7, #24
 8000afa:	2228      	movs	r2, #40	@ 0x28
 8000afc:	2100      	movs	r1, #0
 8000afe:	4618      	mov	r0, r3
 8000b00:	f001 fe52 	bl	80027a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b04:	1d3b      	adds	r3, r7, #4
 8000b06:	2200      	movs	r2, #0
 8000b08:	601a      	str	r2, [r3, #0]
 8000b0a:	605a      	str	r2, [r3, #4]
 8000b0c:	609a      	str	r2, [r3, #8]
 8000b0e:	60da      	str	r2, [r3, #12]
 8000b10:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b12:	2302      	movs	r3, #2
 8000b14:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b16:	2301      	movs	r3, #1
 8000b18:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b1a:	2310      	movs	r3, #16
 8000b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b22:	f107 0318 	add.w	r3, r7, #24
 8000b26:	4618      	mov	r0, r3
 8000b28:	f000 fe74 	bl	8001814 <HAL_RCC_OscConfig>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000b32:	f000 f818 	bl	8000b66 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b36:	230f      	movs	r3, #15
 8000b38:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b42:	2300      	movs	r3, #0
 8000b44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b46:	2300      	movs	r3, #0
 8000b48:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b4a:	1d3b      	adds	r3, r7, #4
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f001 f8e2 	bl	8001d18 <HAL_RCC_ClockConfig>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000b5a:	f000 f804 	bl	8000b66 <Error_Handler>
  }
}
 8000b5e:	bf00      	nop
 8000b60:	3740      	adds	r7, #64	@ 0x40
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}

08000b66 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b66:	b480      	push	{r7}
 8000b68:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b6a:	b672      	cpsid	i
}
 8000b6c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b6e:	bf00      	nop
 8000b70:	e7fd      	b.n	8000b6e <Error_Handler+0x8>
	...

08000b74 <main_fsm_run>:
 */
#include "main_fsm_run.h"



void main_fsm_run(){
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
	switch (button0_value) {
 8000b78:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba8 <main_fsm_run+0x34>)
 8000b7a:	881b      	ldrh	r3, [r3, #0]
 8000b7c:	2b04      	cmp	r3, #4
 8000b7e:	d810      	bhi.n	8000ba2 <main_fsm_run+0x2e>
 8000b80:	a201      	add	r2, pc, #4	@ (adr r2, 8000b88 <main_fsm_run+0x14>)
 8000b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b86:	bf00      	nop
 8000b88:	08000b9d 	.word	0x08000b9d
 8000b8c:	08000ba3 	.word	0x08000ba3
 8000b90:	08000ba3 	.word	0x08000ba3
 8000b94:	08000ba3 	.word	0x08000ba3
 8000b98:	08000ba3 	.word	0x08000ba3
		case AUTOMATiC:
			fsm_automatic();
 8000b9c:	f7ff fe38 	bl	8000810 <fsm_automatic>
			//four_Led7Seg_display();
			break;
 8000ba0:	e000      	b.n	8000ba4 <main_fsm_run+0x30>
			break;
		case SETTING_2:

			break;
		default:
			break;
 8000ba2:	bf00      	nop
	}
}
 8000ba4:	bf00      	nop
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	200000cc 	.word	0x200000cc

08000bac <timer_init>:
uint16_t timer_counter[10];
uint16_t timer_MUL[10];



void timer_init(){
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8000bb0:	4802      	ldr	r0, [pc, #8]	@ (8000bbc <timer_init+0x10>)
 8000bb2:	f001 fa29 	bl	8002008 <HAL_TIM_Base_Start_IT>
}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	2000010c 	.word	0x2000010c

08000bc0 <setTimer>:
/////////////////////////////////////////////////////////////
void setTimer(uint8_t index, uint16_t duration){
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	460a      	mov	r2, r1
 8000bca:	71fb      	strb	r3, [r7, #7]
 8000bcc:	4613      	mov	r3, r2
 8000bce:	80bb      	strh	r3, [r7, #4]
	timer_MUL[index] = duration/TIMER_CYCLE;
 8000bd0:	79fb      	ldrb	r3, [r7, #7]
 8000bd2:	88ba      	ldrh	r2, [r7, #4]
 8000bd4:	490c      	ldr	r1, [pc, #48]	@ (8000c08 <setTimer+0x48>)
 8000bd6:	fba1 1202 	umull	r1, r2, r1, r2
 8000bda:	08d2      	lsrs	r2, r2, #3
 8000bdc:	b291      	uxth	r1, r2
 8000bde:	4a0b      	ldr	r2, [pc, #44]	@ (8000c0c <setTimer+0x4c>)
 8000be0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	flag_timer[index] = 0;
 8000be4:	79fb      	ldrb	r3, [r7, #7]
 8000be6:	4a0a      	ldr	r2, [pc, #40]	@ (8000c10 <setTimer+0x50>)
 8000be8:	2100      	movs	r1, #0
 8000bea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	timer_counter[index] = timer_MUL[index];
 8000bee:	79fa      	ldrb	r2, [r7, #7]
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	4906      	ldr	r1, [pc, #24]	@ (8000c0c <setTimer+0x4c>)
 8000bf4:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8000bf8:	4a06      	ldr	r2, [pc, #24]	@ (8000c14 <setTimer+0x54>)
 8000bfa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 8000bfe:	bf00      	nop
 8000c00:	370c      	adds	r7, #12
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bc80      	pop	{r7}
 8000c06:	4770      	bx	lr
 8000c08:	cccccccd 	.word	0xcccccccd
 8000c0c:	200000f8 	.word	0x200000f8
 8000c10:	200000d0 	.word	0x200000d0
 8000c14:	200000e4 	.word	0x200000e4

08000c18 <timer_run>:

void timer_run(uint8_t index){
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	71fb      	strb	r3, [r7, #7]
	if(timer_counter[index] > 0){
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	4a12      	ldr	r2, [pc, #72]	@ (8000c70 <timer_run+0x58>)
 8000c26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d01b      	beq.n	8000c66 <timer_run+0x4e>
		timer_counter[index]--;
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
 8000c30:	4a0f      	ldr	r2, [pc, #60]	@ (8000c70 <timer_run+0x58>)
 8000c32:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000c36:	3a01      	subs	r2, #1
 8000c38:	b291      	uxth	r1, r2
 8000c3a:	4a0d      	ldr	r2, [pc, #52]	@ (8000c70 <timer_run+0x58>)
 8000c3c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		if(timer_counter[index] <= 0){
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	4a0b      	ldr	r2, [pc, #44]	@ (8000c70 <timer_run+0x58>)
 8000c44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d10c      	bne.n	8000c66 <timer_run+0x4e>
			flag_timer[index] = 1;
 8000c4c:	79fb      	ldrb	r3, [r7, #7]
 8000c4e:	4a09      	ldr	r2, [pc, #36]	@ (8000c74 <timer_run+0x5c>)
 8000c50:	2101      	movs	r1, #1
 8000c52:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			timer_counter[index] = timer_MUL[index];
 8000c56:	79fa      	ldrb	r2, [r7, #7]
 8000c58:	79fb      	ldrb	r3, [r7, #7]
 8000c5a:	4907      	ldr	r1, [pc, #28]	@ (8000c78 <timer_run+0x60>)
 8000c5c:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8000c60:	4a03      	ldr	r2, [pc, #12]	@ (8000c70 <timer_run+0x58>)
 8000c62:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		}
	}

}
 8000c66:	bf00      	nop
 8000c68:	370c      	adds	r7, #12
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bc80      	pop	{r7}
 8000c6e:	4770      	bx	lr
 8000c70:	200000e4 	.word	0x200000e4
 8000c74:	200000d0 	.word	0x200000d0
 8000c78:	200000f8 	.word	0x200000f8

08000c7c <HAL_TIM_PeriodElapsedCallback>:

///////////////////////////////////////////////////////////
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b084      	sub	sp, #16
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c8c:	d10f      	bne.n	8000cae <HAL_TIM_PeriodElapsedCallback+0x32>
		for(int i = 0; i < 10; i++){
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60fb      	str	r3, [r7, #12]
 8000c92:	e007      	b.n	8000ca4 <HAL_TIM_PeriodElapsedCallback+0x28>
			timer_run(i);
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff ffbd 	bl	8000c18 <timer_run>
		for(int i = 0; i < 10; i++){
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	2b09      	cmp	r3, #9
 8000ca8:	ddf4      	ble.n	8000c94 <HAL_TIM_PeriodElapsedCallback+0x18>
		}
		getKeyInput();
 8000caa:	f7ff fd15 	bl	80006d8 <getKeyInput>

	}

}
 8000cae:	bf00      	nop
 8000cb0:	3710      	adds	r7, #16
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
	...

08000cb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000cbe:	4b15      	ldr	r3, [pc, #84]	@ (8000d14 <HAL_MspInit+0x5c>)
 8000cc0:	699b      	ldr	r3, [r3, #24]
 8000cc2:	4a14      	ldr	r2, [pc, #80]	@ (8000d14 <HAL_MspInit+0x5c>)
 8000cc4:	f043 0301 	orr.w	r3, r3, #1
 8000cc8:	6193      	str	r3, [r2, #24]
 8000cca:	4b12      	ldr	r3, [pc, #72]	@ (8000d14 <HAL_MspInit+0x5c>)
 8000ccc:	699b      	ldr	r3, [r3, #24]
 8000cce:	f003 0301 	and.w	r3, r3, #1
 8000cd2:	60bb      	str	r3, [r7, #8]
 8000cd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d14 <HAL_MspInit+0x5c>)
 8000cd8:	69db      	ldr	r3, [r3, #28]
 8000cda:	4a0e      	ldr	r2, [pc, #56]	@ (8000d14 <HAL_MspInit+0x5c>)
 8000cdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ce0:	61d3      	str	r3, [r2, #28]
 8000ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8000d14 <HAL_MspInit+0x5c>)
 8000ce4:	69db      	ldr	r3, [r3, #28]
 8000ce6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cea:	607b      	str	r3, [r7, #4]
 8000cec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000cee:	4b0a      	ldr	r3, [pc, #40]	@ (8000d18 <HAL_MspInit+0x60>)
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	60fb      	str	r3, [r7, #12]
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000cfa:	60fb      	str	r3, [r7, #12]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	4a04      	ldr	r2, [pc, #16]	@ (8000d18 <HAL_MspInit+0x60>)
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d0a:	bf00      	nop
 8000d0c:	3714      	adds	r7, #20
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bc80      	pop	{r7}
 8000d12:	4770      	bx	lr
 8000d14:	40021000 	.word	0x40021000
 8000d18:	40010000 	.word	0x40010000

08000d1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d20:	bf00      	nop
 8000d22:	e7fd      	b.n	8000d20 <NMI_Handler+0x4>

08000d24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d28:	bf00      	nop
 8000d2a:	e7fd      	b.n	8000d28 <HardFault_Handler+0x4>

08000d2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d30:	bf00      	nop
 8000d32:	e7fd      	b.n	8000d30 <MemManage_Handler+0x4>

08000d34 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d38:	bf00      	nop
 8000d3a:	e7fd      	b.n	8000d38 <BusFault_Handler+0x4>

08000d3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d40:	bf00      	nop
 8000d42:	e7fd      	b.n	8000d40 <UsageFault_Handler+0x4>

08000d44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d48:	bf00      	nop
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bc80      	pop	{r7}
 8000d4e:	4770      	bx	lr

08000d50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bc80      	pop	{r7}
 8000d5a:	4770      	bx	lr

08000d5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d60:	bf00      	nop
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bc80      	pop	{r7}
 8000d66:	4770      	bx	lr

08000d68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d6c:	f000 fa74 	bl	8001258 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d70:	bf00      	nop
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d78:	4802      	ldr	r0, [pc, #8]	@ (8000d84 <TIM2_IRQHandler+0x10>)
 8000d7a:	f001 f99f 	bl	80020bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	2000010c 	.word	0x2000010c

08000d88 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bc80      	pop	{r7}
 8000d92:	4770      	bx	lr

08000d94 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b086      	sub	sp, #24
 8000d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d9a:	f107 0308 	add.w	r3, r7, #8
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]
 8000da4:	609a      	str	r2, [r3, #8]
 8000da6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000da8:	463b      	mov	r3, r7
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000db0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e28 <MX_TIM2_Init+0x94>)
 8000db2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000db6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000db8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e28 <MX_TIM2_Init+0x94>)
 8000dba:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000dbe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dc0:	4b19      	ldr	r3, [pc, #100]	@ (8000e28 <MX_TIM2_Init+0x94>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000dc6:	4b18      	ldr	r3, [pc, #96]	@ (8000e28 <MX_TIM2_Init+0x94>)
 8000dc8:	2209      	movs	r2, #9
 8000dca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dcc:	4b16      	ldr	r3, [pc, #88]	@ (8000e28 <MX_TIM2_Init+0x94>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dd2:	4b15      	ldr	r3, [pc, #84]	@ (8000e28 <MX_TIM2_Init+0x94>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000dd8:	4813      	ldr	r0, [pc, #76]	@ (8000e28 <MX_TIM2_Init+0x94>)
 8000dda:	f001 f8c5 	bl	8001f68 <HAL_TIM_Base_Init>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000de4:	f7ff febf 	bl	8000b66 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000de8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dee:	f107 0308 	add.w	r3, r7, #8
 8000df2:	4619      	mov	r1, r3
 8000df4:	480c      	ldr	r0, [pc, #48]	@ (8000e28 <MX_TIM2_Init+0x94>)
 8000df6:	f001 fa51 	bl	800229c <HAL_TIM_ConfigClockSource>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000e00:	f7ff feb1 	bl	8000b66 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e04:	2300      	movs	r3, #0
 8000e06:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e0c:	463b      	mov	r3, r7
 8000e0e:	4619      	mov	r1, r3
 8000e10:	4805      	ldr	r0, [pc, #20]	@ (8000e28 <MX_TIM2_Init+0x94>)
 8000e12:	f001 fc51 	bl	80026b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000e1c:	f7ff fea3 	bl	8000b66 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e20:	bf00      	nop
 8000e22:	3718      	adds	r7, #24
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	2000010c 	.word	0x2000010c

08000e2c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e3c:	d113      	bne.n	8000e66 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e70 <HAL_TIM_Base_MspInit+0x44>)
 8000e40:	69db      	ldr	r3, [r3, #28]
 8000e42:	4a0b      	ldr	r2, [pc, #44]	@ (8000e70 <HAL_TIM_Base_MspInit+0x44>)
 8000e44:	f043 0301 	orr.w	r3, r3, #1
 8000e48:	61d3      	str	r3, [r2, #28]
 8000e4a:	4b09      	ldr	r3, [pc, #36]	@ (8000e70 <HAL_TIM_Base_MspInit+0x44>)
 8000e4c:	69db      	ldr	r3, [r3, #28]
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2100      	movs	r1, #0
 8000e5a:	201c      	movs	r0, #28
 8000e5c:	f000 faef 	bl	800143e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e60:	201c      	movs	r0, #28
 8000e62:	f000 fb08 	bl	8001476 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000e66:	bf00      	nop
 8000e68:	3710      	adds	r7, #16
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40021000 	.word	0x40021000

08000e74 <decoder_Led>:

//decoder_Led(0, 1, 1, 1, 1, 0); state 0
//decoder_Led(0, 1, 1, 1, 0, 1); state 1
//decoder_Led(1, 1, 0, 0, 1, 1); state 2
//decoder_Led(1, 0, 1, 0, 1, 1); state 3
void decoder_Led(int index){
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
	switch (index) {
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2b03      	cmp	r3, #3
 8000e80:	f200 808c 	bhi.w	8000f9c <decoder_Led+0x128>
 8000e84:	a201      	add	r2, pc, #4	@ (adr r2, 8000e8c <decoder_Led+0x18>)
 8000e86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e8a:	bf00      	nop
 8000e8c:	08000e9d 	.word	0x08000e9d
 8000e90:	08000edd 	.word	0x08000edd
 8000e94:	08000f1d 	.word	0x08000f1d
 8000e98:	08000f5d 	.word	0x08000f5d
		case 0:
			//traffic light 1
			HAL_GPIO_WritePin(Led_Red_GPIO_Port, Led_Red_Pin, 0);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2108      	movs	r1, #8
 8000ea0:	4841      	ldr	r0, [pc, #260]	@ (8000fa8 <decoder_Led+0x134>)
 8000ea2:	f000 fc9e 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow_GPIO_Port, Led_Yellow_Pin, 1);
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	2110      	movs	r1, #16
 8000eaa:	483f      	ldr	r0, [pc, #252]	@ (8000fa8 <decoder_Led+0x134>)
 8000eac:	f000 fc99 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green_GPIO_Port, Led_Green_Pin, 1);
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	2120      	movs	r1, #32
 8000eb4:	483c      	ldr	r0, [pc, #240]	@ (8000fa8 <decoder_Led+0x134>)
 8000eb6:	f000 fc94 	bl	80017e2 <HAL_GPIO_WritePin>

			//traffic light 2
			HAL_GPIO_WritePin(Led_Red2_GPIO_Port, Led_Red2_Pin, 1);
 8000eba:	2201      	movs	r2, #1
 8000ebc:	2140      	movs	r1, #64	@ 0x40
 8000ebe:	483a      	ldr	r0, [pc, #232]	@ (8000fa8 <decoder_Led+0x134>)
 8000ec0:	f000 fc8f 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow2_GPIO_Port, Led_Yellow2_Pin, 1);
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	2180      	movs	r1, #128	@ 0x80
 8000ec8:	4837      	ldr	r0, [pc, #220]	@ (8000fa8 <decoder_Led+0x134>)
 8000eca:	f000 fc8a 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green2_GPIO_Port, Led_Green2_Pin, 0);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ed4:	4834      	ldr	r0, [pc, #208]	@ (8000fa8 <decoder_Led+0x134>)
 8000ed6:	f000 fc84 	bl	80017e2 <HAL_GPIO_WritePin>
			break;
 8000eda:	e060      	b.n	8000f9e <decoder_Led+0x12a>
		case 1:
			//traffic light 1
			HAL_GPIO_WritePin(Led_Red_GPIO_Port, Led_Red_Pin, 0);
 8000edc:	2200      	movs	r2, #0
 8000ede:	2108      	movs	r1, #8
 8000ee0:	4831      	ldr	r0, [pc, #196]	@ (8000fa8 <decoder_Led+0x134>)
 8000ee2:	f000 fc7e 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow_GPIO_Port, Led_Yellow_Pin, 1);
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	2110      	movs	r1, #16
 8000eea:	482f      	ldr	r0, [pc, #188]	@ (8000fa8 <decoder_Led+0x134>)
 8000eec:	f000 fc79 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green_GPIO_Port, Led_Green_Pin, 1);
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	2120      	movs	r1, #32
 8000ef4:	482c      	ldr	r0, [pc, #176]	@ (8000fa8 <decoder_Led+0x134>)
 8000ef6:	f000 fc74 	bl	80017e2 <HAL_GPIO_WritePin>

			//traffic light 2
			HAL_GPIO_WritePin(Led_Red2_GPIO_Port, Led_Red2_Pin, 1);
 8000efa:	2201      	movs	r2, #1
 8000efc:	2140      	movs	r1, #64	@ 0x40
 8000efe:	482a      	ldr	r0, [pc, #168]	@ (8000fa8 <decoder_Led+0x134>)
 8000f00:	f000 fc6f 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow2_GPIO_Port, Led_Yellow2_Pin, 0);
 8000f04:	2200      	movs	r2, #0
 8000f06:	2180      	movs	r1, #128	@ 0x80
 8000f08:	4827      	ldr	r0, [pc, #156]	@ (8000fa8 <decoder_Led+0x134>)
 8000f0a:	f000 fc6a 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green2_GPIO_Port, Led_Green2_Pin, 1);
 8000f0e:	2201      	movs	r2, #1
 8000f10:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f14:	4824      	ldr	r0, [pc, #144]	@ (8000fa8 <decoder_Led+0x134>)
 8000f16:	f000 fc64 	bl	80017e2 <HAL_GPIO_WritePin>
			break;
 8000f1a:	e040      	b.n	8000f9e <decoder_Led+0x12a>
		case 2:
			//traffic light 1
			HAL_GPIO_WritePin(Led_Red_GPIO_Port, Led_Red_Pin, 1);
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	2108      	movs	r1, #8
 8000f20:	4821      	ldr	r0, [pc, #132]	@ (8000fa8 <decoder_Led+0x134>)
 8000f22:	f000 fc5e 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow_GPIO_Port, Led_Yellow_Pin, 1);
 8000f26:	2201      	movs	r2, #1
 8000f28:	2110      	movs	r1, #16
 8000f2a:	481f      	ldr	r0, [pc, #124]	@ (8000fa8 <decoder_Led+0x134>)
 8000f2c:	f000 fc59 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green_GPIO_Port, Led_Green_Pin, 0);
 8000f30:	2200      	movs	r2, #0
 8000f32:	2120      	movs	r1, #32
 8000f34:	481c      	ldr	r0, [pc, #112]	@ (8000fa8 <decoder_Led+0x134>)
 8000f36:	f000 fc54 	bl	80017e2 <HAL_GPIO_WritePin>

			//traffic light 2
			HAL_GPIO_WritePin(Led_Red2_GPIO_Port, Led_Red2_Pin, 0);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2140      	movs	r1, #64	@ 0x40
 8000f3e:	481a      	ldr	r0, [pc, #104]	@ (8000fa8 <decoder_Led+0x134>)
 8000f40:	f000 fc4f 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow2_GPIO_Port, Led_Yellow2_Pin, 1);
 8000f44:	2201      	movs	r2, #1
 8000f46:	2180      	movs	r1, #128	@ 0x80
 8000f48:	4817      	ldr	r0, [pc, #92]	@ (8000fa8 <decoder_Led+0x134>)
 8000f4a:	f000 fc4a 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green2_GPIO_Port, Led_Green2_Pin, 1);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f54:	4814      	ldr	r0, [pc, #80]	@ (8000fa8 <decoder_Led+0x134>)
 8000f56:	f000 fc44 	bl	80017e2 <HAL_GPIO_WritePin>
			break;
 8000f5a:	e020      	b.n	8000f9e <decoder_Led+0x12a>
		case 3:
			//traffic light 1
			HAL_GPIO_WritePin(Led_Red_GPIO_Port, Led_Red_Pin, 1);
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	2108      	movs	r1, #8
 8000f60:	4811      	ldr	r0, [pc, #68]	@ (8000fa8 <decoder_Led+0x134>)
 8000f62:	f000 fc3e 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow_GPIO_Port, Led_Yellow_Pin, 0);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2110      	movs	r1, #16
 8000f6a:	480f      	ldr	r0, [pc, #60]	@ (8000fa8 <decoder_Led+0x134>)
 8000f6c:	f000 fc39 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green_GPIO_Port, Led_Green_Pin, 1);
 8000f70:	2201      	movs	r2, #1
 8000f72:	2120      	movs	r1, #32
 8000f74:	480c      	ldr	r0, [pc, #48]	@ (8000fa8 <decoder_Led+0x134>)
 8000f76:	f000 fc34 	bl	80017e2 <HAL_GPIO_WritePin>

			//traffic light 2
			HAL_GPIO_WritePin(Led_Red2_GPIO_Port, Led_Red2_Pin, 0);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2140      	movs	r1, #64	@ 0x40
 8000f7e:	480a      	ldr	r0, [pc, #40]	@ (8000fa8 <decoder_Led+0x134>)
 8000f80:	f000 fc2f 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow2_GPIO_Port, Led_Yellow2_Pin, 1);
 8000f84:	2201      	movs	r2, #1
 8000f86:	2180      	movs	r1, #128	@ 0x80
 8000f88:	4807      	ldr	r0, [pc, #28]	@ (8000fa8 <decoder_Led+0x134>)
 8000f8a:	f000 fc2a 	bl	80017e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green2_GPIO_Port, Led_Green2_Pin, 1);
 8000f8e:	2201      	movs	r2, #1
 8000f90:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f94:	4804      	ldr	r0, [pc, #16]	@ (8000fa8 <decoder_Led+0x134>)
 8000f96:	f000 fc24 	bl	80017e2 <HAL_GPIO_WritePin>
			break;
 8000f9a:	e000      	b.n	8000f9e <decoder_Led+0x12a>
		default:
			break;
 8000f9c:	bf00      	nop
	}
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40010c00 	.word	0x40010c00

08000fac <En_led_7_seg>:

uint8_t index_led = 0;
uint8_t Max_Led = 4;
uint8_t Buffer = 0;

void En_led_7_seg(){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, Led_Pos[0]);
 8000fb0:	4b12      	ldr	r3, [pc, #72]	@ (8000ffc <En_led_7_seg+0x50>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fbc:	4810      	ldr	r0, [pc, #64]	@ (8001000 <En_led_7_seg+0x54>)
 8000fbe:	f000 fc10 	bl	80017e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, Led_Pos[1]);
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000ffc <En_led_7_seg+0x50>)
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	461a      	mov	r2, r3
 8000fca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fce:	480c      	ldr	r0, [pc, #48]	@ (8001000 <En_led_7_seg+0x54>)
 8000fd0:	f000 fc07 	bl	80017e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, Led_Pos[2]);
 8000fd4:	4b09      	ldr	r3, [pc, #36]	@ (8000ffc <En_led_7_seg+0x50>)
 8000fd6:	689b      	ldr	r3, [r3, #8]
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	461a      	mov	r2, r3
 8000fdc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fe0:	4807      	ldr	r0, [pc, #28]	@ (8001000 <En_led_7_seg+0x54>)
 8000fe2:	f000 fbfe 	bl	80017e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, Led_Pos[3]);
 8000fe6:	4b05      	ldr	r3, [pc, #20]	@ (8000ffc <En_led_7_seg+0x50>)
 8000fe8:	68db      	ldr	r3, [r3, #12]
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	461a      	mov	r2, r3
 8000fee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ff2:	4803      	ldr	r0, [pc, #12]	@ (8001000 <En_led_7_seg+0x54>)
 8000ff4:	f000 fbf5 	bl	80017e2 <HAL_GPIO_WritePin>
}
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	20000048 	.word	0x20000048
 8001000:	40010800 	.word	0x40010800

08001004 <updateClockBuffer>:

/////////////////// counter ///////////////////
void updateClockBuffer(uint16_t value_7seg0, uint16_t value_7seg1 ){
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	460a      	mov	r2, r1
 800100e:	80fb      	strh	r3, [r7, #6]
 8001010:	4613      	mov	r3, r2
 8001012:	80bb      	strh	r3, [r7, #4]
	Led_Buffer[0] = value_7seg0 / 10;
 8001014:	88fb      	ldrh	r3, [r7, #6]
 8001016:	4a19      	ldr	r2, [pc, #100]	@ (800107c <updateClockBuffer+0x78>)
 8001018:	fba2 2303 	umull	r2, r3, r2, r3
 800101c:	08db      	lsrs	r3, r3, #3
 800101e:	b29b      	uxth	r3, r3
 8001020:	461a      	mov	r2, r3
 8001022:	4b17      	ldr	r3, [pc, #92]	@ (8001080 <updateClockBuffer+0x7c>)
 8001024:	601a      	str	r2, [r3, #0]
	Led_Buffer[1] = value_7seg0 % 10;
 8001026:	88fa      	ldrh	r2, [r7, #6]
 8001028:	4b14      	ldr	r3, [pc, #80]	@ (800107c <updateClockBuffer+0x78>)
 800102a:	fba3 1302 	umull	r1, r3, r3, r2
 800102e:	08d9      	lsrs	r1, r3, #3
 8001030:	460b      	mov	r3, r1
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	440b      	add	r3, r1
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	b29b      	uxth	r3, r3
 800103c:	461a      	mov	r2, r3
 800103e:	4b10      	ldr	r3, [pc, #64]	@ (8001080 <updateClockBuffer+0x7c>)
 8001040:	605a      	str	r2, [r3, #4]
	Led_Buffer[2] = value_7seg1 / 10;
 8001042:	88bb      	ldrh	r3, [r7, #4]
 8001044:	4a0d      	ldr	r2, [pc, #52]	@ (800107c <updateClockBuffer+0x78>)
 8001046:	fba2 2303 	umull	r2, r3, r2, r3
 800104a:	08db      	lsrs	r3, r3, #3
 800104c:	b29b      	uxth	r3, r3
 800104e:	461a      	mov	r2, r3
 8001050:	4b0b      	ldr	r3, [pc, #44]	@ (8001080 <updateClockBuffer+0x7c>)
 8001052:	609a      	str	r2, [r3, #8]
	Led_Buffer[3] = value_7seg1 % 10;
 8001054:	88ba      	ldrh	r2, [r7, #4]
 8001056:	4b09      	ldr	r3, [pc, #36]	@ (800107c <updateClockBuffer+0x78>)
 8001058:	fba3 1302 	umull	r1, r3, r3, r2
 800105c:	08d9      	lsrs	r1, r3, #3
 800105e:	460b      	mov	r3, r1
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	440b      	add	r3, r1
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	b29b      	uxth	r3, r3
 800106a:	461a      	mov	r2, r3
 800106c:	4b04      	ldr	r3, [pc, #16]	@ (8001080 <updateClockBuffer+0x7c>)
 800106e:	60da      	str	r2, [r3, #12]


}
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	bc80      	pop	{r7}
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	cccccccd 	.word	0xcccccccd
 8001080:	20000154 	.word	0x20000154

08001084 <update_value_7segment>:

void update_value_7segment(){
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
	//contrans value
	value_7seg_red_0 = RED_TIME;
 8001088:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <update_value_7segment+0x40>)
 800108a:	220f      	movs	r2, #15
 800108c:	801a      	strh	r2, [r3, #0]
	value_7seg_yellow_0 = YELLOW_TIME;
 800108e:	4b0e      	ldr	r3, [pc, #56]	@ (80010c8 <update_value_7segment+0x44>)
 8001090:	2205      	movs	r2, #5
 8001092:	801a      	strh	r2, [r3, #0]
	value_7seg_green_0 = GREEN_TIME;
 8001094:	4b0d      	ldr	r3, [pc, #52]	@ (80010cc <update_value_7segment+0x48>)
 8001096:	220a      	movs	r2, #10
 8001098:	801a      	strh	r2, [r3, #0]

	value_7seg_red_01 = value_7seg_red_0 - value_7seg_yellow_0;
 800109a:	4b0a      	ldr	r3, [pc, #40]	@ (80010c4 <update_value_7segment+0x40>)
 800109c:	881a      	ldrh	r2, [r3, #0]
 800109e:	4b0a      	ldr	r3, [pc, #40]	@ (80010c8 <update_value_7segment+0x44>)
 80010a0:	881b      	ldrh	r3, [r3, #0]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	4b0a      	ldr	r3, [pc, #40]	@ (80010d0 <update_value_7segment+0x4c>)
 80010a8:	801a      	strh	r2, [r3, #0]
	value_7seg_red_02 = value_7seg_red_0 - value_7seg_green_0;
 80010aa:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <update_value_7segment+0x40>)
 80010ac:	881a      	ldrh	r2, [r3, #0]
 80010ae:	4b07      	ldr	r3, [pc, #28]	@ (80010cc <update_value_7segment+0x48>)
 80010b0:	881b      	ldrh	r3, [r3, #0]
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	4b07      	ldr	r3, [pc, #28]	@ (80010d4 <update_value_7segment+0x50>)
 80010b8:	801a      	strh	r2, [r3, #0]
}
 80010ba:	bf00      	nop
 80010bc:	46bd      	mov	sp, r7
 80010be:	bc80      	pop	{r7}
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	20000000 	.word	0x20000000
 80010c8:	20000006 	.word	0x20000006
 80010cc:	20000008 	.word	0x20000008
 80010d0:	20000002 	.word	0x20000002
 80010d4:	20000004 	.word	0x20000004

080010d8 <update7SEG>:

/////////////////////
void update7SEG(int index){
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
		//DATA BUFFER
		Buffer = Led_Buffer[index];
 80010e0:	4a15      	ldr	r2, [pc, #84]	@ (8001138 <update7SEG+0x60>)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010e8:	b2da      	uxtb	r2, r3
 80010ea:	4b14      	ldr	r3, [pc, #80]	@ (800113c <update7SEG+0x64>)
 80010ec:	701a      	strb	r2, [r3, #0]

		//scan led
		for(int i = 0; i < Max_Led; i++){
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	e00f      	b.n	8001114 <update7SEG+0x3c>
			Led_Pos[i] = (En_Led_Pos[index] >> i) & 0b1;
 80010f4:	4a12      	ldr	r2, [pc, #72]	@ (8001140 <update7SEG+0x68>)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001102:	f003 0201 	and.w	r2, r3, #1
 8001106:	490f      	ldr	r1, [pc, #60]	@ (8001144 <update7SEG+0x6c>)
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < Max_Led; i++){
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	3301      	adds	r3, #1
 8001112:	60fb      	str	r3, [r7, #12]
 8001114:	4b0c      	ldr	r3, [pc, #48]	@ (8001148 <update7SEG+0x70>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	461a      	mov	r2, r3
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	4293      	cmp	r3, r2
 800111e:	dbe9      	blt.n	80010f4 <update7SEG+0x1c>
		}

		///////////////////////
		display7SEG(Buffer);
 8001120:	4b06      	ldr	r3, [pc, #24]	@ (800113c <update7SEG+0x64>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff f9ff 	bl	8000528 <display7SEG>
		En_led_7_seg();
 800112a:	f7ff ff3f 	bl	8000fac <En_led_7_seg>
}
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000154 	.word	0x20000154
 800113c:	20000165 	.word	0x20000165
 8001140:	20000058 	.word	0x20000058
 8001144:	20000048 	.word	0x20000048
 8001148:	20000068 	.word	0x20000068

0800114c <scan_led>:
		flag_timer[1] = 0;
	}
}


void scan_led(){
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
	if(flag_timer[0]){
 8001150:	4b0d      	ldr	r3, [pc, #52]	@ (8001188 <scan_led+0x3c>)
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d014      	beq.n	8001182 <scan_led+0x36>
		update7SEG(index_led++);
 8001158:	4b0c      	ldr	r3, [pc, #48]	@ (800118c <scan_led+0x40>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	1c5a      	adds	r2, r3, #1
 800115e:	b2d1      	uxtb	r1, r2
 8001160:	4a0a      	ldr	r2, [pc, #40]	@ (800118c <scan_led+0x40>)
 8001162:	7011      	strb	r1, [r2, #0]
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff ffb7 	bl	80010d8 <update7SEG>
		if(index_led > Max_Led - 1) index_led = 0;
 800116a:	4b09      	ldr	r3, [pc, #36]	@ (8001190 <scan_led+0x44>)
 800116c:	781a      	ldrb	r2, [r3, #0]
 800116e:	4b07      	ldr	r3, [pc, #28]	@ (800118c <scan_led+0x40>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	429a      	cmp	r2, r3
 8001174:	d802      	bhi.n	800117c <scan_led+0x30>
 8001176:	4b05      	ldr	r3, [pc, #20]	@ (800118c <scan_led+0x40>)
 8001178:	2200      	movs	r2, #0
 800117a:	701a      	strb	r2, [r3, #0]
		flag_timer[0] = 0;
 800117c:	4b02      	ldr	r3, [pc, #8]	@ (8001188 <scan_led+0x3c>)
 800117e:	2200      	movs	r2, #0
 8001180:	801a      	strh	r2, [r3, #0]
	}




}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	200000d0 	.word	0x200000d0
 800118c:	20000164 	.word	0x20000164
 8001190:	20000068 	.word	0x20000068

08001194 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001194:	f7ff fdf8 	bl	8000d88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001198:	480b      	ldr	r0, [pc, #44]	@ (80011c8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800119a:	490c      	ldr	r1, [pc, #48]	@ (80011cc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800119c:	4a0c      	ldr	r2, [pc, #48]	@ (80011d0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800119e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011a0:	e002      	b.n	80011a8 <LoopCopyDataInit>

080011a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011a6:	3304      	adds	r3, #4

080011a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011ac:	d3f9      	bcc.n	80011a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ae:	4a09      	ldr	r2, [pc, #36]	@ (80011d4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80011b0:	4c09      	ldr	r4, [pc, #36]	@ (80011d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011b4:	e001      	b.n	80011ba <LoopFillZerobss>

080011b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011b8:	3204      	adds	r2, #4

080011ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011bc:	d3fb      	bcc.n	80011b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011be:	f001 fafb 	bl	80027b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011c2:	f7ff fc83 	bl	8000acc <main>
  bx lr
 80011c6:	4770      	bx	lr
  ldr r0, =_sdata
 80011c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011cc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80011d0:	08002878 	.word	0x08002878
  ldr r2, =_sbss
 80011d4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80011d8:	2000016c 	.word	0x2000016c

080011dc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011dc:	e7fe      	b.n	80011dc <ADC1_IRQHandler>

080011de <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011de:	b580      	push	{r7, lr}
 80011e0:	af00      	add	r7, sp, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011e2:	2003      	movs	r0, #3
 80011e4:	f000 f920 	bl	8001428 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011e8:	200f      	movs	r0, #15
 80011ea:	f000 f805 	bl	80011f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011ee:	f7ff fd63 	bl	8000cb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011f2:	2300      	movs	r3, #0
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001200:	4b12      	ldr	r3, [pc, #72]	@ (800124c <HAL_InitTick+0x54>)
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	4b12      	ldr	r3, [pc, #72]	@ (8001250 <HAL_InitTick+0x58>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	4619      	mov	r1, r3
 800120a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800120e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001212:	fbb2 f3f3 	udiv	r3, r2, r3
 8001216:	4618      	mov	r0, r3
 8001218:	f000 f93b 	bl	8001492 <HAL_SYSTICK_Config>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e00e      	b.n	8001244 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2b0f      	cmp	r3, #15
 800122a:	d80a      	bhi.n	8001242 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800122c:	2200      	movs	r2, #0
 800122e:	6879      	ldr	r1, [r7, #4]
 8001230:	f04f 30ff 	mov.w	r0, #4294967295
 8001234:	f000 f903 	bl	800143e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001238:	4a06      	ldr	r2, [pc, #24]	@ (8001254 <HAL_InitTick+0x5c>)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800123e:	2300      	movs	r3, #0
 8001240:	e000      	b.n	8001244 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
}
 8001244:	4618      	mov	r0, r3
 8001246:	3708      	adds	r7, #8
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	20000044 	.word	0x20000044
 8001250:	20000070 	.word	0x20000070
 8001254:	2000006c 	.word	0x2000006c

08001258 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800125c:	4b05      	ldr	r3, [pc, #20]	@ (8001274 <HAL_IncTick+0x1c>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	461a      	mov	r2, r3
 8001262:	4b05      	ldr	r3, [pc, #20]	@ (8001278 <HAL_IncTick+0x20>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4413      	add	r3, r2
 8001268:	4a03      	ldr	r2, [pc, #12]	@ (8001278 <HAL_IncTick+0x20>)
 800126a:	6013      	str	r3, [r2, #0]
}
 800126c:	bf00      	nop
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr
 8001274:	20000070 	.word	0x20000070
 8001278:	20000168 	.word	0x20000168

0800127c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  return uwTick;
 8001280:	4b02      	ldr	r3, [pc, #8]	@ (800128c <HAL_GetTick+0x10>)
 8001282:	681b      	ldr	r3, [r3, #0]
}
 8001284:	4618      	mov	r0, r3
 8001286:	46bd      	mov	sp, r7
 8001288:	bc80      	pop	{r7}
 800128a:	4770      	bx	lr
 800128c:	20000168 	.word	0x20000168

08001290 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001290:	b480      	push	{r7}
 8001292:	b085      	sub	sp, #20
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f003 0307 	and.w	r3, r3, #7
 800129e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012a0:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <__NVIC_SetPriorityGrouping+0x44>)
 80012a2:	68db      	ldr	r3, [r3, #12]
 80012a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012a6:	68ba      	ldr	r2, [r7, #8]
 80012a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012ac:	4013      	ands	r3, r2
 80012ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012c2:	4a04      	ldr	r2, [pc, #16]	@ (80012d4 <__NVIC_SetPriorityGrouping+0x44>)
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	60d3      	str	r3, [r2, #12]
}
 80012c8:	bf00      	nop
 80012ca:	3714      	adds	r7, #20
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bc80      	pop	{r7}
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	e000ed00 	.word	0xe000ed00

080012d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012dc:	4b04      	ldr	r3, [pc, #16]	@ (80012f0 <__NVIC_GetPriorityGrouping+0x18>)
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	0a1b      	lsrs	r3, r3, #8
 80012e2:	f003 0307 	and.w	r3, r3, #7
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bc80      	pop	{r7}
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	e000ed00 	.word	0xe000ed00

080012f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001302:	2b00      	cmp	r3, #0
 8001304:	db0b      	blt.n	800131e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001306:	79fb      	ldrb	r3, [r7, #7]
 8001308:	f003 021f 	and.w	r2, r3, #31
 800130c:	4906      	ldr	r1, [pc, #24]	@ (8001328 <__NVIC_EnableIRQ+0x34>)
 800130e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001312:	095b      	lsrs	r3, r3, #5
 8001314:	2001      	movs	r0, #1
 8001316:	fa00 f202 	lsl.w	r2, r0, r2
 800131a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800131e:	bf00      	nop
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr
 8001328:	e000e100 	.word	0xe000e100

0800132c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	6039      	str	r1, [r7, #0]
 8001336:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800133c:	2b00      	cmp	r3, #0
 800133e:	db0a      	blt.n	8001356 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	b2da      	uxtb	r2, r3
 8001344:	490c      	ldr	r1, [pc, #48]	@ (8001378 <__NVIC_SetPriority+0x4c>)
 8001346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800134a:	0112      	lsls	r2, r2, #4
 800134c:	b2d2      	uxtb	r2, r2
 800134e:	440b      	add	r3, r1
 8001350:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001354:	e00a      	b.n	800136c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	b2da      	uxtb	r2, r3
 800135a:	4908      	ldr	r1, [pc, #32]	@ (800137c <__NVIC_SetPriority+0x50>)
 800135c:	79fb      	ldrb	r3, [r7, #7]
 800135e:	f003 030f 	and.w	r3, r3, #15
 8001362:	3b04      	subs	r3, #4
 8001364:	0112      	lsls	r2, r2, #4
 8001366:	b2d2      	uxtb	r2, r2
 8001368:	440b      	add	r3, r1
 800136a:	761a      	strb	r2, [r3, #24]
}
 800136c:	bf00      	nop
 800136e:	370c      	adds	r7, #12
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	e000e100 	.word	0xe000e100
 800137c:	e000ed00 	.word	0xe000ed00

08001380 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001380:	b480      	push	{r7}
 8001382:	b089      	sub	sp, #36	@ 0x24
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f003 0307 	and.w	r3, r3, #7
 8001392:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	f1c3 0307 	rsb	r3, r3, #7
 800139a:	2b04      	cmp	r3, #4
 800139c:	bf28      	it	cs
 800139e:	2304      	movcs	r3, #4
 80013a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	3304      	adds	r3, #4
 80013a6:	2b06      	cmp	r3, #6
 80013a8:	d902      	bls.n	80013b0 <NVIC_EncodePriority+0x30>
 80013aa:	69fb      	ldr	r3, [r7, #28]
 80013ac:	3b03      	subs	r3, #3
 80013ae:	e000      	b.n	80013b2 <NVIC_EncodePriority+0x32>
 80013b0:	2300      	movs	r3, #0
 80013b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013b4:	f04f 32ff 	mov.w	r2, #4294967295
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	fa02 f303 	lsl.w	r3, r2, r3
 80013be:	43da      	mvns	r2, r3
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	401a      	ands	r2, r3
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013c8:	f04f 31ff 	mov.w	r1, #4294967295
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	fa01 f303 	lsl.w	r3, r1, r3
 80013d2:	43d9      	mvns	r1, r3
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013d8:	4313      	orrs	r3, r2
         );
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3724      	adds	r7, #36	@ 0x24
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr

080013e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3b01      	subs	r3, #1
 80013f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013f4:	d301      	bcc.n	80013fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013f6:	2301      	movs	r3, #1
 80013f8:	e00f      	b.n	800141a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001424 <SysTick_Config+0x40>)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	3b01      	subs	r3, #1
 8001400:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001402:	210f      	movs	r1, #15
 8001404:	f04f 30ff 	mov.w	r0, #4294967295
 8001408:	f7ff ff90 	bl	800132c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800140c:	4b05      	ldr	r3, [pc, #20]	@ (8001424 <SysTick_Config+0x40>)
 800140e:	2200      	movs	r2, #0
 8001410:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001412:	4b04      	ldr	r3, [pc, #16]	@ (8001424 <SysTick_Config+0x40>)
 8001414:	2207      	movs	r2, #7
 8001416:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	e000e010 	.word	0xe000e010

08001428 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	f7ff ff2d 	bl	8001290 <__NVIC_SetPriorityGrouping>
}
 8001436:	bf00      	nop
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800143e:	b580      	push	{r7, lr}
 8001440:	b086      	sub	sp, #24
 8001442:	af00      	add	r7, sp, #0
 8001444:	4603      	mov	r3, r0
 8001446:	60b9      	str	r1, [r7, #8]
 8001448:	607a      	str	r2, [r7, #4]
 800144a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001450:	f7ff ff42 	bl	80012d8 <__NVIC_GetPriorityGrouping>
 8001454:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	68b9      	ldr	r1, [r7, #8]
 800145a:	6978      	ldr	r0, [r7, #20]
 800145c:	f7ff ff90 	bl	8001380 <NVIC_EncodePriority>
 8001460:	4602      	mov	r2, r0
 8001462:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001466:	4611      	mov	r1, r2
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff ff5f 	bl	800132c <__NVIC_SetPriority>
}
 800146e:	bf00      	nop
 8001470:	3718      	adds	r7, #24
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}

08001476 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b082      	sub	sp, #8
 800147a:	af00      	add	r7, sp, #0
 800147c:	4603      	mov	r3, r0
 800147e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff ff35 	bl	80012f4 <__NVIC_EnableIRQ>
}
 800148a:	bf00      	nop
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001492:	b580      	push	{r7, lr}
 8001494:	b082      	sub	sp, #8
 8001496:	af00      	add	r7, sp, #0
 8001498:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800149a:	6878      	ldr	r0, [r7, #4]
 800149c:	f7ff ffa2 	bl	80013e4 <SysTick_Config>
 80014a0:	4603      	mov	r3, r0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
	...

080014ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b08b      	sub	sp, #44	@ 0x2c
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014b6:	2300      	movs	r3, #0
 80014b8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014ba:	2300      	movs	r3, #0
 80014bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014be:	e169      	b.n	8001794 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80014c0:	2201      	movs	r2, #1
 80014c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c4:	fa02 f303 	lsl.w	r3, r2, r3
 80014c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	69fa      	ldr	r2, [r7, #28]
 80014d0:	4013      	ands	r3, r2
 80014d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80014d4:	69ba      	ldr	r2, [r7, #24]
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	429a      	cmp	r2, r3
 80014da:	f040 8158 	bne.w	800178e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	4a9a      	ldr	r2, [pc, #616]	@ (800174c <HAL_GPIO_Init+0x2a0>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d05e      	beq.n	80015a6 <HAL_GPIO_Init+0xfa>
 80014e8:	4a98      	ldr	r2, [pc, #608]	@ (800174c <HAL_GPIO_Init+0x2a0>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d875      	bhi.n	80015da <HAL_GPIO_Init+0x12e>
 80014ee:	4a98      	ldr	r2, [pc, #608]	@ (8001750 <HAL_GPIO_Init+0x2a4>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d058      	beq.n	80015a6 <HAL_GPIO_Init+0xfa>
 80014f4:	4a96      	ldr	r2, [pc, #600]	@ (8001750 <HAL_GPIO_Init+0x2a4>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d86f      	bhi.n	80015da <HAL_GPIO_Init+0x12e>
 80014fa:	4a96      	ldr	r2, [pc, #600]	@ (8001754 <HAL_GPIO_Init+0x2a8>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d052      	beq.n	80015a6 <HAL_GPIO_Init+0xfa>
 8001500:	4a94      	ldr	r2, [pc, #592]	@ (8001754 <HAL_GPIO_Init+0x2a8>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d869      	bhi.n	80015da <HAL_GPIO_Init+0x12e>
 8001506:	4a94      	ldr	r2, [pc, #592]	@ (8001758 <HAL_GPIO_Init+0x2ac>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d04c      	beq.n	80015a6 <HAL_GPIO_Init+0xfa>
 800150c:	4a92      	ldr	r2, [pc, #584]	@ (8001758 <HAL_GPIO_Init+0x2ac>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d863      	bhi.n	80015da <HAL_GPIO_Init+0x12e>
 8001512:	4a92      	ldr	r2, [pc, #584]	@ (800175c <HAL_GPIO_Init+0x2b0>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d046      	beq.n	80015a6 <HAL_GPIO_Init+0xfa>
 8001518:	4a90      	ldr	r2, [pc, #576]	@ (800175c <HAL_GPIO_Init+0x2b0>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d85d      	bhi.n	80015da <HAL_GPIO_Init+0x12e>
 800151e:	2b12      	cmp	r3, #18
 8001520:	d82a      	bhi.n	8001578 <HAL_GPIO_Init+0xcc>
 8001522:	2b12      	cmp	r3, #18
 8001524:	d859      	bhi.n	80015da <HAL_GPIO_Init+0x12e>
 8001526:	a201      	add	r2, pc, #4	@ (adr r2, 800152c <HAL_GPIO_Init+0x80>)
 8001528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800152c:	080015a7 	.word	0x080015a7
 8001530:	08001581 	.word	0x08001581
 8001534:	08001593 	.word	0x08001593
 8001538:	080015d5 	.word	0x080015d5
 800153c:	080015db 	.word	0x080015db
 8001540:	080015db 	.word	0x080015db
 8001544:	080015db 	.word	0x080015db
 8001548:	080015db 	.word	0x080015db
 800154c:	080015db 	.word	0x080015db
 8001550:	080015db 	.word	0x080015db
 8001554:	080015db 	.word	0x080015db
 8001558:	080015db 	.word	0x080015db
 800155c:	080015db 	.word	0x080015db
 8001560:	080015db 	.word	0x080015db
 8001564:	080015db 	.word	0x080015db
 8001568:	080015db 	.word	0x080015db
 800156c:	080015db 	.word	0x080015db
 8001570:	08001589 	.word	0x08001589
 8001574:	0800159d 	.word	0x0800159d
 8001578:	4a79      	ldr	r2, [pc, #484]	@ (8001760 <HAL_GPIO_Init+0x2b4>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d013      	beq.n	80015a6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800157e:	e02c      	b.n	80015da <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	623b      	str	r3, [r7, #32]
          break;
 8001586:	e029      	b.n	80015dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	3304      	adds	r3, #4
 800158e:	623b      	str	r3, [r7, #32]
          break;
 8001590:	e024      	b.n	80015dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	68db      	ldr	r3, [r3, #12]
 8001596:	3308      	adds	r3, #8
 8001598:	623b      	str	r3, [r7, #32]
          break;
 800159a:	e01f      	b.n	80015dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	330c      	adds	r3, #12
 80015a2:	623b      	str	r3, [r7, #32]
          break;
 80015a4:	e01a      	b.n	80015dc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d102      	bne.n	80015b4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80015ae:	2304      	movs	r3, #4
 80015b0:	623b      	str	r3, [r7, #32]
          break;
 80015b2:	e013      	b.n	80015dc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d105      	bne.n	80015c8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015bc:	2308      	movs	r3, #8
 80015be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	69fa      	ldr	r2, [r7, #28]
 80015c4:	611a      	str	r2, [r3, #16]
          break;
 80015c6:	e009      	b.n	80015dc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015c8:	2308      	movs	r3, #8
 80015ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	69fa      	ldr	r2, [r7, #28]
 80015d0:	615a      	str	r2, [r3, #20]
          break;
 80015d2:	e003      	b.n	80015dc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015d4:	2300      	movs	r3, #0
 80015d6:	623b      	str	r3, [r7, #32]
          break;
 80015d8:	e000      	b.n	80015dc <HAL_GPIO_Init+0x130>
          break;
 80015da:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	2bff      	cmp	r3, #255	@ 0xff
 80015e0:	d801      	bhi.n	80015e6 <HAL_GPIO_Init+0x13a>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	e001      	b.n	80015ea <HAL_GPIO_Init+0x13e>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	3304      	adds	r3, #4
 80015ea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80015ec:	69bb      	ldr	r3, [r7, #24]
 80015ee:	2bff      	cmp	r3, #255	@ 0xff
 80015f0:	d802      	bhi.n	80015f8 <HAL_GPIO_Init+0x14c>
 80015f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	e002      	b.n	80015fe <HAL_GPIO_Init+0x152>
 80015f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fa:	3b08      	subs	r3, #8
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	210f      	movs	r1, #15
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	fa01 f303 	lsl.w	r3, r1, r3
 800160c:	43db      	mvns	r3, r3
 800160e:	401a      	ands	r2, r3
 8001610:	6a39      	ldr	r1, [r7, #32]
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	fa01 f303 	lsl.w	r3, r1, r3
 8001618:	431a      	orrs	r2, r3
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001626:	2b00      	cmp	r3, #0
 8001628:	f000 80b1 	beq.w	800178e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800162c:	4b4d      	ldr	r3, [pc, #308]	@ (8001764 <HAL_GPIO_Init+0x2b8>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	4a4c      	ldr	r2, [pc, #304]	@ (8001764 <HAL_GPIO_Init+0x2b8>)
 8001632:	f043 0301 	orr.w	r3, r3, #1
 8001636:	6193      	str	r3, [r2, #24]
 8001638:	4b4a      	ldr	r3, [pc, #296]	@ (8001764 <HAL_GPIO_Init+0x2b8>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	f003 0301 	and.w	r3, r3, #1
 8001640:	60bb      	str	r3, [r7, #8]
 8001642:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001644:	4a48      	ldr	r2, [pc, #288]	@ (8001768 <HAL_GPIO_Init+0x2bc>)
 8001646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001648:	089b      	lsrs	r3, r3, #2
 800164a:	3302      	adds	r3, #2
 800164c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001650:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001654:	f003 0303 	and.w	r3, r3, #3
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	220f      	movs	r2, #15
 800165c:	fa02 f303 	lsl.w	r3, r2, r3
 8001660:	43db      	mvns	r3, r3
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	4013      	ands	r3, r2
 8001666:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4a40      	ldr	r2, [pc, #256]	@ (800176c <HAL_GPIO_Init+0x2c0>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d013      	beq.n	8001698 <HAL_GPIO_Init+0x1ec>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	4a3f      	ldr	r2, [pc, #252]	@ (8001770 <HAL_GPIO_Init+0x2c4>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d00d      	beq.n	8001694 <HAL_GPIO_Init+0x1e8>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4a3e      	ldr	r2, [pc, #248]	@ (8001774 <HAL_GPIO_Init+0x2c8>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d007      	beq.n	8001690 <HAL_GPIO_Init+0x1e4>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	4a3d      	ldr	r2, [pc, #244]	@ (8001778 <HAL_GPIO_Init+0x2cc>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d101      	bne.n	800168c <HAL_GPIO_Init+0x1e0>
 8001688:	2303      	movs	r3, #3
 800168a:	e006      	b.n	800169a <HAL_GPIO_Init+0x1ee>
 800168c:	2304      	movs	r3, #4
 800168e:	e004      	b.n	800169a <HAL_GPIO_Init+0x1ee>
 8001690:	2302      	movs	r3, #2
 8001692:	e002      	b.n	800169a <HAL_GPIO_Init+0x1ee>
 8001694:	2301      	movs	r3, #1
 8001696:	e000      	b.n	800169a <HAL_GPIO_Init+0x1ee>
 8001698:	2300      	movs	r3, #0
 800169a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800169c:	f002 0203 	and.w	r2, r2, #3
 80016a0:	0092      	lsls	r2, r2, #2
 80016a2:	4093      	lsls	r3, r2
 80016a4:	68fa      	ldr	r2, [r7, #12]
 80016a6:	4313      	orrs	r3, r2
 80016a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016aa:	492f      	ldr	r1, [pc, #188]	@ (8001768 <HAL_GPIO_Init+0x2bc>)
 80016ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ae:	089b      	lsrs	r3, r3, #2
 80016b0:	3302      	adds	r3, #2
 80016b2:	68fa      	ldr	r2, [r7, #12]
 80016b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d006      	beq.n	80016d2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016c4:	4b2d      	ldr	r3, [pc, #180]	@ (800177c <HAL_GPIO_Init+0x2d0>)
 80016c6:	689a      	ldr	r2, [r3, #8]
 80016c8:	492c      	ldr	r1, [pc, #176]	@ (800177c <HAL_GPIO_Init+0x2d0>)
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	608b      	str	r3, [r1, #8]
 80016d0:	e006      	b.n	80016e0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016d2:	4b2a      	ldr	r3, [pc, #168]	@ (800177c <HAL_GPIO_Init+0x2d0>)
 80016d4:	689a      	ldr	r2, [r3, #8]
 80016d6:	69bb      	ldr	r3, [r7, #24]
 80016d8:	43db      	mvns	r3, r3
 80016da:	4928      	ldr	r1, [pc, #160]	@ (800177c <HAL_GPIO_Init+0x2d0>)
 80016dc:	4013      	ands	r3, r2
 80016de:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d006      	beq.n	80016fa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80016ec:	4b23      	ldr	r3, [pc, #140]	@ (800177c <HAL_GPIO_Init+0x2d0>)
 80016ee:	68da      	ldr	r2, [r3, #12]
 80016f0:	4922      	ldr	r1, [pc, #136]	@ (800177c <HAL_GPIO_Init+0x2d0>)
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	60cb      	str	r3, [r1, #12]
 80016f8:	e006      	b.n	8001708 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016fa:	4b20      	ldr	r3, [pc, #128]	@ (800177c <HAL_GPIO_Init+0x2d0>)
 80016fc:	68da      	ldr	r2, [r3, #12]
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	43db      	mvns	r3, r3
 8001702:	491e      	ldr	r1, [pc, #120]	@ (800177c <HAL_GPIO_Init+0x2d0>)
 8001704:	4013      	ands	r3, r2
 8001706:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001710:	2b00      	cmp	r3, #0
 8001712:	d006      	beq.n	8001722 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001714:	4b19      	ldr	r3, [pc, #100]	@ (800177c <HAL_GPIO_Init+0x2d0>)
 8001716:	685a      	ldr	r2, [r3, #4]
 8001718:	4918      	ldr	r1, [pc, #96]	@ (800177c <HAL_GPIO_Init+0x2d0>)
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	4313      	orrs	r3, r2
 800171e:	604b      	str	r3, [r1, #4]
 8001720:	e006      	b.n	8001730 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001722:	4b16      	ldr	r3, [pc, #88]	@ (800177c <HAL_GPIO_Init+0x2d0>)
 8001724:	685a      	ldr	r2, [r3, #4]
 8001726:	69bb      	ldr	r3, [r7, #24]
 8001728:	43db      	mvns	r3, r3
 800172a:	4914      	ldr	r1, [pc, #80]	@ (800177c <HAL_GPIO_Init+0x2d0>)
 800172c:	4013      	ands	r3, r2
 800172e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001738:	2b00      	cmp	r3, #0
 800173a:	d021      	beq.n	8001780 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800173c:	4b0f      	ldr	r3, [pc, #60]	@ (800177c <HAL_GPIO_Init+0x2d0>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	490e      	ldr	r1, [pc, #56]	@ (800177c <HAL_GPIO_Init+0x2d0>)
 8001742:	69bb      	ldr	r3, [r7, #24]
 8001744:	4313      	orrs	r3, r2
 8001746:	600b      	str	r3, [r1, #0]
 8001748:	e021      	b.n	800178e <HAL_GPIO_Init+0x2e2>
 800174a:	bf00      	nop
 800174c:	10320000 	.word	0x10320000
 8001750:	10310000 	.word	0x10310000
 8001754:	10220000 	.word	0x10220000
 8001758:	10210000 	.word	0x10210000
 800175c:	10120000 	.word	0x10120000
 8001760:	10110000 	.word	0x10110000
 8001764:	40021000 	.word	0x40021000
 8001768:	40010000 	.word	0x40010000
 800176c:	40010800 	.word	0x40010800
 8001770:	40010c00 	.word	0x40010c00
 8001774:	40011000 	.word	0x40011000
 8001778:	40011400 	.word	0x40011400
 800177c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001780:	4b0b      	ldr	r3, [pc, #44]	@ (80017b0 <HAL_GPIO_Init+0x304>)
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	69bb      	ldr	r3, [r7, #24]
 8001786:	43db      	mvns	r3, r3
 8001788:	4909      	ldr	r1, [pc, #36]	@ (80017b0 <HAL_GPIO_Init+0x304>)
 800178a:	4013      	ands	r3, r2
 800178c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800178e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001790:	3301      	adds	r3, #1
 8001792:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800179a:	fa22 f303 	lsr.w	r3, r2, r3
 800179e:	2b00      	cmp	r3, #0
 80017a0:	f47f ae8e 	bne.w	80014c0 <HAL_GPIO_Init+0x14>
  }
}
 80017a4:	bf00      	nop
 80017a6:	bf00      	nop
 80017a8:	372c      	adds	r7, #44	@ 0x2c
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr
 80017b0:	40010400 	.word	0x40010400

080017b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b085      	sub	sp, #20
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	689a      	ldr	r2, [r3, #8]
 80017c4:	887b      	ldrh	r3, [r7, #2]
 80017c6:	4013      	ands	r3, r2
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d002      	beq.n	80017d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80017cc:	2301      	movs	r3, #1
 80017ce:	73fb      	strb	r3, [r7, #15]
 80017d0:	e001      	b.n	80017d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80017d2:	2300      	movs	r3, #0
 80017d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80017d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3714      	adds	r7, #20
 80017dc:	46bd      	mov	sp, r7
 80017de:	bc80      	pop	{r7}
 80017e0:	4770      	bx	lr

080017e2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017e2:	b480      	push	{r7}
 80017e4:	b083      	sub	sp, #12
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
 80017ea:	460b      	mov	r3, r1
 80017ec:	807b      	strh	r3, [r7, #2]
 80017ee:	4613      	mov	r3, r2
 80017f0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017f2:	787b      	ldrb	r3, [r7, #1]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d003      	beq.n	8001800 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017f8:	887a      	ldrh	r2, [r7, #2]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80017fe:	e003      	b.n	8001808 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001800:	887b      	ldrh	r3, [r7, #2]
 8001802:	041a      	lsls	r2, r3, #16
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	611a      	str	r2, [r3, #16]
}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	bc80      	pop	{r7}
 8001810:	4770      	bx	lr
	...

08001814 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b086      	sub	sp, #24
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d101      	bne.n	8001826 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e272      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0301 	and.w	r3, r3, #1
 800182e:	2b00      	cmp	r3, #0
 8001830:	f000 8087 	beq.w	8001942 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001834:	4b92      	ldr	r3, [pc, #584]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f003 030c 	and.w	r3, r3, #12
 800183c:	2b04      	cmp	r3, #4
 800183e:	d00c      	beq.n	800185a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001840:	4b8f      	ldr	r3, [pc, #572]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f003 030c 	and.w	r3, r3, #12
 8001848:	2b08      	cmp	r3, #8
 800184a:	d112      	bne.n	8001872 <HAL_RCC_OscConfig+0x5e>
 800184c:	4b8c      	ldr	r3, [pc, #560]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001854:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001858:	d10b      	bne.n	8001872 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800185a:	4b89      	ldr	r3, [pc, #548]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d06c      	beq.n	8001940 <HAL_RCC_OscConfig+0x12c>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d168      	bne.n	8001940 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e24c      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800187a:	d106      	bne.n	800188a <HAL_RCC_OscConfig+0x76>
 800187c:	4b80      	ldr	r3, [pc, #512]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a7f      	ldr	r2, [pc, #508]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 8001882:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001886:	6013      	str	r3, [r2, #0]
 8001888:	e02e      	b.n	80018e8 <HAL_RCC_OscConfig+0xd4>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d10c      	bne.n	80018ac <HAL_RCC_OscConfig+0x98>
 8001892:	4b7b      	ldr	r3, [pc, #492]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a7a      	ldr	r2, [pc, #488]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 8001898:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800189c:	6013      	str	r3, [r2, #0]
 800189e:	4b78      	ldr	r3, [pc, #480]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a77      	ldr	r2, [pc, #476]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 80018a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018a8:	6013      	str	r3, [r2, #0]
 80018aa:	e01d      	b.n	80018e8 <HAL_RCC_OscConfig+0xd4>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018b4:	d10c      	bne.n	80018d0 <HAL_RCC_OscConfig+0xbc>
 80018b6:	4b72      	ldr	r3, [pc, #456]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a71      	ldr	r2, [pc, #452]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 80018bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018c0:	6013      	str	r3, [r2, #0]
 80018c2:	4b6f      	ldr	r3, [pc, #444]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a6e      	ldr	r2, [pc, #440]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 80018c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018cc:	6013      	str	r3, [r2, #0]
 80018ce:	e00b      	b.n	80018e8 <HAL_RCC_OscConfig+0xd4>
 80018d0:	4b6b      	ldr	r3, [pc, #428]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a6a      	ldr	r2, [pc, #424]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 80018d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018da:	6013      	str	r3, [r2, #0]
 80018dc:	4b68      	ldr	r3, [pc, #416]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a67      	ldr	r2, [pc, #412]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 80018e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d013      	beq.n	8001918 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f0:	f7ff fcc4 	bl	800127c <HAL_GetTick>
 80018f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018f6:	e008      	b.n	800190a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018f8:	f7ff fcc0 	bl	800127c <HAL_GetTick>
 80018fc:	4602      	mov	r2, r0
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	2b64      	cmp	r3, #100	@ 0x64
 8001904:	d901      	bls.n	800190a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	e200      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800190a:	4b5d      	ldr	r3, [pc, #372]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d0f0      	beq.n	80018f8 <HAL_RCC_OscConfig+0xe4>
 8001916:	e014      	b.n	8001942 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001918:	f7ff fcb0 	bl	800127c <HAL_GetTick>
 800191c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001920:	f7ff fcac 	bl	800127c <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b64      	cmp	r3, #100	@ 0x64
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e1ec      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001932:	4b53      	ldr	r3, [pc, #332]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1f0      	bne.n	8001920 <HAL_RCC_OscConfig+0x10c>
 800193e:	e000      	b.n	8001942 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001940:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d063      	beq.n	8001a16 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800194e:	4b4c      	ldr	r3, [pc, #304]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f003 030c 	and.w	r3, r3, #12
 8001956:	2b00      	cmp	r3, #0
 8001958:	d00b      	beq.n	8001972 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800195a:	4b49      	ldr	r3, [pc, #292]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f003 030c 	and.w	r3, r3, #12
 8001962:	2b08      	cmp	r3, #8
 8001964:	d11c      	bne.n	80019a0 <HAL_RCC_OscConfig+0x18c>
 8001966:	4b46      	ldr	r3, [pc, #280]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d116      	bne.n	80019a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001972:	4b43      	ldr	r3, [pc, #268]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d005      	beq.n	800198a <HAL_RCC_OscConfig+0x176>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	691b      	ldr	r3, [r3, #16]
 8001982:	2b01      	cmp	r3, #1
 8001984:	d001      	beq.n	800198a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e1c0      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800198a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	695b      	ldr	r3, [r3, #20]
 8001996:	00db      	lsls	r3, r3, #3
 8001998:	4939      	ldr	r1, [pc, #228]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 800199a:	4313      	orrs	r3, r2
 800199c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800199e:	e03a      	b.n	8001a16 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	691b      	ldr	r3, [r3, #16]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d020      	beq.n	80019ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019a8:	4b36      	ldr	r3, [pc, #216]	@ (8001a84 <HAL_RCC_OscConfig+0x270>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ae:	f7ff fc65 	bl	800127c <HAL_GetTick>
 80019b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019b4:	e008      	b.n	80019c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019b6:	f7ff fc61 	bl	800127c <HAL_GetTick>
 80019ba:	4602      	mov	r2, r0
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d901      	bls.n	80019c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80019c4:	2303      	movs	r3, #3
 80019c6:	e1a1      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0302 	and.w	r3, r3, #2
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d0f0      	beq.n	80019b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	695b      	ldr	r3, [r3, #20]
 80019e0:	00db      	lsls	r3, r3, #3
 80019e2:	4927      	ldr	r1, [pc, #156]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 80019e4:	4313      	orrs	r3, r2
 80019e6:	600b      	str	r3, [r1, #0]
 80019e8:	e015      	b.n	8001a16 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ea:	4b26      	ldr	r3, [pc, #152]	@ (8001a84 <HAL_RCC_OscConfig+0x270>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f0:	f7ff fc44 	bl	800127c <HAL_GetTick>
 80019f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019f6:	e008      	b.n	8001a0a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019f8:	f7ff fc40 	bl	800127c <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d901      	bls.n	8001a0a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	e180      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0302 	and.w	r3, r3, #2
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d1f0      	bne.n	80019f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 0308 	and.w	r3, r3, #8
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d03a      	beq.n	8001a98 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	699b      	ldr	r3, [r3, #24]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d019      	beq.n	8001a5e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a2a:	4b17      	ldr	r3, [pc, #92]	@ (8001a88 <HAL_RCC_OscConfig+0x274>)
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a30:	f7ff fc24 	bl	800127c <HAL_GetTick>
 8001a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a36:	e008      	b.n	8001a4a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a38:	f7ff fc20 	bl	800127c <HAL_GetTick>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d901      	bls.n	8001a4a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e160      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001a80 <HAL_RCC_OscConfig+0x26c>)
 8001a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d0f0      	beq.n	8001a38 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a56:	2001      	movs	r0, #1
 8001a58:	f000 fa68 	bl	8001f2c <RCC_Delay>
 8001a5c:	e01c      	b.n	8001a98 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a88 <HAL_RCC_OscConfig+0x274>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a64:	f7ff fc0a 	bl	800127c <HAL_GetTick>
 8001a68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a6a:	e00f      	b.n	8001a8c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a6c:	f7ff fc06 	bl	800127c <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d908      	bls.n	8001a8c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e146      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
 8001a7e:	bf00      	nop
 8001a80:	40021000 	.word	0x40021000
 8001a84:	42420000 	.word	0x42420000
 8001a88:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a8c:	4b92      	ldr	r3, [pc, #584]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a90:	f003 0302 	and.w	r3, r3, #2
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d1e9      	bne.n	8001a6c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0304 	and.w	r3, r3, #4
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	f000 80a6 	beq.w	8001bf2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001aaa:	4b8b      	ldr	r3, [pc, #556]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d10d      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ab6:	4b88      	ldr	r3, [pc, #544]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	4a87      	ldr	r2, [pc, #540]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001abc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ac0:	61d3      	str	r3, [r2, #28]
 8001ac2:	4b85      	ldr	r3, [pc, #532]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001ac4:	69db      	ldr	r3, [r3, #28]
 8001ac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aca:	60bb      	str	r3, [r7, #8]
 8001acc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad2:	4b82      	ldr	r3, [pc, #520]	@ (8001cdc <HAL_RCC_OscConfig+0x4c8>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d118      	bne.n	8001b10 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ade:	4b7f      	ldr	r3, [pc, #508]	@ (8001cdc <HAL_RCC_OscConfig+0x4c8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a7e      	ldr	r2, [pc, #504]	@ (8001cdc <HAL_RCC_OscConfig+0x4c8>)
 8001ae4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ae8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aea:	f7ff fbc7 	bl	800127c <HAL_GetTick>
 8001aee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001af0:	e008      	b.n	8001b04 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001af2:	f7ff fbc3 	bl	800127c <HAL_GetTick>
 8001af6:	4602      	mov	r2, r0
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	2b64      	cmp	r3, #100	@ 0x64
 8001afe:	d901      	bls.n	8001b04 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e103      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b04:	4b75      	ldr	r3, [pc, #468]	@ (8001cdc <HAL_RCC_OscConfig+0x4c8>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d0f0      	beq.n	8001af2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d106      	bne.n	8001b26 <HAL_RCC_OscConfig+0x312>
 8001b18:	4b6f      	ldr	r3, [pc, #444]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b1a:	6a1b      	ldr	r3, [r3, #32]
 8001b1c:	4a6e      	ldr	r2, [pc, #440]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b1e:	f043 0301 	orr.w	r3, r3, #1
 8001b22:	6213      	str	r3, [r2, #32]
 8001b24:	e02d      	b.n	8001b82 <HAL_RCC_OscConfig+0x36e>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	68db      	ldr	r3, [r3, #12]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d10c      	bne.n	8001b48 <HAL_RCC_OscConfig+0x334>
 8001b2e:	4b6a      	ldr	r3, [pc, #424]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b30:	6a1b      	ldr	r3, [r3, #32]
 8001b32:	4a69      	ldr	r2, [pc, #420]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b34:	f023 0301 	bic.w	r3, r3, #1
 8001b38:	6213      	str	r3, [r2, #32]
 8001b3a:	4b67      	ldr	r3, [pc, #412]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b3c:	6a1b      	ldr	r3, [r3, #32]
 8001b3e:	4a66      	ldr	r2, [pc, #408]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b40:	f023 0304 	bic.w	r3, r3, #4
 8001b44:	6213      	str	r3, [r2, #32]
 8001b46:	e01c      	b.n	8001b82 <HAL_RCC_OscConfig+0x36e>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	2b05      	cmp	r3, #5
 8001b4e:	d10c      	bne.n	8001b6a <HAL_RCC_OscConfig+0x356>
 8001b50:	4b61      	ldr	r3, [pc, #388]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b52:	6a1b      	ldr	r3, [r3, #32]
 8001b54:	4a60      	ldr	r2, [pc, #384]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b56:	f043 0304 	orr.w	r3, r3, #4
 8001b5a:	6213      	str	r3, [r2, #32]
 8001b5c:	4b5e      	ldr	r3, [pc, #376]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b5e:	6a1b      	ldr	r3, [r3, #32]
 8001b60:	4a5d      	ldr	r2, [pc, #372]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b62:	f043 0301 	orr.w	r3, r3, #1
 8001b66:	6213      	str	r3, [r2, #32]
 8001b68:	e00b      	b.n	8001b82 <HAL_RCC_OscConfig+0x36e>
 8001b6a:	4b5b      	ldr	r3, [pc, #364]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b6c:	6a1b      	ldr	r3, [r3, #32]
 8001b6e:	4a5a      	ldr	r2, [pc, #360]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b70:	f023 0301 	bic.w	r3, r3, #1
 8001b74:	6213      	str	r3, [r2, #32]
 8001b76:	4b58      	ldr	r3, [pc, #352]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b78:	6a1b      	ldr	r3, [r3, #32]
 8001b7a:	4a57      	ldr	r2, [pc, #348]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b7c:	f023 0304 	bic.w	r3, r3, #4
 8001b80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d015      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b8a:	f7ff fb77 	bl	800127c <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b90:	e00a      	b.n	8001ba8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b92:	f7ff fb73 	bl	800127c <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d901      	bls.n	8001ba8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ba4:	2303      	movs	r3, #3
 8001ba6:	e0b1      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ba8:	4b4b      	ldr	r3, [pc, #300]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001baa:	6a1b      	ldr	r3, [r3, #32]
 8001bac:	f003 0302 	and.w	r3, r3, #2
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d0ee      	beq.n	8001b92 <HAL_RCC_OscConfig+0x37e>
 8001bb4:	e014      	b.n	8001be0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bb6:	f7ff fb61 	bl	800127c <HAL_GetTick>
 8001bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bbc:	e00a      	b.n	8001bd4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bbe:	f7ff fb5d 	bl	800127c <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e09b      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bd4:	4b40      	ldr	r3, [pc, #256]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001bd6:	6a1b      	ldr	r3, [r3, #32]
 8001bd8:	f003 0302 	and.w	r3, r3, #2
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d1ee      	bne.n	8001bbe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001be0:	7dfb      	ldrb	r3, [r7, #23]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d105      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001be6:	4b3c      	ldr	r3, [pc, #240]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001be8:	69db      	ldr	r3, [r3, #28]
 8001bea:	4a3b      	ldr	r2, [pc, #236]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001bec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001bf0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	69db      	ldr	r3, [r3, #28]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	f000 8087 	beq.w	8001d0a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bfc:	4b36      	ldr	r3, [pc, #216]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f003 030c 	and.w	r3, r3, #12
 8001c04:	2b08      	cmp	r3, #8
 8001c06:	d061      	beq.n	8001ccc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	69db      	ldr	r3, [r3, #28]
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d146      	bne.n	8001c9e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c10:	4b33      	ldr	r3, [pc, #204]	@ (8001ce0 <HAL_RCC_OscConfig+0x4cc>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c16:	f7ff fb31 	bl	800127c <HAL_GetTick>
 8001c1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c1c:	e008      	b.n	8001c30 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c1e:	f7ff fb2d 	bl	800127c <HAL_GetTick>
 8001c22:	4602      	mov	r2, r0
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d901      	bls.n	8001c30 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e06d      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c30:	4b29      	ldr	r3, [pc, #164]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d1f0      	bne.n	8001c1e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c44:	d108      	bne.n	8001c58 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c46:	4b24      	ldr	r3, [pc, #144]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c4a:	f023 020f 	bic.w	r2, r3, #15
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	4921      	ldr	r1, [pc, #132]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001c54:	4313      	orrs	r3, r2
 8001c56:	62cb      	str	r3, [r1, #44]	@ 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c58:	4b1f      	ldr	r3, [pc, #124]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6a19      	ldr	r1, [r3, #32]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c68:	430b      	orrs	r3, r1
 8001c6a:	491b      	ldr	r1, [pc, #108]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c70:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce0 <HAL_RCC_OscConfig+0x4cc>)
 8001c72:	2201      	movs	r2, #1
 8001c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c76:	f7ff fb01 	bl	800127c <HAL_GetTick>
 8001c7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c7c:	e008      	b.n	8001c90 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c7e:	f7ff fafd 	bl	800127c <HAL_GetTick>
 8001c82:	4602      	mov	r2, r0
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d901      	bls.n	8001c90 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	e03d      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c90:	4b11      	ldr	r3, [pc, #68]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d0f0      	beq.n	8001c7e <HAL_RCC_OscConfig+0x46a>
 8001c9c:	e035      	b.n	8001d0a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ce0 <HAL_RCC_OscConfig+0x4cc>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca4:	f7ff faea 	bl	800127c <HAL_GetTick>
 8001ca8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001caa:	e008      	b.n	8001cbe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cac:	f7ff fae6 	bl	800127c <HAL_GetTick>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d901      	bls.n	8001cbe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	e026      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cbe:	4b06      	ldr	r3, [pc, #24]	@ (8001cd8 <HAL_RCC_OscConfig+0x4c4>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d1f0      	bne.n	8001cac <HAL_RCC_OscConfig+0x498>
 8001cca:	e01e      	b.n	8001d0a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	69db      	ldr	r3, [r3, #28]
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d107      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e019      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
 8001cd8:	40021000 	.word	0x40021000
 8001cdc:	40007000 	.word	0x40007000
 8001ce0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ce4:	4b0b      	ldr	r3, [pc, #44]	@ (8001d14 <HAL_RCC_OscConfig+0x500>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a1b      	ldr	r3, [r3, #32]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d106      	bne.n	8001d06 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d001      	beq.n	8001d0a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e000      	b.n	8001d0c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001d0a:	2300      	movs	r3, #0
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3718      	adds	r7, #24
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40021000 	.word	0x40021000

08001d18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d101      	bne.n	8001d2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e0a0      	b.n	8001e6e <HAL_RCC_ClockConfig+0x156>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 0302 	and.w	r3, r3, #2
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d020      	beq.n	8001d7a <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0304 	and.w	r3, r3, #4
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d005      	beq.n	8001d50 <HAL_RCC_ClockConfig+0x38>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d44:	4b4c      	ldr	r3, [pc, #304]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	4a4b      	ldr	r2, [pc, #300]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001d4a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d4e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0308 	and.w	r3, r3, #8
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d005      	beq.n	8001d68 <HAL_RCC_ClockConfig+0x50>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d5c:	4b46      	ldr	r3, [pc, #280]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	4a45      	ldr	r2, [pc, #276]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001d62:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001d66:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d68:	4b43      	ldr	r3, [pc, #268]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	4940      	ldr	r1, [pc, #256]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001d76:	4313      	orrs	r3, r2
 8001d78:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0301 	and.w	r3, r3, #1
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d040      	beq.n	8001e08 <HAL_RCC_ClockConfig+0xf0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d107      	bne.n	8001d9e <HAL_RCC_ClockConfig+0x86>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d8e:	4b3a      	ldr	r3, [pc, #232]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d115      	bne.n	8001dc6 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e067      	b.n	8001e6e <HAL_RCC_ClockConfig+0x156>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d107      	bne.n	8001db6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001da6:	4b34      	ldr	r3, [pc, #208]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d109      	bne.n	8001dc6 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e05b      	b.n	8001e6e <HAL_RCC_ClockConfig+0x156>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001db6:	4b30      	ldr	r3, [pc, #192]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0302 	and.w	r3, r3, #2
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d101      	bne.n	8001dc6 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e053      	b.n	8001e6e <HAL_RCC_ClockConfig+0x156>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dc6:	4b2c      	ldr	r3, [pc, #176]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f023 0203 	bic.w	r2, r3, #3
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	4929      	ldr	r1, [pc, #164]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dd8:	f7ff fa50 	bl	800127c <HAL_GetTick>
 8001ddc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dde:	e00a      	b.n	8001df6 <HAL_RCC_ClockConfig+0xde>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001de0:	f7ff fa4c 	bl	800127c <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d901      	bls.n	8001df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e03b      	b.n	8001e6e <HAL_RCC_ClockConfig+0x156>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001df6:	4b20      	ldr	r3, [pc, #128]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f003 020c 	and.w	r2, r3, #12
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d1eb      	bne.n	8001de0 <HAL_RCC_ClockConfig+0xc8>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0304 	and.w	r3, r3, #4
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d008      	beq.n	8001e26 <HAL_RCC_ClockConfig+0x10e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e14:	4b18      	ldr	r3, [pc, #96]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	4915      	ldr	r1, [pc, #84]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001e22:	4313      	orrs	r3, r2
 8001e24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0308 	and.w	r3, r3, #8
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d009      	beq.n	8001e46 <HAL_RCC_ClockConfig+0x12e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e32:	4b11      	ldr	r3, [pc, #68]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	691b      	ldr	r3, [r3, #16]
 8001e3e:	00db      	lsls	r3, r3, #3
 8001e40:	490d      	ldr	r1, [pc, #52]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001e42:	4313      	orrs	r3, r2
 8001e44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e46:	f000 f81f 	bl	8001e88 <HAL_RCC_GetSysClockFreq>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e78 <HAL_RCC_ClockConfig+0x160>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	091b      	lsrs	r3, r3, #4
 8001e52:	f003 030f 	and.w	r3, r3, #15
 8001e56:	4909      	ldr	r1, [pc, #36]	@ (8001e7c <HAL_RCC_ClockConfig+0x164>)
 8001e58:	5ccb      	ldrb	r3, [r1, r3]
 8001e5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e5e:	4a08      	ldr	r2, [pc, #32]	@ (8001e80 <HAL_RCC_ClockConfig+0x168>)
 8001e60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e62:	4b08      	ldr	r3, [pc, #32]	@ (8001e84 <HAL_RCC_ClockConfig+0x16c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff f9c6 	bl	80011f8 <HAL_InitTick>

  return HAL_OK;
 8001e6c:	2300      	movs	r3, #0
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3710      	adds	r7, #16
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	08002840 	.word	0x08002840
 8001e80:	20000044 	.word	0x20000044
 8001e84:	2000006c 	.word	0x2000006c

08001e88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b087      	sub	sp, #28
 8001e8c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	2300      	movs	r3, #0
 8001e94:	60bb      	str	r3, [r7, #8]
 8001e96:	2300      	movs	r3, #0
 8001e98:	617b      	str	r3, [r7, #20]
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ea2:	4b1d      	ldr	r3, [pc, #116]	@ (8001f18 <HAL_RCC_GetSysClockFreq+0x90>)
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f003 030c 	and.w	r3, r3, #12
 8001eae:	2b04      	cmp	r3, #4
 8001eb0:	d002      	beq.n	8001eb8 <HAL_RCC_GetSysClockFreq+0x30>
 8001eb2:	2b08      	cmp	r3, #8
 8001eb4:	d003      	beq.n	8001ebe <HAL_RCC_GetSysClockFreq+0x36>
 8001eb6:	e026      	b.n	8001f06 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001eb8:	4b18      	ldr	r3, [pc, #96]	@ (8001f1c <HAL_RCC_GetSysClockFreq+0x94>)
 8001eba:	613b      	str	r3, [r7, #16]
      break;
 8001ebc:	e026      	b.n	8001f0c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	0c9b      	lsrs	r3, r3, #18
 8001ec2:	f003 030f 	and.w	r3, r3, #15
 8001ec6:	4a16      	ldr	r2, [pc, #88]	@ (8001f20 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ec8:	5cd3      	ldrb	r3, [r2, r3]
 8001eca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d00f      	beq.n	8001ef6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8001ed6:	4b10      	ldr	r3, [pc, #64]	@ (8001f18 <HAL_RCC_GetSysClockFreq+0x90>)
 8001ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eda:	f003 030f 	and.w	r3, r3, #15
 8001ede:	4a11      	ldr	r2, [pc, #68]	@ (8001f24 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ee0:	5cd3      	ldrb	r3, [r2, r3]
 8001ee2:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	4a0d      	ldr	r2, [pc, #52]	@ (8001f1c <HAL_RCC_GetSysClockFreq+0x94>)
 8001ee8:	fb03 f202 	mul.w	r2, r3, r2
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef2:	617b      	str	r3, [r7, #20]
 8001ef4:	e004      	b.n	8001f00 <HAL_RCC_GetSysClockFreq+0x78>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a0b      	ldr	r2, [pc, #44]	@ (8001f28 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001efa:	fb02 f303 	mul.w	r3, r2, r3
 8001efe:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	613b      	str	r3, [r7, #16]
      break;
 8001f04:	e002      	b.n	8001f0c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f06:	4b05      	ldr	r3, [pc, #20]	@ (8001f1c <HAL_RCC_GetSysClockFreq+0x94>)
 8001f08:	613b      	str	r3, [r7, #16]
      break;
 8001f0a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f0c:	693b      	ldr	r3, [r7, #16]
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	371c      	adds	r7, #28
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bc80      	pop	{r7}
 8001f16:	4770      	bx	lr
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	007a1200 	.word	0x007a1200
 8001f20:	08002850 	.word	0x08002850
 8001f24:	08002860 	.word	0x08002860
 8001f28:	003d0900 	.word	0x003d0900

08001f2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f34:	4b0a      	ldr	r3, [pc, #40]	@ (8001f60 <RCC_Delay+0x34>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a0a      	ldr	r2, [pc, #40]	@ (8001f64 <RCC_Delay+0x38>)
 8001f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3e:	0a5b      	lsrs	r3, r3, #9
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	fb02 f303 	mul.w	r3, r2, r3
 8001f46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f48:	bf00      	nop
  }
  while (Delay --);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	1e5a      	subs	r2, r3, #1
 8001f4e:	60fa      	str	r2, [r7, #12]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d1f9      	bne.n	8001f48 <RCC_Delay+0x1c>
}
 8001f54:	bf00      	nop
 8001f56:	bf00      	nop
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bc80      	pop	{r7}
 8001f5e:	4770      	bx	lr
 8001f60:	20000044 	.word	0x20000044
 8001f64:	10624dd3 	.word	0x10624dd3

08001f68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d101      	bne.n	8001f7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e041      	b.n	8001ffe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d106      	bne.n	8001f94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f7fe ff4c 	bl	8000e2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2202      	movs	r2, #2
 8001f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	3304      	adds	r3, #4
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4610      	mov	r0, r2
 8001fa8:	f000 fa64 	bl	8002474 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
	...

08002008 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002016:	b2db      	uxtb	r3, r3
 8002018:	2b01      	cmp	r3, #1
 800201a:	d001      	beq.n	8002020 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e03f      	b.n	80020a0 <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2202      	movs	r2, #2
 8002024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68da      	ldr	r2, [r3, #12]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f042 0201 	orr.w	r2, r2, #1
 8002036:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a1b      	ldr	r2, [pc, #108]	@ (80020ac <HAL_TIM_Base_Start_IT+0xa4>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d013      	beq.n	800206a <HAL_TIM_Base_Start_IT+0x62>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800204a:	d00e      	beq.n	800206a <HAL_TIM_Base_Start_IT+0x62>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a17      	ldr	r2, [pc, #92]	@ (80020b0 <HAL_TIM_Base_Start_IT+0xa8>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d009      	beq.n	800206a <HAL_TIM_Base_Start_IT+0x62>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a16      	ldr	r2, [pc, #88]	@ (80020b4 <HAL_TIM_Base_Start_IT+0xac>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d004      	beq.n	800206a <HAL_TIM_Base_Start_IT+0x62>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a14      	ldr	r2, [pc, #80]	@ (80020b8 <HAL_TIM_Base_Start_IT+0xb0>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d111      	bne.n	800208e <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f003 0307 	and.w	r3, r3, #7
 8002074:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2b06      	cmp	r3, #6
 800207a:	d010      	beq.n	800209e <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f042 0201 	orr.w	r2, r2, #1
 800208a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800208c:	e007      	b.n	800209e <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f042 0201 	orr.w	r2, r2, #1
 800209c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800209e:	2300      	movs	r3, #0
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3714      	adds	r7, #20
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	40012c00 	.word	0x40012c00
 80020b0:	40000400 	.word	0x40000400
 80020b4:	40000800 	.word	0x40000800
 80020b8:	40014000 	.word	0x40014000

080020bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b084      	sub	sp, #16
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d020      	beq.n	8002120 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f003 0302 	and.w	r3, r3, #2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d01b      	beq.n	8002120 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f06f 0202 	mvn.w	r2, #2
 80020f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2201      	movs	r2, #1
 80020f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	f003 0303 	and.w	r3, r3, #3
 8002102:	2b00      	cmp	r3, #0
 8002104:	d003      	beq.n	800210e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f000 f998 	bl	800243c <HAL_TIM_IC_CaptureCallback>
 800210c:	e005      	b.n	800211a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 f98b 	bl	800242a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f000 f99a 	bl	800244e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	f003 0304 	and.w	r3, r3, #4
 8002126:	2b00      	cmp	r3, #0
 8002128:	d020      	beq.n	800216c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f003 0304 	and.w	r3, r3, #4
 8002130:	2b00      	cmp	r3, #0
 8002132:	d01b      	beq.n	800216c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f06f 0204 	mvn.w	r2, #4
 800213c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2202      	movs	r2, #2
 8002142:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	699b      	ldr	r3, [r3, #24]
 800214a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800214e:	2b00      	cmp	r3, #0
 8002150:	d003      	beq.n	800215a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f000 f972 	bl	800243c <HAL_TIM_IC_CaptureCallback>
 8002158:	e005      	b.n	8002166 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f000 f965 	bl	800242a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f000 f974 	bl	800244e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	f003 0308 	and.w	r3, r3, #8
 8002172:	2b00      	cmp	r3, #0
 8002174:	d020      	beq.n	80021b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f003 0308 	and.w	r3, r3, #8
 800217c:	2b00      	cmp	r3, #0
 800217e:	d01b      	beq.n	80021b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f06f 0208 	mvn.w	r2, #8
 8002188:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2204      	movs	r2, #4
 800218e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	f003 0303 	and.w	r3, r3, #3
 800219a:	2b00      	cmp	r3, #0
 800219c:	d003      	beq.n	80021a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 f94c 	bl	800243c <HAL_TIM_IC_CaptureCallback>
 80021a4:	e005      	b.n	80021b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f000 f93f 	bl	800242a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f000 f94e 	bl	800244e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	f003 0310 	and.w	r3, r3, #16
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d020      	beq.n	8002204 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	f003 0310 	and.w	r3, r3, #16
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d01b      	beq.n	8002204 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f06f 0210 	mvn.w	r2, #16
 80021d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2208      	movs	r2, #8
 80021da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d003      	beq.n	80021f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f926 	bl	800243c <HAL_TIM_IC_CaptureCallback>
 80021f0:	e005      	b.n	80021fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 f919 	bl	800242a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f000 f928 	bl	800244e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	2b00      	cmp	r3, #0
 800220c:	d00c      	beq.n	8002228 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f003 0301 	and.w	r3, r3, #1
 8002214:	2b00      	cmp	r3, #0
 8002216:	d007      	beq.n	8002228 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f06f 0201 	mvn.w	r2, #1
 8002220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f7fe fd2a 	bl	8000c7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800222e:	2b00      	cmp	r3, #0
 8002230:	d00c      	beq.n	800224c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002238:	2b00      	cmp	r3, #0
 800223a:	d007      	beq.n	800224c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002244:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f000 faa5 	bl	8002796 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002252:	2b00      	cmp	r3, #0
 8002254:	d00c      	beq.n	8002270 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800225c:	2b00      	cmp	r3, #0
 800225e:	d007      	beq.n	8002270 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002268:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f000 f8f8 	bl	8002460 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	f003 0320 	and.w	r3, r3, #32
 8002276:	2b00      	cmp	r3, #0
 8002278:	d00c      	beq.n	8002294 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	f003 0320 	and.w	r3, r3, #32
 8002280:	2b00      	cmp	r3, #0
 8002282:	d007      	beq.n	8002294 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f06f 0220 	mvn.w	r2, #32
 800228c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f000 fa78 	bl	8002784 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002294:	bf00      	nop
 8002296:	3710      	adds	r7, #16
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022a6:	2300      	movs	r3, #0
 80022a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d101      	bne.n	80022b8 <HAL_TIM_ConfigClockSource+0x1c>
 80022b4:	2302      	movs	r3, #2
 80022b6:	e0b4      	b.n	8002422 <HAL_TIM_ConfigClockSource+0x186>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2202      	movs	r2, #2
 80022c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80022d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80022de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	68ba      	ldr	r2, [r7, #8]
 80022e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022f0:	d03e      	beq.n	8002370 <HAL_TIM_ConfigClockSource+0xd4>
 80022f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022f6:	f200 8087 	bhi.w	8002408 <HAL_TIM_ConfigClockSource+0x16c>
 80022fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022fe:	f000 8086 	beq.w	800240e <HAL_TIM_ConfigClockSource+0x172>
 8002302:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002306:	d87f      	bhi.n	8002408 <HAL_TIM_ConfigClockSource+0x16c>
 8002308:	2b70      	cmp	r3, #112	@ 0x70
 800230a:	d01a      	beq.n	8002342 <HAL_TIM_ConfigClockSource+0xa6>
 800230c:	2b70      	cmp	r3, #112	@ 0x70
 800230e:	d87b      	bhi.n	8002408 <HAL_TIM_ConfigClockSource+0x16c>
 8002310:	2b60      	cmp	r3, #96	@ 0x60
 8002312:	d050      	beq.n	80023b6 <HAL_TIM_ConfigClockSource+0x11a>
 8002314:	2b60      	cmp	r3, #96	@ 0x60
 8002316:	d877      	bhi.n	8002408 <HAL_TIM_ConfigClockSource+0x16c>
 8002318:	2b50      	cmp	r3, #80	@ 0x50
 800231a:	d03c      	beq.n	8002396 <HAL_TIM_ConfigClockSource+0xfa>
 800231c:	2b50      	cmp	r3, #80	@ 0x50
 800231e:	d873      	bhi.n	8002408 <HAL_TIM_ConfigClockSource+0x16c>
 8002320:	2b40      	cmp	r3, #64	@ 0x40
 8002322:	d058      	beq.n	80023d6 <HAL_TIM_ConfigClockSource+0x13a>
 8002324:	2b40      	cmp	r3, #64	@ 0x40
 8002326:	d86f      	bhi.n	8002408 <HAL_TIM_ConfigClockSource+0x16c>
 8002328:	2b30      	cmp	r3, #48	@ 0x30
 800232a:	d064      	beq.n	80023f6 <HAL_TIM_ConfigClockSource+0x15a>
 800232c:	2b30      	cmp	r3, #48	@ 0x30
 800232e:	d86b      	bhi.n	8002408 <HAL_TIM_ConfigClockSource+0x16c>
 8002330:	2b20      	cmp	r3, #32
 8002332:	d060      	beq.n	80023f6 <HAL_TIM_ConfigClockSource+0x15a>
 8002334:	2b20      	cmp	r3, #32
 8002336:	d867      	bhi.n	8002408 <HAL_TIM_ConfigClockSource+0x16c>
 8002338:	2b00      	cmp	r3, #0
 800233a:	d05c      	beq.n	80023f6 <HAL_TIM_ConfigClockSource+0x15a>
 800233c:	2b10      	cmp	r3, #16
 800233e:	d05a      	beq.n	80023f6 <HAL_TIM_ConfigClockSource+0x15a>
 8002340:	e062      	b.n	8002408 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002352:	f000 f992 	bl	800267a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002364:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	68ba      	ldr	r2, [r7, #8]
 800236c:	609a      	str	r2, [r3, #8]
      break;
 800236e:	e04f      	b.n	8002410 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002380:	f000 f97b 	bl	800267a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	689a      	ldr	r2, [r3, #8]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002392:	609a      	str	r2, [r3, #8]
      break;
 8002394:	e03c      	b.n	8002410 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023a2:	461a      	mov	r2, r3
 80023a4:	f000 f8f2 	bl	800258c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2150      	movs	r1, #80	@ 0x50
 80023ae:	4618      	mov	r0, r3
 80023b0:	f000 f949 	bl	8002646 <TIM_ITRx_SetConfig>
      break;
 80023b4:	e02c      	b.n	8002410 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80023c2:	461a      	mov	r2, r3
 80023c4:	f000 f910 	bl	80025e8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2160      	movs	r1, #96	@ 0x60
 80023ce:	4618      	mov	r0, r3
 80023d0:	f000 f939 	bl	8002646 <TIM_ITRx_SetConfig>
      break;
 80023d4:	e01c      	b.n	8002410 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023e2:	461a      	mov	r2, r3
 80023e4:	f000 f8d2 	bl	800258c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2140      	movs	r1, #64	@ 0x40
 80023ee:	4618      	mov	r0, r3
 80023f0:	f000 f929 	bl	8002646 <TIM_ITRx_SetConfig>
      break;
 80023f4:	e00c      	b.n	8002410 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4619      	mov	r1, r3
 8002400:	4610      	mov	r0, r2
 8002402:	f000 f920 	bl	8002646 <TIM_ITRx_SetConfig>
      break;
 8002406:	e003      	b.n	8002410 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	73fb      	strb	r3, [r7, #15]
      break;
 800240c:	e000      	b.n	8002410 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800240e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002420:	7bfb      	ldrb	r3, [r7, #15]
}
 8002422:	4618      	mov	r0, r3
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800242a:	b480      	push	{r7}
 800242c:	b083      	sub	sp, #12
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr

0800243c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002444:	bf00      	nop
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	bc80      	pop	{r7}
 800244c:	4770      	bx	lr

0800244e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800244e:	b480      	push	{r7}
 8002450:	b083      	sub	sp, #12
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002456:	bf00      	nop
 8002458:	370c      	adds	r7, #12
 800245a:	46bd      	mov	sp, r7
 800245c:	bc80      	pop	{r7}
 800245e:	4770      	bx	lr

08002460 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	bc80      	pop	{r7}
 8002470:	4770      	bx	lr
	...

08002474 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	4a3b      	ldr	r2, [pc, #236]	@ (8002574 <TIM_Base_SetConfig+0x100>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d00b      	beq.n	80024a4 <TIM_Base_SetConfig+0x30>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002492:	d007      	beq.n	80024a4 <TIM_Base_SetConfig+0x30>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	4a38      	ldr	r2, [pc, #224]	@ (8002578 <TIM_Base_SetConfig+0x104>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d003      	beq.n	80024a4 <TIM_Base_SetConfig+0x30>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	4a37      	ldr	r2, [pc, #220]	@ (800257c <TIM_Base_SetConfig+0x108>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d108      	bne.n	80024b6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	68fa      	ldr	r2, [r7, #12]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a2e      	ldr	r2, [pc, #184]	@ (8002574 <TIM_Base_SetConfig+0x100>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d017      	beq.n	80024ee <TIM_Base_SetConfig+0x7a>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024c4:	d013      	beq.n	80024ee <TIM_Base_SetConfig+0x7a>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a2b      	ldr	r2, [pc, #172]	@ (8002578 <TIM_Base_SetConfig+0x104>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d00f      	beq.n	80024ee <TIM_Base_SetConfig+0x7a>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a2a      	ldr	r2, [pc, #168]	@ (800257c <TIM_Base_SetConfig+0x108>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d00b      	beq.n	80024ee <TIM_Base_SetConfig+0x7a>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a29      	ldr	r2, [pc, #164]	@ (8002580 <TIM_Base_SetConfig+0x10c>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d007      	beq.n	80024ee <TIM_Base_SetConfig+0x7a>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a28      	ldr	r2, [pc, #160]	@ (8002584 <TIM_Base_SetConfig+0x110>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d003      	beq.n	80024ee <TIM_Base_SetConfig+0x7a>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a27      	ldr	r2, [pc, #156]	@ (8002588 <TIM_Base_SetConfig+0x114>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d108      	bne.n	8002500 <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	4313      	orrs	r3, r2
 80024fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	695b      	ldr	r3, [r3, #20]
 800250a:	4313      	orrs	r3, r2
 800250c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	68fa      	ldr	r2, [r7, #12]
 8002512:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	689a      	ldr	r2, [r3, #8]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	4a13      	ldr	r2, [pc, #76]	@ (8002574 <TIM_Base_SetConfig+0x100>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d00b      	beq.n	8002544 <TIM_Base_SetConfig+0xd0>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4a14      	ldr	r2, [pc, #80]	@ (8002580 <TIM_Base_SetConfig+0x10c>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d007      	beq.n	8002544 <TIM_Base_SetConfig+0xd0>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	4a13      	ldr	r2, [pc, #76]	@ (8002584 <TIM_Base_SetConfig+0x110>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d003      	beq.n	8002544 <TIM_Base_SetConfig+0xd0>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a12      	ldr	r2, [pc, #72]	@ (8002588 <TIM_Base_SetConfig+0x114>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d103      	bne.n	800254c <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	691a      	ldr	r2, [r3, #16]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	691b      	ldr	r3, [r3, #16]
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	2b00      	cmp	r3, #0
 800255c:	d005      	beq.n	800256a <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	f023 0201 	bic.w	r2, r3, #1
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	611a      	str	r2, [r3, #16]
  }
}
 800256a:	bf00      	nop
 800256c:	3714      	adds	r7, #20
 800256e:	46bd      	mov	sp, r7
 8002570:	bc80      	pop	{r7}
 8002572:	4770      	bx	lr
 8002574:	40012c00 	.word	0x40012c00
 8002578:	40000400 	.word	0x40000400
 800257c:	40000800 	.word	0x40000800
 8002580:	40014000 	.word	0x40014000
 8002584:	40014400 	.word	0x40014400
 8002588:	40014800 	.word	0x40014800

0800258c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800258c:	b480      	push	{r7}
 800258e:	b087      	sub	sp, #28
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6a1b      	ldr	r3, [r3, #32]
 800259c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6a1b      	ldr	r3, [r3, #32]
 80025a2:	f023 0201 	bic.w	r2, r3, #1
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	699b      	ldr	r3, [r3, #24]
 80025ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80025b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	011b      	lsls	r3, r3, #4
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	4313      	orrs	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	f023 030a 	bic.w	r3, r3, #10
 80025c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80025ca:	697a      	ldr	r2, [r7, #20]
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	621a      	str	r2, [r3, #32]
}
 80025de:	bf00      	nop
 80025e0:	371c      	adds	r7, #28
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bc80      	pop	{r7}
 80025e6:	4770      	bx	lr

080025e8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b087      	sub	sp, #28
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	6a1b      	ldr	r3, [r3, #32]
 80025f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6a1b      	ldr	r3, [r3, #32]
 80025fe:	f023 0210 	bic.w	r2, r3, #16
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002612:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	031b      	lsls	r3, r3, #12
 8002618:	693a      	ldr	r2, [r7, #16]
 800261a:	4313      	orrs	r3, r2
 800261c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002624:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	011b      	lsls	r3, r3, #4
 800262a:	697a      	ldr	r2, [r7, #20]
 800262c:	4313      	orrs	r3, r2
 800262e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	621a      	str	r2, [r3, #32]
}
 800263c:	bf00      	nop
 800263e:	371c      	adds	r7, #28
 8002640:	46bd      	mov	sp, r7
 8002642:	bc80      	pop	{r7}
 8002644:	4770      	bx	lr

08002646 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002646:	b480      	push	{r7}
 8002648:	b085      	sub	sp, #20
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
 800264e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800265c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800265e:	683a      	ldr	r2, [r7, #0]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	4313      	orrs	r3, r2
 8002664:	f043 0307 	orr.w	r3, r3, #7
 8002668:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	68fa      	ldr	r2, [r7, #12]
 800266e:	609a      	str	r2, [r3, #8]
}
 8002670:	bf00      	nop
 8002672:	3714      	adds	r7, #20
 8002674:	46bd      	mov	sp, r7
 8002676:	bc80      	pop	{r7}
 8002678:	4770      	bx	lr

0800267a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800267a:	b480      	push	{r7}
 800267c:	b087      	sub	sp, #28
 800267e:	af00      	add	r7, sp, #0
 8002680:	60f8      	str	r0, [r7, #12]
 8002682:	60b9      	str	r1, [r7, #8]
 8002684:	607a      	str	r2, [r7, #4]
 8002686:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002694:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	021a      	lsls	r2, r3, #8
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	431a      	orrs	r2, r3
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	697a      	ldr	r2, [r7, #20]
 80026ac:	609a      	str	r2, [r3, #8]
}
 80026ae:	bf00      	nop
 80026b0:	371c      	adds	r7, #28
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bc80      	pop	{r7}
 80026b6:	4770      	bx	lr

080026b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d101      	bne.n	80026d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026cc:	2302      	movs	r3, #2
 80026ce:	e04b      	b.n	8002768 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2202      	movs	r2, #2
 80026dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68fa      	ldr	r2, [r7, #12]
 80026fe:	4313      	orrs	r3, r2
 8002700:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a19      	ldr	r2, [pc, #100]	@ (8002774 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d013      	beq.n	800273c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800271c:	d00e      	beq.n	800273c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a15      	ldr	r2, [pc, #84]	@ (8002778 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d009      	beq.n	800273c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a13      	ldr	r2, [pc, #76]	@ (800277c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d004      	beq.n	800273c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a12      	ldr	r2, [pc, #72]	@ (8002780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d10c      	bne.n	8002756 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002742:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	68ba      	ldr	r2, [r7, #8]
 800274a:	4313      	orrs	r3, r2
 800274c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68ba      	ldr	r2, [r7, #8]
 8002754:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2201      	movs	r2, #1
 800275a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002766:	2300      	movs	r3, #0
}
 8002768:	4618      	mov	r0, r3
 800276a:	3714      	adds	r7, #20
 800276c:	46bd      	mov	sp, r7
 800276e:	bc80      	pop	{r7}
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	40012c00 	.word	0x40012c00
 8002778:	40000400 	.word	0x40000400
 800277c:	40000800 	.word	0x40000800
 8002780:	40014000 	.word	0x40014000

08002784 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800278c:	bf00      	nop
 800278e:	370c      	adds	r7, #12
 8002790:	46bd      	mov	sp, r7
 8002792:	bc80      	pop	{r7}
 8002794:	4770      	bx	lr

08002796 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002796:	b480      	push	{r7}
 8002798:	b083      	sub	sp, #12
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800279e:	bf00      	nop
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr

080027a8 <memset>:
 80027a8:	4603      	mov	r3, r0
 80027aa:	4402      	add	r2, r0
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d100      	bne.n	80027b2 <memset+0xa>
 80027b0:	4770      	bx	lr
 80027b2:	f803 1b01 	strb.w	r1, [r3], #1
 80027b6:	e7f9      	b.n	80027ac <memset+0x4>

080027b8 <__libc_init_array>:
 80027b8:	b570      	push	{r4, r5, r6, lr}
 80027ba:	2600      	movs	r6, #0
 80027bc:	4d0c      	ldr	r5, [pc, #48]	@ (80027f0 <__libc_init_array+0x38>)
 80027be:	4c0d      	ldr	r4, [pc, #52]	@ (80027f4 <__libc_init_array+0x3c>)
 80027c0:	1b64      	subs	r4, r4, r5
 80027c2:	10a4      	asrs	r4, r4, #2
 80027c4:	42a6      	cmp	r6, r4
 80027c6:	d109      	bne.n	80027dc <__libc_init_array+0x24>
 80027c8:	f000 f81a 	bl	8002800 <_init>
 80027cc:	2600      	movs	r6, #0
 80027ce:	4d0a      	ldr	r5, [pc, #40]	@ (80027f8 <__libc_init_array+0x40>)
 80027d0:	4c0a      	ldr	r4, [pc, #40]	@ (80027fc <__libc_init_array+0x44>)
 80027d2:	1b64      	subs	r4, r4, r5
 80027d4:	10a4      	asrs	r4, r4, #2
 80027d6:	42a6      	cmp	r6, r4
 80027d8:	d105      	bne.n	80027e6 <__libc_init_array+0x2e>
 80027da:	bd70      	pop	{r4, r5, r6, pc}
 80027dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80027e0:	4798      	blx	r3
 80027e2:	3601      	adds	r6, #1
 80027e4:	e7ee      	b.n	80027c4 <__libc_init_array+0xc>
 80027e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80027ea:	4798      	blx	r3
 80027ec:	3601      	adds	r6, #1
 80027ee:	e7f2      	b.n	80027d6 <__libc_init_array+0x1e>
 80027f0:	08002870 	.word	0x08002870
 80027f4:	08002870 	.word	0x08002870
 80027f8:	08002870 	.word	0x08002870
 80027fc:	08002874 	.word	0x08002874

08002800 <_init>:
 8002800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002802:	bf00      	nop
 8002804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002806:	bc08      	pop	{r3}
 8002808:	469e      	mov	lr, r3
 800280a:	4770      	bx	lr

0800280c <_fini>:
 800280c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800280e:	bf00      	nop
 8002810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002812:	bc08      	pop	{r3}
 8002814:	469e      	mov	lr, r3
 8002816:	4770      	bx	lr
