0.6
2019.1
May 24 2019
15:06:07
C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,,,,,,
C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/hdl/tlc_wrapper.v,1592733574,verilog,,,,tlc_wrapper,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../tlc.srcs/sources_1/bd/tlc/ipshared/8c62/hdl;../../../../tlc.srcs/sources_1/bd/tlc/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_auto_pc_0/sim/tlc_auto_pc_0.v,1592733575,verilog,,C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/hdl/tlc_wrapper.v,,tlc_auto_pc_0,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../tlc.srcs/sources_1/bd/tlc/ipshared/8c62/hdl;../../../../tlc.srcs/sources_1/bd/tlc/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_axi_gpio_0_0/sim/tlc_axi_gpio_0_0.vhd,1592729716,vhdl,,,,tlc_axi_gpio_0_0,,,,,,,,
C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_axi_gpio_1_0/sim/tlc_axi_gpio_1_0.vhd,1592729719,vhdl,,,,tlc_axi_gpio_1_0,,,,,,,,
C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_processing_system7_0_0/sim/tlc_processing_system7_0_0.v,1592732252,verilog,,C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_xbar_0/sim/tlc_xbar_0.v,,tlc_processing_system7_0_0,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../tlc.srcs/sources_1/bd/tlc/ipshared/8c62/hdl;../../../../tlc.srcs/sources_1/bd/tlc/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_rst_ps7_0_50M_0/sim/tlc_rst_ps7_0_50M_0.vhd,1592729719,vhdl,,,,tlc_rst_ps7_0_50m_0,,,,,,,,
C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_xbar_0/sim/tlc_xbar_0.v,1592729718,verilog,,C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/sim/tlc.v,,tlc_xbar_0,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../tlc.srcs/sources_1/bd/tlc/ipshared/8c62/hdl;../../../../tlc.srcs/sources_1/bd/tlc/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/sim/tlc.v,1592733574,verilog,,C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_auto_pc_0/sim/tlc_auto_pc_0.v,,m00_couplers_imp_KA4CW7;m01_couplers_imp_157WO8Y;s00_couplers_imp_1Q5UOAL;tlc;tlc_ps7_0_axi_periph_0,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../tlc.srcs/sources_1/bd/tlc/ipshared/8c62/hdl;../../../../tlc.srcs/sources_1/bd/tlc/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
