0.7
2020.2
Oct 19 2021
03:16:22
F:/FPGA/Verilog_design/seq_check_1011001/syn/project_1/project_1.sim/sim_1/synth/func/xsim/tb_func_synth.v,1652792040,verilog,,F:/FPGA/Verilog_design/seq_check_1011001/tb/tb.v,,glbl;seq_check,,,,,,,,
F:/FPGA/Verilog_design/seq_check_1011001/tb/tb.v,1652785232,verilog,,,,tb,,,,,,,,
