{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573412645294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573412645301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 14:04:05 2019 " "Processing started: Sun Nov 10 14:04:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573412645301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573412645301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_6_24_str -c q_6_24_str " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_6_24_str -c q_6_24_str" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573412645301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573412646038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573412646038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_6_24_str.v 2 2 " "Found 2 design units, including 2 entities, in source file q_6_24_str.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_6_24_str " "Found entity 1: q_6_24_str" {  } { { "q_6_24_str.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_str/q_6_24_str.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573412658857 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_ff " "Found entity 2: t_ff" {  } { { "q_6_24_str.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_str/q_6_24_str.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573412658857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573412658857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "q_6_24_str " "Elaborating entity \"q_6_24_str\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573412658902 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "3 2 0 count q_6_24_str.v(40) " "Verilog HDL error at q_6_24_str.v(40): index 3 cannot fall outside the declared range \[2:0\] for vector \"count\"" {  } { { "q_6_24_str.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_str/q_6_24_str.v" 40 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573412658904 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "Q q_6_24_str.v(40) " "Verilog HDL Port Connection error at q_6_24_str.v(40): output or inout port \"Q\" must be connected to a structural net expression" {  } { { "q_6_24_str.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_str/q_6_24_str.v" 40 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1573412658904 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "3 2 0 countb q_6_24_str.v(41) " "Verilog HDL error at q_6_24_str.v(41): index 3 cannot fall outside the declared range \[2:0\] for vector \"countb\"" {  } { { "q_6_24_str.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_str/q_6_24_str.v" 41 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573412658904 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "Qn q_6_24_str.v(41) " "Verilog HDL Port Connection error at q_6_24_str.v(41): output or inout port \"Qn\" must be connected to a structural net expression" {  } { { "q_6_24_str.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_str/q_6_24_str.v" 41 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1573412658904 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "3 2 0 T_in q_6_24_str.v(39) " "Verilog HDL error at q_6_24_str.v(39): index 3 cannot fall outside the declared range \[2:0\] for vector \"T_in\"" {  } { { "q_6_24_str.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_str/q_6_24_str.v" 39 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573412658904 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573412658905 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573412659043 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 10 14:04:19 2019 " "Processing ended: Sun Nov 10 14:04:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573412659043 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573412659043 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573412659043 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573412659043 ""}
