5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd generate5.1.vcd -o generate5.1.cdd -v generate5.1.v
3 0 $root $root NA 0 0 1
3 0 main main generate5.1.v 1 26 1
1 off 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 a 5 83000a 1 0 3 0 4 1 aa
