K. Albayraktaroglu , A. Jaleel , Xue Wu , M. Franklin , B. Jacob , Chau-Wen Tseng , D. Yeung, BioBench: A Benchmark Suite of Bioinformatics Applications, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.2-9, March 20-22, 2005[doi>10.1109/ISPASS.2005.1430554]
Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh, and Kai Li. 2008. The PARSEC Benchmark Suite: Characterization and Architectural Implications. Technical Report TR-811-08. Princeton University.
Jay Bolaria. 2011. Micron reinvents DRAM memory. In Microprocessor Report (MPR).
Hybrid Memory Cube Consortium. 2013. Hybrid Memory Cube Specification 1.0. Retrieved from hybridmemorycube.org.
Roberts David and Nair Prashant. 2014. FaultSim: A fast, configurable memory-resilience simulator. In The Memory Forum: In conjunction with ISCA-41.
Timothy J. Dell. 1997. A White Paper on the Benefits of ChipkillCorrect ECC for PC Server Main Memory. Technical Report 11/19/97. IBM.
Manek Dubash. 2004. Not hot swap but “fail in place.” In TechWorld. Retrieved from http://features.techworld.com/storage/960/not-hot-swap-but-fail-in-place/.
John L. Henning, SPEC CPU2006 benchmark descriptions, ACM SIGARCH Computer Architecture News, v.34 n.4, p.1-17, September 2006[doi>10.1145/1186736.1186737]
Tim Hollis. 2012. Modeling and simulation challenges in 3D memories. In DesignCon.
Ang-Chih Hsieh , TingTing Hwang , Ming-Tung Chang , Min-Hsiu Tsai , Chih-Mou Tseng , Hung-Chun Li, TSV redundancy: architecture and design issues in 3D IC, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
JEDEC. 2011. JS Choi DDR4 Mini-Workshop. Retrieved from http://jedec.org/sites/default/files/JS Choi DDR4 miniWorkshop.pdf.
Xun Jian , Henry Duwe , John Sartori , Vilas Sridharan , Rakesh Kumar, Low-power, low-storage-overhead chipkill correct via multi-line error correction, Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, November 17-21, 2013, Denver, Colorado[doi>10.1145/2503210.2503243]
Li Jiang , Qiang Xu , Bill Eklow, On effective TSV repair for 3D-stacked ICs, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Uksong Kang, Hoe-Ju Chung, Seongmoo Heo, Soon-Hong Ahn, Hoon Lee, Soo-Ho Cha, et al. 2009. 8Gb 3D DDR3 DRAM using through-silicon-via technology. In Proceedings of the 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers (ISSCC’09). 130--131,131a. DOI:http://dx.doi.org/10.1109/ISSCC.2009.4977342
Jung-Sik Kim, Chi Sung Oh, Hocheol Lee, Donghyuk Lee, Hyong-Ryol Hwang, Sooman Hwang, et al. 2011. A 1.2V 12.8GB/s 2Gb mobile Wide-I/O DRAM with 4x128 I/Os using TSV-based stacking. In Proceedings of the 2011 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC’11). 496--498. DOI:http://dx.doi.org/10.1109/ISSCC.2011.5746413
Philip Koopman, 32-Bit Cyclic Redundancy Codes for Internet Applications, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.459-472, June 23-26, 2002
Sheng Li , Ke Chen , Ming-Yu Hsieh , Naveen Muralimanohar , Chad D. Kersey , Jay B. Brockman , Arun F. Rodrigues , Norman P. Jouppi, System implications of memory reliability in exascale computing, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, November 12-18, 2011, Seattle, Washington[doi>10.1145/2063384.2063445]
Shu Lin , Daniel J. Costello, Error Control Coding, Second Edition, Prentice-Hall, Inc., Upper Saddle River, NJ, 2004
Micron 2007. Calculating Memory System Power for DDR3. Micron.
Micron 2010. MT41J512M4:8Gb QuadDie DDR3 SDRAM Rev. A 03/11. Micron.
Prashant J. Nair , Dae-Hyun Kim , Moinuddin K. Qureshi, ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485929]
Prashant J. Nair , David A. Roberts , Moinuddin K. Qureshi, Citadel: Efficiently Protecting Stacked Memory from Large Granularity Failures, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom[doi>10.1109/MICRO.2014.57]
John Nerl, Ken Pomaranski, Gary Gostin, Andrew Walton, and David Soper. 2007. System and method for applying error correction code (ECC) erasure mode and clearing recorded information from a page deallocation table. In US 7313749 B2 - Patent.
John Nerl, Ken Pomaranski, Gary Gostin, Andrew Walton, and David Soper. 2008. System and method for controlling application of an error correction code (ECC) algorithm in a memory subsystem. In US 7437651 B2 - Patent.
Harish Patil , Robert Cohn , Mark Charney , Rajiv Kapoor , Andrew Sun , Anand Karunanidhi, Pinpointing Representative Portions of Large Intel® Itanium® Programs with Dynamic Instrumentation, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.81-92, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.28]
J. Thomas Pawlowski. 2011. Hybrid Memory Cube (HMC). In HOT-CHIPS.
W. W. Peterson and D. T. Brown. 1961. Cyclic codes for error detection. Proceedings of the IRE 49, 1 (1961), 228--235. DOI:http://dx.doi.org/10.1109/JRPROC.1961.287814
David Roberts , Nam Sung Kim , Trevor Mudge, On-Chip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanoscale Technology, Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, p.570-578, August 29-31, 2007[doi>10.1109/DSD.2007.83]
Bianca Schroeder , Garth Gibson, A Large-Scale Study of Failures in High-Performance Computing Systems, IEEE Transactions on Dependable and Secure Computing, v.7 n.4, p.337-351, October 2010[doi>10.1109/TDSC.2009.4]
Bianca Schroeder , Eduardo Pinheiro , Wolf-Dietrich Weber, DRAM errors in the wild: a large-scale field study, ACM SIGMETRICS Performance Evaluation Review, v.37 n.1, June 2009[doi>10.1145/2492101.1555372]
S. Shiratake, K. Tsuchida, H. Toda, H. Kuyama, M. Wada, F. Kouno, T. Inaba, H. Akita, and K. Isobe. 1999. A pseudo multi-bank DRAM with categorized access sequence. In Proceedings of the 1999 Symposium on VLSI Circuits. 127--130. DOI:http://dx.doi.org/10.1109/VLSIC.1999.797260
Silicon Power 2010. DDR3 ECC Unbuffered DIMM Spec Sheet. Silicon Power.
Jaewoong Sim , Gabriel H. Loh , Vilas Sridharan , Mike O'Connor, Resilient die-stacked DRAM caches, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485958]
Vilas Sridharan , Dean Liberty, A study of DRAM failures in the field, Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, November 10-16, 2012, Salt Lake City, Utah
Vilas Sridharan , Jon Stearley , Nathan DeBardeleben , Sean Blanchard , Sudhanva Gurumurthi, Feng shui of supercomputer memory: positional effects in DRAM and SRAM faults, Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, November 17-21, 2013, Denver, Colorado[doi>10.1145/2503210.2503257]
JEDEC Standard. 2013. High Bandwidth Memory (HBM) DRAM. In JESD235.
Tezzaron Semiconductor. 2010. Octopus 8-Port DRAM for Die-Stack Applications: TSC100801/2/4. Tezzaron Semiconductor.
Alexander Thomasian , Jai Menon, RAID5 Performance with Distributed Sparing, IEEE Transactions on Parallel and Distributed Systems, v.8 n.6, p.640-657, June 1997[doi>10.1109/71.595583]
Chris Wilkerson , Alaa R. Alameldeen , Zeshan Chishti , Wei Wu , Dinesh Somasekhar , Shih-lien Lu, Reducing cache power with low-cost, multi-bit error-correcting codes, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815973]
Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.203-214, June 21-25, 2008[doi>10.1109/ISCA.2008.22]
Jei-Hwan Yoo, Chang-Hyun Kim, Kyu-Chan Lee, Kye-Hyun Kyung, Seung-Moon Yoo, Jung-Hwa Lee, et al. 1996. A 32-bank 1 Gb self-strobing synchronous DRAM with 1 GByte/s bandwidth. IEEE Journal of Solid-State Circuits 31, 11 (1996), 1635--1644. DOI:http://dx.doi.org/10.1109/JSSC.1996.542308
Doe Hyun Yoon , Jichuan Chang , Naveen Muralimanohar , Parthasarathy Ranganathan, BOOM: enabling mobile memory based low-power server DIMMs, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Doe Hyun Yoon , Mattan Erez, Virtualized and flexible ECC for main memory, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736064]
