

================================================================
== Vitis HLS Report for 'v_vcresampler_core'
================================================================
* Date:           Fri Mar  1 09:43:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  5.253 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min    |    max    | min |     max    |   Type  |
    +---------+------------+-----------+-----------+-----+------------+---------+
    |        2|  1073938427|  13.468 ns|  7.232 sec|    2|  1073938427|       no|
    +---------+------------+-----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138  |v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2  |        2|    32772|  13.468 ns|  0.221 ms|    2|  32772|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                     |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_2272_1  |        0|  1073938425|  5 ~ 32775|          -|          -|  0 ~ 32767|        no|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pix_0_0_0_0_0_load485_lcssa504_i = alloca i32 1"   --->   Operation 6 'alloca' 'pix_0_0_0_0_0_load485_lcssa504_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pix_0_1_0_0_0_load487_lcssa507_i = alloca i32 1"   --->   Operation 7 'alloca' 'pix_0_1_0_0_0_load487_lcssa507_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%pix_0_2_0_0_0_load489_lcssa510_i = alloca i32 1"   --->   Operation 8 'alloca' 'pix_0_2_0_0_0_load489_lcssa510_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0335491_lcssa513_i = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0335491_lcssa513_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0324493_lcssa516_i = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0324493_lcssa516_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2231->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 11 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.45ns)   --->   "%p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 12 'read' 'p_read_2' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%linebuf_y = alloca i64 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2239->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 13 'alloca' 'linebuf_y' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%linebuf_c = alloca i64 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2240->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 14 'alloca' 'linebuf_c' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%linebuf_c_1 = alloca i64 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2240->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 15 'alloca' 'linebuf_c_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln2231 = store i15 0, i15 %y" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2231->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 16 'store' 'store_ln2231' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.45ns)   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width_val12"   --->   Operation 18 'read' 'loopWidth' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = trunc i16 %loopWidth"   --->   Operation 19 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %width_val12_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i13P0A, i13 %width_val12_c, i13 %empty"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.45ns)   --->   "%height_val7_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height_val7"   --->   Operation 23 'read' 'height_val7_read' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_76 = trunc i16 %height_val7_read"   --->   Operation 24 'trunc' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %height_val7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %height_val7_c, i12 %empty_76"   --->   Operation 26 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_vresampled, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%yOffset = xor i1 %p_read_2, i1 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2257->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 29 'xor' 'yOffset' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln2232 = zext i1 %yOffset" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2232->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 30 'zext' 'zext_ln2232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.07ns)   --->   "%loopHeight = add i16 %height_val7_read, i16 %zext_ln2232" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2270->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 31 'add' 'loopHeight' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln2272 = br void %VITIS_LOOP_2275_2.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 32 'br' 'br_ln2272' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.66>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%y_1 = load i15 %y" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 33 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln2272 = zext i15 %y_1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 34 'zext' 'zext_ln2272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.07ns)   --->   "%icmp_ln2272 = icmp_slt  i16 %zext_ln2272, i16 %loopHeight" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 35 'icmp' 'icmp_ln2272' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 32767"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.94ns)   --->   "%add_ln2272 = add i15 %y_1, i15 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 37 'add' 'add_ln2272' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln2272 = br i1 %icmp_ln2272, void %v_vcresampler_core.exit, void %VITIS_LOOP_2275_2.split.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 38 'br' 'br_ln2272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.94ns)   --->   "%out_y = sub i16 %zext_ln2272, i16 %zext_ln2232" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 39 'sub' 'out_y' <Predicate = (icmp_ln2272)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_77 = trunc i16 %out_y" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 40 'trunc' 'empty_77' <Predicate = (icmp_ln2272)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.07ns)   --->   "%cmp33_i = icmp_ult  i16 %zext_ln2272, i16 %height_val7_read" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 41 'icmp' 'cmp33_i' <Predicate = (icmp_ln2272)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.94ns)   --->   "%cmp107_i = icmp_ne  i15 %y_1, i15 0" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 42 'icmp' 'cmp107_i' <Predicate = (icmp_ln2272)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_y, i32 15" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 43 'bitselect' 'tmp' <Predicate = (icmp_ln2272)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_78 = wait i32 @_ssdm_op_Wait"   --->   Operation 44 'wait' 'empty_78' <Predicate = (icmp_ln2272)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln2231 = store i15 %add_ln2272, i15 %y" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2231->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 45 'store' 'store_ln2231' <Predicate = (icmp_ln2272)> <Delay = 1.58>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln386 = ret" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 46 'ret' 'ret_ln386' <Predicate = (!icmp_ln2272)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.66>
ST_4 : Operation 47 [2/2] (3.66ns)   --->   "%call_ln2272 = call void @v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2, i16 %loopWidth, i1 %p_read_2, i24 %stream_out_vresampled, i1 %cmp33_i, i1 %cmp107_i, i8 %linebuf_c_1, i1 %empty_77, i1 %tmp, i8 %linebuf_y, i8 %linebuf_c, i24 %stream_out_hresampled, i8 %p_0_0324493_lcssa516_i, i8 %p_0_0335491_lcssa513_i, i8 %pix_0_2_0_0_0_load489_lcssa510_i, i8 %pix_0_1_0_0_0_load487_lcssa507_i, i8 %pix_0_0_0_0_0_load485_lcssa504_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 47 'call' 'call_ln2272' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln2272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 48 'specloopname' 'specloopname_ln2272' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln2272 = call void @v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2, i16 %loopWidth, i1 %p_read_2, i24 %stream_out_vresampled, i1 %cmp33_i, i1 %cmp107_i, i8 %linebuf_c_1, i1 %empty_77, i1 %tmp, i8 %linebuf_y, i8 %linebuf_c, i24 %stream_out_hresampled, i8 %p_0_0324493_lcssa516_i, i8 %p_0_0335491_lcssa513_i, i8 %pix_0_2_0_0_0_load489_lcssa510_i, i8 %pix_0_1_0_0_0_load487_lcssa507_i, i8 %pix_0_0_0_0_0_load485_lcssa504_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 49 'call' 'call_ln2272' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln2272 = br void %VITIS_LOOP_2275_2.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 50 'br' 'br_ln2272' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_out_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_out_vresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val7_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val12_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pix_0_0_0_0_0_load485_lcssa504_i (alloca           ) [ 001111]
pix_0_1_0_0_0_load487_lcssa507_i (alloca           ) [ 001111]
pix_0_2_0_0_0_load489_lcssa510_i (alloca           ) [ 001111]
p_0_0335491_lcssa513_i           (alloca           ) [ 001111]
p_0_0324493_lcssa516_i           (alloca           ) [ 001111]
y                                (alloca           ) [ 011111]
p_read_2                         (read             ) [ 001111]
linebuf_y                        (alloca           ) [ 001111]
linebuf_c                        (alloca           ) [ 001111]
linebuf_c_1                      (alloca           ) [ 001111]
store_ln2231                     (store            ) [ 000000]
specinterface_ln0                (specinterface    ) [ 000000]
loopWidth                        (read             ) [ 000111]
empty                            (trunc            ) [ 000000]
specinterface_ln0                (specinterface    ) [ 000000]
write_ln0                        (write            ) [ 000000]
specinterface_ln0                (specinterface    ) [ 000000]
height_val7_read                 (read             ) [ 000111]
empty_76                         (trunc            ) [ 000000]
specinterface_ln0                (specinterface    ) [ 000000]
write_ln0                        (write            ) [ 000000]
specinterface_ln0                (specinterface    ) [ 000000]
specinterface_ln0                (specinterface    ) [ 000000]
yOffset                          (xor              ) [ 000000]
zext_ln2232                      (zext             ) [ 000111]
loopHeight                       (add              ) [ 000111]
br_ln2272                        (br               ) [ 000000]
y_1                              (load             ) [ 000000]
zext_ln2272                      (zext             ) [ 000000]
icmp_ln2272                      (icmp             ) [ 000111]
speclooptripcount_ln0            (speclooptripcount) [ 000000]
add_ln2272                       (add              ) [ 000000]
br_ln2272                        (br               ) [ 000000]
out_y                            (sub              ) [ 000000]
empty_77                         (trunc            ) [ 000011]
cmp33_i                          (icmp             ) [ 000011]
cmp107_i                         (icmp             ) [ 000011]
tmp                              (bitselect        ) [ 000011]
empty_78                         (wait             ) [ 000000]
store_ln2231                     (store            ) [ 000000]
ret_ln386                        (ret              ) [ 000000]
specloopname_ln2272              (specloopname     ) [ 000000]
call_ln2272                      (call             ) [ 000000]
br_ln2272                        (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_out_hresampled">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_hresampled"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height_val7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width_val12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_vresampled">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_vresampled"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="height_val7_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val7_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="width_val12_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val12_c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="pix_0_0_0_0_0_load485_lcssa504_i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_0_0_0_0_0_load485_lcssa504_i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="pix_0_1_0_0_0_load487_lcssa507_i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_0_1_0_0_0_load487_lcssa507_i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="pix_0_2_0_0_0_load489_lcssa510_i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_0_2_0_0_0_load489_lcssa510_i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_0_0335491_lcssa513_i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0335491_lcssa513_i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_0_0324493_lcssa516_i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0324493_lcssa516_i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="y_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="linebuf_y_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf_y/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="linebuf_c_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf_c/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="linebuf_c_1_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf_c_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_2_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="loopWidth_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln0_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="13" slack="0"/>
<pin id="121" dir="0" index="2" bw="13" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="height_val7_read_read_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="0"/>
<pin id="128" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_val7_read/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln0_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="12" slack="0"/>
<pin id="134" dir="0" index="2" bw="12" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="2"/>
<pin id="141" dir="0" index="2" bw="1" slack="3"/>
<pin id="142" dir="0" index="3" bw="24" slack="0"/>
<pin id="143" dir="0" index="4" bw="1" slack="1"/>
<pin id="144" dir="0" index="5" bw="1" slack="1"/>
<pin id="145" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="7" bw="1" slack="1"/>
<pin id="147" dir="0" index="8" bw="1" slack="1"/>
<pin id="148" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="149" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="11" bw="24" slack="0"/>
<pin id="151" dir="0" index="12" bw="8" slack="3"/>
<pin id="152" dir="0" index="13" bw="8" slack="3"/>
<pin id="153" dir="0" index="14" bw="8" slack="3"/>
<pin id="154" dir="0" index="15" bw="8" slack="3"/>
<pin id="155" dir="0" index="16" bw="8" slack="3"/>
<pin id="156" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2272/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln2231_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="15" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2231/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="empty_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="empty_76_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_76/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="yOffset_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="yOffset/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln2232_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2232/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="loopHeight_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loopHeight/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="y_1_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="15" slack="2"/>
<pin id="192" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln2272_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="15" slack="0"/>
<pin id="195" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2272/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln2272_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="15" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="1"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2272/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln2272_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="15" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2272/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="out_y_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="15" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="1"/>
<pin id="211" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_y/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="empty_77_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_77/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="cmp33_i_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="15" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="1"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp33_i/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="cmp107_i_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp107_i/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln2231_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="15" slack="0"/>
<pin id="238" dir="0" index="1" bw="15" slack="2"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2231/3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="pix_0_0_0_0_0_load485_lcssa504_i_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="3"/>
<pin id="243" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pix_0_0_0_0_0_load485_lcssa504_i "/>
</bind>
</comp>

<comp id="246" class="1005" name="pix_0_1_0_0_0_load487_lcssa507_i_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="3"/>
<pin id="248" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pix_0_1_0_0_0_load487_lcssa507_i "/>
</bind>
</comp>

<comp id="251" class="1005" name="pix_0_2_0_0_0_load489_lcssa510_i_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="3"/>
<pin id="253" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pix_0_2_0_0_0_load489_lcssa510_i "/>
</bind>
</comp>

<comp id="256" class="1005" name="p_0_0335491_lcssa513_i_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="3"/>
<pin id="258" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0335491_lcssa513_i "/>
</bind>
</comp>

<comp id="261" class="1005" name="p_0_0324493_lcssa516_i_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="3"/>
<pin id="263" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0324493_lcssa516_i "/>
</bind>
</comp>

<comp id="266" class="1005" name="y_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="15" slack="0"/>
<pin id="268" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="273" class="1005" name="p_read_2_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="loopWidth_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="2"/>
<pin id="281" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="284" class="1005" name="height_val7_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="1"/>
<pin id="286" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_val7_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="zext_ln2232_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="1"/>
<pin id="291" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln2232 "/>
</bind>
</comp>

<comp id="294" class="1005" name="loopHeight_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="1"/>
<pin id="296" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="302" class="1005" name="empty_77_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_77 "/>
</bind>
</comp>

<comp id="307" class="1005" name="cmp33_i_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp33_i "/>
</bind>
</comp>

<comp id="312" class="1005" name="cmp107_i_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp107_i "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="157"><net_src comp="64" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="138" pin=11"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="112" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="173"><net_src comp="125" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="175" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="125" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="180" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="190" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="193" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="193" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="190" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="58" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="208" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="60" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="202" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="70" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="138" pin=16"/></net>

<net id="249"><net_src comp="74" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="138" pin=15"/></net>

<net id="254"><net_src comp="78" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="138" pin=14"/></net>

<net id="259"><net_src comp="82" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="138" pin=13"/></net>

<net id="264"><net_src comp="86" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="138" pin=12"/></net>

<net id="269"><net_src comp="90" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="276"><net_src comp="106" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="282"><net_src comp="112" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="287"><net_src comp="125" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="292"><net_src comp="180" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="297"><net_src comp="184" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="305"><net_src comp="213" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="138" pin=7"/></net>

<net id="310"><net_src comp="217" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="315"><net_src comp="222" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="138" pin=5"/></net>

<net id="320"><net_src comp="228" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="138" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_vresampled | {4 5 }
	Port: height_val7_c | {2 }
	Port: width_val12_c | {2 }
 - Input state : 
	Port: v_vcresampler_core : stream_out_hresampled | {4 5 }
	Port: v_vcresampler_core : height_val7 | {2 }
	Port: v_vcresampler_core : width_val12 | {2 }
	Port: v_vcresampler_core : p_read | {1 }
  - Chain level:
	State 1
		store_ln2231 : 1
	State 2
		write_ln0 : 1
		write_ln0 : 1
		loopHeight : 1
	State 3
		zext_ln2272 : 1
		icmp_ln2272 : 2
		add_ln2272 : 1
		br_ln2272 : 3
		out_y : 2
		empty_77 : 3
		cmp33_i : 2
		cmp107_i : 1
		tmp : 3
		store_ln2231 : 2
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                     |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   call   | grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138 |  3.176  |   233   |   143   |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                    icmp_ln2272_fu_197                    |    0    |    0    |    23   |
|   icmp   |                      cmp33_i_fu_217                      |    0    |    0    |    23   |
|          |                      cmp107_i_fu_222                     |    0    |    0    |    20   |
|----------|----------------------------------------------------------|---------|---------|---------|
|    add   |                     loopHeight_fu_184                    |    0    |    0    |    23   |
|          |                     add_ln2272_fu_202                    |    0    |    0    |    20   |
|----------|----------------------------------------------------------|---------|---------|---------|
|    sub   |                       out_y_fu_208                       |    0    |    0    |    20   |
|----------|----------------------------------------------------------|---------|---------|---------|
|    xor   |                      yOffset_fu_175                      |    0    |    0    |    2    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                   p_read_2_read_fu_106                   |    0    |    0    |    0    |
|   read   |                   loopWidth_read_fu_112                  |    0    |    0    |    0    |
|          |               height_val7_read_read_fu_125               |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   write  |                  write_ln0_write_fu_118                  |    0    |    0    |    0    |
|          |                  write_ln0_write_fu_131                  |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                       empty_fu_165                       |    0    |    0    |    0    |
|   trunc  |                      empty_76_fu_170                     |    0    |    0    |    0    |
|          |                      empty_77_fu_213                     |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   zext   |                    zext_ln2232_fu_180                    |    0    |    0    |    0    |
|          |                    zext_ln2272_fu_193                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
| bitselect|                        tmp_fu_228                        |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                          |  3.176  |   233   |   274   |
|----------|----------------------------------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
| linebuf_c |    2   |    0   |    0   |    0   |
|linebuf_c_1|    2   |    0   |    0   |    0   |
| linebuf_y |    2   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|            cmp107_i_reg_312            |    1   |
|             cmp33_i_reg_307            |    1   |
|            empty_77_reg_302            |    1   |
|        height_val7_read_reg_284        |   16   |
|           loopHeight_reg_294           |   16   |
|            loopWidth_reg_279           |   16   |
|     p_0_0324493_lcssa516_i_reg_261     |    8   |
|     p_0_0335491_lcssa513_i_reg_256     |    8   |
|            p_read_2_reg_273            |    1   |
|pix_0_0_0_0_0_load485_lcssa504_i_reg_241|    8   |
|pix_0_1_0_0_0_load487_lcssa507_i_reg_246|    8   |
|pix_0_2_0_0_0_load489_lcssa510_i_reg_251|    8   |
|               tmp_reg_317              |    1   |
|                y_reg_266               |   15   |
|           zext_ln2232_reg_289          |   16   |
+----------------------------------------+--------+
|                  Total                 |   124  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |   233  |   274  |    -   |
|   Memory  |    6   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   124  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |    3   |   357  |   274  |    0   |
+-----------+--------+--------+--------+--------+--------+
