@inproceedings{lspp2014,
 author = {Ying-Chieh Wang and IHsin Chung and Che-Rung Lee and Michael Perrone and Yeh-Ching Chung},
 title = {Performance Modeling for Hardware Thread-Level Speculation},
 booktitle = {{Workshop on Large-Scale Parallel Processing (LSPP)}},
 year = 2014,
}

@inproceedings{icl:738,
author      = {McCraw, H. and Terpstra, D. and Dongarra, J. and Davis, K. and Musselman R.},
title       = {Beyond the CPU: Hardware Performance Counter Monitoring on Blue Gene/Q},
booktitle   = {International Supercomputing Conference 2013 (ISC'13), Leipzig, Germany},
institution = {Innovative Computing Laboratory, University of Tennessee},
year        = {2013}
}
@inproceedings{hpct,
 author = {H. Wen and S. Sbaraglia and S. Seelam and I. Chung and G. Cong and D. Klepacki},
 title = {A Productivity Centered Tools Framework for Application Performance Tuning},
 booktitle = {QEST '07: Proceedings of the Fourth International Conference on the Quantitative Evaluation of Systems (QEST 2007)},
 year = {2007},
 isbn = {0-7695-2883-X},
 pages = {273--274},
 doi = {http://dx.doi.org/10.1109/QEST.2007.6},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 }
@article{grinberg2009parallel,
  title={Parallel performance of the coarse space linear vertex solver and low e
nergy basis preconditioner for spectral $hp$ elements},
  author={Grinberg, L and Pekurovsky, D and Sherwin, SJ and Karniadakis, GE},
  journal={Parallel Computing},
  volume={35},
  number={5},
  pages={284--304},
  year={2009},
  publisher={North-Holland}
}

@book{dongarra1994lapack,
  title={LAPACK Working Note 71: IBM RS/6000-550 \&-590 Performance for Selected Routines in ESSL/LAPACK/NAG/IMSL},
  author={Dongarra, JJ and Kolatis, Michael},
  year={1994},
  publisher={University of Tennessee], Computer Science Department}
}

@article{FTL11,
author = {Leaver-Fay, A. and Tyka M. and Lewis S. M. and Lange O. F. and Thompson J. and Jacak R.},
title = { ROSETTA3: an object-oriented software suite for the simulation and design of macromolecules},
journal = { Methods in enzymology},
pages = {545--574},
volume = {487},
year = {2011}
}

@inproceedings{BGP:HPM,
author={Christoph Pospiech},
title="{Hardware Performance Monitor (HPM) Toolkit}",
year=2010,
publisher={Advanced Computing Technology, IBM Research},
} 

@inproceedings{AMD:PCIntro,
author={Paul J. Drongowski},
title="{Basic Performance Measurements for AMD\textregistered Athlon\texttrademark 64,AMD Opteron\texttrademark and AMD Phenom\texttrademark Processors}", 
year=2008,
publisher={Advanced Micro Devices Inc, Boston Design Center},
}
    
@inproceedings{AMD:LWP,
title="{Lightweight Profiling Specification}",
year=2010,
publisher={Advanced Micro Devices Inc.},
}
  
@inproceedings{klondon:papi,
author={K. London and S. Moore and P. Mucci and K. Seymour},
title="{The PAPI Cross-Platform Interface to Hardware Performance Counters}", 
year=2001,
publisher={University of Tennessee-Knoxville, Biloxi, Mississippi},
}
  
@inproceedings{Intel:PMU,
author={D. Levinthal},
title="{Performance Analysis Guide for Intel\textregistered Core\texttrademark i7 Processor and Intel Xeon\texttrademark 5500 processors}",
publisher={Intel Corporation}, 
year=2009,
}
  
@inproceedings{BGQCHIP:IBM,
author={Ruud Haring}, 
title="{The Blue Gene/Q Compute Chip}",
publisher={IBM T.J. Watson Research Center}, 
year=2012,
}
  
@inproceedings{bgpm,
author={K. Davis}, 
title="{Blue Gene/Q Hardware Performance Monitoring API}",
publisher={IBM T.J. Watson Research Center}, 
year=2012,
}

      
@inproceedings{Bhattacharyya:2012:UCP:2370816.2370908,
 author = {Bhattacharyya, Arnamoy},
 title = {Using Combined Profiling to Decide when Thread Level Speculation is Profitable},
 booktitle = {Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '12},
 year = {2012},
 isbn = {978-1-4503-1182-3},
 location = {Minneapolis, Minnesota, USA},
 pages = {483--484},
 numpages = {2},
 url = {http://doi.acm.org/10.1145/2370816.2370908},
 doi = {10.1145/2370816.2370908},
 acmid = {2370908},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {loop chunk, thread level speculation},
} 

@article{Yiapanis:2013:OSR:2400682.2400698,
 author = {Yiapanis, Paraskevas and Rosas-Ham, Demian and Brown, Gavin and Luj\'{a}n, Mikel},
 title = {Optimizing Software Runtime Systems for Speculative Parallelization},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {January 2013},
 volume = {9},
 number = {4},
 month = jan,
 year = {2013},
 issn = {1544-3566},
 pages = {39:1--39:27},
 articleno = {39},
 numpages = {27},
 url = {http://doi.acm.org/10.1145/2400682.2400698},
 doi = {10.1145/2400682.2400698},
 acmid = {2400698},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {SPECjvm2008, Thread-level speculation, inspector threads, loop-level parallelism, memory overhead, multicore processors, runtime parallelization, speculative parallelization},
} 


@inproceedings{Bhowmik:2002:GCF:564870.564885,
 author = {Bhowmik, Anasua and Franklin, Manoj},
 title = {A General Compiler Framework for Speculative Multithreading},
 booktitle = {Proceedings of the Fourteenth Annual ACM Symposium on Parallel Algorithms and Architectures},
 series = {SPAA '02},
 year = {2002},
 isbn = {1-58113-529-7},
 location = {Winnipeg, Manitoba, Canada},
 pages = {99--108},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/564870.564885},
 doi = {10.1145/564870.564885},
 acmid = {564885},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {TLP compiler, control dependence, data dependence, parallelization, speculative multithreading (SpMT), thread formation, thread-level parallelism (TLP)},
} 

@INPROCEEDINGS{Bruening98softspec:software-based,
    author = {Derek Bruening and Srikrishna Devabhaktuni and Saman Amarasinghe},
    title = {Softspec: Software-based Speculative Parallelism},
    booktitle = {In 3rd ACM Workshop on Feedback-Directed and Dynamic Optimization (FDDO-3},
    year = {1998}
}

@article{Cintra:2003:TER:966049.781501,
 author = {Cintra, Marcelo and Llanos, Diego R.},
 title = {Toward Efficient and Robust Software Speculative Parallelization on Multiprocessors},
 journal = {SIGPLAN Not.},
 issue_date = {October 2003},
 volume = {38},
 number = {10},
 month = jun,
 year = {2003},
 issn = {0362-1340},
 pages = {13--24},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/966049.781501},
 doi = {10.1145/966049.781501},
 acmid = {781501},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {speculative parallelization, thread-level speculation},
}

@inproceedings{Wang:2012:EBG:2370816.2370836,
 author = {Wang, Amy and Gaudet, Matthew and Wu, Peng and Amaral, Jos{\'e} Nelson and Ohmacht, Martin and Barton, Christopher and Silvera, Raul and Michael, Maged},
 title = {Evaluation of Blue Gene/Q Hardware Support for Transactional Memories},
 booktitle = {Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '12},
 year = {2012},
 isbn = {978-1-4503-1182-3},
 location = {Minneapolis, Minnesota, USA},
 pages = {127--136},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2370816.2370836},
 doi = {10.1145/2370816.2370836},
 acmid = {2370836},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {hardware transactional memories, programming model, runtime system, software support},
} 

 

@inproceedings{Chaudhry:2009:SST:1555754.1555814,
 author = {Chaudhry, Shailender and Cypher, Robert and Ekman, Magnus and Karlsson, Martin and Landin, Anders and Yip, Sherman and Zeffer, H{\aa}kan and Tremblay, Marc},
 title = {Simultaneous Speculative Threading: A Novel Pipeline Architecture Implemented in Sun's Rock Processor},
 booktitle = {Proceedings of the 36th Annual International Symposium on Computer Architecture},
 series = {ISCA '09},
 year = {2009},
 isbn = {978-1-60558-526-0},
 location = {Austin, TX, USA},
 pages = {484--495},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1555754.1555814},
 doi = {10.1145/1555754.1555814},
 acmid = {1555814},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {checkpoint-based architecture, chip multiprocessor, cmp, hardware speculation, instruction-level parallelism, memory-level parallelism, processor architecture, sst},
} 

@inproceedings{majc,
author={M. Tremblay},
title={MAJC: Microprocessor Architecture for Java Computing},
series={Hot Chips},
year={1999},
}

@inproceedings{Knight:1986:AMF:319838.319854,
 author = {Knight, Tom},
 title = {An Architecture for Mostly Functional Languages},
 booktitle = {Proceedings of the 1986 ACM Conference on LISP and Functional Programming},
 series = {LFP '86},
 year = {1986},
 isbn = {0-89791-200-4},
 location = {Cambridge, Massachusetts, USA},
 pages = {105--112},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/319838.319854},
 doi = {10.1145/319838.319854},
 acmid = {319854},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@article{Sohi:1995:MP:225830.224451,
 author = {Sohi, Gurindar S. and Breach, Scott E. and Vijaykumar, T. N.},
 title = {Multiscalar Processors},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 1995},
 volume = {23},
 number = {2},
 month = may,
 year = {1995},
 issn = {0163-5964},
 pages = {414--425},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/225830.224451},
 doi = {10.1145/225830.224451},
 acmid = {224451},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Hammond:1998:DSS:291069.291020,
 author = {Hammond, Lance and Willey, Mark and Olukotun, Kunle},
 title = {Data Speculation Support for a Chip Multiprocessor},
 booktitle = {Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS VIII},
 year = {1998},
 isbn = {1-58113-107-0},
 location = {San Jose, California, USA},
 pages = {58--69},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/291069.291020},
 doi = {10.1145/291069.291020},
 acmid = {291020},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Herlihy:1993:TMA:165123.165164,
 author = {Herlihy, Maurice and Moss, J. Eliot B.},
 title = {Transactional Memory: Architectural Support for Lock-free Data Structures},
 booktitle = {Proceedings of the 20th Annual International Symposium on Computer Architecture},
 series = {ISCA '93},
 year = {1993},
 isbn = {0-8186-3810-9},
 location = {San Diego, California, USA},
 pages = {289--300},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/165123.165164},
 doi = {10.1145/165123.165164},
 acmid = {165164},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@article{Torrellas:2009:BMA:1610252.1610271,
 author = {Torrellas, Josep and Ceze, Luis and Tuck, James and Cascaval, Calin and Montesinos, Pablo and Ahn, Wonsun and Prvulovic, Milos},
 title = {The Bulk Multicore Architecture for Improved Programmability},
 journal = {Commun. ACM},
 issue_date = {December 2009},
 volume = {52},
 number = {12},
 month = dec,
 year = {2009},
 issn = {0001-0782},
 pages = {58--65},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/1610252.1610271},
 doi = {10.1145/1610252.1610271},
 acmid = {1610271},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


@article{Heindl:2009:AFP:1528922.1528946,
 author = {Heindl, Armin and Pokam, Gilles},
 title = {An Analytic Framework for Performance Modeling of Software Transactional Memory},
 journal = {Comput. Netw.},
 issue_date = {June, 2009},
 volume = {53},
 number = {8},
 month = jun,
 year = {2009},
 issn = {1389-1286},
 pages = {1202--1214},
 numpages = {13},
 url = {http://dx.doi.org/10.1016/j.comnet.2009.02.006},
 doi = {10.1016/j.comnet.2009.02.006},
 acmid = {1528946},
 publisher = {Elsevier North-Holland, Inc.},
 address = {New York, NY, USA},
 keywords = {Analytical modeling, Discrete-time Markov chains, Eager locking, Inplace memory update/write buffering, Optimistic and pessimistic STM},
} 

@inproceedings{porter10ispass,
 author = {Donald E. Porter and Emmett Witchel},
 title = {Understanding Transactional Memory Performance},
 booktitle = {{Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)}},
 year = 2010,
 pages = {97--108},
 url = {http://www.cs.stonybrook.edu/~porter/pubs/ispass10-final.pdf}
}
