<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001171A1-20030102-D00000.TIF SYSTEM "US20030001171A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00001.TIF SYSTEM "US20030001171A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00002.TIF SYSTEM "US20030001171A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00003.TIF SYSTEM "US20030001171A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00004.TIF SYSTEM "US20030001171A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00005.TIF SYSTEM "US20030001171A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00006.TIF SYSTEM "US20030001171A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00007.TIF SYSTEM "US20030001171A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00008.TIF SYSTEM "US20030001171A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00009.TIF SYSTEM "US20030001171A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00010.TIF SYSTEM "US20030001171A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00011.TIF SYSTEM "US20030001171A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00012.TIF SYSTEM "US20030001171A1-20030102-D00012.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00013.TIF SYSTEM "US20030001171A1-20030102-D00013.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00014.TIF SYSTEM "US20030001171A1-20030102-D00014.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00015.TIF SYSTEM "US20030001171A1-20030102-D00015.TIF" NDATA TIF>
<!ENTITY US20030001171A1-20030102-D00016.TIF SYSTEM "US20030001171A1-20030102-D00016.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001171</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10185394</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020628</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>239947/2001</doc-number>
</priority-application-number>
<filing-date>20010702</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/82</ipc>
</classification-ipc-primary>
<classification-ipc-secondary>
<ipc>H01L027/10</ipc>
</classification-ipc-secondary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>257</class>
<subclass>207000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>202000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>438</class>
<subclass>128000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>438</class>
<subclass>129000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>208000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>211000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Semiconductor integrated circuit having macro cells and designing method of the same</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Akihiro</given-name>
<family-name>Banno</family-name>
</name>
<residence>
<residence-non-us>
<city>Tokyo</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Shinichirou</given-name>
<family-name>Ooshige</family-name>
</name>
<residence>
<residence-non-us>
<city>Tokyo</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Masaru</given-name>
<family-name>Shintani</family-name>
</name>
<residence>
<residence-non-us>
<city>Kanagawa</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Masaru</given-name>
<family-name>Matsui</family-name>
</name>
<residence>
<residence-non-us>
<city>Kanagawa</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>NEC Corporation</organization-name>
<address>
<city>Tokyo</city>
<country>
<country-code>JP</country-code>
</country>
</address>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>Paul J. Esatto, Jr.</name-1>
<name-2>Scully, Scott, Murphy &amp; Presser</name-2>
<address>
<address-1>400 Garden City Plaza</address-1>
<city>Garden City</city>
<state>NY</state>
<postalcode>11530</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">The present invention enables to design a semiconductor integrated circuit with a small chip area and the number of wiring layers at a low cost for a short time. In the present design method of the semiconductor integrated circuit, a first wiring group (a horizontal power wiring and horizontal ground wirings) and a second wiring group (a horizontal power wiring and horizontal ground wirings), which are opposite to each other, are arranged at the outside of a macro outer frame, a third wiring group (a vertical power wiring and a vertical ground wring) is arranged to correspond to a power terminal and a ground terminal on a macro cell, and these first and second wiring groups are connected to the power terminal and the ground terminal by the third wiring group. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a semiconductor integrated circuit and a designing method of the same, and more particularly to a semiconductor integrated circuit having macro cells and a designing method of the same. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> In recent years, attention has been paid to a system LSI with a plurality of macro cells on a semiconductor chip, having functions of a central processing unit (CPU), memory devices (ROM, RAM), buffer, peripheral devices that perform various kinds of signal processing, etc. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Since the system LSI comprises the plurality of macro cells, the circuit scale is so large that the direct circuit design for a transistor level cannot be achieved in actuality. For this reason, the system LSI is generally designed in such a manner that a system design, function design, specific logic design and circuit design are sequentially carried out stepwise. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> In the system design, each of CPU, ROM, RAM, buffer, the plurality of peripheral devices is provided as one function block, and the operation and structure of the entire system are decided to obtain a desired function. In the function design, the relationship among the respective function blocks and the internal operations of the respective function blocks are decided based on the specification decided by the system design. In the specific logic design, the layout of macro cells for configuring the respective blocks whose internal operations are decided by the function design is performed on the semiconductor chip, and these macro cells are mutually wired (layout wiring) so as to generate a simulation model for a semiconductor integrated circuit. In the circuit design, an electric circuit for a transistor level and the characteristics of devices are decided to satisfy the circuit specification, which is based on the logic design having the function design and the specific logic design. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Here, the macro cells are composed of basic logic devices such as an inverter, a NAND gate, a NOR gate, etc., and basic logic circuits such as a latch, a counter, a memory, etc. formed by combining a plurality of basic logic devices. The macro cells are registered to a memory (library) of a CAD (Computer Aided Design) and the like where the respective functions are described using a programming language such as a hardware description language (HDL), C language (trade name), etc. Data of the simulation model for a semiconductor integrated circuit generated as mentioned above is complied with data of macro cells stored in the memory, thereafter a simulation for an operation is carried out to verify whether or not a desired function is obtained. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 17</cross-reference> is a top view showing a macro cell of the memory (hereinafter referred to as memory macro) that forms a cell base IC designed by the design method (logic design) of the conventional semiconductor integrated circuit and the peripheral portion thereof. The memory macro has a multi-layer wiring structure. In this example, the explanation is given on the assumption that a three-layer wiring is used. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> At an outer edge of a core section <highlight><bold>1</bold></highlight>, the memory macro has a plurality of signal input/output terminals <highlight><bold>2</bold></highlight>, power lead-in ground terminals <highlight><bold>3</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>11</subscript></highlight>, <highlight><bold>3</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>12</subscript></highlight>, <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>11 </subscript></highlight>and <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>12</subscript></highlight>, and power lead-in power terminals <highlight><bold>3</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>21</subscript></highlight>, <highlight><bold>3</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>22</subscript></highlight>, <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>21 </subscript></highlight>and <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>22</subscript></highlight>. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> The power lead-in ground terminals <highlight><bold>3</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>11 </subscript></highlight>and <highlight><bold>3</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>12</subscript></highlight>, and the power lead-in power terminals <highlight><bold>3</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>21 </subscript></highlight>and <highlight><bold>3</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>22 </subscript></highlight>are formed by the wiring of second layer, and the power lead-in ground terminals <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>11 </subscript></highlight>and <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>12</subscript></highlight>, and the power lead-in power terminals <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>21 </subscript></highlight>and <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>22 </subscript></highlight>are formed by the wiring of the third layer. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> A portion enclosed with a broken line provided at an outside of the core section <highlight><bold>1</bold></highlight> indicates a region where the memory macro is present, and is called a macro outer frame <highlight><bold>4</bold></highlight>. In an interior of the core section <highlight><bold>1</bold></highlight>, a ground terminal <highlight><bold>5</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>1</subscript></highlight>, a power terminal <highlight><bold>5</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>1</subscript></highlight>, a ground terminal <highlight><bold>5</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>2 </subscript></highlight>and a power terminal <highlight><bold>5</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>2 </subscript></highlight>are formed with a predetermined interval in a vertical direction of the figure. The ground terminals <highlight><bold>5</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>5</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>2 </subscript></highlight>and the power terminals <highlight><bold>5</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>5</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>2 </subscript></highlight>are formed by the wiring of the fourth layer, and connected to wiring to be connected to the ground and wiring to be connected to the power among wiring of the third layer, respectively. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> Orbital power rings <highlight><bold>6</bold></highlight> and <highlight><bold>7</bold></highlight> are formed double at the outside of the macro outer frame <highlight><bold>4</bold></highlight> to surround the macro outer frame <highlight><bold>4</bold></highlight>. The orbital power ring <highlight><bold>6</bold></highlight> includes horizontal ground wiring <highlight><bold>6</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>6</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>2 </subscript></highlight>and vertical ground lines <highlight><bold>6</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>6</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>2</subscript></highlight>. The horizontal ground wiring <highlight><bold>6</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>6</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>2 </subscript></highlight>are formed by the wiring of the third layer, and the vertical ground lines <highlight><bold>6</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>6</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>2 </subscript></highlight>are formed by the wiring of the second layer. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> The orbital power ring <highlight><bold>7</bold></highlight> formed in the vicinity of the outer periphery of the orbital power ring <highlight><bold>6</bold></highlight> includes horizontal ground wiring <highlight><bold>7</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>7</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>2 </subscript></highlight>and vertical power lines <highlight><bold>7</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>7</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>2</subscript></highlight>. The horizontal power wiring <highlight><bold>7</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>7</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>2 </subscript></highlight>are formed by the wiring of the third layer, and the vertical power lines <highlight><bold>7</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>7</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>2 </subscript></highlight>are formed by the wiring of the second layer. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> The power lead-in ground terminals <highlight><bold>3</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>11 </subscript></highlight>and <highlight><bold>3</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>21 </subscript></highlight>are connected to power lead-in ground lines <highlight><bold>8</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>1</subscript></highlight>l and <highlight><bold>8</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>21</subscript></highlight>, which are formed by the wiring of the second layer, respectively. Similarly, the power lead-in ground terminals <highlight><bold>3</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>12 </subscript></highlight>and <highlight><bold>3</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>22</subscript></highlight>, are connected to power lead-in ground lines <highlight><bold>8</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>12 </subscript></highlight>and <highlight><bold>8</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>22</subscript></highlight>, which are formed by the wiring of the second layer, respectively. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> The power lead-in ground terminals <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>11 </subscript></highlight>and <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>21</subscript></highlight>, are connected to power lead-in ground lines <highlight><bold>8</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>11 </subscript></highlight>and <highlight><bold>8</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>21</subscript></highlight>, which are formed by the wiring of the third layer, respectively. The power lead-in ground terminals <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>12 </subscript></highlight>and <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>22</subscript></highlight>, are connected to power lead-in ground lines <highlight><bold>8</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>12 </subscript></highlight>and <highlight><bold>8</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>22</subscript></highlight>, which are formed by the wiring of the third layer, respectively. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> The power lead-in ground lines <highlight><bold>8</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>11 </subscript></highlight>and <highlight><bold>8</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>12 </subscript></highlight>are connected to the horizontal ground wiring <highlight><bold>6</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>6</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>2 </subscript></highlight>through via holes, respectively, and the power lead-in ground lines <highlight><bold>8</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>21 </subscript></highlight>and <highlight><bold>8</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>22 </subscript></highlight>are connected to the horizontal power wiring <highlight><bold>7</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>7</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>2 </subscript></highlight>through via holes, respectively. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> The power lead-in ground lines <highlight><bold>8</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>11 </subscript></highlight>and <highlight><bold>8</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>12 </subscript></highlight>are connected to the vertical ground lines <highlight><bold>6</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>6</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>2 </subscript></highlight>through via holes, respectively, and the power lead-in ground lines <highlight><bold>8</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>21 </subscript></highlight>and <highlight><bold>8</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>22 </subscript></highlight>are connected to the vertical power lines <highlight><bold>7</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>7</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>2 </subscript></highlight>through via holes, respectively. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> The horizontal power ground lines <highlight><bold>6</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>1 </subscript></highlight>and the horizontal power wring <highlight><bold>7</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>1 </subscript></highlight>are connected to a vertical ground bus <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>and a horizontal power bus <highlight><bold>9</bold></highlight><highlight><italic>b, </italic></highlight>which are formed by the wring of the fourth layer, through via holes, respectively. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> As illustrated in <cross-reference target="DRAWINGS">FIG. 18</cross-reference>, the vertical power bus <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>is connected to the horizontal ground wiring <highlight><bold>6</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>2</subscript></highlight>, which constitutes the orbital power ring <highlight><bold>6</bold></highlight> formed to enclose the macro outer frame <highlight><bold>4</bold></highlight>, through a via hole. Similarly, the vertical power bus <highlight><bold>9</bold></highlight><highlight><italic>b </italic></highlight>is connected to the horizontal power wiring <highlight><bold>7</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>2</subscript></highlight>, which constitutes the orbital power ring <highlight><bold>7</bold></highlight> formed to enclose the macro outer frame <highlight><bold>4</bold></highlight>, through a via hole. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> The vertical ground line <highlight><bold>6</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>2 </subscript></highlight>is connected to a horizontal ground bus <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>formed in the first layer through a via hole, and the vertical power line <highlight><bold>7</bold></highlight><highlight><italic>b</italic></highlight><highlight><bold>2</bold></highlight> is connected to a horizontal power bus <highlight><bold>10</bold></highlight><highlight><italic>b </italic></highlight>formed in the first layer through a via hole. The horizontal ground bus <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>is connected to the vertical ground line <highlight><bold>6</bold></highlight><highlight><italic>b</italic></highlight><highlight><bold>1</bold></highlight>, which constitutes the orbital power ring <highlight><bold>6</bold></highlight> formed to enclose the macro outer frame <highlight><bold>4</bold></highlight>, through a via hole. The horizontal power bus <highlight><bold>10</bold></highlight><highlight><italic>b </italic></highlight>is connected to the vertical power line <highlight><bold>6</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>1</subscript></highlight>, which constitutes the orbital power ring <highlight><bold>7</bold></highlight> formed to enclose the macro outer frame <highlight><bold>4</bold></highlight>, through a via hole. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> In this way, the orbital power rings <highlight><bold>6</bold></highlight> and <highlight><bold>7</bold></highlight> are formed to enclose the macro outer frame <highlight><bold>4</bold></highlight> for each macro cell, and a current is supplied to the macro cell from the corresponding orbital ring. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> Moreover, if a horizontal power bus <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>and a horizontal ground bus <highlight><bold>11</bold></highlight><highlight><italic>b </italic></highlight>on a semiconductor substrate (semiconductor chip) formed by the wiring of fifth layer pass on the memory macro, they are connected to the ground terminals <highlight><bold>5</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>5</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>2</subscript></highlight>, the power terminals <highlight><bold>5</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>5</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>2</subscript></highlight>, the vertical ground lines <highlight><bold>6</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>6</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>2</subscript></highlight>, power terminals <highlight><bold>5</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>5</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>2</subscript></highlight>, and vertical power lines <highlight><bold>7</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>7</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>2 </subscript></highlight>through via holes. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> Since the power bus <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>and the horizontal ground bus <highlight><bold>11</bold></highlight><highlight><italic>b </italic></highlight>on the semiconductor substrate are arranged on the semiconductor chip with a different design from the macro, no bus is provide at the upper portion of the macro cell in some cases. In this case, the power and ground buses cannot be connected to the ground terminals <highlight><bold>5</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>1</subscript></highlight>, and <highlight><bold>5</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>2</subscript></highlight>, and the power terminals <highlight><bold>5</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>5</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>2 </subscript></highlight>through contact holes. For this reason, power and ground buses are formed in a sixth layer in a vertical direction and connected to the ground terminals <highlight><bold>5</bold></highlight><highlight><subscript>a1</subscript></highlight>, and <highlight><bold>5</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>2</subscript></highlight>, and the power terminals <highlight><bold>5</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>5</bold></highlight><highlight><italic>b</italic></highlight><highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> Thus, in the conventional structure, the six-layer wiring is required to supply a current to the macro cell stably. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> In connection with power wiring, other macro cells have substantially the same structure as the aforementioned structure. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> There has been a growth in the case that the system LSI, which is structured by mounting a plurality of macro cells thereon, is also provided to the portable electronic device, such as a computer of notebook-size, palm-size, pocket-size, etc., personal digital assistants (PDA), or cellular phone, personal handy-phone system (PHS). In such a portable electronic device, since the space is limited, the need for miniaturizing a chip area and the need for improving cost reduction arise. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> In conventional, the line widths of the orbital power rings <highlight><bold>6</bold></highlight> and <highlight><bold>7</bold></highlight> are narrowed to reduce the chip area. However, the current supplied from the power flows through the orbital power rings <highlight><bold>6</bold></highlight> and <highlight><bold>7</bold></highlight> with a narrow line width to bypass the macro cell as shown by arrows, so that a resistance value increases and a current supply capability decreases. Particularly, there is a problem in that a large voltage drop occurs at a connection between the horizontal power wiring <highlight><bold>7</bold></highlight><highlight><italic>a</italic></highlight><highlight><bold>1</bold></highlight> and the vertical power bus <highlight><bold>9</bold></highlight><highlight><italic>b </italic></highlight>(point A of <cross-reference target="DRAWINGS">FIG. 18</cross-reference>). </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> Moreover, a reduction in the cost of semiconductor integrated circuit can be generally achieved by decreasing the number of wiring layers of the semiconductor integrated circuit and the number of processes. However, the general semiconductor integrated circuit needs at least five wiring layers. Particularly, in order to supply a stable current to the macro cell without depending on the presence or absence of the power bus and the ground bus on the semiconductor substrate, the sixth wiring layer is required as mentioned above. Accordingly, there is a problem in that the cost of the semiconductor integrated circuit cannot be reduced. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> An object of the present invention is to provide a semiconductor integrated circuit, which can reduce a chip area and has a small number of wiring layers, and its designing method. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> A semiconductor integrated circuit according to the present invention includes: a macro cell arranged on a chip; a plurality of power terminals formed on an upper portion of the macro cell, and a plurality of ground terminals formed thereon; a first wiring group including at least one power wiring and one ground wiring extended in a first direction along a first side of the macro cell; a second wiring group including at least one power wiring and one ground wiring extended in the first direction along a second side of the macro cell opposite to the first side; and a third wiring group, which is arranged in a second direction on the macro cell, and which include at least one power wiring and one ground wiring for establishing connection between the first wiring group and the second wiring group, wherein the power wring and the ground wring which form the third wiring group are respectively connected to the corresponding power terminal and the corresponding ground terminal on the macro cell. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> With the above structure, connection between the first wiring group and the second wiring group can be made by numerous power wiring and ground wiring, making it possible to reduce a voltage drop therebetween and to connect the power terminals and ground terminals formed on the macro cells. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> A semiconductor integrated circuit manufacturing method according to the present invention includes the steps of: arranging a macro cell having a first side, a second side opposite to the first side, a third side, and a fourth side opposite to the third side on a semiconductor chip, and having at least one power terminal and one ground terminal on its top surface; arranging a first wiring group including at least one power wiring and one ground wiring in a predetermined range from the first side and extended in a first direction; arranging a second wiring group including at least one power wiring and one ground wiring in the predetermined range from the second side and extended in the first direction; arranging a third wiring group including at least one power wiring and one ground wiring in the predetermined range from the third side and extended in the second direction so as to connect the first wring group to the second wiring group; arranging a fourth wiring group including at least one power wiring and one ground wiring in the predetermined range from the fourth side and extended in the second direction so as to connect the first wring group to the second wiring group; and arranging a fifth wiring group including at least one power wiring and one ground wiring between the first wring group and the second wiring group in accordance with the power terminal and the ground terminal. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> With the above design method, the design of a macro cell and the design of wiring group for supplying the current to the macro cell can be separately carried out.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a view showing one embodiment of the semiconductor integrated circuit to which the present invention is applied; </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a top view of a core section of a macro cell; </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a view showing chip internal power/ground buses on a chip; </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a view showing a positional relationship between macro cells and the chip internal power/ground buses; </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a flowchart showing a manufacturing method for the semiconductor integrated circuit of the embodiment of the present invention; </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a process view of the manufacturing method for the semiconductor integrated circuit; </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a process view of the manufacturing method for the semiconductor integrated circuit; </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a view showing the arrangement of power/ground terminals of the macro cell; </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is a view showing an application example of the semiconductor integrated circuit to which the present invention is applied; </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is a view showing another application example of the semiconductor integrated circuit to which the present invention is applied; </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 11</cross-reference> is a view explaining an outline of a layout specification of the macro cell; </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 12</cross-reference> is a view explaining the outline of a layout specification of the macro cell; </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13</cross-reference> is a view explaining the outline of a layout specification of the macro cell; </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 14</cross-reference> is a view explaining the outline of a layout specification of the macro cell; </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 15</cross-reference> is a view explaining the outline of a layout specification of the macro cell; </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 16</cross-reference> is a view explaining the outline of a layout specification of the macro cell; </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 17</cross-reference> is a top view showing a memory macro that forms a cell base IC designed by the design method of the conventional semiconductor integrated circuit and a peripheral portion thereof; </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 18</cross-reference> is a view explaining disadvantages of the conventional semiconductor integrated circuit; and </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 19</cross-reference> is a schematic view of a system in which a program having the design method of the present invention is stored is executed.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> An embodiment of this invention will be explained with reference to the drawings accompanying herewith. The explanation will be specifically given using the embodiment. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> A semiconductor integrated circuit, which is one embodiment of the present invention, will be explained with reference to <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference>. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> A core section <highlight><bold>22</bold></highlight> of macro cell is composed of a three-layered wiring layer. It is assumed that power terminals <highlight><bold>25</bold></highlight><highlight><subscript>1</subscript></highlight>, <highlight><bold>25</bold></highlight><highlight><subscript>2 </subscript></highlight>and ground terminals <highlight><bold>26</bold></highlight><highlight><subscript>1</subscript></highlight>, <highlight><bold>26</bold></highlight><highlight><subscript>2 </subscript></highlight>are formed on the uppermost layer of macro cell by the wiring layer of the third layer as illustrated in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> As illustrated in <cross-reference target="DRAWINGS">FIG. 1, a</cross-reference> macro outer frame <highlight><bold>21</bold></highlight>, which includes the outside of a signal terminal <highlight><bold>2</bold></highlight>, is provided at the outside of the core section <highlight><bold>22</bold></highlight> of macro cell, and horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a3</subscript></highlight>, horizontal power wring <highlight><bold>43</bold></highlight><highlight><subscript>a3 </subscript></highlight>are formed at a distance of a predetermined length L from long sides, which are upper and lower sides of the macro outer frame, by the wiring layer of the fifth layer. At the outsides of the horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a3 </subscript></highlight>and the horizontal power wring <highlight><bold>43</bold></highlight><highlight><subscript>a3</subscript></highlight>, horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a1</subscript></highlight>and horizontal ground wring <highlight><bold>42</bold></highlight><highlight><subscript>a2 </subscript></highlight>are formed by the wiring layer of the fifth layer, respectively. If there is a space at the outside regions of the horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a1 </subscript></highlight>and the horizontal ground wring <highlight><bold>42</bold></highlight><highlight><subscript>a2</subscript></highlight>, horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a1 </subscript></highlight>and horizontal power wring <highlight><bold>43</bold></highlight><highlight><subscript>a2 </subscript></highlight>are formed at the outsides of the horizontal power wiring <highlight><bold>43</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>1 </subscript></highlight>and the horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><italic>a</italic></highlight><highlight><subscript>2 </subscript></highlight>by the wiring layer of the fifth layer, respectively. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> At a distance of a predetermined length L from short sides, which are right and left sides of the macro outer frame <highlight><bold>21</bold></highlight>, vertical power lines <highlight><bold>43</bold></highlight><highlight><subscript>b1 </subscript></highlight>and <highlight><bold>43</bold></highlight><highlight><subscript>b2 </subscript></highlight>are formed by the wiring layer of the fourth layer. At the outsides thereof, vertical ground lines <highlight><bold>42</bold></highlight><highlight><subscript>b1 </subscript></highlight>and <highlight><bold>42</bold></highlight><highlight><subscript>b2 </subscript></highlight>are formed, respectively. The vertical power lines <highlight><bold>43</bold></highlight><highlight><subscript>b1 </subscript></highlight>and <highlight><bold>43</bold></highlight><highlight><subscript>b2 </subscript></highlight>are connected to the horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a1 </subscript></highlight>to <highlight><bold>43</bold></highlight><highlight><subscript>a3 </subscript></highlight>through contact holes. The vertical ground lines <highlight><bold>42</bold></highlight><highlight><subscript>b1 </subscript></highlight>and <highlight><bold>42</bold></highlight><highlight><subscript>b2 </subscript></highlight>are connected to the horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a1 </subscript></highlight>to <highlight><bold>42</bold></highlight><highlight><subscript>a2 </subscript></highlight>through contact holes. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> In this way, the horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a1 </subscript></highlight>to <highlight><bold>43</bold></highlight><highlight><subscript>a3</subscript></highlight>, horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a1 </subscript></highlight>to <highlight><bold>42</bold></highlight><highlight><subscript>a3</subscript></highlight>, vertical power lines <highlight><bold>43</bold></highlight><highlight><subscript>b1 </subscript></highlight>and <highlight><bold>43</bold></highlight><highlight><subscript>b2 </subscript></highlight>and vertical ground lines <highlight><bold>42</bold></highlight><highlight><subscript>b1 </subscript></highlight>and <highlight><bold>42</bold></highlight><highlight><subscript>b2 </subscript></highlight>form an artificial orbital ring that is formed by the wring layers of the fourth and fifth layers. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> A power supply to the macro core section <highlight><bold>22</bold></highlight> from the artificial orbital ring is carried out by a plurality of vertical power lines <highlight><bold>53</bold></highlight>, which establishes a connection between the horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a1</subscript></highlight>, <highlight><bold>43</bold></highlight><highlight><subscript>a2</subscript></highlight>, and <highlight><bold>43</bold></highlight><highlight><subscript>a3</subscript></highlight>, and a plurality of vertical ground lines <highlight><bold>52</bold></highlight>, which establishes a connection between the horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a1</subscript></highlight>, <highlight><bold>42</bold></highlight><highlight><subscript>a3</subscript></highlight>, and <highlight><bold>42</bold></highlight><highlight><subscript>a2</subscript></highlight>. The vertical power lines <highlight><bold>53</bold></highlight> and vertical ground lines <highlight><bold>52</bold></highlight> are formed by the wiring layer of the fourth layer. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> The vertical power lines <highlight><bold>53</bold></highlight> and vertical ground lines <highlight><bold>52</bold></highlight> are connected to power terminals and ground terminals, which are formed by the wiring of the third layer on the macro core section <highlight><bold>22</bold></highlight>, through contact holes, respectively, so that power is supplied to the macro core section <highlight><bold>22</bold></highlight>. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> Additionally, the power terminals <highlight><bold>25</bold></highlight><highlight><subscript>1 </subscript></highlight>and the ground terminals <highlight><bold>26</bold></highlight><highlight><subscript>1</subscript></highlight>, which are formed in the same direction as the vertical power lines <highlight><bold>53</bold></highlight> and the vertical ground lines <highlight><bold>52</bold></highlight>, are connected to the vertical power lines <highlight><bold>53</bold></highlight> and the vertical ground lines <highlight><bold>52</bold></highlight>, which are respectively arranged to pass on these terminals, through the contact holes. The power terminals <highlight><bold>25</bold></highlight><highlight><subscript>1 </subscript></highlight>and the ground terminals <highlight><bold>26</bold></highlight><highlight><subscript>2</subscript></highlight>, which are formed in a direction perpendicular to the vertical power lines <highlight><bold>53</bold></highlight> and vertical ground lines <highlight><bold>52</bold></highlight>, are connected through the contact holes at points intersecting with the vertical power lines <highlight><bold>53</bold></highlight> and the vertical ground lines <highlight><bold>52</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> Moreover, a ground follow pin <highlight><bold>46</bold></highlight><highlight><subscript>1</subscript></highlight>, which is formed by the wiring layer of the first layer, is connected through a via hole to a lower portion of the vertical ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>b1 </subscript></highlight>of the fourth layer perpendicular to the ground follow pin <highlight><bold>46</bold></highlight><highlight><subscript>1</subscript></highlight>. A ground follow pin <highlight><bold>46</bold></highlight><highlight><subscript>2 </subscript></highlight>of the first layer, is connected through a via hole to a lower portion of the vertical ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>b2 </subscript></highlight>of the fourth layer perpendicular to the ground follow pin <highlight><bold>46</bold></highlight><highlight><subscript>2</subscript></highlight>. Similarly, a power follow pin <highlight><bold>47</bold></highlight><highlight><subscript>1 </subscript></highlight>of the first layer, is connected through a via hole to a lower portion of the vertical power wiring <highlight><bold>43</bold></highlight><highlight><subscript>b1 </subscript></highlight>of the fourth layer perpendicular to the power follow pin <highlight><bold>47</bold></highlight><highlight><subscript>1</subscript></highlight>. A power follow pin <highlight><bold>47</bold></highlight><highlight><subscript>2 </subscript></highlight>of the first layer, is connected through a via hole to a lower portion of the vertical power wiring <highlight><bold>43</bold></highlight><highlight><subscript>b2 </subscript></highlight>of the fourth layer perpendicular to the power follow pin <highlight><bold>47</bold></highlight><highlight><subscript>2</subscript></highlight>. These follow pins are also used to supply power to a primitive cell such as an inverter provided on the semiconductor substrate and to adjacent macro cells. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> By the connection mentioned above, numerous current paths that run from the upper portion of the macro cell to the lower portion thereof are made. This makes it possible to reduce a voltage drop occurred at a terminal power bus <highlight><bold>45</bold></highlight><highlight><subscript>2 </subscript></highlight>and a terminal ground bus <highlight><bold>44</bold></highlight><highlight><subscript>2 </subscript></highlight>even when connections to the power and the ground through a terminal power bus <highlight><bold>44</bold></highlight><highlight><subscript>1 </subscript></highlight>and a terminal ground bus <highlight><bold>45</bold></highlight><highlight><subscript>1</subscript></highlight>, which are formed by the wiring of the fourth layer, are respectively established. Namely, according to the above-mentioned constitution, as is understood from <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the horizontal power lines <highlight><bold>43</bold></highlight><highlight><subscript>a1 </subscript></highlight>to <highlight><bold>43</bold></highlight><highlight><subscript>a3</subscript></highlight>, which forms the artificial orbital power ring, are connected linearly with the plurality of vertical power lines <highlight><bold>52</bold></highlight> formed with a predetermined pitch. Similarly, the horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a1 </subscript></highlight>to <highlight><bold>42</bold></highlight><highlight><subscript>a3</subscript></highlight>, which forms the artificial orbital power ring, are connected linearly with the plurality of vertical ground lines <highlight><bold>53</bold></highlight> formed with a predetermined pitch. Accordingly, since the current flows through the plurality of pairs of vertical power lines <highlight><bold>52</bold></highlight> and vertical ground lines <highlight><bold>53</bold></highlight> linearly even if other macro cell is formed at upper and lower or right and left portions of the macro cell, no voltage drop occurs partially due to dispersion of the current unlike the conventional case. Moreover, the power terminal and ground terminal of the macro cell, formed in the third layer, are connected to the vertical power wiring and the vertical ground wiring, and the current is uniformly provided to the macro cell, eliminating the need for increasing the number of wiring layers unlike the conventional case. Still moreover, since the semiconductor integrated circuit can be designed without considering the voltage drop, it is possible to shorten designing time. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> In the embodiment described above, since the macro cell is placed at the position of a macro cell <highlight><bold>55</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> and is separated from the chip internal power bus and the chip internal ground bus, the current is supplied to the macro cell through a terminal vertical ground bus <highlight><bold>44</bold></highlight><highlight><subscript>1 </subscript></highlight>and a terminal vertical power bus <highlight><bold>45</bold></highlight><highlight><subscript>1</subscript></highlight>, which are formed by the wiring layer of the fourth layer, from these buses. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> The chip internal power buses and the chip internal ground buses are arranged on the chip on which the macro cell is mounted based on data of the chip as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. In other words, the chip internal power buses and the chip internal ground buses are formed by chip internal vertical power buses <highlight><bold>61</bold></highlight> and chip internal vertical ground buses <highlight><bold>62</bold></highlight>, which are formed by the wiring layer of the fourth layer, and chip internal horizontal power buses <highlight><bold>63</bold></highlight> and chip inter horizontal ground buses <highlight><bold>64</bold></highlight>, which are formed by the wiring layer of the fifth layer. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> An explanation will be next given of a first example of application. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> As mentioned above, since the power bus/ground bus and the power wiring/ground wiring are designed separately for the macro cell and the chip <highlight><bold>60</bold></highlight>, the macro cell is placed at the position of macro cell <highlight><bold>56</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> and chip internal horizontal power buses <highlight><bold>63</bold></highlight> and chip internal horizontal ground buses <highlight><bold>64</bold></highlight>, which are formed in a horizontal direction by the wiring layer of the fifth layer, pass near the outside of the macro cell in some cases. In this case, these chip internal horizontal power buses <highlight><bold>63</bold></highlight> and chip internal horizontal ground buses <highlight><bold>64</bold></highlight> can be used as a part of the horizontal power wiring and horizontal ground wiring. This example of application is shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>. Here, the chip internal horizontal ground wiring <highlight><bold>64</bold></highlight> and the chip internal horizontal power wiring <highlight><bold>63</bold></highlight> are used as a horizontal chip internal ground bus <highlight><bold>41</bold></highlight><highlight><italic>a </italic></highlight>and horizontal chip internal power bus <highlight><bold>41</bold></highlight><highlight><italic>b, </italic></highlight>respectively. However, when only one of the chip internal horizontal power bus <highlight><bold>63</bold></highlight> and the chip internal horizontal ground bus <highlight><bold>64</bold></highlight> is placed near the macro cell, only the corresponding one may be used. This makes it possible to supply a current, which is more stable than the embodiment of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, to the macro cell. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> An explanation will be next given of a second example of application. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> Unlike the first example of application, there is a case in which the macro cell is placed at the position of a macro cell <highlight><bold>57</bold></highlight> and the chip internal horizontal power bus <highlight><bold>63</bold></highlight> and the chip internal horizontal ground bus <highlight><bold>64</bold></highlight> pass on the macro cell as shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. In this case, the chip internal horizontal power bus <highlight><bold>63</bold></highlight> and the chip internal horizontal ground bus <highlight><bold>64</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> can be used as a chip internal horizontal power bus <highlight><bold>41</bold></highlight><highlight><italic>b </italic></highlight>and a chip internal horizontal ground bus <highlight><bold>41</bold></highlight><highlight><italic>a </italic></highlight>of <cross-reference target="DRAWINGS">FIG. 10</cross-reference>, respectively. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> Since the chip internal horizontal power bus <highlight><bold>41</bold></highlight><highlight><italic>b </italic></highlight>and the chip internal horizontal ground bus <highlight><bold>41</bold></highlight><highlight><italic>a </italic></highlight>are formed by the wring layer of the fifth layer, the chip internal horizontal power bus <highlight><bold>41</bold></highlight><highlight><italic>b </italic></highlight>and the chip internal horizontal ground bus <highlight><bold>41</bold></highlight><highlight><italic>a </italic></highlight>can be connected to the vertical power wiring <highlight><bold>52</bold></highlight> and the vertical ground wiring <highlight><bold>53</bold></highlight> through the contact holes, respectively, at the points intersecting with the vertical power wiring <highlight><bold>52</bold></highlight> and the vertical ground wiring <highlight><bold>53</bold></highlight>, which are formed in a vertical direction by the wiring layer of the fourth layer. The connection in this way makes it possible to a current, which is more stable than the embodiment of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, to the macro cell. In addition, <cross-reference target="DRAWINGS">FIG. 10</cross-reference> has explained the case in which both the chip internal horizontal power bus <highlight><bold>63</bold></highlight> and the chip internal horizontal ground bus <highlight><bold>64</bold></highlight> are arranged on the macro cell. However, when only one of them is placed on the macro cell, the corresponding one may be connected to the corresponding vertical power wring <highlight><bold>52</bold></highlight> or vertical ground wiring <highlight><bold>53</bold></highlight>. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> Moreover, the above two examples of application has explained the chip internal horizontal power buses and the chip internal horizontal ground buses, which are arranged/formed in the chip <highlight><bold>60</bold></highlight>. However, as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, the chip internal vertical power buses <highlight><bold>61</bold></highlight> and the chip internal vertical ground buses <highlight><bold>62</bold></highlight>, which are formed by the wiring of the fourth layer, are also arranged in the chip <highlight><bold>60</bold></highlight>. Accordingly, the chip internal vertical power buses <highlight><bold>61</bold></highlight> and the chip internal vertical ground buses <highlight><bold>62</bold></highlight> maybe used as a part of vertical power wiring and vertical ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>b1</subscript></highlight>, <highlight><bold>42</bold></highlight><highlight><subscript>b1</subscript></highlight>, <highlight><bold>43</bold></highlight><highlight><subscript>b1 </subscript></highlight>and <highlight><bold>43</bold></highlight><highlight><subscript>b2 </subscript></highlight>based on the same technical concept as that of the first example of application. Moreover, similar to the second example of application, the chip internal vertical power bus <highlight><bold>61</bold></highlight> and the chip internal vertical ground bus <highlight><bold>62</bold></highlight>, which are arranged on the macro cell, may be connected to the vertical power wiring and the vertical ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a1 </subscript></highlight>to <highlight><bold>42</bold></highlight><highlight><subscript>a3 </subscript></highlight>and <highlight><bold>43</bold></highlight><highlight><subscript>a1 </subscript></highlight>to <highlight><bold>43</bold></highlight><highlight><subscript>a3 </subscript></highlight>perpendicular to the chip internal vertical power bus <highlight><bold>61</bold></highlight> and the chip internal vertical ground bus <highlight><bold>62</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> In this way, the semiconductor integrated circuit provided by the aforementioned embodiment and examples of application can carry out stable current supply to the macro cell and reduce the influence of voltage drop at the position away from the terminal vertical power bus <highlight><bold>44</bold></highlight><highlight><subscript>1 </subscript></highlight>and terminal vertical ground bus <highlight><bold>45</bold></highlight><highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> An explanation will be next given of the design method of the aforementioned semiconductor integrated-circuit. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> This design method of the semiconductor integrated circuit is carried out when a CPU <highlight><bold>2101</bold></highlight> executes a design program of the semiconductor integrated circuit stored in a memory <highlight><bold>2102</bold></highlight> at a system having the CPU <highlight><bold>2101</bold></highlight> and the memory <highlight><bold>2102</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 19</cross-reference>. In the memory <highlight><bold>2102</bold></highlight>, data of power terminal and ground terminal of the macro cell, data of the chip, and data of the semiconductor chip internal power wiring are held, and read and processed by CPU in accordance with executing the design program. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> First of all, an explanation will be given of the arrangement conditions of the macro cell, and the power terminals and ground terminals with reference to FIGS. <highlight><bold>11</bold></highlight> to <highlight><bold>16</bold></highlight>. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> (1) The core section <highlight><bold>22</bold></highlight> of macro cell has power terminals <highlight><bold>25</bold></highlight> and ground terminals <highlight><bold>26</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 11</cross-reference> so as to define the macro outer frame <highlight><bold>21</bold></highlight> including the core section <highlight><bold>22</bold></highlight> and signal input and output terminals <highlight><bold>23</bold></highlight>. </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> (2) Assumed that the core section <highlight><bold>22</bold></highlight> is rectangular or L-shaped. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> (3) Assumed that the outer shape including the input/output terminal of macro cell, macro outer frame <highlight><bold>21</bold></highlight>, layout data of the internal macro cell, coordinates of four corners (terminal points of paths) of the rectangular wiring, and original point (point P) of the macro outer frame <highlight><bold>21</bold></highlight> are prestored in the memory <highlight><bold>2102</bold></highlight>. </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> Next, it is assumed that the power terminals and ground terminals of macro cell satisfy the following conditions: </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> (1) The power terminals <highlight><bold>25</bold></highlight> and the ground terminals <highlight><bold>26</bold></highlight> for connecting with the power wiring and the ground wiring are formed by the wiring layer of the third layer of the core section <highlight><bold>22</bold></highlight>. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> (2) Assumed that the power terminals <highlight><bold>25</bold></highlight> and the ground terminals <highlight><bold>26</bold></highlight> are rectangular. </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> (3) Assumed that the positional relationship between the power terminals <highlight><bold>25</bold></highlight> and the ground terminals <highlight><bold>26</bold></highlight> is equal to possible positional relationships GP<highlight><subscript>1 </subscript></highlight>and GP<highlight><subscript>2 </subscript></highlight>where the terminals of the same kind are arranged to be connectable without intersecting the wiring that connects the terminals of the different kind as shown in <cross-reference target="DRAWINGS">FIG. 12</cross-reference>. Namely, it is assumed that there are no impossible positional relationships NP<highlight><subscript>1 </subscript></highlight>and NP<highlight><subscript>2 </subscript></highlight>where the terminals of the same kind are arranged not to be connected to each other unless they intersect the wiring that connects the terminals of the different kind. </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> (4) Even if the positional relationship between the power terminal <highlight><bold>25</bold></highlight> and the ground terminal <highlight><bold>26</bold></highlight> is equal to possible positional relationships GP<highlight><subscript>1 </subscript></highlight>and GP<highlight><subscript>2</subscript></highlight>, terminals <highlight><bold>27</bold></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>27</bold></highlight><highlight><subscript>2 </subscript></highlight>of the same kind adjacent in the vertical direction or horizontal direction must be arranged so that their axes are not shifted as much as possible, as shown in <cross-reference target="DRAWINGS">FIG. 13</cross-reference>. The short sides of terminals <highlight><bold>27</bold></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>27</bold></highlight><highlight><subscript>2 </subscript></highlight>have the same size to the utmost. </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> (5) It is assumed that the minimum distance Dmin (refer to <cross-reference target="DRAWINGS">FIG. 14</cross-reference>) between terminals <highlight><bold>28</bold></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>28</bold></highlight><highlight><subscript>2 </subscript></highlight>of the same kind or different kind adjacent in the vertical direction or horizontal direction follows the spacing rule of the wiring of the third and fourth layers. Additionally, terminals <highlight><bold>29</bold></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>29</bold></highlight><highlight><subscript>2 </subscript></highlight>of the same kind or different kind adjacent in the vertical direction or horizontal direction may be arranged such that their short and long sides are opposite to each other as shown in <cross-reference target="DRAWINGS">FIG. 15</cross-reference>. </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> (6) The lengths (refer to <cross-reference target="DRAWINGS">FIG. 16</cross-reference>) of the long sides of a power terminal <highlight><bold>30</bold></highlight> and a ground terminal <highlight><bold>31</bold></highlight> arranged in the horizontal direction must be shorter than pitch P<highlight><subscript>4 </subscript></highlight>(e.g., 6 &mgr;m) of the vertical power wiring and the vertical ground wiring formed in the vertical direction of the fourth layer. This is because there is a possible that the current will not be supplied from the artificial orbital power ring to the power terminal <highlight><bold>30</bold></highlight> and the ground terminal <highlight><bold>31</bold></highlight>. </paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> An explanation will be given of the design method of the power wring to the macro cell that satisfies the aforementioned conditions with reference to the flowchart of <cross-reference target="DRAWINGS">FIG. 5</cross-reference> and FIGS. <highlight><bold>6</bold></highlight> to <highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> First, the CPU <highlight><bold>2101</bold></highlight> reads a design program from the memory <highlight><bold>2102</bold></highlight> and executes it so as to carry out processing of step S<highlight><bold>11</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. In the processing of step S<highlight><bold>11</bold></highlight>, the macro outer frame <highlight><bold>21</bold></highlight> including the macro core <highlight><bold>22</bold></highlight> and the signal terminals <highlight><bold>23</bold></highlight> is placed at a desired position on a chip <highlight><bold>60</bold></highlight> based on data of the chip and that of the macro cell, which are read from the memory, and processing goes to step S<highlight><bold>12</bold></highlight>. </paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> In step S<highlight><bold>12</bold></highlight>, the CPU <highlight><bold>2102</bold></highlight> reads information stored in the memory <highlight><bold>2102</bold></highlight> that is relevant to the chip internal horizontal ground bus <highlight><bold>63</bold></highlight> and the chip internal horizontal power bus <highlight><bold>64</bold></highlight>, which are wired in the fifth layer. Then, the CPU <highlight><bold>2102</bold></highlight> determines whether or not there is a chip internal horizontal ground bus <highlight><bold>63</bold></highlight> and a chip internal horizontal power bus <highlight><bold>64</bold></highlight> at a distance within a range of L to LL inclusive from the upper side and the lower side outside the macro outer frame <highlight><bold>21</bold></highlight>. If there is a chip internal horizontal power bus <highlight><bold>63</bold></highlight> and a chip internal horizontal ground bus <highlight><bold>64</bold></highlight> at a distance within a range of L to LL inclusive, processing moves to step S<highlight><bold>13</bold></highlight>, and if there is not a chip internal horizontal power bus <highlight><bold>63</bold></highlight> and a chip internal horizontal ground bus <highlight><bold>64</bold></highlight> at a distance within a range of L to LL inclusive, processing moves to step S<highlight><bold>14</bold></highlight>. </paragraph>
<paragraph id="P-0089" lvl="0"><number>&lsqb;0089&rsqb;</number> Instep S<highlight><bold>13</bold></highlight>, the CPU <highlight><bold>2101</bold></highlight> sets the chip internal horizontal power bus <highlight><bold>63</bold></highlight> and the chip internal horizontal ground bus <highlight><bold>64</bold></highlight>, which are present in a region defined by the lengths L to LL, as horizontal power wiring <highlight><bold>41</bold></highlight><highlight><italic>b </italic></highlight>and horizontal ground wiring <highlight><bold>41</bold></highlight><highlight><italic>a, </italic></highlight>respectively, as shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, and processing goes to step S<highlight><bold>15</bold></highlight>. Additionally, <cross-reference target="DRAWINGS">FIG. 9</cross-reference> shows one in which the chip internal horizontal ground bus and the chip internal horizontal power bus are present with respect to the upper and lower sides of the macro outer frame. </paragraph>
<paragraph id="P-0090" lvl="0"><number>&lsqb;0090&rsqb;</number> In step S<highlight><bold>14</bold></highlight>, the CPU <highlight><bold>2101</bold></highlight> arranges the horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a1 </subscript></highlight>to <highlight><bold>43</bold></highlight><highlight><subscript>a3 </subscript></highlight>and horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a1 </subscript></highlight>to <highlight><bold>42</bold></highlight><highlight><subscript>a3 </subscript></highlight>in the region between lengths L to LL as shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. Here, it is assumed that the horizontal power wiring and the horizontal ground wiring are alternately arranged and that the number of wiring is decided by the width of the region, that of the horizontal power wiring to be arranged, that of the horizontal ground wiring to be arranged, and the pitch therebetween. If the arrangement ends, processing goes to step S<highlight><bold>18</bold></highlight>. </paragraph>
<paragraph id="P-0091" lvl="0"><number>&lsqb;0091&rsqb;</number> In step S<highlight><bold>15</bold></highlight>, the CPU <highlight><bold>2101</bold></highlight> determines whether or not horizontal power wiring and horizontal ground wiring can be further arranged between the chip internal horizontal power wiring or the chip internal horizontal ground wiring and the outer frame of macro cell. If they can be arranged, processing goes to step S<highlight><bold>16</bold></highlight>, and if they cannot be arranged, processing moves to step S<highlight><bold>17</bold></highlight>. In other words, the CPU determines whether or not the horizontal power wiring with a predetermined width (for example, 0.6 &mgr;m) of the fifth layer and the horizontal ground wiring thereof can be arranged in a region interposed between the detected chip internal horizontal power bus <highlight><bold>41</bold></highlight><highlight><italic>b </italic></highlight>and chip internal horizontal ground bus <highlight><bold>41</bold></highlight><highlight><italic>a </italic></highlight>and the macro outer frame <highlight><bold>21</bold></highlight> with a preset pitch (for example, 0.6 &mgr;m). </paragraph>
<paragraph id="P-0092" lvl="0"><number>&lsqb;0092&rsqb;</number> In step S<highlight><bold>16</bold></highlight>, the CPU <highlight><bold>2101</bold></highlight> arranges the horizontal power wring and the horizontal ground wiring between the macro cell outer frame and both of the chip internal horizontal power bus and the chip internal horizontal ground bus, and processing moves to step S<highlight><bold>18</bold></highlight>. For example, if the distances between the macro cell outer frame and both of the chip internal horizontal power bus and chip internal horizontal ground bus are 2.4 &mgr;m, the width of the horizontal power wiring and that of the horizontal ground wiring are 0.6 &mgr;m, and the pitch width is 0.6 &mgr;m, the CPU <highlight><bold>2101</bold></highlight> arranges the horizontal ground wiring and horizontal power wiring one by one. </paragraph>
<paragraph id="P-0093" lvl="0"><number>&lsqb;0093&rsqb;</number> In step S<highlight><bold>17</bold></highlight>, the CPU <highlight><bold>2101</bold></highlight> arranges the horizontal power wiring and horizontal ground wiring in a region between the outside of the chip internal horizontal power bus and that of the chip internal horizontal ground bus and the length LL from the macro cell outer frame as shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, and processing goes to step S<highlight><bold>18</bold></highlight>. For example, it is assumed that the width of the chip internal horizontal power bus and that of the chip internal horizontal ground bus are 1.2 &mgr;m, L is 0.6 &mgr;m, LL is 4.2 &mgr;m, the width of the horizontal power wiring and that of the horizontal ground wiring are 0.6 &mgr;m, the pitch width is 0.6 &mgr;m, and the chip internal horizontal power bus and the chip internal horizontal ground bus are placed at the position 0.6 &mgr;m away from the macro outer frame <highlight><bold>21</bold></highlight>. The CPU <highlight><bold>2101</bold></highlight> arranges the horizontal power wiring and the horizontal ground wiring one by one as shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>. </paragraph>
<paragraph id="P-0094" lvl="0"><number>&lsqb;0094&rsqb;</number> Additionally, in steps S<highlight><bold>16</bold></highlight> and S<highlight><bold>17</bold></highlight>, if the chip internal horizontal power wiring and the chip internal horizontal ground wiring are formed on only one of upper and lower sides, the same processing as that of step S<highlight><bold>14</bold></highlight> is provided to the region between lengths L and LL from the other side, making it possible to form the horizontal power wiring and the horizontal ground wiring. </paragraph>
<paragraph id="P-0095" lvl="0"><number>&lsqb;0095&rsqb;</number> In step S<highlight><bold>18</bold></highlight>, the CPU <highlight><bold>2101</bold></highlight> arranges the vertical terminal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>b1</subscript></highlight>, <highlight><bold>43</bold></highlight><highlight><subscript>b2 </subscript></highlight>and the vertical ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>b1</subscript></highlight>, <highlight><bold>42</bold></highlight><highlight><subscript>b2 </subscript></highlight>in the region between lengths L and LL from the left and right sides of the macro cell outer frame <highlight><bold>21</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIGS. 6, 9</cross-reference> and <highlight><bold>10</bold></highlight>. Then, contact holes for connecting the horizontal power wiring <highlight><subscript>43a1 </subscript></highlight>to <highlight><bold>43</bold></highlight><highlight><subscript>a3 </subscript></highlight>and horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a1 </subscript></highlight>to <highlight><bold>42</bold></highlight><highlight><subscript>a3 </subscript></highlight>to the vertical power wiring <highlight><bold>43</bold></highlight><highlight><subscript>b1</subscript></highlight>, <highlight><bold>43</bold></highlight><highlight><subscript>b2 </subscript></highlight>and the vertical ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>b1</subscript></highlight>, <highlight><bold>42</bold></highlight><highlight><subscript>b2</subscript></highlight>, and processing moves to step S<highlight><bold>19</bold></highlight>. </paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> In step S<highlight><bold>19</bold></highlight>, a region where an artificial orbital ring, which includes the vertical power wiring <highlight><bold>43</bold></highlight><highlight><subscript>b1</subscript></highlight>, <highlight><bold>43</bold></highlight><highlight><subscript>b2</subscript></highlight>, vertical ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>b1</subscript></highlight>, <highlight><bold>43</bold></highlight><highlight><subscript>b2</subscript></highlight>, horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a1 </subscript></highlight>to <highlight><bold>43</bold></highlight><highlight><subscript>a3</subscript></highlight>, and horizontal ground wring <highlight><bold>42</bold></highlight><highlight><subscript>a1 </subscript></highlight>to <highlight><bold>42</bold></highlight><highlight><subscript>a3</subscript></highlight>, is formed is set as an arrangement prohibited region by the CPU <highlight><bold>2101</bold></highlight>, and processing goes to step S<highlight><bold>20</bold></highlight>. </paragraph>
<paragraph id="P-0097" lvl="0"><number>&lsqb;0097&rsqb;</number> In step S<highlight><bold>20</bold></highlight>, the CPU <highlight><bold>2101</bold></highlight> arranges the terminal vertical power bus <highlight><bold>45</bold></highlight><highlight><subscript>1 </subscript></highlight>and terminal vertical ground bus <highlight><bold>44</bold></highlight><highlight><subscript>1 </subscript></highlight>to external two horizontal power wiring <highlight><bold>43</bold></highlight><highlight><italic>a<highlight><bold>1</bold></highlight> </italic></highlight>and horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a1 </subscript></highlight>that constitute the artificial orbital ring. At this time, the terminal vertical power bus and the terminal vertical ground bus are connected to the horizontal power wiring and the horizontal ground wiring of the same potential, which they first meet, through the contact holes. It is assumed that the terminal vertical power bus <highlight><bold>45</bold></highlight><highlight><subscript>1 </subscript></highlight>and the terminal vertical ground bus <highlight><bold>44</bold></highlight><highlight><subscript>1 </subscript></highlight>are formed by the wiring layer of the fourth layer, and are connected to the chip internal power bus and the chip internal ground bus (not shown). Moreover, as shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>, the CPU <highlight><bold>2101</bold></highlight> arranges the power follow pins <highlight><bold>471</bold></highlight> and <highlight><bold>472</bold></highlight> and the ground follow pins <highlight><bold>46</bold></highlight><highlight><subscript>1 </subscript></highlight>and <highlight><bold>46</bold></highlight><highlight><subscript>2 </subscript></highlight>in accordance with the vertical power wiring <highlight><bold>43</bold></highlight><highlight><subscript>b1</subscript></highlight>, <highlight><bold>43</bold></highlight><highlight><subscript>b2</subscript></highlight>, vertical ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>b1</subscript></highlight>, <highlight><bold>42</bold></highlight><highlight><subscript>b2 </subscript></highlight>and connects them through the contact holes. </paragraph>
<paragraph id="P-0098" lvl="0"><number>&lsqb;0098&rsqb;</number> In step S<highlight><bold>21</bold></highlight>, the CPU <highlight><bold>2101</bold></highlight> arranges the vertical power wiring <highlight><bold>52</bold></highlight> and the vertical ground wiring <highlight><bold>53</bold></highlight>, which are formed by the wiring layer of the fourth layer, and connects the power terminal and ground terminal of the macro cell, which are formed by the wiring layer of the third layer, to the horizontal power wiring and the horizontal ground wring, which are formed by the wring layer of the fifth layer, through the contact holes. At this time, the power terminal <highlight><bold>25</bold></highlight><highlight><subscript>2 </subscript></highlight>and the ground terminal <highlight><bold>26</bold></highlight><highlight><subscript>2</subscript></highlight>, which intersect the vertical power wiring <highlight><bold>52</bold></highlight> and the vertical ground wiring <highlight><bold>53</bold></highlight>, are also connected to the vertical power wiring <highlight><bold>52</bold></highlight> and the vertical ground wiring <highlight><bold>53</bold></highlight> through the contact holes, respectively. </paragraph>
<paragraph id="P-0099" lvl="0"><number>&lsqb;0099&rsqb;</number> At the time of arranging the vertical power wiring and the vertical ground wiring, the CPU detects the positions of the power terminal and ground terminal of the macro cell and specifies the arrangement positions of the vertical power wiring and the vertical ground wiring. Namely, the CPU arranges the vertical power wiring and the vertical ground wiring to pass on the power terminal <highlight><bold>25</bold></highlight><highlight><subscript>1 </subscript></highlight>and the ground terminal <highlight><bold>26</bold></highlight><highlight><subscript>1 </subscript></highlight>where the long sides are formed along the vertical direction (vertical direction is used as a detecting direction in this example), and forms contacts. In connection with the power terminal <highlight><bold>25</bold></highlight><highlight><subscript>2 </subscript></highlight>and the ground terminal <highlight><bold>26</bold></highlight><highlight><subscript>2 </subscript></highlight>where the long sides are formed along the horizontal direction, the CPU forms contacts at a location that intersects the vertical power wiring and the vertical ground wiring. </paragraph>
<paragraph id="P-0100" lvl="0"><number>&lsqb;0100&rsqb;</number> For example, as shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the CPU <highlight><bold>2101</bold></highlight> detects the power terminal <highlight><bold>25</bold></highlight><highlight><subscript>1 </subscript></highlight>and the ground terminal <highlight><bold>26</bold></highlight><highlight><subscript>1 </subscript></highlight>and arranges the vertical power wiring <highlight><bold>52</bold></highlight> and the vertical ground wiring <highlight><bold>53</bold></highlight> in accordance with the detected power terminal <highlight><bold>25</bold></highlight><highlight><subscript>1 </subscript></highlight>and ground terminal <highlight><bold>26</bold></highlight><highlight><subscript>1</subscript></highlight>. Then, the power terminal <highlight><bold>25</bold></highlight><highlight><subscript>1 </subscript></highlight>and the horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a1 </subscript></highlight>to <highlight><bold>43</bold></highlight><highlight><subscript>a3 </subscript></highlight>are connected by the vertical power wiring <highlight><bold>52</bold></highlight> and the contact holes, and the ground terminal <highlight><bold>26</bold></highlight><highlight><subscript>1 </subscript></highlight>and the horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a1 </subscript></highlight>to <highlight><bold>42</bold></highlight><highlight><subscript>a3 </subscript></highlight>are connected by the vertical ground wiring <highlight><bold>53</bold></highlight> and the contact holes. At this time, the power terminal <highlight><bold>25</bold></highlight><highlight><subscript>2 </subscript></highlight>and the ground terminal <highlight><bold>26</bold></highlight><highlight><subscript>2 </subscript></highlight>are also connected to the vertical power wiring <highlight><bold>52</bold></highlight> and the vertical ground wiring <highlight><bold>53</bold></highlight>, respectively, through the contact holes. </paragraph>
<paragraph id="P-0101" lvl="0"><number>&lsqb;0101&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, in the case where the chip internal horizontal power bus and the chip internal horizontal ground bus are placed in the vicinity of the macro outer frame, as shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, the horizontal ground wiring <highlight><bold>41</bold></highlight><highlight><italic>a </italic></highlight>(chip internal horizontal ground bus) for the horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a3 </subscript></highlight>and the vertical ground wiring <highlight><bold>53</bold></highlight> are connected to each other through the contract hole, and the horizontal power wiring <highlight><bold>41</bold></highlight><highlight><italic>b </italic></highlight>(chip internal horizontal power bus) for the horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a3 </subscript></highlight>and the vertical power wiring <highlight><bold>52</bold></highlight> are connected to each other through the contract hole. </paragraph>
<paragraph id="P-0102" lvl="0"><number>&lsqb;0102&rsqb;</number> Moreover, in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, in the case where the chip internal horizontal power bus <highlight><bold>41</bold></highlight><highlight><italic>b </italic></highlight>and the chip internal horizontal ground bus <highlight><bold>41</bold></highlight><highlight><italic>a</italic></highlight>, which are formed by the wiring of the fifth layer, are arranged on the macro cell, the vertical power wiring <highlight><bold>52</bold></highlight> and the vertical ground wiring <highlight><bold>53</bold></highlight>, which are formed of the fourth layer, are connected to the chip internal horizontal power bus <highlight><bold>41</bold></highlight><highlight><italic>b </italic></highlight>and the chip internal horizontal ground bus <highlight><bold>41</bold></highlight><highlight><italic>a</italic></highlight>, which intersect with the vertical power wiring <highlight><bold>52</bold></highlight> and the vertical ground wiring <highlight><bold>53</bold></highlight>, through the contact holes, respectively, as shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>. </paragraph>
<paragraph id="P-0103" lvl="0"><number>&lsqb;0103&rsqb;</number> Moreover, as shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the three-wiring structure of horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a1</subscript></highlight>-horizntal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a1</subscript></highlight>-horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a3 </subscript></highlight>makes it possible to arrange the vertical power wiring <highlight><bold>52</bold></highlight> and the vertical ground wiring <highlight><bold>53</bold></highlight> in spite of the connecting position of the terminal vertical ground bus and the terminal vertical power bus. Namely, in the case where the terminal vertical power/ground buses are placed at the positions of the terminal vertical ground bus <highlight><bold>44</bold></highlight><highlight><subscript>1 </subscript></highlight>and the terminal vertical power bus <highlight><bold>45</bold></highlight><highlight><subscript>1</subscript></highlight>, the horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a3 </subscript></highlight>and the horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a1 </subscript></highlight>can be connected to the terminal vertical ground bus <highlight><bold>44</bold></highlight><highlight><subscript>1 </subscript></highlight>and the terminal vertical power bus <highlight><bold>45</bold></highlight><highlight><subscript>1</subscript></highlight>, respectively, even if there is no external horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a1</subscript></highlight>. However, in the case where the terminal vertical power/ground buses are placed at the positions of the terminal vertical ground bus <highlight><bold>44</bold></highlight><highlight><subscript>2 </subscript></highlight>and the terminal vertical power bus <highlight><bold>45</bold></highlight><highlight><subscript>2</subscript></highlight>, the terminal vertical power bus <highlight><bold>45</bold></highlight><highlight><subscript>2 </subscript></highlight>is connected to the horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a3 </subscript></highlight>if there is no external horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a2</subscript></highlight>. As a result, the vertical ground wiring <highlight><bold>53</bold></highlight> passes under the horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a3</subscript></highlight>, so that the vertical ground wring <highlight><bold>53</bold></highlight> cannot be connected to the horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a2</subscript></highlight>. Accordingly, the three-wiring structure of horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a1</subscript></highlight>-horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a1</subscript></highlight>-horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a3 </subscript></highlight>and that of horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a2</subscript></highlight>-horizontal ground wiring <highlight><bold>42</bold></highlight><highlight><subscript>a2</subscript></highlight>-horizontal power wiring <highlight><bold>43</bold></highlight><highlight><subscript>a3 </subscript></highlight>make it possible to connect both ends of the vertical power wiring and the vertical ground wiring to the corresponding horizontal power wiring and horizontal ground wiring, respectively, even if the terminal vertical ground bus and the terminal vertical power bus are connected to anywhere. </paragraph>
<paragraph id="P-0104" lvl="0"><number>&lsqb;0104&rsqb;</number> In this way, the horizontal power wiring and the horizontal ground wiring formed at the upper portion of the macro outer frame can be respectively connected to the horizontal power wiring and the horizontal ground wiring formed at the lower portion thereof by use of numerous vertical power wiring <highlight><bold>52</bold></highlight> and vertical ground wiring <highlight><bold>53</bold></highlight>, whereby making it possible to reduce the voltage drop at the position away from the terminal vertical power bus <highlight><bold>45</bold></highlight><highlight><subscript>1 </subscript></highlight>and the terminal vertical ground bus <highlight><bold>44</bold></highlight><highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0105" lvl="0"><number>&lsqb;0105&rsqb;</number> Additionally, as shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, when the CPU searches the position where the power terminal <highlight><bold>25</bold></highlight><highlight><subscript>1 </subscript></highlight>and the ground terminal <highlight><bold>26</bold></highlight><highlight><subscript>1 </subscript></highlight>of which long sides are arranged in the vertical direction are defined and the length of the short side thereof, a plurality of reinforcing wiring, which is composed of reinforcing vertical power wiring and reinforcing vertical ground wiring formed by the wiring layer of the fourth layer, is provided to make up for a current supply capability if there is a region <highlight><bold>510</bold></highlight> where the position at which the power terminal <highlight><bold>25</bold></highlight><highlight><subscript>1 </subscript></highlight>and the ground terminal <highlight><bold>26</bold></highlight><highlight><subscript>1 </subscript></highlight>are defined is loose. The reinforcing wiring is connected to the horizontal power wiring and the horizontal ground wiring, similar to the vertical power wiring and the vertical ground wiring. </paragraph>
<paragraph id="P-0106" lvl="0"><number>&lsqb;0106&rsqb;</number> Moreover, the formation of this reinforcing wiring can obtain the secondary effect shown below. Namely, in the semiconductor integrated circuit, when the wiring is not uniformly formed on the chip, light comes into the loose region and a desired pattern shape cannot be obtained at a patterning exposure time, and this cause a danger that exerts an adverse effect on yield of the semiconductor integrated circuit. Accordingly, if the reinforcing wiring is uniformly formed on the wiring region <highlight><bold>510</bold></highlight> of the fourth layer as mentioned above, yield of the semiconductor integrated circuit is improved. If the lower limit of wiring density is, for example, 20% as a standard for forming the reinforcing wiring and the region, which is loose more than five times, is present, it is desirable to form the wiring on the region. Therefore, in this example, since the reinforcing wring, which is composed of a pair of reinforcing power wiring and reinforcing ground wiring, is formed, it is necessary to form the aforementioned reinforcing wiring if there is the loose region <highlight><bold>510</bold></highlight>, which is loose more than 10 times with respect to the pitch of the power terminal <highlight><bold>25</bold></highlight><highlight><subscript>1 </subscript></highlight>and that of the ground terminal <highlight><bold>26</bold></highlight><highlight><subscript>1</subscript></highlight>. Here, it is assumed that the width of the reinforcing power wiring and that of the reinforcing ground wiring are set to, for example, 0.6 &mgr;m, and that the pitch of the power terminal <highlight><bold>25</bold></highlight><highlight><subscript>1 </subscript></highlight>and that of the ground terminal <highlight><bold>26</bold></highlight><highlight><subscript>1 </subscript></highlight>are set to, for example, 0.6 &mgr;m. Accordingly, the chip area can be reduced correspondingly, and it is possible to decide the structure of the memory macro and the connecting method of the power wiring without depending on the fundamental information, which the semiconductor integrated circuit possesses, particularly information of the power wiring. This makes it possible to shorten the development of the memory macro and the developing time of the semiconductor integrated circuit. Moreover, it is possible to improve yield of the manufacturing of the semiconductor integrated circuit of this example and to suppress the cost. Still moreover, since the chip internal horizontal ground bus and the chip internal horizontal power bus with a relatively large width or the vertical ground bus and vertical power bus are used to form the artificial orbital power ring, the current supply capability is high as compared with the conventional case. </paragraph>
<paragraph id="P-0107" lvl="0"><number>&lsqb;0107&rsqb;</number> Thus, according to the present invention, since it is possible to connect the artificial orbital ring, which is formed by the power wiring and ground wiring, by use of numerous vertical power wiring and vertical ground wiring, the voltage drop can be reduced and the current can be supplied to the power terminal and the ground terminal of the third layer of the macro cell from the vertical power wiring and vertical ground wiring of the fourth layer. This eliminates the need for providing the power and ground lead-in terminals formed in the second and third layers of the conventional macro cell. Accordingly, the power lead-in power lines <highlight><bold>8</bold></highlight><highlight><subscript>b21</subscript></highlight>, <highlight><bold>8</bold></highlight><highlight><subscript>b22</subscript></highlight>, and power lead-in ground lines <highlight><bold>8</bold></highlight><highlight><subscript>b11</subscript></highlight>, <highlight><bold>8</bold></highlight><highlight><subscript>b12 </subscript></highlight>formed on the orbital ring, which were conventionally needed, becomes unnecessary. The design of the macro cell, which was designed after deciding position data of these lead-in lines, can be carried out concurrently with the design of the semiconductor chip to make it possible to shorten the design time of system LSI. </paragraph>
<paragraph id="P-0108" lvl="0"><number>&lsqb;0108&rsqb;</number> Though the embodiment of this invention has been explained with reference to the drawings, the specific structure is not limited to the above embodiment. A change in design may be included in this invention within the range that does not depart from the sprit and scope of this invention. </paragraph>
<paragraph id="P-0109" lvl="0"><number>&lsqb;0109&rsqb;</number> For example, in step S<highlight><bold>12</bold></highlight>, in the chip internal power wiring, which is composed of a pair of the horizontal ground bus <highlight><bold>41</bold></highlight><highlight><italic>a </italic></highlight>and horizontal power bus <highlight><bold>41</bold></highlight><highlight><italic>b </italic></highlight>to be wired in the fifth layer, one, which is the outside of the macro outer frame <highlight><bold>21</bold></highlight> and which is nearest to the macro outer frame <highlight><bold>21</bold></highlight>, is detected as a candidate of the horizontal power wiring or horizontal ground wiring that constitutes the artificial orbital ring. However, for instance, in the chip internal power wiring, which is composed of a pair of the vertical ground bus <highlight><bold>41</bold></highlight><highlight><italic>a </italic></highlight>and vertical power bus to be wired in the fourth layer, one, which is the outside of the macro outer frame <highlight><bold>21</bold></highlight> and which is nearest to the macro outer frame <highlight><bold>21</bold></highlight>, may be detected as a candidate of the vertical power wiring or vertical ground wiring that constitutes the artificial orbital ring. The chip internal vertical ground bus <highlight><bold>61</bold></highlight> and chip internal vertical power bus <highlight><bold>62</bold></highlight> are made of a metallic film such as aluminum as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, and have a predetermined width (for example, 1.2 &mgr;m), and are formed in a vertical direction with a predetermined distance. In this case, for example, in processing in step S<highlight><bold>20</bold></highlight>, the power terminal and ground terminal to be recognized are changed from the power terminal <highlight><bold>25</bold></highlight><highlight><subscript>1 </subscript></highlight>and ground terminal <highlight><bold>26</bold></highlight><highlight><subscript>1 </subscript></highlight>to the power terminal <highlight><bold>25</bold></highlight><highlight><subscript>2 </subscript></highlight>and ground terminal <highlight><bold>26</bold></highlight><highlight><subscript>2</subscript></highlight>. Moreover, in processing in step S<highlight><bold>18</bold></highlight>, the power line and ground line to be formed in the memory macro are changed from the vertical power line <highlight><bold>52</bold></highlight> and vertical ground line <highlight><bold>53</bold></highlight> to the horizontal power wiring and horizontal ground wiring. It is required that the directions of terminals and wiring to be recognized and wired should be changed from the vertical direction to the horizontal direction. </paragraph>
<paragraph id="P-0110" lvl="0"><number>&lsqb;0110&rsqb;</number> As explained above, according to the semiconductor integrated circuit of the present invention, by providing the plurality of vertical power wiring for connecting the plurality of horizontal power wiring formed on two opposite sides of the macro cell and the vertical power wiring for connecting the horizontal ground wiring formed on two opposite sides of the macro cell, it is possible to reduce the voltage drop. Also, by connecting these vertical power wiring and the vertical ground wiring to the power terminal of the macro cell and the ground terminal thereof, it is possible to supply the stable current to the macro cell. </paragraph>
<paragraph id="P-0111" lvl="0"><number>&lsqb;0111&rsqb;</number> Further, according to the design method of the semiconductor integrated circuit of the present invention, the design of a macro cell and the design of an artificial orbital ring for supplying the current to the macro cell can be separately carried out so as to make it possible to design the system LSI on which the macro cells are mounted for a short time. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A semiconductor integrated circuit comprising: 
<claim-text>a macro cell arranged on a chip; </claim-text>
<claim-text>a plurality of power terminals formed on an upper portion of said macro cell, and a plurality of ground terminals formed thereon; </claim-text>
<claim-text>a first wiring group including at least one power wiring and one ground wiring extended in a first direction along a first side of said macro cell; </claim-text>
<claim-text>a second wiring group including at least one power wiring and one ground wiring extended in said first direction along a second side of said macro cell opposite to said first side; and </claim-text>
<claim-text>a third wiring group, which is arranged in a second direction on said macro cell, and which include at least one power wiring and one ground wiring for establishing connection between said first wiring group and said second wiring group, </claim-text>
<claim-text>wherein the power wring and the ground wring which form said third wiring group are respectively connected to the corresponding power terminal and the corresponding ground terminal on said macro cell. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The semiconductor integrated circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising: 
<claim-text>a fourth wiring group, which is extended in said second direction along a third side of said macro cell, and which includes at least one power wiring and one ground wiring for establishing connection between said first wiring group and said second wiring group; and </claim-text>
<claim-text>a fifth wiring group, which is extended in said second direction along a fourth side opposite to said third side, and which includes at least one power wiring and one ground wiring for establishing connection between said first wiring group and said second wiring group, </claim-text>
<claim-text>wherein said first wiring group, second wiring group, fourth wiring group, and fifth wiring group forms an artificial orbital ring which encloses an outer frame of said macro cell. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The semiconductor integrated circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said power wirings and said ground wirings which form said first wiring group and said second wiring group are alternately arranged in each wiring group. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The semiconductor integrated circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein any one of said first wiring group and said second wiring group includes a chip internal power wiring formed on the chip. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The semiconductor integrated circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein any one of said first wiring group and said second wiring group includes a chip internal ground wiring formed on the chip. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The semiconductor integrated circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said first wiring group includes one ground wring and two power wirings arranged on both sides of said ground wiring, and said second wiring group includes one power wring and two ground wirings arranged on both sides of said power wiring. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The semiconductor integrated circuit according to <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein the chip internal power wiring on said macro cell is connected to the power wiring which form said third wiring group perpendicular to the chip internal power wiring. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The semiconductor integrated circuit according to <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the chip internal ground wiring on said macro cell is connected to the ground wiring which form said third wiring group perpendicular to the chip internal ground wiring. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The semiconductor integrated circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the power wiring and the ground wiring which form said first wiring group and said second wiring group are formed by the same wiring layer, and are formed by a wiring layer different from said power terminals, said ground terminals, and said power wiring and said ground wiring which form said third wiring group. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. A semiconductor integrated circuit manufacturing method comprising the steps of: 
<claim-text>arranging a macro cell having a first side, a second side opposite to said first side, a third side, and a fourth side opposite to said third side on a semiconductor chip, and having at least one power terminal and one ground terminal on its top surface; </claim-text>
<claim-text>arranging a first wiring group including at least one power wiring and one ground wiring in a predetermined range from said first side and extended in a first direction; </claim-text>
<claim-text>arranging a second wiring group including at least one power wiring and one ground wiring in said predetermined range from said second side and extended in said first direction; </claim-text>
<claim-text>arranging a third wiring group including at least one power wiring and one ground wiring in said predetermined range from said third side and extended in said second direction so as to connect said first wring group to said second wiring group; </claim-text>
<claim-text>arranging a fourth wiring group including at least one power wiring and one ground wiring in said predetermined range from said fourth side and extended in said second direction so as to connect said first wring group to said second wiring group; and </claim-text>
<claim-text>arranging a fifth wiring group including at least one power wiring and one ground wiring between said first wring group and said second wiring group in accordance with said power terminal and said ground terminal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The semiconductor integrated circuit manufacturing method according to <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein in said step of arranging said first wiring group and said step of arranging said second wiring group, when any one of a chip internal power bus and a chip internal ground bus is present in said predetermined range, a step of setting these buses as a part of any one of said first wiring group and said second wiring group is included. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The semiconductor integrated circuit manufacturing method according to <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein in said step of arranging said first wiring group and said step of arranging said second wiring group, a step of arranging the power wiring and the ground wiring alternately is included. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The semiconductor integrated circuit manufacturing method according to <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, further comprising the step of connecting the power wiring of said first wiring group and the ground wiring thereof to a terminal power bus and a terminal ground bus to be connected to power and ground, respectively, before said step of arranging said fifth wiring group. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The semiconductor integrated circuit manufacturing method according to <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, further comprising the step of forming the power wirings of said first wiring group and said second wiring group and the ground wirings thereof by a wiring layer different from said power terminal and said ground terminal. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The semiconductor integrated circuit manufacturing method according to <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein in said step of arranging said fifth wiring group, when there is a region where a distance between the power wiring and the ground wiring which form said fifth wring group is formed more than a predetermined distance, a step of arranging an auxiliary power wiring and an auxiliary ground wiring between said first wiring group and said second wiring group with respect to the region. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. A design program of a semiconductor integrated circuit for causing a computer to implement the functions described in claims <highlight><bold>10</bold></highlight>. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. A design program of a semiconductor integrated circuit for causing a computer to implement the functions described in claims <highlight><bold>11</bold></highlight>. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. A design program of a semiconductor integrated circuit for causing a computer to implement the functions described in claims <highlight><bold>12</bold></highlight>. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. A design program of a semiconductor integrated circuit for causing a computer to implement the functions described in claims <highlight><bold>13</bold></highlight>. </claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. A design program of a semiconductor integrated circuit for causing a computer to implement the functions described in claims <highlight><bold>14</bold></highlight>. </claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. A design program of a semiconductor integrated circuit for causing a computer to implement the functions described in claims <highlight><bold>15</bold></highlight>.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>9</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001171A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001171A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001171A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001171A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001171A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001171A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001171A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001171A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001171A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030001171A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030001171A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030001171A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030001171A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00013">
<image id="EMI-D00013" file="US20030001171A1-20030102-D00013.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00014">
<image id="EMI-D00014" file="US20030001171A1-20030102-D00014.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00015">
<image id="EMI-D00015" file="US20030001171A1-20030102-D00015.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00016">
<image id="EMI-D00016" file="US20030001171A1-20030102-D00016.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
