Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Aug 23 15:13:25 2023
| Host         : LAPTOP-3AEAIHJT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file metro_control_sets_placed.rpt
| Design       : metro
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|     14 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------+------------------------+------------------+----------------+
|      Clock Signal     |      Enable Signal     |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------------+------------------------+------------------------+------------------+----------------+
|  saniyelik_sayac_BUFG | dp_calistir[3]_i_2_n_0 | dp_calistir[3]_i_1_n_0 |                2 |              4 |
|  saniyelik_sayac_BUFG |                        |                        |                8 |             14 |
|  saniyelik_sayac_BUFG | harf30                 | harf3[6]_i_1_n_0       |               25 |             28 |
|  clk_IBUF_BUFG        |                        |                        |               14 |             48 |
+-----------------------+------------------------+------------------------+------------------+----------------+


