$date
	Fri Sep  6 23:46:46 2024
$end
$version
	ModelSim Version 2021.4
$end
$timescale
	1ns
$end

$scope module lab1_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 4 # s [3:0] $end
$var reg 3 $ led [2:0] $end
$var reg 3 % led_expected [2:0] $end
$var reg 7 & seg [6:0] $end
$var reg 7 ' seg_expected [6:0] $end
$var reg 32 ( vectornum [31:0] $end
$var reg 32 ) errors [31:0] $end

$scope module dut $end
$var wire 1 * s [3] $end
$var wire 1 + s [2] $end
$var wire 1 , s [1] $end
$var wire 1 - s [0] $end
$var wire 1 . clk $end
$var reg 3 / led [2:0] $end
$var reg 7 0 seg [6:0] $end
$var reg 25 1 counter [24:0] $end
$var reg 1 2 int_osc $end
$var reg 1 3 ledOn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
bx #
b0xx $
bx %
bx &
bx '
b0 (
b0 )
b0xx /
bx 0
b1 1
x2
03
x-
x,
x+
x*
1.
$end
#1
b1000000 '
b0 %
b0 #
0-
0,
0+
0*
b0x /
b0 /
b0 $
b1000000 0
b1000000 &
#5
0!
0.
#10
1!
1.
b10 1
#15
0!
0.
#20
1!
1.
b11 1
#25
0!
0.
#27
0"
#30
1!
1.
b100 1
#35
0!
0.
b1 (
#40
1!
1.
b101 1
#41
b1110011 '
b1 %
b1 #
1-
b1 /
b1 $
b1110011 0
b1110011 &
#45
0!
0.
b10 (
#50
1!
1.
b110 1
#51
b100100 '
b10 #
0-
1,
b100100 0
b100100 &
#55
0!
0.
b11 (
#60
1!
1.
b111 1
#61
b100001 '
b0 %
b11 #
1-
b0 /
b0 $
b100001 0
b100001 &
#65
0!
0.
b100 (
#70
1!
1.
b1000 1
#71
b10011 '
b100 #
0-
0,
1+
b10011 0
b10011 &
#75
0!
0.
b101 (
#80
1!
1.
b1001 1
#81
b1001 '
b1 %
b101 #
1-
b1 /
b1 $
b1001 0
b1001 &
#85
0!
0.
b110 (
#90
1!
1.
b1010 1
#91
b1000 '
b110 #
0-
1,
b1000 0
b1000 &
#95
0!
0.
b111 (
#100
1!
1.
b1011 1
