<pb_type name="BLK_IG-{N}_DRAM" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">
  <clock  name="CLK" num_pins="1" />
  <input  name="A"   num_pins="6" />
  <input  name="WA"  num_pins="8" />
  <input  name="{N}I"  num_pins="1" />
  <!-- The PARENT_DI is the DI used when in dual port mode.  For CLUT and BLUT
       this is SLICEM.DI. For ALUT this is BLUT.DI_OUT. -->
  <input  name="PARENT_DI" num_pins="1" />
  <input  name="DI2"  num_pins="1" />
  <input  name="WE"  num_pins="1" />

  <output name="O6"  num_pins="1" />
  <output name="O5"  num_pins="1" />
  <output name="DI_OUT" num_pins="1" />

 <!-- Missing modes: 32_DUAL_PORT, 32_SINGLE_PORT, and SRL. -->
 <mode name="LUT">
   <pb_type name="BEL_LT-{N}5LUT" num_pb="2" class="lut" blif_model=".names">
     <input  name="in"  num_pins="5" port_class="lut_in" />
     <output name="out" num_pins="1" port_class="lut_out" />
     <delay_matrix type="max" in_port="BEL_LT-{N}5LUT.in" out_port="BEL_LT-{N}5LUT.out">
      0.068e-9
      0.068e-9
      0.068e-9
      0.068e-9
      0.068e-9
     </delay_matrix>
   </pb_type>
   <xi:include href="../../common_slice/muxes/f6mux/f6mux.pb_type.xml" />

   <interconnect>
     <!-- LUT5 (upper) -> O6 -->
     <direct name="{N}LUT_A5_0" input="BLK_IG-{N}_DRAM.A[4:0]" output="BEL_LT-{N}5LUT[0].in[4:0]"/>

     <!-- LUT5 (lower) -> O5 -->
     <direct name="{N}LUT_A5_1" input="BLK_IG-{N}_DRAM.A[4:0]" output="BEL_LT-{N}5LUT[1].in[4:0]"/>

     <!-- MUX used for LUT6 -->
     <direct name="F6MUX_I0" input="BEL_LT-{N}5LUT[0].out" output="BEL_MX-F6MUX.I0">
      <pack_pattern in_port="BEL_LT-{N}5LUT[0].out" name="LUT5toLUT6" out_port="BEL_MX-F6MUX.I0"/>
     </direct>
     <direct name="F6MUX_I1" input="BEL_LT-{N}5LUT[1].out" output="BEL_MX-F6MUX.I1">
      <pack_pattern in_port="BEL_LT-{N}5LUT[1].out" name="LUT5toLUT6" out_port="BEL_MX-F6MUX.I1"/>
     </direct>
     <direct name="F6MUX_S"  input="BLK_IG-{N}_DRAM.A[5]" output="BEL_MX-F6MUX.S">
     </direct>

     <!-- LUT outputs -->
     <direct name="O5" input="BEL_LT-{N}5LUT[0].out"                output="BLK_IG-{N}_DRAM.O5">
      <pack_pattern in_port="BEL_LT-{N}5LUT[0].out" name="LUT5x2"     out_port="BLK_IG-{N}_DRAM.O5"/>
     </direct>
     <mux    name="O6" input="BEL_LT-{N}5LUT[1].out BEL_MX-F6MUX.O" output="BLK_IG-{N}_DRAM.O6">
      <pack_pattern in_port="BEL_MX-F6MUX.O"        name="LUT5toLUT6" out_port="BLK_IG-{N}_DRAM.O6"/>
      <pack_pattern in_port="BEL_LT-{N}5LUT[1].out" name="LUT5x2"     out_port="BLK_IG-{N}_DRAM.O6"/>
     </mux>
   </interconnect>
   <metadata>
     <meta name="fasm_type">SPLIT_LUT</meta>
     <meta name="fasm_lut">
       {N}LUT.INIT[31:0] = BEL_LT-{N}5LUT[0]
       {N}LUT.INIT[63:32] = BEL_LT-{N}5LUT[1]
     </meta>
   </metadata>
 </mode>
 <mode name="64_DUAL_PORT">
   <xi:include href="dpram64.pb_type.xml" />
   <interconnect>
     <direct name="CLK" input="BLK_IG-{N}_DRAM.CLK" output="BLK_MM-DPRAM64.CLK" />
     <direct name="A" input="BLK_IG-{N}_DRAM.A" output="BLK_MM-DPRAM64.A" />
     <direct name="WA" input="BLK_IG-{N}_DRAM.WA[5:0]" output="BLK_MM-DPRAM64.WA[5:0]" />
     <direct name="{N}I" input="BLK_IG-{N}_DRAM.PARENT_DI" output="BLK_MM-DPRAM64.DI1" />
     <direct name="WE" input="BLK_IG-{N}_DRAM.WE" output="BLK_MM-DPRAM64.WE" />

     <direct name="O6" input="BLK_MM-DPRAM64.O6" output="BLK_IG-{N}_DRAM.O6" />
     <direct name="DI_OUT" input="BLK_IG-{N}_DRAM.PARENT_DI" output="BLK_IG-{N}_DRAM.DI_OUT" />
   </interconnect>
 </mode>
 <mode name="64_SINGLE_PORT">
   <xi:include href="spram64.pb_type.xml" />
   <metadata>
    <meta name="fasm_features">
      DI1MUX.{N}I
    </meta>
   </metadata>
   <interconnect>
     <direct name="CLK" input="BLK_IG-{N}_DRAM.CLK" output="BLK_MM-SPRAM64.CLK" />
     <direct name="A" input="BLK_IG-{N}_DRAM.A" output="BLK_MM-SPRAM64.A" />
     <direct name="{N}I" input="BLK_IG-{N}_DRAM.{N}I" output="BLK_MM-SPRAM64.DI1" />
     <direct name="WE" input="BLK_IG-{N}_DRAM.WE" output="BLK_MM-SPRAM64.WE" />

     <direct name="O6" input="BLK_MM-SPRAM64.O6" output="BLK_IG-{N}_DRAM.O6" />
     <direct name="DI_OUT" input="BLK_IG-{N}_DRAM.{N}I" output="BLK_IG-{N}_DRAM.DI_OUT" />
   </interconnect>
 </mode>

 <metadata>
  <meta name="fasm_prefix">{N}LUT</meta>
  <meta name="fasm_features">
   RAM
  </meta>
 </metadata>
</pb_type>
