{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765870431211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765870431212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 16:33:51 2025 " "Processing started: Tue Dec 16 16:33:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765870431212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1765870431212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RhythmGame_Top -c RhythmGame_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off RhythmGame_Top -c RhythmGame_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1765870431212 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1765870431698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/ui.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/ui.v" { { "Info" "ISGN_ENTITY_NAME" "1 UI " "Found entity 1: UI" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870431749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870431749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/rhythmgame_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/rhythmgame_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 RhythmGame_Top " "Found entity 1: RhythmGame_Top" {  } { { "../Rhythm/RhythmGame_Top.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870431752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870431752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/pushcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/pushcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushControl " "Found entity 1: PushControl" {  } { { "../Rhythm/PushControl.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/PushControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870431755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870431755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/onepushcontrol2.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/onepushcontrol2.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnePushControl " "Found entity 1: OnePushControl" {  } { { "../Rhythm/OnePushControl2.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/OnePushControl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870431759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870431759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "../Rhythm/LFSR.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870431762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870431762 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GameLogic.v(57) " "Verilog HDL information at GameLogic.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1765870431765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/gamelogic.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/gamelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameLogic " "Found entity 1: GameLogic" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870431765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870431765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/fnd.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/fnd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FND " "Found entity 1: FND" {  } { { "../Rhythm/FND.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/FND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870431769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870431769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/dotmatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/dotmatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrix " "Found entity 1: DotMatrix" {  } { { "../Rhythm/DotMatrix.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/DotMatrix.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870431771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870431771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RhythmGame_Top " "Elaborating entity \"RhythmGame_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1765870431828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:u_LFSR " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:u_LFSR\"" {  } { { "../Rhythm/RhythmGame_Top.v" "u_LFSR" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870431832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PushControl PushControl:u_Input " "Elaborating entity \"PushControl\" for hierarchy \"PushControl:u_Input\"" {  } { { "../Rhythm/RhythmGame_Top.v" "u_Input" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870431834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnePushControl PushControl:u_Input\|OnePushControl:u_Btn0 " "Elaborating entity \"OnePushControl\" for hierarchy \"PushControl:u_Input\|OnePushControl:u_Btn0\"" {  } { { "../Rhythm/PushControl.v" "u_Btn0" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/PushControl.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870431836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameLogic GameLogic:u_GameCore " "Elaborating entity \"GameLogic\" for hierarchy \"GameLogic:u_GameCore\"" {  } { { "../Rhythm/RhythmGame_Top.v" "u_GameCore" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870431842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(116) " "Verilog HDL assignment warning at GameLogic.v(116): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431848 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(118) " "Verilog HDL assignment warning at GameLogic.v(118): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431848 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameLogic.v(120) " "Verilog HDL assignment warning at GameLogic.v(120): truncated value with size 32 to match size of target (8)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431848 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(135) " "Verilog HDL assignment warning at GameLogic.v(135): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431848 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(137) " "Verilog HDL assignment warning at GameLogic.v(137): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431849 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameLogic.v(139) " "Verilog HDL assignment warning at GameLogic.v(139): truncated value with size 32 to match size of target (8)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431849 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(151) " "Verilog HDL assignment warning at GameLogic.v(151): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431849 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(153) " "Verilog HDL assignment warning at GameLogic.v(153): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431849 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameLogic.v(155) " "Verilog HDL assignment warning at GameLogic.v(155): truncated value with size 32 to match size of target (8)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431849 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(167) " "Verilog HDL assignment warning at GameLogic.v(167): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431849 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(169) " "Verilog HDL assignment warning at GameLogic.v(169): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431849 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameLogic.v(171) " "Verilog HDL assignment warning at GameLogic.v(171): truncated value with size 32 to match size of target (8)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431849 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrix DotMatrix:u_Display " "Elaborating entity \"DotMatrix\" for hierarchy \"DotMatrix:u_Display\"" {  } { { "../Rhythm/RhythmGame_Top.v" "u_Display" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870431850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DotMatrix.v(17) " "Verilog HDL assignment warning at DotMatrix.v(17): truncated value with size 32 to match size of target (8)" {  } { { "../Rhythm/DotMatrix.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/DotMatrix.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431852 "|RhythmGame_Top|DotMatrix:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 DotMatrix.v(44) " "Verilog HDL assignment warning at DotMatrix.v(44): truncated value with size 32 to match size of target (17)" {  } { { "../Rhythm/DotMatrix.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/DotMatrix.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431852 "|RhythmGame_Top|DotMatrix:u_Display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UI UI:u_UI " "Elaborating entity \"UI\" for hierarchy \"UI:u_UI\"" {  } { { "../Rhythm/RhythmGame_Top.v" "u_UI" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870431853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UI.v(16) " "Verilog HDL assignment warning at UI.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431854 "|RhythmGame_Top|UI:u_UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UI.v(17) " "Verilog HDL assignment warning at UI.v(17): truncated value with size 32 to match size of target (4)" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431855 "|RhythmGame_Top|UI:u_UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UI.v(18) " "Verilog HDL assignment warning at UI.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431855 "|RhythmGame_Top|UI:u_UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UI.v(19) " "Verilog HDL assignment warning at UI.v(19): truncated value with size 32 to match size of target (4)" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431855 "|RhythmGame_Top|UI:u_UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UI.v(21) " "Verilog HDL assignment warning at UI.v(21): truncated value with size 32 to match size of target (4)" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431855 "|RhythmGame_Top|UI:u_UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UI.v(22) " "Verilog HDL assignment warning at UI.v(22): truncated value with size 32 to match size of target (4)" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765870431855 "|RhythmGame_Top|UI:u_UI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FND UI:u_UI\|FND:u_Score_0 " "Elaborating entity \"FND\" for hierarchy \"UI:u_UI\|FND:u_Score_0\"" {  } { { "../Rhythm/UI.v" "u_Score_0" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870431856 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Mod0\"" {  } { { "../Rhythm/UI.v" "Mod0" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870432525 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Div0\"" {  } { { "../Rhythm/UI.v" "Div0" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870432525 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Mod1\"" {  } { { "../Rhythm/UI.v" "Mod1" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870432525 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Div1\"" {  } { { "../Rhythm/UI.v" "Div1" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870432525 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Mod2\"" {  } { { "../Rhythm/UI.v" "Mod2" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870432525 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Div2\"" {  } { { "../Rhythm/UI.v" "Div2" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870432525 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Mod3\"" {  } { { "../Rhythm/UI.v" "Mod3" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870432525 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Mod4\"" {  } { { "../Rhythm/UI.v" "Mod4" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870432525 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Div3\"" {  } { { "../Rhythm/UI.v" "Div3" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870432525 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Mod5\"" {  } { { "../Rhythm/UI.v" "Mod5" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870432525 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1765870432525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UI:u_UI\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"UI:u_UI\|lpm_divide:Mod0\"" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870432574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UI:u_UI\|lpm_divide:Mod0 " "Instantiated megafunction \"UI:u_UI\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432574 ""}  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765870432574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/lpm_divide_n3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870432635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870432635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870432650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870432650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870432670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870432670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UI:u_UI\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"UI:u_UI\|lpm_divide:Div0\"" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870432682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UI:u_UI\|lpm_divide:Div0 " "Instantiated megafunction \"UI:u_UI\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432682 ""}  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765870432682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870432741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870432741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UI:u_UI\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"UI:u_UI\|lpm_divide:Div1\"" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870432760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UI:u_UI\|lpm_divide:Div1 " "Instantiated megafunction \"UI:u_UI\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432760 ""}  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765870432760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nbm " "Found entity 1: lpm_divide_nbm" {  } { { "db/lpm_divide_nbm.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/lpm_divide_nbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870432818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870432818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870432848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870432848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/alt_u_div_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870432870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870432870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UI:u_UI\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"UI:u_UI\|lpm_divide:Div2\"" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870432891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UI:u_UI\|lpm_divide:Div2 " "Instantiated megafunction \"UI:u_UI\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870432891 ""}  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765870432891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870432951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870432951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870432975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870432975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/alt_u_div_k2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870433002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870433002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UI:u_UI\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"UI:u_UI\|lpm_divide:Mod4\"" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870433023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UI:u_UI\|lpm_divide:Mod4 " "Instantiated megafunction \"UI:u_UI\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870433024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870433024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870433024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870433024 ""}  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765870433024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870433086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870433086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870433100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870433100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870433120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870433120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UI:u_UI\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"UI:u_UI\|lpm_divide:Div3\"" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870433131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UI:u_UI\|lpm_divide:Div3 " "Instantiated megafunction \"UI:u_UI\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870433131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870433131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870433131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765870433131 ""}  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765870433131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765870433193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765870433193 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_Piezo GND " "Pin \"o_Piezo\" is stuck at GND" {  } { { "../Rhythm/RhythmGame_Top.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1765870434138 "|RhythmGame_Top|o_Piezo"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1765870434138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1765870434431 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/output_files/RhythmGame_Top.map.smsg " "Generated suppressed messages file C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/output_files/RhythmGame_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1765870435078 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1765870435333 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870435333 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../Rhythm/RhythmGame_Top.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870435539 "|RhythmGame_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../Rhythm/RhythmGame_Top.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870435539 "|RhythmGame_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../Rhythm/RhythmGame_Top.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870435539 "|RhythmGame_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../Rhythm/RhythmGame_Top.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870435539 "|RhythmGame_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../Rhythm/RhythmGame_Top.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765870435539 "|RhythmGame_Top|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1765870435539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1754 " "Implemented 1754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1765870435545 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1765870435545 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1670 " "Implemented 1670 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1765870435545 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1765870435545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765870435578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 16 16:33:55 2025 " "Processing ended: Tue Dec 16 16:33:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765870435578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765870435578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765870435578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765870435578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765870437192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765870437193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 16:33:56 2025 " "Processing started: Tue Dec 16 16:33:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765870437193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1765870437193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RhythmGame_Top -c RhythmGame_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RhythmGame_Top -c RhythmGame_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1765870437193 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1765870437297 ""}
{ "Info" "0" "" "Project  = RhythmGame_Top" {  } {  } 0 0 "Project  = RhythmGame_Top" 0 0 "Fitter" 0 0 1765870437297 ""}
{ "Info" "0" "" "Revision = RhythmGame_Top" {  } {  } 0 0 "Revision = RhythmGame_Top" 0 0 "Fitter" 0 0 1765870437297 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1765870437461 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RhythmGame_Top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"RhythmGame_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765870437495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765870437553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765870437553 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765870437803 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765870437829 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1765870438465 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 84 " "No exact pin location assignment(s) for 1 pins of 84 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Piezo " "Pin o_Piezo not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_Piezo } } } { "../Rhythm/RhythmGame_Top.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_Piezo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765870439048 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1765870439048 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1765870445504 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1765870445520 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1765870445667 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 314 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 314 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1765870445678 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SW\[9\]~inputCLKENA0 266 global CLKCTRL_G2 " "SW\[9\]~inputCLKENA0 with 266 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1765870445678 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1765870445678 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1765870445678 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1765870445851 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765870445862 ""}
{ "Info" "ISTA_SDC_FOUND" "RhythmGame_Top.sdc " "Reading SDC File: 'RhythmGame_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765870446796 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 26 i_Clk port " "Ignored filter at RhythmGame_Top.sdc(26): i_Clk could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765870446802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RhythmGame_Top.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at RhythmGame_Top.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"CLK\" -period 20.000ns \[get_ports \{i_Clk\}\] -waveform \{0.000 10.000\} " "create_clock -name \"CLK\" -period 20.000ns \[get_ports \{i_Clk\}\] -waveform \{0.000 10.000\}" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1765870446803 ""}  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765870446803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1765870446803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 37 CLK clock " "Ignored filter at RhythmGame_Top.sdc(37): CLK could not be matched with a clock" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765870446803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay RhythmGame_Top.sdc 37 Argument -clock is not an object ID " "Ignored set_input_delay at RhythmGame_Top.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \"CLK\" -max 17ns \[get_ports \{KEY\[0\] KEY\[1\] KEY\[2\] KEY\[3\] SW\[0\] SW\[1\] SW\[2\] SW\[3\] SW\[4\] SW\[5\] SW\[6\] SW\[7\] SW\[8\] SW\[9\]\}\]  " "set_input_delay -clock \"CLK\" -max 17ns \[get_ports \{KEY\[0\] KEY\[1\] KEY\[2\] KEY\[3\] SW\[0\] SW\[1\] SW\[2\] SW\[3\] SW\[4\] SW\[5\] SW\[6\] SW\[7\] SW\[8\] SW\[9\]\}\] " {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1765870446803 ""}  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765870446803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[0\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[0\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765870446804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[1\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[1\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765870446804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[2\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[2\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765870446804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[3\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[3\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765870446804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[4\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[4\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765870446804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[5\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[5\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765870446804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay RhythmGame_Top.sdc 42 Argument -clock is not an object ID " "Ignored set_output_delay at RhythmGame_Top.sdc(42): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"CLK\" -max 15ns \[get_ports \{HEX\[0\] HEX\[1\] HEX\[2\] HEX\[3\] HEX\[4\] HEX\[5\] LEDR\[0\] LEDR\[1\] LEDR\[2\] LEDR\[3\] LEDR\[4\] LEDR\[5\] LEDR\[6\] LEDR\[7\] LEDR\[8\] LEDR\[9\] o_DM_Row\[0\] o_DM_Row\[1\] o_DM_Row\[2\] o_DM_Row\[3\] o_DM_Row\[4\] o_DM_Row\[5\] o_DM_Row\[6\] o_DM_Row\[7\] o_DM_Col\[0\] o_DM_Col\[1\] o_DM_Col\[2\] o_DM_Col\[3\] o_DM_Col\[4\] o_DM_Col\[5\] o_DM_Col\[6\] o_DM_Col\[7\]\}\]  " "set_output_delay -clock \"CLK\" -max 15ns \[get_ports \{HEX\[0\] HEX\[1\] HEX\[2\] HEX\[3\] HEX\[4\] HEX\[5\] LEDR\[0\] LEDR\[1\] LEDR\[2\] LEDR\[3\] LEDR\[4\] LEDR\[5\] LEDR\[6\] LEDR\[7\] LEDR\[8\] LEDR\[9\] o_DM_Row\[0\] o_DM_Row\[1\] o_DM_Row\[2\] o_DM_Row\[3\] o_DM_Row\[4\] o_DM_Row\[5\] o_DM_Row\[6\] o_DM_Row\[7\] o_DM_Col\[0\] o_DM_Col\[1\] o_DM_Col\[2\] o_DM_Col\[3\] o_DM_Col\[4\] o_DM_Col\[5\] o_DM_Col\[6\] o_DM_Col\[7\]\}\] " {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1765870446804 ""}  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765870446804 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1765870446805 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1765870446814 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1765870446815 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765870446837 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765870446838 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765870446840 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765870446842 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765870446842 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765870446843 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765870446929 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1765870446931 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765870446931 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765870447201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765870458442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765870459443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765870459457 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765870463588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765870463588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765870465422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1765870475493 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765870475493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765870478464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1765870478465 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765870478465 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.09 " "Total time spent on timing analysis during the Fitter is 1.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1765870482035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765870482182 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1765870482182 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765870484346 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765870484440 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1765870484440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765870486603 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765870491919 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/output_files/RhythmGame_Top.fit.smsg " "Generated suppressed messages file C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/output_files/RhythmGame_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765870492788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5687 " "Peak virtual memory: 5687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765870493601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 16 16:34:53 2025 " "Processing ended: Tue Dec 16 16:34:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765870493601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765870493601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765870493601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765870493601 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1765870494983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765870494983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 16:34:54 2025 " "Processing started: Tue Dec 16 16:34:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765870494983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1765870494983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RhythmGame_Top -c RhythmGame_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RhythmGame_Top -c RhythmGame_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1765870494983 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1765870503066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765870505933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 16 16:35:05 2025 " "Processing ended: Tue Dec 16 16:35:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765870505933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765870505933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765870505933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1765870505933 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1765870506573 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1765870507530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765870507531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 16:35:07 2025 " "Processing started: Tue Dec 16 16:35:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765870507531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1765870507531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RhythmGame_Top -c RhythmGame_Top " "Command: quartus_sta RhythmGame_Top -c RhythmGame_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1765870507531 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1765870507634 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1765870508494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1765870508547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1765870508547 ""}
{ "Info" "ISTA_SDC_FOUND" "RhythmGame_Top.sdc " "Reading SDC File: 'RhythmGame_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1765870510040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 26 i_Clk port " "Ignored filter at RhythmGame_Top.sdc(26): i_Clk could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765870510045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RhythmGame_Top.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at RhythmGame_Top.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"CLK\" -period 20.000ns \[get_ports \{i_Clk\}\] -waveform \{0.000 10.000\} " "create_clock -name \"CLK\" -period 20.000ns \[get_ports \{i_Clk\}\] -waveform \{0.000 10.000\}" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1765870510046 ""}  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1765870510046 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1765870510046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 37 CLK clock " "Ignored filter at RhythmGame_Top.sdc(37): CLK could not be matched with a clock" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765870510047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay RhythmGame_Top.sdc 37 Argument -clock is not an object ID " "Ignored set_input_delay at RhythmGame_Top.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \"CLK\" -max 17ns \[get_ports \{KEY\[0\] KEY\[1\] KEY\[2\] KEY\[3\] SW\[0\] SW\[1\] SW\[2\] SW\[3\] SW\[4\] SW\[5\] SW\[6\] SW\[7\] SW\[8\] SW\[9\]\}\]  " "set_input_delay -clock \"CLK\" -max 17ns \[get_ports \{KEY\[0\] KEY\[1\] KEY\[2\] KEY\[3\] SW\[0\] SW\[1\] SW\[2\] SW\[3\] SW\[4\] SW\[5\] SW\[6\] SW\[7\] SW\[8\] SW\[9\]\}\] " {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1765870510047 ""}  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1765870510047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[0\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[0\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765870510047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[1\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[1\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765870510047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[2\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[2\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765870510047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[3\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[3\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765870510047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[4\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[4\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765870510047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[5\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[5\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765870510047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay RhythmGame_Top.sdc 42 Argument -clock is not an object ID " "Ignored set_output_delay at RhythmGame_Top.sdc(42): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"CLK\" -max 15ns \[get_ports \{HEX\[0\] HEX\[1\] HEX\[2\] HEX\[3\] HEX\[4\] HEX\[5\] LEDR\[0\] LEDR\[1\] LEDR\[2\] LEDR\[3\] LEDR\[4\] LEDR\[5\] LEDR\[6\] LEDR\[7\] LEDR\[8\] LEDR\[9\] o_DM_Row\[0\] o_DM_Row\[1\] o_DM_Row\[2\] o_DM_Row\[3\] o_DM_Row\[4\] o_DM_Row\[5\] o_DM_Row\[6\] o_DM_Row\[7\] o_DM_Col\[0\] o_DM_Col\[1\] o_DM_Col\[2\] o_DM_Col\[3\] o_DM_Col\[4\] o_DM_Col\[5\] o_DM_Col\[6\] o_DM_Col\[7\]\}\]  " "set_output_delay -clock \"CLK\" -max 15ns \[get_ports \{HEX\[0\] HEX\[1\] HEX\[2\] HEX\[3\] HEX\[4\] HEX\[5\] LEDR\[0\] LEDR\[1\] LEDR\[2\] LEDR\[3\] LEDR\[4\] LEDR\[5\] LEDR\[6\] LEDR\[7\] LEDR\[8\] LEDR\[9\] o_DM_Row\[0\] o_DM_Row\[1\] o_DM_Row\[2\] o_DM_Row\[3\] o_DM_Row\[4\] o_DM_Row\[5\] o_DM_Row\[6\] o_DM_Row\[7\] o_DM_Col\[0\] o_DM_Col\[1\] o_DM_Col\[2\] o_DM_Col\[3\] o_DM_Col\[4\] o_DM_Col\[5\] o_DM_Col\[6\] o_DM_Col\[7\]\}\] " {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1765870510047 ""}  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1765870510047 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1765870510050 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1765870510051 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1765870510051 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1765870510058 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1765870510058 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1765870510074 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1765870510144 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1765870510144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.135 " "Worst-case setup slack is -6.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870510148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870510148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.135           -1245.435 CLOCK_50  " "   -6.135           -1245.435 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870510148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765870510148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870510154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870510154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 CLOCK_50  " "    0.325               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870510154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765870510154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765870510157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765870510159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870510162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870510162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -176.582 CLOCK_50  " "   -0.394            -176.582 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870510162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765870510162 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1765870510205 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1765870510251 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1765870510251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1765870512894 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1765870513035 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1765870513051 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1765870513051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.896 " "Worst-case setup slack is -5.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870513054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870513054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.896           -1212.263 CLOCK_50  " "   -5.896           -1212.263 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870513054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765870513054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870513061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870513061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 CLOCK_50  " "    0.309               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870513061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765870513061 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765870513063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765870513066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870513068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870513068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -195.833 CLOCK_50  " "   -0.394            -195.833 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870513068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765870513068 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1765870513104 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1765870513240 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1765870513240 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1765870515764 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1765870515905 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1765870515910 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1765870515910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.126 " "Worst-case setup slack is -3.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870515914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870515914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.126            -569.654 CLOCK_50  " "   -3.126            -569.654 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870515914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765870515914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870515922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870515922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870515922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765870515922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765870515926 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765870515929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870515932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870515932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -26.722 CLOCK_50  " "   -0.091             -26.722 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870515932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765870515932 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1765870515970 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1765870516576 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1765870516581 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1765870516581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.798 " "Worst-case setup slack is -2.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870516585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870516585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.798            -500.932 CLOCK_50  " "   -2.798            -500.932 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870516585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765870516585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870516594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870516594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 CLOCK_50  " "    0.171               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870516594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765870516594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765870516597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765870516601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870516605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870516605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090             -27.160 CLOCK_50  " "   -0.090             -27.160 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765870516605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765870516605 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1765870518468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1765870518470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4975 " "Peak virtual memory: 4975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765870518600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 16 16:35:18 2025 " "Processing ended: Tue Dec 16 16:35:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765870518600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765870518600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765870518600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765870518600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765870520022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765870520022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 16:35:19 2025 " "Processing started: Tue Dec 16 16:35:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765870520022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1765870520022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RhythmGame_Top -c RhythmGame_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RhythmGame_Top -c RhythmGame_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1765870520022 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1765870521152 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RhythmGame_Top.vo C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/simulation/modelsim/ simulation " "Generated file RhythmGame_Top.vo in folder \"C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1765870521620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765870521704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 16 16:35:21 2025 " "Processing ended: Tue Dec 16 16:35:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765870521704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765870521704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765870521704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765870521704 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus II Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765870522368 ""}
