--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18336 paths analyzed, 1712 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.844ns.
--------------------------------------------------------------------------------
Slack:                  11.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_br_q_0_1 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.790ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_br_q_0_1 to button_checker/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.476   button_checker/M_br_q[0]
                                                       button_checker/M_br_q_0_1
    SLICE_X6Y25.A5       net (fanout=1)        0.822   button_checker/M_br_q_0_1
    SLICE_X6Y25.AMUX     Topaa                 0.449   button_checker/M_br_q[0]
                                                       button_checker/Maddsub_n0337_Madd1_lut<2>
                                                       button_checker/Maddsub_n0337_Madd1_cy<4>
    SLICE_X4Y14.C3       net (fanout=42)       1.819   button_checker/Maddsub_n0337_2
    SLICE_X4Y14.C        Tilo                  0.255   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120_SW0
    SLICE_X4Y14.A1       net (fanout=1)        0.566   button_checker/N185
    SLICE_X4Y14.A        Tilo                  0.254   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B2       net (fanout=1)        1.581   button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B        Tilo                  0.235   button_checker/N183
                                                       button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C2       net (fanout=1)        1.152   button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.A2       net (fanout=2)        0.549   button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In
                                                       button_checker/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.790ns (2.301ns logic, 6.489ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  11.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_7 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.624ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_7 to button_checker/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CQ       Tcko                  0.525   M_matrix_store_q[7]
                                                       M_matrix_store_q_7
    SLICE_X17Y13.A2      net (fanout=10)       2.324   M_matrix_store_q[7]
    SLICE_X17Y13.A       Tilo                  0.259   button_checker/N132
                                                       button_checker/Sh110411
    SLICE_X17Y13.B6      net (fanout=1)        0.143   button_checker/Sh11041
    SLICE_X17Y13.B       Tilo                  0.259   button_checker/N132
                                                       button_checker/Sh11043
    SLICE_X16Y12.D1      net (fanout=4)        1.208   button_checker/Sh1104
    SLICE_X16Y12.D       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh12421
    SLICE_X16Y12.C4      net (fanout=1)        0.456   button_checker/Sh12421
    SLICE_X16Y12.C       Tilo                  0.255   button_checker/Sh12421
                                                       button_checker/Sh12424
    SLICE_X15Y22.B6      net (fanout=4)        1.093   button_checker/Sh1242
    SLICE_X15Y22.B       Tilo                  0.259   button_checker/Madd_n0267_Madd_cy[3]
                                                       button_checker/M_state_q_FSM_FFd2-In2
    SLICE_X9Y27.B5       net (fanout=1)        1.216   button_checker/M_state_q_FSM_FFd2-In2
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd2-In3
                                                       button_checker/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.624ns (2.184ns logic, 6.440ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  11.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_br_q_0_1 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.615ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_br_q_0_1 to button_checker/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.476   button_checker/M_br_q[0]
                                                       button_checker/M_br_q_0_1
    SLICE_X6Y25.A5       net (fanout=1)        0.822   button_checker/M_br_q_0_1
    SLICE_X6Y25.AMUX     Topaa                 0.449   button_checker/M_br_q[0]
                                                       button_checker/Maddsub_n0337_Madd1_lut<2>
                                                       button_checker/Maddsub_n0337_Madd1_cy<4>
    SLICE_X4Y14.B2       net (fanout=42)       1.964   button_checker/Maddsub_n0337_2
    SLICE_X4Y14.B        Tilo                  0.254   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120_SW1
    SLICE_X4Y14.A5       net (fanout=1)        0.247   button_checker/N186
    SLICE_X4Y14.A        Tilo                  0.254   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B2       net (fanout=1)        1.581   button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B        Tilo                  0.235   button_checker/N183
                                                       button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C2       net (fanout=1)        1.152   button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.A2       net (fanout=2)        0.549   button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In
                                                       button_checker/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.615ns (2.300ns logic, 6.315ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  11.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_br_q_0_1 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.600ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_br_q_0_1 to button_checker/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.476   button_checker/M_br_q[0]
                                                       button_checker/M_br_q_0_1
    SLICE_X6Y25.A5       net (fanout=1)        0.822   button_checker/M_br_q_0_1
    SLICE_X6Y25.AMUX     Topaa                 0.449   button_checker/M_br_q[0]
                                                       button_checker/Maddsub_n0337_Madd1_lut<2>
                                                       button_checker/Maddsub_n0337_Madd1_cy<4>
    SLICE_X4Y14.C3       net (fanout=42)       1.819   button_checker/Maddsub_n0337_2
    SLICE_X4Y14.C        Tilo                  0.255   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120_SW0
    SLICE_X4Y14.A1       net (fanout=1)        0.566   button_checker/N185
    SLICE_X4Y14.A        Tilo                  0.254   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B2       net (fanout=1)        1.581   button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B        Tilo                  0.235   button_checker/N183
                                                       button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C2       net (fanout=1)        1.152   button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.B4       net (fanout=2)        0.359   button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd2-In3
                                                       button_checker/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.600ns (2.301ns logic, 6.299ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  11.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_br_q_0_1 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.596ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_br_q_0_1 to button_checker/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.476   button_checker/M_br_q[0]
                                                       button_checker/M_br_q_0_1
    SLICE_X6Y25.A5       net (fanout=1)        0.822   button_checker/M_br_q_0_1
    SLICE_X6Y25.AMUX     Topaa                 0.449   button_checker/M_br_q[0]
                                                       button_checker/Maddsub_n0337_Madd1_lut<2>
                                                       button_checker/Maddsub_n0337_Madd1_cy<4>
    SLICE_X5Y14.D5       net (fanout=42)       1.470   button_checker/Maddsub_n0337_2
    SLICE_X5Y14.D        Tilo                  0.259   button_checker/N188
                                                       button_checker/M_state_q_FSM_FFd1-In1120_SW3
    SLICE_X4Y14.A2       net (fanout=1)        0.717   button_checker/N188
    SLICE_X4Y14.A        Tilo                  0.254   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B2       net (fanout=1)        1.581   button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B        Tilo                  0.235   button_checker/N183
                                                       button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C2       net (fanout=1)        1.152   button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.A2       net (fanout=2)        0.549   button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In
                                                       button_checker/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.596ns (2.305ns logic, 6.291ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  11.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_30 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.441ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.320 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_30 to button_checker/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   M_matrix_store_q[31]
                                                       M_matrix_store_q_30
    SLICE_X16Y12.B1      net (fanout=11)       2.586   M_matrix_store_q[30]
    SLICE_X16Y12.B       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh112811
    SLICE_X16Y12.A3      net (fanout=1)        0.484   button_checker/Sh11281
    SLICE_X16Y12.A       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh11283
    SLICE_X16Y12.D4      net (fanout=4)        0.527   button_checker/Sh1128
    SLICE_X16Y12.D       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh12421
    SLICE_X16Y12.C4      net (fanout=1)        0.456   button_checker/Sh12421
    SLICE_X16Y12.C       Tilo                  0.255   button_checker/Sh12421
                                                       button_checker/Sh12424
    SLICE_X15Y22.B6      net (fanout=4)        1.093   button_checker/Sh1242
    SLICE_X15Y22.B       Tilo                  0.259   button_checker/Madd_n0267_Madd_cy[3]
                                                       button_checker/M_state_q_FSM_FFd2-In2
    SLICE_X9Y27.B5       net (fanout=1)        1.216   button_checker/M_state_q_FSM_FFd2-In2
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd2-In3
                                                       button_checker/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.441ns (2.079ns logic, 6.362ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  11.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_br_q_0_1 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.425ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_br_q_0_1 to button_checker/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.476   button_checker/M_br_q[0]
                                                       button_checker/M_br_q_0_1
    SLICE_X6Y25.A5       net (fanout=1)        0.822   button_checker/M_br_q_0_1
    SLICE_X6Y25.AMUX     Topaa                 0.449   button_checker/M_br_q[0]
                                                       button_checker/Maddsub_n0337_Madd1_lut<2>
                                                       button_checker/Maddsub_n0337_Madd1_cy<4>
    SLICE_X4Y14.B2       net (fanout=42)       1.964   button_checker/Maddsub_n0337_2
    SLICE_X4Y14.B        Tilo                  0.254   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120_SW1
    SLICE_X4Y14.A5       net (fanout=1)        0.247   button_checker/N186
    SLICE_X4Y14.A        Tilo                  0.254   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B2       net (fanout=1)        1.581   button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B        Tilo                  0.235   button_checker/N183
                                                       button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C2       net (fanout=1)        1.152   button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.B4       net (fanout=2)        0.359   button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd2-In3
                                                       button_checker/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.425ns (2.300ns logic, 6.125ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  11.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_br_q_0_1 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.423ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_br_q_0_1 to button_checker/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.476   button_checker/M_br_q[0]
                                                       button_checker/M_br_q_0_1
    SLICE_X6Y25.A5       net (fanout=1)        0.822   button_checker/M_br_q_0_1
    SLICE_X6Y25.AMUX     Topaa                 0.449   button_checker/M_br_q[0]
                                                       button_checker/Maddsub_n0337_Madd1_lut<2>
                                                       button_checker/Maddsub_n0337_Madd1_cy<4>
    SLICE_X4Y14.D6       net (fanout=42)       1.379   button_checker/Maddsub_n0337_2
    SLICE_X4Y14.D        Tilo                  0.254   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120_SW2
    SLICE_X4Y14.A4       net (fanout=1)        0.640   button_checker/N187
    SLICE_X4Y14.A        Tilo                  0.254   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B2       net (fanout=1)        1.581   button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B        Tilo                  0.235   button_checker/N183
                                                       button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C2       net (fanout=1)        1.152   button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.A2       net (fanout=2)        0.549   button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In
                                                       button_checker/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.423ns (2.300ns logic, 6.123ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  11.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_ac_q_2 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.441ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.625 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_ac_q_2 to button_checker/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.CQ      Tcko                  0.430   button_checker/M_ac_q[2]
                                                       button_checker/M_ac_q_2
    SLICE_X7Y16.C3       net (fanout=40)       1.613   button_checker/M_ac_q[2]
    SLICE_X7Y16.C        Tilo                  0.259   button_checker/N81
                                                       button_checker/Madd_M_ar_q[2]_GND_7_o_add_1_OUT_xor<5>1
    SLICE_X8Y23.C3       net (fanout=7)        1.149   button_checker/M_ar_q[2]_GND_7_o_add_1_OUT<5>1
    SLICE_X8Y23.CMUX     Tilo                  0.430   Mmux_M_matrix_store_d17
                                                       button_checker/M_state_q_FSM_FFd1-In111_G
                                                       button_checker/M_state_q_FSM_FFd1-In111
    SLICE_X8Y27.A2       net (fanout=1)        1.516   button_checker/M_state_q_FSM_FFd1-In111
    SLICE_X8Y27.A        Tilo                  0.254   button_checker/M_state_q_FSM_FFd1-In1110
                                                       button_checker/M_state_q_FSM_FFd1-In1111
    SLICE_X8Y27.CX       net (fanout=2)        0.685   button_checker/M_state_q_FSM_FFd1-In1111
    SLICE_X8Y27.CMUX     Tcxc                  0.182   button_checker/M_state_q_FSM_FFd1-In1110
                                                       button_checker/M_state_q_FSM_FFd1-In1123_SW3
    SLICE_X9Y27.B6       net (fanout=1)        1.550   button_checker/N220
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd2-In3
                                                       button_checker/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.441ns (1.928ns logic, 6.513ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  11.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_br_q_0_1 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.406ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_br_q_0_1 to button_checker/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.476   button_checker/M_br_q[0]
                                                       button_checker/M_br_q_0_1
    SLICE_X6Y25.A5       net (fanout=1)        0.822   button_checker/M_br_q_0_1
    SLICE_X6Y25.AMUX     Topaa                 0.449   button_checker/M_br_q[0]
                                                       button_checker/Maddsub_n0337_Madd1_lut<2>
                                                       button_checker/Maddsub_n0337_Madd1_cy<4>
    SLICE_X5Y14.D5       net (fanout=42)       1.470   button_checker/Maddsub_n0337_2
    SLICE_X5Y14.D        Tilo                  0.259   button_checker/N188
                                                       button_checker/M_state_q_FSM_FFd1-In1120_SW3
    SLICE_X4Y14.A2       net (fanout=1)        0.717   button_checker/N188
    SLICE_X4Y14.A        Tilo                  0.254   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B2       net (fanout=1)        1.581   button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B        Tilo                  0.235   button_checker/N183
                                                       button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C2       net (fanout=1)        1.152   button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.B4       net (fanout=2)        0.359   button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd2-In3
                                                       button_checker/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.406ns (2.305ns logic, 6.101ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  11.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_30 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.383ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.320 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_30 to button_checker/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   M_matrix_store_q[31]
                                                       M_matrix_store_q_30
    SLICE_X16Y12.B1      net (fanout=11)       2.586   M_matrix_store_q[30]
    SLICE_X16Y12.B       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh112811
    SLICE_X16Y12.A3      net (fanout=1)        0.484   button_checker/Sh11281
    SLICE_X16Y12.A       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh11283
    SLICE_X15Y14.C1      net (fanout=4)        0.951   button_checker/Sh1128
    SLICE_X15Y14.C       Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW2
    SLICE_X15Y13.C5      net (fanout=1)        0.385   button_checker/N136
    SLICE_X15Y13.C       Tilo                  0.259   button_checker/N135
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X15Y17.C5      net (fanout=1)        0.630   button_checker/N88
    SLICE_X15Y17.C       Tilo                  0.259   button_checker/M_mr_q[1]
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y27.D6       net (fanout=7)        1.259   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In4
                                                       button_checker/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.383ns (2.088ns logic, 6.295ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  11.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_ac_q_2 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.398ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.625 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_ac_q_2 to button_checker/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.CQ      Tcko                  0.430   button_checker/M_ac_q[2]
                                                       button_checker/M_ac_q_2
    SLICE_X7Y16.C3       net (fanout=40)       1.613   button_checker/M_ac_q[2]
    SLICE_X7Y16.C        Tilo                  0.259   button_checker/N81
                                                       button_checker/Madd_M_ar_q[2]_GND_7_o_add_1_OUT_xor<5>1
    SLICE_X8Y23.D4       net (fanout=7)        1.080   button_checker/M_ar_q[2]_GND_7_o_add_1_OUT<5>1
    SLICE_X8Y23.CMUX     Topdc                 0.456   Mmux_M_matrix_store_d17
                                                       button_checker/M_state_q_FSM_FFd1-In111_F
                                                       button_checker/M_state_q_FSM_FFd1-In111
    SLICE_X8Y27.A2       net (fanout=1)        1.516   button_checker/M_state_q_FSM_FFd1-In111
    SLICE_X8Y27.A        Tilo                  0.254   button_checker/M_state_q_FSM_FFd1-In1110
                                                       button_checker/M_state_q_FSM_FFd1-In1111
    SLICE_X8Y27.CX       net (fanout=2)        0.685   button_checker/M_state_q_FSM_FFd1-In1111
    SLICE_X8Y27.CMUX     Tcxc                  0.182   button_checker/M_state_q_FSM_FFd1-In1110
                                                       button_checker/M_state_q_FSM_FFd1-In1123_SW3
    SLICE_X9Y27.B6       net (fanout=1)        1.550   button_checker/N220
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd2-In3
                                                       button_checker/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.398ns (1.954ns logic, 6.444ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  11.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_ac_q_1 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.393ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.625 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_ac_q_1 to button_checker/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.BQ      Tcko                  0.430   button_checker/M_ac_q[2]
                                                       button_checker/M_ac_q_1
    SLICE_X7Y16.C6       net (fanout=62)       1.565   button_checker/M_ac_q[1]
    SLICE_X7Y16.C        Tilo                  0.259   button_checker/N81
                                                       button_checker/Madd_M_ar_q[2]_GND_7_o_add_1_OUT_xor<5>1
    SLICE_X8Y23.C3       net (fanout=7)        1.149   button_checker/M_ar_q[2]_GND_7_o_add_1_OUT<5>1
    SLICE_X8Y23.CMUX     Tilo                  0.430   Mmux_M_matrix_store_d17
                                                       button_checker/M_state_q_FSM_FFd1-In111_G
                                                       button_checker/M_state_q_FSM_FFd1-In111
    SLICE_X8Y27.A2       net (fanout=1)        1.516   button_checker/M_state_q_FSM_FFd1-In111
    SLICE_X8Y27.A        Tilo                  0.254   button_checker/M_state_q_FSM_FFd1-In1110
                                                       button_checker/M_state_q_FSM_FFd1-In1111
    SLICE_X8Y27.CX       net (fanout=2)        0.685   button_checker/M_state_q_FSM_FFd1-In1111
    SLICE_X8Y27.CMUX     Tcxc                  0.182   button_checker/M_state_q_FSM_FFd1-In1110
                                                       button_checker/M_state_q_FSM_FFd1-In1123_SW3
    SLICE_X9Y27.B6       net (fanout=1)        1.550   button_checker/N220
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd2-In3
                                                       button_checker/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.393ns (1.928ns logic, 6.465ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  11.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_7 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.376ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_7 to button_checker/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CQ       Tcko                  0.525   M_matrix_store_q[7]
                                                       M_matrix_store_q_7
    SLICE_X17Y13.A2      net (fanout=10)       2.324   M_matrix_store_q[7]
    SLICE_X17Y13.A       Tilo                  0.259   button_checker/N132
                                                       button_checker/Sh110411
    SLICE_X17Y13.B6      net (fanout=1)        0.143   button_checker/Sh11041
    SLICE_X17Y13.B       Tilo                  0.259   button_checker/N132
                                                       button_checker/Sh11043
    SLICE_X16Y12.D1      net (fanout=4)        1.208   button_checker/Sh1104
    SLICE_X16Y12.D       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh12421
    SLICE_X16Y12.C4      net (fanout=1)        0.456   button_checker/Sh12421
    SLICE_X16Y12.C       Tilo                  0.255   button_checker/Sh12421
                                                       button_checker/Sh12424
    SLICE_X9Y27.D2       net (fanout=4)        2.320   button_checker/Sh1242
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In4
                                                       button_checker/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.376ns (1.925ns logic, 6.451ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  11.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_27 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.354ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_27 to button_checker/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.CQ       Tcko                  0.430   M_matrix_store_q[27]
                                                       M_matrix_store_q_27
    SLICE_X15Y13.B1      net (fanout=11)       2.163   M_matrix_store_q[27]
    SLICE_X15Y13.B       Tilo                  0.259   button_checker/N135
                                                       button_checker/Sh112411
    SLICE_X15Y13.A4      net (fanout=1)        0.503   button_checker/Sh11241
    SLICE_X15Y13.A       Tilo                  0.259   button_checker/N135
                                                       button_checker/Sh11243
    SLICE_X17Y12.B1      net (fanout=4)        0.958   button_checker/Sh1124
    SLICE_X17Y12.B       Tilo                  0.259   button_checker/N131
                                                       button_checker/Sh12422
    SLICE_X16Y12.C6      net (fanout=1)        0.327   button_checker/Sh12422
    SLICE_X16Y12.C       Tilo                  0.255   button_checker/Sh12421
                                                       button_checker/Sh12424
    SLICE_X15Y22.B6      net (fanout=4)        1.093   button_checker/Sh1242
    SLICE_X15Y22.B       Tilo                  0.259   button_checker/Madd_n0267_Madd_cy[3]
                                                       button_checker/M_state_q_FSM_FFd2-In2
    SLICE_X9Y27.B5       net (fanout=1)        1.216   button_checker/M_state_q_FSM_FFd2-In2
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd2-In3
                                                       button_checker/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.354ns (2.094ns logic, 6.260ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  11.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_ac_q_1 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.350ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.625 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_ac_q_1 to button_checker/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.BQ      Tcko                  0.430   button_checker/M_ac_q[2]
                                                       button_checker/M_ac_q_1
    SLICE_X7Y16.C6       net (fanout=62)       1.565   button_checker/M_ac_q[1]
    SLICE_X7Y16.C        Tilo                  0.259   button_checker/N81
                                                       button_checker/Madd_M_ar_q[2]_GND_7_o_add_1_OUT_xor<5>1
    SLICE_X8Y23.D4       net (fanout=7)        1.080   button_checker/M_ar_q[2]_GND_7_o_add_1_OUT<5>1
    SLICE_X8Y23.CMUX     Topdc                 0.456   Mmux_M_matrix_store_d17
                                                       button_checker/M_state_q_FSM_FFd1-In111_F
                                                       button_checker/M_state_q_FSM_FFd1-In111
    SLICE_X8Y27.A2       net (fanout=1)        1.516   button_checker/M_state_q_FSM_FFd1-In111
    SLICE_X8Y27.A        Tilo                  0.254   button_checker/M_state_q_FSM_FFd1-In1110
                                                       button_checker/M_state_q_FSM_FFd1-In1111
    SLICE_X8Y27.CX       net (fanout=2)        0.685   button_checker/M_state_q_FSM_FFd1-In1111
    SLICE_X8Y27.CMUX     Tcxc                  0.182   button_checker/M_state_q_FSM_FFd1-In1110
                                                       button_checker/M_state_q_FSM_FFd1-In1123_SW3
    SLICE_X9Y27.B6       net (fanout=1)        1.550   button_checker/N220
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd2-In3
                                                       button_checker/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.350ns (1.954ns logic, 6.396ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  11.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_br_q_1 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.271ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_br_q_1 to button_checker/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.CQ       Tcko                  0.476   button_checker/M_br_q[0]
                                                       button_checker/M_br_q_1
    SLICE_X6Y25.A4       net (fanout=7)        0.303   button_checker/M_br_q[1]
    SLICE_X6Y25.AMUX     Topaa                 0.449   button_checker/M_br_q[0]
                                                       button_checker/Maddsub_n0337_Madd1_lut<2>
                                                       button_checker/Maddsub_n0337_Madd1_cy<4>
    SLICE_X4Y14.C3       net (fanout=42)       1.819   button_checker/Maddsub_n0337_2
    SLICE_X4Y14.C        Tilo                  0.255   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120_SW0
    SLICE_X4Y14.A1       net (fanout=1)        0.566   button_checker/N185
    SLICE_X4Y14.A        Tilo                  0.254   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B2       net (fanout=1)        1.581   button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B        Tilo                  0.235   button_checker/N183
                                                       button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C2       net (fanout=1)        1.152   button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.A2       net (fanout=2)        0.549   button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In
                                                       button_checker/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.271ns (2.301ns logic, 5.970ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  11.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_ac_q_2 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.281ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.625 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_ac_q_2 to button_checker/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.CQ      Tcko                  0.430   button_checker/M_ac_q[2]
                                                       button_checker/M_ac_q_2
    SLICE_X8Y28.D2       net (fanout=40)       2.276   button_checker/M_ac_q[2]
    SLICE_X8Y28.DMUX     Tilo                  0.326   button_checker/M_br_q[2]_GND_7_o_add_4_OUT<2>1
                                                       button_checker/M_ac_q[2]_M_bc_q[2]_equal_29_o21
    SLICE_X9Y28.A2       net (fanout=5)        0.974   button_checker/M_ac_q[2]_M_bc_q[2]_equal_29_o3
    SLICE_X9Y28.A        Tilo                  0.259   M_button_sensing2_read
                                                       button_checker/M_state_q_FSM_FFd3-In3
    SLICE_X17Y21.C1      net (fanout=2)        1.980   button_checker/M_state_q_FSM_FFd3-In3
    SLICE_X17Y21.C       Tilo                  0.259   button_checker/M_ar_q[2]_GND_7_o_add_47_OUT<2>1
                                                       button_checker/M_state_q_FSM_FFd3-In218_SW0
    SLICE_X9Y27.D1       net (fanout=1)        1.404   button_checker/N122
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In4
                                                       button_checker/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.281ns (1.647ns logic, 6.634ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  11.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_30 (FF)
  Destination:          button_checker/M_mr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.230ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.601 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_30 to button_checker/M_mr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   M_matrix_store_q[31]
                                                       M_matrix_store_q_30
    SLICE_X16Y12.B1      net (fanout=11)       2.586   M_matrix_store_q[30]
    SLICE_X16Y12.B       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh112811
    SLICE_X16Y12.A3      net (fanout=1)        0.484   button_checker/Sh11281
    SLICE_X16Y12.A       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh11283
    SLICE_X15Y14.C1      net (fanout=4)        0.951   button_checker/Sh1128
    SLICE_X15Y14.C       Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW2
    SLICE_X15Y13.C5      net (fanout=1)        0.385   button_checker/N136
    SLICE_X15Y13.C       Tilo                  0.259   button_checker/N135
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X15Y17.C5      net (fanout=1)        0.630   button_checker/N88
    SLICE_X15Y17.C       Tilo                  0.259   button_checker/M_mr_q[1]
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X15Y17.D5      net (fanout=7)        0.257   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X15Y17.D       Tilo                  0.259   button_checker/M_mr_q[1]
                                                       button_checker/_n0421_inv1_cepot
    SLICE_X15Y17.CE      net (fanout=1)        0.598   button_checker/_n0421_inv1_cepot
    SLICE_X15Y17.CLK     Tceck                 0.365   button_checker/M_mr_q[1]
                                                       button_checker/M_mr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.230ns (2.339ns logic, 5.891ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  11.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_br_q_0_1 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.233ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_br_q_0_1 to button_checker/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.476   button_checker/M_br_q[0]
                                                       button_checker/M_br_q_0_1
    SLICE_X6Y25.A5       net (fanout=1)        0.822   button_checker/M_br_q_0_1
    SLICE_X6Y25.AMUX     Topaa                 0.449   button_checker/M_br_q[0]
                                                       button_checker/Maddsub_n0337_Madd1_lut<2>
                                                       button_checker/Maddsub_n0337_Madd1_cy<4>
    SLICE_X4Y14.D6       net (fanout=42)       1.379   button_checker/Maddsub_n0337_2
    SLICE_X4Y14.D        Tilo                  0.254   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120_SW2
    SLICE_X4Y14.A4       net (fanout=1)        0.640   button_checker/N187
    SLICE_X4Y14.A        Tilo                  0.254   button_checker/N187
                                                       button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B2       net (fanout=1)        1.581   button_checker/M_state_q_FSM_FFd1-In1120
    SLICE_X2Y26.B        Tilo                  0.235   button_checker/N183
                                                       button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C2       net (fanout=1)        1.152   button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.B4       net (fanout=2)        0.359   button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd2-In3
                                                       button_checker/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.233ns (2.300ns logic, 5.933ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  11.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_br_q_0_1 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.228ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_br_q_0_1 to button_checker/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.476   button_checker/M_br_q[0]
                                                       button_checker/M_br_q_0_1
    SLICE_X6Y25.A5       net (fanout=1)        0.822   button_checker/M_br_q_0_1
    SLICE_X6Y25.AMUX     Topaa                 0.449   button_checker/M_br_q[0]
                                                       button_checker/Maddsub_n0337_Madd1_lut<2>
                                                       button_checker/Maddsub_n0337_Madd1_cy<4>
    SLICE_X0Y26.D2       net (fanout=42)       1.793   button_checker/Maddsub_n0337_2
    SLICE_X0Y26.D        Tilo                  0.254   button_checker/N177
                                                       button_checker/M_state_q_FSM_FFd1-In1118_SW2
    SLICE_X0Y26.B1       net (fanout=1)        0.534   button_checker/N177
    SLICE_X0Y26.B        Tilo                  0.254   button_checker/N177
                                                       button_checker/M_state_q_FSM_FFd1-In1118
    SLICE_X2Y26.B1       net (fanout=1)        1.078   button_checker/M_state_q_FSM_FFd1-In1118
    SLICE_X2Y26.B        Tilo                  0.235   button_checker/N183
                                                       button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C2       net (fanout=1)        1.152   button_checker/M_state_q_FSM_FFd1-In1121
    SLICE_X9Y27.C        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.A2       net (fanout=2)        0.549   button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd1-In
                                                       button_checker/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.228ns (2.300ns logic, 5.928ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  11.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_30 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.193ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.320 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_30 to button_checker/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   M_matrix_store_q[31]
                                                       M_matrix_store_q_30
    SLICE_X16Y12.B1      net (fanout=11)       2.586   M_matrix_store_q[30]
    SLICE_X16Y12.B       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh112811
    SLICE_X16Y12.A3      net (fanout=1)        0.484   button_checker/Sh11281
    SLICE_X16Y12.A       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh11283
    SLICE_X16Y12.D4      net (fanout=4)        0.527   button_checker/Sh1128
    SLICE_X16Y12.D       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh12421
    SLICE_X16Y12.C4      net (fanout=1)        0.456   button_checker/Sh12421
    SLICE_X16Y12.C       Tilo                  0.255   button_checker/Sh12421
                                                       button_checker/Sh12424
    SLICE_X9Y27.D2       net (fanout=4)        2.320   button_checker/Sh1242
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In4
                                                       button_checker/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.193ns (1.820ns logic, 6.373ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  11.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_19 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.171ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.320 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_19 to button_checker/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.CQ       Tcko                  0.430   M_matrix_store_q[19]
                                                       M_matrix_store_q_19
    SLICE_X8Y18.C2       net (fanout=11)       2.920   M_matrix_store_q[19]
    SLICE_X8Y18.CMUX     Tilo                  0.430   button_checker/M_state_q_FSM_FFd1-In115
                                                       button_checker/M_state_q_FSM_FFd1-In114_SW1_G
                                                       button_checker/M_state_q_FSM_FFd1-In114_SW1
    SLICE_X8Y18.B6       net (fanout=1)        0.167   button_checker/N218
    SLICE_X8Y18.B        Tilo                  0.254   button_checker/M_state_q_FSM_FFd1-In115
                                                       button_checker/M_state_q_FSM_FFd1-In115
    SLICE_X8Y27.A5       net (fanout=1)        0.926   button_checker/M_state_q_FSM_FFd1-In115
    SLICE_X8Y27.A        Tilo                  0.254   button_checker/M_state_q_FSM_FFd1-In1110
                                                       button_checker/M_state_q_FSM_FFd1-In1111
    SLICE_X8Y27.CX       net (fanout=2)        0.685   button_checker/M_state_q_FSM_FFd1-In1111
    SLICE_X8Y27.CMUX     Tcxc                  0.182   button_checker/M_state_q_FSM_FFd1-In1110
                                                       button_checker/M_state_q_FSM_FFd1-In1123_SW3
    SLICE_X9Y27.B6       net (fanout=1)        1.550   button_checker/N220
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd2-In3
                                                       button_checker/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.171ns (1.923ns logic, 6.248ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  11.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_30 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.175ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.320 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_30 to button_checker/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   M_matrix_store_q[31]
                                                       M_matrix_store_q_30
    SLICE_X16Y12.B1      net (fanout=11)       2.586   M_matrix_store_q[30]
    SLICE_X16Y12.B       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh112811
    SLICE_X16Y12.A3      net (fanout=1)        0.484   button_checker/Sh11281
    SLICE_X16Y12.A       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh11283
    SLICE_X14Y13.D5      net (fanout=4)        0.632   button_checker/Sh1128
    SLICE_X14Y13.D       Tilo                  0.235   button_checker/N137
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X15Y13.C1      net (fanout=1)        0.520   button_checker/N137
    SLICE_X15Y13.C       Tilo                  0.259   button_checker/N135
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X15Y17.C5      net (fanout=1)        0.630   button_checker/N88
    SLICE_X15Y17.C       Tilo                  0.259   button_checker/M_mr_q[1]
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y27.D6       net (fanout=7)        1.259   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In4
                                                       button_checker/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.175ns (2.064ns logic, 6.111ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  11.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_6 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.157ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_6 to button_checker/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   M_matrix_store_q[7]
                                                       M_matrix_store_q_6
    SLICE_X17Y13.A1      net (fanout=11)       1.857   M_matrix_store_q[6]
    SLICE_X17Y13.A       Tilo                  0.259   button_checker/N132
                                                       button_checker/Sh110411
    SLICE_X17Y13.B6      net (fanout=1)        0.143   button_checker/Sh11041
    SLICE_X17Y13.B       Tilo                  0.259   button_checker/N132
                                                       button_checker/Sh11043
    SLICE_X16Y12.D1      net (fanout=4)        1.208   button_checker/Sh1104
    SLICE_X16Y12.D       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh12421
    SLICE_X16Y12.C4      net (fanout=1)        0.456   button_checker/Sh12421
    SLICE_X16Y12.C       Tilo                  0.255   button_checker/Sh12421
                                                       button_checker/Sh12424
    SLICE_X15Y22.B6      net (fanout=4)        1.093   button_checker/Sh1242
    SLICE_X15Y22.B       Tilo                  0.259   button_checker/Madd_n0267_Madd_cy[3]
                                                       button_checker/M_state_q_FSM_FFd2-In2
    SLICE_X9Y27.B5       net (fanout=1)        1.216   button_checker/M_state_q_FSM_FFd2-In2
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd2-In3
                                                       button_checker/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.157ns (2.184ns logic, 5.973ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  11.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_ar_q_2 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.149ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_ar_q_2 to button_checker/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.CQ      Tcko                  0.430   button_checker/M_ar_q[2]
                                                       button_checker/M_ar_q_2
    SLICE_X7Y16.C1       net (fanout=29)       1.321   button_checker/M_ar_q[2]
    SLICE_X7Y16.C        Tilo                  0.259   button_checker/N81
                                                       button_checker/Madd_M_ar_q[2]_GND_7_o_add_1_OUT_xor<5>1
    SLICE_X8Y23.C3       net (fanout=7)        1.149   button_checker/M_ar_q[2]_GND_7_o_add_1_OUT<5>1
    SLICE_X8Y23.CMUX     Tilo                  0.430   Mmux_M_matrix_store_d17
                                                       button_checker/M_state_q_FSM_FFd1-In111_G
                                                       button_checker/M_state_q_FSM_FFd1-In111
    SLICE_X8Y27.A2       net (fanout=1)        1.516   button_checker/M_state_q_FSM_FFd1-In111
    SLICE_X8Y27.A        Tilo                  0.254   button_checker/M_state_q_FSM_FFd1-In1110
                                                       button_checker/M_state_q_FSM_FFd1-In1111
    SLICE_X8Y27.CX       net (fanout=2)        0.685   button_checker/M_state_q_FSM_FFd1-In1111
    SLICE_X8Y27.CMUX     Tcxc                  0.182   button_checker/M_state_q_FSM_FFd1-In1110
                                                       button_checker/M_state_q_FSM_FFd1-In1123_SW3
    SLICE_X9Y27.B6       net (fanout=1)        1.550   button_checker/N220
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd2-In3
                                                       button_checker/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.149ns (1.928ns logic, 6.221ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  11.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_30 (FF)
  Destination:          button_checker/Maddsub_n03561_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.094ns (Levels of Logic = 6)
  Clock Path Skew:      -0.049ns (0.596 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_30 to button_checker/Maddsub_n03561_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   M_matrix_store_q[31]
                                                       M_matrix_store_q_30
    SLICE_X16Y12.B1      net (fanout=11)       2.586   M_matrix_store_q[30]
    SLICE_X16Y12.B       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh112811
    SLICE_X16Y12.A3      net (fanout=1)        0.484   button_checker/Sh11281
    SLICE_X16Y12.A       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh11283
    SLICE_X15Y14.C1      net (fanout=4)        0.951   button_checker/Sh1128
    SLICE_X15Y14.C       Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW2
    SLICE_X15Y13.C5      net (fanout=1)        0.385   button_checker/N136
    SLICE_X15Y13.C       Tilo                  0.259   button_checker/N135
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X15Y17.C5      net (fanout=1)        0.630   button_checker/N88
    SLICE_X15Y17.C       Tilo                  0.259   button_checker/M_mr_q[1]
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X15Y20.D1      net (fanout=7)        0.970   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X15Y20.CLK     Tas                   0.373   button_checker/Maddsub_n03561_3
                                                       button_checker/Maddsub_n03561_3_rstpot
                                                       button_checker/Maddsub_n03561_3
    -------------------------------------------------  ---------------------------
    Total                                      8.094ns (2.088ns logic, 6.006ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  11.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_7 (FF)
  Destination:          button_checker/M_mr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.095ns (Levels of Logic = 6)
  Clock Path Skew:      -0.043ns (0.601 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_7 to button_checker/M_mr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CQ       Tcko                  0.525   M_matrix_store_q[7]
                                                       M_matrix_store_q_7
    SLICE_X17Y13.A2      net (fanout=10)       2.324   M_matrix_store_q[7]
    SLICE_X17Y13.A       Tilo                  0.259   button_checker/N132
                                                       button_checker/Sh110411
    SLICE_X17Y13.B6      net (fanout=1)        0.143   button_checker/Sh11041
    SLICE_X17Y13.B       Tilo                  0.259   button_checker/N132
                                                       button_checker/Sh11043
    SLICE_X16Y12.D1      net (fanout=4)        1.208   button_checker/Sh1104
    SLICE_X16Y12.D       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh12421
    SLICE_X16Y12.C4      net (fanout=1)        0.456   button_checker/Sh12421
    SLICE_X16Y12.C       Tilo                  0.255   button_checker/Sh12421
                                                       button_checker/Sh12424
    SLICE_X15Y20.C6      net (fanout=4)        0.855   button_checker/Sh1242
    SLICE_X15Y20.C       Tilo                  0.259   button_checker/Maddsub_n03561_3
                                                       button_checker/_n0421_inv1_cepot_SW1
    SLICE_X14Y17.A1      net (fanout=5)        0.949   button_checker/N229
    SLICE_X14Y17.CLK     Tas                   0.349   button_checker/M_mr_q[0]
                                                       button_checker/M_mr_q_0_rstpot
                                                       button_checker/M_mr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.095ns (2.160ns logic, 5.935ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  11.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_30 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.118ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.320 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_30 to button_checker/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   M_matrix_store_q[31]
                                                       M_matrix_store_q_30
    SLICE_X16Y12.B1      net (fanout=11)       2.586   M_matrix_store_q[30]
    SLICE_X16Y12.B       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh112811
    SLICE_X16Y12.A3      net (fanout=1)        0.484   button_checker/Sh11281
    SLICE_X16Y12.A       Tilo                  0.254   button_checker/Sh12421
                                                       button_checker/Sh11283
    SLICE_X15Y13.D2      net (fanout=4)        0.928   button_checker/Sh1128
    SLICE_X15Y13.D       Tilo                  0.259   button_checker/N135
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW1
    SLICE_X15Y13.C6      net (fanout=1)        0.143   button_checker/N135
    SLICE_X15Y13.C       Tilo                  0.259   button_checker/N135
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X15Y17.C5      net (fanout=1)        0.630   button_checker/N88
    SLICE_X15Y17.C       Tilo                  0.259   button_checker/M_mr_q[1]
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y27.D6       net (fanout=7)        1.259   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In4
                                                       button_checker/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.118ns (2.088ns logic, 6.030ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  11.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_ar_q_2 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.106ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_ar_q_2 to button_checker/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.CQ      Tcko                  0.430   button_checker/M_ar_q[2]
                                                       button_checker/M_ar_q_2
    SLICE_X7Y16.C1       net (fanout=29)       1.321   button_checker/M_ar_q[2]
    SLICE_X7Y16.C        Tilo                  0.259   button_checker/N81
                                                       button_checker/Madd_M_ar_q[2]_GND_7_o_add_1_OUT_xor<5>1
    SLICE_X8Y23.D4       net (fanout=7)        1.080   button_checker/M_ar_q[2]_GND_7_o_add_1_OUT<5>1
    SLICE_X8Y23.CMUX     Topdc                 0.456   Mmux_M_matrix_store_d17
                                                       button_checker/M_state_q_FSM_FFd1-In111_F
                                                       button_checker/M_state_q_FSM_FFd1-In111
    SLICE_X8Y27.A2       net (fanout=1)        1.516   button_checker/M_state_q_FSM_FFd1-In111
    SLICE_X8Y27.A        Tilo                  0.254   button_checker/M_state_q_FSM_FFd1-In1110
                                                       button_checker/M_state_q_FSM_FFd1-In1111
    SLICE_X8Y27.CX       net (fanout=2)        0.685   button_checker/M_state_q_FSM_FFd1-In1111
    SLICE_X8Y27.CMUX     Tcxc                  0.182   button_checker/M_state_q_FSM_FFd1-In1110
                                                       button_checker/M_state_q_FSM_FFd1-In1123_SW3
    SLICE_X9Y27.B6       net (fanout=1)        1.550   button_checker/N220
    SLICE_X9Y27.CLK      Tas                   0.373   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd2-In3
                                                       button_checker/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.106ns (1.954ns logic, 6.152ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_button_checker_invalidout/CLK0
  Logical resource: button_checker/M_invalid_q_0/CK0
  Location pin: OLOGIC_X6Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_sync_out/CLK
  Logical resource: shifter/button_conditionerright/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_sync_out/CLK
  Logical resource: shifter/button_conditionerleft/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[3]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_0/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[3]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_1/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[3]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_2/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[3]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_3/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[7]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_4/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[7]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_5/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[7]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_6/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[7]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_7/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[11]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_8/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[11]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_9/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[11]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_10/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[11]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_11/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[15]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_12/CK
  Location pin: SLICE_X16Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[15]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_13/CK
  Location pin: SLICE_X16Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[15]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_14/CK
  Location pin: SLICE_X16Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[15]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_15/CK
  Location pin: SLICE_X16Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[19]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_16/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[19]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_17/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[19]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_18/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shifter/button_conditionerleft/M_ctr_q[19]/CLK
  Logical resource: shifter/button_conditionerleft/M_ctr_q_19/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: multi_seven_seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: multi_seven_seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: multi_seven_seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: multi_seven_seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: multi_seven_seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X20Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: multi_seven_seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X20Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.844|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18336 paths, 0 nets, and 3240 connections

Design statistics:
   Minimum period:   8.844ns{1}   (Maximum frequency: 113.071MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec  6 13:22:59 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 398 MB



