{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658803758141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658803758141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 25 23:49:17 2022 " "Processing started: Mon Jul 25 23:49:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658803758141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658803758141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BIP_CORE -c BIP_CORE " "Command: quartus_map --read_settings_files=on --write_settings_files=off BIP_CORE -c BIP_CORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658803758142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658803759131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658803759132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_dados/registrador_instrucao/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_dados/registrador_instrucao/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_REGISTER-behavior " "Found design unit 1: INSTRUCTION_REGISTER-behavior" {  } { { "Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780716 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_REGISTER " "Found entity 1: INSTRUCTION_REGISTER" {  } { { "Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658803780716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_dados/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_dados/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavior " "Found design unit 1: ALU-behavior" {  } { { "Caminho_Dados/ALU/ALU.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/ALU/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780721 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Caminho_Dados/ALU/ALU.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658803780721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_dados/acumulador/acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_dados/acumulador/acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-behavior " "Found design unit 1: ACC-behavior" {  } { { "Caminho_Dados/acumulador/ACC.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/acumulador/ACC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780725 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "Caminho_Dados/acumulador/ACC.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/acumulador/ACC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658803780725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_controle/logica_controle/logica_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_controle/logica_controle/logica_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOGICA_CONTROLE-behavior " "Found design unit 1: LOGICA_CONTROLE-behavior" {  } { { "Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780731 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOGICA_CONTROLE " "Found entity 1: LOGICA_CONTROLE" {  } { { "Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658803780731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_controle/address_counter/address_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_controle/address_counter/address_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDRESS_COUNTER-behavior " "Found design unit 1: ADDRESS_COUNTER-behavior" {  } { { "Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780736 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDRESS_COUNTER " "Found entity 1: ADDRESS_COUNTER" {  } { { "Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658803780736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_dados/caminho_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_dados/caminho_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_DADOS-behavior " "Found design unit 1: CAMINHO_DADOS-behavior" {  } { { "Caminho_Dados/CAMINHO_DADOS.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780741 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_DADOS " "Found entity 1: CAMINHO_DADOS" {  } { { "Caminho_Dados/CAMINHO_DADOS.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658803780741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_controle/caminho_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_controle/caminho_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_CONTROLE-behavior " "Found design unit 1: CAMINHO_CONTROLE-behavior" {  } { { "Caminho_Controle/CAMINHO_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780747 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_CONTROLE " "Found entity 1: CAMINHO_CONTROLE" {  } { { "Caminho_Controle/CAMINHO_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658803780747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIP_CORE-behavior " "Found design unit 1: BIP_CORE-behavior" {  } { { "BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780753 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIP_CORE " "Found entity 1: BIP_CORE" {  } { { "BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658803780753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658803780753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BIP_CORE " "Elaborating entity \"BIP_CORE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658803780854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_en_ram BIP_CORE.vhd(28) " "Verilog HDL or VHDL warning at BIP_CORE.vhd(28): object \"w_en_ram\" assigned a value but never read" {  } { { "BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658803780860 "|BIP_CORE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_wr_ram BIP_CORE.vhd(29) " "Verilog HDL or VHDL warning at BIP_CORE.vhd(29): object \"w_wr_ram\" assigned a value but never read" {  } { { "BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658803780861 "|BIP_CORE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_en_rom BIP_CORE.vhd(30) " "Verilog HDL or VHDL warning at BIP_CORE.vhd(30): object \"w_en_rom\" assigned a value but never read" {  } { { "BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658803780861 "|BIP_CORE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMINHO_CONTROLE CAMINHO_CONTROLE:cam_controle " "Elaborating entity \"CAMINHO_CONTROLE\" for hierarchy \"CAMINHO_CONTROLE:cam_controle\"" {  } { { "BIP_CORE.vhd" "cam_controle" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658803780864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRESS_COUNTER CAMINHO_CONTROLE:cam_controle\|ADDRESS_COUNTER:add_counter " "Elaborating entity \"ADDRESS_COUNTER\" for hierarchy \"CAMINHO_CONTROLE:cam_controle\|ADDRESS_COUNTER:add_counter\"" {  } { { "Caminho_Controle/CAMINHO_CONTROLE.vhd" "add_counter" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658803780869 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_rst ADDRESS_COUNTER.vhd(24) " "VHDL Process Statement warning at ADDRESS_COUNTER.vhd(24): signal \"i_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658803780874 "|BIP_CORE|CAMINHO_CONTROLE:cam_controle|ADDRESS_COUNTER:add_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_en_pc ADDRESS_COUNTER.vhd(26) " "VHDL Process Statement warning at ADDRESS_COUNTER.vhd(26): signal \"i_en_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658803780874 "|BIP_CORE|CAMINHO_CONTROLE:cam_controle|ADDRESS_COUNTER:add_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGICA_CONTROLE CAMINHO_CONTROLE:cam_controle\|LOGICA_CONTROLE:log_controle " "Elaborating entity \"LOGICA_CONTROLE\" for hierarchy \"CAMINHO_CONTROLE:cam_controle\|LOGICA_CONTROLE:log_controle\"" {  } { { "Caminho_Controle/CAMINHO_CONTROLE.vhd" "log_controle" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658803780897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMINHO_DADOS CAMINHO_DADOS:cam_dados " "Elaborating entity \"CAMINHO_DADOS\" for hierarchy \"CAMINHO_DADOS:cam_dados\"" {  } { { "BIP_CORE.vhd" "cam_dados" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658803780915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CAMINHO_DADOS:cam_dados\|ALU:uni_logica_arit " "Elaborating entity \"ALU\" for hierarchy \"CAMINHO_DADOS:cam_dados\|ALU:uni_logica_arit\"" {  } { { "Caminho_Dados/CAMINHO_DADOS.vhd" "uni_logica_arit" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658803780921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC CAMINHO_DADOS:cam_dados\|ACC:acumulador " "Elaborating entity \"ACC\" for hierarchy \"CAMINHO_DADOS:cam_dados\|ACC:acumulador\"" {  } { { "Caminho_Dados/CAMINHO_DADOS.vhd" "acumulador" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658803780941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_REGISTER CAMINHO_DADOS:cam_dados\|INSTRUCTION_REGISTER:registrador_instrucao " "Elaborating entity \"INSTRUCTION_REGISTER\" for hierarchy \"CAMINHO_DADOS:cam_dados\|INSTRUCTION_REGISTER:registrador_instrucao\"" {  } { { "Caminho_Dados/CAMINHO_DADOS.vhd" "registrador_instrucao" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658803780963 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658803782195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658803783155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658803783155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658803783316 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658803783316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658803783316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658803783316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658803783354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 25 23:49:43 2022 " "Processing ended: Mon Jul 25 23:49:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658803783354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658803783354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658803783354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658803783354 ""}
