/*
 * Copyright (C) 2022 Xilinx, Inc.
 * Copyright (C) 2023 â€“ 2024 Advanced Micro Devices, Inc.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#include "SimCfg.hpp"
#include "inst/InstTable.hpp"
#include "util/Util.hpp"

SimCfg::SimCfg(const std::string& config_fname) {
  // arch
  hp_width_ = 16;
  run_mode_ = "debug";
  isa_version_ = "v1.4.0";
  bank_init_ = false;
  bank_init_type_ = 8;
  bank_init_file_ = "./config/bank_init.txt";
  debug_ = true;
  debug_path_ = ".log";
  batch_index_ = 0;
  debug_layer_ = false;
  debug_layer_name_list_ = {};
  layer_dump_format_ = 0;
  ddr_dump_net_ = false;
  ddr_dump_layer_ = true;
  ddr_dump_init_ = true;
  ddr_dump_end_ = true;
  ddr_dump_end_fast_ = 0x00;
  ddr_dump_split_ = true;
  ddr_dump_format_ = 0;
  dump_inst_ = false;
  debug_inst_ = {false, false, false, false, false, false, false, false, false};
  gen_aie_data_ = false;
  gen_aie_data_format_ = 2;
  xvdpu_conv_remain_ = 0;
  xvdpu_conv_num_ = 0;
  co_sim_on_ = false;
  memory_doubleWrite_check_ = false;
  save_parallel_ = 1;
  load_img_parallel_ = 1;
  load_wgt_parallel_ = 1;
  MT_IMG_CHN_LOAD_ = 0;
  MT_IMG_CHN_SAVE_ = 0;
  MT_WGT_CHN_LOAD_L1_ = 0;
  MT_WGT_CHN_LOAD_L2_ = 0;
  MT_IMG_CHN_CONV_IFM_H0_ = 0;
  MT_IMG_CHN_CONV_IFM_H1_ = 0;
  MT_IMG_CHN_CONV_OFM_H0_ = 0;
  MT_IMG_CHN_CONV_OFM_H1_ = 0;
  MT_WGT_CHN_CONV_ = 0;
  MT_IMG_CHN_ALU_IFM_ = 0;
  MT_IMG_CHN_ALU_OFM_ = 0;
  MT_WGT_CHN_ALU_ = 0;
  dump_ddr_all_ = false;
  tiling_engine_id = 0;

  UNI_LOG_INFO << "SimCfg initializing...";
  ifstream fd(config_fname);
  if (fd.fail()) {
    UNI_LOG_WARNING << "can't open file :" << config_fname;
  } else {
    // parse the configuration file
    std::unordered_map<std::string, std::string> cfg;
    while (!fd.eof()) {
      std::string line;
      std::getline(fd, line);
      line = Util::Trim(line);
      if (line.size() == 0 || line[0] == '#') continue;
      auto vec = Util::Split(line, ":");
      if (vec.size() == 1) continue;
      UNI_LOG_CHECK(vec.size() == 2, SIM_OUT_OF_RANGE)
          << "config line :" << line;
      if (vec[1][0] == '[') {
        std::string temp = vec[1].substr(1, vec[1].size() - 2);
        cfg[vec[0]] = temp;
      } else
        cfg[vec[0]] = vec[1];
    }

    // fill each field
    for (auto& item : cfg) {
      std::string key = item.first;
      if (key == "bank_init_file")
        bank_init_file_ = item.second;
      else if (key == "debug_path")
        debug_path_ = item.second;
      else if (key == "isa_version")
        isa_version_ = item.second;
      else if (key == "run_mode")
        run_mode_ = item.second;

      else if (key == "hp_width")
        hp_width_ = stoi(item.second);
      //      else if (key == "fmap_bank_group")
      // fmap_bank_group_ = stoi(item.second);
      else if (key == "bank_init_type")
        bank_init_type_ = stoi(item.second);
      else if (key == "layer_dump_format")
        layer_dump_format_ = stoi(item.second);
      else if (key == "ddr_dump_format")
        ddr_dump_format_ = stoi(item.second);
      else if (key == "batch_index")
        batch_index_ = stoi(item.second);

      else if (key == "bank_init")
        bank_init_ = Util::Str2Bool(item.second);
      else if (key == "debug")
        debug_ = Util::Str2Bool(item.second);
      else if (key == "debug_layer")
        debug_layer_ = Util::Str2Bool(item.second);
      else if (key == "debug_layer_name_list") {
        auto vec = Util::Split(item.second, ",");
        debug_layer_name_list_ = std::set<std::string>{vec.begin(), vec.end()};
      } else if (key == "ddr_dump_net")
        ddr_dump_net_ = Util::Str2Bool(item.second);
      else if (key == "ddr_dump_layer")
        ddr_dump_layer_ = Util::Str2Bool(item.second);
      else if (key == "ddr_dump_init")
        ddr_dump_init_ = Util::Str2Bool(item.second);
      else if (key == "ddr_dump_end")
        ddr_dump_end_ = Util::Str2Bool(item.second);
      else if (key == "ddr_dump_end_fast"){
        int fastval = Util::Str2Bool(item.second) ? 0x10 : 0x00;
        ddr_dump_end_fast_ = fastval;
      }
      else if (key == "ddr_dump_split")
        ddr_dump_split_ = Util::Str2Bool(item.second);
      else if (key == "dump_inst")
        dump_inst_ = Util::Str2Bool(item.second);

      else if (key == "debug_inst") {
        auto vec = Util::Split(item.second);
        std::transform(
            vec.begin(), vec.end(), debug_inst_.begin(),
            [](std::string& str) -> bool { return Util::Str2Bool(str); });
      } else if (key == "gen_aie_data") {
        gen_aie_data_ = Util::Str2Bool(item.second);
      } else if (key == "gen_aie_data_format") {
        int aie_format = stoi(item.second);
        UNI_LOG_CHECK(aie_format >= 1 && aie_format<=3, SIM_OUT_OF_RANGE)
            <<"Now, aie data format only support: 1-txt, 2-hex, 3-both";
        gen_aie_data_format_ = stoi(item.second);
      }
      else if (key == "gen_aie_data"){
        gen_aie_data_ = Util::Str2Bool(item.second);
      } else if (key == "memory_doubleWrite_check") {
        memory_doubleWrite_check_ = Util::Str2Bool(item.second);
        memory_doubleWrite_check_ = memory_doubleWrite_check_ && debug_;
      } else if (key == "co_sim_on")
        co_sim_on_ = Util::Str2Bool(item.second);
      else if (key == "save_parallel")
        save_parallel_ = stoi(item.second);
      else if (key == "load_img_parallel")
        load_img_parallel_ = stoi(item.second);
      else if (key == "load_wgt_parallel")
        load_wgt_parallel_ = stoi(item.second);

      else if (key == "MT_IMG_CHN_LOAD")
        MT_IMG_CHN_LOAD_ = stoi(item.second);
      else if (key == "MT_IMG_CHN_SAVE")
        MT_IMG_CHN_SAVE_ = stoi(item.second);
      else if (key == "MT_WGT_CHN_LOAD_L1")
        MT_WGT_CHN_LOAD_L1_ = stoi(item.second);
      else if (key == "MT_WGT_CHN_LOAD_L2")
        MT_WGT_CHN_LOAD_L2_ = stoi(item.second);

      else if (key == "MT_IMG_CHN_CONV_IFM_H0")
        MT_IMG_CHN_CONV_IFM_H0_ = stoi(item.second);
      else if (key == "MT_IMG_CHN_CONV_IFM_H1")
        MT_IMG_CHN_CONV_IFM_H1_ = stoi(item.second);
      else if (key == "MT_IMG_CHN_CONV_OFM_H0")
        MT_IMG_CHN_CONV_OFM_H0_ = stoi(item.second);
      else if (key == "MT_IMG_CHN_CONV_OFM_H1")
        MT_IMG_CHN_CONV_OFM_H1_ = stoi(item.second);
      else if (key == "MT_WGT_CHN_CONV")
        MT_WGT_CHN_CONV_ = stoi(item.second);
      else if (key == "MT_IMG_CHN_ALU_IFM")
        MT_IMG_CHN_ALU_IFM_ = stoi(item.second);
      else if (key == "MT_IMG_CHN_ALU_OFM")
        MT_IMG_CHN_ALU_OFM_ = stoi(item.second);
      else if (key == "MT_WGT_CHN_ALU")
        MT_WGT_CHN_ALU_ = stoi(item.second);
      else if (key == "dump_ddr_all")
        dump_ddr_all_ = Util::Str2Bool(item.second);
    }
  }
}

int SimCfg::get_hp_width() const { return hp_width_; }
int SimCfg::get_fmap_bank_group() const { return fmap_bank_group_; }
std::string SimCfg::get_run_mode() const { return run_mode_; }
void SimCfg::set_run_mode(std::string run_mode) { run_mode_ = run_mode; }

int SimCfg::get_isa_version() const {
  int rlt = 0;
  if (isa_version_ == "DPUCZDX8G") {
    rlt = int(DPUVersion::DPUV2);
  } else if (isa_version_ == "DPUCAHX8H") {
    rlt = int(DPUVersion::DPUV3E);
  } else if (isa_version_ == "DPUCZDI4G") {
    rlt = int(DPUVersion::DPU4F);
  } else if (isa_version_ == "DPUCAHX8L") {
    rlt = int(DPUVersion::DPUV3ME);
  } else if (isa_version_ == "DPUCVDX8G") {
    rlt = int(DPUVersion::XVDPU);
  } else if (isa_version_ == "DPUCV2DX8G") {
    rlt = int(DPUVersion::XV2DPU);
  } else if (isa_version_ == "DPUCV3DX8G") {
    rlt = int(DPUVersion::XV3DPU);
  } else if (isa_version_ == "DPUCVDX8H") {
    rlt = int(DPUVersion::DPUV4E);
  } else {
    UNI_LOG_FATAL(SIM_OUT_OF_RANGE)
        << "Not supported isa version, default is DPUCAHX8H";
  }
  return rlt;
}

int SimCfg::get_inst_type_max() const {
  int rlt = 0;
  if (isa_version_ == "DPUCZDX8G") {
    rlt = TableInterface<DPUVersion::DPUV2>::inst_table::INST_TYPE_MAX;
  } else if (isa_version_ == "DPUCAHX8H") {
    rlt = TableInterface<DPUVersion::DPUV3E>::inst_table::INST_TYPE_MAX;
  } else if (isa_version_ == "DPUCZDI4G") {
    rlt = TableInterface<DPUVersion::DPU4F>::inst_table::INST_TYPE_MAX;
  } else if (isa_version_ == "DPUCAHX8L") {
    rlt = TableInterface<DPUVersion::DPUV3ME>::inst_table::INST_TYPE_MAX;
  } else if (isa_version_ == "DPUCVDX8G") {
    rlt = TableInterface<DPUVersion::XVDPU>::inst_table::INST_TYPE_MAX;
  } else if (isa_version_ == "DPUCV2DX8G") {
    rlt = TableInterface<DPUVersion::XV2DPU>::inst_table::INST_TYPE_MAX;
  } else if (isa_version_ == "DPUCV3DX8G") {
    rlt = TableInterface<DPUVersion::XV3DPU>::inst_table::INST_TYPE_MAX;
  } else if (isa_version_ == "DPUCVDX8H") {
    rlt = TableInterface<DPUVersion::DPUV4E>::inst_table::INST_TYPE_MAX;
  } else {
    UNI_LOG_FATAL(SIM_OUT_OF_RANGE) << "not supported isa version";
  }
  return rlt;
}

std::string SimCfg::get_inst_type_name(int idx) const {
  std::string rlt;
  if (isa_version_ == "DPUCZDX8G") {
    rlt = TableInterface<DPUVersion::DPUV2>::inst_table::InstName[idx];
  } else if (isa_version_ == "DPUCAHX8H") {
    rlt = TableInterface<DPUVersion::DPUV3E>::inst_table::InstName[idx];
  } else if (isa_version_ == "DPUCZDI4G") {
    rlt = TableInterface<DPUVersion::DPU4F>::inst_table::InstName[idx];
  } else if (isa_version_ == "DPUCAHX8L") {
    rlt = TableInterface<DPUVersion::DPUV3ME>::inst_table::InstName[idx];
  } else if (isa_version_ == "DPUCVDX8G") {
    rlt = TableInterface<DPUVersion::XVDPU>::inst_table::InstName[idx];
  } else if (isa_version_ == "DPUCV2DX8G") {
    rlt = TableInterface<DPUVersion::XV2DPU>::inst_table::InstName[idx];
  } else if (isa_version_ == "DPUCV3DX8G") {
    rlt = TableInterface<DPUVersion::XV3DPU>::inst_table::InstName[idx];
  } else if (isa_version_ == "DPUCVDX8H") {
    rlt = TableInterface<DPUVersion::DPUV4E>::inst_table::InstName[idx];
  } else {
    UNI_LOG_FATAL(SIM_OUT_OF_RANGE) << "not supported isa version";
  }
  return rlt;
}

void SimCfg::set_isa_version(const std::string isa) { isa_version_ = isa; }

void SimCfg::set_fmap_bank_group() {
  // init fmap_bank_group_
  fmap_bank_group_ = 0;
  auto bank_group_size = ArchCfg::Instance().get_param().bank_group_size();
  for (auto idx_bank_group = 0; idx_bank_group < bank_group_size;
       idx_bank_group++) {
    auto type =
        ArchCfg::Instance().get_param().bank_group(idx_bank_group).type();
    if (type != "Param") fmap_bank_group_++;
  }
}

void SimCfg::set_tiling_engine_id(int engine_id) { tiling_engine_id = engine_id; }
int  SimCfg::get_tiling_engine_id() const { return tiling_engine_id; }
void SimCfg::clear_ddr_addr_offset_map() 
{ 
  tiling_engine_id = 0;
  rid_eid_offset_value.clear();
  ddr_addr_offset_map_.clear();
  fake_rid_to_real_rid_map_.clear();
}
void SimCfg::set_ddr_addr_offset_map(std::string key_str, int32_t offset_value)
{
  ddr_addr_offset_map_[key_str] = offset_value;
}
std::unordered_map<std::string, int32_t> SimCfg::get_ddr_addr_offset_map() const
{
  return ddr_addr_offset_map_;
}

void SimCfg::set_fake_rid_to_real_rid_map(std::string key_str, int32_t real_rid)
{
  fake_rid_to_real_rid_map_[key_str] = real_rid;
}
std::unordered_map<std::string, int32_t> SimCfg::get_fake_rid_to_real_rid_map() const
{
  return fake_rid_to_real_rid_map_;
}

void SimCfg::set_reg_id_engine_id_offset_value(std::vector<uint32_t> input_reg_engine_info)
{
  const int col_length = 5;
  rid_eid_offset_value.resize(input_reg_engine_info.size() / col_length);
  for (size_t idx = 0; idx < input_reg_engine_info.size(); idx++) {
      auto col_idx = idx / col_length;
      rid_eid_offset_value[col_idx].emplace_back(input_reg_engine_info.at(idx));
  }
}
std::vector<std::vector<uint32_t>> SimCfg::get_rid_eid_offset() const { return rid_eid_offset_value; };



bool SimCfg::get_bank_init() const { return bank_init_; }
int SimCfg::get_bank_init_type() const { return bank_init_type_; }
std::string SimCfg::get_bank_init_file() const { return bank_init_file_; }

bool SimCfg::get_debug_enable() const { return debug_; }
void SimCfg::disable_debug() { debug_ = false; }
void SimCfg::enable_debug() { debug_ = true; }
int SimCfg::get_batch_index() const { return batch_index_; }
bool SimCfg::get_debug_layer() const { return debug_layer_; }
bool SimCfg::is_layer_name_in_list(const std::string& layer_name) const {
  return (1 == debug_layer_name_list_.count(layer_name));
}
std::string SimCfg::get_debug_path() const { return debug_path_; }
bool SimCfg::get_ddr_dump_net() const { return ddr_dump_net_; }
bool SimCfg::get_ddr_dump_layer() const { return ddr_dump_layer_; }
bool SimCfg::get_ddr_dump_init() const { return ddr_dump_init_; }
bool SimCfg::get_ddr_dump_end() const { return ddr_dump_end_; }
int SimCfg::get_ddr_dump_end_fast() const { return ddr_dump_end_fast_; }
void SimCfg::set_debug_layer(bool flag) { debug_layer_ = flag; }
void SimCfg::set_ddr_dump_end_fast(int val) { ddr_dump_end_fast_ = val; }
bool SimCfg::get_ddr_dump_split() const { return ddr_dump_split_; }
int SimCfg::get_layer_dump_format() const { return layer_dump_format_; }
int SimCfg::get_ddr_dump_format() const { return ddr_dump_format_; }
void SimCfg::set_batch_index(int idx) { batch_index_ = idx; }
void SimCfg::set_debug_path(const std::string path) { debug_path_ = path; }

bool SimCfg::get_dump_instr() const { return dump_inst_; }
bool SimCfg::get_debug_instr(int type) const {
  UNI_LOG_CHECK(type < SimCfg::DBG_INSTR_MAX, SIM_OUT_OF_RANGE)
      << "no inst type supported by debug: " << type;
  return debug_inst_[type];
}
bool SimCfg::get_gen_aie_data() const { return gen_aie_data_; }
int SimCfg::get_gen_aie_data_format() const { return gen_aie_data_format_; }
int SimCfg::get_xvdpu_conv_remain() const { return xvdpu_conv_remain_; }
void SimCfg::set_xvdpu_conv_remain(int conv_remain){ xvdpu_conv_remain_ = conv_remain;}
int SimCfg::get_xvdpu_conv_num() const { return xvdpu_conv_num_; }
void SimCfg::set_xvdpu_conv_num(int conv_num){ xvdpu_conv_num_ = conv_num;}
bool SimCfg::get_co_sim_on() { return co_sim_on_; }
bool SimCfg::get_memory_doubleWrite_check() {
  return memory_doubleWrite_check_;
}
int SimCfg::get_save_parallel() const { return save_parallel_; }
int SimCfg::get_load_img_parallel() const { return load_img_parallel_; }
int SimCfg::get_load_wgt_parallel() const { return load_wgt_parallel_; }

int SimCfg::get_MT_IMG_CHN_LOAD() const { return MT_IMG_CHN_LOAD_; }
int SimCfg::get_MT_IMG_CHN_SAVE() const { return MT_IMG_CHN_SAVE_; }
int SimCfg::get_MT_WGT_CHN_LOAD_L1() const { return MT_WGT_CHN_LOAD_L1_; }
int SimCfg::get_MT_WGT_CHN_LOAD_L2() const { return MT_WGT_CHN_LOAD_L2_; }

int SimCfg::get_MT_IMG_CHN_CONV_IFM_H0() const { return MT_IMG_CHN_CONV_IFM_H0_; }
int SimCfg::get_MT_IMG_CHN_CONV_IFM_H1() const { return MT_IMG_CHN_CONV_IFM_H1_; }
int SimCfg::get_MT_IMG_CHN_CONV_OFM_H0() const { return MT_IMG_CHN_CONV_OFM_H0_; }
int SimCfg::get_MT_IMG_CHN_CONV_OFM_H1() const { return MT_IMG_CHN_CONV_OFM_H1_; }
int SimCfg::get_MT_WGT_CHN_CONV() const { return MT_WGT_CHN_CONV_; }
int SimCfg::get_MT_IMG_CHN_ALU_IFM() const { return MT_IMG_CHN_ALU_IFM_; };
int SimCfg::get_MT_IMG_CHN_ALU_OFM() const { return MT_IMG_CHN_ALU_OFM_; };
int SimCfg::get_MT_WGT_CHN_ALU() const { return MT_WGT_CHN_ALU_; };
bool SimCfg::get_dump_ddr_all() const { return dump_ddr_all_; }
