

================================================================
== Vivado HLS Report for 'Layer2_mult_inner'
================================================================
* Date:           Sun Jul  1 02:48:55 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Conv12
* Solution:       A_Otra
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

 <State 1> : 6.38ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weight_8_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_8_V_read)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weight_7_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_7_V_read)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weight_6_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_6_V_read)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weight_5_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_5_V_read)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weight_4_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_4_V_read)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weight_3_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_3_V_read)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weight_2_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_2_V_read)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weight_1_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_1_V_read)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_0_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_0_V_read)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read8)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read7)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read6)"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_4 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read5)"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_5 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read4)"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_6 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read3)"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_7 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read2)"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_8 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read1)"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_9 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read)"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i18 %p_read_9 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i18 %weight_0_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_1 : Operation 26 [1/1] (6.38ns)   --->   "%p_Val2_s = mul i28 %OP1_V_cast, %OP2_V_cast" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_25 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_s, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]

 <State 2> : 9.40ns
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i18 %p_read_8 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i18 %weight_1_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_2 : Operation 30 [1/1] (3.36ns)   --->   "%p_Val2_1 = mul i28 %OP1_V_1, %OP2_V_1" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_69_1 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_25, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_2 : Operation 32 [1/1] (3.02ns)   --->   "%p_Val2_51_1 = add i28 %p_Val2_1, %tmp_69_1" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i18 %p_read_7 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i18 %weight_2_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_2 : Operation 35 [1/1] (3.36ns)   --->   "%p_Val2_2 = mul i28 %OP1_V_2, %OP2_V_2" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_26 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_1, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_69_2 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_26, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_2 : Operation 38 [1/1] (3.02ns)   --->   "%p_Val2_51_2 = add i28 %p_Val2_2, %tmp_69_2" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_27 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_2, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]

 <State 3> : 9.40ns
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i18 %p_read_6 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i18 %weight_3_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_3 : Operation 42 [1/1] (3.36ns)   --->   "%p_Val2_3 = mul i28 %OP1_V_3, %OP2_V_3" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_69_3 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_27, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_3 : Operation 44 [1/1] (3.02ns)   --->   "%p_Val2_51_3 = add i28 %p_Val2_3, %tmp_69_3" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i18 %p_read_5 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i18 %weight_4_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_3 : Operation 47 [1/1] (3.36ns)   --->   "%p_Val2_4 = mul i28 %OP1_V_4, %OP2_V_4" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_28 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_3, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_69_4 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_28, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_3 : Operation 50 [1/1] (3.02ns)   --->   "%p_Val2_51_4 = add i28 %p_Val2_4, %tmp_69_4" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_29 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_4, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]

 <State 4> : 9.40ns
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%OP1_V_5 = sext i18 %p_read_4 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i18 %weight_5_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_4 : Operation 54 [1/1] (3.36ns)   --->   "%p_Val2_5 = mul i28 %OP1_V_5, %OP2_V_5" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_69_5 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_29, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_4 : Operation 56 [1/1] (3.02ns)   --->   "%p_Val2_51_5 = add i28 %p_Val2_5, %tmp_69_5" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%OP1_V_6 = sext i18 %p_read_3 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%OP2_V_6 = sext i18 %weight_6_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_4 : Operation 59 [1/1] (3.36ns)   --->   "%p_Val2_6 = mul i28 %OP1_V_6, %OP2_V_6" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_30 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_5, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_69_6 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_30, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_4 : Operation 62 [1/1] (3.02ns)   --->   "%p_Val2_51_6 = add i28 %p_Val2_6, %tmp_69_6" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_31 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_6, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]

 <State 5> : 9.40ns
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp)" [SRC/1_keras.cpp:413]
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_s)" [SRC/1_keras.cpp:413]
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_1)" [SRC/1_keras.cpp:413]
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_2)" [SRC/1_keras.cpp:413]
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_3)" [SRC/1_keras.cpp:413]
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_4)" [SRC/1_keras.cpp:413]
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_5)" [SRC/1_keras.cpp:413]
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%OP1_V_7 = sext i18 %p_read_2 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%OP2_V_7 = sext i18 %weight_7_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 89 [1/1] (3.36ns)   --->   "%p_Val2_7 = mul i28 %OP1_V_7, %OP2_V_7" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_69_7 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_31, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 91 [1/1] (3.02ns)   --->   "%p_Val2_51_7 = add i28 %p_Val2_7, %tmp_69_7" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_6)" [SRC/1_keras.cpp:413]
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%OP1_V_8 = sext i18 %p_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%OP2_V_8 = sext i18 %weight_8_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 97 [1/1] (3.36ns)   --->   "%p_Val2_8 = mul i28 %OP1_V_8, %OP2_V_8" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_32 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_7, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_69_8 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_32, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 100 [1/1] (3.02ns)   --->   "%p_Val2_51_8 = add i28 %p_Val2_8, %tmp_69_8" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_71_8 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_8, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_7)" [SRC/1_keras.cpp:413]
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "ret i18 %tmp_71_8" [SRC/1_keras.cpp:414]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.38ns
The critical path consists of the following:
	wire read on port 'weight_0_V_read' [27]  (0 ns)
	'mul' operation ('p_Val2_s', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) [41]  (6.38 ns)

 <State 2>: 9.4ns
The critical path consists of the following:
	'mul' operation ('p_Val2_1', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) [47]  (3.36 ns)
	'add' operation ('p_Val2_51_1', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) [50]  (3.02 ns)
	'add' operation ('p_Val2_51_2', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) [59]  (3.02 ns)

 <State 3>: 9.4ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) [65]  (3.36 ns)
	'add' operation ('p_Val2_51_3', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) [68]  (3.02 ns)
	'add' operation ('p_Val2_51_4', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) [77]  (3.02 ns)

 <State 4>: 9.4ns
The critical path consists of the following:
	'mul' operation ('p_Val2_5', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) [83]  (3.36 ns)
	'add' operation ('p_Val2_51_5', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) [86]  (3.02 ns)
	'add' operation ('p_Val2_51_6', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) [95]  (3.02 ns)

 <State 5>: 9.4ns
The critical path consists of the following:
	'mul' operation ('p_Val2_7', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) [101]  (3.36 ns)
	'add' operation ('p_Val2_51_7', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) [104]  (3.02 ns)
	'add' operation ('p_Val2_51_8', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) [113]  (3.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
