Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:28
gem5 executing on mnemosyne23.ecn.purdue.edu, pid 5913
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/streamcluster/dbl_bfly_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/streamcluster --router_map_file configs/topologies/paper_solutions/dbl_bfly_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/dbl_bfly_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/dbl_bfly_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217dd5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217ddc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217de46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217def6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217df76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d816a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d896a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d9c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217da46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217dae6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217db66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d406a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d486a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d526a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d5a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d656a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d6d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d766a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217cff6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d116a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d1a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d256a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d2d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217d366a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217cbf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217cc86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217cd26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217cdb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217ce46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217cec6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217cf66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c7e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c876a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c906a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c9a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217ca36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217cac6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217cb56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c3f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c486a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c506a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c596a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c6b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c746a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c7d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c066a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c196a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c236a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c2c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217c356a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217bbe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217bc76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217bd06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217bd96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217be26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217bea6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217bf46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217bfc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217b866a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc217b8e6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b99390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b99dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217ba2860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217baa2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217baad30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217bb27b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217bbc240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217bbcc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b45710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b4e198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b4ebe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b55668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b600f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b60b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b685c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b72048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b72a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b7b518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b7bf60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b059e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b0c470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b0ceb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b15940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b1f3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b1fe10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b27898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b31320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b31d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217b3a7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217ac3278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217ac3cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217acb748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217ad51d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217ad5c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217ade6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217ae7128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217ae7b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217af05f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217af8080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217af8ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217a82550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217a82f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217a8da20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217a954a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217a95ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217a9e978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217aa6400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217aa6e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217ab08d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217ab8358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217ab8da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217a40828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217a492b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217a49cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217a53780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217a5c208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217a5cc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217a656d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc218b1c080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc218b1cb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217a745c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2179fe048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2179fea90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc217a07518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a07e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a0e0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a0e2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a0e518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a0e748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a0e978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a0eba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a0edd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a1b048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a1b278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a1b4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a1b6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a1b908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a1bb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a1bd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc217a1bf98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fc2179cdeb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fc2179d6518>]
others(0)=[]
ingesting configs/topologies/nr_list/dbl_bfly_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/dbl_bfly_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/dbl_bfly_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 52130186667500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 52166377694500 because a thread reached the max instruction count
