<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_trigger</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>in_trigger</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_trigger</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_trigger_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e65ebfcc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_trigger_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e65ebfcc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>705870ca</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6bc4cc73</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>in_trigger</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TUSER_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TUSER_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="7" spirit:rangeType="long">256</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="8" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="9" spirit:rangeType="long">256</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axis Tuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TUSER_WIDTH">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axis Tuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TUSER_WIDTH">128</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_0db4ce29</spirit:name>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/trigger_fifo_generator_1/trigger_fifo_generator_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u0/u1_fifo/trigger_fifo_generator_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/trigger_fifo_generator_0/trigger_fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u0/u0_fifo/trigger_fifo_generator_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_trigger.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_trigger_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_5cddfdb3</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/trigger_fifo_generator_1/trigger_fifo_generator_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u0/u1_fifo/trigger_fifo_generator_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/trigger_fifo_generator_0/trigger_fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u0/u0_fifo/trigger_fifo_generator_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_trigger.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_trigger_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/axi_trigger_v1_0/data/axi_trigger.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_trigger_v1_0/data/axi_trigger.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_trigger_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_trigger_v1_0/src/axi_trigger.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_trigger_v1_0/src/axi_trigger.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_trigger_v1_0/src/axi_trigger_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_trigger_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6bc4cc73</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Axi trigger system block</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_0db4ce29" spirit:order="7">256</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="8" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_0db4ce29" spirit:order="9">256</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_trigger_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axis Tuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TUSER_WIDTH">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axis Tuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TUSER_WIDTH">128</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_trigger_v1.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-01-18T19:42:23Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20136a7c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594b1cd1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288e9f01_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c7bfab_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27cfd952_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a89a12_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cac8ebc_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644ceb08_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1729126e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2239da09_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f36e4e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a307b5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e61d312_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37dfe3e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f536018_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120d2efc_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6149da_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eecc291_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a1d2b7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56675688_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4550192b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a349113_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ecdb598_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f07b209_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ab3d05_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7089c575_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2135e1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f76c0ee_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152157a9_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11cc8d07_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30889d98_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc6440d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4935ac4e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6483eeb6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55040723_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce5f151_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7114dca_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2976aec9_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e936f5f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323f9311_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ecc37c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a5ea6da_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3234d145_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2231b2db_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44edbe8d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa6c36b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149a7319_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66663c38_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd07b5f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3acd3e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277e47ac_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a72e7a3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff87b16_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a72b2bf_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b390f3a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c8be00_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ca37d9_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68254ecb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1014c58d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6790d38d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fbd2325_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2584771f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33af5e93_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e20de8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cf888a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342ae58e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64008431_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e81d6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f12fbb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796d6711_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342bbd44_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c394e66_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526ca0f7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f255856_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606b8555_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fe2e08c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610ef59c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667b9402_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0c4756_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63894a2d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fea7f9_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@517c77d6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444cf6b0_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1355bac6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5076dc7a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111927c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2931608f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1884a0_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2553c3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b044bb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4c28a5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73835e60_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12402aba_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@163ed8a6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797d0818_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7414d747_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f85e10c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60df8bbc_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e8cc9a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19448128_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4cb2e7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b54c68_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13be95d2_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb000de_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253ccab6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d9eeec_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e93553c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a7ba37_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a454741_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693efaf3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91da721_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239bd747_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2df5ff_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddab3f9_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a66a3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68540ea6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305b76f6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fa14c3d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7450301d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ceffae6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254677d9_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb230a9_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28fc78ca_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314b77c3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2134cba2_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19895b5f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267fe6d4_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35bc4889_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a879848_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0e72d8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e383b4_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465cf154_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb03afd_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775310bd_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbd0342_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f61ddba_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791634b3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7442f8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753e6d93_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283cd51b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3466764a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5542965_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a21b9e2_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7813a8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ef93_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f5b07b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6e1371_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce92ff5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d309675_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f634c9_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6e148_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635dfc23_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40046eab_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d2bc48_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd60463_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670e7c98_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e674120_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3040c96f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2369dc_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a996a5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252ace98_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@589c6dcb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4d6484_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42dda34b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df4942d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f041e1a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e8720f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289d6556_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ae43_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c327704_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3cc238_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b5904d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a3764_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a07a39_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557eff3d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d55eb6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32686e29_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a8fcec_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_trigger_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9f100415"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="05af4811"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f0e4ad9e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a8109bc2"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ebcc7b2e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
