#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001d30ae3da20 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v000001d30aea40d0_0 .var "clk", 0 0;
v000001d30aea39f0_0 .var/i "count", 31 0;
v000001d30aea3270_0 .var/i "fp_w", 31 0;
v000001d30aea2730_0 .var "rst_n", 0 0;
S_000001d30ae3dbb0 .scope module, "CPU" "Pipeline_CPU" 2 10, 3 2 0, S_000001d30ae3da20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_000001d30adcbd20 .functor AND 1, v000001d30ae8fdd0_0, L_000001d30aea3d10, C4<1>, C4<1>;
v000001d30aea20c0_0 .net "ALUOp", 1 0, v000001d30ae8ea70_0;  1 drivers
v000001d30aea1080_0 .net "ALUResult", 31 0, v000001d30aea1b20_0;  1 drivers
v000001d30aea0b80_0 .net "ALUSrc", 0 0, v000001d30ae8ff10_0;  1 drivers
v000001d30aea0cc0_0 .net "ALUSrc1_o", 31 0, v000001d30ae9b790_0;  1 drivers
v000001d30aea1f80_0 .net "ALUSrc2_o", 31 0, v000001d30ae9c370_0;  1 drivers
v000001d30aea2160_0 .net "ALU_Ctrl_o", 3 0, v000001d30ade6ce0_0;  1 drivers
v000001d30aea1120_0 .net "Branch", 0 0, v000001d30ae8fdd0_0;  1 drivers
v000001d30aea1580_0 .net "EXEMEM_ALUResult_o", 31 0, v000001d30ae8f470_0;  1 drivers
v000001d30aea2200_0 .net "EXEMEM_DM_o", 31 0, L_000001d30af033e0;  1 drivers
v000001d30aea1620_0 .net "EXEMEM_Instr_11_7_o", 4 0, v000001d30ae8f5b0_0;  1 drivers
v000001d30aea2340_0 .net "EXEMEM_Instr_o", 31 0, v000001d30ae91840_0;  1 drivers
v000001d30aea1a80_0 .net "EXEMEM_Mem_o", 1 0, L_000001d30af00be0;  1 drivers
v000001d30aea13a0_0 .net "EXEMEM_PC_Add4_o", 31 0, v000001d30ae91f20_0;  1 drivers
v000001d30aea22a0_0 .net "EXEMEM_RTdata_o", 31 0, v000001d30ae91fc0_0;  1 drivers
v000001d30aea0720_0 .net "EXEMEM_WB_o", 2 0, v000001d30ae8fa10_0;  1 drivers
v000001d30aea05e0_0 .net "EXEMEM_Zero_o", 0 0, v000001d30ae913e0_0;  1 drivers
v000001d30aea1760_0 .net "EXE_ALUSrc_o", 31 0, L_000001d30af01040;  1 drivers
v000001d30aea0ea0_0 .net "ForwardA", 1 0, v000001d30ae90da0_0;  1 drivers
v000001d30aea07c0_0 .net "ForwardB", 1 0, v000001d30ae909e0_0;  1 drivers
v000001d30aea23e0_0 .net "IDEXE_Exe_o", 2 0, v000001d30ae91e80_0;  1 drivers
v000001d30aea09a0_0 .net "IDEXE_ImmGen_o", 31 0, v000001d30ae91de0_0;  1 drivers
v000001d30aea1260_0 .net "IDEXE_Instr_11_7_o", 4 0, v000001d30ae910c0_0;  1 drivers
v000001d30aea0540_0 .net "IDEXE_Instr_30_14_12_o", 3 0, v000001d30ae91160_0;  1 drivers
v000001d30aea1e40_0 .net "IDEXE_Instr_o", 31 0, v000001d30ae91d40_0;  1 drivers
v000001d30aea0680_0 .net "IDEXE_Mem_o", 1 0, v000001d30ae92240_0;  1 drivers
v000001d30aea1da0_0 .net "IDEXE_PC_add4_o", 31 0, v000001d30ae91660_0;  1 drivers
v000001d30aea16c0_0 .net "IDEXE_RSdata_o", 31 0, v000001d30ae912a0_0;  1 drivers
v000001d30aea0860_0 .net "IDEXE_RTdata_o", 31 0, v000001d30ae906c0_0;  1 drivers
v000001d30aea14e0_0 .net "IDEXE_WB_o", 2 0, v000001d30ae92380_0;  1 drivers
o000001d30ae4e108 .functor BUFZ 1, C4<z>; HiZ drive
v000001d30aea11c0_0 .net "IFID_Flush", 0 0, o000001d30ae4e108;  0 drivers
v000001d30aea2020_0 .net "IFID_Instr_o", 31 0, v000001d30ae9c730_0;  1 drivers
v000001d30aea0a40_0 .net "IFID_PC_Add4_o", 31 0, v000001d30ae9b970_0;  1 drivers
v000001d30aea0ae0_0 .net "IFID_PC_o", 31 0, v000001d30ae91c00_0;  1 drivers
v000001d30aea0c20_0 .net "IFID_Write", 0 0, v000001d30ae921a0_0;  1 drivers
v000001d30aea1300_0 .net "IM_Instr_o", 31 0, L_000001d30adcbee0;  1 drivers
L_000001d30aea4518 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d30aea1440_0 .net "Imm_4", 31 0, L_000001d30aea4518;  1 drivers
v000001d30aea0d60_0 .net "Imm_Gen_o", 31 0, v000001d30ae9c050_0;  1 drivers
v000001d30aea1940_0 .net "Jump", 0 0, v000001d30ae8e6b0_0;  1 drivers
v000001d30aea1800_0 .net "MEMWB_ALUresult_o", 31 0, v000001d30ae9d1d0_0;  1 drivers
v000001d30aea0e00_0 .net "MEMWB_DM_o", 31 0, v000001d30ae9bc90_0;  1 drivers
v000001d30aea19e0_0 .net "MEMWB_Instr_11_7_o", 4 0, v000001d30ae9b5b0_0;  1 drivers
v000001d30aea1bc0_0 .net "MEMWB_PC_Add4_o", 31 0, v000001d30ae9ca50_0;  1 drivers
v000001d30aea1d00_0 .net "MEMWB_WB_o", 2 0, v000001d30ae9c190_0;  1 drivers
v000001d30aea3630_0 .net "MUXControl", 0 0, v000001d30ae915c0_0;  1 drivers
v000001d30aea2b90_0 .net "MUXMemtoReg_o", 31 0, v000001d30ae9c550_0;  1 drivers
v000001d30aea2ff0_0 .net "MUXPCSrc", 0 0, L_000001d30aea3770;  1 drivers
v000001d30aea3b30_0 .net "MUX_control_o", 7 0, L_000001d30aea2d70;  1 drivers
v000001d30aea2eb0_0 .net "MemRead", 0 0, v000001d30ae8f790_0;  1 drivers
v000001d30aea3950_0 .net "MemWrite", 0 0, v000001d30ae8f010_0;  1 drivers
v000001d30aea3090_0 .net "MemtoReg", 1 0, L_000001d30aea34f0;  1 drivers
v000001d30aea3810_0 .net "PC_Add4", 31 0, L_000001d30aea3310;  1 drivers
v000001d30aea36d0_0 .net "PC_Add_Immediate", 31 0, L_000001d30af023a0;  1 drivers
v000001d30aea43f0_0 .net "PC_i", 31 0, L_000001d30aea2a50;  1 drivers
v000001d30aea2910_0 .net "PC_o", 31 0, v000001d30ae9f610_0;  1 drivers
v000001d30aea3db0_0 .net "PC_write", 0 0, v000001d30ae918e0_0;  1 drivers
v000001d30aea3590_0 .net "RSdata_o", 31 0, L_000001d30adcc030;  1 drivers
v000001d30aea3bd0_0 .net "RTdata_o", 31 0, L_000001d30aa43050;  1 drivers
v000001d30aea38b0_0 .net "RegWrite", 0 0, v000001d30ae90050_0;  1 drivers
v000001d30aea3130_0 .net "SL1_o", 31 0, L_000001d30af02940;  1 drivers
v000001d30aea2f50_0 .net "Zero", 0 0, L_000001d30af010e0;  1 drivers
v000001d30aea31d0_0 .net *"_ivl_2", 0 0, L_000001d30aea3d10;  1 drivers
L_000001d30aea47a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d30aea2550_0 .net/2u *"_ivl_20", 23 0, L_000001d30aea47a0;  1 drivers
v000001d30aea4350_0 .net *"_ivl_44", 0 0, L_000001d30af00e60;  1 drivers
v000001d30aea2690_0 .net *"_ivl_46", 2 0, L_000001d30af02800;  1 drivers
v000001d30aea3c70_0 .net *"_ivl_5", 0 0, L_000001d30adcbd20;  1 drivers
L_000001d30aea4560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d30aea4170_0 .net/2u *"_ivl_6", 0 0, L_000001d30aea4560;  1 drivers
L_000001d30aea4a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d30aea25f0_0 .net *"_ivl_66", 0 0, L_000001d30aea4a28;  1 drivers
L_000001d30aea45a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d30aea3ef0_0 .net/2u *"_ivl_8", 0 0, L_000001d30aea45a8;  1 drivers
v000001d30aea29b0_0 .net "clk_i", 0 0, v000001d30aea40d0_0;  1 drivers
v000001d30aea3e50_0 .net "rst_i", 0 0, v000001d30aea2730_0;  1 drivers
L_000001d30aea3d10 .cmp/eq 32, L_000001d30adcc030, L_000001d30aa43050;
L_000001d30aea3770 .functor MUXZ 1, L_000001d30aea45a8, L_000001d30aea4560, L_000001d30adcbd20, C4<>;
L_000001d30aea3f90 .part v000001d30ae9c730_0, 15, 5;
L_000001d30aea4210 .part v000001d30ae9c730_0, 20, 5;
L_000001d30aea27d0 .part v000001d30ae92240_0, 1, 1;
LS_000001d30aea2cd0_0_0 .concat [ 1 2 1 1], v000001d30ae8ff10_0, v000001d30ae8ea70_0, v000001d30ae8f010_0, v000001d30ae8f790_0;
LS_000001d30aea2cd0_0_4 .concat [ 2 1 24 0], L_000001d30aea34f0, v000001d30ae90050_0, L_000001d30aea47a0;
L_000001d30aea2cd0 .concat [ 5 27 0 0], LS_000001d30aea2cd0_0_0, LS_000001d30aea2cd0_0_4;
L_000001d30aea2d70 .part L_000001d30aea2870, 0, 8;
L_000001d30aea34f0 .concat8 [ 1 1 0 0], v000001d30ae8e750_0, v000001d30ae90370_0;
L_000001d30af02080 .part v000001d30ae9c730_0, 15, 5;
L_000001d30af00b40 .part v000001d30ae9c730_0, 20, 5;
L_000001d30af02d00 .part v000001d30ae9c190_0, 2, 1;
L_000001d30af01360 .part L_000001d30aea2d70, 5, 3;
L_000001d30af012c0 .part L_000001d30aea2d70, 3, 2;
L_000001d30af00d20 .part L_000001d30aea2d70, 0, 3;
L_000001d30af00e60 .part v000001d30ae9c730_0, 30, 1;
L_000001d30af02800 .part v000001d30ae9c730_0, 12, 3;
L_000001d30af00820 .concat [ 3 1 0 0], L_000001d30af02800, L_000001d30af00e60;
L_000001d30af02440 .part v000001d30ae9c730_0, 7, 5;
L_000001d30af02120 .part v000001d30ae91e80_0, 0, 1;
L_000001d30af021c0 .part v000001d30ae91d40_0, 15, 5;
L_000001d30af02a80 .part v000001d30ae91d40_0, 20, 5;
L_000001d30af01cc0 .part v000001d30ae8fa10_0, 2, 1;
L_000001d30af024e0 .part v000001d30ae9c190_0, 2, 1;
L_000001d30af00fa0 .part v000001d30ae91e80_0, 1, 2;
L_000001d30af00a00 .concat [ 2 1 0 0], v000001d30ae92240_0, L_000001d30aea4a28;
L_000001d30af00be0 .part v000001d30ae8f510_0, 0, 2;
L_000001d30af03480 .part L_000001d30af00be0, 1, 1;
L_000001d30af03ac0 .part L_000001d30af00be0, 0, 1;
L_000001d30af03a20 .part v000001d30ae9c190_0, 0, 2;
S_000001d30a9b6150 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 260, 4 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o";
v000001d30ade6ba0_0 .net "ALUOp", 1 0, L_000001d30af00fa0;  1 drivers
v000001d30ade6ce0_0 .var "ALU_Ctrl_o", 3 0;
v000001d30ade70a0_0 .net "func3", 2 0, L_000001d30af02300;  1 drivers
v000001d30aa18620_0 .net "instr", 3 0, v000001d30ae91160_0;  alias, 1 drivers
v000001d30aa186c0_0 .net "instr_ALUOp", 5 0, L_000001d30af00f00;  1 drivers
E_000001d30ae0b4c0 .event anyedge, v000001d30aa186c0_0;
L_000001d30af02300 .part v000001d30ae91160_0, 0, 3;
L_000001d30af00f00 .concat [ 2 4 0 0], L_000001d30af00fa0, v000001d30ae91160_0;
S_000001d30a9b62e0 .scope module, "Branch_Adder" "Adder" 3 192, 5 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v000001d30aa19160_0 .net "src1_i", 31 0, L_000001d30af02940;  alias, 1 drivers
v000001d30aa19200_0 .net "src2_i", 31 0, v000001d30ae91c00_0;  alias, 1 drivers
v000001d30a9cc610_0 .net "sum_o", 31 0, L_000001d30af023a0;  alias, 1 drivers
L_000001d30af023a0 .arith/sum 32, L_000001d30af02940, v000001d30ae91c00_0;
S_000001d30a9b6470 .scope module, "Data_Memory" "Data_Memory" 3 300, 6 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v000001d30ae8ef70 .array "Mem", 127 0, 7 0;
v000001d30ae8fbf0_0 .net "MemRead_i", 0 0, L_000001d30af03480;  1 drivers
v000001d30ae90230_0 .net "MemWrite_i", 0 0, L_000001d30af03ac0;  1 drivers
v000001d30ae902d0_0 .net *"_ivl_224", 7 0, L_000001d30af03020;  1 drivers
v000001d30ae8e4d0_0 .net *"_ivl_226", 32 0, L_000001d30af04420;  1 drivers
L_000001d30aea4a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d30ae8e890_0 .net *"_ivl_229", 0 0, L_000001d30aea4a70;  1 drivers
L_000001d30aea4ab8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001d30ae90190_0 .net/2u *"_ivl_230", 32 0, L_000001d30aea4ab8;  1 drivers
v000001d30ae900f0_0 .net *"_ivl_232", 32 0, L_000001d30af03660;  1 drivers
v000001d30ae8ed90_0 .net *"_ivl_234", 7 0, L_000001d30af03ca0;  1 drivers
v000001d30ae8ffb0_0 .net *"_ivl_236", 32 0, L_000001d30af042e0;  1 drivers
L_000001d30aea4b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d30ae8f8d0_0 .net *"_ivl_239", 0 0, L_000001d30aea4b00;  1 drivers
L_000001d30aea4b48 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001d30ae8f150_0 .net/2u *"_ivl_240", 32 0, L_000001d30aea4b48;  1 drivers
v000001d30ae8ec50_0 .net *"_ivl_242", 32 0, L_000001d30af037a0;  1 drivers
v000001d30ae8e930_0 .net *"_ivl_244", 7 0, L_000001d30af03fc0;  1 drivers
v000001d30ae8f3d0_0 .net *"_ivl_246", 32 0, L_000001d30af03f20;  1 drivers
L_000001d30aea4b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d30ae8fb50_0 .net *"_ivl_249", 0 0, L_000001d30aea4b90;  1 drivers
L_000001d30aea4bd8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d30ae8eed0_0 .net/2u *"_ivl_250", 32 0, L_000001d30aea4bd8;  1 drivers
v000001d30ae8ee30_0 .net *"_ivl_252", 32 0, L_000001d30af03de0;  1 drivers
v000001d30ae8ecf0_0 .net *"_ivl_254", 7 0, L_000001d30af030c0;  1 drivers
v000001d30ae8f6f0_0 .net *"_ivl_256", 31 0, L_000001d30af02f80;  1 drivers
L_000001d30aea4c20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d30ae8e570_0 .net/2u *"_ivl_258", 31 0, L_000001d30aea4c20;  1 drivers
v000001d30ae8e9d0_0 .net "addr_i", 31 0, v000001d30ae8f470_0;  alias, 1 drivers
v000001d30ae8fe70_0 .net "clk_i", 0 0, v000001d30aea40d0_0;  alias, 1 drivers
v000001d30ae8f650_0 .net "data_i", 31 0, v000001d30ae91fc0_0;  alias, 1 drivers
v000001d30ae8fc90_0 .net "data_o", 31 0, L_000001d30af033e0;  alias, 1 drivers
v000001d30ae8e610_0 .var/i "i", 31 0;
v000001d30ae8eb10 .array "memory", 31 0;
v000001d30ae8eb10_0 .net v000001d30ae8eb10 0, 31 0, L_000001d30af005a0; 1 drivers
v000001d30ae8eb10_1 .net v000001d30ae8eb10 1, 31 0, L_000001d30af02260; 1 drivers
v000001d30ae8eb10_2 .net v000001d30ae8eb10 2, 31 0, L_000001d30af019a0; 1 drivers
v000001d30ae8eb10_3 .net v000001d30ae8eb10 3, 31 0, L_000001d30af01180; 1 drivers
v000001d30ae8eb10_4 .net v000001d30ae8eb10 4, 31 0, L_000001d30af01220; 1 drivers
v000001d30ae8eb10_5 .net v000001d30ae8eb10 5, 31 0, L_000001d30af02620; 1 drivers
v000001d30ae8eb10_6 .net v000001d30ae8eb10 6, 31 0, L_000001d30af02580; 1 drivers
v000001d30ae8eb10_7 .net v000001d30ae8eb10 7, 31 0, L_000001d30af02760; 1 drivers
v000001d30ae8eb10_8 .net v000001d30ae8eb10 8, 31 0, L_000001d30af02b20; 1 drivers
v000001d30ae8eb10_9 .net v000001d30ae8eb10 9, 31 0, L_000001d30af029e0; 1 drivers
v000001d30ae8eb10_10 .net v000001d30ae8eb10 10, 31 0, L_000001d30af014a0; 1 drivers
v000001d30ae8eb10_11 .net v000001d30ae8eb10 11, 31 0, L_000001d30af006e0; 1 drivers
v000001d30ae8eb10_12 .net v000001d30ae8eb10 12, 31 0, L_000001d30af026c0; 1 drivers
v000001d30ae8eb10_13 .net v000001d30ae8eb10 13, 31 0, L_000001d30af028a0; 1 drivers
v000001d30ae8eb10_14 .net v000001d30ae8eb10 14, 31 0, L_000001d30af02bc0; 1 drivers
v000001d30ae8eb10_15 .net v000001d30ae8eb10 15, 31 0, L_000001d30af01d60; 1 drivers
v000001d30ae8eb10_16 .net v000001d30ae8eb10 16, 31 0, L_000001d30af01540; 1 drivers
v000001d30ae8eb10_17 .net v000001d30ae8eb10 17, 31 0, L_000001d30af01680; 1 drivers
v000001d30ae8eb10_18 .net v000001d30ae8eb10 18, 31 0, L_000001d30af00960; 1 drivers
v000001d30ae8eb10_19 .net v000001d30ae8eb10 19, 31 0, L_000001d30af01720; 1 drivers
v000001d30ae8eb10_20 .net v000001d30ae8eb10 20, 31 0, L_000001d30af01fe0; 1 drivers
v000001d30ae8eb10_21 .net v000001d30ae8eb10 21, 31 0, L_000001d30af02c60; 1 drivers
v000001d30ae8eb10_22 .net v000001d30ae8eb10 22, 31 0, L_000001d30af015e0; 1 drivers
v000001d30ae8eb10_23 .net v000001d30ae8eb10 23, 31 0, L_000001d30af017c0; 1 drivers
v000001d30ae8eb10_24 .net v000001d30ae8eb10 24, 31 0, L_000001d30af01c20; 1 drivers
v000001d30ae8eb10_25 .net v000001d30ae8eb10 25, 31 0, L_000001d30af01860; 1 drivers
v000001d30ae8eb10_26 .net v000001d30ae8eb10 26, 31 0, L_000001d30af01e00; 1 drivers
v000001d30ae8eb10_27 .net v000001d30ae8eb10 27, 31 0, L_000001d30af01a40; 1 drivers
v000001d30ae8eb10_28 .net v000001d30ae8eb10 28, 31 0, L_000001d30af01ea0; 1 drivers
v000001d30ae8eb10_29 .net v000001d30ae8eb10 29, 31 0, L_000001d30af03d40; 1 drivers
v000001d30ae8eb10_30 .net v000001d30ae8eb10 30, 31 0, L_000001d30af02da0; 1 drivers
v000001d30ae8eb10_31 .net v000001d30ae8eb10 31, 31 0, L_000001d30af03b60; 1 drivers
E_000001d30ae0c180 .event posedge, v000001d30ae8fe70_0;
v000001d30ae8ef70_0 .array/port v000001d30ae8ef70, 0;
v000001d30ae8ef70_1 .array/port v000001d30ae8ef70, 1;
v000001d30ae8ef70_2 .array/port v000001d30ae8ef70, 2;
v000001d30ae8ef70_3 .array/port v000001d30ae8ef70, 3;
L_000001d30af005a0 .concat [ 8 8 8 8], v000001d30ae8ef70_0, v000001d30ae8ef70_1, v000001d30ae8ef70_2, v000001d30ae8ef70_3;
v000001d30ae8ef70_4 .array/port v000001d30ae8ef70, 4;
v000001d30ae8ef70_5 .array/port v000001d30ae8ef70, 5;
v000001d30ae8ef70_6 .array/port v000001d30ae8ef70, 6;
v000001d30ae8ef70_7 .array/port v000001d30ae8ef70, 7;
L_000001d30af02260 .concat [ 8 8 8 8], v000001d30ae8ef70_4, v000001d30ae8ef70_5, v000001d30ae8ef70_6, v000001d30ae8ef70_7;
v000001d30ae8ef70_8 .array/port v000001d30ae8ef70, 8;
v000001d30ae8ef70_9 .array/port v000001d30ae8ef70, 9;
v000001d30ae8ef70_10 .array/port v000001d30ae8ef70, 10;
v000001d30ae8ef70_11 .array/port v000001d30ae8ef70, 11;
L_000001d30af019a0 .concat [ 8 8 8 8], v000001d30ae8ef70_8, v000001d30ae8ef70_9, v000001d30ae8ef70_10, v000001d30ae8ef70_11;
v000001d30ae8ef70_12 .array/port v000001d30ae8ef70, 12;
v000001d30ae8ef70_13 .array/port v000001d30ae8ef70, 13;
v000001d30ae8ef70_14 .array/port v000001d30ae8ef70, 14;
v000001d30ae8ef70_15 .array/port v000001d30ae8ef70, 15;
L_000001d30af01180 .concat [ 8 8 8 8], v000001d30ae8ef70_12, v000001d30ae8ef70_13, v000001d30ae8ef70_14, v000001d30ae8ef70_15;
v000001d30ae8ef70_16 .array/port v000001d30ae8ef70, 16;
v000001d30ae8ef70_17 .array/port v000001d30ae8ef70, 17;
v000001d30ae8ef70_18 .array/port v000001d30ae8ef70, 18;
v000001d30ae8ef70_19 .array/port v000001d30ae8ef70, 19;
L_000001d30af01220 .concat [ 8 8 8 8], v000001d30ae8ef70_16, v000001d30ae8ef70_17, v000001d30ae8ef70_18, v000001d30ae8ef70_19;
v000001d30ae8ef70_20 .array/port v000001d30ae8ef70, 20;
v000001d30ae8ef70_21 .array/port v000001d30ae8ef70, 21;
v000001d30ae8ef70_22 .array/port v000001d30ae8ef70, 22;
v000001d30ae8ef70_23 .array/port v000001d30ae8ef70, 23;
L_000001d30af02620 .concat [ 8 8 8 8], v000001d30ae8ef70_20, v000001d30ae8ef70_21, v000001d30ae8ef70_22, v000001d30ae8ef70_23;
v000001d30ae8ef70_24 .array/port v000001d30ae8ef70, 24;
v000001d30ae8ef70_25 .array/port v000001d30ae8ef70, 25;
v000001d30ae8ef70_26 .array/port v000001d30ae8ef70, 26;
v000001d30ae8ef70_27 .array/port v000001d30ae8ef70, 27;
L_000001d30af02580 .concat [ 8 8 8 8], v000001d30ae8ef70_24, v000001d30ae8ef70_25, v000001d30ae8ef70_26, v000001d30ae8ef70_27;
v000001d30ae8ef70_28 .array/port v000001d30ae8ef70, 28;
v000001d30ae8ef70_29 .array/port v000001d30ae8ef70, 29;
v000001d30ae8ef70_30 .array/port v000001d30ae8ef70, 30;
v000001d30ae8ef70_31 .array/port v000001d30ae8ef70, 31;
L_000001d30af02760 .concat [ 8 8 8 8], v000001d30ae8ef70_28, v000001d30ae8ef70_29, v000001d30ae8ef70_30, v000001d30ae8ef70_31;
v000001d30ae8ef70_32 .array/port v000001d30ae8ef70, 32;
v000001d30ae8ef70_33 .array/port v000001d30ae8ef70, 33;
v000001d30ae8ef70_34 .array/port v000001d30ae8ef70, 34;
v000001d30ae8ef70_35 .array/port v000001d30ae8ef70, 35;
L_000001d30af02b20 .concat [ 8 8 8 8], v000001d30ae8ef70_32, v000001d30ae8ef70_33, v000001d30ae8ef70_34, v000001d30ae8ef70_35;
v000001d30ae8ef70_36 .array/port v000001d30ae8ef70, 36;
v000001d30ae8ef70_37 .array/port v000001d30ae8ef70, 37;
v000001d30ae8ef70_38 .array/port v000001d30ae8ef70, 38;
v000001d30ae8ef70_39 .array/port v000001d30ae8ef70, 39;
L_000001d30af029e0 .concat [ 8 8 8 8], v000001d30ae8ef70_36, v000001d30ae8ef70_37, v000001d30ae8ef70_38, v000001d30ae8ef70_39;
v000001d30ae8ef70_40 .array/port v000001d30ae8ef70, 40;
v000001d30ae8ef70_41 .array/port v000001d30ae8ef70, 41;
v000001d30ae8ef70_42 .array/port v000001d30ae8ef70, 42;
v000001d30ae8ef70_43 .array/port v000001d30ae8ef70, 43;
L_000001d30af014a0 .concat [ 8 8 8 8], v000001d30ae8ef70_40, v000001d30ae8ef70_41, v000001d30ae8ef70_42, v000001d30ae8ef70_43;
v000001d30ae8ef70_44 .array/port v000001d30ae8ef70, 44;
v000001d30ae8ef70_45 .array/port v000001d30ae8ef70, 45;
v000001d30ae8ef70_46 .array/port v000001d30ae8ef70, 46;
v000001d30ae8ef70_47 .array/port v000001d30ae8ef70, 47;
L_000001d30af006e0 .concat [ 8 8 8 8], v000001d30ae8ef70_44, v000001d30ae8ef70_45, v000001d30ae8ef70_46, v000001d30ae8ef70_47;
v000001d30ae8ef70_48 .array/port v000001d30ae8ef70, 48;
v000001d30ae8ef70_49 .array/port v000001d30ae8ef70, 49;
v000001d30ae8ef70_50 .array/port v000001d30ae8ef70, 50;
v000001d30ae8ef70_51 .array/port v000001d30ae8ef70, 51;
L_000001d30af026c0 .concat [ 8 8 8 8], v000001d30ae8ef70_48, v000001d30ae8ef70_49, v000001d30ae8ef70_50, v000001d30ae8ef70_51;
v000001d30ae8ef70_52 .array/port v000001d30ae8ef70, 52;
v000001d30ae8ef70_53 .array/port v000001d30ae8ef70, 53;
v000001d30ae8ef70_54 .array/port v000001d30ae8ef70, 54;
v000001d30ae8ef70_55 .array/port v000001d30ae8ef70, 55;
L_000001d30af028a0 .concat [ 8 8 8 8], v000001d30ae8ef70_52, v000001d30ae8ef70_53, v000001d30ae8ef70_54, v000001d30ae8ef70_55;
v000001d30ae8ef70_56 .array/port v000001d30ae8ef70, 56;
v000001d30ae8ef70_57 .array/port v000001d30ae8ef70, 57;
v000001d30ae8ef70_58 .array/port v000001d30ae8ef70, 58;
v000001d30ae8ef70_59 .array/port v000001d30ae8ef70, 59;
L_000001d30af02bc0 .concat [ 8 8 8 8], v000001d30ae8ef70_56, v000001d30ae8ef70_57, v000001d30ae8ef70_58, v000001d30ae8ef70_59;
v000001d30ae8ef70_60 .array/port v000001d30ae8ef70, 60;
v000001d30ae8ef70_61 .array/port v000001d30ae8ef70, 61;
v000001d30ae8ef70_62 .array/port v000001d30ae8ef70, 62;
v000001d30ae8ef70_63 .array/port v000001d30ae8ef70, 63;
L_000001d30af01d60 .concat [ 8 8 8 8], v000001d30ae8ef70_60, v000001d30ae8ef70_61, v000001d30ae8ef70_62, v000001d30ae8ef70_63;
v000001d30ae8ef70_64 .array/port v000001d30ae8ef70, 64;
v000001d30ae8ef70_65 .array/port v000001d30ae8ef70, 65;
v000001d30ae8ef70_66 .array/port v000001d30ae8ef70, 66;
v000001d30ae8ef70_67 .array/port v000001d30ae8ef70, 67;
L_000001d30af01540 .concat [ 8 8 8 8], v000001d30ae8ef70_64, v000001d30ae8ef70_65, v000001d30ae8ef70_66, v000001d30ae8ef70_67;
v000001d30ae8ef70_68 .array/port v000001d30ae8ef70, 68;
v000001d30ae8ef70_69 .array/port v000001d30ae8ef70, 69;
v000001d30ae8ef70_70 .array/port v000001d30ae8ef70, 70;
v000001d30ae8ef70_71 .array/port v000001d30ae8ef70, 71;
L_000001d30af01680 .concat [ 8 8 8 8], v000001d30ae8ef70_68, v000001d30ae8ef70_69, v000001d30ae8ef70_70, v000001d30ae8ef70_71;
v000001d30ae8ef70_72 .array/port v000001d30ae8ef70, 72;
v000001d30ae8ef70_73 .array/port v000001d30ae8ef70, 73;
v000001d30ae8ef70_74 .array/port v000001d30ae8ef70, 74;
v000001d30ae8ef70_75 .array/port v000001d30ae8ef70, 75;
L_000001d30af00960 .concat [ 8 8 8 8], v000001d30ae8ef70_72, v000001d30ae8ef70_73, v000001d30ae8ef70_74, v000001d30ae8ef70_75;
v000001d30ae8ef70_76 .array/port v000001d30ae8ef70, 76;
v000001d30ae8ef70_77 .array/port v000001d30ae8ef70, 77;
v000001d30ae8ef70_78 .array/port v000001d30ae8ef70, 78;
v000001d30ae8ef70_79 .array/port v000001d30ae8ef70, 79;
L_000001d30af01720 .concat [ 8 8 8 8], v000001d30ae8ef70_76, v000001d30ae8ef70_77, v000001d30ae8ef70_78, v000001d30ae8ef70_79;
v000001d30ae8ef70_80 .array/port v000001d30ae8ef70, 80;
v000001d30ae8ef70_81 .array/port v000001d30ae8ef70, 81;
v000001d30ae8ef70_82 .array/port v000001d30ae8ef70, 82;
v000001d30ae8ef70_83 .array/port v000001d30ae8ef70, 83;
L_000001d30af01fe0 .concat [ 8 8 8 8], v000001d30ae8ef70_80, v000001d30ae8ef70_81, v000001d30ae8ef70_82, v000001d30ae8ef70_83;
v000001d30ae8ef70_84 .array/port v000001d30ae8ef70, 84;
v000001d30ae8ef70_85 .array/port v000001d30ae8ef70, 85;
v000001d30ae8ef70_86 .array/port v000001d30ae8ef70, 86;
v000001d30ae8ef70_87 .array/port v000001d30ae8ef70, 87;
L_000001d30af02c60 .concat [ 8 8 8 8], v000001d30ae8ef70_84, v000001d30ae8ef70_85, v000001d30ae8ef70_86, v000001d30ae8ef70_87;
v000001d30ae8ef70_88 .array/port v000001d30ae8ef70, 88;
v000001d30ae8ef70_89 .array/port v000001d30ae8ef70, 89;
v000001d30ae8ef70_90 .array/port v000001d30ae8ef70, 90;
v000001d30ae8ef70_91 .array/port v000001d30ae8ef70, 91;
L_000001d30af015e0 .concat [ 8 8 8 8], v000001d30ae8ef70_88, v000001d30ae8ef70_89, v000001d30ae8ef70_90, v000001d30ae8ef70_91;
v000001d30ae8ef70_92 .array/port v000001d30ae8ef70, 92;
v000001d30ae8ef70_93 .array/port v000001d30ae8ef70, 93;
v000001d30ae8ef70_94 .array/port v000001d30ae8ef70, 94;
v000001d30ae8ef70_95 .array/port v000001d30ae8ef70, 95;
L_000001d30af017c0 .concat [ 8 8 8 8], v000001d30ae8ef70_92, v000001d30ae8ef70_93, v000001d30ae8ef70_94, v000001d30ae8ef70_95;
v000001d30ae8ef70_96 .array/port v000001d30ae8ef70, 96;
v000001d30ae8ef70_97 .array/port v000001d30ae8ef70, 97;
v000001d30ae8ef70_98 .array/port v000001d30ae8ef70, 98;
v000001d30ae8ef70_99 .array/port v000001d30ae8ef70, 99;
L_000001d30af01c20 .concat [ 8 8 8 8], v000001d30ae8ef70_96, v000001d30ae8ef70_97, v000001d30ae8ef70_98, v000001d30ae8ef70_99;
v000001d30ae8ef70_100 .array/port v000001d30ae8ef70, 100;
v000001d30ae8ef70_101 .array/port v000001d30ae8ef70, 101;
v000001d30ae8ef70_102 .array/port v000001d30ae8ef70, 102;
v000001d30ae8ef70_103 .array/port v000001d30ae8ef70, 103;
L_000001d30af01860 .concat [ 8 8 8 8], v000001d30ae8ef70_100, v000001d30ae8ef70_101, v000001d30ae8ef70_102, v000001d30ae8ef70_103;
v000001d30ae8ef70_104 .array/port v000001d30ae8ef70, 104;
v000001d30ae8ef70_105 .array/port v000001d30ae8ef70, 105;
v000001d30ae8ef70_106 .array/port v000001d30ae8ef70, 106;
v000001d30ae8ef70_107 .array/port v000001d30ae8ef70, 107;
L_000001d30af01e00 .concat [ 8 8 8 8], v000001d30ae8ef70_104, v000001d30ae8ef70_105, v000001d30ae8ef70_106, v000001d30ae8ef70_107;
v000001d30ae8ef70_108 .array/port v000001d30ae8ef70, 108;
v000001d30ae8ef70_109 .array/port v000001d30ae8ef70, 109;
v000001d30ae8ef70_110 .array/port v000001d30ae8ef70, 110;
v000001d30ae8ef70_111 .array/port v000001d30ae8ef70, 111;
L_000001d30af01a40 .concat [ 8 8 8 8], v000001d30ae8ef70_108, v000001d30ae8ef70_109, v000001d30ae8ef70_110, v000001d30ae8ef70_111;
v000001d30ae8ef70_112 .array/port v000001d30ae8ef70, 112;
v000001d30ae8ef70_113 .array/port v000001d30ae8ef70, 113;
v000001d30ae8ef70_114 .array/port v000001d30ae8ef70, 114;
v000001d30ae8ef70_115 .array/port v000001d30ae8ef70, 115;
L_000001d30af01ea0 .concat [ 8 8 8 8], v000001d30ae8ef70_112, v000001d30ae8ef70_113, v000001d30ae8ef70_114, v000001d30ae8ef70_115;
v000001d30ae8ef70_116 .array/port v000001d30ae8ef70, 116;
v000001d30ae8ef70_117 .array/port v000001d30ae8ef70, 117;
v000001d30ae8ef70_118 .array/port v000001d30ae8ef70, 118;
v000001d30ae8ef70_119 .array/port v000001d30ae8ef70, 119;
L_000001d30af03d40 .concat [ 8 8 8 8], v000001d30ae8ef70_116, v000001d30ae8ef70_117, v000001d30ae8ef70_118, v000001d30ae8ef70_119;
v000001d30ae8ef70_120 .array/port v000001d30ae8ef70, 120;
v000001d30ae8ef70_121 .array/port v000001d30ae8ef70, 121;
v000001d30ae8ef70_122 .array/port v000001d30ae8ef70, 122;
v000001d30ae8ef70_123 .array/port v000001d30ae8ef70, 123;
L_000001d30af02da0 .concat [ 8 8 8 8], v000001d30ae8ef70_120, v000001d30ae8ef70_121, v000001d30ae8ef70_122, v000001d30ae8ef70_123;
v000001d30ae8ef70_124 .array/port v000001d30ae8ef70, 124;
v000001d30ae8ef70_125 .array/port v000001d30ae8ef70, 125;
v000001d30ae8ef70_126 .array/port v000001d30ae8ef70, 126;
v000001d30ae8ef70_127 .array/port v000001d30ae8ef70, 127;
L_000001d30af03b60 .concat [ 8 8 8 8], v000001d30ae8ef70_124, v000001d30ae8ef70_125, v000001d30ae8ef70_126, v000001d30ae8ef70_127;
L_000001d30af03020 .array/port v000001d30ae8ef70, L_000001d30af03660;
L_000001d30af04420 .concat [ 32 1 0 0], v000001d30ae8f470_0, L_000001d30aea4a70;
L_000001d30af03660 .arith/sum 33, L_000001d30af04420, L_000001d30aea4ab8;
L_000001d30af03ca0 .array/port v000001d30ae8ef70, L_000001d30af037a0;
L_000001d30af042e0 .concat [ 32 1 0 0], v000001d30ae8f470_0, L_000001d30aea4b00;
L_000001d30af037a0 .arith/sum 33, L_000001d30af042e0, L_000001d30aea4b48;
L_000001d30af03fc0 .array/port v000001d30ae8ef70, L_000001d30af03de0;
L_000001d30af03f20 .concat [ 32 1 0 0], v000001d30ae8f470_0, L_000001d30aea4b90;
L_000001d30af03de0 .arith/sum 33, L_000001d30af03f20, L_000001d30aea4bd8;
L_000001d30af030c0 .array/port v000001d30ae8ef70, v000001d30ae8f470_0;
L_000001d30af02f80 .concat [ 8 8 8 8], L_000001d30af030c0, L_000001d30af03fc0, L_000001d30af03ca0, L_000001d30af03020;
L_000001d30af033e0 .functor MUXZ 32, L_000001d30aea4c20, L_000001d30af02f80, L_000001d30af03480, C4<>;
S_000001d30aa20b90 .scope module, "Decoder" "Decoder" 3 156, 7 2 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "Jump";
    .port_info 4 /OUTPUT 1 "WriteBack1";
    .port_info 5 /OUTPUT 1 "WriteBack0";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ALUOp";
v000001d30ae8ea70_0 .var "ALUOp", 1 0;
v000001d30ae8ff10_0 .var "ALUSrc", 0 0;
v000001d30ae8fdd0_0 .var "Branch", 0 0;
v000001d30ae8e6b0_0 .var "Jump", 0 0;
v000001d30ae8f790_0 .var "MemRead", 0 0;
v000001d30ae8f010_0 .var "MemWrite", 0 0;
v000001d30ae90050_0 .var "RegWrite", 0 0;
v000001d30ae8e750_0 .var "WriteBack0", 0 0;
v000001d30ae90370_0 .var "WriteBack1", 0 0;
v000001d30ae8f970_0 .net "funct3", 2 0, L_000001d30aea3450;  1 drivers
v000001d30ae8f290_0 .net "instr_i", 31 0, v000001d30ae9c730_0;  alias, 1 drivers
v000001d30ae8f0b0_0 .net "opcode", 6 0, L_000001d30aea2e10;  1 drivers
E_000001d30ae0c980 .event anyedge, v000001d30ae8f0b0_0, v000001d30ae8f970_0;
L_000001d30aea2e10 .part v000001d30ae9c730_0, 0, 7;
L_000001d30aea3450 .part v000001d30ae9c730_0, 12, 3;
S_000001d30aa20d20 .scope module, "EXEtoMEM" "EXEMEM_register" 3 275, 8 2 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 3 "WB_i";
    .port_info 4 /INPUT 3 "Mem_i";
    .port_info 5 /INPUT 1 "zero_i";
    .port_info 6 /INPUT 32 "alu_ans_i";
    .port_info 7 /INPUT 32 "rtdata_i";
    .port_info 8 /INPUT 5 "WBreg_i";
    .port_info 9 /INPUT 32 "pc_add4_i";
    .port_info 10 /OUTPUT 32 "instr_o";
    .port_info 11 /OUTPUT 3 "WB_o";
    .port_info 12 /OUTPUT 3 "Mem_o";
    .port_info 13 /OUTPUT 1 "zero_o";
    .port_info 14 /OUTPUT 32 "alu_ans_o";
    .port_info 15 /OUTPUT 32 "rtdata_o";
    .port_info 16 /OUTPUT 5 "WBreg_o";
    .port_info 17 /OUTPUT 32 "pc_add4_o";
v000001d30ae8f330_0 .net "Mem_i", 2 0, L_000001d30af00a00;  1 drivers
v000001d30ae8f510_0 .var "Mem_o", 2 0;
v000001d30ae8f830_0 .net "WB_i", 2 0, v000001d30ae92380_0;  alias, 1 drivers
v000001d30ae8fa10_0 .var "WB_o", 2 0;
v000001d30ae8ebb0_0 .net "WBreg_i", 4 0, v000001d30ae910c0_0;  alias, 1 drivers
v000001d30ae8f5b0_0 .var "WBreg_o", 4 0;
v000001d30ae8f1f0_0 .net "alu_ans_i", 31 0, v000001d30aea1b20_0;  alias, 1 drivers
v000001d30ae8f470_0 .var "alu_ans_o", 31 0;
v000001d30ae8fab0_0 .net "clk_i", 0 0, v000001d30aea40d0_0;  alias, 1 drivers
v000001d30ae8fd30_0 .net "instr_i", 31 0, v000001d30ae91d40_0;  alias, 1 drivers
v000001d30ae91840_0 .var "instr_o", 31 0;
v000001d30ae917a0_0 .net "pc_add4_i", 31 0, v000001d30ae91660_0;  alias, 1 drivers
v000001d30ae91f20_0 .var "pc_add4_o", 31 0;
v000001d30ae90bc0_0 .net "rst_i", 0 0, v000001d30aea2730_0;  alias, 1 drivers
v000001d30ae90800_0 .net "rtdata_i", 31 0, v000001d30ae906c0_0;  alias, 1 drivers
v000001d30ae91fc0_0 .var "rtdata_o", 31 0;
v000001d30ae90b20_0 .net "zero_i", 0 0, L_000001d30af010e0;  alias, 1 drivers
v000001d30ae913e0_0 .var "zero_o", 0 0;
E_000001d30ae0cc80/0 .event negedge, v000001d30ae90bc0_0;
E_000001d30ae0cc80/1 .event posedge, v000001d30ae8fe70_0;
E_000001d30ae0cc80 .event/or E_000001d30ae0cc80/0, E_000001d30ae0cc80/1;
S_000001d30aa20250 .scope module, "FWUnit" "ForwardingUnit" 3 233, 9 2 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IDEXE_RS1";
    .port_info 1 /INPUT 5 "IDEXE_RS2";
    .port_info 2 /INPUT 5 "EXEMEM_RD";
    .port_info 3 /INPUT 5 "MEMWB_RD";
    .port_info 4 /INPUT 1 "EXEMEM_RegWrite";
    .port_info 5 /INPUT 1 "MEMWB_RegWrite";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v000001d30ae90ee0_0 .net "EXEMEM_RD", 4 0, v000001d30ae8f5b0_0;  alias, 1 drivers
v000001d30ae90d00_0 .net "EXEMEM_RegWrite", 0 0, L_000001d30af01cc0;  1 drivers
v000001d30ae90da0_0 .var "ForwardA", 1 0;
v000001d30ae909e0_0 .var "ForwardB", 1 0;
v000001d30ae92100_0 .net "IDEXE_RS1", 4 0, L_000001d30af021c0;  1 drivers
v000001d30ae908a0_0 .net "IDEXE_RS2", 4 0, L_000001d30af02a80;  1 drivers
v000001d30ae90a80_0 .net "MEMWB_RD", 4 0, v000001d30ae9b5b0_0;  alias, 1 drivers
v000001d30ae92060_0 .net "MEMWB_RegWrite", 0 0, L_000001d30af024e0;  1 drivers
E_000001d30ae0ddc0/0 .event anyedge, v000001d30ae90d00_0, v000001d30ae92100_0, v000001d30ae8f5b0_0, v000001d30ae92060_0;
E_000001d30ae0ddc0/1 .event anyedge, v000001d30ae90a80_0, v000001d30ae908a0_0;
E_000001d30ae0ddc0 .event/or E_000001d30ae0ddc0/0, E_000001d30ae0ddc0/1;
S_000001d30aa203e0 .scope module, "Hazard_detection_obj" "Hazard_detection" 3 138, 10 2 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IFID_regRs";
    .port_info 1 /INPUT 5 "IFID_regRt";
    .port_info 2 /INPUT 5 "IDEXE_regRd";
    .port_info 3 /INPUT 1 "IDEXE_memRead";
    .port_info 4 /OUTPUT 1 "PC_write";
    .port_info 5 /OUTPUT 1 "IFID_write";
    .port_info 6 /OUTPUT 1 "control_output_select";
v000001d30ae91a20_0 .net "IDEXE_memRead", 0 0, L_000001d30aea27d0;  1 drivers
v000001d30ae90e40_0 .net "IDEXE_regRd", 4 0, v000001d30ae910c0_0;  alias, 1 drivers
v000001d30ae90f80_0 .net "IFID_regRs", 4 0, L_000001d30aea3f90;  1 drivers
v000001d30ae91b60_0 .net "IFID_regRt", 4 0, L_000001d30aea4210;  1 drivers
v000001d30ae921a0_0 .var "IFID_write", 0 0;
v000001d30ae918e0_0 .var "PC_write", 0 0;
v000001d30ae915c0_0 .var "control_output_select", 0 0;
E_000001d30ae0edc0 .event anyedge, v000001d30ae91a20_0, v000001d30ae8ebb0_0, v000001d30ae90f80_0, v000001d30ae91b60_0;
S_000001d30aa1dc40 .scope module, "IDtoEXE" "IDEXE_register" 3 198, 11 2 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 3 "WB_i";
    .port_info 4 /INPUT 2 "Mem_i";
    .port_info 5 /INPUT 3 "Exe_i";
    .port_info 6 /INPUT 32 "data1_i";
    .port_info 7 /INPUT 32 "data2_i";
    .port_info 8 /INPUT 32 "immgen_i";
    .port_info 9 /INPUT 4 "alu_ctrl_instr";
    .port_info 10 /INPUT 5 "WBreg_i";
    .port_info 11 /INPUT 32 "pc_add4_i";
    .port_info 12 /OUTPUT 32 "instr_o";
    .port_info 13 /OUTPUT 3 "WB_o";
    .port_info 14 /OUTPUT 2 "Mem_o";
    .port_info 15 /OUTPUT 3 "Exe_o";
    .port_info 16 /OUTPUT 32 "data1_o";
    .port_info 17 /OUTPUT 32 "data2_o";
    .port_info 18 /OUTPUT 32 "immgen_o";
    .port_info 19 /OUTPUT 4 "alu_ctrl_input";
    .port_info 20 /OUTPUT 5 "WBreg_o";
    .port_info 21 /OUTPUT 32 "pc_add4_o";
v000001d30ae91480_0 .net "Exe_i", 2 0, L_000001d30af00d20;  1 drivers
v000001d30ae91e80_0 .var "Exe_o", 2 0;
v000001d30ae91020_0 .net "Mem_i", 1 0, L_000001d30af012c0;  1 drivers
v000001d30ae92240_0 .var "Mem_o", 1 0;
v000001d30ae922e0_0 .net "WB_i", 2 0, L_000001d30af01360;  1 drivers
v000001d30ae92380_0 .var "WB_o", 2 0;
v000001d30ae904e0_0 .net "WBreg_i", 4 0, L_000001d30af02440;  1 drivers
v000001d30ae910c0_0 .var "WBreg_o", 4 0;
v000001d30ae91160_0 .var "alu_ctrl_input", 3 0;
v000001d30ae91200_0 .net "alu_ctrl_instr", 3 0, L_000001d30af00820;  1 drivers
v000001d30ae90580_0 .net "clk_i", 0 0, v000001d30aea40d0_0;  alias, 1 drivers
v000001d30ae90940_0 .net "data1_i", 31 0, L_000001d30adcc030;  alias, 1 drivers
v000001d30ae912a0_0 .var "data1_o", 31 0;
v000001d30ae90620_0 .net "data2_i", 31 0, L_000001d30aa43050;  alias, 1 drivers
v000001d30ae906c0_0 .var "data2_o", 31 0;
v000001d30ae91520_0 .net "immgen_i", 31 0, v000001d30ae9c050_0;  alias, 1 drivers
v000001d30ae91de0_0 .var "immgen_o", 31 0;
v000001d30ae90760_0 .net "instr_i", 31 0, v000001d30ae9c730_0;  alias, 1 drivers
v000001d30ae91d40_0 .var "instr_o", 31 0;
v000001d30ae91340_0 .net "pc_add4_i", 31 0, v000001d30ae9b970_0;  alias, 1 drivers
v000001d30ae91660_0 .var "pc_add4_o", 31 0;
v000001d30ae91700_0 .net "rst_i", 0 0, v000001d30aea2730_0;  alias, 1 drivers
S_000001d30aa1df40 .scope module, "IFtoID" "IFID_register" 3 122, 12 2 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "IFID_write";
    .port_info 4 /INPUT 32 "address_i";
    .port_info 5 /INPUT 32 "instr_i";
    .port_info 6 /INPUT 32 "pc_add4_i";
    .port_info 7 /OUTPUT 32 "address_o";
    .port_info 8 /OUTPUT 32 "instr_o";
    .port_info 9 /OUTPUT 32 "pc_add4_o";
P_000001d30ae0f980 .param/l "NOP" 1 12 14, C4<00000000000000000000000000010011>;
v000001d30ae91980_0 .net "IFID_write", 0 0, v000001d30ae921a0_0;  alias, 1 drivers
v000001d30ae91ac0_0 .net "address_i", 31 0, v000001d30ae9f610_0;  alias, 1 drivers
v000001d30ae91c00_0 .var "address_o", 31 0;
v000001d30ae91ca0_0 .net "clk_i", 0 0, v000001d30aea40d0_0;  alias, 1 drivers
v000001d30ae8e7f0_0 .net "flush", 0 0, o000001d30ae4e108;  alias, 0 drivers
v000001d30ae9cc30_0 .net "instr_i", 31 0, L_000001d30adcbee0;  alias, 1 drivers
v000001d30ae9c730_0 .var "instr_o", 31 0;
v000001d30ae9cd70_0 .net "pc_add4_i", 31 0, L_000001d30aea3310;  alias, 1 drivers
v000001d30ae9b970_0 .var "pc_add4_o", 31 0;
v000001d30ae9d310_0 .net "rst_i", 0 0, v000001d30aea2730_0;  alias, 1 drivers
S_000001d30aa17180 .scope module, "IM" "Instr_Memory" 3 114, 13 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_000001d30adcbee0 .functor BUFZ 32, L_000001d30aea4030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d30ae9ccd0_0 .net *"_ivl_0", 31 0, L_000001d30aea4030;  1 drivers
L_000001d30aea4680 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d30ae9c4b0_0 .net/2u *"_ivl_2", 31 0, L_000001d30aea4680;  1 drivers
v000001d30ae9c9b0_0 .net *"_ivl_4", 31 0, L_000001d30aea3a90;  1 drivers
v000001d30ae9bb50_0 .net "addr_i", 31 0, v000001d30ae9f610_0;  alias, 1 drivers
v000001d30ae9ce10_0 .var/i "i", 31 0;
v000001d30ae9d270_0 .net "instr_o", 31 0, L_000001d30adcbee0;  alias, 1 drivers
v000001d30ae9b510 .array "instruction_file", 31 0, 31 0;
L_000001d30aea4030 .array/port v000001d30ae9b510, L_000001d30aea3a90;
L_000001d30aea3a90 .arith/div 32, v000001d30ae9f610_0, L_000001d30aea4680;
S_000001d30aa17310 .scope module, "ImmGen" "Imm_Gen" 3 184, 14 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 32 "Imm_Gen_o";
v000001d30ae9c050_0 .var "Imm_Gen_o", 31 0;
v000001d30ae9c5f0_0 .net "func3", 2 0, L_000001d30af01f40;  1 drivers
v000001d30ae9c0f0_0 .net "instr_i", 31 0, v000001d30ae9c730_0;  alias, 1 drivers
v000001d30ae9c7d0_0 .net "opcode", 6 0, L_000001d30af00dc0;  1 drivers
E_000001d30ae0ef80 .event anyedge, v000001d30ae9c7d0_0, v000001d30ae8f290_0;
L_000001d30af00dc0 .part v000001d30ae9c730_0, 0, 7;
L_000001d30af01f40 .part v000001d30ae9c730_0, 12, 3;
S_000001d30aa174a0 .scope module, "MEMtoWB" "MEMWB_register" 3 310, 15 2 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 3 "WB_i";
    .port_info 3 /INPUT 32 "DM_i";
    .port_info 4 /INPUT 32 "alu_ans_i";
    .port_info 5 /INPUT 5 "WBreg_i";
    .port_info 6 /INPUT 32 "pc_add4_i";
    .port_info 7 /OUTPUT 3 "WB_o";
    .port_info 8 /OUTPUT 32 "DM_o";
    .port_info 9 /OUTPUT 32 "alu_ans_o";
    .port_info 10 /OUTPUT 5 "WBreg_o";
    .port_info 11 /OUTPUT 32 "pc_add4_o";
v000001d30ae9d130_0 .net "DM_i", 31 0, L_000001d30af033e0;  alias, 1 drivers
v000001d30ae9bc90_0 .var "DM_o", 31 0;
v000001d30ae9bf10_0 .net "WB_i", 2 0, v000001d30ae8fa10_0;  alias, 1 drivers
v000001d30ae9c190_0 .var "WB_o", 2 0;
v000001d30ae9c870_0 .net "WBreg_i", 4 0, v000001d30ae8f5b0_0;  alias, 1 drivers
v000001d30ae9b5b0_0 .var "WBreg_o", 4 0;
v000001d30ae9c230_0 .net "alu_ans_i", 31 0, v000001d30ae8f470_0;  alias, 1 drivers
v000001d30ae9d1d0_0 .var "alu_ans_o", 31 0;
v000001d30ae9c690_0 .net "clk_i", 0 0, v000001d30aea40d0_0;  alias, 1 drivers
v000001d30ae9ceb0_0 .net "pc_add4_i", 31 0, v000001d30ae91f20_0;  alias, 1 drivers
v000001d30ae9ca50_0 .var "pc_add4_o", 31 0;
v000001d30ae9b830_0 .net "rst_i", 0 0, v000001d30aea2730_0;  alias, 1 drivers
S_000001d30aa0d7e0 .scope module, "MUX_ALUSrc" "MUX_2to1" 3 226, 16 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v000001d30ae9cf50_0 .net *"_ivl_0", 31 0, L_000001d30af00aa0;  1 drivers
L_000001d30aea48c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d30ae9b650_0 .net *"_ivl_3", 30 0, L_000001d30aea48c0;  1 drivers
L_000001d30aea4908 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d30ae9bd30_0 .net/2u *"_ivl_4", 31 0, L_000001d30aea4908;  1 drivers
v000001d30ae9cff0_0 .net *"_ivl_6", 0 0, L_000001d30af01ae0;  1 drivers
v000001d30ae9c910_0 .net "data0_i", 31 0, v000001d30ae906c0_0;  alias, 1 drivers
v000001d30ae9d3b0_0 .net "data1_i", 31 0, v000001d30ae91de0_0;  alias, 1 drivers
v000001d30ae9bab0_0 .net "data_o", 31 0, L_000001d30af01040;  alias, 1 drivers
v000001d30ae9d090_0 .net "select_i", 0 0, L_000001d30af02120;  1 drivers
L_000001d30af00aa0 .concat [ 1 31 0 0], L_000001d30af02120, L_000001d30aea48c0;
L_000001d30af01ae0 .cmp/eq 32, L_000001d30af00aa0, L_000001d30aea4908;
L_000001d30af01040 .functor MUXZ 32, v000001d30ae91de0_0, v000001d30ae906c0_0, L_000001d30af01ae0, C4<>;
S_000001d30aa0d970 .scope module, "MUX_ALU_src1" "MUX_3to1" 3 245, 17 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v000001d30ae9c2d0_0 .net "data0_i", 31 0, v000001d30ae912a0_0;  alias, 1 drivers
v000001d30ae9b6f0_0 .net "data1_i", 31 0, v000001d30ae9c550_0;  alias, 1 drivers
v000001d30ae9caf0_0 .net "data2_i", 31 0, v000001d30ae8f470_0;  alias, 1 drivers
v000001d30ae9b790_0 .var "data_o", 31 0;
v000001d30ae9cb90_0 .net "select_i", 1 0, v000001d30ae90da0_0;  alias, 1 drivers
E_000001d30ae0f1c0 .event anyedge, v000001d30ae90da0_0, v000001d30ae912a0_0, v000001d30ae9b6f0_0, v000001d30ae8e9d0_0;
S_000001d30aa0db00 .scope module, "MUX_ALU_src2" "MUX_3to1" 3 253, 17 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v000001d30ae9b8d0_0 .net "data0_i", 31 0, L_000001d30af01040;  alias, 1 drivers
v000001d30ae9bdd0_0 .net "data1_i", 31 0, v000001d30ae9c550_0;  alias, 1 drivers
v000001d30ae9ba10_0 .net "data2_i", 31 0, v000001d30ae8f470_0;  alias, 1 drivers
v000001d30ae9c370_0 .var "data_o", 31 0;
v000001d30ae9bbf0_0 .net "select_i", 1 0, v000001d30ae909e0_0;  alias, 1 drivers
E_000001d30ae0f3c0 .event anyedge, v000001d30ae909e0_0, v000001d30ae9bab0_0, v000001d30ae9b6f0_0, v000001d30ae8e9d0_0;
S_000001d30ae9e1a0 .scope module, "MUX_MemtoReg" "MUX_3to1" 3 328, 17 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v000001d30ae9be70_0 .net "data0_i", 31 0, v000001d30ae9d1d0_0;  alias, 1 drivers
v000001d30ae9bfb0_0 .net "data1_i", 31 0, v000001d30ae9bc90_0;  alias, 1 drivers
v000001d30ae9c410_0 .net "data2_i", 31 0, v000001d30ae9ca50_0;  alias, 1 drivers
v000001d30ae9c550_0 .var "data_o", 31 0;
v000001d30ae9f4d0_0 .net "select_i", 1 0, L_000001d30af03a20;  1 drivers
E_000001d30ae0f440 .event anyedge, v000001d30ae9f4d0_0, v000001d30ae9d1d0_0, v000001d30ae9bc90_0, v000001d30ae9ca50_0;
S_000001d30ae9d6b0 .scope module, "MUX_PCSrc" "MUX_2to1" 3 101, 16 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v000001d30ae9f070_0 .net *"_ivl_0", 31 0, L_000001d30aea2c30;  1 drivers
L_000001d30aea45f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d30ae9f110_0 .net *"_ivl_3", 30 0, L_000001d30aea45f0;  1 drivers
L_000001d30aea4638 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d30aea00b0_0 .net/2u *"_ivl_4", 31 0, L_000001d30aea4638;  1 drivers
v000001d30ae9e8f0_0 .net *"_ivl_6", 0 0, L_000001d30aea33b0;  1 drivers
v000001d30ae9efd0_0 .net "data0_i", 31 0, L_000001d30aea3310;  alias, 1 drivers
v000001d30ae9edf0_0 .net "data1_i", 31 0, L_000001d30af023a0;  alias, 1 drivers
v000001d30ae9f930_0 .net "data_o", 31 0, L_000001d30aea2a50;  alias, 1 drivers
v000001d30aea01f0_0 .net "select_i", 0 0, L_000001d30aea3770;  alias, 1 drivers
L_000001d30aea2c30 .concat [ 1 31 0 0], L_000001d30aea3770, L_000001d30aea45f0;
L_000001d30aea33b0 .cmp/eq 32, L_000001d30aea2c30, L_000001d30aea4638;
L_000001d30aea2a50 .functor MUXZ 32, L_000001d30af023a0, L_000001d30aea3310, L_000001d30aea33b0, C4<>;
S_000001d30ae9e330 .scope module, "MUX_control" "MUX_2to1" 3 149, 16 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v000001d30ae9fe30_0 .net *"_ivl_0", 31 0, L_000001d30aea42b0;  1 drivers
L_000001d30aea46c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d30ae9f570_0 .net *"_ivl_3", 30 0, L_000001d30aea46c8;  1 drivers
L_000001d30aea4710 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d30ae9e990_0 .net/2u *"_ivl_4", 31 0, L_000001d30aea4710;  1 drivers
v000001d30ae9f1b0_0 .net *"_ivl_6", 0 0, L_000001d30aea2af0;  1 drivers
L_000001d30aea4758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d30ae9ee90_0 .net "data0_i", 31 0, L_000001d30aea4758;  1 drivers
v000001d30ae9f7f0_0 .net "data1_i", 31 0, L_000001d30aea2cd0;  1 drivers
v000001d30ae9ff70_0 .net "data_o", 31 0, L_000001d30aea2870;  1 drivers
v000001d30ae9ec10_0 .net "select_i", 0 0, v000001d30ae915c0_0;  alias, 1 drivers
L_000001d30aea42b0 .concat [ 1 31 0 0], v000001d30ae915c0_0, L_000001d30aea46c8;
L_000001d30aea2af0 .cmp/eq 32, L_000001d30aea42b0, L_000001d30aea4710;
L_000001d30aea2870 .functor MUXZ 32, L_000001d30aea2cd0, L_000001d30aea4758, L_000001d30aea2af0, C4<>;
S_000001d30ae9d840 .scope module, "PC" "ProgramCounter" 3 107, 18 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "PCWrite";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v000001d30ae9f430_0 .net "PCWrite", 0 0, v000001d30ae918e0_0;  alias, 1 drivers
v000001d30ae9eb70_0 .net "clk_i", 0 0, v000001d30aea40d0_0;  alias, 1 drivers
v000001d30aea0290_0 .net "pc_i", 31 0, L_000001d30aea2a50;  alias, 1 drivers
v000001d30ae9f610_0 .var "pc_o", 31 0;
v000001d30ae9fc50_0 .net "rst_i", 0 0, v000001d30aea2730_0;  alias, 1 drivers
S_000001d30ae9d9d0 .scope module, "PC_plus_4_Adder" "Adder" 3 95, 5 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v000001d30ae9e710_0 .net "src1_i", 31 0, v000001d30ae9f610_0;  alias, 1 drivers
v000001d30ae9ef30_0 .net "src2_i", 31 0, L_000001d30aea4518;  alias, 1 drivers
v000001d30ae9ecb0_0 .net "sum_o", 31 0, L_000001d30aea3310;  alias, 1 drivers
L_000001d30aea3310 .arith/sum 32, v000001d30ae9f610_0, L_000001d30aea4518;
S_000001d30ae9db60 .scope module, "RF" "Reg_File" 3 171, 19 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_000001d30adcc030 .functor BUFZ 32, L_000001d30af00640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d30aa43050 .functor BUFZ 32, L_000001d30af01400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d30ae9fcf0_0 .net "RDaddr_i", 4 0, v000001d30ae9b5b0_0;  alias, 1 drivers
v000001d30ae9fbb0_0 .net "RDdata_i", 31 0, v000001d30ae9c550_0;  alias, 1 drivers
v000001d30ae9f250_0 .net "RSaddr_i", 4 0, L_000001d30af02080;  1 drivers
v000001d30ae9f2f0_0 .net "RSdata_o", 31 0, L_000001d30adcc030;  alias, 1 drivers
v000001d30ae9fed0_0 .net "RTaddr_i", 4 0, L_000001d30af00b40;  1 drivers
v000001d30ae9f9d0_0 .net "RTdata_o", 31 0, L_000001d30aa43050;  alias, 1 drivers
v000001d30ae9e7b0_0 .net "RegWrite_i", 0 0, L_000001d30af02d00;  1 drivers
v000001d30ae9f6b0 .array/s "Reg_File", 31 0, 31 0;
v000001d30ae9ed50_0 .net *"_ivl_0", 31 0, L_000001d30af00640;  1 drivers
v000001d30ae9f390_0 .net *"_ivl_10", 6 0, L_000001d30af00780;  1 drivers
L_000001d30aea4830 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d30ae9f750_0 .net *"_ivl_13", 1 0, L_000001d30aea4830;  1 drivers
v000001d30ae9fa70_0 .net *"_ivl_2", 6 0, L_000001d30af00c80;  1 drivers
L_000001d30aea47e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d30ae9fd90_0 .net *"_ivl_5", 1 0, L_000001d30aea47e8;  1 drivers
v000001d30ae9e850_0 .net *"_ivl_8", 31 0, L_000001d30af01400;  1 drivers
v000001d30ae9fb10_0 .net "clk_i", 0 0, v000001d30aea40d0_0;  alias, 1 drivers
v000001d30aea0010_0 .net "rst_i", 0 0, v000001d30aea2730_0;  alias, 1 drivers
E_000001d30ae102c0 .event negedge, v000001d30ae8fe70_0;
L_000001d30af00640 .array/port v000001d30ae9f6b0, L_000001d30af00c80;
L_000001d30af00c80 .concat [ 5 2 0 0], L_000001d30af02080, L_000001d30aea47e8;
L_000001d30af01400 .array/port v000001d30ae9f6b0, L_000001d30af00780;
L_000001d30af00780 .concat [ 5 2 0 0], L_000001d30af00b40, L_000001d30aea4830;
S_000001d30ae9dcf0 .scope module, "SL1" "Shift_Left_1" 3 188, 20 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v000001d30aea0150_0 .net *"_ivl_2", 30 0, L_000001d30af01900;  1 drivers
L_000001d30aea4878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d30aea0330_0 .net *"_ivl_4", 0 0, L_000001d30aea4878;  1 drivers
v000001d30aea03d0_0 .net "data_i", 31 0, v000001d30ae9c050_0;  alias, 1 drivers
v000001d30ae9ea30_0 .net "data_o", 31 0, L_000001d30af02940;  alias, 1 drivers
L_000001d30af01900 .part v000001d30ae9c050_0, 0, 31;
L_000001d30af02940 .concat [ 1 31 0 0], L_000001d30aea4878, L_000001d30af01900;
S_000001d30ae9de80 .scope module, "alu" "alu" 3 266, 21 3 0, S_000001d30ae3dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 32 "src1";
    .port_info 2 /INPUT 32 "src2";
    .port_info 3 /INPUT 4 "ALU_control";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "Zero";
v000001d30ae9ead0_0 .net "ALU_control", 3 0, v000001d30ade6ce0_0;  alias, 1 drivers
v000001d30ae9e530_0 .net "Zero", 0 0, L_000001d30af010e0;  alias, 1 drivers
L_000001d30aea4950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d30ae9e5d0_0 .net/2u *"_ivl_0", 31 0, L_000001d30aea4950;  1 drivers
v000001d30ae9e670_0 .net *"_ivl_2", 0 0, L_000001d30af01b80;  1 drivers
L_000001d30aea4998 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d30aea18a0_0 .net/2s *"_ivl_4", 1 0, L_000001d30aea4998;  1 drivers
L_000001d30aea49e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d30aea1c60_0 .net/2s *"_ivl_6", 1 0, L_000001d30aea49e0;  1 drivers
v000001d30aea0900_0 .net *"_ivl_8", 1 0, L_000001d30af008c0;  1 drivers
v000001d30aea1b20_0 .var "result", 31 0;
v000001d30aea0f40_0 .net "rst_n", 0 0, v000001d30aea2730_0;  alias, 1 drivers
v000001d30aea0fe0_0 .net "src1", 31 0, v000001d30ae9b790_0;  alias, 1 drivers
v000001d30aea1ee0_0 .net "src2", 31 0, v000001d30ae9c370_0;  alias, 1 drivers
E_000001d30ae10780 .event anyedge, v000001d30ade6ce0_0, v000001d30ae9b790_0, v000001d30ae9c370_0;
L_000001d30af01b80 .cmp/eq 32, v000001d30aea1b20_0, L_000001d30aea4950;
L_000001d30af008c0 .functor MUXZ 2, L_000001d30aea49e0, L_000001d30aea4998, L_000001d30af01b80, C4<>;
L_000001d30af010e0 .part L_000001d30af008c0, 0, 1;
    .scope S_000001d30ae9d840;
T_0 ;
    %wait E_000001d30ae0c180;
    %load/vec4 v000001d30ae9fc50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d30ae9f610_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d30ae9f430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d30aea0290_0;
    %assign/vec4 v000001d30ae9f610_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d30aa17180;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d30ae9ce10_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001d30ae9ce10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d30ae9ce10_0;
    %store/vec4a v000001d30ae9b510, 4, 0;
    %load/vec4 v000001d30ae9ce10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d30ae9ce10_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 13 14 "$readmemb", "test_data/CO_test_data8.txt", v000001d30ae9b510 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001d30aa1df40;
T_2 ;
    %wait E_000001d30ae0c180;
    %load/vec4 v000001d30ae9d310_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v000001d30ae8e7f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001d30ae9c730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d30ae91c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d30ae9b970_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d30ae91980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001d30ae9cc30_0;
    %assign/vec4 v000001d30ae9c730_0, 0;
    %load/vec4 v000001d30ae91ac0_0;
    %assign/vec4 v000001d30ae91c00_0, 0;
    %load/vec4 v000001d30ae9cd70_0;
    %assign/vec4 v000001d30ae9b970_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d30aa203e0;
T_3 ;
    %wait E_000001d30ae0edc0;
    %load/vec4 v000001d30ae91a20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d30ae90e40_0;
    %load/vec4 v000001d30ae90f80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d30ae90e40_0;
    %load/vec4 v000001d30ae91b60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae918e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae921a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae915c0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae918e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae921a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae915c0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d30aa20b90;
T_4 ;
    %wait E_000001d30ae0c980;
    %load/vec4 v000001d30ae8f0b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae90050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8e6b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d30ae90370_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d30ae8e750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8f010_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d30ae8ff10_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001d30ae8ea70_0, 0, 2;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae90050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8e6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae90370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8e750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8f010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8ff10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d30ae8ea70_0, 0, 2;
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae90050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8e6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae90370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8e750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8f010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae8ff10_0, 0, 1;
    %load/vec4 v000001d30ae8f970_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v000001d30ae8f970_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %store/vec4 v000001d30ae8ea70_0, 0, 2;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae90050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8e6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae90370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae8e750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae8f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8f010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae8ff10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d30ae8ea70_0, 0, 2;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae90050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8e6b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d30ae90370_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d30ae8e750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8f790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae8f010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae8ff10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d30ae8ea70_0, 0, 2;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae90050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae8fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8e6b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d30ae90370_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d30ae8e750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8f010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8ff10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d30ae8ea70_0, 0, 2;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae90050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8fdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae8e6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae90370_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d30ae8e750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8f010_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d30ae8ff10_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001d30ae8ea70_0, 0, 2;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae90050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8fdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae8e6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30ae90370_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d30ae8e750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30ae8f010_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d30ae8ff10_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001d30ae8ea70_0, 0, 2;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001d30ae9db60;
T_5 ;
    %wait E_000001d30ae102c0;
    %load/vec4 v000001d30aea0010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d30ae9e7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001d30ae9fbb0_0;
    %load/vec4 v000001d30ae9fcf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001d30ae9fcf0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d30ae9f6b0, 4;
    %load/vec4 v000001d30ae9fcf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae9f6b0, 0, 4;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d30aa17310;
T_6 ;
    %wait E_000001d30ae0ef80;
    %load/vec4 v000001d30ae9c7d0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/z;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_6.5, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d30ae9c050_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d30ae9c050_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d30ae9c050_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d30ae9c050_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d30ae9c050_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000001d30ae9c050_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d30ae9c0f0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001d30ae9c050_0, 0, 32;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d30aa1dc40;
T_7 ;
    %wait E_000001d30ae0cc80;
    %load/vec4 v000001d30ae91700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d30ae91d40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d30ae92380_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d30ae92240_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d30ae91e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d30ae912a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d30ae906c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d30ae91de0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d30ae91160_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d30ae910c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d30ae91660_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d30ae90760_0;
    %assign/vec4 v000001d30ae91d40_0, 0;
    %load/vec4 v000001d30ae922e0_0;
    %assign/vec4 v000001d30ae92380_0, 0;
    %load/vec4 v000001d30ae91020_0;
    %assign/vec4 v000001d30ae92240_0, 0;
    %load/vec4 v000001d30ae91480_0;
    %assign/vec4 v000001d30ae91e80_0, 0;
    %load/vec4 v000001d30ae90940_0;
    %assign/vec4 v000001d30ae912a0_0, 0;
    %load/vec4 v000001d30ae90620_0;
    %assign/vec4 v000001d30ae906c0_0, 0;
    %load/vec4 v000001d30ae91520_0;
    %assign/vec4 v000001d30ae91de0_0, 0;
    %load/vec4 v000001d30ae91200_0;
    %assign/vec4 v000001d30ae91160_0, 0;
    %load/vec4 v000001d30ae904e0_0;
    %assign/vec4 v000001d30ae910c0_0, 0;
    %load/vec4 v000001d30ae91340_0;
    %assign/vec4 v000001d30ae91660_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d30aa20250;
T_8 ;
    %wait E_000001d30ae0ddc0;
    %load/vec4 v000001d30ae90d00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d30ae92100_0;
    %load/vec4 v000001d30ae90ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d30ae90ee0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d30ae90da0_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d30ae92060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d30ae92100_0;
    %load/vec4 v000001d30ae90a80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d30ae90a80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d30ae90da0_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d30ae90da0_0, 0, 2;
T_8.3 ;
T_8.1 ;
    %load/vec4 v000001d30ae90d00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d30ae908a0_0;
    %load/vec4 v000001d30ae90ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d30ae90ee0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d30ae909e0_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001d30ae92060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d30ae908a0_0;
    %load/vec4 v000001d30ae90a80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d30ae90a80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d30ae909e0_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d30ae909e0_0, 0, 2;
T_8.7 ;
T_8.5 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001d30aa0d970;
T_9 ;
    %wait E_000001d30ae0f1c0;
    %load/vec4 v000001d30ae9cb90_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000001d30ae9c2d0_0;
    %store/vec4 v000001d30ae9b790_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d30ae9cb90_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v000001d30ae9b6f0_0;
    %store/vec4 v000001d30ae9b790_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001d30ae9cb90_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v000001d30ae9caf0_0;
    %store/vec4 v000001d30ae9b790_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d30ae9b790_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001d30aa0db00;
T_10 ;
    %wait E_000001d30ae0f3c0;
    %load/vec4 v000001d30ae9bbf0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000001d30ae9b8d0_0;
    %store/vec4 v000001d30ae9c370_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d30ae9bbf0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v000001d30ae9bdd0_0;
    %store/vec4 v000001d30ae9c370_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001d30ae9bbf0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v000001d30ae9ba10_0;
    %store/vec4 v000001d30ae9c370_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d30ae9c370_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d30a9b6150;
T_11 ;
    %wait E_000001d30ae0b4c0;
    %load/vec4 v000001d30aa186c0_0;
    %dup/vec4;
    %pushi/vec4 0, 60, 6;
    %cmp/z;
    %jmp/1 T_11.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 60, 6;
    %cmp/z;
    %jmp/1 T_11.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/z;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/z;
    %jmp/1 T_11.4, 4;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/z;
    %jmp/1 T_11.5, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/z;
    %jmp/1 T_11.6, 4;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/z;
    %jmp/1 T_11.7, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/z;
    %jmp/1 T_11.8, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/z;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001d30ade6ce0_0, 0, 4;
    %jmp T_11.11;
T_11.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d30ade6ce0_0, 0, 4;
    %jmp T_11.11;
T_11.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d30ade6ce0_0, 0, 4;
    %jmp T_11.11;
T_11.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d30ade6ce0_0, 0, 4;
    %jmp T_11.11;
T_11.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d30ade6ce0_0, 0, 4;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d30ade6ce0_0, 0, 4;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d30ade6ce0_0, 0, 4;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001d30ade6ce0_0, 0, 4;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001d30ade6ce0_0, 0, 4;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001d30ade6ce0_0, 0, 4;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001d30ade6ce0_0, 0, 4;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001d30ae9de80;
T_12 ;
    %wait E_000001d30ae10780;
    %load/vec4 v000001d30ae9ead0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/z;
    %jmp/1 T_12.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/z;
    %jmp/1 T_12.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/z;
    %jmp/1 T_12.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/z;
    %jmp/1 T_12.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/z;
    %jmp/1 T_12.4, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/z;
    %jmp/1 T_12.5, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/z;
    %jmp/1 T_12.6, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_12.7, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/z;
    %jmp/1 T_12.8, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/z;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d30aea1b20_0, 0, 32;
    %jmp T_12.11;
T_12.0 ;
    %load/vec4 v000001d30aea0fe0_0;
    %load/vec4 v000001d30aea1ee0_0;
    %and;
    %store/vec4 v000001d30aea1b20_0, 0, 32;
    %jmp T_12.11;
T_12.1 ;
    %load/vec4 v000001d30aea0fe0_0;
    %load/vec4 v000001d30aea1ee0_0;
    %or;
    %store/vec4 v000001d30aea1b20_0, 0, 32;
    %jmp T_12.11;
T_12.2 ;
    %load/vec4 v000001d30aea0fe0_0;
    %load/vec4 v000001d30aea1ee0_0;
    %add;
    %store/vec4 v000001d30aea1b20_0, 0, 32;
    %jmp T_12.11;
T_12.3 ;
    %load/vec4 v000001d30aea0fe0_0;
    %load/vec4 v000001d30aea1ee0_0;
    %sub;
    %store/vec4 v000001d30aea1b20_0, 0, 32;
    %jmp T_12.11;
T_12.4 ;
    %load/vec4 v000001d30aea0fe0_0;
    %load/vec4 v000001d30aea1ee0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.13, 8;
T_12.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.13, 8;
 ; End of false expr.
    %blend;
T_12.13;
    %store/vec4 v000001d30aea1b20_0, 0, 32;
    %jmp T_12.11;
T_12.5 ;
    %load/vec4 v000001d30aea0fe0_0;
    %load/vec4 v000001d30aea1ee0_0;
    %nor;
    %store/vec4 v000001d30aea1b20_0, 0, 32;
    %jmp T_12.11;
T_12.6 ;
    %load/vec4 v000001d30aea0fe0_0;
    %load/vec4 v000001d30aea1ee0_0;
    %nand;
    %store/vec4 v000001d30aea1b20_0, 0, 32;
    %jmp T_12.11;
T_12.7 ;
    %load/vec4 v000001d30aea0fe0_0;
    %ix/getv 4, v000001d30aea1ee0_0;
    %shiftr 4;
    %store/vec4 v000001d30aea1b20_0, 0, 32;
    %jmp T_12.11;
T_12.8 ;
    %load/vec4 v000001d30aea0fe0_0;
    %ix/getv 4, v000001d30aea1ee0_0;
    %shiftl 4;
    %store/vec4 v000001d30aea1b20_0, 0, 32;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v000001d30aea0fe0_0;
    %load/vec4 v000001d30aea1ee0_0;
    %xor;
    %store/vec4 v000001d30aea1b20_0, 0, 32;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001d30aa20d20;
T_13 ;
    %wait E_000001d30ae0cc80;
    %load/vec4 v000001d30ae90bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d30ae91840_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d30ae8fa10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d30ae8f510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d30ae913e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d30ae8f470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d30ae91fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d30ae8f5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d30ae91f20_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001d30ae8fd30_0;
    %assign/vec4 v000001d30ae91840_0, 0;
    %load/vec4 v000001d30ae8f830_0;
    %assign/vec4 v000001d30ae8fa10_0, 0;
    %load/vec4 v000001d30ae8f330_0;
    %assign/vec4 v000001d30ae8f510_0, 0;
    %load/vec4 v000001d30ae90b20_0;
    %assign/vec4 v000001d30ae913e0_0, 0;
    %load/vec4 v000001d30ae8f1f0_0;
    %assign/vec4 v000001d30ae8f470_0, 0;
    %load/vec4 v000001d30ae90800_0;
    %assign/vec4 v000001d30ae91fc0_0, 0;
    %load/vec4 v000001d30ae8ebb0_0;
    %assign/vec4 v000001d30ae8f5b0_0, 0;
    %load/vec4 v000001d30ae917a0_0;
    %assign/vec4 v000001d30ae91f20_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001d30a9b6470;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d30ae8e610_0, 0, 32;
T_14.0 ;
    %load/vec4 v000001d30ae8e610_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001d30ae8e610_0;
    %store/vec4a v000001d30ae8ef70, 4, 0;
    %load/vec4 v000001d30ae8e610_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d30ae8e610_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d30ae8ef70, 4, 0;
    %end;
    .thread T_14;
    .scope S_000001d30a9b6470;
T_15 ;
    %wait E_000001d30ae0c180;
    %load/vec4 v000001d30ae90230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001d30ae8f650_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001d30ae8e9d0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae8ef70, 0, 4;
    %load/vec4 v000001d30ae8f650_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001d30ae8e9d0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae8ef70, 0, 4;
    %load/vec4 v000001d30ae8f650_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001d30ae8e9d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae8ef70, 0, 4;
    %load/vec4 v000001d30ae8f650_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001d30ae8e9d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d30ae8ef70, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d30aa174a0;
T_16 ;
    %wait E_000001d30ae0cc80;
    %load/vec4 v000001d30ae9b830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d30ae9c190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d30ae9bc90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d30ae9d1d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d30ae9b5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d30ae9ca50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001d30ae9bf10_0;
    %assign/vec4 v000001d30ae9c190_0, 0;
    %load/vec4 v000001d30ae9d130_0;
    %assign/vec4 v000001d30ae9bc90_0, 0;
    %load/vec4 v000001d30ae9c230_0;
    %assign/vec4 v000001d30ae9d1d0_0, 0;
    %load/vec4 v000001d30ae9c870_0;
    %assign/vec4 v000001d30ae9b5b0_0, 0;
    %load/vec4 v000001d30ae9ceb0_0;
    %assign/vec4 v000001d30ae9ca50_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001d30ae9e1a0;
T_17 ;
    %wait E_000001d30ae0f440;
    %load/vec4 v000001d30ae9f4d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v000001d30ae9be70_0;
    %store/vec4 v000001d30ae9c550_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001d30ae9f4d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v000001d30ae9bfb0_0;
    %store/vec4 v000001d30ae9c550_0, 0, 32;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000001d30ae9f4d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v000001d30ae9c410_0;
    %store/vec4 v000001d30ae9c550_0, 0, 32;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d30ae9c550_0, 0, 32;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001d30ae3da20;
T_18 ;
    %delay 25000, 0;
    %load/vec4 v000001d30aea40d0_0;
    %inv;
    %store/vec4 v000001d30aea40d0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_000001d30ae3da20;
T_19 ;
    %vpi_call 2 18 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d30ae3da20 {0 0 0};
    %end;
    .thread T_19;
    .scope S_000001d30ae3da20;
T_20 ;
    %vpi_func 2 24 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v000001d30aea3270_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30aea40d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d30aea39f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d30aea2730_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d30aea2730_0, 0, 1;
    %delay 1750000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %vpi_call 2 31 "$fclose", v000001d30aea3270_0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_000001d30ae3da20;
T_21 ;
    %wait E_000001d30ae0c180;
    %load/vec4 v000001d30aea39f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d30aea39f0_0, 0, 32;
    %load/vec4 v000001d30aea39f0_0;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 37 "$display", "PC = %d", v000001d30ae9f610_0 {0 0 0};
    %vpi_call 2 38 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v000001d30ae8eb10_0, v000001d30ae8eb10_1, v000001d30ae8eb10_2, v000001d30ae8eb10_3, v000001d30ae8eb10_4, v000001d30ae8eb10_5, v000001d30ae8eb10_6, v000001d30ae8eb10_7 {0 0 0};
    %vpi_call 2 39 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v000001d30ae8eb10_8, v000001d30ae8eb10_9, v000001d30ae8eb10_10, v000001d30ae8eb10_11, v000001d30ae8eb10_12, v000001d30ae8eb10_13, v000001d30ae8eb10_14, v000001d30ae8eb10_15 {0 0 0};
    %vpi_call 2 40 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v000001d30ae8eb10_16, v000001d30ae8eb10_17, v000001d30ae8eb10_18, v000001d30ae8eb10_19, v000001d30ae8eb10_20, v000001d30ae8eb10_21, v000001d30ae8eb10_22, v000001d30ae8eb10_23 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v000001d30ae8eb10_24, v000001d30ae8eb10_25, v000001d30ae8eb10_26, v000001d30ae8eb10_27, v000001d30ae8eb10_28, v000001d30ae8eb10_29, v000001d30ae8eb10_30, v000001d30ae8eb10_31 {0 0 0};
    %vpi_call 2 42 "$display", "Registers" {0 0 0};
    %vpi_call 2 43 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v000001d30ae9f6b0, 0>, &A<v000001d30ae9f6b0, 1>, &A<v000001d30ae9f6b0, 2>, &A<v000001d30ae9f6b0, 3>, &A<v000001d30ae9f6b0, 4>, &A<v000001d30ae9f6b0, 5>, &A<v000001d30ae9f6b0, 6>, &A<v000001d30ae9f6b0, 7> {0 0 0};
    %vpi_call 2 44 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v000001d30ae9f6b0, 8>, &A<v000001d30ae9f6b0, 9>, &A<v000001d30ae9f6b0, 10>, &A<v000001d30ae9f6b0, 11>, &A<v000001d30ae9f6b0, 12>, &A<v000001d30ae9f6b0, 13>, &A<v000001d30ae9f6b0, 14>, &A<v000001d30ae9f6b0, 15> {0 0 0};
    %vpi_call 2 45 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v000001d30ae9f6b0, 16>, &A<v000001d30ae9f6b0, 17>, &A<v000001d30ae9f6b0, 18>, &A<v000001d30ae9f6b0, 19>, &A<v000001d30ae9f6b0, 20>, &A<v000001d30ae9f6b0, 21>, &A<v000001d30ae9f6b0, 22>, &A<v000001d30ae9f6b0, 23> {0 0 0};
    %vpi_call 2 46 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v000001d30ae9f6b0, 24>, &A<v000001d30ae9f6b0, 25>, &A<v000001d30ae9f6b0, 26>, &A<v000001d30ae9f6b0, 27>, &A<v000001d30ae9f6b0, 28>, &A<v000001d30ae9f6b0, 29>, &A<v000001d30ae9f6b0, 30>, &A<v000001d30ae9f6b0, 31> {0 0 0};
    %vpi_call 2 47 "$fwrite", v000001d30aea3270_0, "PC = %d\012", v000001d30ae9f610_0 {0 0 0};
    %vpi_call 2 48 "$fwrite", v000001d30aea3270_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v000001d30ae8eb10_0, v000001d30ae8eb10_1, v000001d30ae8eb10_2, v000001d30ae8eb10_3, v000001d30ae8eb10_4, v000001d30ae8eb10_5, v000001d30ae8eb10_6, v000001d30ae8eb10_7 {0 0 0};
    %vpi_call 2 49 "$fwrite", v000001d30aea3270_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v000001d30ae8eb10_8, v000001d30ae8eb10_9, v000001d30ae8eb10_10, v000001d30ae8eb10_11, v000001d30ae8eb10_12, v000001d30ae8eb10_13, v000001d30ae8eb10_14, v000001d30ae8eb10_15 {0 0 0};
    %vpi_call 2 50 "$fwrite", v000001d30aea3270_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v000001d30ae8eb10_16, v000001d30ae8eb10_17, v000001d30ae8eb10_18, v000001d30ae8eb10_19, v000001d30ae8eb10_20, v000001d30ae8eb10_21, v000001d30ae8eb10_22, v000001d30ae8eb10_23 {0 0 0};
    %vpi_call 2 51 "$fwrite", v000001d30aea3270_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v000001d30ae8eb10_24, v000001d30ae8eb10_25, v000001d30ae8eb10_26, v000001d30ae8eb10_27, v000001d30ae8eb10_28, v000001d30ae8eb10_29, v000001d30ae8eb10_30, v000001d30ae8eb10_31 {0 0 0};
    %vpi_call 2 52 "$fwrite", v000001d30aea3270_0, "Registers\012" {0 0 0};
    %vpi_call 2 53 "$fwrite", v000001d30aea3270_0, "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", &A<v000001d30ae9f6b0, 0>, &A<v000001d30ae9f6b0, 1>, &A<v000001d30ae9f6b0, 2>, &A<v000001d30ae9f6b0, 3>, &A<v000001d30ae9f6b0, 4>, &A<v000001d30ae9f6b0, 5>, &A<v000001d30ae9f6b0, 6>, &A<v000001d30ae9f6b0, 7> {0 0 0};
    %vpi_call 2 54 "$fwrite", v000001d30aea3270_0, "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d\012", &A<v000001d30ae9f6b0, 8>, &A<v000001d30ae9f6b0, 9>, &A<v000001d30ae9f6b0, 10>, &A<v000001d30ae9f6b0, 11>, &A<v000001d30ae9f6b0, 12>, &A<v000001d30ae9f6b0, 13>, &A<v000001d30ae9f6b0, 14>, &A<v000001d30ae9f6b0, 15> {0 0 0};
    %vpi_call 2 55 "$fwrite", v000001d30aea3270_0, "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d\012", &A<v000001d30ae9f6b0, 16>, &A<v000001d30ae9f6b0, 17>, &A<v000001d30ae9f6b0, 18>, &A<v000001d30ae9f6b0, 19>, &A<v000001d30ae9f6b0, 20>, &A<v000001d30ae9f6b0, 21>, &A<v000001d30ae9f6b0, 22>, &A<v000001d30ae9f6b0, 23> {0 0 0};
    %vpi_call 2 56 "$fwrite", v000001d30aea3270_0, "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v000001d30ae9f6b0, 24>, &A<v000001d30ae9f6b0, 25>, &A<v000001d30ae9f6b0, 26>, &A<v000001d30ae9f6b0, 27>, &A<v000001d30ae9f6b0, 28>, &A<v000001d30ae9f6b0, 29>, &A<v000001d30ae9f6b0, 30>, &A<v000001d30ae9f6b0, 31> {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "EXEMEM_register.v";
    "ForwardingUnit.v";
    "Hazard_detection.v";
    "IDEXE_register.v";
    "IFID_register.v";
    "Instr_Memory.v";
    "Imm_Gen.v";
    "MEMWB_register.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_1.v";
    "alu.v";
