#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan 17 21:59:42 2021
# Process ID: 23565
# Current directory: /home/cloud/gitLocal/msoc/fpga/uart/uart.runs/synth_1
# Command line: vivado -log uart_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_top.tcl
# Log file: /home/cloud/gitLocal/msoc/fpga/uart/uart.runs/synth_1/uart_top.vds
# Journal file: /home/cloud/gitLocal/msoc/fpga/uart/uart.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source uart_top.tcl -notrace
Command: synth_design -top uart_top -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23621
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2317.324 ; gain = 0.000 ; free physical = 233 ; free virtual = 3469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_top' [/home/cloud/gitLocal/msoc/fpga/uart/uart.srcs/sources_1/new/uart_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_src' [/home/cloud/gitLocal/msoc/fpga/uart/uart.srcs/sources_1/new/uart_src.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_src' (1#1) [/home/cloud/gitLocal/msoc/fpga/uart/uart.srcs/sources_1/new/uart_src.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/cloud/gitLocal/msoc/src/uart.sv:1]
	Parameter REG_RX_FIFO bound to: 4'b0000 
	Parameter REG_TX_FIFO bound to: 4'b0100 
INFO: [Synth 8-6157] synthesizing module 'uartlite' [/home/cloud/gitLocal/msoc/fpga/uart/uart.runs/synth_1/.Xil/Vivado-23565-cloud-Vostro-3471/realtime/uartlite_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uartlite' (2#1) [/home/cloud/gitLocal/msoc/fpga/uart/uart.runs/synth_1/.Xil/Vivado-23565-cloud-Vostro-3471/realtime/uartlite_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart' (3#1) [/home/cloud/gitLocal/msoc/src/uart.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (4#1) [/home/cloud/gitLocal/msoc/fpga/uart/uart.srcs/sources_1/new/uart_top.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2317.324 ; gain = 0.000 ; free physical = 227 ; free virtual = 3411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2317.324 ; gain = 0.000 ; free physical = 916 ; free virtual = 4100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2317.324 ; gain = 0.000 ; free physical = 916 ; free virtual = 4100
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.324 ; gain = 0.000 ; free physical = 904 ; free virtual = 4088
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cloud/gitLocal/msoc/fpga/uart/uart.gen/sources_1/ip/uartlite/uartlite/uartlite_in_context.xdc] for cell 'u_uart/uartlite'
Finished Parsing XDC File [/home/cloud/gitLocal/msoc/fpga/uart/uart.gen/sources_1/ip/uartlite/uartlite/uartlite_in_context.xdc] for cell 'u_uart/uartlite'
Parsing XDC File [/home/cloud/gitLocal/msoc/fpga/uart/uart.srcs/constrs_1/new/uart.xdc]
Finished Parsing XDC File [/home/cloud/gitLocal/msoc/fpga/uart/uart.srcs/constrs_1/new/uart.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cloud/gitLocal/msoc/fpga/uart/uart.srcs/constrs_1/new/uart.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.285 ; gain = 0.000 ; free physical = 891 ; free virtual = 4075
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.285 ; gain = 0.000 ; free physical = 891 ; free virtual = 4075
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 960 ; free virtual = 4144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 960 ; free virtual = 4144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_uart/uartlite. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 960 ; free virtual = 4144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 951 ; free virtual = 4136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input    7 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 937 ; free virtual = 4125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 818 ; free virtual = 4006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 818 ; free virtual = 4006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 816 ; free virtual = 4004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 816 ; free virtual = 4004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 816 ; free virtual = 4004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 816 ; free virtual = 4004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 816 ; free virtual = 4004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 816 ; free virtual = 4004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 816 ; free virtual = 4004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |uartlite      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |uartlite |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |     6|
|4     |LUT1     |     1|
|5     |LUT2     |     4|
|6     |LUT3     |     6|
|7     |LUT4     |     4|
|8     |LUT6     |    29|
|9     |FDCE     |    32|
|10    |IBUF     |     3|
|11    |OBUF     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 816 ; free virtual = 4004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2365.285 ; gain = 0.000 ; free physical = 870 ; free virtual = 4058
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2365.285 ; gain = 47.961 ; free physical = 870 ; free virtual = 4058
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.285 ; gain = 0.000 ; free physical = 954 ; free virtual = 4143
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.285 ; gain = 0.000 ; free physical = 901 ; free virtual = 4089
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2365.285 ; gain = 48.023 ; free physical = 1046 ; free virtual = 4234
INFO: [Common 17-1381] The checkpoint '/home/cloud/gitLocal/msoc/fpga/uart/uart.runs/synth_1/uart_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_top_utilization_synth.rpt -pb uart_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 17 22:00:07 2021...
