/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module Q2aFSM(clk, reset, w, z);
  input clk;
  wire clk;
  input reset;
  wire reset;
  input w;
  wire w;
  output z;
  reg z;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire [1:0] _21_;
  wire [1:0] _22_;
  wire [11:0] _23_;
  wire [11:0] _24_;
  wire [3:0] _25_;
  wire [2:0] _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  reg [2:0] state;
  always @*
    if (!_12_) z = _00_;
  always @(posedge clk)
    if (_01_) state[2] <= 1'h0;
    else state[2] <= _26_[2];
  always @(posedge clk)
    if (_01_) state[0] <= 1'h0;
    else state[0] <= _26_[0];
  always @(posedge clk)
    if (_01_) state[1] <= 1'h0;
    else state[1] <= _26_[1];
  assign _16_ = ~_31_;
  assign _14_ = ~state[0];
  assign _13_ = ~state[1];
  assign _15_ = ~state[2];
  assign _12_ = _02_ & _11_;
  assign _11_ = _03_ & _10_;
  assign _10_ = _04_ & _09_;
  assign _09_ = _05_ & _08_;
  assign _08_ = _06_ & _07_;
  assign _24_[9] = w & _25_[3];
  assign _24_[6] = w & _25_[2];
  assign _24_[3] = _23_[0] & _25_[1];
  assign _24_[5] = w & _25_[1];
  assign _24_[0] = _23_[0] & _24_[1];
  assign _25_[1] = _28_ | _29_;
  assign _24_[1] = _27_ | _30_;
  assign _00_ = _27_ | _28_;
  assign _07_ = _17_ | _15_;
  assign _18_ = state[0] | state[1];
  assign _06_ = _18_ | _15_;
  assign _19_ = _14_ | _13_;
  assign _05_ = _19_ | state[2];
  assign _20_ = state[0] | _13_;
  assign _04_ = _20_ | state[2];
  assign _17_ = _14_ | state[1];
  assign _03_ = _17_ | state[2];
  assign _26_[2] = _24_[5] | _24_[6];
  assign _26_[1] = _24_[1] | _24_[3];
  assign _21_[0] = _24_[0] | _24_[3];
  assign _21_[1] = _24_[6] | _24_[9];
  assign _26_[0] = _21_[0] | _21_[1];
  assign _22_[0] = _24_[1] | _25_[1];
  assign _22_[1] = _25_[2] | _25_[3];
  assign _31_ = _22_[0] | _22_[1];
  assign _01_ = reset | _16_;
  assign _02_ = _18_ | state[2];
  assign _27_ = ~_07_;
  assign _28_ = ~_06_;
  assign _25_[2] = ~_05_;
  assign _29_ = ~_04_;
  assign _30_ = ~_03_;
  assign _25_[3] = ~_02_;
  assign _23_[0] = ~w;
  assign _23_[11:1] = { 2'h0, w, w, 1'h0, w, w, _23_[0], _23_[0], 2'h1 };
  assign _25_[0] = _24_[1];
  assign { _24_[11:10], _24_[8:7], _24_[4], _24_[2] } = { 2'h0, _24_[6], 1'h0, _24_[3], 1'h0 };
endmodule
