/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  reg [4:0] _03_;
  reg [9:0] _04_;
  wire [3:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_24z;
  wire [16:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_4z[4] ? celloutsig_1_12z : _00_;
  assign celloutsig_0_20z = celloutsig_0_9z ? celloutsig_0_9z : celloutsig_0_11z;
  assign celloutsig_0_28z = celloutsig_0_25z[15] ? celloutsig_0_16z : celloutsig_0_9z;
  assign celloutsig_0_12z = ~(celloutsig_0_2z[0] & celloutsig_0_2z[1]);
  assign celloutsig_0_27z = ~((celloutsig_0_2z[2] | _01_) & (celloutsig_0_12z | celloutsig_0_9z));
  assign celloutsig_0_18z = celloutsig_0_4z[4] | celloutsig_0_7z[2];
  assign celloutsig_1_9z = ~(celloutsig_1_7z[0] ^ celloutsig_1_0z);
  reg [9:0] _13_;
  always_ff @(negedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 10'h000;
    else _13_ <= in_data[152:143];
  assign { _02_[9:6], _00_, _02_[4:0] } = _13_;
  always_ff @(posedge clkin_data[64], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_1z[4:3], celloutsig_0_2z };
  always_ff @(negedge clkin_data[96], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _04_ <= 10'h000;
    else _04_ <= { in_data[28:25], celloutsig_0_1z, celloutsig_0_0z };
  reg [3:0] _16_;
  always_ff @(posedge clkin_data[96], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _16_ <= 4'h0;
    else _16_ <= _03_[4:1];
  assign { _05_[3:2], _01_, _05_[0] } = _16_;
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_5z } & { in_data[149:145], celloutsig_1_15z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } & { _03_[4:3], celloutsig_0_1z };
  assign celloutsig_0_7z = celloutsig_0_1z[4:2] & celloutsig_0_4z[6:4];
  assign celloutsig_0_24z = { celloutsig_0_2z[0], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_16z } / { 1'h1, celloutsig_0_4z[4:2] };
  assign celloutsig_1_4z = { celloutsig_1_1z[9:5], celloutsig_1_3z } / { 1'h1, celloutsig_1_1z[7:3] };
  assign celloutsig_0_14z = { _05_[3:2], _01_ } / { 1'h1, celloutsig_0_4z[5:4] };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_0z } === { _03_[3], _03_ };
  assign celloutsig_0_15z = celloutsig_0_2z === { _05_[2], _01_, _05_[0] };
  assign celloutsig_0_17z = _04_[6:4] > { _04_[0], celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_1_10z = { celloutsig_1_1z[2:0], celloutsig_1_0z, celloutsig_1_5z } && { in_data[107:105], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_12z = { _02_[2:0], celloutsig_1_10z } && { in_data[165], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_14z[1:0], celloutsig_0_12z, celloutsig_0_14z, _04_, celloutsig_0_14z, _05_[3:2], _01_, _05_[0], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z } && in_data[95:61];
  assign celloutsig_0_0z = in_data[22] & ~(in_data[9]);
  assign celloutsig_1_0z = in_data[122] & ~(in_data[98]);
  assign celloutsig_1_19z = { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_8z } % { 1'h1, celloutsig_1_8z[3:0], celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_25z = { celloutsig_0_1z[4], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_1z } % { 1'h1, celloutsig_0_24z[2:1], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_1_1z = { in_data[142:134], celloutsig_1_0z, celloutsig_1_0z } * in_data[178:168];
  assign celloutsig_1_11z = { _02_[3:1], celloutsig_1_3z, celloutsig_1_10z } * { celloutsig_1_5z[4:1], celloutsig_1_10z };
  assign celloutsig_1_5z = _02_[3] ? celloutsig_1_1z[9:5] : celloutsig_1_1z[5:1];
  assign celloutsig_1_8z = celloutsig_1_7z[1] ? { _00_, _02_[4:1] } : celloutsig_1_5z;
  assign celloutsig_1_3z = { _00_, _02_[4:2], celloutsig_1_1z } !== { _02_[2:1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = { _02_[2:0], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_10z } !== { celloutsig_1_4z[2], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_15z = { in_data[149:148], celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_0z } !== { celloutsig_1_7z[5:1], celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_0_11z = { _03_[4], celloutsig_0_9z } !== { _01_, _05_[0] };
  assign celloutsig_0_2z = celloutsig_0_1z[3:1] >> { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_7z = { in_data[125:124], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } << { in_data[162], celloutsig_1_5z };
  assign celloutsig_1_6z = ~((celloutsig_1_3z & in_data[110]) | _02_[0]);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_1z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[37:33];
  assign _02_[5] = _00_;
  assign _05_[1] = _01_;
  assign { out_data[133:128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
