SENINF1_CTRL, 0x00001001, //SENINF1_CTRL // ++ internal setting
SENINF1_MUX_CTRL, 0x96DF1080, //SENINF1_MUX_CTRL
SENINF1_MUX_INTEN, 0x8000007F, //SENINF1_MUX_INTEN(RST)
SENINF1_MUX_SIZE, 0x00000000, //SENINF1_MUX_SIZE(RST)
SENINF1_MUX_SPARE, 0x000E2000, //SENINF1_MUX_SPARE(RST)
SENINF1_MUX_CROP, 0x00000000, //SENINF1_MUX_CROP(RST)
SENINF_TG1_TM_CTL, 0x002804C1, // TG1_TM_CTL
SENINF_TG1_TM_SIZE, 0x10A015e0, // TG1_TM_SIZE
SENINF_TG1_TM_CLK, 0x00000008, // TG1_TM_CLK
SENINF_TG1_TM_STP, 0x1,        // always setting timestamp dividor to 1 for test only
SENINF_TOP_CAM_MUX_CTRL,0x0, // cam/camsv using the same seninf TM
/*
SENINF1_CSI2_CTL, 0x2209627f,  // ++ lpdvt setting
SENINF1_CSI2_LNRC_TIMING, 0x101, 
SENINF1_CSI2_LNRD_TIMING, 0x1801, 
SENINF1_CSI2_DPCM, 0x0, 
SENINF1_CSI2_INT_EN, 0x3c91dfbf, 
SENINF1_CSI2_INT_STATUS, 0x0, 
SENINF1_CSI2_DGB_SEL, 0x34, 
SENINF1_CSI2_DBG_PORT, 0x1, 
SENINF1_CSI2_SPARE0, 0x0, 
SENINF1_CSI2_SPARE1, 0x0, 
SENINF1_CSI2_LNRC_FSM, 0x1, 
SENINF1_CSI2_LNRD_FSM, 0x1010101, 
SENINF1_CSI2_FRAME_LINE_NUM, 0x0, 
SENINF1_CSI2_GENERIC_SHORT, 0x0, 
SENINF1_CSI2_HSRX_DBG, 0x0, 
SENINF1_CSI2_DI, 0x2cfc307c, 
SENINF1_CSI2_HS_TRAIL, 0x0, 
SENINF1_CSI2_DI_CTRL, 0x1010000, 
SENINF1_CSI2_DETECT_CON1, 0xe492300, 
SENINF1_CSI2_DETECT_CON2, 0xe492300, 
SENINF1_CSI2_DETECT_CON3, 0x12492400, 
SENINF1_CSI2_RLR0_CON0, 0x3f53c95e, 
SENINF1_CSI2_RLR1_CON0, 0x63e51657, 
SENINF1_CSI2_RLR2_CON0, 0xb161dc57, 
SENINF1_CSI2_RLR_CON0, 0x5399081e, 
SENINF1_CSI2_MUX_CON, 0x0, 
SENINF1_CSI2_DETECT_DBG0, 0x0, 
SENINF1_CSI2_DETECT_DBG1, 0x0, 
SENINF1_CSI2_RESYNC_MERGE_CTL, 0x207, 
SENINF1_CSI2_CTRL_TRIO_MUX, 0x688, 
SENINF1_CSI2_CTRL_TRIO_CON, 0xd5, 
SENINF1_FIX_ADDR_CPHY0_DBG, 0x0, 
SENINF1_FIX_ADDR_CPHY1_DBG, 0x0, 
SENINF1_FIX_ADDR_CPHY2_DBG, 0x0, 
SENINF1_FIX_ADDR_DBG, 0x0, 
SENINF1_WIRE_STATE_DECODE_CPHY0_DBG0, 0x0, 
SENINF1_WIRE_STATE_DECODE_CPHY0_DBG1, 0x0, 
SENINF1_WIRE_STATE_DECODE_CPHY1_DBG0, 0x0, 
SENINF1_WIRE_STATE_DECODE_CPHY1_DBG1, 0x0, 
SENINF1_WIRE_STATE_DECODE_CPHY2_DBG0, 0x0, 
SENINF1_WIRE_STATE_DECODE_CPHY2_DBG1, 0x0, 
SENINF1_SYNC_RESYNC_CTL, 0x1, 
SENINF1_POST_DETECT_CTL, 0x3, 
SENINF1_WIRE_STATE_DECODE_CONFIG, 0x4, 
SENINF1_CSI2_CPHY_LNRD_FSM, 0x1010100, 
SENINF1_FIX_ADDR_CPHY0_DBG0, 0x0, 
SENINF1_FIX_ADDR_CPHY0_DBG1, 0x0, 
SENINF1_FIX_ADDR_CPHY0_DBG2, 0x0, 
SENINF1_FIX_ADDR_CPHY1_DBG0, 0x0, 
SENINF1_FIX_ADDR_CPHY1_DBG1, 0x0, 
SENINF1_FIX_ADDR_CPHY1_DBG2, 0x0, 
SENINF1_FIX_ADDR_CPHY2_DBG0, 0x0, 
SENINF1_FIX_ADDR_CPHY2_DBG1, 0x0, 
SENINF1_FIX_ADDR_CPHY2_DBG2, 0x0, 
SENINF1_FIX_ADDR_DBG0, 0x0, 
SENINF1_FIX_ADDR_DBG1, 0x0, 
SENINF1_FIX_ADDR_DBG2, 0x0, 
SENINF1_CSI2_MODE, 0x7ea0000, 
SENINF1_CSI2_DI_EXT, 0x9880, 
SENINF1_CSI2_DI_CTRL_EXT, 0x101, 
SENINF1_CSI2_CPHY_LOOPBACK, 0x1, 
SENINF1_CSI2_PROGSEQ_0, 0x10640373, 
SENINF1_CSI2_PROGSEQ_1, 0x27217, 
SENINF1_CSI2_INT_EN_EXT, 0x80a, 
SENINF1_CSI2_INT_STATUS_EXT, 0xa00, 
SENINF1_CSI2_CPHY_FIX_POINT_RST, 0x1, 
SENINF1_CSI2_RLR3_CON0, 0x41d92887, 
SENINF1_CSI2_DPHY_SYNC, 0x1dff00, 
SENINF1_CSI2_DESKEW_SYNC, 0x63a239da, 
SENINF1_CSI2_DETECT_DBG2, 0x0, 
SENINF1_FIX_ADDR_CPHY3_DBG0, 0x0, 
SENINF1_FIX_ADDR_CPHY3_DBG1, 0x0, 
SENINF1_FIX_ADDR_CPHY3_DBG2, 0x0, 
SENINF1_CSI2_DI_EXT_2, 0x1458, 
SENINF1_CSI2_DI_CTRL_EXT_2, 0x0, 
SENINF1_WIRE_STATE_DECODE_CPHY3_DBG0, 0x0, 
SENINF1_WIRE_STATE_DECODE_CPHY3_DBG1, 0x0, 
SENINF1_CTRL, 0x40a08121, 
SENINF1_CTRL_EXT, 0x30000, 
SENINF1_ASYNC_CTRL, 0x1b1f0002, 
SENINF1_MUX_CTRL, 0x86df8900, 
SENINF1_MUX_INTEN, 0x3f, 
SENINF1_MUX_INTSTA, 0x0, 
SENINF1_MUX_SIZE, 0x4a8b2469, 
SENINF1_MUX_DEBUG_1, 0xc303, 
SENINF1_MUX_DEBUG_2, 0x0, 
SENINF1_MUX_DEBUG_3, 0x0, 
SENINF1_MUX_DEBUG_4, 0x0, 
SENINF1_MUX_DEBUG_5, 0x0, 
SENINF1_MUX_DEBUG_6, 0x0, 
SENINF1_MUX_DEBUG_7, 0x0, 
SENINF1_MUX_SPARE, 0x89200, 
SENINF1_MUX_DATA, 0x40000000, 
SENINF1_MUX_DATA_CNT, 0x0, 
SENINF1_MUX_CROP, 0xbe58b7f4, 
SENINF1_MUX_CTRL_EXT, 0x1, 
SENINF_TOP_CTRL, 0x40010c00, 
SENINF_TOP_CMODEL_PAR, 0x76971, 
SENINF_TOP_MUX_CTRL, 0x32043210, 
SENINF_TOP_CAM_MUX_CTRL, 0x76543240, 
SENINF_TOP_N3D_A_CTL, 0x1010, 
SENINF_TOP_N3D_B_CTL, 0x6377, 
SENINF_TOP_PHY_SENINF_CTL_CSI0, 0x80001200, 
SENINF_TOP_PHY_SENINF_CTL_CSI1, 0x80001210, 
SENINF_TOP_PHY_SENINF_CTL_CSI2, 0x80000200, 
SENINF_TG1_PH_CNT, 0xb00000c0, 
SENINF_TG1_SEN_CK, 0x10101, 
SENINF_TG1_TM_CTL, 0xa34414, 
SENINF_TG1_TM_SIZE, 0x18b60a2c, 
SENINF_TG1_TM_CLK, 0x53750008, 
SENINF_TG1_TM_STP, 0xbe7dc999, 
SENINF_TG2_PH_CNT, 0xa0000030, 
SENINF_TG2_SEN_CK, 0x10101, 
SENINF_TG2_TM_CTL, 0x469f7, 
SENINF_TG2_TM_SIZE, 0x3b0b1316, 
SENINF_TG2_TM_CLK, 0x1da0003, 
SENINF_TG2_TM_STP, 0x6deddd89, 
SENINF_TG3_PH_CNT, 0x30000075, 
SENINF_TG3_SEN_CK, 0x1f0008, 
SENINF_TG3_TM_CTL, 0xe8fa27, 
SENINF_TG3_TM_SIZE, 0x3eb211a8, 
SENINF_TG3_TM_CLK, 0x70e8000d, 
SENINF_TG3_TM_STP, 0x4ddfc84a, 
SENINF_TG4_PH_CNT, 0xb00000e0, 
SENINF_TG4_SEN_CK, 0x63927, 
SENINF_TG4_TM_CTL, 0xa4fc76, 
SENINF_TG4_TM_SIZE, 0x5410aae, 
SENINF_TG4_TM_CLK, 0x5198000d, 
SENINF_TG4_TM_STP, 0x6e971d56, 
SENINF_TG5_PH_CNT, 0xb0000093, 
SENINF_TG5_SEN_CK, 0x291700, 
SENINF_TG5_TM_CTL, 0x13f667, 
SENINF_TG5_TM_SIZE, 0x146406d8, 
SENINF_TG5_TM_CLK, 0x7202000d, 
SENINF_TG5_TM_STP, 0x4ec13cd0, 
// ++ Start for CAMSV part setting ++
SENINF_TOP_MUX_CTRL, 0x3000,
SENINF2_MUX_CTRL, 0x861E1080 | (1)<<8,
SENINF3_MUX_CTRL, 0x861E1080 | (1)<<8,
SENINF_TOP_CAM_MUX_CTRL, 0x76002170,*/
