// Seed: 145478449
module module_0 #(
    parameter id_2 = 32'd27
) (
    id_1,
    _id_2
);
  input wire _id_2;
  input wire id_1;
  logic [1 'd0 : id_2] id_3;
  ;
  wire id_4;
  assign id_3 = id_1;
  wire id_5;
  logic id_6;
  logic [1 : 1] id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd28,
    parameter id_7 = 32'd89
) (
    input supply0 id_0,
    input wor id_1
    , id_5,
    input wor _id_2,
    input wire id_3
);
  logic [1  ==  -1 : 1] id_6;
  ;
  parameter id_7 = 1;
  wire [-1 : -1] id_8;
  logic id_9;
  wire [1  ==  id_2 : (  -1 'h0 &&  id_7  )] id_10;
  always @* id_5 = id_9 !=? ~|id_8;
  wire [(  -1 'b0 ) : id_2] id_11;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_7
  );
endmodule
