#
# 6310-ex.cfg -- support macros for the MediaTek 7621 based board
#
# (C) Copyright 2013-2018 -- greg.ungerer@accelerated.com
#

source [find interface/ftdi/jtag-lock-pick_tiny_2.cfg]

adapter_nsrst_delay 100
jtag_ntrst_delay 100
adapter_khz 1000

reset_config trst_and_srst srst_push_pull
#reset_config trst_only
#reset_config none
#reset_config srst_only
#reset_config trst_and_srst separate
#reset_config trst_and_srst

#
# CPU initialization section
#
# The MT7621 has 4 CPU cores and a Coherency module visible on the JTAG.
#
set CHIPNAME mt7621

jtag newtap $CHIPNAME cm -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id 0x1762124f
jtag newtap $CHIPNAME.3 cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id 0x1762124f
jtag newtap $CHIPNAME.2 cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id 0x1762024f
jtag newtap $CHIPNAME.1 cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id 0x1762124f
jtag newtap $CHIPNAME.0 cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id 0x1762024f

target create $CHIPNAME.cm mips_m4k -endian little -chain-position $CHIPNAME.cm
target create $CHIPNAME.3.cpu mips_m4k -endian little -chain-position $CHIPNAME.3.cpu
target create $CHIPNAME.2.cpu mips_m4k -endian little -chain-position $CHIPNAME.2.cpu
target create $CHIPNAME.1.cpu mips_m4k -endian little -chain-position $CHIPNAME.1.cpu
target create $CHIPNAME.0.cpu mips_m4k -endian little -chain-position $CHIPNAME.0.cpu


#
# UART support macros
#
proc uart-init { } {
	# Set UART for 115200/8,1,n
	mww 0x1e000c0c 0x80
	mww 0x1e000c00 0x1c
	mww 0x1e000c04 0x00
	mww 0x1e000c0c 0x03
}

proc uart-putch { c } {
	mww 0x1e000c00 $c
}


#
# Memory initialization
#
proc mem-init { } {
	halt

	mww 0xbe100004 1
	sleep 1
	mww 0xbe100004 6
	load_image boot/u-boot/tools/mediatek/mt7621/mt7621_stage_sram-256MB.bin 0xbe108800
	mww 0xbe00001c 0
	wp 0xbe108000 4 r
	resume 0xbe108800

	# Remove the watchpoint we used to exit
	rwp 0xbe108000
}

#
# Load a u-boot binary into initialized running RAM
#
proc load-uboot { } {
	mww 0xbe100004 1

	mww 0xbfbf8008 0x1fbf8000
	mww 0xbfbf8010 0x00010001
	mww 0xbfbf8020 0x00000001

	mww 0xbfbf8080 0x1fbc0001
	mww 0xbfbf8088 0x1fbf0001
	mww 0xbfbf8090 0x1c000000
	mww 0xbfbf8098 0xfc000002
	mww 0xbfbf80a0 0x60000000
	mww 0xbfbf80a8 0xf0000002
	mww 0xbfbf80b0 0x1c000000
	mww 0xbfbf80b8 0xfc000002
	mww 0xbfbf80c0 0x1c000000
	mww 0xbfbf80c8 0xfc000002

	mt7621.0.cpu configure -work-area-phys 0xa0008000 -work-area-size 0x1000

	load_image boot/u-boot/u-boot.bin 0xa0200000
	resume 0xa0200000
}


