{"vcs1":{"timestamp_begin":1747903578.519847498, "rt":10.29, "ut":10.69, "st":0.59}}
{"vcselab":{"timestamp_begin":1747903588.895895985, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747903589.344193326, "rt":0.45, "ut":0.22, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747903577.798340708}
{"VCS_COMP_START_TIME": 1747903577.798340708}
{"VCS_COMP_END_TIME": 1747903589.963330919}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488856}}
{"vcselab": {"peak_mem": 183888}}
