<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_CLK: FDCPE port map (CLK,CLK_D,clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLK_D <= (NOT P00/contador(20) AND NOT P00/contador(21));
</td></tr><tr><td>
FTCPE_P00/contador0: FTCPE port map (P00/contador(0),'0',clk00,'0','0','1');
</td></tr><tr><td>
FTCPE_P00/contador1: FTCPE port map (P00/contador(1),P00/contador(0),clk00,'0','0','1');
</td></tr><tr><td>
FTCPE_P00/contador2: FTCPE port map (P00/contador(2),P00/contador_T(2),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(2) <= (P00/contador(0) AND P00/contador(1));
</td></tr><tr><td>
FTCPE_P00/contador3: FTCPE port map (P00/contador(3),P00/contador_T(3),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(3) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2));
</td></tr><tr><td>
FTCPE_P00/contador4: FTCPE port map (P00/contador(4),P00/contador_T(4),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(4) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3));
</td></tr><tr><td>
FTCPE_P00/contador5: FTCPE port map (P00/contador(5),P00/contador_T(5),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(5) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4));
</td></tr><tr><td>
FTCPE_P00/contador6: FTCPE port map (P00/contador(6),P00/contador_T(6),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(6) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5));
</td></tr><tr><td>
FTCPE_P00/contador7: FTCPE port map (P00/contador(7),P00/contador_T(7),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(7) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5) AND P00/contador(6));
</td></tr><tr><td>
FTCPE_P00/contador8: FTCPE port map (P00/contador(8),P00/contador_T(8),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(8) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5) AND P00/contador(6) AND P00/contador(7));
</td></tr><tr><td>
FTCPE_P00/contador9: FTCPE port map (P00/contador(9),P00/contador_T(9),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(9) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5) AND P00/contador(6) AND P00/contador(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(8));
</td></tr><tr><td>
FTCPE_P00/contador10: FTCPE port map (P00/contador(10),P00/contador_T(10),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(10) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5) AND P00/contador(6) AND P00/contador(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(8) AND P00/contador(9));
</td></tr><tr><td>
FTCPE_P00/contador11: FTCPE port map (P00/contador(11),P00/contador_T(11),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(11) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9));
</td></tr><tr><td>
FTCPE_P00/contador12: FTCPE port map (P00/contador(12),P00/contador_T(12),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(12) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11));
</td></tr><tr><td>
FTCPE_P00/contador13: FTCPE port map (P00/contador(13),P00/contador_T(13),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(13) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12));
</td></tr><tr><td>
FTCPE_P00/contador14: FTCPE port map (P00/contador(14),P00/contador_T(14),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(14) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13));
</td></tr><tr><td>
FTCPE_P00/contador15: FTCPE port map (P00/contador(15),P00/contador_T(15),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(15) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14));
</td></tr><tr><td>
FTCPE_P00/contador16: FTCPE port map (P00/contador(16),P00/contador_T(16),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(16) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14) AND P00/contador(15));
</td></tr><tr><td>
FTCPE_P00/contador17: FTCPE port map (P00/contador(17),P00/contador_T(17),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(17) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14) AND P00/contador(15) AND P00/contador(16));
</td></tr><tr><td>
FTCPE_P00/contador18: FTCPE port map (P00/contador(18),P00/contador_T(18),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(18) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14) AND P00/contador(15) AND P00/contador(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(17));
</td></tr><tr><td>
FTCPE_P00/contador19: FTCPE port map (P00/contador(19),P00/contador_T(19),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(19) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14) AND P00/contador(15) AND P00/contador(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(17) AND P00/contador(18));
</td></tr><tr><td>
FTCPE_P00/contador20: FTCPE port map (P00/contador(20),P00/contador_T(20),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(20) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14) AND P00/contador(15) AND P00/contador(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(17) AND P00/contador(18) AND P00/contador(19));
</td></tr><tr><td>
FTCPE_P00/contador21: FTCPE port map (P00/contador(21),P00/contador_T(21),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(21) <= (P00/contador(20) AND P00/contador(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(10) AND P00/contador(1) AND P00/contador(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(3) AND P00/contador(4) AND P00/contador(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(6) AND P00/contador(7) AND P00/contador(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(9) AND P00/contador(11) AND P00/contador(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(13) AND P00/contador(14) AND P00/contador(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(16) AND P00/contador(17) AND P00/contador(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(19));
</td></tr><tr><td>
FDCPE_entS: FDCPE port map (entS,entrada,CLK,'0','0',CLR);
</td></tr><tr><td>
FDCPE_entrada: FDCPE port map (entrada,entrada_D,CLK,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;entrada_D <= ((entrada AND NOT CLR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (entrada AND NOT SEL(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND q(0) AND SEL(1) AND SEL(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND SEL(1) AND NOT SEL(0) AND q(7)));
</td></tr><tr><td>
FDCPE_estado_presente_FSM_FFd1: FDCPE port map (estado_presente_FSM_FFd1,estado_presente_FSM_FFd1_D,CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;estado_presente_FSM_FFd1_D <= (entrada AND estado_presente_FSM_FFd2);
</td></tr><tr><td>
FDCPE_estado_presente_FSM_FFd2: FDCPE port map (estado_presente_FSM_FFd2,estado_presente_FSM_FFd2_D,CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;estado_presente_FSM_FFd2_D <= (NOT entrada AND estado_presente_FSM_FFd3);
</td></tr><tr><td>
FDCPE_estado_presente_FSM_FFd3: FDCPE port map (estado_presente_FSM_FFd3,estado_presente_FSM_FFd3_D,CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;estado_presente_FSM_FFd3_D <= (entrada AND estado_presente_FSM_FFd4);
</td></tr><tr><td>
FDCPE_estado_presente_FSM_FFd4: FDCPE port map (estado_presente_FSM_FFd4,estado_presente_FSM_FFd4_D,CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;estado_presente_FSM_FFd4_D <= (entrada AND estado_presente_FSM_FFd5);
</td></tr><tr><td>
FDCPE_estado_presente_FSM_FFd5: FDCPE port map (estado_presente_FSM_FFd5,estado_presente_FSM_FFd5_D,CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;estado_presente_FSM_FFd5_D <= (NOT entrada AND NOT estado_presente_FSM_FFd3);
</td></tr><tr><td>
FDCPE_led: FDCPE port map (led,led_D,CLK,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;led_D <= NOT (((NOT CLR AND NOT led)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT entrada AND NOT led AND NOT estado_presente_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND NOT estado_presente_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT estado_presente_FSM_FFd2)));
</td></tr><tr><td>
FDCPE_q0: FDCPE port map (q(0),q_D(0),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_D(0) <= ((q(0) AND NOT SEL(1) AND NOT SEL(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SEL(1) AND SEL(0) AND q(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SEL(1) AND SEL(0) AND ent(0)));
</td></tr><tr><td>
FDCPE_q1: FDCPE port map (q(1),q_D(1),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_D(1) <= NOT (((NOT q(0) AND SEL(1) AND NOT SEL(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SEL(1) AND SEL(0) AND NOT q(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SEL(1) AND SEL(0) AND NOT ent(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SEL(1) AND NOT SEL(0) AND NOT q(1))));
</td></tr><tr><td>
FDCPE_q2: FDCPE port map (q(2),q_D(2),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_D(2) <= NOT (((SEL(1) AND SEL(0) AND NOT q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SEL(1) AND NOT SEL(0) AND NOT q(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SEL(1) AND SEL(0) AND NOT ent(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SEL(1) AND NOT SEL(0) AND NOT q(2))));
</td></tr><tr><td>
FDCPE_q3: FDCPE port map (q(3),q_D(3),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_D(3) <= NOT (((SEL(1) AND SEL(0) AND NOT q(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SEL(1) AND NOT SEL(0) AND NOT q(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SEL(1) AND SEL(0) AND NOT ent(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SEL(1) AND NOT SEL(0) AND NOT q(3))));
</td></tr><tr><td>
FDCPE_q4: FDCPE port map (q(4),q_D(4),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_D(4) <= NOT (((SEL(1) AND SEL(0) AND NOT q(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SEL(1) AND NOT SEL(0) AND NOT q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SEL(1) AND SEL(0) AND NOT ent(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SEL(1) AND NOT SEL(0) AND NOT q(4))));
</td></tr><tr><td>
FDCPE_q5: FDCPE port map (q(5),q_D(5),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_D(5) <= NOT (((SEL(1) AND SEL(0) AND NOT q(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SEL(1) AND NOT SEL(0) AND NOT q(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SEL(1) AND SEL(0) AND NOT ent(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SEL(1) AND NOT SEL(0) AND NOT q(5))));
</td></tr><tr><td>
FDCPE_q6: FDCPE port map (q(6),q_D(6),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_D(6) <= NOT (((SEL(1) AND SEL(0) AND NOT q(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SEL(1) AND NOT SEL(0) AND NOT q(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SEL(1) AND SEL(0) AND NOT ent(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SEL(1) AND NOT SEL(0) AND NOT q(6))));
</td></tr><tr><td>
FDCPE_q7: FDCPE port map (q(7),q_D(7),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_D(7) <= ((SEL(1) AND NOT SEL(0) AND q(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SEL(1) AND SEL(0) AND ent(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SEL(1) AND NOT SEL(0) AND q(7)));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
