{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 14:55:02 2018 " "Info: Processing started: Thu May 24 14:55:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cnt10 -c cnt10 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cnt10 -c cnt10" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnt10.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt10 " "Info: Found entity 1: cnt10" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "cnt10 " "Info: Elaborating entity \"cnt10\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c cnt10.v(22) " "Warning (10235): Verilog HDL Always Construct warning at cnt10.v(22): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en cnt10.v(22) " "Warning (10235): Verilog HDL Always Construct warning at cnt10.v(22): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt10.v(33) " "Warning (10230): Verilog HDL assignment warning at cnt10.v(33): truncated value with size 32 to match size of target (4)" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt10.v(41) " "Warning (10230): Verilog HDL assignment warning at cnt10.v(41): truncated value with size 32 to match size of target (4)" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt10.v(51) " "Warning (10230): Verilog HDL assignment warning at cnt10.v(51): truncated value with size 32 to match size of target (4)" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt10.v(59) " "Warning (10230): Verilog HDL assignment warning at cnt10.v(59): truncated value with size 32 to match size of target (4)" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cnt10.v(67) " "Warning (10230): Verilog HDL assignment warning at cnt10.v(67): truncated value with size 32 to match size of target (3)" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "dat cnt10.v(70) " "Warning (10240): Verilog HDL Always Construct warning at cnt10.v(70): variable \"dat\" may not be assigned a new value in every possible path through the Always Construct.  Variable \"dat\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" may not be assigned a new value in every possible path through the Always Construct.  Variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dat\[0\] " "Warning: Latch dat\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt\[2\]" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 68 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 72 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dat\[1\] " "Warning: Latch dat\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt\[2\]" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 68 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 72 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dat\[2\] " "Warning: Latch dat\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt\[2\]" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 68 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 72 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dat\[3\] " "Warning: Latch dat\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt\[2\]" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 68 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 72 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "scan\[0\] GND " "Warning: Pin \"scan\[0\]\" stuck at GND" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 8 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "scan\[1\] GND " "Warning: Pin \"scan\[1\]\" stuck at GND" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 8 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "scan\[2\] GND " "Warning: Pin \"scan\[2\]\" stuck at GND" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 8 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "scan\[5\] GND " "Warning: Pin \"scan\[5\]\" stuck at GND" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 8 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "dout\[7\] GND " "Warning: Pin \"dout\[7\]\" stuck at GND" {  } { { "cnt10.v" "" { Text "E:/cnt10/cnt10.v" 7 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "63 " "Info: Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "42 " "Info: Implemented 42 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu May 24 14:55:03 2018 " "Info: Processing ended: Thu May 24 14:55:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
