// Seed: 1242728962
module module_0 (
    input  wire id_0,
    output tri0 id_1
);
  initial @(posedge 1) $display(id_0);
  assign id_1 = id_0;
  assign id_1 = id_0 - id_0;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    output wire id_4,
    output wand id_5,
    input tri id_6
);
  wire id_8;
  module_0(
      id_2, id_5
  );
endmodule
module module_2 (
    output tri0  id_0,
    output tri   id_1,
    input  logic id_2
    , id_7,
    input  wand  id_3,
    input  wand  id_4,
    output uwire id_5
);
  assign id_1 = 1 - id_7;
  reg
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21;
  module_0(
      id_3, id_1
  );
  wire id_22;
  always #1 begin
    id_14 <= id_2;
    id_5 += id_17;
  end
  xnor (
      id_1,
      id_19,
      id_9,
      id_10,
      id_4,
      id_18,
      id_11,
      id_16,
      id_17,
      id_14,
      id_3,
      id_21,
      id_2,
      id_8,
      id_12,
      id_20,
      id_7
  );
endmodule
