#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000022374170690 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000223741ebde0_0 .net "PC", 31 0, v00000223741e8370_0;  1 drivers
v00000223741ebf20_0 .var "clk", 0 0;
v00000223741ea8a0_0 .net "clkout", 0 0, L_00000223741ed3b0;  1 drivers
v00000223741ea940_0 .net "cycles_consumed", 31 0, v00000223741ebb60_0;  1 drivers
v00000223741ec1a0_0 .var "rst", 0 0;
S_00000223741709b0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000022374170690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000022374185d70 .param/l "RType" 0 4 2, C4<000000>;
P_0000022374185da8 .param/l "add" 0 4 5, C4<100000>;
P_0000022374185de0 .param/l "addi" 0 4 8, C4<001000>;
P_0000022374185e18 .param/l "addu" 0 4 5, C4<100001>;
P_0000022374185e50 .param/l "and_" 0 4 5, C4<100100>;
P_0000022374185e88 .param/l "andi" 0 4 8, C4<001100>;
P_0000022374185ec0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022374185ef8 .param/l "bne" 0 4 10, C4<000101>;
P_0000022374185f30 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022374185f68 .param/l "j" 0 4 12, C4<000010>;
P_0000022374185fa0 .param/l "jal" 0 4 12, C4<000011>;
P_0000022374185fd8 .param/l "jr" 0 4 6, C4<001000>;
P_0000022374186010 .param/l "lw" 0 4 8, C4<100011>;
P_0000022374186048 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022374186080 .param/l "or_" 0 4 5, C4<100101>;
P_00000223741860b8 .param/l "ori" 0 4 8, C4<001101>;
P_00000223741860f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022374186128 .param/l "sll" 0 4 6, C4<000000>;
P_0000022374186160 .param/l "slt" 0 4 5, C4<101010>;
P_0000022374186198 .param/l "slti" 0 4 8, C4<101010>;
P_00000223741861d0 .param/l "srl" 0 4 6, C4<000010>;
P_0000022374186208 .param/l "sub" 0 4 5, C4<100010>;
P_0000022374186240 .param/l "subu" 0 4 5, C4<100011>;
P_0000022374186278 .param/l "sw" 0 4 8, C4<101011>;
P_00000223741862b0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000223741862e8 .param/l "xori" 0 4 8, C4<001110>;
L_00000223741ecfc0 .functor NOT 1, v00000223741ec1a0_0, C4<0>, C4<0>, C4<0>;
L_00000223741eddc0 .functor NOT 1, v00000223741ec1a0_0, C4<0>, C4<0>, C4<0>;
L_00000223741ecee0 .functor NOT 1, v00000223741ec1a0_0, C4<0>, C4<0>, C4<0>;
L_00000223741eda40 .functor NOT 1, v00000223741ec1a0_0, C4<0>, C4<0>, C4<0>;
L_00000223741ed960 .functor NOT 1, v00000223741ec1a0_0, C4<0>, C4<0>, C4<0>;
L_00000223741ed7a0 .functor NOT 1, v00000223741ec1a0_0, C4<0>, C4<0>, C4<0>;
L_00000223741ed2d0 .functor NOT 1, v00000223741ec1a0_0, C4<0>, C4<0>, C4<0>;
L_00000223741ed810 .functor NOT 1, v00000223741ec1a0_0, C4<0>, C4<0>, C4<0>;
L_00000223741ed3b0 .functor OR 1, v00000223741ebf20_0, v0000022374179920_0, C4<0>, C4<0>;
L_00000223741ecf50 .functor OR 1, L_0000022374237440, L_0000022374236040, C4<0>, C4<0>;
L_00000223741ed730 .functor AND 1, L_0000022374237d00, L_0000022374236cc0, C4<1>, C4<1>;
L_00000223741edc70 .functor NOT 1, v00000223741ec1a0_0, C4<0>, C4<0>, C4<0>;
L_00000223741ed8f0 .functor OR 1, L_00000223742362c0, L_00000223742379e0, C4<0>, C4<0>;
L_00000223741edab0 .functor OR 1, L_00000223741ed8f0, L_0000022374237620, C4<0>, C4<0>;
L_00000223741ed420 .functor OR 1, L_0000022374237b20, L_0000022374249500, C4<0>, C4<0>;
L_00000223741edb20 .functor AND 1, L_0000022374237a80, L_00000223741ed420, C4<1>, C4<1>;
L_00000223741edb90 .functor OR 1, L_00000223742495a0, L_00000223742496e0, C4<0>, C4<0>;
L_00000223741ed340 .functor AND 1, L_0000022374247f20, L_00000223741edb90, C4<1>, C4<1>;
L_00000223741ed9d0 .functor NOT 1, L_00000223741ed3b0, C4<0>, C4<0>, C4<0>;
v00000223741e8410_0 .net "ALUOp", 3 0, v0000022374178660_0;  1 drivers
v00000223741e9090_0 .net "ALUResult", 31 0, v00000223741e9270_0;  1 drivers
v00000223741e9130_0 .net "ALUSrc", 0 0, v0000022374178840_0;  1 drivers
v00000223741a8050_0 .net "ALUin2", 31 0, L_0000022374249320;  1 drivers
v00000223741a8690_0 .net "MemReadEn", 0 0, v0000022374178a20_0;  1 drivers
v00000223741a80f0_0 .net "MemWriteEn", 0 0, v0000022374178340_0;  1 drivers
v00000223741a8550_0 .net "MemtoReg", 0 0, v0000022374179060_0;  1 drivers
v00000223741a8230_0 .net "PC", 31 0, v00000223741e8370_0;  alias, 1 drivers
v00000223741a8730_0 .net "PCPlus1", 31 0, L_00000223742373a0;  1 drivers
v00000223741a6d90_0 .net "PCsrc", 0 0, v00000223741e94f0_0;  1 drivers
v00000223741a7830_0 .net "RegDst", 0 0, v0000022374177ee0_0;  1 drivers
v00000223741a85f0_0 .net "RegWriteEn", 0 0, v00000223741780c0_0;  1 drivers
v00000223741a8190_0 .net "WriteRegister", 4 0, L_00000223742369a0;  1 drivers
v00000223741a8410_0 .net *"_ivl_0", 0 0, L_00000223741ecfc0;  1 drivers
L_00000223741edef0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000223741a7fb0_0 .net/2u *"_ivl_10", 4 0, L_00000223741edef0;  1 drivers
L_00000223741ee2e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741a7150_0 .net *"_ivl_101", 15 0, L_00000223741ee2e0;  1 drivers
v00000223741a6c50_0 .net *"_ivl_102", 31 0, L_00000223742376c0;  1 drivers
L_00000223741ee328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741a7790_0 .net *"_ivl_105", 25 0, L_00000223741ee328;  1 drivers
L_00000223741ee370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741a7010_0 .net/2u *"_ivl_106", 31 0, L_00000223741ee370;  1 drivers
v00000223741a76f0_0 .net *"_ivl_108", 0 0, L_0000022374237d00;  1 drivers
L_00000223741ee3b8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000223741a82d0_0 .net/2u *"_ivl_110", 5 0, L_00000223741ee3b8;  1 drivers
v00000223741a8370_0 .net *"_ivl_112", 0 0, L_0000022374236cc0;  1 drivers
v00000223741a70b0_0 .net *"_ivl_115", 0 0, L_00000223741ed730;  1 drivers
v00000223741a7470_0 .net *"_ivl_116", 47 0, L_0000022374237080;  1 drivers
L_00000223741ee400 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741a71f0_0 .net *"_ivl_119", 15 0, L_00000223741ee400;  1 drivers
L_00000223741edf38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000223741a78d0_0 .net/2u *"_ivl_12", 5 0, L_00000223741edf38;  1 drivers
v00000223741a7e70_0 .net *"_ivl_120", 47 0, L_0000022374236a40;  1 drivers
L_00000223741ee448 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741a7f10_0 .net *"_ivl_123", 15 0, L_00000223741ee448;  1 drivers
v00000223741a7970_0 .net *"_ivl_125", 0 0, L_0000022374235f00;  1 drivers
v00000223741a7330_0 .net *"_ivl_126", 31 0, L_0000022374236ae0;  1 drivers
v00000223741a73d0_0 .net *"_ivl_128", 47 0, L_0000022374236d60;  1 drivers
v00000223741a6ed0_0 .net *"_ivl_130", 47 0, L_0000022374237bc0;  1 drivers
v00000223741a8870_0 .net *"_ivl_132", 47 0, L_00000223742374e0;  1 drivers
v00000223741a7290_0 .net *"_ivl_134", 47 0, L_0000022374237da0;  1 drivers
v00000223741a7650_0 .net *"_ivl_14", 0 0, L_00000223741eb200;  1 drivers
v00000223741a7510_0 .net *"_ivl_140", 0 0, L_00000223741edc70;  1 drivers
L_00000223741ee4d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741a7a10_0 .net/2u *"_ivl_142", 31 0, L_00000223741ee4d8;  1 drivers
L_00000223741ee5b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000223741a84b0_0 .net/2u *"_ivl_146", 5 0, L_00000223741ee5b0;  1 drivers
v00000223741a75b0_0 .net *"_ivl_148", 0 0, L_00000223742362c0;  1 drivers
L_00000223741ee5f8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000223741a7d30_0 .net/2u *"_ivl_150", 5 0, L_00000223741ee5f8;  1 drivers
v00000223741a87d0_0 .net *"_ivl_152", 0 0, L_00000223742379e0;  1 drivers
v00000223741a7ab0_0 .net *"_ivl_155", 0 0, L_00000223741ed8f0;  1 drivers
L_00000223741ee640 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000223741a7b50_0 .net/2u *"_ivl_156", 5 0, L_00000223741ee640;  1 drivers
v00000223741a69d0_0 .net *"_ivl_158", 0 0, L_0000022374237620;  1 drivers
L_00000223741edf80 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000223741a7bf0_0 .net/2u *"_ivl_16", 4 0, L_00000223741edf80;  1 drivers
v00000223741a7c90_0 .net *"_ivl_161", 0 0, L_00000223741edab0;  1 drivers
L_00000223741ee688 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741a7dd0_0 .net/2u *"_ivl_162", 15 0, L_00000223741ee688;  1 drivers
v00000223741a6a70_0 .net *"_ivl_164", 31 0, L_0000022374237760;  1 drivers
v00000223741a6bb0_0 .net *"_ivl_167", 0 0, L_0000022374236360;  1 drivers
v00000223741a6b10_0 .net *"_ivl_168", 15 0, L_00000223742367c0;  1 drivers
v00000223741a6cf0_0 .net *"_ivl_170", 31 0, L_0000022374236c20;  1 drivers
v00000223741a6e30_0 .net *"_ivl_174", 31 0, L_0000022374236f40;  1 drivers
L_00000223741ee6d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741a6f70_0 .net *"_ivl_177", 25 0, L_00000223741ee6d0;  1 drivers
L_00000223741ee718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741aca90_0 .net/2u *"_ivl_178", 31 0, L_00000223741ee718;  1 drivers
v00000223741adcb0_0 .net *"_ivl_180", 0 0, L_0000022374237a80;  1 drivers
L_00000223741ee760 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000223741ae4d0_0 .net/2u *"_ivl_182", 5 0, L_00000223741ee760;  1 drivers
v00000223741ae6b0_0 .net *"_ivl_184", 0 0, L_0000022374237b20;  1 drivers
L_00000223741ee7a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000223741ae110_0 .net/2u *"_ivl_186", 5 0, L_00000223741ee7a8;  1 drivers
v00000223741addf0_0 .net *"_ivl_188", 0 0, L_0000022374249500;  1 drivers
v00000223741adb70_0 .net *"_ivl_19", 4 0, L_00000223741eb480;  1 drivers
v00000223741ae1b0_0 .net *"_ivl_191", 0 0, L_00000223741ed420;  1 drivers
v00000223741ae390_0 .net *"_ivl_193", 0 0, L_00000223741edb20;  1 drivers
L_00000223741ee7f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000223741ad030_0 .net/2u *"_ivl_194", 5 0, L_00000223741ee7f0;  1 drivers
v00000223741adc10_0 .net *"_ivl_196", 0 0, L_0000022374247fc0;  1 drivers
L_00000223741ee838 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000223741adfd0_0 .net/2u *"_ivl_198", 31 0, L_00000223741ee838;  1 drivers
L_00000223741edea8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000223741ad490_0 .net/2u *"_ivl_2", 5 0, L_00000223741edea8;  1 drivers
v00000223741acc70_0 .net *"_ivl_20", 4 0, L_00000223741eb5c0;  1 drivers
v00000223741ad530_0 .net *"_ivl_200", 31 0, L_00000223742484c0;  1 drivers
v00000223741acf90_0 .net *"_ivl_204", 31 0, L_0000022374248b00;  1 drivers
L_00000223741ee880 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741ad350_0 .net *"_ivl_207", 25 0, L_00000223741ee880;  1 drivers
L_00000223741ee8c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741ad170_0 .net/2u *"_ivl_208", 31 0, L_00000223741ee8c8;  1 drivers
v00000223741ae430_0 .net *"_ivl_210", 0 0, L_0000022374247f20;  1 drivers
L_00000223741ee910 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000223741add50_0 .net/2u *"_ivl_212", 5 0, L_00000223741ee910;  1 drivers
v00000223741adad0_0 .net *"_ivl_214", 0 0, L_00000223742495a0;  1 drivers
L_00000223741ee958 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000223741ade90_0 .net/2u *"_ivl_216", 5 0, L_00000223741ee958;  1 drivers
v00000223741ad0d0_0 .net *"_ivl_218", 0 0, L_00000223742496e0;  1 drivers
v00000223741ad5d0_0 .net *"_ivl_221", 0 0, L_00000223741edb90;  1 drivers
v00000223741acb30_0 .net *"_ivl_223", 0 0, L_00000223741ed340;  1 drivers
L_00000223741ee9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000223741ad3f0_0 .net/2u *"_ivl_224", 5 0, L_00000223741ee9a0;  1 drivers
v00000223741ad210_0 .net *"_ivl_226", 0 0, L_0000022374248740;  1 drivers
v00000223741ad2b0_0 .net *"_ivl_228", 31 0, L_0000022374249140;  1 drivers
v00000223741acbd0_0 .net *"_ivl_24", 0 0, L_00000223741ecee0;  1 drivers
L_00000223741edfc8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000223741ae070_0 .net/2u *"_ivl_26", 4 0, L_00000223741edfc8;  1 drivers
v00000223741ae570_0 .net *"_ivl_29", 4 0, L_00000223741ec380;  1 drivers
v00000223741ae750_0 .net *"_ivl_32", 0 0, L_00000223741eda40;  1 drivers
L_00000223741ee010 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000223741ae250_0 .net/2u *"_ivl_34", 4 0, L_00000223741ee010;  1 drivers
v00000223741ad710_0 .net *"_ivl_37", 4 0, L_00000223741ec4c0;  1 drivers
v00000223741ad8f0_0 .net *"_ivl_40", 0 0, L_00000223741ed960;  1 drivers
L_00000223741ee058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741ad670_0 .net/2u *"_ivl_42", 15 0, L_00000223741ee058;  1 drivers
v00000223741ae2f0_0 .net *"_ivl_45", 15 0, L_0000022374236e00;  1 drivers
v00000223741ad7b0_0 .net *"_ivl_48", 0 0, L_00000223741ed7a0;  1 drivers
v00000223741adf30_0 .net *"_ivl_5", 5 0, L_00000223741eb7a0;  1 drivers
L_00000223741ee0a0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741ae610_0 .net/2u *"_ivl_50", 36 0, L_00000223741ee0a0;  1 drivers
L_00000223741ee0e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741ace50_0 .net/2u *"_ivl_52", 31 0, L_00000223741ee0e8;  1 drivers
v00000223741ad850_0 .net *"_ivl_55", 4 0, L_0000022374236b80;  1 drivers
v00000223741ad990_0 .net *"_ivl_56", 36 0, L_0000022374235fa0;  1 drivers
v00000223741ae7f0_0 .net *"_ivl_58", 36 0, L_00000223742364a0;  1 drivers
v00000223741ada30_0 .net *"_ivl_62", 0 0, L_00000223741ed2d0;  1 drivers
L_00000223741ee130 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000223741ae890_0 .net/2u *"_ivl_64", 5 0, L_00000223741ee130;  1 drivers
v00000223741ac9f0_0 .net *"_ivl_67", 5 0, L_0000022374237c60;  1 drivers
v00000223741acd10_0 .net *"_ivl_70", 0 0, L_00000223741ed810;  1 drivers
L_00000223741ee178 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741acdb0_0 .net/2u *"_ivl_72", 57 0, L_00000223741ee178;  1 drivers
L_00000223741ee1c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741acef0_0 .net/2u *"_ivl_74", 31 0, L_00000223741ee1c0;  1 drivers
v00000223741ec100_0 .net *"_ivl_77", 25 0, L_0000022374236540;  1 drivers
v00000223741eb340_0 .net *"_ivl_78", 57 0, L_0000022374236900;  1 drivers
v00000223741eac60_0 .net *"_ivl_8", 0 0, L_00000223741eddc0;  1 drivers
v00000223741ec560_0 .net *"_ivl_80", 57 0, L_0000022374237300;  1 drivers
L_00000223741ee208 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000223741ebc00_0 .net/2u *"_ivl_84", 31 0, L_00000223741ee208;  1 drivers
L_00000223741ee250 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000223741ead00_0 .net/2u *"_ivl_88", 5 0, L_00000223741ee250;  1 drivers
v00000223741eb660_0 .net *"_ivl_90", 0 0, L_0000022374237440;  1 drivers
L_00000223741ee298 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000223741eae40_0 .net/2u *"_ivl_92", 5 0, L_00000223741ee298;  1 drivers
v00000223741ec060_0 .net *"_ivl_94", 0 0, L_0000022374236040;  1 drivers
v00000223741eaa80_0 .net *"_ivl_97", 0 0, L_00000223741ecf50;  1 drivers
v00000223741ec240_0 .net *"_ivl_98", 47 0, L_0000022374236fe0;  1 drivers
v00000223741eb520_0 .net "adderResult", 31 0, L_0000022374237120;  1 drivers
v00000223741eba20_0 .net "address", 31 0, L_00000223742365e0;  1 drivers
v00000223741eada0_0 .net "clk", 0 0, L_00000223741ed3b0;  alias, 1 drivers
v00000223741ebb60_0 .var "cycles_consumed", 31 0;
v00000223741ea6c0_0 .net "extImm", 31 0, L_0000022374237800;  1 drivers
v00000223741eaee0_0 .net "funct", 5 0, L_0000022374237940;  1 drivers
v00000223741ec2e0_0 .net "hlt", 0 0, v0000022374179920_0;  1 drivers
v00000223741ec420_0 .net "imm", 15 0, L_0000022374236860;  1 drivers
v00000223741ebac0_0 .net "immediate", 31 0, L_00000223742486a0;  1 drivers
v00000223741eab20_0 .net "input_clk", 0 0, v00000223741ebf20_0;  1 drivers
v00000223741eaf80_0 .net "instruction", 31 0, L_0000022374236680;  1 drivers
v00000223741eabc0_0 .net "memoryReadData", 31 0, v00000223741e8d70_0;  1 drivers
v00000223741eb020_0 .net "nextPC", 31 0, L_0000022374236400;  1 drivers
v00000223741ea9e0_0 .net "opcode", 5 0, L_00000223741ebfc0;  1 drivers
v00000223741ebd40_0 .net "rd", 4 0, L_00000223741eb840;  1 drivers
v00000223741eb160_0 .net "readData1", 31 0, L_00000223741ed0a0;  1 drivers
v00000223741ea760_0 .net "readData1_w", 31 0, L_0000022374249280;  1 drivers
v00000223741eb3e0_0 .net "readData2", 31 0, L_00000223741ed500;  1 drivers
v00000223741eb700_0 .net "rs", 4 0, L_00000223741eb8e0;  1 drivers
v00000223741ebe80_0 .net "rst", 0 0, v00000223741ec1a0_0;  1 drivers
v00000223741eb980_0 .net "rt", 4 0, L_0000022374236ea0;  1 drivers
v00000223741eb0c0_0 .net "shamt", 31 0, L_0000022374236180;  1 drivers
v00000223741ea800_0 .net "wire_instruction", 31 0, L_00000223741ed880;  1 drivers
v00000223741eb2a0_0 .net "writeData", 31 0, L_0000022374249780;  1 drivers
v00000223741ebca0_0 .net "zero", 0 0, L_0000022374248560;  1 drivers
L_00000223741eb7a0 .part L_0000022374236680, 26, 6;
L_00000223741ebfc0 .functor MUXZ 6, L_00000223741eb7a0, L_00000223741edea8, L_00000223741ecfc0, C4<>;
L_00000223741eb200 .cmp/eq 6, L_00000223741ebfc0, L_00000223741edf38;
L_00000223741eb480 .part L_0000022374236680, 11, 5;
L_00000223741eb5c0 .functor MUXZ 5, L_00000223741eb480, L_00000223741edf80, L_00000223741eb200, C4<>;
L_00000223741eb840 .functor MUXZ 5, L_00000223741eb5c0, L_00000223741edef0, L_00000223741eddc0, C4<>;
L_00000223741ec380 .part L_0000022374236680, 21, 5;
L_00000223741eb8e0 .functor MUXZ 5, L_00000223741ec380, L_00000223741edfc8, L_00000223741ecee0, C4<>;
L_00000223741ec4c0 .part L_0000022374236680, 16, 5;
L_0000022374236ea0 .functor MUXZ 5, L_00000223741ec4c0, L_00000223741ee010, L_00000223741eda40, C4<>;
L_0000022374236e00 .part L_0000022374236680, 0, 16;
L_0000022374236860 .functor MUXZ 16, L_0000022374236e00, L_00000223741ee058, L_00000223741ed960, C4<>;
L_0000022374236b80 .part L_0000022374236680, 6, 5;
L_0000022374235fa0 .concat [ 5 32 0 0], L_0000022374236b80, L_00000223741ee0e8;
L_00000223742364a0 .functor MUXZ 37, L_0000022374235fa0, L_00000223741ee0a0, L_00000223741ed7a0, C4<>;
L_0000022374236180 .part L_00000223742364a0, 0, 32;
L_0000022374237c60 .part L_0000022374236680, 0, 6;
L_0000022374237940 .functor MUXZ 6, L_0000022374237c60, L_00000223741ee130, L_00000223741ed2d0, C4<>;
L_0000022374236540 .part L_0000022374236680, 0, 26;
L_0000022374236900 .concat [ 26 32 0 0], L_0000022374236540, L_00000223741ee1c0;
L_0000022374237300 .functor MUXZ 58, L_0000022374236900, L_00000223741ee178, L_00000223741ed810, C4<>;
L_00000223742365e0 .part L_0000022374237300, 0, 32;
L_00000223742373a0 .arith/sum 32, v00000223741e8370_0, L_00000223741ee208;
L_0000022374237440 .cmp/eq 6, L_00000223741ebfc0, L_00000223741ee250;
L_0000022374236040 .cmp/eq 6, L_00000223741ebfc0, L_00000223741ee298;
L_0000022374236fe0 .concat [ 32 16 0 0], L_00000223742365e0, L_00000223741ee2e0;
L_00000223742376c0 .concat [ 6 26 0 0], L_00000223741ebfc0, L_00000223741ee328;
L_0000022374237d00 .cmp/eq 32, L_00000223742376c0, L_00000223741ee370;
L_0000022374236cc0 .cmp/eq 6, L_0000022374237940, L_00000223741ee3b8;
L_0000022374237080 .concat [ 32 16 0 0], L_00000223741ed0a0, L_00000223741ee400;
L_0000022374236a40 .concat [ 32 16 0 0], v00000223741e8370_0, L_00000223741ee448;
L_0000022374235f00 .part L_0000022374236860, 15, 1;
LS_0000022374236ae0_0_0 .concat [ 1 1 1 1], L_0000022374235f00, L_0000022374235f00, L_0000022374235f00, L_0000022374235f00;
LS_0000022374236ae0_0_4 .concat [ 1 1 1 1], L_0000022374235f00, L_0000022374235f00, L_0000022374235f00, L_0000022374235f00;
LS_0000022374236ae0_0_8 .concat [ 1 1 1 1], L_0000022374235f00, L_0000022374235f00, L_0000022374235f00, L_0000022374235f00;
LS_0000022374236ae0_0_12 .concat [ 1 1 1 1], L_0000022374235f00, L_0000022374235f00, L_0000022374235f00, L_0000022374235f00;
LS_0000022374236ae0_0_16 .concat [ 1 1 1 1], L_0000022374235f00, L_0000022374235f00, L_0000022374235f00, L_0000022374235f00;
LS_0000022374236ae0_0_20 .concat [ 1 1 1 1], L_0000022374235f00, L_0000022374235f00, L_0000022374235f00, L_0000022374235f00;
LS_0000022374236ae0_0_24 .concat [ 1 1 1 1], L_0000022374235f00, L_0000022374235f00, L_0000022374235f00, L_0000022374235f00;
LS_0000022374236ae0_0_28 .concat [ 1 1 1 1], L_0000022374235f00, L_0000022374235f00, L_0000022374235f00, L_0000022374235f00;
LS_0000022374236ae0_1_0 .concat [ 4 4 4 4], LS_0000022374236ae0_0_0, LS_0000022374236ae0_0_4, LS_0000022374236ae0_0_8, LS_0000022374236ae0_0_12;
LS_0000022374236ae0_1_4 .concat [ 4 4 4 4], LS_0000022374236ae0_0_16, LS_0000022374236ae0_0_20, LS_0000022374236ae0_0_24, LS_0000022374236ae0_0_28;
L_0000022374236ae0 .concat [ 16 16 0 0], LS_0000022374236ae0_1_0, LS_0000022374236ae0_1_4;
L_0000022374236d60 .concat [ 16 32 0 0], L_0000022374236860, L_0000022374236ae0;
L_0000022374237bc0 .arith/sum 48, L_0000022374236a40, L_0000022374236d60;
L_00000223742374e0 .functor MUXZ 48, L_0000022374237bc0, L_0000022374237080, L_00000223741ed730, C4<>;
L_0000022374237da0 .functor MUXZ 48, L_00000223742374e0, L_0000022374236fe0, L_00000223741ecf50, C4<>;
L_0000022374237120 .part L_0000022374237da0, 0, 32;
L_0000022374236400 .functor MUXZ 32, L_00000223742373a0, L_0000022374237120, v00000223741e94f0_0, C4<>;
L_0000022374236680 .functor MUXZ 32, L_00000223741ed880, L_00000223741ee4d8, L_00000223741edc70, C4<>;
L_00000223742362c0 .cmp/eq 6, L_00000223741ebfc0, L_00000223741ee5b0;
L_00000223742379e0 .cmp/eq 6, L_00000223741ebfc0, L_00000223741ee5f8;
L_0000022374237620 .cmp/eq 6, L_00000223741ebfc0, L_00000223741ee640;
L_0000022374237760 .concat [ 16 16 0 0], L_0000022374236860, L_00000223741ee688;
L_0000022374236360 .part L_0000022374236860, 15, 1;
LS_00000223742367c0_0_0 .concat [ 1 1 1 1], L_0000022374236360, L_0000022374236360, L_0000022374236360, L_0000022374236360;
LS_00000223742367c0_0_4 .concat [ 1 1 1 1], L_0000022374236360, L_0000022374236360, L_0000022374236360, L_0000022374236360;
LS_00000223742367c0_0_8 .concat [ 1 1 1 1], L_0000022374236360, L_0000022374236360, L_0000022374236360, L_0000022374236360;
LS_00000223742367c0_0_12 .concat [ 1 1 1 1], L_0000022374236360, L_0000022374236360, L_0000022374236360, L_0000022374236360;
L_00000223742367c0 .concat [ 4 4 4 4], LS_00000223742367c0_0_0, LS_00000223742367c0_0_4, LS_00000223742367c0_0_8, LS_00000223742367c0_0_12;
L_0000022374236c20 .concat [ 16 16 0 0], L_0000022374236860, L_00000223742367c0;
L_0000022374237800 .functor MUXZ 32, L_0000022374236c20, L_0000022374237760, L_00000223741edab0, C4<>;
L_0000022374236f40 .concat [ 6 26 0 0], L_00000223741ebfc0, L_00000223741ee6d0;
L_0000022374237a80 .cmp/eq 32, L_0000022374236f40, L_00000223741ee718;
L_0000022374237b20 .cmp/eq 6, L_0000022374237940, L_00000223741ee760;
L_0000022374249500 .cmp/eq 6, L_0000022374237940, L_00000223741ee7a8;
L_0000022374247fc0 .cmp/eq 6, L_00000223741ebfc0, L_00000223741ee7f0;
L_00000223742484c0 .functor MUXZ 32, L_0000022374237800, L_00000223741ee838, L_0000022374247fc0, C4<>;
L_00000223742486a0 .functor MUXZ 32, L_00000223742484c0, L_0000022374236180, L_00000223741edb20, C4<>;
L_0000022374248b00 .concat [ 6 26 0 0], L_00000223741ebfc0, L_00000223741ee880;
L_0000022374247f20 .cmp/eq 32, L_0000022374248b00, L_00000223741ee8c8;
L_00000223742495a0 .cmp/eq 6, L_0000022374237940, L_00000223741ee910;
L_00000223742496e0 .cmp/eq 6, L_0000022374237940, L_00000223741ee958;
L_0000022374248740 .cmp/eq 6, L_00000223741ebfc0, L_00000223741ee9a0;
L_0000022374249140 .functor MUXZ 32, L_00000223741ed0a0, v00000223741e8370_0, L_0000022374248740, C4<>;
L_0000022374249280 .functor MUXZ 32, L_0000022374249140, L_00000223741ed500, L_00000223741ed340, C4<>;
S_0000022374170b40 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000223741709b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022374168670 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000223741ed570 .functor NOT 1, v0000022374178840_0, C4<0>, C4<0>, C4<0>;
v00000223741782a0_0 .net *"_ivl_0", 0 0, L_00000223741ed570;  1 drivers
v0000022374178f20_0 .net "in1", 31 0, L_00000223741ed500;  alias, 1 drivers
v0000022374177da0_0 .net "in2", 31 0, L_00000223742486a0;  alias, 1 drivers
v0000022374179100_0 .net "out", 31 0, L_0000022374249320;  alias, 1 drivers
v00000223741797e0_0 .net "s", 0 0, v0000022374178840_0;  alias, 1 drivers
L_0000022374249320 .functor MUXZ 32, L_00000223742486a0, L_00000223741ed500, L_00000223741ed570, C4<>;
S_0000022374114190 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000223741709b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000223741a63c0 .param/l "RType" 0 4 2, C4<000000>;
P_00000223741a63f8 .param/l "add" 0 4 5, C4<100000>;
P_00000223741a6430 .param/l "addi" 0 4 8, C4<001000>;
P_00000223741a6468 .param/l "addu" 0 4 5, C4<100001>;
P_00000223741a64a0 .param/l "and_" 0 4 5, C4<100100>;
P_00000223741a64d8 .param/l "andi" 0 4 8, C4<001100>;
P_00000223741a6510 .param/l "beq" 0 4 10, C4<000100>;
P_00000223741a6548 .param/l "bne" 0 4 10, C4<000101>;
P_00000223741a6580 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000223741a65b8 .param/l "j" 0 4 12, C4<000010>;
P_00000223741a65f0 .param/l "jal" 0 4 12, C4<000011>;
P_00000223741a6628 .param/l "jr" 0 4 6, C4<001000>;
P_00000223741a6660 .param/l "lw" 0 4 8, C4<100011>;
P_00000223741a6698 .param/l "nor_" 0 4 5, C4<100111>;
P_00000223741a66d0 .param/l "or_" 0 4 5, C4<100101>;
P_00000223741a6708 .param/l "ori" 0 4 8, C4<001101>;
P_00000223741a6740 .param/l "sgt" 0 4 6, C4<101011>;
P_00000223741a6778 .param/l "sll" 0 4 6, C4<000000>;
P_00000223741a67b0 .param/l "slt" 0 4 5, C4<101010>;
P_00000223741a67e8 .param/l "slti" 0 4 8, C4<101010>;
P_00000223741a6820 .param/l "srl" 0 4 6, C4<000010>;
P_00000223741a6858 .param/l "sub" 0 4 5, C4<100010>;
P_00000223741a6890 .param/l "subu" 0 4 5, C4<100011>;
P_00000223741a68c8 .param/l "sw" 0 4 8, C4<101011>;
P_00000223741a6900 .param/l "xor_" 0 4 5, C4<100110>;
P_00000223741a6938 .param/l "xori" 0 4 8, C4<001110>;
v0000022374178660_0 .var "ALUOp", 3 0;
v0000022374178840_0 .var "ALUSrc", 0 0;
v0000022374178a20_0 .var "MemReadEn", 0 0;
v0000022374178340_0 .var "MemWriteEn", 0 0;
v0000022374179060_0 .var "MemtoReg", 0 0;
v0000022374177ee0_0 .var "RegDst", 0 0;
v00000223741780c0_0 .var "RegWriteEn", 0 0;
v00000223741783e0_0 .net "funct", 5 0, L_0000022374237940;  alias, 1 drivers
v0000022374179920_0 .var "hlt", 0 0;
v00000223741792e0_0 .net "opcode", 5 0, L_00000223741ebfc0;  alias, 1 drivers
v00000223741794c0_0 .net "rst", 0 0, v00000223741ec1a0_0;  alias, 1 drivers
E_0000022374168430 .event anyedge, v00000223741794c0_0, v00000223741792e0_0, v00000223741783e0_0;
S_00000223741143e0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000223741709b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000022374167ef0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000223741ed880 .functor BUFZ 32, L_00000223742360e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000223741799c0_0 .net "Data_Out", 31 0, L_00000223741ed880;  alias, 1 drivers
v0000022374178e80 .array "InstMem", 0 1023, 31 0;
v0000022374178520_0 .net *"_ivl_0", 31 0, L_00000223742360e0;  1 drivers
v0000022374178fc0_0 .net *"_ivl_3", 9 0, L_00000223742371c0;  1 drivers
v00000223741785c0_0 .net *"_ivl_4", 11 0, L_00000223742378a0;  1 drivers
L_00000223741ee490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000223741788e0_0 .net *"_ivl_7", 1 0, L_00000223741ee490;  1 drivers
v0000022374178c00_0 .net "addr", 31 0, v00000223741e8370_0;  alias, 1 drivers
v0000022374179420_0 .var/i "i", 31 0;
L_00000223742360e0 .array/port v0000022374178e80, L_00000223742378a0;
L_00000223742371c0 .part v00000223741e8370_0, 0, 10;
L_00000223742378a0 .concat [ 10 2 0 0], L_00000223742371c0, L_00000223741ee490;
S_00000223740c29c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000223741709b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000223741ed0a0 .functor BUFZ 32, L_0000022374236220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000223741ed500 .functor BUFZ 32, L_0000022374237580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022374179380_0 .net *"_ivl_0", 31 0, L_0000022374236220;  1 drivers
v0000022374179880_0 .net *"_ivl_10", 6 0, L_0000022374236720;  1 drivers
L_00000223741ee568 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000223741546b0_0 .net *"_ivl_13", 1 0, L_00000223741ee568;  1 drivers
v00000223741547f0_0 .net *"_ivl_2", 6 0, L_0000022374237260;  1 drivers
L_00000223741ee520 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000223741e8f50_0 .net *"_ivl_5", 1 0, L_00000223741ee520;  1 drivers
v00000223741e9db0_0 .net *"_ivl_8", 31 0, L_0000022374237580;  1 drivers
v00000223741e93b0_0 .net "clk", 0 0, L_00000223741ed3b0;  alias, 1 drivers
v00000223741e9770_0 .var/i "i", 31 0;
v00000223741e8870_0 .net "readData1", 31 0, L_00000223741ed0a0;  alias, 1 drivers
v00000223741e9a90_0 .net "readData2", 31 0, L_00000223741ed500;  alias, 1 drivers
v00000223741e9b30_0 .net "readRegister1", 4 0, L_00000223741eb8e0;  alias, 1 drivers
v00000223741e84b0_0 .net "readRegister2", 4 0, L_0000022374236ea0;  alias, 1 drivers
v00000223741e80f0 .array "registers", 31 0, 31 0;
v00000223741e8b90_0 .net "rst", 0 0, v00000223741ec1a0_0;  alias, 1 drivers
v00000223741e9630_0 .net "we", 0 0, v00000223741780c0_0;  alias, 1 drivers
v00000223741e89b0_0 .net "writeData", 31 0, L_0000022374249780;  alias, 1 drivers
v00000223741e8a50_0 .net "writeRegister", 4 0, L_00000223742369a0;  alias, 1 drivers
E_00000223741687b0/0 .event negedge, v00000223741794c0_0;
E_00000223741687b0/1 .event posedge, v00000223741e93b0_0;
E_00000223741687b0 .event/or E_00000223741687b0/0, E_00000223741687b0/1;
L_0000022374236220 .array/port v00000223741e80f0, L_0000022374237260;
L_0000022374237260 .concat [ 5 2 0 0], L_00000223741eb8e0, L_00000223741ee520;
L_0000022374237580 .array/port v00000223741e80f0, L_0000022374236720;
L_0000022374236720 .concat [ 5 2 0 0], L_0000022374236ea0, L_00000223741ee568;
S_00000223740c2b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000223740c29c0;
 .timescale 0 0;
v0000022374179240_0 .var/i "i", 31 0;
S_0000022374111830 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000223741709b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000022374168330 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000223741ed030 .functor NOT 1, v0000022374177ee0_0, C4<0>, C4<0>, C4<0>;
v00000223741e8230_0 .net *"_ivl_0", 0 0, L_00000223741ed030;  1 drivers
v00000223741e8c30_0 .net "in1", 4 0, L_0000022374236ea0;  alias, 1 drivers
v00000223741e87d0_0 .net "in2", 4 0, L_00000223741eb840;  alias, 1 drivers
v00000223741e9310_0 .net "out", 4 0, L_00000223742369a0;  alias, 1 drivers
v00000223741e8730_0 .net "s", 0 0, v0000022374177ee0_0;  alias, 1 drivers
L_00000223742369a0 .functor MUXZ 5, L_00000223741eb840, L_0000022374236ea0, L_00000223741ed030, C4<>;
S_00000223741119c0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000223741709b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022374168d30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000223741ed180 .functor NOT 1, v0000022374179060_0, C4<0>, C4<0>, C4<0>;
v00000223741e9bd0_0 .net *"_ivl_0", 0 0, L_00000223741ed180;  1 drivers
v00000223741e98b0_0 .net "in1", 31 0, v00000223741e9270_0;  alias, 1 drivers
v00000223741e8910_0 .net "in2", 31 0, v00000223741e8d70_0;  alias, 1 drivers
v00000223741e8af0_0 .net "out", 31 0, L_0000022374249780;  alias, 1 drivers
v00000223741e8550_0 .net "s", 0 0, v0000022374179060_0;  alias, 1 drivers
L_0000022374249780 .functor MUXZ 32, v00000223741e8d70_0, v00000223741e9270_0, L_00000223741ed180, C4<>;
S_00000223740fd9d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000223741709b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000223740fdb60 .param/l "ADD" 0 9 12, C4<0000>;
P_00000223740fdb98 .param/l "AND" 0 9 12, C4<0010>;
P_00000223740fdbd0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000223740fdc08 .param/l "OR" 0 9 12, C4<0011>;
P_00000223740fdc40 .param/l "SGT" 0 9 12, C4<0111>;
P_00000223740fdc78 .param/l "SLL" 0 9 12, C4<1000>;
P_00000223740fdcb0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000223740fdce8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000223740fdd20 .param/l "SUB" 0 9 12, C4<0001>;
P_00000223740fdd58 .param/l "XOR" 0 9 12, C4<0100>;
P_00000223740fdd90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000223740fddc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000223741ee9e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000223741e96d0_0 .net/2u *"_ivl_0", 31 0, L_00000223741ee9e8;  1 drivers
v00000223741e9950_0 .net "opSel", 3 0, v0000022374178660_0;  alias, 1 drivers
v00000223741e8eb0_0 .net "operand1", 31 0, L_0000022374249280;  alias, 1 drivers
v00000223741e85f0_0 .net "operand2", 31 0, L_0000022374249320;  alias, 1 drivers
v00000223741e9270_0 .var "result", 31 0;
v00000223741e9450_0 .net "zero", 0 0, L_0000022374248560;  alias, 1 drivers
E_0000022374168a30 .event anyedge, v0000022374178660_0, v00000223741e8eb0_0, v0000022374179100_0;
L_0000022374248560 .cmp/eq 32, v00000223741e9270_0, L_00000223741ee9e8;
S_0000022374144ea0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000223741709b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000223741ea0b0 .param/l "RType" 0 4 2, C4<000000>;
P_00000223741ea0e8 .param/l "add" 0 4 5, C4<100000>;
P_00000223741ea120 .param/l "addi" 0 4 8, C4<001000>;
P_00000223741ea158 .param/l "addu" 0 4 5, C4<100001>;
P_00000223741ea190 .param/l "and_" 0 4 5, C4<100100>;
P_00000223741ea1c8 .param/l "andi" 0 4 8, C4<001100>;
P_00000223741ea200 .param/l "beq" 0 4 10, C4<000100>;
P_00000223741ea238 .param/l "bne" 0 4 10, C4<000101>;
P_00000223741ea270 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000223741ea2a8 .param/l "j" 0 4 12, C4<000010>;
P_00000223741ea2e0 .param/l "jal" 0 4 12, C4<000011>;
P_00000223741ea318 .param/l "jr" 0 4 6, C4<001000>;
P_00000223741ea350 .param/l "lw" 0 4 8, C4<100011>;
P_00000223741ea388 .param/l "nor_" 0 4 5, C4<100111>;
P_00000223741ea3c0 .param/l "or_" 0 4 5, C4<100101>;
P_00000223741ea3f8 .param/l "ori" 0 4 8, C4<001101>;
P_00000223741ea430 .param/l "sgt" 0 4 6, C4<101011>;
P_00000223741ea468 .param/l "sll" 0 4 6, C4<000000>;
P_00000223741ea4a0 .param/l "slt" 0 4 5, C4<101010>;
P_00000223741ea4d8 .param/l "slti" 0 4 8, C4<101010>;
P_00000223741ea510 .param/l "srl" 0 4 6, C4<000010>;
P_00000223741ea548 .param/l "sub" 0 4 5, C4<100010>;
P_00000223741ea580 .param/l "subu" 0 4 5, C4<100011>;
P_00000223741ea5b8 .param/l "sw" 0 4 8, C4<101011>;
P_00000223741ea5f0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000223741ea628 .param/l "xori" 0 4 8, C4<001110>;
v00000223741e94f0_0 .var "PCsrc", 0 0;
v00000223741e9590_0 .net "funct", 5 0, L_0000022374237940;  alias, 1 drivers
v00000223741e9810_0 .net "opcode", 5 0, L_00000223741ebfc0;  alias, 1 drivers
v00000223741e99f0_0 .net "operand1", 31 0, L_00000223741ed0a0;  alias, 1 drivers
v00000223741e8cd0_0 .net "operand2", 31 0, L_0000022374249320;  alias, 1 drivers
v00000223741e9c70_0 .net "rst", 0 0, v00000223741ec1a0_0;  alias, 1 drivers
E_0000022374168a70/0 .event anyedge, v00000223741794c0_0, v00000223741792e0_0, v00000223741e8870_0, v0000022374179100_0;
E_0000022374168a70/1 .event anyedge, v00000223741783e0_0;
E_0000022374168a70 .event/or E_0000022374168a70/0, E_0000022374168a70/1;
S_0000022374145030 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000223741709b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000223741e9d10 .array "DataMem", 0 1023, 31 0;
v00000223741e8ff0_0 .net "address", 31 0, v00000223741e9270_0;  alias, 1 drivers
v00000223741e8690_0 .net "clock", 0 0, L_00000223741ed9d0;  1 drivers
v00000223741e9e50_0 .net "data", 31 0, L_00000223741ed500;  alias, 1 drivers
v00000223741e9ef0_0 .var/i "i", 31 0;
v00000223741e8d70_0 .var "q", 31 0;
v00000223741e8190_0 .net "rden", 0 0, v0000022374178a20_0;  alias, 1 drivers
v00000223741e9f90_0 .net "wren", 0 0, v0000022374178340_0;  alias, 1 drivers
E_0000022374167e70 .event posedge, v00000223741e8690_0;
S_000002237412d530 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000223741709b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000022374167eb0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000223741e82d0_0 .net "PCin", 31 0, L_0000022374236400;  alias, 1 drivers
v00000223741e8370_0 .var "PCout", 31 0;
v00000223741e8e10_0 .net "clk", 0 0, L_00000223741ed3b0;  alias, 1 drivers
v00000223741e91d0_0 .net "rst", 0 0, v00000223741ec1a0_0;  alias, 1 drivers
    .scope S_0000022374144ea0;
T_0 ;
    %wait E_0000022374168a70;
    %load/vec4 v00000223741e9c70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223741e94f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000223741e9810_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000223741e99f0_0;
    %load/vec4 v00000223741e8cd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000223741e9810_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000223741e99f0_0;
    %load/vec4 v00000223741e8cd0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000223741e9810_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000223741e9810_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000223741e9810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000223741e9590_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000223741e94f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002237412d530;
T_1 ;
    %wait E_00000223741687b0;
    %load/vec4 v00000223741e91d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000223741e8370_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000223741e82d0_0;
    %assign/vec4 v00000223741e8370_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000223741143e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022374179420_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000022374179420_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022374179420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %load/vec4 v0000022374179420_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022374179420_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022374178e80, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000022374114190;
T_3 ;
    %wait E_0000022374168430;
    %load/vec4 v00000223741794c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000022374179920_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000022374178660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022374178840_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000223741780c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022374178340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022374179060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022374178a20_0, 0;
    %assign/vec4 v0000022374177ee0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000022374179920_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000022374178660_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000022374178840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000223741780c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022374178340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022374179060_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022374178a20_0, 0, 1;
    %store/vec4 v0000022374177ee0_0, 0, 1;
    %load/vec4 v00000223741792e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374179920_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374177ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223741780c0_0, 0;
    %load/vec4 v00000223741783e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374178840_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374178840_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223741780c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374177ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374178840_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223741780c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022374177ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374178840_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223741780c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374178840_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223741780c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374178840_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223741780c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374178840_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223741780c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374178840_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374178a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223741780c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374178840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374179060_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374178340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022374178840_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022374178660_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000223740c29c0;
T_4 ;
    %wait E_00000223741687b0;
    %fork t_1, S_00000223740c2b50;
    %jmp t_0;
    .scope S_00000223740c2b50;
t_1 ;
    %load/vec4 v00000223741e8b90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022374179240_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000022374179240_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022374179240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223741e80f0, 0, 4;
    %load/vec4 v0000022374179240_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022374179240_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000223741e9630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000223741e89b0_0;
    %load/vec4 v00000223741e8a50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223741e80f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223741e80f0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000223740c29c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000223740c29c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000223741e9770_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000223741e9770_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000223741e9770_0;
    %ix/getv/s 4, v00000223741e9770_0;
    %load/vec4a v00000223741e80f0, 4;
    %ix/getv/s 4, v00000223741e9770_0;
    %load/vec4a v00000223741e80f0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000223741e9770_0;
    %addi 1, 0, 32;
    %store/vec4 v00000223741e9770_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000223740fd9d0;
T_6 ;
    %wait E_0000022374168a30;
    %load/vec4 v00000223741e9950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000223741e9270_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000223741e8eb0_0;
    %load/vec4 v00000223741e85f0_0;
    %add;
    %assign/vec4 v00000223741e9270_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000223741e8eb0_0;
    %load/vec4 v00000223741e85f0_0;
    %sub;
    %assign/vec4 v00000223741e9270_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000223741e8eb0_0;
    %load/vec4 v00000223741e85f0_0;
    %and;
    %assign/vec4 v00000223741e9270_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000223741e8eb0_0;
    %load/vec4 v00000223741e85f0_0;
    %or;
    %assign/vec4 v00000223741e9270_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000223741e8eb0_0;
    %load/vec4 v00000223741e85f0_0;
    %xor;
    %assign/vec4 v00000223741e9270_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000223741e8eb0_0;
    %load/vec4 v00000223741e85f0_0;
    %or;
    %inv;
    %assign/vec4 v00000223741e9270_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000223741e8eb0_0;
    %load/vec4 v00000223741e85f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000223741e9270_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000223741e85f0_0;
    %load/vec4 v00000223741e8eb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000223741e9270_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000223741e8eb0_0;
    %ix/getv 4, v00000223741e85f0_0;
    %shiftl 4;
    %assign/vec4 v00000223741e9270_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000223741e8eb0_0;
    %ix/getv 4, v00000223741e85f0_0;
    %shiftr 4;
    %assign/vec4 v00000223741e9270_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000022374145030;
T_7 ;
    %wait E_0000022374167e70;
    %load/vec4 v00000223741e8190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000223741e8ff0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000223741e9d10, 4;
    %assign/vec4 v00000223741e8d70_0, 0;
T_7.0 ;
    %load/vec4 v00000223741e9f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000223741e9e50_0;
    %ix/getv 3, v00000223741e8ff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223741e9d10, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022374145030;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000223741e9ef0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000223741e9ef0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000223741e9ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223741e9d10, 0, 4;
    %load/vec4 v00000223741e9ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000223741e9ef0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223741e9d10, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223741e9d10, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223741e9d10, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223741e9d10, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223741e9d10, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223741e9d10, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223741e9d10, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223741e9d10, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223741e9d10, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223741e9d10, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000022374145030;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000223741e9ef0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000223741e9ef0_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000223741e9ef0_0;
    %load/vec4a v00000223741e9d10, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000223741e9ef0_0, 0, 10>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000223741e9ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000223741e9ef0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000223741709b0;
T_10 ;
    %wait E_00000223741687b0;
    %load/vec4 v00000223741ebe80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000223741ebb60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000223741ebb60_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000223741ebb60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000022374170690;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000223741ebf20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000223741ec1a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000022374170690;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000223741ebf20_0;
    %inv;
    %assign/vec4 v00000223741ebf20_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022374170690;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000223741ec1a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000223741ec1a0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000223741ea940_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
