INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/link
	Log files: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/stream_kernels_single.xclbin.link_summary, at Mon Oct 11 11:12:52 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Oct 11 11:12:52 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/link/v++_link_stream_kernels_single_guidance.html', at Mon Oct 11 11:12:53 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [11:13:00] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/xilinx_tmp_compile/stream_kernels_single.xo --config /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int --temp_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Oct 11 11:13:01 2021
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/xilinx_tmp_compile/stream_kernels_single.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [11:13:02] build_xd_ip_db started: /opt/Xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link/iprepo/xilinx_com_hls_calc_0_1_0,calc_0 -o /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [11:13:09] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1694.141 ; gain = 0.000 ; free physical = 153844 ; free virtual = 416216
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [11:13:09] cfgen started: /opt/Xilinx/Vitis/2020.2/bin/cfgen  -nk calc_0:2 -slr calc_0_1:SLR0 -slr calc_0_2:SLR1 -sp calc_0_1.m_axi_gmem:DDR[0] -sp calc_0_2.m_axi_gmem:DDR[1] -dmclkid 0 -r /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: calc_0, num: 2  {calc_0_1 calc_0_2}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: calc_0_1, k_port: m_axi_gmem, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: calc_0_2, k_port: m_axi_gmem, sptag: DDR[1]
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: calc_0_1, SLR: SLR0
INFO: [CFGEN 83-0]   instance: calc_0_2, SLR: SLR1
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_1.in1 to DDR[0] for directive calc_0_1.m_axi_gmem:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_1.in2 to DDR[0] for directive calc_0_1.m_axi_gmem:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_1.out to DDR[0] for directive calc_0_1.m_axi_gmem:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_2.in1 to DDR[1] for directive calc_0_2.m_axi_gmem:DDR[1]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_2.in2 to DDR[1] for directive calc_0_2.m_axi_gmem:DDR[1]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_2.out to DDR[1] for directive calc_0_2.m_axi_gmem:DDR[1]
INFO: [SYSTEM_LINK 82-37] [11:13:16] cfgen finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1694.141 ; gain = 0.000 ; free physical = 151545 ; free virtual = 413914
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [11:13:16] cf2bd started: /opt/Xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link/_sysl/.xsd --temp_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link --output_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [11:13:18] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1694.141 ; gain = 0.000 ; free physical = 153542 ; free virtual = 415911
INFO: [v++ 60-1441] [11:13:18] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1584.980 ; gain = 0.000 ; free physical = 153580 ; free virtual = 415943
INFO: [v++ 60-1443] [11:13:18] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/sdsl.dat -rtd /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/cf2sw.rtd -nofilter /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/cf2sw_full.rtd -xclbin /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/xclbin_orig.xml -o /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/run_link
INFO: [v++ 60-1441] [11:13:22] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1584.980 ; gain = 0.000 ; free physical = 154405 ; free virtual = 416774
INFO: [v++ 60-1443] [11:13:22] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/run_link
INFO: [v++ 60-1441] [11:13:23] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1584.980 ; gain = 0.000 ; free physical = 153320 ; free virtual = 415689
INFO: [v++ 60-1443] [11:13:23] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/.ipcache --output_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int --log_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/logs/link --report_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/link --config /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/vplConfig.ini -k /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link --no-info --iprepo /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_calc_0_1_0 --messageDb /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/run_link/vpl.pb /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/hw_platform
WARNING: /opt/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[11:13:48] Run vpl: Step create_project: Started
Creating Vivado project.
[11:13:51] Run vpl: Step create_project: Completed
[11:13:51] Run vpl: Step create_bd: Started
[11:14:34] Run vpl: Step create_bd: Completed
[11:14:34] Run vpl: Step update_bd: Started
[11:14:35] Run vpl: Step update_bd: Completed
[11:14:35] Run vpl: Step generate_target: Started
[11:15:50] Run vpl: Step generate_target: RUNNING...
[11:16:29] Run vpl: Step generate_target: Completed
[11:16:29] Run vpl: Step config_hw_runs: Started
[11:16:43] Run vpl: Step config_hw_runs: Completed
[11:16:43] Run vpl: Step synth: Started
[11:17:14] Block-level synthesis in progress, 0 of 99 jobs complete, 40 jobs running.
[11:17:44] Block-level synthesis in progress, 0 of 99 jobs complete, 40 jobs running.
[11:18:14] Block-level synthesis in progress, 0 of 99 jobs complete, 40 jobs running.
[11:18:45] Block-level synthesis in progress, 10 of 99 jobs complete, 30 jobs running.
[11:19:15] Block-level synthesis in progress, 34 of 99 jobs complete, 30 jobs running.
[11:19:46] Block-level synthesis in progress, 45 of 99 jobs complete, 37 jobs running.
[11:20:16] Block-level synthesis in progress, 46 of 99 jobs complete, 40 jobs running.
[11:20:47] Block-level synthesis in progress, 60 of 99 jobs complete, 26 jobs running.
[11:21:17] Block-level synthesis in progress, 79 of 99 jobs complete, 11 jobs running.
[11:21:47] Block-level synthesis in progress, 90 of 99 jobs complete, 8 jobs running.
[11:22:18] Block-level synthesis in progress, 93 of 99 jobs complete, 5 jobs running.
[11:22:49] Block-level synthesis in progress, 95 of 99 jobs complete, 3 jobs running.
[11:23:19] Block-level synthesis in progress, 95 of 99 jobs complete, 3 jobs running.
[11:23:50] Block-level synthesis in progress, 95 of 99 jobs complete, 3 jobs running.
[11:24:20] Block-level synthesis in progress, 95 of 99 jobs complete, 3 jobs running.
[11:24:51] Block-level synthesis in progress, 95 of 99 jobs complete, 3 jobs running.
[11:25:22] Block-level synthesis in progress, 96 of 99 jobs complete, 2 jobs running.
[11:25:53] Block-level synthesis in progress, 96 of 99 jobs complete, 2 jobs running.
[11:26:23] Block-level synthesis in progress, 96 of 99 jobs complete, 2 jobs running.
[11:26:54] Block-level synthesis in progress, 96 of 99 jobs complete, 2 jobs running.
[11:27:24] Block-level synthesis in progress, 98 of 99 jobs complete, 1 job running.
[11:27:55] Block-level synthesis in progress, 98 of 99 jobs complete, 1 job running.
[11:28:25] Block-level synthesis in progress, 98 of 99 jobs complete, 1 job running.
[11:28:56] Block-level synthesis in progress, 99 of 99 jobs complete, 0 jobs running.
[11:29:26] Top-level synthesis in progress.
[11:29:57] Top-level synthesis in progress.
[11:30:26] Run vpl: Step synth: Completed
[11:30:26] Run vpl: Step impl: Started
[11:42:07] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 28m 42s 

[11:42:07] Starting logic optimization..
[11:42:38] Phase 1 Generate And Synthesize MIG Cores
[11:49:45] Phase 2 Generate And Synthesize Debug Cores
[11:53:18] Phase 3 Retarget
[11:53:49] Phase 4 Constant propagation
[11:53:49] Phase 5 Sweep
[11:55:20] Phase 6 BUFG optimization
[11:55:20] Phase 7 Shift Register Optimization
[11:55:20] Phase 8 Post Processing Netlist
[12:02:27] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 20m 19s 

[12:02:27] Starting logic placement..
[12:03:28] Phase 1 Placer Initialization
[12:03:28] Phase 1.1 Placer Initialization Netlist Sorting
[12:06:00] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[12:07:01] Phase 1.3 Build Placer Netlist Model
[12:09:03] Phase 1.4 Constrain Clocks/Macros
[12:09:03] Phase 2 Global Placement
[12:09:03] Phase 2.1 Floorplanning
[12:10:04] Phase 2.1.1 Partition Driven Placement
[12:10:04] Phase 2.1.1.1 PBP: Partition Driven Placement
[12:11:05] Phase 2.1.1.2 PBP: Clock Region Placement
[12:12:06] Phase 2.1.1.3 PBP: Compute Congestion
[12:12:06] Phase 2.1.1.4 PBP: UpdateTiming
[12:12:06] Phase 2.1.1.5 PBP: Add part constraints
[12:12:06] Phase 2.2 Update Timing before SLR Path Opt
[12:12:37] Phase 2.3 Global Placement Core
[12:20:46] Phase 2.3.1 Physical Synthesis In Placer
[12:28:56] Phase 3 Detail Placement
[12:28:56] Phase 3.1 Commit Multi Column Macros
[12:28:56] Phase 3.2 Commit Most Macros & LUTRAMs
[12:29:58] Phase 3.3 Small Shape DP
[12:29:58] Phase 3.3.1 Small Shape Clustering
[12:30:28] Phase 3.3.2 Flow Legalize Slice Clusters
[12:30:28] Phase 3.3.3 Slice Area Swap
[12:31:31] Phase 3.4 Place Remaining
[12:31:31] Phase 3.5 Re-assign LUT pins
[12:32:01] Phase 3.6 Pipeline Register Optimization
[12:32:01] Phase 3.7 Fast Optimization
[12:32:32] Phase 4 Post Placement Optimization and Clean-Up
[12:32:32] Phase 4.1 Post Commit Optimization
[12:34:04] Phase 4.1.1 Post Placement Optimization
[12:34:04] Phase 4.1.1.1 BUFG Insertion
[12:34:04] Phase 1 Physical Synthesis Initialization
[12:34:34] Phase 4.1.1.2 BUFG Replication
[12:35:05] Phase 4.1.1.3 Replication
[12:36:06] Phase 4.2 Post Placement Cleanup
[12:36:06] Phase 4.3 Placer Reporting
[12:36:06] Phase 4.3.1 Print Estimated Congestion
[12:36:37] Phase 4.4 Final Placement Cleanup
[12:44:47] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 42m 18s 

[12:44:47] Starting logic routing..
[12:45:48] Phase 1 Build RT Design
[12:47:20] Phase 2 Router Initialization
[12:47:20] Phase 2.1 Fix Topology Constraints
[12:47:50] Phase 2.2 Pre Route Cleanup
[12:47:50] Phase 2.3 Global Clock Net Routing
[12:48:21] Phase 2.4 Update Timing
[12:50:23] Phase 2.5 Update Timing for Bus Skew
[12:50:23] Phase 2.5.1 Update Timing
[12:51:24] Phase 3 Initial Routing
[12:51:24] Phase 3.1 Global Routing
[12:52:56] Phase 4 Rip-up And Reroute
[12:52:56] Phase 4.1 Global Iteration 0
[13:00:35] Phase 4.2 Global Iteration 1
[13:02:07] Phase 4.3 Global Iteration 2
[13:03:08] Phase 5 Delay and Skew Optimization
[13:03:08] Phase 5.1 Delay CleanUp
[13:03:08] Phase 5.1.1 Update Timing
[13:04:09] Phase 5.2 Clock Skew Optimization
[13:04:09] Phase 6 Post Hold Fix
[13:04:09] Phase 6.1 Hold Fix Iter
[13:04:39] Phase 6.1.1 Update Timing
[13:05:10] Phase 6.1.2 Lut RouteThru Assignment for hold
[13:05:41] Phase 6.2 Additional Hold Fix
[13:07:12] Phase 7 Leaf Clock Prog Delay Opt
[13:07:43] Phase 8 Route finalize
[13:08:13] Phase 9 Verifying routed nets
[13:08:13] Phase 10 Depositing Routes
[13:08:44] Phase 11 Post Router Timing
[13:09:15] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 24m 27s 

[13:09:15] Starting bitstream generation..
Starting optional post-route physical design optimization.
Finished optional post-route physical design optimization.
[13:31:10] Creating bitmap...
[13:38:47] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[13:38:47] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 29m 32s 
[13:38:47] Run vpl: Step impl: Completed
[13:38:48] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [13:38:48] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:28 ; elapsed = 02:25:24 . Memory (MB): peak = 1584.980 ; gain = 0.000 ; free physical = 121251 ; free virtual = 399369
INFO: [v++ 60-1443] [13:38:48] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' (clock ID '') is being mapped to clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0 = 450, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 300, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/address_map.xml -sdsl /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/sdsl.dat -xclbin /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/xclbin_orig.xml -rtd /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/stream_kernels_single.rtd -o /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/stream_kernels_single.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/stream_kernels_single.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [13:38:52] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1584.980 ; gain = 0.000 ; free physical = 121239 ; free virtual = 399361
INFO: [v++ 60-1443] [13:38:52] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/stream_kernels_single.rtd --append-section :JSON:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/stream_kernels_single_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/stream_kernels_single_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/stream_kernels_single.xml --add-section SYSTEM_METADATA:RAW:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/stream_kernels_single.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/run_link
XRT Build Version: 2.9.317 (2020.2_PU1)
       Build Date: 2021-03-13 05:10:45
          Hash ID: b0230e59e22351fb957dc46a6e68d7560e5f630c
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 296 bytes
Format : JSON
File   : '/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 59124795 bytes
Format : RAW
File   : '/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/stream_kernels_single_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4286 bytes
Format : JSON
File   : '/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/stream_kernels_single_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 4049 bytes
Format : RAW
File   : '/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/stream_kernels_single.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 17147 bytes
Format : RAW
File   : '/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (59178793 bytes) to the output file: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/stream_kernels_single.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [13:38:52] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1584.980 ; gain = 0.000 ; free physical = 121177 ; free virtual = 399356
INFO: [v++ 60-1443] [13:38:52] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/stream_kernels_single.xclbin.info --input /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/stream_kernels_single.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/run_link
INFO: [v++ 60-1441] [13:38:52] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1584.980 ; gain = 0.000 ; free physical = 121175 ; free virtual = 399354
INFO: [v++ 60-1443] [13:38:52] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/run_link
INFO: [v++ 60-1441] [13:38:52] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1584.980 ; gain = 0.000 ; free physical = 121175 ; free virtual = 399354
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/link/system_estimate_stream_kernels_single.xtxt
INFO: [v++ 60-586] Created /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/stream_kernels_single.ltx
INFO: [v++ 60-586] Created /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/stream_kernels_single.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/link/v++_link_stream_kernels_single_guidance.html
	Timing Report: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/link/imp/impl_1_xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt
	Vivado Log: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/logs/link/vivado.log
	Steps Log File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/stream_kernels_single.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 26m 11s
