// generated by newgenasym  Thu Aug 19 12:22:45 2004


module max6736 (\mr* , \rst* , vcc1, vcc2);
    input \mr* ;
    output \rst* ;
    inout vcc1;
    inout vcc2;


    initial
        begin
        end

endmodule
