DelayAndSum_mul_32s_10s_41_1_1
DelayAndSum_mul_41s_16s_53_1_1
DelayAndSum_mul_12ns_18ns_29_1_1
DelayAndSum_mul_16s_16s_32_1_1
DelayAndSum_sparsemux_9_3_10_1_1
DelayAndSum_mul_8ns_11ns_18_1_1
DelayAndSum_sparsemux_7_2_9_1_1
DelayAndSum_mul_16s_16s_31_1_1
DelayAndSum_mac_muladd_12ns_4ns_14ns_14_4_1
DelayAndSum_mac_muladd_16s_16s_31s_31_4_1
DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1
DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1
DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1
DelayAndSum_frp_fifoout
DelayAndSum_control_s_axi
DelayAndSum_frp_pipeline_valid
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum
