<stg><name>dut_conv1</name>


<trans_list>

<trans id="156" from="1" to="2">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="2" to="3">
<condition id="48">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="3" to="4">
<condition id="50">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="3" to="2">
<condition id="84">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="4" to="5">
<condition id="52">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="4" to="3">
<condition id="82">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="5" to="6">
<condition id="54">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="5" to="4">
<condition id="80">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="6" to="18">
<condition id="55">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="6" to="7">
<condition id="57">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="7" to="8">
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="7" to="6">
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="8" to="9">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="9" to="10">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="10" to="11">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="11" to="12">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="12" to="13">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="13" to="14">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="14" to="15">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="15" to="16">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="16" to="17">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="17" to="7">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="18" to="19">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="19" to="20">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="20" to="21">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="21" to="5">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %n = phi i5 [ 0, %0 ], [ %n_2, %17 ]

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond8 = icmp eq i5 %n, -16

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %n_2 = add i5 %n, 1

]]></node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond8, label %18, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str11) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str11)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="4" op_0_bw="5">
<![CDATA[
:2  %tmp_34 = trunc i5 %n to i4

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_34, i3 0)

]]></node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl3_cast = zext i7 %p_shl3 to i8

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_35 = shl i5 %n, 1

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="6" op_0_bw="5">
<![CDATA[
:6  %p_shl4_cast1 = zext i5 %tmp_35 to i6

]]></node>
<StgValue><ssdm name="p_shl4_cast1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="8" op_0_bw="5">
<![CDATA[
:7  %p_shl4_cast = zext i5 %tmp_35 to i8

]]></node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_20 = sub i8 %p_shl3_cast, %p_shl4_cast

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %x = phi i4 [ 0, %2 ], [ %x_3, %16 ]

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="6" op_0_bw="4">
<![CDATA[
:1  %x_cast = zext i4 %x to i6

]]></node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond9 = icmp eq i4 %x, -6

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %x_3 = add i4 %x, 1

]]></node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond9, label %17, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str12) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str12)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %tmp1 = add i6 %x_cast, %p_shl4_cast1

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="6">
<![CDATA[
:3  %tmp1_cast = zext i6 %tmp1 to i8

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp = add i8 %p_shl3_cast, %tmp1_cast

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:5  %p_shl5 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp, i3 0)

]]></node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:6  %p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp, i1 false)

]]></node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str11, i32 %tmp_27)

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %y = phi i4 [ 0, %4 ], [ %y_3, %15 ]

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="12" op_0_bw="4">
<![CDATA[
:1  %y_cast = zext i4 %y to i12

]]></node>
<StgValue><ssdm name="y_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="9" op_0_bw="4">
<![CDATA[
:2  %y_cast1 = zext i4 %y to i9

]]></node>
<StgValue><ssdm name="y_cast1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond2 = icmp eq i4 %y, -6

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %y_3 = add i4 %y, 1

]]></node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond2, label %16, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp2 = add i9 %p_shl6, %y_cast1

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="11" op_0_bw="9">
<![CDATA[
:3  %tmp2_cast = zext i9 %tmp2 to i11

]]></node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %o_index = add i11 %tmp2_cast, %p_shl5

]]></node>
<StgValue><ssdm name="o_index"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str12, i32 %tmp_28)

]]></node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum = phi float [ 0.000000e+00, %6 ], [ %sum_2, %14 ]

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %m = phi i3 [ 0, %6 ], [ %m_3, %14 ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="3">
<![CDATA[
:2  %m_cast1 = zext i3 %m to i8

]]></node>
<StgValue><ssdm name="m_cast1"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %exitcond3 = icmp eq i3 %m, -2

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %m_3 = add i3 %m, 1

]]></node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond3, label %15, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str14) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str14)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:2  %p_shl7 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %m, i4 0)

]]></node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="7">
<![CDATA[
:3  %p_shl7_cast = zext i7 %p_shl7 to i8

]]></node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:4  %p_shl8 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %m, i1 false)

]]></node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="4">
<![CDATA[
:5  %p_shl8_cast = zext i4 %p_shl8 to i8

]]></node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_23 = sub i8 %p_shl7_cast, %p_shl8_cast

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp_24 = add i8 %m_cast1, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="13" op_0_bw="8">
<![CDATA[
:8  %tmp_24_cast_cast = sext i8 %tmp_24 to i13

]]></node>
<StgValue><ssdm name="tmp_24_cast_cast"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %tmp_25 = mul i13 %tmp_24_cast_cast, 25

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="11">
<![CDATA[
:0  %tmp_26 = zext i11 %o_index to i64

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr = getelementptr [4704 x float]* %output_r, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:2  store float %sum, float* %output_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:3  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_29)

]]></node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %filter_sum = phi float [ 0.000000e+00, %8 ], [ %filter_sum_1, %13 ]

]]></node>
<StgValue><ssdm name="filter_sum"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %c = phi i3 [ 0, %8 ], [ %c_3, %13 ]

]]></node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="13" op_0_bw="3">
<![CDATA[
:2  %c_cast = zext i3 %c to i13

]]></node>
<StgValue><ssdm name="c_cast"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="12" op_0_bw="3">
<![CDATA[
:3  %c_cast2 = zext i3 %c to i12

]]></node>
<StgValue><ssdm name="c_cast2"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %exitcond1 = icmp eq i3 %c, -3

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %c_3 = add i3 %c, 1

]]></node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond1, label %14, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str15)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp8 = add i13 %c_cast, %tmp_25

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="6" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sum_2 = fadd float %sum, %filter_sum

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %filter_sum_1 = phi float [ %filter_sum, %10 ], [ %filter_sum_2, %12 ]

]]></node>
<StgValue><ssdm name="filter_sum_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %r = phi i3 [ 0, %10 ], [ %r_2, %12 ]

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="5" op_0_bw="3">
<![CDATA[
:2  %r_cast1 = zext i3 %r to i5

]]></node>
<StgValue><ssdm name="r_cast1"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="4" op_0_bw="3">
<![CDATA[
:3  %r_cast = zext i3 %r to i4

]]></node>
<StgValue><ssdm name="r_cast"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %exitcond = icmp eq i3 %r, -3

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %r_2 = add i3 %r, 1

]]></node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond, label %13, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp6 = add i4 %r_cast, %x

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="8" op_0_bw="4">
<![CDATA[
:2  %tmp6_cast = zext i4 %tmp6 to i8

]]></node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp4 = add i8 %tmp_23, %tmp6_cast

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4  %p_shl9 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp4, i4 0)

]]></node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:5  %p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp4, i1 false)

]]></node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="12" op_0_bw="9">
<![CDATA[
:6  %p_shl1_cast = sext i9 %p_shl1 to i12

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp5 = sub i12 %p_shl9, %p_shl1_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp7 = add i12 %tmp5, %y_cast

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %i_index = add i12 %c_cast2, %tmp7

]]></node>
<StgValue><ssdm name="i_index"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:11  %p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r, i2 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %tmp9 = add i5 %r_cast1, %p_shl

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="13" op_0_bw="5">
<![CDATA[
:13  %tmp9_cast = zext i5 %tmp9 to i13

]]></node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:14  %w_index = add i13 %tmp8, %tmp9_cast

]]></node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str15, i32 %tmp_31)

]]></node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="12">
<![CDATA[
:10  %i_index_cast = sext i12 %i_index to i32

]]></node>
<StgValue><ssdm name="i_index_cast"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="13">
<![CDATA[
:15  %w_index_cast = sext i13 %w_index to i32

]]></node>
<StgValue><ssdm name="w_index_cast"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="64" op_0_bw="32">
<![CDATA[
:16  %tmp_s = zext i32 %i_index_cast to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_addr = getelementptr [4704 x float]* %input_r, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="13">
<![CDATA[
:18  %input_load = load float* %input_addr, align 4

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="64" op_0_bw="32">
<![CDATA[
:19  %tmp_32 = zext i32 %w_index_cast to i64

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %conv2_weight_addr = getelementptr inbounds [2400 x float]* @conv2_weight, i64 0, i64 %tmp_32

]]></node>
<StgValue><ssdm name="conv2_weight_addr"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="12">
<![CDATA[
:21  %conv2_weight_load = load float* %conv2_weight_addr, align 4

]]></node>
<StgValue><ssdm name="conv2_weight_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="13">
<![CDATA[
:18  %input_load = load float* %input_addr, align 4

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="12">
<![CDATA[
:21  %conv2_weight_load = load float* %conv2_weight_addr, align 4

]]></node>
<StgValue><ssdm name="conv2_weight_load"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_33 = fmul float %input_load, %conv2_weight_load

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="140" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_33 = fmul float %input_load, %conv2_weight_load

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="141" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_33 = fmul float %input_load, %conv2_weight_load

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="142" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_33 = fmul float %input_load, %conv2_weight_load

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="143" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %filter_sum_2 = fadd float %filter_sum_1, %tmp_33

]]></node>
<StgValue><ssdm name="filter_sum_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="144" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %filter_sum_2 = fadd float %filter_sum_1, %tmp_33

]]></node>
<StgValue><ssdm name="filter_sum_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="145" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %filter_sum_2 = fadd float %filter_sum_1, %tmp_33

]]></node>
<StgValue><ssdm name="filter_sum_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="146" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %filter_sum_2 = fadd float %filter_sum_1, %tmp_33

]]></node>
<StgValue><ssdm name="filter_sum_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %filter_sum_2 = fadd float %filter_sum_1, %tmp_33

]]></node>
<StgValue><ssdm name="filter_sum_2"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="150" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sum_2 = fadd float %sum, %filter_sum

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="151" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sum_2 = fadd float %sum, %filter_sum

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="152" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sum_2 = fadd float %sum, %filter_sum

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="153" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sum_2 = fadd float %sum, %filter_sum

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str14, i32 %tmp_30)

]]></node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
