$date
  Wed May  8 16:09:35 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module simple_computertb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 8 $ s_term1[7:0] $end
$var reg 8 % s_term2[7:0] $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
b00000000 $
b00000000 %
