Analysis & Synthesis report for MultiCycle_8bit
Sat Jun  4 17:47:10 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |MultiCycle|MultiCycleController:inst|MultiCycleMainFSM:MultiCycleMainFSM_inst0|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for SyncMemory:RAM|altsyncram:mem3_rtl_0|altsyncram_c1j1:auto_generated
 15. Source assignments for SyncMemory:RAM|altsyncram:mem2_rtl_0|altsyncram_b1j1:auto_generated
 16. Source assignments for SyncMemory:RAM|altsyncram:mem1_rtl_0|altsyncram_a1j1:auto_generated
 17. Parameter Settings for User Entity Instance: Mux4x1:inst16
 18. Parameter Settings for User Entity Instance: Reg_RWE:inst15
 19. Parameter Settings for User Entity Instance: ALU:inst14
 20. Parameter Settings for User Entity Instance: ALU:inst14|FullAdder_O:FullAdder_O_0
 21. Parameter Settings for User Entity Instance: ALU:inst14|Mux2x1:Mux2x1_FAMOV
 22. Parameter Settings for User Entity Instance: ALU:inst14|Mux4x1:Mux4x1_LogOp
 23. Parameter Settings for User Entity Instance: ALU:inst14|Mux2x1:Mux2x1_SelOut
 24. Parameter Settings for User Entity Instance: Mux2x1:inst10
 25. Parameter Settings for User Entity Instance: Reg_RWE:INSTRUCTION
 26. Parameter Settings for User Entity Instance: SyncMemory:RAM
 27. Parameter Settings for User Entity Instance: Mux2x1:inst2
 28. Parameter Settings for User Entity Instance: Reg_RWE:PC1
 29. Parameter Settings for User Entity Instance: Reg_RWE:inst9
 30. Parameter Settings for User Entity Instance: RegisterFile:inst6
 31. Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_1
 32. Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_2
 33. Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_3
 34. Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_4
 35. Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_5
 36. Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_6
 37. Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_7
 38. Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_8
 39. Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_9
 40. Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_10
 41. Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_11
 42. Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_12
 43. Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_13
 44. Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_14
 45. Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_15
 46. Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO1
 47. Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst1
 48. Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst2
 49. Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst3
 50. Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst4
 51. Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst5
 52. Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO2
 53. Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst1
 54. Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst2
 55. Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst3
 56. Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst4
 57. Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst5
 58. Parameter Settings for User Entity Instance: Mux2x1:inst99
 59. Parameter Settings for User Entity Instance: ConstantValueGenerator:inst5
 60. Parameter Settings for User Entity Instance: Mux2x1:inst4
 61. Parameter Settings for User Entity Instance: Mux2x1:inst1
 62. Parameter Settings for User Entity Instance: ConstantValueGenerator:inst3
 63. Parameter Settings for User Entity Instance: Mux2x1:inst21
 64. Parameter Settings for User Entity Instance: Reg_RWE:inst8
 65. Parameter Settings for User Entity Instance: Shifter:inst23
 66. Parameter Settings for User Entity Instance: Mux4x1:inst11
 67. Parameter Settings for User Entity Instance: Extender:inst7
 68. Parameter Settings for User Entity Instance: ConstantValueGenerator:inst12
 69. Parameter Settings for User Entity Instance: Reg_RWE:DT_Reg
 70. Parameter Settings for Inferred Entity Instance: SyncMemory:RAM|altsyncram:mem3_rtl_0
 71. Parameter Settings for Inferred Entity Instance: SyncMemory:RAM|altsyncram:mem2_rtl_0
 72. Parameter Settings for Inferred Entity Instance: SyncMemory:RAM|altsyncram:mem1_rtl_0
 73. altsyncram Parameter Settings by Entity Instance
 74. Port Connectivity Checks: "RegisterFile:inst6|Decoder4x16_Cond:Decoder4x16_Cond_WE"
 75. Port Connectivity Checks: "ALU:inst14|Mux4x1:Mux4x1_LogOp"
 76. Post-Synthesis Netlist Statistics for Top Partition
 77. Elapsed Time Per Partition
 78. Analysis & Synthesis Messages
 79. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun  4 17:47:10 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; MultiCycle_8bit                             ;
; Top-level Entity Name              ; MultiCycle                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,152                                       ;
;     Total combinational functions  ; 807                                         ;
;     Dedicated logic registers      ; 440                                         ;
; Total registers                    ; 440                                         ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 768                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; MultiCycle         ; MultiCycle_8bit    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                 ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; Modules/MultiCycleController.v                 ; yes             ; User Verilog HDL File                                 ; D:/EE/EE446/Lab4/MultiCycle/Modules/MultiCycleController.v                   ;         ;
; Modules/SyncMemory.v                           ; yes             ; User Verilog HDL File                                 ; D:/EE/EE446/Lab4/MultiCycle/Modules/SyncMemory.v                             ;         ;
; Modules/Shifter.v                              ; yes             ; User Verilog HDL File                                 ; D:/EE/EE446/Lab4/MultiCycle/Modules/Shifter.v                                ;         ;
; Modules/Reg_RWE.v                              ; yes             ; User Verilog HDL File                                 ; D:/EE/EE446/Lab4/MultiCycle/Modules/Reg_RWE.v                                ;         ;
; Modules/RegisterFile.v                         ; yes             ; User Verilog HDL File                                 ; D:/EE/EE446/Lab4/MultiCycle/Modules/RegisterFile.v                           ;         ;
; Modules/Mux4x1.v                               ; yes             ; User Verilog HDL File                                 ; D:/EE/EE446/Lab4/MultiCycle/Modules/Mux4x1.v                                 ;         ;
; Modules/Mux2x1.v                               ; yes             ; User Verilog HDL File                                 ; D:/EE/EE446/Lab4/MultiCycle/Modules/Mux2x1.v                                 ;         ;
; Modules/Mux16x1.v                              ; yes             ; User Verilog HDL File                                 ; D:/EE/EE446/Lab4/MultiCycle/Modules/Mux16x1.v                                ;         ;
; Modules/FullAdder_O.v                          ; yes             ; User Verilog HDL File                                 ; D:/EE/EE446/Lab4/MultiCycle/Modules/FullAdder_O.v                            ;         ;
; Modules/Extender.v                             ; yes             ; User Verilog HDL File                                 ; D:/EE/EE446/Lab4/MultiCycle/Modules/Extender.v                               ;         ;
; Modules/Decoder4x16_Cond.v                     ; yes             ; User Verilog HDL File                                 ; D:/EE/EE446/Lab4/MultiCycle/Modules/Decoder4x16_Cond.v                       ;         ;
; Modules/ConstantValueGenerator.v               ; yes             ; User Verilog HDL File                                 ; D:/EE/EE446/Lab4/MultiCycle/Modules/ConstantValueGenerator.v                 ;         ;
; Modules/ALU.v                                  ; yes             ; User Verilog HDL File                                 ; D:/EE/EE446/Lab4/MultiCycle/Modules/ALU.v                                    ;         ;
; MultiCycle.bdf                                 ; yes             ; User Block Diagram/Schematic File                     ; D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf                                   ;         ;
; MultiCycleMainFSM.v                            ; yes             ; User Verilog HDL File                                 ; D:/EE/EE446/Lab4/MultiCycle/MultiCycleMainFSM.v                              ;         ;
; mem0.txt                                       ; yes             ; User File                                             ; D:/EE/EE446/Lab4/MultiCycle/mem0.txt                                         ;         ;
; mem1.txt                                       ; yes             ; User File                                             ; D:/EE/EE446/Lab4/MultiCycle/mem1.txt                                         ;         ;
; mem2.txt                                       ; yes             ; User File                                             ; D:/EE/EE446/Lab4/MultiCycle/mem2.txt                                         ;         ;
; mem3.txt                                       ; yes             ; User File                                             ; D:/EE/EE446/Lab4/MultiCycle/mem3.txt                                         ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal211.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_c1j1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/EE/EE446/Lab4/MultiCycle/db/altsyncram_c1j1.tdf                           ;         ;
; db/MultiCycle.ram3_SyncMemory_f50ad70b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/EE/EE446/Lab4/MultiCycle/db/MultiCycle.ram3_SyncMemory_f50ad70b.hdl.mif   ;         ;
; db/altsyncram_b1j1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/EE/EE446/Lab4/MultiCycle/db/altsyncram_b1j1.tdf                           ;         ;
; db/MultiCycle.ram2_SyncMemory_f50ad70b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/EE/EE446/Lab4/MultiCycle/db/MultiCycle.ram2_SyncMemory_f50ad70b.hdl.mif   ;         ;
; db/altsyncram_a1j1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/EE/EE446/Lab4/MultiCycle/db/altsyncram_a1j1.tdf                           ;         ;
; db/MultiCycle.ram1_SyncMemory_f50ad70b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/EE/EE446/Lab4/MultiCycle/db/MultiCycle.ram1_SyncMemory_f50ad70b.hdl.mif   ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 1,152        ;
;                                             ;              ;
; Total combinational functions               ; 807          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 636          ;
;     -- 3 input functions                    ; 95           ;
;     -- <=2 input functions                  ; 76           ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 798          ;
;     -- arithmetic mode                      ; 9            ;
;                                             ;              ;
; Total registers                             ; 440          ;
;     -- Dedicated logic registers            ; 440          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 10           ;
; Total memory bits                           ; 768          ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 464          ;
; Total fan-out                               ; 4626         ;
; Average fan-out                             ; 3.58         ;
+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                             ; Entity Name          ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------+----------------------+--------------+
; |MultiCycle                                       ; 807 (1)             ; 440 (0)                   ; 768         ; 0            ; 0       ; 0         ; 10   ; 0            ; |MultiCycle                                                                     ; MultiCycle           ; work         ;
;    |ALU:inst14|                                   ; 61 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|ALU:inst14                                                          ; ALU                  ; work         ;
;       |FullAdder_O:FullAdder_O_0|                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|ALU:inst14|FullAdder_O:FullAdder_O_0                                ; FullAdder_O          ; work         ;
;       |Mux2x1:Mux2x1_SelOut|                      ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|ALU:inst14|Mux2x1:Mux2x1_SelOut                                     ; Mux2x1               ; work         ;
;    |MultiCycleController:inst|                    ; 53 (22)             ; 16 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|MultiCycleController:inst                                           ; MultiCycleController ; work         ;
;       |MultiCycleMainFSM:MultiCycleMainFSM_inst0| ; 31 (31)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|MultiCycleController:inst|MultiCycleMainFSM:MultiCycleMainFSM_inst0 ; MultiCycleMainFSM    ; work         ;
;    |Mux2x1:inst10|                                ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|Mux2x1:inst10                                                       ; Mux2x1               ; work         ;
;    |Mux2x1:inst1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|Mux2x1:inst1                                                        ; Mux2x1               ; work         ;
;    |Mux2x1:inst21|                                ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|Mux2x1:inst21                                                       ; Mux2x1               ; work         ;
;    |Mux2x1:inst2|                                 ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|Mux2x1:inst2                                                        ; Mux2x1               ; work         ;
;    |Mux2x1:inst4|                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|Mux2x1:inst4                                                        ; Mux2x1               ; work         ;
;    |Mux2x1:inst99|                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|Mux2x1:inst99                                                       ; Mux2x1               ; work         ;
;    |Mux4x1:inst11|                                ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|Mux4x1:inst11                                                       ; Mux4x1               ; work         ;
;    |Mux4x1:inst16|                                ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|Mux4x1:inst16                                                       ; Mux4x1               ; work         ;
;    |Reg_RWE:DT_Reg|                               ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|Reg_RWE:DT_Reg                                                      ; Reg_RWE              ; work         ;
;    |Reg_RWE:INSTRUCTION|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|Reg_RWE:INSTRUCTION                                                 ; Reg_RWE              ; work         ;
;    |Reg_RWE:PC1|                                  ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|Reg_RWE:PC1                                                         ; Reg_RWE              ; work         ;
;    |Reg_RWE:inst15|                               ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|Reg_RWE:inst15                                                      ; Reg_RWE              ; work         ;
;    |Reg_RWE:inst8|                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|Reg_RWE:inst8                                                       ; Reg_RWE              ; work         ;
;    |Reg_RWE:inst9|                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|Reg_RWE:inst9                                                       ; Reg_RWE              ; work         ;
;    |RegisterFile:inst6|                           ; 184 (0)             ; 120 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6                                                  ; RegisterFile         ; work         ;
;       |Decoder4x16_Cond:Decoder4x16_Cond_WE|      ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Decoder4x16_Cond:Decoder4x16_Cond_WE             ; Decoder4x16_Cond     ; work         ;
;       |Mux16x1:Mux16x1_DO1|                       ; 80 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Mux16x1:Mux16x1_DO1                              ; Mux16x1              ; work         ;
;          |Mux4x1:Mux4x1_inst5|                    ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst5          ; Mux4x1               ; work         ;
;       |Mux16x1:Mux16x1_DO2|                       ; 80 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Mux16x1:Mux16x1_DO2                              ; Mux16x1              ; work         ;
;          |Mux4x1:Mux4x1_inst5|                    ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst5          ; Mux4x1               ; work         ;
;       |Reg_RWE:Reg_RWE_10|                        ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Reg_RWE:Reg_RWE_10                               ; Reg_RWE              ; work         ;
;       |Reg_RWE:Reg_RWE_11|                        ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Reg_RWE:Reg_RWE_11                               ; Reg_RWE              ; work         ;
;       |Reg_RWE:Reg_RWE_12|                        ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Reg_RWE:Reg_RWE_12                               ; Reg_RWE              ; work         ;
;       |Reg_RWE:Reg_RWE_13|                        ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Reg_RWE:Reg_RWE_13                               ; Reg_RWE              ; work         ;
;       |Reg_RWE:Reg_RWE_14|                        ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Reg_RWE:Reg_RWE_14                               ; Reg_RWE              ; work         ;
;       |Reg_RWE:Reg_RWE_15|                        ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Reg_RWE:Reg_RWE_15                               ; Reg_RWE              ; work         ;
;       |Reg_RWE:Reg_RWE_1|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Reg_RWE:Reg_RWE_1                                ; Reg_RWE              ; work         ;
;       |Reg_RWE:Reg_RWE_2|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Reg_RWE:Reg_RWE_2                                ; Reg_RWE              ; work         ;
;       |Reg_RWE:Reg_RWE_3|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Reg_RWE:Reg_RWE_3                                ; Reg_RWE              ; work         ;
;       |Reg_RWE:Reg_RWE_4|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Reg_RWE:Reg_RWE_4                                ; Reg_RWE              ; work         ;
;       |Reg_RWE:Reg_RWE_5|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Reg_RWE:Reg_RWE_5                                ; Reg_RWE              ; work         ;
;       |Reg_RWE:Reg_RWE_6|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Reg_RWE:Reg_RWE_6                                ; Reg_RWE              ; work         ;
;       |Reg_RWE:Reg_RWE_7|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Reg_RWE:Reg_RWE_7                                ; Reg_RWE              ; work         ;
;       |Reg_RWE:Reg_RWE_8|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Reg_RWE:Reg_RWE_8                                ; Reg_RWE              ; work         ;
;       |Reg_RWE:Reg_RWE_9|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|RegisterFile:inst6|Reg_RWE:Reg_RWE_9                                ; Reg_RWE              ; work         ;
;    |Shifter:inst23|                               ; 180 (180)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|Shifter:inst23                                                      ; Shifter              ; work         ;
;    |SyncMemory:RAM|                               ; 264 (264)           ; 259 (259)                 ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|SyncMemory:RAM                                                      ; SyncMemory           ; work         ;
;       |altsyncram:mem1_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|SyncMemory:RAM|altsyncram:mem1_rtl_0                                ; altsyncram           ; work         ;
;          |altsyncram_a1j1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|SyncMemory:RAM|altsyncram:mem1_rtl_0|altsyncram_a1j1:auto_generated ; altsyncram_a1j1      ; work         ;
;       |altsyncram:mem2_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|SyncMemory:RAM|altsyncram:mem2_rtl_0                                ; altsyncram           ; work         ;
;          |altsyncram_b1j1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|SyncMemory:RAM|altsyncram:mem2_rtl_0|altsyncram_b1j1:auto_generated ; altsyncram_b1j1      ; work         ;
;       |altsyncram:mem3_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|SyncMemory:RAM|altsyncram:mem3_rtl_0                                ; altsyncram           ; work         ;
;          |altsyncram_c1j1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycle|SyncMemory:RAM|altsyncram:mem3_rtl_0|altsyncram_c1j1:auto_generated ; altsyncram_c1j1      ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; Name                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                            ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; SyncMemory:RAM|altsyncram:mem1_rtl_0|altsyncram_a1j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; db/MultiCycle.ram1_SyncMemory_f50ad70b.hdl.mif ;
; SyncMemory:RAM|altsyncram:mem2_rtl_0|altsyncram_b1j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; db/MultiCycle.ram2_SyncMemory_f50ad70b.hdl.mif ;
; SyncMemory:RAM|altsyncram:mem3_rtl_0|altsyncram_c1j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; db/MultiCycle.ram3_SyncMemory_f50ad70b.hdl.mif ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MultiCycle|MultiCycleController:inst|MultiCycleMainFSM:MultiCycleMainFSM_inst0|state                                                                                                                               ;
+----------------------+----------------------+-----------------+----------------+-------------------+-------------------+-------------------+----------------+------------------+-----------------+-----------------+----------------+
; Name                 ; state.S10_BranchLink ; state.S9_Branch ; state.S8_ALUWB ; state.S7_ExecuteI ; state.S6_ExecuteR ; state.S5_MemWrite ; state.S4_MemWB ; state.S3_MemRead ; state.S2_MemAdr ; state.S1_Decode ; state.S0_Fetch ;
+----------------------+----------------------+-----------------+----------------+-------------------+-------------------+-------------------+----------------+------------------+-----------------+-----------------+----------------+
; state.S0_Fetch       ; 0                    ; 0               ; 0              ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0               ; 0               ; 0              ;
; state.S1_Decode      ; 0                    ; 0               ; 0              ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0               ; 1               ; 1              ;
; state.S2_MemAdr      ; 0                    ; 0               ; 0              ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 1               ; 0               ; 1              ;
; state.S3_MemRead     ; 0                    ; 0               ; 0              ; 0                 ; 0                 ; 0                 ; 0              ; 1                ; 0               ; 0               ; 1              ;
; state.S4_MemWB       ; 0                    ; 0               ; 0              ; 0                 ; 0                 ; 0                 ; 1              ; 0                ; 0               ; 0               ; 1              ;
; state.S5_MemWrite    ; 0                    ; 0               ; 0              ; 0                 ; 0                 ; 1                 ; 0              ; 0                ; 0               ; 0               ; 1              ;
; state.S6_ExecuteR    ; 0                    ; 0               ; 0              ; 0                 ; 1                 ; 0                 ; 0              ; 0                ; 0               ; 0               ; 1              ;
; state.S7_ExecuteI    ; 0                    ; 0               ; 0              ; 1                 ; 0                 ; 0                 ; 0              ; 0                ; 0               ; 0               ; 1              ;
; state.S8_ALUWB       ; 0                    ; 0               ; 1              ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0               ; 0               ; 1              ;
; state.S9_Branch      ; 0                    ; 1               ; 0              ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0               ; 0               ; 1              ;
; state.S10_BranchLink ; 1                    ; 0               ; 0              ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0               ; 0               ; 1              ;
+----------------------+----------------------+-----------------+----------------+-------------------+-------------------+-------------------+----------------+------------------+-----------------+-----------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+-----------------------------------------------------------------------------+--------------------+
; Register name                                                               ; Reason for Removal ;
+-----------------------------------------------------------------------------+--------------------+
; MultiCycleController:inst|MultiCycleMainFSM:MultiCycleMainFSM_inst0|state~4 ; Lost fanout        ;
; MultiCycleController:inst|MultiCycleMainFSM:MultiCycleMainFSM_inst0|state~5 ; Lost fanout        ;
; MultiCycleController:inst|MultiCycleMainFSM:MultiCycleMainFSM_inst0|state~6 ; Lost fanout        ;
; MultiCycleController:inst|MultiCycleMainFSM:MultiCycleMainFSM_inst0|state~7 ; Lost fanout        ;
; Total Number of Removed Registers = 4                                       ;                    ;
+-----------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 440   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 179   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 396   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                       ;
+---------------------------------+---------------------------+------+
; Register Name                   ; Megafunction              ; Type ;
+---------------------------------+---------------------------+------+
; Reg_RWE:INSTRUCTION|Out[24..31] ; SyncMemory:RAM|mem3_rtl_0 ; RAM  ;
; Reg_RWE:INSTRUCTION|Out[16..23] ; SyncMemory:RAM|mem2_rtl_0 ; RAM  ;
; Reg_RWE:INSTRUCTION|Out[8..15]  ; SyncMemory:RAM|mem1_rtl_0 ; RAM  ;
+---------------------------------+---------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |MultiCycle|Reg_RWE:inst8|Out[3]                                                      ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |MultiCycle|Reg_RWE:inst9|Out[7]                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MultiCycle|Mux4x1:inst16|Out[4]                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MultiCycle|MultiCycleController:inst|MultiCycleMainFSM:MultiCycleMainFSM_inst0|state ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MultiCycle|MultiCycleController:inst|MultiCycleMainFSM:MultiCycleMainFSM_inst0|state ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MultiCycle|Shifter:inst23|ShiftLeft1                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MultiCycle|Shifter:inst23|ShiftRight0                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MultiCycle|Shifter:inst23|ShiftRight0                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |MultiCycle|Mux4x1:inst11|Out[1]                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MultiCycle|Shifter:inst23|ShiftLeft1                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |MultiCycle|ALU:inst14|Mux2x1:Mux2x1_SelOut|Out[0]                                    ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; No         ; |MultiCycle|Shifter:inst23|Out[4]                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for SyncMemory:RAM|altsyncram:mem3_rtl_0|altsyncram_c1j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for SyncMemory:RAM|altsyncram:mem2_rtl_0|altsyncram_b1j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for SyncMemory:RAM|altsyncram:mem1_rtl_0|altsyncram_a1j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4x1:inst16 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; W              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_RWE:inst15 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; W              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst14 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; W              ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst14|FullAdder_O:FullAdder_O_0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst14|Mux2x1:Mux2x1_FAMOV ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst14|Mux4x1:Mux4x1_LogOp ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst14|Mux2x1:Mux2x1_SelOut ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; W              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2x1:inst10 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; W              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_RWE:INSTRUCTION ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; W              ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SyncMemory:RAM ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 32    ; Signed Integer                     ;
; ADDR_W         ; 5     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2x1:inst2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; W              ; 5     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_RWE:PC1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; W              ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_RWE:inst9 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; W              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; W              ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_3 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_4 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_5 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_6 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_7 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_8 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_9 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_10 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_11 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_12 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_13 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_14 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Reg_RWE:Reg_RWE_15 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst2 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst3 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst4 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst5 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst2 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst3 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst4 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst6|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst5 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2x1:inst99 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; W              ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ConstantValueGenerator:inst5 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                   ;
; VALUE          ; 15    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2x1:inst4 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; W              ; 4     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2x1:inst1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; W              ; 4     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ConstantValueGenerator:inst3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                   ;
; VALUE          ; 14    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2x1:inst21 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; W              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_RWE:inst8 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; W              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shifter:inst23 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4x1:inst11 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; W              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Extender:inst7 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ConstantValueGenerator:inst12 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                    ;
; VALUE          ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_RWE:DT_Reg ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; W              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SyncMemory:RAM|altsyncram:mem3_rtl_0                ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped        ;
; WIDTH_A                            ; 8                                              ; Untyped        ;
; WIDTHAD_A                          ; 5                                              ; Untyped        ;
; NUMWORDS_A                         ; 32                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 8                                              ; Untyped        ;
; WIDTHAD_B                          ; 5                                              ; Untyped        ;
; NUMWORDS_B                         ; 32                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/MultiCycle.ram3_SyncMemory_f50ad70b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_c1j1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SyncMemory:RAM|altsyncram:mem2_rtl_0                ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped        ;
; WIDTH_A                            ; 8                                              ; Untyped        ;
; WIDTHAD_A                          ; 5                                              ; Untyped        ;
; NUMWORDS_A                         ; 32                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 8                                              ; Untyped        ;
; WIDTHAD_B                          ; 5                                              ; Untyped        ;
; NUMWORDS_B                         ; 32                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/MultiCycle.ram2_SyncMemory_f50ad70b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_b1j1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SyncMemory:RAM|altsyncram:mem1_rtl_0                ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped        ;
; WIDTH_A                            ; 8                                              ; Untyped        ;
; WIDTHAD_A                          ; 5                                              ; Untyped        ;
; NUMWORDS_A                         ; 32                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 8                                              ; Untyped        ;
; WIDTHAD_B                          ; 5                                              ; Untyped        ;
; NUMWORDS_B                         ; 32                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/MultiCycle.ram1_SyncMemory_f50ad70b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_a1j1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                 ;
+-------------------------------------------+--------------------------------------+
; Name                                      ; Value                                ;
+-------------------------------------------+--------------------------------------+
; Number of entity instances                ; 3                                    ;
; Entity Instance                           ; SyncMemory:RAM|altsyncram:mem3_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 32                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 32                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
; Entity Instance                           ; SyncMemory:RAM|altsyncram:mem2_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 32                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 32                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
; Entity Instance                           ; SyncMemory:RAM|altsyncram:mem1_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 32                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 32                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
+-------------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:inst6|Decoder4x16_Cond:Decoder4x16_Cond_WE"                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Out[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "ALU:inst14|Mux4x1:Mux4x1_LogOp" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; In4  ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 440                         ;
;     CLR               ; 43                          ;
;     ENA               ; 260                         ;
;     ENA CLR           ; 136                         ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 808                         ;
;     arith             ; 9                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 8                           ;
;     normal            ; 799                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 87                          ;
;         4 data inputs ; 636                         ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 20.10                       ;
; Average LUT depth     ; 10.49                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Jun  4 17:46:56 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle_8bit
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file modules/multicyclecontroller.v
    Info (12023): Found entity 1: MultiCycleController File: D:/EE/EE446/Lab4/MultiCycle/Modules/MultiCycleController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/syncmemory.v
    Info (12023): Found entity 1: SyncMemory File: D:/EE/EE446/Lab4/MultiCycle/Modules/SyncMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/shifter.v
    Info (12023): Found entity 1: Shifter File: D:/EE/EE446/Lab4/MultiCycle/Modules/Shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/reg_rwe.v
    Info (12023): Found entity 1: Reg_RWE File: D:/EE/EE446/Lab4/MultiCycle/Modules/Reg_RWE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/registerfile.v
    Info (12023): Found entity 1: RegisterFile File: D:/EE/EE446/Lab4/MultiCycle/Modules/RegisterFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/mux4x1.v
    Info (12023): Found entity 1: Mux4x1 File: D:/EE/EE446/Lab4/MultiCycle/Modules/Mux4x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/mux2x2.v
    Info (12023): Found entity 1: Mux2x2 File: D:/EE/EE446/Lab4/MultiCycle/Modules/Mux2x2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/mux2x1.v
    Info (12023): Found entity 1: Mux2x1 File: D:/EE/EE446/Lab4/MultiCycle/Modules/Mux2x1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file modules/mux16x1.v
    Info (12023): Found entity 1: Mux16x1 File: D:/EE/EE446/Lab4/MultiCycle/Modules/Mux16x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/fulladder_o.v
    Info (12023): Found entity 1: FullAdder_O File: D:/EE/EE446/Lab4/MultiCycle/Modules/FullAdder_O.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/extender.v
    Info (12023): Found entity 1: Extender File: D:/EE/EE446/Lab4/MultiCycle/Modules/Extender.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/decoder4x16_cond.v
    Info (12023): Found entity 1: Decoder4x16_Cond File: D:/EE/EE446/Lab4/MultiCycle/Modules/Decoder4x16_Cond.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/constantvaluegenerator.v
    Info (12023): Found entity 1: ConstantValueGenerator File: D:/EE/EE446/Lab4/MultiCycle/Modules/ConstantValueGenerator.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file modules/barrelshifter.v
    Info (12023): Found entity 1: BarrelShifter File: D:/EE/EE446/Lab4/MultiCycle/Modules/BarrelShifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/alu.v
    Info (12023): Found entity 1: ALU File: D:/EE/EE446/Lab4/MultiCycle/Modules/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multicycle.bdf
    Info (12023): Found entity 1: MultiCycle
Info (12021): Found 1 design units, including 1 entities, in source file multicyclemainfsm.v
    Info (12023): Found entity 1: MultiCycleMainFSM File: D:/EE/EE446/Lab4/MultiCycle/MultiCycleMainFSM.v Line: 1
Info (12127): Elaborating entity "MultiCycle" for the top level hierarchy
Warning (275011): Block or symbol "GND" of instance "inst13" overlaps another block or symbol
Warning (275011): Block or symbol "RegisterFile" of instance "inst6" overlaps another block or symbol
Info (12128): Elaborating entity "Mux4x1" for hierarchy "Mux4x1:inst16"
Info (12128): Elaborating entity "Reg_RWE" for hierarchy "Reg_RWE:inst15"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst14"
Info (12128): Elaborating entity "FullAdder_O" for hierarchy "ALU:inst14|FullAdder_O:FullAdder_O_0" File: D:/EE/EE446/Lab4/MultiCycle/Modules/ALU.v Line: 37
Info (12128): Elaborating entity "Mux2x1" for hierarchy "ALU:inst14|Mux2x1:Mux2x1_FAMOV" File: D:/EE/EE446/Lab4/MultiCycle/Modules/ALU.v Line: 46
Info (12128): Elaborating entity "MultiCycleController" for hierarchy "MultiCycleController:inst"
Info (12128): Elaborating entity "MultiCycleMainFSM" for hierarchy "MultiCycleController:inst|MultiCycleMainFSM:MultiCycleMainFSM_inst0" File: D:/EE/EE446/Lab4/MultiCycle/Modules/MultiCycleController.v Line: 73
Info (12128): Elaborating entity "Reg_RWE" for hierarchy "Reg_RWE:INSTRUCTION"
Info (12128): Elaborating entity "SyncMemory" for hierarchy "SyncMemory:RAM"
Info (10648): Verilog HDL Display System Task info at SyncMemory.v(26): e3a00000 File: D:/EE/EE446/Lab4/MultiCycle/Modules/SyncMemory.v Line: 26
Info (12128): Elaborating entity "Mux2x1" for hierarchy "Mux2x1:inst2"
Info (12128): Elaborating entity "Reg_RWE" for hierarchy "Reg_RWE:PC1"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:inst6"
Info (12128): Elaborating entity "Decoder4x16_Cond" for hierarchy "RegisterFile:inst6|Decoder4x16_Cond:Decoder4x16_Cond_WE" File: D:/EE/EE446/Lab4/MultiCycle/Modules/RegisterFile.v Line: 56
Info (12128): Elaborating entity "Mux16x1" for hierarchy "RegisterFile:inst6|Mux16x1:Mux16x1_DO1" File: D:/EE/EE446/Lab4/MultiCycle/Modules/RegisterFile.v Line: 232
Info (12128): Elaborating entity "Mux2x1" for hierarchy "Mux2x1:inst99"
Info (12128): Elaborating entity "ConstantValueGenerator" for hierarchy "ConstantValueGenerator:inst5"
Warning (10230): Verilog HDL assignment warning at ConstantValueGenerator.v(21): truncated value with size 32 to match size of target (4) File: D:/EE/EE446/Lab4/MultiCycle/Modules/ConstantValueGenerator.v Line: 21
Info (12128): Elaborating entity "ConstantValueGenerator" for hierarchy "ConstantValueGenerator:inst3"
Warning (10230): Verilog HDL assignment warning at ConstantValueGenerator.v(21): truncated value with size 32 to match size of target (4) File: D:/EE/EE446/Lab4/MultiCycle/Modules/ConstantValueGenerator.v Line: 21
Info (12128): Elaborating entity "Shifter" for hierarchy "Shifter:inst23"
Warning (10230): Verilog HDL assignment warning at Shifter.v(18): truncated value with size 16 to match size of target (8) File: D:/EE/EE446/Lab4/MultiCycle/Modules/Shifter.v Line: 18
Info (12128): Elaborating entity "Extender" for hierarchy "Extender:inst7"
Warning (10230): Verilog HDL assignment warning at Extender.v(14): truncated value with size 12 to match size of target (8) File: D:/EE/EE446/Lab4/MultiCycle/Modules/Extender.v Line: 14
Warning (10230): Verilog HDL assignment warning at Extender.v(17): truncated value with size 24 to match size of target (8) File: D:/EE/EE446/Lab4/MultiCycle/Modules/Extender.v Line: 17
Info (12128): Elaborating entity "ConstantValueGenerator" for hierarchy "ConstantValueGenerator:inst12"
Warning (10230): Verilog HDL assignment warning at ConstantValueGenerator.v(21): truncated value with size 32 to match size of target (8) File: D:/EE/EE446/Lab4/MultiCycle/Modules/ConstantValueGenerator.v Line: 21
Warning (276027): Inferred dual-clock RAM node "SyncMemory:RAM|mem3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "SyncMemory:RAM|mem2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "SyncMemory:RAM|mem1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "SyncMemory:RAM|mem0" is uninferred due to asynchronous read logic File: D:/EE/EE446/Lab4/MultiCycle/Modules/SyncMemory.v Line: 13
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SyncMemory:RAM|mem3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MultiCycle.ram3_SyncMemory_f50ad70b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SyncMemory:RAM|mem2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MultiCycle.ram2_SyncMemory_f50ad70b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SyncMemory:RAM|mem1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MultiCycle.ram1_SyncMemory_f50ad70b.hdl.mif
Info (12130): Elaborated megafunction instantiation "SyncMemory:RAM|altsyncram:mem3_rtl_0"
Info (12133): Instantiated megafunction "SyncMemory:RAM|altsyncram:mem3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MultiCycle.ram3_SyncMemory_f50ad70b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c1j1.tdf
    Info (12023): Found entity 1: altsyncram_c1j1 File: D:/EE/EE446/Lab4/MultiCycle/db/altsyncram_c1j1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "SyncMemory:RAM|altsyncram:mem2_rtl_0"
Info (12133): Instantiated megafunction "SyncMemory:RAM|altsyncram:mem2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MultiCycle.ram2_SyncMemory_f50ad70b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b1j1.tdf
    Info (12023): Found entity 1: altsyncram_b1j1 File: D:/EE/EE446/Lab4/MultiCycle/db/altsyncram_b1j1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "SyncMemory:RAM|altsyncram:mem1_rtl_0"
Info (12133): Instantiated megafunction "SyncMemory:RAM|altsyncram:mem1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MultiCycle.ram1_SyncMemory_f50ad70b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a1j1.tdf
    Info (12023): Found entity 1: altsyncram_a1j1 File: D:/EE/EE446/Lab4/MultiCycle/db/altsyncram_a1j1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/EE/EE446/Lab4/MultiCycle/output_files/MultiCycle_8bit.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1216 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 1182 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4791 megabytes
    Info: Processing ended: Sat Jun  4 17:47:10 2022
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/EE/EE446/Lab4/MultiCycle/output_files/MultiCycle_8bit.map.smsg.


