INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ELD2023/Lab5_Hw_approach2/Lab5_Hw_approach2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ELD2023/Lab5_Hw_approach2/Lab5_Hw_approach2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ELD2023/Lab5_Hw_approach2/Lab5_Hw_approach2.srcs/sources_1/imports/new/FSM_moore_1101.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_moore_1101
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ELD2023/Lab5_Hw_approach2/Lab5_Hw_approach2.srcs/sources_1/imports/new/clk_div_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ELD2023/Lab5_Hw_approach2/Lab5_Hw_approach2.srcs/sources_1/imports/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ELD2023/Lab5_Hw_approach2/Lab5_Hw_approach2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
