
namespace eval pcie_ss {
  proc get_design_libraries {} {
    set libraries [dict create]
    dict set libraries altera_iopll_1931        1
    dict set libraries intel_pcie_ptile_ast_901 1
    dict set libraries pcie_ss_100              1
    dict set libraries pcie_ss                  1
    return $libraries
  }
  
  proc get_memory_files {QSYS_SIMDIR} {
    set memory_files [list]
    return $memory_files
  }
  
  proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [dict create]
    return $design_files
  }
  
  proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [list]
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../altera_iopll_1931/sim/pcie_ss_altera_iopll_1931_xyd2gri.vo\"  -work altera_iopll_1931"                                                                         
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/intel_ptile_io_pll_250.v\"  -work intel_pcie_ptile_ast_901"                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/pcie_ss_intel_pcie_ptile_ast_901_vijct7a.sv\"  -work intel_pcie_ptile_ast_901"                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/soft_logic_interfaces.sv\"  -work intel_pcie_ptile_ast_901"                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/pcie_wrapper.sv\"  -work intel_pcie_ptile_ast_901"                                                                      
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/altera_std_synchronizer_nocut.v\"  -work intel_pcie_ptile_ast_901"                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/ptile_pcie_adapter_wrapper.sv\"  -work intel_pcie_ptile_ast_901"                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/pcie_cii_ari_decode.sv\"  -work intel_pcie_ptile_ast_901"                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/pcie_cii_10bit_tag.sv\"  -work intel_pcie_ptile_ast_901"                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/pcie_cii_workaround.sv\"  -work intel_pcie_ptile_ast_901"                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/phy_user_avmm_arb.sv\"  -work intel_pcie_ptile_ast_901"                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/ptile_rst_seq.sv\"  -work intel_pcie_ptile_ast_901"                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/ptile_pcie_soft_glue.sv\"  -work intel_pcie_ptile_ast_901"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/ptile_pcie_user_avmm_adapter.sv\"  -work intel_pcie_ptile_ast_901"                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/ptile_prs_soft_logic.sv\"  -work intel_pcie_ptile_ast_901"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/whr_rx_deskew.sv\"  -work intel_pcie_ptile_ast_901"                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/whr_tx_deskew.sv\"  -work intel_pcie_ptile_ast_901"                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/wrlib_rx_aib_deskew.sv\"  -work intel_pcie_ptile_ast_901"                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/wrlib_rx_aib_deskew_datapipe.sv\"  -work intel_pcie_ptile_ast_901"                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/wrlib_rx_aib_deskew_sm.sv\"  -work intel_pcie_ptile_ast_901"                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/wrlib_ecc_dec_c78_d70.sv\"  -work intel_pcie_ptile_ast_901"                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/whr_ecc_chk_deskew_top.sv\"  -work intel_pcie_ptile_ast_901"                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/whr_ecc_gen_top.sv\"  -work intel_pcie_ptile_ast_901"                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/wrlib_ecc_enc_d70_c78.sv\"  -work intel_pcie_ptile_ast_901"                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/gf_clkmux.sv\"  -work intel_pcie_ptile_ast_901"                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/pcie_decremental_cdt_wa.sv\"  -work intel_pcie_ptile_ast_901"                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_single_segment/intel_pcie_adapter_rx_if.sv\"  -work intel_pcie_ptile_ast_901"                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_single_segment/intel_pcie_adapter_tx_if.sv\"  -work intel_pcie_ptile_ast_901"                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_single_segment/intel_pcie_adapter_stos.sv\"  -work intel_pcie_ptile_ast_901"                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_adapter.sv\"  -work intel_pcie_ptile_ast_901"                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_cfg_if.sv\"  -work intel_pcie_ptile_ast_901"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_cii_if.sv\"  -work intel_pcie_ptile_ast_901"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_credit_if.sv\"  -work intel_pcie_ptile_ast_901"                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_dcfifo.sv\"  -work intel_pcie_ptile_ast_901"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_error_if.sv\"  -work intel_pcie_ptile_ast_901"                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_flr_if.sv\"  -work intel_pcie_ptile_ast_901"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_gpx3.sv\"  -work intel_pcie_ptile_ast_901"                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_hard_ip_status_if.sv\"  -work intel_pcie_ptile_ast_901"          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_hot_plug_if.sv\"  -work intel_pcie_ptile_ast_901"                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_int_if.sv\"  -work intel_pcie_ptile_ast_901"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_pm_if.sv\"  -work intel_pcie_ptile_ast_901"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_prs_if.sv\"  -work intel_pcie_ptile_ast_901"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_rx_st_if.sv\"  -work intel_pcie_ptile_ast_901"                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_sync_bit.sv\"  -work intel_pcie_ptile_ast_901"                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_sync_pulse.sv\"  -work intel_pcie_ptile_ast_901"                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_sync_vec.sv\"  -work intel_pcie_ptile_ast_901"                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_tx_st_if.sv\"  -work intel_pcie_ptile_ast_901"                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_vferr_if.sv\"  -work intel_pcie_ptile_ast_901"                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_adapter.sv\"  -work intel_pcie_ptile_ast_901"          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_cfg_if.sv\"  -work intel_pcie_ptile_ast_901"           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_cii_if.sv\"  -work intel_pcie_ptile_ast_901"           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_credit_if.sv\"  -work intel_pcie_ptile_ast_901"        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_dcfifo.sv\"  -work intel_pcie_ptile_ast_901"           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_error_if.sv\"  -work intel_pcie_ptile_ast_901"         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_flr_if.sv\"  -work intel_pcie_ptile_ast_901"           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_gpx3.sv\"  -work intel_pcie_ptile_ast_901"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_hard_ip_status_if.sv\"  -work intel_pcie_ptile_ast_901"
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_hot_plug_if.sv\"  -work intel_pcie_ptile_ast_901"      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_int_if.sv\"  -work intel_pcie_ptile_ast_901"           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_pm_if.sv\"  -work intel_pcie_ptile_ast_901"            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_prs_if.sv\"  -work intel_pcie_ptile_ast_901"           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_rx_st_if.sv\"  -work intel_pcie_ptile_ast_901"         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_sync_bit.sv\"  -work intel_pcie_ptile_ast_901"         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_sync_pulse.sv\"  -work intel_pcie_ptile_ast_901"       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_sync_vec.sv\"  -work intel_pcie_ptile_ast_901"         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_tx_st_if.sv\"  -work intel_pcie_ptile_ast_901"         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_common/alt_mlab.v\"  -work intel_pcie_ptile_ast_901"                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/virtio/intel_pcie_virtio_addrdc.v\"  -work intel_pcie_ptile_ast_901"                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/virtio/intel_pcie_virtio_rdwr_ctrl.v\"  -work intel_pcie_ptile_ast_901"                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/virtio/intel_pcie_virtio_cfgmnt.v\"  -work intel_pcie_ptile_ast_901"                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/virtio/intel_pcie_virtio_cap_pfvfreg.v\"  -work intel_pcie_ptile_ast_901"                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/virtio/intel_pcie_virtio_cfg_access_cap.v\"  -work intel_pcie_ptile_ast_901"                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/virtio/intel_pcie_virtio_dataflow.v\"  -work intel_pcie_ptile_ast_901"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/virtio/intel_pcie_virtio_top.v\"  -work intel_pcie_ptile_ast_901"                                              
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/pcie_ss_pcie_ss_intel_pcie_ptile_ast_100_yoa6s5q.v\"  -work pcie_ss_100"                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/pcie_ss_pcie_ss_100_v64ze7q.sv\"  -work pcie_ss_100"                                                                        
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hssi_ss_std_synchronizer_nocut.v\"  -work pcie_ss_100"                                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/SS_RST_SEQ.sv\"  -work pcie_ss_100"                                                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/pciess.sv\"  -work pcie_ss_100"                                                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/pciess_axis_latency.sv\"  -work pcie_ss_100"                                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/pciess_dm_top.sv\"  -work pcie_ss_100"                                                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/pciess_hip_if_adaptor.sv\"  -work pcie_ss_100"                                                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/ptile_tie_off.sv\"  -work pcie_ss_100"                                                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/ss_tie_off.sv\"  -work pcie_ss_100"                                                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/tile_if.sv\"  -work pcie_ss_100"                                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/axis_avst_tx_adaptor.sv\"  -work pcie_ss_100"                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_bp_debug.sv\"  -work pcie_ss_100"                                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_cfg_ext_ctrl_shadow.sv\"  -work pcie_ss_100"                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_cfg_if.sv\"  -work pcie_ss_100"                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_clock_divider.sv\"  -work pcie_ss_100"                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_cplto_if.sv\"  -work pcie_ss_100"                                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_dual_port_ram.sv\"  -work pcie_ss_100"                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_flr_if.sv\"  -work pcie_ss_100"                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_performance_monitor.sv\"  -work pcie_ss_100"                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_rx_adaptor.sv\"  -work pcie_ss_100"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_rx_alignment.sv\"  -work pcie_ss_100"                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_rx_buf_limit_tdm.sv\"  -work pcie_ss_100"                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_rx_converter.sv\"  -work pcie_ss_100"                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_rx_if.sv\"  -work pcie_ss_100"                                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_sip_rst_seq.sv\"  -work pcie_ss_100"                                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_tx_if.sv\"  -work pcie_ss_100"                                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_txcrdt_if.sv\"  -work pcie_ss_100"                                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_vecsync.sv\"  -work pcie_ss_100"                                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_vecsync_handshake.sv\"  -work pcie_ss_100"                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_vf_err_if.sv\"  -work pcie_ss_100"                                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_virtio_if.sv\"  -work pcie_ss_100"                                                                    
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_data_pipeline.v\"  -work pcie_ss_100"                                                                           
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_skid_buffer.v\"  -work pcie_ss_100"                                                                             
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/tx_adaptor.v\"  -work pcie_ss_100"                                                                                     
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/tx_alignment.v\"  -work pcie_ss_100"                                                                                   
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/tx_data_builder.v\"  -work pcie_ss_100"                                                                                
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/tx_packer.v\"  -work pcie_ss_100"                                                                                      
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/tx_packer_steer.v\"  -work pcie_ss_100"                                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/pciess_lite_csr_router.sv\"  -work pcie_ss_100"                                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/pciess_lite_csr_termination.sv\"  -work pcie_ss_100"                                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/pciess_lite_mstr2slv.sv\"  -work pcie_ss_100"                                                                      
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_avalon_st_pipeline_base.v\"  -work pcie_ss_100"                                                          
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_avalon_sc_fifo_1930_k6mjsxi.v\"  -work pcie_ss_100"                                         
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_avalon_sc_fifo_1931_vhmcgqy.v\"  -work pcie_ss_100"                                         
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_hakmqfa.v\"  -work pcie_ss_100"   
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_jbc3qia.v\"  -work pcie_ss_100"   
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_26oqrzi.v\"  -work pcie_ss_100"                                        
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_acsynmy.v\"  -work pcie_ss_100"                                        
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_ym4zosy.v\"  -work pcie_ss_100"                                        
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_pa6lewq.v\"  -work pcie_ss_100"                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_default_burst_converter.sv\"  -work pcie_ss_100"                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_incr_burst_converter.sv\"  -work pcie_ss_100"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_merlin_address_alignment.sv\"  -work pcie_ss_100"                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_merlin_arbitrator.sv\"  -work pcie_ss_100"                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_merlin_burst_adapter_13_1.sv\"  -work pcie_ss_100"                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_merlin_burst_adapter_new.sv\"  -work pcie_ss_100"                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_merlin_burst_adapter_uncmpr.sv\"  -work pcie_ss_100"                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_merlin_burst_uncompressor.sv\"  -work pcie_ss_100"                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_wrap_burst_converter.sv\"  -work pcie_ss_100"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_avalon_st_pipeline_stage_1920_zterisq.sv\"  -work pcie_ss_100"                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_axi_master_ni_1930_cu5nexq.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_axi_master_ni_1940_xmlitzq.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_1920_g6zu54y.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_1922_5v3mlwa.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_bws7uly.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_2jjsjtq.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_ck2l75y.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_oczh5ji.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_oq2s7va.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_fnq7uba.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_da2tzxy.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_dumu24y.sv\"  -work pcie_ss_100"                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_pni7fky.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_5yannri.sv\"  -work pcie_ss_100"                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_xeluupi.sv\"  -work pcie_ss_100"                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_gejqeai.sv\"  -work pcie_ss_100"                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_suhnssy.sv\"  -work pcie_ss_100"                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_iryshni.sv\"  -work pcie_ss_100"                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_h35c2kq.sv\"  -work pcie_ss_100"                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_okvrqsy.sv\"  -work pcie_ss_100"                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_xygaaay.sv\"  -work pcie_ss_100"                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_nanknwi.sv\"  -work pcie_ss_100"                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_tqzuepq.sv\"  -work pcie_ss_100"                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_wvxyuqi.sv\"  -work pcie_ss_100"                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_76klkky.sv\"  -work pcie_ss_100"                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_hxw7oli.sv\"  -work pcie_ss_100"                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_pjkmcfq.sv\"  -work pcie_ss_100"                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_pb3eg3a.sv\"  -work pcie_ss_100"                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_slave_agent_191_ncfkfri.sv\"  -work pcie_ss_100"                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_slave_translator_191_x56fcki.sv\"  -work pcie_ss_100"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_5tam35i.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_5wapfci.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_vy7vyvq.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_wr7sa6q.sv\"  -work pcie_ss_100"                        
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/csr/pciess_dm_msix_gen_ctrl_csr.v\"  -work pcie_ss_100"                                                                      
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/csr/pciess_hia_csr.v\"  -work pcie_ss_100"                                                                                   
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/altera_avalon_st_pipeline_base.v\"  -work pcie_ss_100"                                                                   
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite.v\"  -work pcie_ss_100"                                                                                    
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_avalon_sc_fifo_1930_k6mjsxi.v\"  -work pcie_ss_100"                                                 
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_yta3zky.v\"  -work pcie_ss_100"                      
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_72eqwma.v\"  -work pcie_ss_100"                    
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_mm_interconnect_1920_6662vgi.v\"  -work pcie_ss_100"                                                
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_mm_interconnect_1920_tvpfnhq.v\"  -work pcie_ss_100"                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/altera_merlin_address_alignment.sv\"  -work pcie_ss_100"                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/altera_merlin_arbitrator.sv\"  -work pcie_ss_100"                                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/altera_merlin_burst_uncompressor.sv\"  -work pcie_ss_100"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/altera_merlin_reorder_memory.sv\"  -work pcie_ss_100"                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_axi_slave_ni_1931_3dzbuna.sv\"  -work pcie_ss_100"                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_axi_slave_ni_1931_4jcgaiy.sv\"  -work pcie_ss_100"                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_axi_slave_ni_1931_ar2kc3a.sv\"  -work pcie_ss_100"                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_axi_slave_ni_1931_j4sglka.sv\"  -work pcie_ss_100"                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_demultiplexer_1921_24d4nqy.sv\"  -work pcie_ss_100"                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_demultiplexer_1921_2rrlzry.sv\"  -work pcie_ss_100"                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_demultiplexer_1921_muaeezi.sv\"  -work pcie_ss_100"                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_master_agent_191_mpbm6tq.sv\"  -work pcie_ss_100"                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_master_translator_191_g7h47bq.sv\"  -work pcie_ss_100"                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_multiplexer_1921_ndmmdai.sv\"  -work pcie_ss_100"                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_multiplexer_1921_ald4pla.sv\"  -work pcie_ss_100"                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_multiplexer_1921_p7olq6a.sv\"  -work pcie_ss_100"                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_router_1920_6wusygy.sv\"  -work pcie_ss_100"                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_multiplexer_1921_yaiutsa.sv\"  -work pcie_ss_100"                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_router_1920_blu454a.sv\"  -work pcie_ss_100"                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_router_1920_szyvzey.sv\"  -work pcie_ss_100"                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_router_1920_z6pc5li.sv\"  -work pcie_ss_100"                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_slave_agent_191_ncfkfri.sv\"  -work pcie_ss_100"                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_slave_translator_191_x56fcki.sv\"  -work pcie_ss_100"                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_traffic_limiter_191_6blplji.sv\"  -work pcie_ss_100"                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_width_adapter_1920_uoyvvtq.sv\"  -work pcie_ss_100"                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_width_adapter_1920_wmk3s3y.sv\"  -work pcie_ss_100"                                
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_bs.v\"  -work pcie_ss_100"                                                                                   
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_wtlpf.v\"  -work pcie_ss_100"                                                                                
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_data_pipeline.v\"  -work pcie_ss_100"                                                                            
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_mem_1r1w_ram.v\"  -work pcie_ss_100"                                                                         
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_top.v\"  -work pcie_ss_100"                                                                                  
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_rx_flow_ctrl.v\"  -work pcie_ss_100"                                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_cpl_metering.sv\"  -work pcie_ss_100"                                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_2r2w_mem.sv\"  -work pcie_ss_100"                                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_arbiter.sv\"  -work pcie_ss_100"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_flr_chk.sv\"  -work pcie_ss_100"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_rtlpf.sv\"  -work pcie_ss_100"                                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_top.sv\"  -work pcie_ss_100"                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_wtlpf_data_split.sv\"  -work pcie_ss_100"                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_wtlpf_hdr.sv\"  -work pcie_ss_100"                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_completion_tracker.sv\"  -work pcie_ss_100"                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_devatt.sv\"  -work pcie_ss_100"                                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_flr_if.sv\"  -work pcie_ss_100"                                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_arbiter.sv\"  -work pcie_ss_100"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_cpl_hdr_buffer.sv\"  -work pcie_ss_100"                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_cpl_pending_array.sv\"  -work pcie_ss_100"                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_cpl_split_tracking.sv\"  -work pcie_ss_100"                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_find_free_addr.sv\"  -work pcie_ss_100"                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_flr_chk.sv\"  -work pcie_ss_100"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_free_addr_tracking.sv\"  -work pcie_ss_100"                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_packer.sv\"  -work pcie_ss_100"                                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_req_tracking.sv\"  -work pcie_ss_100"                                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_tlp_hdr_reformatting.sv\"  -work pcie_ss_100"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_lite_csr_router.sv\"  -work pcie_ss_100"                                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_msi.sv\"  -work pcie_ss_100"                                                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_msix.sv\"  -work pcie_ss_100"                                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_rx_sort.sv\"  -work pcie_ss_100"                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_sort_arb.sv\"  -work pcie_ss_100"                                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_vf_err_msg.sv\"  -work pcie_ss_100"                                                                    
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_mem_1r1w_ram_rd.v\"  -work pcie_ss_100"                                                              
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_skid_buffer_ro.v\"  -work pcie_ss_100"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_cpl_reorder_2r2w_mem.sv\"  -work pcie_ss_100"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_dm_h2c_cpl_reordering.sv\"  -work pcie_ss_100"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_compare.sv\"  -work pcie_ss_100"                                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_concat_packer.sv\"  -work pcie_ss_100"                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_byte_map.sv\"  -work pcie_ss_100"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_byte_masked.sv\"  -work pcie_ss_100"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_drop_array.sv\"  -work pcie_ss_100"                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_dword_map.sv\"  -work pcie_ss_100"                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_order.sv\"  -work pcie_ss_100"                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_order_to.sv\"  -work pcie_ss_100"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_pending_array_new.sv\"  -work pcie_ss_100"                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_tag_addr.sv\"  -work pcie_ss_100"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_tracker.sv\"  -work pcie_ss_100"                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cplro_to_dcfifo.sv\"  -work pcie_ss_100"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cplro_to_dcfifo_fifo.sv\"  -work pcie_ss_100"                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_data_entry.sv\"  -work pcie_ss_100"                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_packer_addr_align.sv\"  -work pcie_ss_100"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_packer_byte0_align.sv\"  -work pcie_ss_100"                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_skid_buffer_d.sv\"  -work pcie_ss_100"                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_skid_buffer_hdr.sv\"  -work pcie_ss_100"                                                       
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/pcie_ss.v\"  -work pcie_ss"                                                                                                                                       
    return $design_files
  }
  
  proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
    set ELAB_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ELAB_OPTIONS
  }
  
  
  proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
    set SIM_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $SIM_OPTIONS
  }
  
  
  proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
    set ENV_VARIABLES [dict create]
    set LD_LIBRARY_PATH [dict create]
    dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ENV_VARIABLES
  }
  
  
  proc get_mg_bfm_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR QUARTUS_INSTALL_DIR} {
    set design_files [dict create]
    return $design_files
  }
  
  proc use_mg_bfm {} {
    return 0
  }
  
  proc get_mg_bfm_libraries {} {
    set libraries [dict create]
    
    return $libraries
  }
  
}
