
*** Running vivado
    with args -log Nexys4fpga.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Nexys4fpga.tcl -notrace


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Nexys4fpga.tcl -notrace
Command: link_design -top Nexys4fpga -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'generated_clock'
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'generated_clock/inst'
Finished Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'generated_clock/inst'
Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'generated_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1219.441 ; gain = 570.504
Finished Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'generated_clock/inst'
Parsing XDC File [N:/Projects/ECE540_Proj_03/project_3/project_3.srcs/constrs_1/imports/constraints/n4DDRfpga.xdc]
Finished Parsing XDC File [N:/Projects/ECE540_Proj_03/project_3/project_3.srcs/constrs_1/imports/constraints/n4DDRfpga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1219.516 ; gain = 920.805
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.758 . Memory (MB): peak = 1219.516 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: cd93e63e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1234.188 ; gain = 14.672

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2370516a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1234.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a0231638

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1234.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 245 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25362a8f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.283 . Memory (MB): peak = 1234.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 130 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 25362a8f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.314 . Memory (MB): peak = 1234.188 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1359bca7e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 1234.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1359bca7e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1234.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1234.188 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1359bca7e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.412 . Memory (MB): peak = 1234.188 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1359bca7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1234.188 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1359bca7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.188 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1234.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Nexys4fpga_drc_opted.rpt -pb Nexys4fpga_drc_opted.pb -rpx Nexys4fpga_drc_opted.rpx
Command: report_drc -file Nexys4fpga_drc_opted.rpt -pb Nexys4fpga_drc_opted.pb -rpx Nexys4fpga_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.188 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10e25bc22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1234.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fc692768

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e405c6cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e405c6cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1234.188 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e405c6cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e8dcd72c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.188 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1dc721e66

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.188 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1182a9864

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1182a9864

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23e860f44

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 203f088d3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 261217d07

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 261217d07

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1f9c2a836

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 163af26d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 157529739

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 157529739

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 170e20103

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1234.188 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 170e20103

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15d2f6c97

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15d2f6c97

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1234.188 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.131. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c50599ad

Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 1234.188 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c50599ad

Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 1234.188 ; gain = 0.000
Post Placement Optimization Initialization | Checksum: 1d14c9ee1
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.080. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 141b24f9e

Time (s): cpu = 00:02:50 ; elapsed = 00:03:03 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 141b24f9e

Time (s): cpu = 00:02:50 ; elapsed = 00:03:03 . Memory (MB): peak = 1234.188 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 16f1146d2

Time (s): cpu = 00:02:50 ; elapsed = 00:03:03 . Memory (MB): peak = 1234.188 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16f1146d2

Time (s): cpu = 00:02:50 ; elapsed = 00:03:03 . Memory (MB): peak = 1234.188 ; gain = 0.000
Ending Placer Task | Checksum: 1585ad8c5

Time (s): cpu = 00:02:50 ; elapsed = 00:03:03 . Memory (MB): peak = 1234.188 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:51 ; elapsed = 00:03:04 . Memory (MB): peak = 1234.188 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.614 . Memory (MB): peak = 1239.457 ; gain = 5.270
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Nexys4fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1239.457 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Nexys4fpga_utilization_placed.rpt -pb Nexys4fpga_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1239.457 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Nexys4fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1239.457 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1239.457 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.080 | TNS=-0.090 |
Phase 1 Physical Synthesis Initialization | Checksum: 8061cfc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1239.457 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.080 | TNS=-0.090 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 8061cfc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net CTL/D[0].  Did not re-place instance CTL/leds[0]_i_1
INFO: [Physopt 32-663] Processed net CTL/sel[1].  Re-placed instance CTL/state_reg[1]
INFO: [Physopt 32-662] Processed net CTL/OUTMUX/position_tri[0].  Did not re-place instance CTL/leds[0]_i_2
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[6].  Did not re-place instance CTL/bin_reg[7]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[7]_i_3_n_0.  Did not re-place instance CTL/bin_reg[7]_i_3
INFO: [Physopt 32-662] Processed net CTL/leds[0]_i_4_n_0.  Did not re-place instance CTL/leds[0]_i_4
INFO: [Physopt 32-662] Processed net CTL/leds[0]_i_8_n_0.  Did not re-place instance CTL/leds[0]_i_8
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[7]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[7]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[7].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[7]
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[3].  Did not re-place instance CTL/bin_reg[4]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[4]_i_3_n_0.  Did not re-place instance CTL/bin_reg[4]_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[4]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[4]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[4].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[4]
INFO: [Physopt 32-662] Processed net CTL/OUTMUX/p_0_in[0].  Did not re-place instance CTL/bin_reg[15]_i_7
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[8].  Did not re-place instance CTL/bin_reg[9]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[9]_i_3_n_0.  Did not re-place instance CTL/bin_reg[9]_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[9]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[9]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[9].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[9]
INFO: [Physopt 32-662] Processed net CTL/bin_reg[9]_i_4_n_0.  Did not re-place instance CTL/bin_reg[9]_i_4
INFO: [Physopt 32-663] Processed net CTL/sel[4].  Re-placed instance CTL/state_reg[4]
INFO: [Physopt 32-662] Processed net CTL/sel[2].  Did not re-place instance CTL/state_reg[2]
INFO: [Physopt 32-662] Processed net CTL/inputs_reg[6][0][0].  Did not re-place instance CTL/inputs[6][15]_i_1
INFO: [Physopt 32-662] Processed net CTL/position_tri[0].  Did not re-place instance CTL/inputs[7][15]_i_3
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[6][10].  Re-placed instance inputs_reg[6][10]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[6][12].  Re-placed instance inputs_reg[6][12]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[6][7].  Re-placed instance inputs_reg[6][7]
INFO: [Physopt 32-662] Processed net CTL/inputs[7][15]_i_25_n_0.  Did not re-place instance CTL/inputs[7][15]_i_25
INFO: [Physopt 32-662] Processed net CTL/inputs[7][15]_i_9_n_0.  Did not re-place instance CTL/inputs[7][15]_i_9
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[6][11].  Re-placed instance inputs_reg[6][11]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[6][14].  Did not re-place instance inputs_reg[6][14]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[6][15].  Did not re-place instance inputs_reg[6][15]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[6][8].  Did not re-place instance inputs_reg[6][8]
INFO: [Physopt 32-663] Processed net DB/SS[0].  Re-placed instance DB/leds[15]_i_1
INFO: [Physopt 32-663] Processed net CTL/bin_reg[0]_i_7_n_0.  Re-placed instance CTL/bin_reg[0]_i_7
INFO: [Physopt 32-662] Processed net CTL/dig7_reg[2].  Did not re-place instance CTL/dig7[3]_i_2
INFO: [Physopt 32-662] Processed net CTL/sel[5].  Did not re-place instance CTL/state_reg[5]
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[7].  Did not re-place instance CTL/bin_reg[8]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[8]_i_4_n_0.  Did not re-place instance CTL/bin_reg[8]_i_4
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[8]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[8]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[8].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[8]
INFO: [Physopt 32-662] Processed net OUTMUX/led[15][10].  Did not re-place instance OUTMUX/leds_reg[10]
INFO: [Physopt 32-662] Processed net OUTMUX/led[15][11].  Did not re-place instance OUTMUX/leds_reg[11]
INFO: [Physopt 32-662] Processed net OUTMUX/led[15][12].  Did not re-place instance OUTMUX/leds_reg[12]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[6][0].  Did not re-place instance inputs_reg[6][0]
INFO: [Physopt 32-662] Processed net CTL/inputs_reg[3][0][0].  Did not re-place instance CTL/inputs[3][15]_i_1
INFO: [Physopt 32-662] Processed net CTL/position_tri[1].  Did not re-place instance CTL/inputs[7][15]_i_2
INFO: [Physopt 32-662] Processed net CTL/inputs[7][15]_i_22_n_0.  Did not re-place instance CTL/inputs[7][15]_i_22
INFO: [Physopt 32-662] Processed net CTL/inputs[7][15]_i_8_n_0.  Did not re-place instance CTL/inputs[7][15]_i_8
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[3][10].  Re-placed instance inputs_reg[3][10]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[3][1].  Re-placed instance inputs_reg[3][1]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[3][2].  Re-placed instance inputs_reg[3][2]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[3][3].  Re-placed instance inputs_reg[3][3]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[3][5].  Re-placed instance inputs_reg[3][5]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[3][6].  Re-placed instance inputs_reg[3][6]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[3][7].  Re-placed instance inputs_reg[3][7]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[3][9].  Re-placed instance inputs_reg[3][9]
INFO: [Physopt 32-662] Processed net CTL/inputs_reg[1][0][0].  Did not re-place instance CTL/inputs[1][15]_i_1
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[1][1].  Re-placed instance inputs_reg[1][1]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[1][8].  Re-placed instance inputs_reg[1][8]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[1][12].  Re-placed instance inputs_reg[1][12]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[1][15].  Re-placed instance inputs_reg[1][15]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[1][2].  Re-placed instance inputs_reg[1][2]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[3][4].  Re-placed instance inputs_reg[3][4]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[3][0].  Did not re-place instance inputs_reg[3][0]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[3][11].  Did not re-place instance inputs_reg[3][11]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[3][12].  Did not re-place instance inputs_reg[3][12]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[3][13].  Did not re-place instance inputs_reg[3][13]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[3][14].  Did not re-place instance inputs_reg[3][14]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[3][15].  Did not re-place instance inputs_reg[3][15]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[3][8].  Did not re-place instance inputs_reg[3][8]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[6][1].  Did not re-place instance inputs_reg[6][1]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[6][3].  Did not re-place instance inputs_reg[6][3]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[6][4].  Did not re-place instance inputs_reg[6][4]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[6][6].  Did not re-place instance inputs_reg[6][6]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[6][9].  Did not re-place instance inputs_reg[6][9]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[6][13].  Did not re-place instance inputs_reg[6][13]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[6][2].  Did not re-place instance inputs_reg[6][2]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[6][5].  Did not re-place instance inputs_reg[6][5]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[1][14].  Re-placed instance inputs_reg[1][14]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[1][5].  Re-placed instance inputs_reg[1][5]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[1][6].  Re-placed instance inputs_reg[1][6]
INFO: [Physopt 32-662] Processed net OUTMUX/cnvt_ff2_carry_i_3_n_0.  Did not re-place instance OUTMUX/cnvt_ff2_carry_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/cnvt_ff_i_1_n_0.  Did not re-place instance OUTMUX/cnvt_ff_i_1
INFO: [Physopt 32-663] Processed net OUTMUX/cnvt_ff_i_3_n_0.  Re-placed instance OUTMUX/cnvt_ff_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/cnvt_ff.  Did not re-place instance OUTMUX/cnvt_ff_reg
INFO: [Physopt 32-662] Processed net CTL/inputs_reg[7][0][0].  Did not re-place instance CTL/inputs[7][15]_i_1
INFO: [Physopt 32-662] Processed net CTL/sel[7].  Did not re-place instance CTL/state_reg[7]
INFO: [Physopt 32-663] Processed net CTL/leds[0]_i_9_n_0.  Re-placed instance CTL/leds[0]_i_9
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[7][0].  Re-placed instance inputs_reg[7][0]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[7][10].  Re-placed instance inputs_reg[7][10]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[7][11].  Re-placed instance inputs_reg[7][11]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[7][12].  Re-placed instance inputs_reg[7][12]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[7][1].  Re-placed instance inputs_reg[7][1]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[7][3].  Re-placed instance inputs_reg[7][3]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[7][4].  Re-placed instance inputs_reg[7][4]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[7][5].  Re-placed instance inputs_reg[7][5]
INFO: [Physopt 32-662] Processed net OUTMUX/cnvt_ff2_carry_i_4_n_0.  Did not re-place instance OUTMUX/cnvt_ff2_carry_i_4
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[13].  Did not re-place instance CTL/bin_reg[14]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[14]_i_4_n_0.  Did not re-place instance CTL/bin_reg[14]_i_4
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[14]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[14]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[14].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[14]
INFO: [Physopt 32-662] Processed net OUTMUX/led[15][1].  Did not re-place instance OUTMUX/leds_reg[1]
INFO: [Physopt 32-662] Processed net OUTMUX/led[15][2].  Did not re-place instance OUTMUX/leds_reg[2]
INFO: [Physopt 32-662] Processed net OUTMUX/led[15][3].  Did not re-place instance OUTMUX/leds_reg[3]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[2][10].  Did not re-place instance inputs_reg[2][10]
INFO: [Physopt 32-662] Processed net OUTMUX/cnvt_ff6_carry_i_1_n_0.  Did not re-place instance OUTMUX/cnvt_ff6_carry_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/cnvt_ff_i_2_n_0.  Did not re-place instance OUTMUX/cnvt_ff_i_2
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[9].  Did not re-place instance CTL/bin_reg[10]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[10]_i_3_n_0.  Did not re-place instance CTL/bin_reg[10]_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[10]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[10]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[10].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[10]
INFO: [Physopt 32-662] Processed net CTL/bin_reg[0]_i_8_n_0.  Did not re-place instance CTL/bin_reg[0]_i_8
INFO: [Physopt 32-662] Processed net CTL/OUTMUX/position_tri[1].  Did not re-place instance CTL/leds[4]_i_10
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[0].  Did not re-place instance CTL/bin_reg[1]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[1]_i_3_n_0.  Did not re-place instance CTL/bin_reg[1]_i_3
INFO: [Physopt 32-662] Processed net CTL/leds[4]_i_15_n_0.  Did not re-place instance CTL/leds[4]_i_15
INFO: [Physopt 32-662] Processed net CTL/leds[4]_i_29_n_0.  Did not re-place instance CTL/leds[4]_i_29
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[1]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[1]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[1].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[1]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[7][13].  Re-placed instance inputs_reg[7][13]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[7][14].  Re-placed instance inputs_reg[7][14]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[7][15].  Re-placed instance inputs_reg[7][15]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[7][2].  Re-placed instance inputs_reg[7][2]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[7][6].  Re-placed instance inputs_reg[7][6]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[7][7].  Re-placed instance inputs_reg[7][7]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[7][8].  Re-placed instance inputs_reg[7][8]
INFO: [Physopt 32-663] Processed net CTL/sel[8].  Re-placed instance CTL/state_reg[8]
INFO: [Physopt 32-662] Processed net CTL/bin_reg[10]_i_4_n_0.  Did not re-place instance CTL/bin_reg[10]_i_4
INFO: [Physopt 32-662] Processed net CTL/inputs[7][15]_i_21_n_0.  Did not re-place instance CTL/inputs[7][15]_i_21
INFO: [Physopt 32-663] Processed net CTL/inputs[7][15]_i_7_n_0.  Re-placed instance CTL/inputs[7][15]_i_7
INFO: [Physopt 32-662] Processed net OUTMUX/led[15][13].  Did not re-place instance OUTMUX/leds_reg[13]
INFO: [Physopt 32-662] Processed net OUTMUX/led[15][14].  Did not re-place instance OUTMUX/leds_reg[14]
INFO: [Physopt 32-662] Processed net OUTMUX/led[15][15].  Did not re-place instance OUTMUX/leds_reg[15]
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[2].  Did not re-place instance CTL/bin_reg[3]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[3]_i_4_n_0.  Did not re-place instance CTL/bin_reg[3]_i_4
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[3]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[3]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[3].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[3]
INFO: [Physopt 32-662] Processed net CTL/E[0].  Did not re-place instance CTL/inputs[0][15]_i_1
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[0][13].  Re-placed instance inputs_reg[0][13]
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[10].  Did not re-place instance CTL/bin_reg[11]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[11]_i_4_n_0.  Did not re-place instance CTL/bin_reg[11]_i_4
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[11]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[11]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[11].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[11]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[2][3].  Re-placed instance inputs_reg[2][3]
INFO: [Physopt 32-662] Processed net OUTMUX/cnvt_ff6_carry_i_3_n_0.  Did not re-place instance OUTMUX/cnvt_ff6_carry_i_3
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[2][1].  Did not re-place instance inputs_reg[2][1]
INFO: [Physopt 32-662] Processed net CTL/leds[4]_i_16_n_0.  Did not re-place instance CTL/leds[4]_i_16
INFO: [Physopt 32-662] Processed net CTL/leds[4]_i_30_n_0.  Did not re-place instance CTL/leds[4]_i_30
INFO: [Physopt 32-662] Processed net OUTMUX/cnvt_ff6_carry_i_4_n_0.  Did not re-place instance OUTMUX/cnvt_ff6_carry_i_4
INFO: [Physopt 32-662] Processed net CTL/inputs_reg[2][0][0].  Did not re-place instance CTL/inputs[2][15]_i_1
INFO: [Physopt 32-662] Processed net CTL/position_tri[2].  Did not re-place instance CTL/inputs[7][15]_i_6
INFO: [Physopt 32-662] Processed net CTL/inputs[7][15]_i_17_n_0.  Did not re-place instance CTL/inputs[7][15]_i_17
INFO: [Physopt 32-663] Processed net CTL/inputs[7][15]_i_55_n_0.  Re-placed instance CTL/inputs[7][15]_i_55
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[2][0].  Re-placed instance inputs_reg[2][0]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[2][11].  Re-placed instance inputs_reg[2][11]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[2][12].  Re-placed instance inputs_reg[2][12]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[2][14].  Did not re-place instance inputs_reg[2][14]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[2][15].  Did not re-place instance inputs_reg[2][15]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[2][6].  Did not re-place instance inputs_reg[2][6]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[2][9].  Did not re-place instance inputs_reg[2][9]
INFO: [Physopt 32-662] Processed net CTL/OUTMUX/position_tri[2].  Did not re-place instance CTL/bin_reg[15]_i_6
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[5].  Did not re-place instance CTL/bin_reg[6]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[15]_i_10_n_0.  Did not re-place instance CTL/bin_reg[15]_i_10
INFO: [Physopt 32-663] Processed net CTL/bin_reg[15]_i_14_n_0.  Re-placed instance CTL/bin_reg[15]_i_14
INFO: [Physopt 32-662] Processed net CTL/bin_reg[6]_i_3_n_0.  Did not re-place instance CTL/bin_reg[6]_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[6]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[6]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/cnvt_ff5_carry_i_3_n_0.  Did not re-place instance OUTMUX/cnvt_ff5_carry_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[6].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[6]
INFO: [Physopt 32-662] Processed net CTL/bin_reg[11]_i_3_n_0.  Did not re-place instance CTL/bin_reg[11]_i_3
INFO: [Physopt 32-662] Processed net CTL/bin_reg[4]_i_4_n_0.  Did not re-place instance CTL/bin_reg[4]_i_4
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[11].  Did not re-place instance CTL/bin_reg[12]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[12]_i_4_n_0.  Did not re-place instance CTL/bin_reg[12]_i_4
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[12]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[12]_i_1
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[0][0].  Did not re-place instance inputs_reg[0][0]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[0][10].  Did not re-place instance inputs_reg[0][10]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[0][12].  Did not re-place instance inputs_reg[0][12]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[0][2].  Did not re-place instance inputs_reg[0][2]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[0][5].  Did not re-place instance inputs_reg[0][5]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[0][6].  Did not re-place instance inputs_reg[0][6]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[0][9].  Did not re-place instance inputs_reg[0][9]
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[12].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[12]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[2][4].  Did not re-place instance inputs_reg[2][4]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[2][7].  Did not re-place instance inputs_reg[2][7]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[2][13].  Did not re-place instance inputs_reg[2][13]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[2][2].  Did not re-place instance inputs_reg[2][2]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[2][5].  Did not re-place instance inputs_reg[2][5]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[2][8].  Did not re-place instance inputs_reg[2][8]
INFO: [Physopt 32-662] Processed net CTL/inputs_reg[4][0][0].  Did not re-place instance CTL/inputs[4][15]_i_1
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[4][4].  Re-placed instance inputs_reg[4][4]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[4][10].  Did not re-place instance inputs_reg[4][10]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[4][11].  Did not re-place instance inputs_reg[4][11]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[4][12].  Did not re-place instance inputs_reg[4][12]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[4][14].  Did not re-place instance inputs_reg[4][14]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[4][5].  Did not re-place instance inputs_reg[4][5]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[4][6].  Did not re-place instance inputs_reg[4][6]
INFO: [Physopt 32-662] Processed net OUTMUX/cnvt_ff2_carry_i_1_n_0.  Did not re-place instance OUTMUX/cnvt_ff2_carry_i_1
INFO: [Physopt 32-662] Processed net CTL/bin_reg[14]_i_3_n_0.  Did not re-place instance CTL/bin_reg[14]_i_3
INFO: [Physopt 32-662] Processed net CTL/bin_reg[12]_i_3_n_0.  Did not re-place instance CTL/bin_reg[12]_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/cnvt_ff4_carry_i_3_n_0.  Did not re-place instance OUTMUX/cnvt_ff4_carry_i_3
INFO: [Physopt 32-663] Processed net CTL/inputs[7][15]_i_18_n_0.  Re-placed instance CTL/inputs[7][15]_i_18
INFO: [Physopt 32-663] Processed net CTL/inputs[7][15]_i_56_n_0.  Re-placed instance CTL/inputs[7][15]_i_56
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[7][9].  Did not re-place instance inputs_reg[7][9]
INFO: [Physopt 32-663] Processed net CTL/sel[6].  Re-placed instance CTL/state_reg[6]
INFO: [Physopt 32-662] Processed net CTL/leds[0]_i_3_n_0.  Did not re-place instance CTL/leds[0]_i_3
INFO: [Physopt 32-663] Processed net CTL/leds[0]_i_6_n_0.  Re-placed instance CTL/leds[0]_i_6
INFO: [Physopt 32-663] Processed net CTL/sel[3].  Re-placed instance CTL/state_reg[3]
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[1].  Did not re-place instance CTL/bin_reg[2]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[2]_i_3_n_0.  Did not re-place instance CTL/bin_reg[2]_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[2]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[2]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[2].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[2]
INFO: [Physopt 32-663] Processed net CTL/leds[4]_i_31_n_0.  Re-placed instance CTL/leds[4]_i_31
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[4][9].  Did not re-place instance inputs_reg[4][9]
INFO: [Physopt 32-662] Processed net CTL/inputs[7][15]_i_10_n_0.  Did not re-place instance CTL/inputs[7][15]_i_10
INFO: [Physopt 32-663] Processed net CTL/inputs[7][15]_i_28_n_0.  Re-placed instance CTL/inputs[7][15]_i_28
INFO: [Physopt 32-662] Processed net CTL/bin_reg[7]_i_4_n_0.  Did not re-place instance CTL/bin_reg[7]_i_4
INFO: [Physopt 32-662] Processed net OUTMUX/cnvt_ff2_carry_i_2_n_0.  Did not re-place instance OUTMUX/cnvt_ff2_carry_i_2
INFO: [Physopt 32-662] Processed net OUTMUX/cnvt_ff4_carry_i_2_n_0.  Did not re-place instance OUTMUX/cnvt_ff4_carry_i_2
INFO: [Physopt 32-663] Processed net OUTMUX/operands_dly_reg[4]_4[7].  Re-placed instance OUTMUX/operands_dly_reg[4][7]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[1][0].  Did not re-place instance inputs_reg[1][0]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[1][10].  Did not re-place instance inputs_reg[1][10]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[1][11].  Did not re-place instance inputs_reg[1][11]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[1][13].  Did not re-place instance inputs_reg[1][13]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[1][3].  Did not re-place instance inputs_reg[1][3]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[1][4].  Did not re-place instance inputs_reg[1][4]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[1][7].  Did not re-place instance inputs_reg[1][7]
INFO: [Physopt 32-662] Processed net inputs_reg_n_0_[1][9].  Did not re-place instance inputs_reg[1][9]
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[4][7].  Re-placed instance inputs_reg[4][7]
INFO: [Physopt 32-662] Processed net CTL/bin_reg[6]_i_4_n_0.  Did not re-place instance CTL/bin_reg[6]_i_4
INFO: [Physopt 32-662] Processed net CTL/bin_reg[1]_i_4_n_0.  Did not re-place instance CTL/bin_reg[1]_i_4
INFO: [Physopt 32-662] Processed net CTL/bin_reg[0]_i_5_n_0.  Did not re-place instance CTL/bin_reg[0]_i_5
INFO: [Physopt 32-662] Processed net CTL/bin_reg_reg[0][0].  Did not re-place instance CTL/bin_reg[0]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[0].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[0]
INFO: [Physopt 32-663] Processed net OUTMUX/BINBCD/bit_count_reg__0[1].  Re-placed instance OUTMUX/BINBCD/bit_count_reg[1]
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[15]_i_1
INFO: [Physopt 32-663] Processed net OUTMUX/BINBCD/bin_reg1.  Re-placed instance OUTMUX/BINBCD/bcd_reg[31]_i_4
INFO: [Physopt 32-663] Processed net OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0.  Re-placed instance OUTMUX/BINBCD/bcd_reg[31]_i_5
INFO: [Physopt 32-662] Processed net OUTMUX/cnvt_ff4_carry_i_4_n_0.  Did not re-place instance OUTMUX/cnvt_ff4_carry_i_4
INFO: [Physopt 32-663] Processed net OUTMUX/operands_dly_reg[4]_4[1].  Re-placed instance OUTMUX/operands_dly_reg[4][1]
INFO: [Physopt 32-662] Processed net CTL/inputs[7][15]_i_27_n_0.  Did not re-place instance CTL/inputs[7][15]_i_27
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[4][3].  Re-placed instance inputs_reg[4][3]
INFO: [Physopt 32-662] Processed net OUTMUX/cnvt_ff6_carry_i_2_n_0.  Did not re-place instance OUTMUX/cnvt_ff6_carry_i_2
INFO: [Physopt 32-663] Processed net inputs_reg_n_0_[4][1].  Re-placed instance inputs_reg[4][1]
INFO: [Physopt 32-663] Processed net CTL/bin_reg[15]_i_13_n_0.  Re-placed instance CTL/bin_reg[15]_i_13
INFO: [Physopt 32-662] Processed net CTL/bin_reg[15]_i_9_n_0.  Did not re-place instance CTL/bin_reg[15]_i_9
INFO: [Physopt 32-662] Processed net CTL/OUTMUX/p_0_in__0__0[1].  Did not re-place instance CTL/bin_reg[15]_i_8
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[12].  Did not re-place instance CTL/bin_reg[13]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[13]_i_4_n_0.  Did not re-place instance CTL/bin_reg[13]_i_4
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[13]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[13]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[13].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[13]
INFO: [Physopt 32-662] Processed net CTL/bin_reg[0]_i_3_n_0.  Did not re-place instance CTL/bin_reg[0]_i_3
INFO: [Physopt 32-661] Optimized 68 nets.  Re-placed 68 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 68 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 68 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1239.457 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 4 MultiInst Placement Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 5 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 5 Rewire | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 6 Critical Cell Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 7 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 7 Fanout Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 8 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1239.457 ; gain = 0.000
Phase 8 Placement Based Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 9 MultiInst Placement Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 10 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 10 Rewire | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 11 Critical Cell Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 13 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 13 Fanout Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 14 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1239.457 ; gain = 0.000
Phase 14 Placement Based Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 15 MultiInst Placement Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 16 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 16 Rewire | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 17 Critical Cell Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 22 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 22 DSP Register Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 23 BRAM Register Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 24 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 24 URAM Register Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 25 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 25 Shift Register Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 26 Critical Pin Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Very High Fanout Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 28 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1239.457 ; gain = 0.000
Phase 28 Placement Based Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 29 MultiInst Placement Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
Phase 30 Critical Path Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1239.457 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.006 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based       |          0.086  |          0.090  |            0  |              0  |                    68  |           0  |           1  |  00:00:05  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                 |          0.086  |          0.090  |            0  |              0  |                    68  |           0  |           6  |  00:00:05  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: c68b3e5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.457 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
349 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1239.457 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.604 . Memory (MB): peak = 1239.457 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a17dd1d8 ConstDB: 0 ShapeSum: 1ec509ca RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 43e58e31

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1368.805 ; gain = 129.348
Post Restoration Checksum: NetGraph: 302819c3 NumContArr: 13bd746e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 43e58e31

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1368.805 ; gain = 129.348

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 43e58e31

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1375.152 ; gain = 135.695

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 43e58e31

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1375.152 ; gain = 135.695
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17aea1998

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1390.918 ; gain = 151.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=-0.198 | THS=-34.996|

Phase 2 Router Initialization | Checksum: 26472c93c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10235c46d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.211 | TNS=-1.379 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1aab8a9d1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.200 | TNS=-1.401 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 29eb5055c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.226 | TNS=-1.456 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1cc757171

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.918 ; gain = 151.461
Phase 4 Rip-up And Reroute | Checksum: 1cc757171

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c35b969e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.918 ; gain = 151.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.108 | TNS=-0.491 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15fc5f698

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15fc5f698

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.918 ; gain = 151.461
Phase 5 Delay and Skew Optimization | Checksum: 15fc5f698

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b139447d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.918 ; gain = 151.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.108 | TNS=-0.382 | WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: b139447d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.918 ; gain = 151.461
Phase 6 Post Hold Fix | Checksum: b139447d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 14b78f1f4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1390.918 ; gain = 151.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.108 | TNS=-0.382 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 14b78f1f4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.237411 %
  Global Horizontal Routing Utilization  = 0.262006 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 14b78f1f4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14b78f1f4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21ad6b2fe

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1390.918 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.026. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 13593609b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1390.918 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: 21ad6b2fe

Time (s): cpu = 00:01:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 656e4f97

Time (s): cpu = 00:01:04 ; elapsed = 00:00:58 . Memory (MB): peak = 1390.918 ; gain = 151.461
Post Restoration Checksum: NetGraph: b43a3c1b NumContArr: 2506c004 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: d940fc1f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:58 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: d940fc1f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:58 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 10bae7172

Time (s): cpu = 00:01:04 ; elapsed = 00:00:58 . Memory (MB): peak = 1390.918 ; gain = 151.461
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1080861c9

Time (s): cpu = 00:01:05 ; elapsed = 00:00:58 . Memory (MB): peak = 1390.918 ; gain = 151.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.041 | TNS=-0.053 | WHS=-0.198 | THS=-34.434|

Phase 13 Router Initialization | Checksum: 1761de034

Time (s): cpu = 00:01:05 ; elapsed = 00:00:59 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 220107e11

Time (s): cpu = 00:01:06 ; elapsed = 00:00:59 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.158 | TNS=-3.251 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 101bc4c1f

Time (s): cpu = 00:01:11 ; elapsed = 00:01:02 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.156 | TNS=-5.125 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 7db2d837

Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.156 | TNS=-5.145 | WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 14187846d

Time (s): cpu = 00:01:15 ; elapsed = 00:01:05 . Memory (MB): peak = 1390.918 ; gain = 151.461
Phase 15 Rip-up And Reroute | Checksum: 14187846d

Time (s): cpu = 00:01:15 ; elapsed = 00:01:05 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: f4ff3291

Time (s): cpu = 00:01:15 ; elapsed = 00:01:05 . Memory (MB): peak = 1390.918 ; gain = 151.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.077 | TNS=-1.282 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 2012cedca

Time (s): cpu = 00:01:15 ; elapsed = 00:01:05 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 2012cedca

Time (s): cpu = 00:01:15 ; elapsed = 00:01:05 . Memory (MB): peak = 1390.918 ; gain = 151.461
Phase 16 Delay and Skew Optimization | Checksum: 2012cedca

Time (s): cpu = 00:01:16 ; elapsed = 00:01:05 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1a711ab51

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 1390.918 ; gain = 151.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.077 | TNS=-1.231 | WHS=0.050  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1a711ab51

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 1390.918 ; gain = 151.461
Phase 17 Post Hold Fix | Checksum: 1a711ab51

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1b53b03ea

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 1390.918 ; gain = 151.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.077 | TNS=-1.231 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1b53b03ea

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.241154 %
  Global Horizontal Routing Utilization  = 0.266766 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: 1b53b03ea

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 1b53b03ea

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1aebd7d37

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 1390.918 ; gain = 151.461

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.073 | TNS=-1.134 | WHS=0.067  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 23c417b26

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1390.918 ; gain = 151.461
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1390.918 ; gain = 151.461

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
376 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:07 . Memory (MB): peak = 1390.918 ; gain = 151.461
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.736 . Memory (MB): peak = 1390.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Nexys4fpga_drc_routed.rpt -pb Nexys4fpga_drc_routed.pb -rpx Nexys4fpga_drc_routed.rpx
Command: report_drc -file Nexys4fpga_drc_routed.rpt -pb Nexys4fpga_drc_routed.pb -rpx Nexys4fpga_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Nexys4fpga_methodology_drc_routed.rpt -pb Nexys4fpga_methodology_drc_routed.pb -rpx Nexys4fpga_methodology_drc_routed.rpx
Command: report_methodology -file Nexys4fpga_methodology_drc_routed.rpt -pb Nexys4fpga_methodology_drc_routed.pb -rpx Nexys4fpga_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Nexys4fpga_power_routed.rpt -pb Nexys4fpga_power_summary_routed.pb -rpx Nexys4fpga_power_routed.rpx
Command: report_power -file Nexys4fpga_power_routed.rpt -pb Nexys4fpga_power_summary_routed.pb -rpx Nexys4fpga_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
388 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Nexys4fpga_route_status.rpt -pb Nexys4fpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Nexys4fpga_timing_summary_routed.rpt -pb Nexys4fpga_timing_summary_routed.pb -rpx Nexys4fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Nexys4fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Nexys4fpga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Nexys4fpga_bus_skew_routed.rpt -pb Nexys4fpga_bus_skew_routed.pb -rpx Nexys4fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Feb 29 01:33:26 2020...

*** Running vivado
    with args -log Nexys4fpga.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Nexys4fpga.tcl -notrace


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Nexys4fpga.tcl -notrace
Command: link_design -top Nexys4fpga -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'generated_clock'
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'generated_clock/inst'
Finished Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'generated_clock/inst'
Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'generated_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1218.039 ; gain = 571.438
Finished Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'generated_clock/inst'
Parsing XDC File [N:/Projects/ECE540_Proj_03/project_3/project_3.srcs/constrs_1/imports/constraints/n4DDRfpga.xdc]
Finished Parsing XDC File [N:/Projects/ECE540_Proj_03/project_3/project_3.srcs/constrs_1/imports/constraints/n4DDRfpga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1218.039 ; gain = 919.059
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.732 . Memory (MB): peak = 1218.039 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1b7ca2374

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1234.672 ; gain = 16.633

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17e863d45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1234.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: df7d2ac4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1234.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 155 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: debc8143

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 1234.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 43 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: debc8143

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.262 . Memory (MB): peak = 1234.672 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11a1f6d0f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.339 . Memory (MB): peak = 1234.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11a1f6d0f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.350 . Memory (MB): peak = 1234.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1234.672 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11a1f6d0f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.362 . Memory (MB): peak = 1234.672 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11a1f6d0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1234.672 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11a1f6d0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.672 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1234.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Nexys4fpga_drc_opted.rpt -pb Nexys4fpga_drc_opted.pb -rpx Nexys4fpga_drc_opted.rpx
Command: report_drc -file Nexys4fpga_drc_opted.rpt -pb Nexys4fpga_drc_opted.pb -rpx Nexys4fpga_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.672 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b28c7f88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1234.672 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5e87923e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f67de3db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f67de3db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1234.672 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f67de3db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 6995d88a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.672 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 5f1265be

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.672 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10f5437b4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10f5437b4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17f2814cd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: cbaf5334

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fa59bed9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: fa59bed9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 14a00e30a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 13f7ca30b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 19fb7e0bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 19fb7e0bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 11eb2a068

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.672 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 11eb2a068

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11d665230

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11d665230

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.672 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.108. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 802db369

Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1234.672 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 802db369

Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1234.672 ; gain = 0.000
Post Placement Optimization Initialization | Checksum: e4eb2e81
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.066. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c3e635cb

Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c3e635cb

Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 1234.672 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1908b49f5

Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 1234.672 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1908b49f5

Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 1234.672 ; gain = 0.000
Ending Placer Task | Checksum: 106146945

Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 1234.672 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:19 . Memory (MB): peak = 1234.672 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.653 . Memory (MB): peak = 1238.719 ; gain = 4.047
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Nexys4fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1238.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Nexys4fpga_utilization_placed.rpt -pb Nexys4fpga_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1238.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Nexys4fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1238.719 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1238.719 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.066 | TNS=-0.181 |
Phase 1 Physical Synthesis Initialization | Checksum: 14784c600

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1238.719 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.066 | TNS=-0.181 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net DB/db_count[31]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.066 | TNS=-0.181 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1238.719 ; gain = 0.000
Phase 2 Fanout Optimization | Checksum: fd19a423

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 94 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net CTL/D[0].  Did not re-place instance CTL/leds[0]_i_1
INFO: [Physopt 32-662] Processed net CTL/sel[1].  Did not re-place instance CTL/state_reg[1]
INFO: [Physopt 32-662] Processed net CTL/OUTMUX/position_tri[0].  Did not re-place instance CTL/leds[0]_i_2
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[4].  Did not re-place instance CTL/bin_reg[5]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[5]_i_4_n_0.  Did not re-place instance CTL/bin_reg[5]_i_4
INFO: [Physopt 32-662] Processed net CTL/leds[0]_i_4_n_0.  Did not re-place instance CTL/leds[0]_i_4
INFO: [Physopt 32-662] Processed net CTL/leds[0]_i_8_n_0.  Did not re-place instance CTL/leds[0]_i_8
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[5]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[5]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[5].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[5]
INFO: [Physopt 32-662] Processed net CTL/bin_reg[5]_i_3_n_0.  Did not re-place instance CTL/bin_reg[5]_i_3
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[5].  Did not re-place instance CTL/bin_reg[6]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[6]_i_3_n_0.  Did not re-place instance CTL/bin_reg[6]_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[6]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[6]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[6].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[6]
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[3].  Did not re-place instance CTL/bin_reg[4]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[4]_i_3_n_0.  Did not re-place instance CTL/bin_reg[4]_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[4]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[4]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[4].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[4]
INFO: [Physopt 32-662] Processed net CTL/sel[2].  Did not re-place instance CTL/state_reg[2]
INFO: [Physopt 32-662] Processed net CTL/bin_reg[0]_i_8_n_0.  Did not re-place instance CTL/bin_reg[0]_i_8
INFO: [Physopt 32-662] Processed net CTL/OUTMUX/position_tri[1].  Did not re-place instance CTL/leds[4]_i_10
INFO: [Physopt 32-662] Processed net CTL/leds[4]_i_16_n_0.  Did not re-place instance CTL/leds[4]_i_16
INFO: [Physopt 32-662] Processed net CTL/leds[4]_i_30_n_0.  Did not re-place instance CTL/leds[4]_i_30
INFO: [Physopt 32-662] Processed net CTL/bin_reg[4]_i_4_n_0.  Did not re-place instance CTL/bin_reg[4]_i_4
INFO: [Physopt 32-663] Processed net CTL/sel[4].  Re-placed instance CTL/state_reg[4]
INFO: [Physopt 32-662] Processed net CTL/OUTMUX/p_0_in__0__0[1].  Did not re-place instance CTL/bin_reg[15]_i_8
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[7].  Did not re-place instance CTL/bin_reg[8]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[8]_i_3_n_0.  Did not re-place instance CTL/bin_reg[8]_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[8]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[8]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[8].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[8]
INFO: [Physopt 32-662] Processed net CTL/bin_reg[6]_i_4_n_0.  Did not re-place instance CTL/bin_reg[6]_i_4
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[9].  Did not re-place instance CTL/bin_reg[10]_i_2
INFO: [Physopt 32-663] Processed net CTL/bin_reg[10]_i_3_n_0.  Re-placed instance CTL/bin_reg[10]_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[10]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[10]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[10].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[10]
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[0].  Did not re-place instance CTL/bin_reg[1]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[1]_i_4_n_0.  Did not re-place instance CTL/bin_reg[1]_i_4
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[1]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[1]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[1].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[1]
INFO: [Physopt 32-662] Processed net CTL/sel[3].  Did not re-place instance CTL/state_reg[3]
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[2].  Did not re-place instance CTL/bin_reg[3]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[3]_i_3_n_0.  Did not re-place instance CTL/bin_reg[3]_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[3]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[3]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[3].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[3]
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[1].  Did not re-place instance CTL/bin_reg[2]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[2]_i_3_n_0.  Did not re-place instance CTL/bin_reg[2]_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[2]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[2]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[2].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[2]
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[6].  Did not re-place instance CTL/bin_reg[7]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[7]_i_3_n_0.  Did not re-place instance CTL/bin_reg[7]_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[7]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[7]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[7].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[7]
INFO: [Physopt 32-662] Processed net CTL/bin_reg[3]_i_4_n_0.  Did not re-place instance CTL/bin_reg[3]_i_4
INFO: [Physopt 32-662] Processed net CTL/leds[0]_i_3_n_0.  Did not re-place instance CTL/leds[0]_i_3
INFO: [Physopt 32-662] Processed net CTL/leds[0]_i_6_n_0.  Did not re-place instance CTL/leds[0]_i_6
INFO: [Physopt 32-662] Processed net CTL/OUTMUX/p_0_in[0].  Did not re-place instance CTL/bin_reg[15]_i_7
INFO: [Physopt 32-662] Processed net CTL/bin_reg[8]_i_4_n_0.  Did not re-place instance CTL/bin_reg[8]_i_4
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[12].  Did not re-place instance CTL/bin_reg[13]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[13]_i_4_n_0.  Did not re-place instance CTL/bin_reg[13]_i_4
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[13]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[13]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[13].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[13]
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[14].  Did not re-place instance CTL/bin_reg[15]_i_3
INFO: [Physopt 32-662] Processed net CTL/bin_reg[15]_i_5_n_0.  Did not re-place instance CTL/bin_reg[15]_i_5
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[15]_i_2_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[15]_i_2
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[15].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[15]
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[8].  Did not re-place instance CTL/bin_reg[9]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[9]_i_4_n_0.  Did not re-place instance CTL/bin_reg[9]_i_4
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[9]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[9]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[9].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[9]
INFO: [Physopt 32-662] Processed net CTL/bin_reg[13]_i_3_n_0.  Did not re-place instance CTL/bin_reg[13]_i_3
INFO: [Physopt 32-662] Processed net SSB/clk_cnt[31]_bret_i_1_n_0.  Did not re-place instance SSB/clk_cnt[31]_bret_i_1
INFO: [Physopt 32-663] Processed net SSB/clk_cnt[29].  Re-placed instance SSB/clk_cnt[31]_bret__0_i_4
INFO: [Physopt 32-663] Processed net SSB/clk_cnt[31]_bret_i_4_n_0.  Re-placed instance SSB/clk_cnt[31]_bret_i_4
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[13].  Did not re-place instance CTL/bin_reg[14]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[0]_i_5_n_0.  Did not re-place instance CTL/bin_reg[0]_i_5
INFO: [Physopt 32-662] Processed net CTL/bin_reg[14]_i_3_n_0.  Did not re-place instance CTL/bin_reg[14]_i_3
INFO: [Physopt 32-662] Processed net CTL/bin_reg_reg[0][0].  Did not re-place instance CTL/bin_reg[0]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[14]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[14]_i_1
INFO: [Physopt 32-663] Processed net SSB/clk_cnt[31]_bret_i_8_n_0.  Re-placed instance SSB/clk_cnt[31]_bret_i_8
INFO: [Physopt 32-662] Processed net SSB/clk_cnt_reg[29]_bret_n_0.  Did not re-place instance SSB/clk_cnt_reg[29]_bret
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[0].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[0]
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[14].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[14]
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[10].  Did not re-place instance CTL/bin_reg[11]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[11]_i_3_n_0.  Did not re-place instance CTL/bin_reg[11]_i_3
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[11]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[11]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[11].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[11]
INFO: [Physopt 32-662] Processed net CTL/bin_reg[1]_i_3_n_0.  Did not re-place instance CTL/bin_reg[1]_i_3
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[11].  Did not re-place instance CTL/bin_reg[12]_i_2
INFO: [Physopt 32-662] Processed net CTL/bin_reg[12]_i_4_n_0.  Did not re-place instance CTL/bin_reg[12]_i_4
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[12]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[12]_i_1
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[12].  Did not re-place instance OUTMUX/BINBCD/bin_reg_reg[12]
INFO: [Physopt 32-662] Processed net CTL/bin_reg[15]_i_4_n_0.  Did not re-place instance CTL/bin_reg[15]_i_4
INFO: [Physopt 32-662] Processed net CTL/bin_reg[11]_i_4_n_0.  Did not re-place instance CTL/bin_reg[11]_i_4
INFO: [Physopt 32-662] Processed net CTL/bin_reg[2]_i_4_n_0.  Did not re-place instance CTL/bin_reg[2]_i_4
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 5 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 5 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.066 | TNS=-0.181 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1238.719 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 126bfbef4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 87 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net CTL/D[0].  Did not re-place instance CTL/leds[0]_i_1/O
INFO: [Physopt 32-662] Processed net CTL/sel[1].  Did not re-place instance CTL/state_reg[1]/Q
INFO: [Physopt 32-662] Processed net CTL/OUTMUX/position_tri[0].  Did not re-place instance CTL/leds[0]_i_2/O
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[4].  Did not re-place instance CTL/bin_reg[5]_i_2/O
INFO: [Physopt 32-662] Processed net CTL/bin_reg[5]_i_4_n_0.  Did not re-place instance CTL/bin_reg[5]_i_4/O
INFO: [Physopt 32-662] Processed net CTL/leds[0]_i_4_n_0.  Did not re-place instance CTL/leds[0]_i_4/O
INFO: [Physopt 32-662] Processed net CTL/leds[0]_i_8_n_0.  Did not re-place instance CTL/leds[0]_i_8/O
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[5]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[5]_i_1/O
INFO: [Physopt 32-662] Processed net CTL/bin_reg[5]_i_3_n_0.  Did not re-place instance CTL/bin_reg[5]_i_3/O
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[5].  Did not re-place instance CTL/bin_reg[6]_i_2/O
INFO: [Physopt 32-662] Processed net CTL/bin_reg[6]_i_3_n_0.  Did not re-place instance CTL/bin_reg[6]_i_3/O
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[6]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[6]_i_1/O
INFO: [Physopt 32-662] Processed net CTL/bcd_converter_in[3].  Did not re-place instance CTL/bin_reg[4]_i_2/O
INFO: [Physopt 32-662] Processed net CTL/bin_reg[4]_i_3_n_0.  Did not re-place instance CTL/bin_reg[4]_i_3/O
INFO: [Physopt 32-662] Processed net OUTMUX/BINBCD/bin_reg[4]_i_1_n_0.  Did not re-place instance OUTMUX/BINBCD/bin_reg[4]_i_1/O
INFO: [Physopt 32-662] Processed net CTL/sel[2].  Did not re-place instance CTL/state_reg[2]/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1238.719 ; gain = 0.000
Phase 4 MultiInst Placement Optimization | Checksum: 15b494e1c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 3 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net CTL/leds[0]_i_8_n_0. Rewired (signal push) CTL/sel[1] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net CTL/leds[0]_i_4_n_0. Rewired (signal push) CTL/leds[0]_i_8_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net CTL/OUTMUX/position_tri[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 2 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1238.719 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.027 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1238.719 ; gain = 0.000
Phase 5 Rewire | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 6 Critical Cell Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 7 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 7 Fanout Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 8 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1238.719 ; gain = 0.000
Phase 8 Placement Based Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1238.719 ; gain = 0.000
Phase 9 MultiInst Placement Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 10 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1238.719 ; gain = 0.000
Phase 10 Rewire | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 11 Critical Cell Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 13 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 13 Fanout Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 14 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1238.719 ; gain = 0.000
Phase 14 Placement Based Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1238.719 ; gain = 0.000
Phase 15 MultiInst Placement Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 16 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1238.719 ; gain = 0.000
Phase 16 Rewire | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 17 Critical Cell Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 22 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 22 DSP Register Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 23 BRAM Register Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 24 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 24 URAM Register Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 25 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 25 Shift Register Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 26 Critical Pin Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Very High Fanout Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 28 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1238.719 ; gain = 0.000
Phase 28 Placement Based Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1238.719 ; gain = 0.000
Phase 29 MultiInst Placement Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.027 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.027 | TNS=0.000 |
Phase 30 Critical Path Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1238.719 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.027 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Placement Based       |          0.000  |          0.000  |            0  |              0  |                     5  |           0  |           1  |  00:00:02  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Rewire                |          0.093  |          0.181  |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                 |          0.093  |          0.181  |            1  |              0  |                     8  |           0  |           8  |  00:00:04  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1e68ec625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
220 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.719 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.684 . Memory (MB): peak = 1238.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 21aa31fc ConstDB: 0 ShapeSum: 9eeaa3c0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fe48f701

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1366.945 ; gain = 128.227
Post Restoration Checksum: NetGraph: bf0cf86c NumContArr: 3f3bfe95 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fe48f701

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1366.945 ; gain = 128.227

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fe48f701

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1372.363 ; gain = 133.645

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fe48f701

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1372.363 ; gain = 133.645
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cb43c178

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1389.320 ; gain = 150.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.062  | TNS=0.000  | WHS=-0.204 | THS=-39.517|

Phase 2 Router Initialization | Checksum: d71eeebd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ff0b31a5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.383 | TNS=-2.128 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ab730592

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.299 | TNS=-1.052 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a486f94c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.225 | TNS=-0.804 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 21c7b2114

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.238 | TNS=-0.861 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 196e3c635

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1389.320 ; gain = 150.602
Phase 4 Rip-up And Reroute | Checksum: 196e3c635

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cba7a593

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1389.320 ; gain = 150.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.146 | TNS=-0.391 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2b8be182b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b8be182b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1389.320 ; gain = 150.602
Phase 5 Delay and Skew Optimization | Checksum: 2b8be182b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20f044df0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1389.320 ; gain = 150.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.146 | TNS=-0.380 | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2160508ba

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1389.320 ; gain = 150.602
Phase 6 Post Hold Fix | Checksum: 2160508ba

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 20861343a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1389.320 ; gain = 150.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.146 | TNS=-0.380 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 20861343a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.244592 %
  Global Horizontal Routing Utilization  = 0.254476 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 20861343a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 20861343a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 187409a20

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1389.320 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.107. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 102d61395

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1389.320 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: 187409a20

Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 1528690f7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1389.320 ; gain = 150.602
Post Restoration Checksum: NetGraph: da66d74d NumContArr: fbffb4b8 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 1d6668c05

Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 1d6668c05

Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 171df72e3

Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1389.320 ; gain = 150.602
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 175e4f920

Time (s): cpu = 00:01:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1389.320 ; gain = 150.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.092 | TNS=-0.229 | WHS=-0.204 | THS=-38.899|

Phase 13 Router Initialization | Checksum: 23adf28cb

Time (s): cpu = 00:01:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 169d36d86

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.216 | TNS=-0.762 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 17277cec7

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.455 | TNS=-2.776 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1457e403e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:57 . Memory (MB): peak = 1389.320 ; gain = 150.602
Phase 15 Rip-up And Reroute | Checksum: 1457e403e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:57 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 164833fde

Time (s): cpu = 00:01:06 ; elapsed = 00:00:57 . Memory (MB): peak = 1389.320 ; gain = 150.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.137 | TNS=-0.367 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 12ec3412d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:58 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 12ec3412d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:58 . Memory (MB): peak = 1389.320 ; gain = 150.602
Phase 16 Delay and Skew Optimization | Checksum: 12ec3412d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:58 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 11b25c4b1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:58 . Memory (MB): peak = 1389.320 ; gain = 150.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.089 | TNS=-0.283 | WHS=0.037  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 11b25c4b1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:58 . Memory (MB): peak = 1389.320 ; gain = 150.602
Phase 17 Post Hold Fix | Checksum: 11b25c4b1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:58 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: ada4be92

Time (s): cpu = 00:01:07 ; elapsed = 00:00:58 . Memory (MB): peak = 1389.320 ; gain = 150.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.089 | TNS=-0.283 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: ada4be92

Time (s): cpu = 00:01:07 ; elapsed = 00:00:58 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.24394 %
  Global Horizontal Routing Utilization  = 0.255754 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: ada4be92

Time (s): cpu = 00:01:07 ; elapsed = 00:00:58 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: ada4be92

Time (s): cpu = 00:01:07 ; elapsed = 00:00:58 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 15681079b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:58 . Memory (MB): peak = 1389.320 ; gain = 150.602

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.085 | TNS=-0.266 | WHS=0.055  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 19eea901e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1389.320 ; gain = 150.602
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1389.320 ; gain = 150.602

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
250 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:59 . Memory (MB): peak = 1389.320 ; gain = 150.602
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.811 . Memory (MB): peak = 1389.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Nexys4fpga_drc_routed.rpt -pb Nexys4fpga_drc_routed.pb -rpx Nexys4fpga_drc_routed.rpx
Command: report_drc -file Nexys4fpga_drc_routed.rpt -pb Nexys4fpga_drc_routed.pb -rpx Nexys4fpga_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Nexys4fpga_methodology_drc_routed.rpt -pb Nexys4fpga_methodology_drc_routed.pb -rpx Nexys4fpga_methodology_drc_routed.rpx
Command: report_methodology -file Nexys4fpga_methodology_drc_routed.rpt -pb Nexys4fpga_methodology_drc_routed.pb -rpx Nexys4fpga_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Nexys4fpga_power_routed.rpt -pb Nexys4fpga_power_summary_routed.pb -rpx Nexys4fpga_power_routed.rpx
Command: report_power -file Nexys4fpga_power_routed.rpt -pb Nexys4fpga_power_summary_routed.pb -rpx Nexys4fpga_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
262 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Nexys4fpga_route_status.rpt -pb Nexys4fpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Nexys4fpga_timing_summary_routed.rpt -pb Nexys4fpga_timing_summary_routed.pb -rpx Nexys4fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Nexys4fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Nexys4fpga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Nexys4fpga_bus_skew_routed.rpt -pb Nexys4fpga_bus_skew_routed.pb -rpx Nexys4fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Feb 29 01:59:41 2020...

*** Running vivado
    with args -log Nexys4fpga.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Nexys4fpga.tcl -notrace


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Nexys4fpga.tcl -notrace
Command: link_design -top Nexys4fpga -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'generated_clock'
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'generated_clock/inst'
Finished Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'generated_clock/inst'
Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'generated_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1217.355 ; gain = 571.316
Finished Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'generated_clock/inst'
Parsing XDC File [N:/Projects/ECE540_Proj_03/project_3/project_3.srcs/constrs_1/imports/constraints/n4DDRfpga.xdc]
Finished Parsing XDC File [N:/Projects/ECE540_Proj_03/project_3/project_3.srcs/constrs_1/imports/constraints/n4DDRfpga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1217.355 ; gain = 918.492
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.776 . Memory (MB): peak = 1217.355 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 197ac2c8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1234.238 ; gain = 16.883

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17f1207c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1234.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22eb1dfec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1234.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 89 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fee9fe32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1234.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1fee9fe32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1234.238 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 141b0040b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.307 . Memory (MB): peak = 1234.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 141b0040b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.318 . Memory (MB): peak = 1234.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1234.238 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 141b0040b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1234.238 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 141b0040b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1234.238 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 141b0040b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.238 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.251 . Memory (MB): peak = 1234.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Nexys4fpga_drc_opted.rpt -pb Nexys4fpga_drc_opted.pb -rpx Nexys4fpga_drc_opted.rpx
Command: report_drc -file Nexys4fpga_drc_opted.rpt -pb Nexys4fpga_drc_opted.pb -rpx Nexys4fpga_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1234.238 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a4793d6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1234.238 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 107bda75d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.990 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a02f8100

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a02f8100

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1234.238 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a02f8100

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1248458de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.238 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 164f88c2c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.238 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ef10c5eb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ef10c5eb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d4c78bf9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c466b9a6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cb102ff9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1cb102ff9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 21e4a0dea

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 230dd1f28

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 159dddb92

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 159dddb92

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 21e685a7d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.238 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 21e685a7d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 229b10f8b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 229b10f8b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.238 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.506. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 168454e1e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1234.238 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 168454e1e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 168454e1e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 168454e1e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.238 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1743935bc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.238 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1743935bc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.238 ; gain = 0.000
Ending Placer Task | Checksum: decc2373

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.238 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.238 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.750 . Memory (MB): peak = 1236.176 ; gain = 1.938
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Nexys4fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1236.176 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Nexys4fpga_utilization_placed.rpt -pb Nexys4fpga_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1236.176 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Nexys4fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1236.176 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.667 . Memory (MB): peak = 1236.176 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5a8587cf ConstDB: 0 ShapeSum: 84469ba4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 954f4879

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1368.355 ; gain = 132.180
Post Restoration Checksum: NetGraph: 12734dd4 NumContArr: 82dbfaa5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 954f4879

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1368.355 ; gain = 132.180

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 954f4879

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1374.398 ; gain = 138.223

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 954f4879

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1374.398 ; gain = 138.223
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2303c14ba

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1391.738 ; gain = 155.563
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.473  | TNS=0.000  | WHS=-0.197 | THS=-39.900|

Phase 2 Router Initialization | Checksum: 158011bdf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1391.738 ; gain = 155.563

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11d136d3c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1391.738 ; gain = 155.563

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 249
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.180  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21e6acadd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1391.738 ; gain = 155.563
Phase 4 Rip-up And Reroute | Checksum: 21e6acadd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1391.738 ; gain = 155.563

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21e064756

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1391.738 ; gain = 155.563
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.259  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 21e064756

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1391.738 ; gain = 155.563

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21e064756

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1391.738 ; gain = 155.563
Phase 5 Delay and Skew Optimization | Checksum: 21e064756

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1391.738 ; gain = 155.563

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14e5e564c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1391.738 ; gain = 155.563
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.259  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a5a1b7ec

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1391.738 ; gain = 155.563
Phase 6 Post Hold Fix | Checksum: 1a5a1b7ec

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1391.738 ; gain = 155.563

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.231188 %
  Global Horizontal Routing Utilization  = 0.217675 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d1d06621

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1391.738 ; gain = 155.563

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d1d06621

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1391.738 ; gain = 155.563

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c3e0122f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1391.738 ; gain = 155.563

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.261  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 155c5d4ba

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1391.738 ; gain = 155.563
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1391.738 ; gain = 155.563

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1391.738 ; gain = 155.563
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.754 . Memory (MB): peak = 1391.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Nexys4fpga_drc_routed.rpt -pb Nexys4fpga_drc_routed.pb -rpx Nexys4fpga_drc_routed.rpx
Command: report_drc -file Nexys4fpga_drc_routed.rpt -pb Nexys4fpga_drc_routed.pb -rpx Nexys4fpga_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Nexys4fpga_methodology_drc_routed.rpt -pb Nexys4fpga_methodology_drc_routed.pb -rpx Nexys4fpga_methodology_drc_routed.rpx
Command: report_methodology -file Nexys4fpga_methodology_drc_routed.rpt -pb Nexys4fpga_methodology_drc_routed.pb -rpx Nexys4fpga_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Nexys4fpga_power_routed.rpt -pb Nexys4fpga_power_summary_routed.pb -rpx Nexys4fpga_power_routed.rpx
Command: report_power -file Nexys4fpga_power_routed.rpt -pb Nexys4fpga_power_summary_routed.pb -rpx Nexys4fpga_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
87 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Nexys4fpga_route_status.rpt -pb Nexys4fpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Nexys4fpga_timing_summary_routed.rpt -pb Nexys4fpga_timing_summary_routed.pb -rpx Nexys4fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Nexys4fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Nexys4fpga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Nexys4fpga_bus_skew_routed.rpt -pb Nexys4fpga_bus_skew_routed.pb -rpx Nexys4fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Feb 29 02:13:24 2020...

*** Running vivado
    with args -log Nexys4fpga.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Nexys4fpga.tcl -notrace


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Nexys4fpga.tcl -notrace
Command: link_design -top Nexys4fpga -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'generated_clock'
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'generated_clock/inst'
Finished Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'generated_clock/inst'
Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'generated_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1217.289 ; gain = 571.043
Finished Parsing XDC File [n:/Projects/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'generated_clock/inst'
Parsing XDC File [N:/Projects/ECE540_Proj_03/project_3/project_3.srcs/constrs_1/imports/constraints/n4DDRfpga.xdc]
Finished Parsing XDC File [N:/Projects/ECE540_Proj_03/project_3/project_3.srcs/constrs_1/imports/constraints/n4DDRfpga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1217.289 ; gain = 918.281
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.744 . Memory (MB): peak = 1217.289 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 15855a9ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1233.809 ; gain = 16.520

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c8a5bce2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1233.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1221c634e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1233.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 89 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1366fa902

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1233.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1366fa902

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1233.809 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b4a54347

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.301 . Memory (MB): peak = 1233.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b4a54347

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1233.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1233.809 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b4a54347

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.321 . Memory (MB): peak = 1233.809 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b4a54347

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1233.809 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b4a54347

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1233.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1233.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Nexys4fpga_drc_opted.rpt -pb Nexys4fpga_drc_opted.pb -rpx Nexys4fpga_drc_opted.rpx
Command: report_drc -file Nexys4fpga_drc_opted.rpt -pb Nexys4fpga_drc_opted.pb -rpx Nexys4fpga_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1233.809 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 66154b38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1233.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b1835e39

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.980 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10b231447

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10b231447

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1233.809 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10b231447

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1573b4de9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1233.809 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 11d42a6fe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1233.809 ; gain = 0.000
Phase 2 Global Placement | Checksum: fb52d4c3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fb52d4c3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2258e1dbc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23a58673e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a97e60cb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a97e60cb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1e2f9f3cd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 237de655e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2312cab59

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2312cab59

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.809 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2312cab59

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ac49b46f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ac49b46f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.809 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.510. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 105512571

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.809 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 105512571

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 105512571

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 105512571

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.809 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 118e9b544

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.809 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 118e9b544

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.809 ; gain = 0.000
Ending Placer Task | Checksum: d627cb33

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1233.809 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.667 . Memory (MB): peak = 1236.914 ; gain = 3.105
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Nexys4fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1236.914 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Nexys4fpga_utilization_placed.rpt -pb Nexys4fpga_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1236.914 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Nexys4fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1236.914 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.605 . Memory (MB): peak = 1236.914 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 23317505 ConstDB: 0 ShapeSum: b2f6562e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1ea2b2878

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1366.574 ; gain = 129.660
Post Restoration Checksum: NetGraph: fd3562a5 NumContArr: ecf5c5d3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ea2b2878

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1366.574 ; gain = 129.660

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ea2b2878

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1372.793 ; gain = 135.879

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ea2b2878

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1372.793 ; gain = 135.879
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 223a5f721

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1388.965 ; gain = 152.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.470  | TNS=0.000  | WHS=-0.211 | THS=-38.745|

Phase 2 Router Initialization | Checksum: 19a423760

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1388.965 ; gain = 152.051

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1659ea6ef

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1388.965 ; gain = 152.051

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 256
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.168  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16f38d043

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1388.965 ; gain = 152.051
Phase 4 Rip-up And Reroute | Checksum: 16f38d043

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1388.965 ; gain = 152.051

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d3c79413

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1388.965 ; gain = 152.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.264  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d3c79413

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1388.965 ; gain = 152.051

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d3c79413

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1388.965 ; gain = 152.051
Phase 5 Delay and Skew Optimization | Checksum: 1d3c79413

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1388.965 ; gain = 152.051

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16fe8d9db

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1388.965 ; gain = 152.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.264  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18f39d2c2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1388.965 ; gain = 152.051
Phase 6 Post Hold Fix | Checksum: 18f39d2c2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1388.965 ; gain = 152.051

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.281325 %
  Global Horizontal Routing Utilization  = 0.224354 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1da0262da

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1388.965 ; gain = 152.051

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1da0262da

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1388.965 ; gain = 152.051

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17dbbfe46

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1388.965 ; gain = 152.051

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.266  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1735ec951

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1388.965 ; gain = 152.051
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1388.965 ; gain = 152.051

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1388.965 ; gain = 152.051
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.776 . Memory (MB): peak = 1388.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Nexys4fpga_drc_routed.rpt -pb Nexys4fpga_drc_routed.pb -rpx Nexys4fpga_drc_routed.rpx
Command: report_drc -file Nexys4fpga_drc_routed.rpt -pb Nexys4fpga_drc_routed.pb -rpx Nexys4fpga_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Nexys4fpga_methodology_drc_routed.rpt -pb Nexys4fpga_methodology_drc_routed.pb -rpx Nexys4fpga_methodology_drc_routed.rpx
Command: report_methodology -file Nexys4fpga_methodology_drc_routed.rpt -pb Nexys4fpga_methodology_drc_routed.pb -rpx Nexys4fpga_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file N:/Projects/ECE540_Proj_03/project_3/project_3.runs/impl_4/Nexys4fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Nexys4fpga_power_routed.rpt -pb Nexys4fpga_power_summary_routed.pb -rpx Nexys4fpga_power_routed.rpx
Command: report_power -file Nexys4fpga_power_routed.rpt -pb Nexys4fpga_power_summary_routed.pb -rpx Nexys4fpga_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
87 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Nexys4fpga_route_status.rpt -pb Nexys4fpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Nexys4fpga_timing_summary_routed.rpt -pb Nexys4fpga_timing_summary_routed.pb -rpx Nexys4fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Nexys4fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Nexys4fpga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Nexys4fpga_bus_skew_routed.rpt -pb Nexys4fpga_bus_skew_routed.pb -rpx Nexys4fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Feb 29 02:25:25 2020...
