// Seed: 2171071630
module module_0 (
    input tri id_0,
    output wire id_1,
    input wire id_2,
    output wand id_3,
    output tri0 id_4,
    output wor id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wire id_8,
    input supply1 id_9,
    output supply1 id_10
);
  wire id_12;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input uwire id_2,
    output wand id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output wand id_7
    , id_12, id_13,
    output tri0 id_8,
    output wor id_9,
    input tri1 id_10
);
  assign id_1 = id_4 & (id_6);
  module_0(
      id_2, id_7, id_6, id_3, id_8, id_9, id_7, id_10, id_10, id_5, id_1
  );
endmodule
