Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: procesador1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "procesador1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "procesador1"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : procesador1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\cesar\Documents\procesador\windowsmanager.vhd" into library work
Parsing entity <windowsmanager>.
Parsing architecture <Behavioral> of entity <windowsmanager>.
Parsing VHDL file "C:\Users\cesar\Documents\procesador\suma32bit.vhd" into library work
Parsing entity <suma32bit>.
Parsing architecture <Behavioral> of entity <suma32bit>.
Parsing VHDL file "C:\Users\cesar\Documents\procesador\reg.vhd" into library work
Parsing entity <RF>.
Parsing architecture <Behavioral> of entity <rf>.
Parsing VHDL file "C:\Users\cesar\Documents\procesador\PSR_Modifier.vhd" into library work
Parsing entity <modificador_PSR>.
Parsing architecture <Behavioral> of entity <modificador_psr>.
Parsing VHDL file "C:\Users\cesar\Documents\procesador\psr.vhd" into library work
Parsing entity <PSR>.
Parsing architecture <Behavioral> of entity <psr>.
Parsing VHDL file "C:\Users\cesar\Documents\procesador\PC.vhd" into library work
Parsing entity <nPC>.
Parsing architecture <Behavioral> of entity <npc>.
Parsing VHDL file "C:\Users\cesar\Documents\procesador\multiplexor32.vhd" into library work
Parsing entity <multiplexers_1>.
Parsing architecture <archi> of entity <multiplexers_1>.
Parsing VHDL file "C:\Users\cesar\Documents\procesador\inst_memory.vhd" into library work
Parsing entity <instructionMemory>.
Parsing architecture <arqInstructionMemory> of entity <instructionmemory>.
Parsing VHDL file "C:\Users\cesar\Documents\procesador\ext_palabra.vhd" into library work
Parsing entity <ext_palabra>.
Parsing architecture <arqext_palabra> of entity <ext_palabra>.
Parsing VHDL file "C:\Users\cesar\Documents\procesador\cpu.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.
Parsing VHDL file "C:\Users\cesar\Documents\procesador\alu.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\cesar\Documents\procesador\procesador1.vhd" into library work
Parsing entity <procesador1>.
Parsing architecture <Behavioral> of entity <procesador1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <procesador1> (architecture <Behavioral>) from library <work>.

Elaborating entity <nPC> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\cesar\Documents\procesador\PC.vhd" Line 16: Using initial value "00000000000000000000000000000000" for aux since it is never assigned
WARNING:HDLCompiler:92 - "C:\Users\cesar\Documents\procesador\PC.vhd" Line 22: aux should be on the sensitivity list of the process

Elaborating entity <suma32bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <instructionMemory> (architecture <arqInstructionMemory>) from library <work>.

Elaborating entity <RF> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\cesar\Documents\procesador\reg.vhd" Line 44: reg_aux should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\cesar\Documents\procesador\reg.vhd" Line 45: reg_aux should be on the sensitivity list of the process

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.

Elaborating entity <ext_palabra> (architecture <arqext_palabra>) from library <work>.

Elaborating entity <multiplexers_1> (architecture <archi>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\cesar\Documents\procesador\multiplexor32.vhd" Line 27: s should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\cesar\Documents\procesador\multiplexor32.vhd" Line 31. Case statement is complete. others clause is never selected

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\cesar\Documents\procesador\alu.vhd" Line 72: c should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\cesar\Documents\procesador\alu.vhd" Line 75: c should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\cesar\Documents\procesador\alu.vhd" Line 84: c should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\cesar\Documents\procesador\alu.vhd" Line 87: c should be on the sensitivity list of the process

Elaborating entity <modificador_PSR> (architecture <Behavioral>) from library <work>.

Elaborating entity <PSR> (architecture <Behavioral>) from library <work>.

Elaborating entity <windowsmanager> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <procesador1>.
    Related source file is "C:\Users\cesar\Documents\procesador\procesador1.vhd".
    Summary:
	no macro.
Unit <procesador1> synthesized.

Synthesizing Unit <nPC>.
    Related source file is "C:\Users\cesar\Documents\procesador\PC.vhd".
    Found 32-bit register for signal <dato_salida>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <nPC> synthesized.

Synthesizing Unit <suma32bit>.
    Related source file is "C:\Users\cesar\Documents\procesador\suma32bit.vhd".
    Found 32-bit adder for signal <c> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <suma32bit> synthesized.

Synthesizing Unit <instructionMemory>.
    Related source file is "C:\Users\cesar\Documents\procesador\inst_memory.vhd".
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'instructions', unconnected in block 'instructionMemory', is tied to its initial value.
    Found 64x32-bit single-port Read Only RAM <Mram_instructions> for signal <instructions>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <instructionMemory> synthesized.

Synthesizing Unit <RF>.
    Related source file is "C:\Users\cesar\Documents\procesador\reg.vhd".
    Found 32-bit 40-to-1 multiplexer for signal <rs1[5]_X_11_o_wide_mux_82_OUT> created at line 44.
    Found 32-bit 40-to-1 multiplexer for signal <rs2[5]_X_11_o_wide_mux_83_OUT> created at line 45.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<6><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<7><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<8><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<9><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<10><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<11><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<12><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<13><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<14><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<15><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<16><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<17><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<18><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<19><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<20><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<21><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<22><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<23><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<24><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<25><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<26><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<27><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<28><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<29><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<30><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<31><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<32><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<33><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<34><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<35><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<36><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<37><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<38><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<39><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_aux<1><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred 1248 Latch(s).
	inferred   7 Multiplexer(s).
Unit <RF> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\cesar\Documents\procesador\cpu.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <ext_palabra>.
    Related source file is "C:\Users\cesar\Documents\procesador\ext_palabra.vhd".
    Summary:
	no macro.
Unit <ext_palabra> synthesized.

Synthesizing Unit <multiplexers_1>.
    Related source file is "C:\Users\cesar\Documents\procesador\multiplexor32.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <multiplexers_1> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\cesar\Documents\procesador\alu.vhd".
    Found 32-bit adder for signal <n0036> created at line 75.
    Found 32-bit adder for signal <A[31]_GND_1294_o_add_13_OUT> created at line 75.
    Found 32-bit subtractor for signal <GND_1294_o_GND_1294_o_sub_19_OUT<31:0>> created at line 87.
    Found 32-bit subtractor for signal <GND_1294_o_GND_1294_o_sub_20_OUT<31:0>> created at line 87.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  10 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <modificador_PSR>.
    Related source file is "C:\Users\cesar\Documents\procesador\PSR_Modifier.vhd".
WARNING:Xst:647 - Input <Crs1<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Crs2<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
	inferred   4 Multiplexer(s).
Unit <modificador_PSR> synthesized.

Synthesizing Unit <PSR>.
    Related source file is "C:\Users\cesar\Documents\procesador\psr.vhd".
WARNING:Xst:647 - Input <nzvc<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <carry>.
    Found 1-bit register for signal <cwp>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <PSR> synthesized.

Synthesizing Unit <windowsmanager>.
    Related source file is "C:\Users\cesar\Documents\procesador\windowsmanager.vhd".
    Found 6-bit adder for signal <GND_1301_o_GND_1301_o_add_5_OUT> created at line 63.
    Found 6-bit adder for signal <GND_1301_o_GND_1301_o_add_12_OUT> created at line 69.
    Found 6-bit adder for signal <GND_1301_o_GND_1301_o_add_19_OUT> created at line 75.
    Found 6-bit subtractor for signal <GND_1301_o_GND_1301_o_sub_25_OUT<5:0>> created at line 86.
    Found 6-bit subtractor for signal <GND_1301_o_GND_1301_o_sub_30_OUT<5:0>> created at line 93.
    Found 6-bit subtractor for signal <GND_1301_o_GND_1301_o_sub_35_OUT<5:0>> created at line 99.
WARNING:Xst:737 - Found 1-bit latch for signal <nrs1<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrs1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrs1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrs1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrs1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrs2<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrs2<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrs2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrs2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrs2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrs2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrd<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrd<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrd<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrd<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrd<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrd<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ncwp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrs1<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator lessequal for signal <n0001> created at line 62
    Found 5-bit comparator lessequal for signal <n0003> created at line 62
    Found 5-bit comparator lessequal for signal <n0008> created at line 68
    Found 5-bit comparator lessequal for signal <n0010> created at line 68
    Found 5-bit comparator lessequal for signal <n0015> created at line 74
    Found 5-bit comparator lessequal for signal <n0017> created at line 74
    Found 5-bit comparator lessequal for signal <n0021> created at line 82
    Found 5-bit comparator lessequal for signal <n0026> created at line 89
    Found 5-bit comparator lessequal for signal <n0030> created at line 95
    Found 5-bit comparator greater for signal <n0034> created at line 104
    Found 5-bit comparator greater for signal <n0036> created at line 107
    Found 5-bit comparator greater for signal <n0038> created at line 110
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  19 Latch(s).
	inferred  12 Comparator(s).
	inferred  69 Multiplexer(s).
Unit <windowsmanager> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 11
 32-bit adder                                          : 3
 32-bit subtractor                                     : 2
 6-bit adder                                           : 3
 6-bit subtractor                                      : 3
# Registers                                            : 4
 1-bit register                                        : 2
 32-bit register                                       : 2
# Latches                                              : 1271
 1-bit latch                                           : 1271
# Comparators                                          : 12
 5-bit comparator greater                              : 3
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 93
 1-bit 2-to-1 multiplexer                              : 73
 32-bit 2-to-1 multiplexer                             : 17
 32-bit 40-to-1 multiplexer                            : 2
 6-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <dato_salida_6> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_7> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_8> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_9> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_10> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_11> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_12> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_13> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_14> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_15> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_16> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_17> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_18> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_19> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_20> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_21> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_22> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_23> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_24> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_25> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_26> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_27> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_28> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_29> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_30> of sequential type is unconnected in block <npc1>.
WARNING:Xst:2677 - Node <dato_salida_31> of sequential type is unconnected in block <npc1>.

Synthesizing (advanced) Unit <instructionMemory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_instructions> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <instructionMemory> synthesized (advanced).

Synthesizing (advanced) Unit <procesador1>.
The following registers are absorbed into counter <npc0/dato_salida>: 1 register on signal <npc0/dato_salida>.
Unit <procesador1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 10
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
 6-bit adder                                           : 3
 6-bit subtractor                                      : 3
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Comparators                                          : 12
 5-bit comparator greater                              : 3
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 155
 1-bit 2-to-1 multiplexer                              : 73
 1-bit 40-to-1 multiplexer                             : 64
 32-bit 2-to-1 multiplexer                             : 17
 6-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <npc1/dato_salida_6> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_7> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_8> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_9> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_10> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_11> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_12> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_13> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_14> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_15> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_16> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_17> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_18> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_19> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_20> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_21> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_22> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_23> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_24> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_25> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_26> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_27> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_28> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_29> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_30> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc1/dato_salida_31> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_6> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_7> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_8> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_9> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_10> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_11> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_12> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_13> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_14> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_15> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_16> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_17> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_18> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_19> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_20> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_21> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_22> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_23> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_24> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_25> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_26> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_27> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_28> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_29> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_30> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <npc0/dato_salida_31> of sequential type is unconnected in block <procesador1>.

Optimizing unit <procesador1> ...

Optimizing unit <RF> ...

Optimizing unit <modificador_PSR> ...

Optimizing unit <ALU> ...

Optimizing unit <windowsmanager> ...
WARNING:Xst:1294 - Latch <nrs1_2> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs1_4> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs1_3> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs1_1> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs1_0> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs2_3> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs2_4> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs2_2> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs2_1> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs2_0> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrd_3> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrd_4> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrd_0> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrd_2> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrd_1> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs1_2> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs1_4> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs1_3> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs1_1> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs1_0> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs2_3> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs2_4> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs2_2> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs2_1> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrs2_0> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrd_3> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrd_4> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrd_0> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrd_2> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1294 - Latch <nrd_1> is equivalent to a wire in block <windowsmanager>.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_20> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_19> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_22> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_21> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_16> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_15> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_18> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_17> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_28> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_27> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_30> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_29> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_24> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_23> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_26> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_25> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_4> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_3> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_6> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_5> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_0> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_31> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_2> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_1> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_12> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_11> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_14> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_13> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_8> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_7> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_10> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<30>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<29>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<31>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<28>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<27>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<25>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<24>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<26>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<23>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<22>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<20>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<19>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<21>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<18>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<17>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<15>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<14>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<16>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<13>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<12>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<10>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<9>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<11>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro/reg_aux<8>_9> has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <modificapsr/nzvc_0> (without init value) has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <actualizacion/carry> (without init value) has a constant value of 0 in block <procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <actualizacion/cwp> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <modificapsr/nzvc_1> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <modificapsr/nzvc_3> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <modificapsr/nzvc_2> of sequential type is unconnected in block <procesador1>.
WARNING:Xst:2677 - Node <ventaneo/ncwp> of sequential type is unconnected in block <procesador1>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block procesador1, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : procesador1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 775
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 5
#      LUT2                        : 43
#      LUT4                        : 32
#      LUT5                        : 85
#      LUT6                        : 340
#      MUXCY                       : 67
#      MUXF7                       : 98
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 70
# FlipFlops/Latches                : 495
#      FDC                         : 12
#      LD                          : 480
#      LDC                         : 3
# Clock Buffers                    : 16
#      BUFG                        : 15
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             495  out of  126800     0%  
 Number of Slice LUTs:                  506  out of  63400     0%  
    Number used as Logic:               506  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    830
   Number with an unused Flip Flop:     335  out of    830    40%  
   Number with an unused LUT:           324  out of    830    39%  
   Number of fully used LUT-FF pairs:   171  out of    830    20%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    210    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:               16  out of     32    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                           | Clock buffer(FF name)           | Load  |
-----------------------------------------------------------------------+---------------------------------+-------+
clk                                                                    | BUFGP                           | 12    |
registro/reset_rd[5]_AND_131_o(registro/reset_rd[5]_AND_131_o<1>1:O)   | BUFG(*)(registro/reg_aux<1>_31) | 32    |
registro/reset_rd[5]_AND_2561_o(registro/reset_rd[5]_AND_2561_o<39>1:O)| BUFG(*)(registro/reg_aux<39>_31)| 32    |
registro/reset_rd[5]_AND_2433_o(registro/reset_rd[5]_AND_2433_o<37>1:O)| BUFG(*)(registro/reg_aux<37>_31)| 32    |
registro/reset_rd[5]_AND_2369_o(registro/reset_rd[5]_AND_2369_o<36>1:O)| BUFG(*)(registro/reg_aux<36>_31)| 32    |
registro/reset_rd[5]_AND_2497_o(registro/reset_rd[5]_AND_2497_o<38>1:O)| BUFG(*)(registro/reg_aux<38>_31)| 32    |
registro/reset_rd[5]_AND_2305_o(registro/reset_rd[5]_AND_2305_o<35>1:O)| BUFG(*)(registro/reg_aux<35>_31)| 32    |
registro/reset_rd[5]_AND_2241_o(registro/reset_rd[5]_AND_2241_o<34>1:O)| BUFG(*)(registro/reg_aux<34>_31)| 32    |
registro/reset_rd[5]_AND_2113_o(registro/reset_rd[5]_AND_2113_o<32>2:O)| BUFG(*)(registro/reg_aux<32>_31)| 32    |
registro/reset_rd[5]_AND_2177_o(registro/reset_rd[5]_AND_2177_o<33>1:O)| BUFG(*)(registro/reg_aux<33>_31)| 32    |
registro/reset_rd[5]_AND_513_o(registro/reset_rd[5]_AND_513_o<7>1:O)   | BUFG(*)(registro/reg_aux<7>_31) | 32    |
registro/reset_rd[5]_AND_449_o(registro/reset_rd[5]_AND_449_o<6>1:O)   | BUFG(*)(registro/reg_aux<6>_31) | 32    |
registro/reset_rd[5]_AND_385_o(registro/reset_rd[5]_AND_385_o<5>1:O)   | BUFG(*)(registro/reg_aux<5>_31) | 32    |
registro/reset_rd[5]_AND_321_o(registro/reset_rd[5]_AND_321_o<4>1:O)   | BUFG(*)(registro/reg_aux<4>_31) | 32    |
registro/reset_rd[5]_AND_257_o(registro/reset_rd[5]_AND_257_o<3>1:O)   | BUFG(*)(registro/reg_aux<3>_31) | 32    |
registro/reset_rd[5]_AND_193_o(registro/reset_rd[5]_AND_193_o<2>1:O)   | BUFG(*)(registro/reg_aux<2>_31) | 32    |
instruccion_completa<29>(memoria_intrucciones/Mmux_outInstruction191:O)| NONE(*)(ventaneo/nrd_5)         | 1     |
instruccion_completa<4>(memoria_intrucciones/Mmux_outInstruction241:O) | NONE(*)(ventaneo/nrs2_5)        | 1     |
instruccion_completa<18>(memoria_intrucciones/Mmux_outInstruction71:O) | NONE(*)(ventaneo/nrs1_5)        | 1     |
-----------------------------------------------------------------------+---------------------------------+-------+
(*) These 18 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.177ns (Maximum Frequency: 239.395MHz)
   Minimum input arrival time before clock: 4.570ns
   Maximum output required time after clock: 5.940ns
   Maximum combinational path delay: 4.918ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.581ns (frequency: 632.711MHz)
  Total number of paths / destination ports: 27 / 12
-------------------------------------------------------------------------
Delay:               1.581ns (Levels of Logic = 7)
  Source:            npc0/dato_salida_0 (FF)
  Destination:       npc0/dato_salida_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: npc0/dato_salida_0 to npc0/dato_salida_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.284  npc0/dato_salida_0 (npc0/dato_salida_0)
     INV:I->O              1   0.113   0.000  npc0/Mcount_dato_salida_lut<0>_INV_0 (npc0/Mcount_dato_salida_lut<0>)
     MUXCY:S->O            1   0.353   0.000  npc0/Mcount_dato_salida_cy<0> (npc0/Mcount_dato_salida_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  npc0/Mcount_dato_salida_cy<1> (npc0/Mcount_dato_salida_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  npc0/Mcount_dato_salida_cy<2> (npc0/Mcount_dato_salida_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  npc0/Mcount_dato_salida_cy<3> (npc0/Mcount_dato_salida_cy<3>)
     MUXCY:CI->O           0   0.023   0.000  npc0/Mcount_dato_salida_cy<4> (npc0/Mcount_dato_salida_cy<4>)
     XORCY:CI->O           1   0.370   0.000  npc0/Mcount_dato_salida_xor<5> (Result<5>)
     FDC:D                     0.008          npc0/dato_salida_5
    ----------------------------------------
    Total                      1.581ns (1.297ns logic, 0.284ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'registro/reset_rd[5]_AND_131_o'
  Clock period: 4.134ns (frequency: 241.885MHz)
  Total number of paths / destination ports: 3412 / 32
-------------------------------------------------------------------------
Delay:               4.134ns (Levels of Logic = 37)
  Source:            registro/reg_aux<1>_0 (LATCH)
  Destination:       registro/reg_aux<1>_31 (LATCH)
  Source Clock:      registro/reset_rd[5]_AND_131_o falling
  Destination Clock: registro/reset_rd[5]_AND_131_o falling

  Data Path: registro/reg_aux<1>_0 to registro/reg_aux<1>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.516  registro/reg_aux<1>_0 (registro/reg_aux<1>_0)
     LUT6:I3->O            1   0.097   0.000  registro/mux_102 (registro/mux_102)
     MUXF7:I0->O           1   0.277   0.000  registro/mux_4_f7 (registro/mux_4_f7)
     MUXF8:I0->O           3   0.218   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<1>_31
    ----------------------------------------
    Total                      4.134ns (2.655ns logic, 1.479ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'registro/reset_rd[5]_AND_2561_o'
  Clock period: 4.132ns (frequency: 242.002MHz)
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Delay:               4.132ns (Levels of Logic = 37)
  Source:            registro/reg_aux<39>_0 (LATCH)
  Destination:       registro/reg_aux<39>_31 (LATCH)
  Source Clock:      registro/reset_rd[5]_AND_2561_o falling
  Destination Clock: registro/reset_rd[5]_AND_2561_o falling

  Data Path: registro/reg_aux<39>_0 to registro/reg_aux<39>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.516  registro/reg_aux<39>_0 (registro/reg_aux<39>_0)
     LUT6:I3->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<39>_31
    ----------------------------------------
    Total                      4.132ns (2.653ns logic, 1.479ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'registro/reset_rd[5]_AND_2433_o'
  Clock period: 4.000ns (frequency: 249.988MHz)
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Delay:               4.000ns (Levels of Logic = 37)
  Source:            registro/reg_aux<37>_0 (LATCH)
  Destination:       registro/reg_aux<37>_31 (LATCH)
  Source Clock:      registro/reset_rd[5]_AND_2433_o falling
  Destination Clock: registro/reset_rd[5]_AND_2433_o falling

  Data Path: registro/reg_aux<37>_0 to registro/reg_aux<37>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.384  registro/reg_aux<37>_0 (registro/reg_aux<37>_0)
     LUT6:I4->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<37>_31
    ----------------------------------------
    Total                      4.000ns (2.653ns logic, 1.347ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'registro/reset_rd[5]_AND_2369_o'
  Clock period: 3.916ns (frequency: 255.350MHz)
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Delay:               3.916ns (Levels of Logic = 37)
  Source:            registro/reg_aux<36>_0 (LATCH)
  Destination:       registro/reg_aux<36>_31 (LATCH)
  Source Clock:      registro/reset_rd[5]_AND_2369_o falling
  Destination Clock: registro/reset_rd[5]_AND_2369_o falling

  Data Path: registro/reg_aux<36>_0 to registro/reg_aux<36>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  registro/reg_aux<36>_0 (registro/reg_aux<36>_0)
     LUT6:I5->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<36>_31
    ----------------------------------------
    Total                      3.916ns (2.653ns logic, 1.263ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'registro/reset_rd[5]_AND_2497_o'
  Clock period: 4.177ns (frequency: 239.395MHz)
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Delay:               4.177ns (Levels of Logic = 37)
  Source:            registro/reg_aux<38>_0 (LATCH)
  Destination:       registro/reg_aux<38>_31 (LATCH)
  Source Clock:      registro/reset_rd[5]_AND_2497_o falling
  Destination Clock: registro/reset_rd[5]_AND_2497_o falling

  Data Path: registro/reg_aux<38>_0 to registro/reg_aux<38>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.561  registro/reg_aux<38>_0 (registro/reg_aux<38>_0)
     LUT6:I2->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<38>_31
    ----------------------------------------
    Total                      4.177ns (2.653ns logic, 1.524ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'registro/reset_rd[5]_AND_2305_o'
  Clock period: 4.130ns (frequency: 242.119MHz)
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Delay:               4.130ns (Levels of Logic = 37)
  Source:            registro/reg_aux<35>_0 (LATCH)
  Destination:       registro/reg_aux<35>_31 (LATCH)
  Source Clock:      registro/reset_rd[5]_AND_2305_o falling
  Destination Clock: registro/reset_rd[5]_AND_2305_o falling

  Data Path: registro/reg_aux<35>_0 to registro/reg_aux<35>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.516  registro/reg_aux<35>_0 (registro/reg_aux<35>_0)
     LUT6:I3->O            1   0.097   0.000  registro/mux_5 (registro/mux_5)
     MUXF7:I0->O           1   0.277   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<35>_31
    ----------------------------------------
    Total                      4.130ns (2.651ns logic, 1.479ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'registro/reset_rd[5]_AND_2241_o'
  Clock period: 4.175ns (frequency: 239.509MHz)
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Delay:               4.175ns (Levels of Logic = 37)
  Source:            registro/reg_aux<34>_0 (LATCH)
  Destination:       registro/reg_aux<34>_31 (LATCH)
  Source Clock:      registro/reset_rd[5]_AND_2241_o falling
  Destination Clock: registro/reset_rd[5]_AND_2241_o falling

  Data Path: registro/reg_aux<34>_0 to registro/reg_aux<34>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.561  registro/reg_aux<34>_0 (registro/reg_aux<34>_0)
     LUT6:I2->O            1   0.097   0.000  registro/mux_5 (registro/mux_5)
     MUXF7:I0->O           1   0.277   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<34>_31
    ----------------------------------------
    Total                      4.175ns (2.651ns logic, 1.524ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'registro/reset_rd[5]_AND_2113_o'
  Clock period: 3.914ns (frequency: 255.480MHz)
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Delay:               3.914ns (Levels of Logic = 37)
  Source:            registro/reg_aux<32>_0 (LATCH)
  Destination:       registro/reg_aux<32>_31 (LATCH)
  Source Clock:      registro/reset_rd[5]_AND_2113_o falling
  Destination Clock: registro/reset_rd[5]_AND_2113_o falling

  Data Path: registro/reg_aux<32>_0 to registro/reg_aux<32>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  registro/reg_aux<32>_0 (registro/reg_aux<32>_0)
     LUT6:I5->O            1   0.097   0.000  registro/mux_5 (registro/mux_5)
     MUXF7:I0->O           1   0.277   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<32>_31
    ----------------------------------------
    Total                      3.914ns (2.651ns logic, 1.263ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'registro/reset_rd[5]_AND_2177_o'
  Clock period: 3.998ns (frequency: 250.113MHz)
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Delay:               3.998ns (Levels of Logic = 37)
  Source:            registro/reg_aux<33>_0 (LATCH)
  Destination:       registro/reg_aux<33>_31 (LATCH)
  Source Clock:      registro/reset_rd[5]_AND_2177_o falling
  Destination Clock: registro/reset_rd[5]_AND_2177_o falling

  Data Path: registro/reg_aux<33>_0 to registro/reg_aux<33>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.383  registro/reg_aux<33>_0 (registro/reg_aux<33>_0)
     LUT6:I4->O            1   0.097   0.000  registro/mux_5 (registro/mux_5)
     MUXF7:I0->O           1   0.277   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<33>_31
    ----------------------------------------
    Total                      3.998ns (2.651ns logic, 1.347ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'registro/reset_rd[5]_AND_513_o'
  Clock period: 3.984ns (frequency: 250.991MHz)
  Total number of paths / destination ports: 1330 / 32
-------------------------------------------------------------------------
Delay:               3.984ns (Levels of Logic = 36)
  Source:            registro/reg_aux<7>_0 (LATCH)
  Destination:       registro/reg_aux<7>_31 (LATCH)
  Source Clock:      registro/reset_rd[5]_AND_513_o falling
  Destination Clock: registro/reset_rd[5]_AND_513_o falling

  Data Path: registro/reg_aux<7>_0 to registro/reg_aux<7>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  registro/reg_aux<7>_0 (registro/reg_aux<7>_0)
     LUT6:I3->O            3   0.097   0.305  registro/mux32_111 (registro/mux32_111)
     LUT6:I5->O            2   0.097   0.515  operadora/Msub_GND_1294_o_GND_1294_o_sub_19_OUT<31:0>_lut<0>_SW0 (N88)
     LUT5:I2->O            1   0.097   0.000  operadora/Madd_n0036_lut<0> (operadora/Madd_n0036_lut<0>)
     MUXCY:S->O            1   0.353   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<7>_31
    ----------------------------------------
    Total                      3.984ns (2.273ns logic, 1.711ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'registro/reset_rd[5]_AND_449_o'
  Clock period: 4.029ns (frequency: 248.188MHz)
  Total number of paths / destination ports: 1330 / 32
-------------------------------------------------------------------------
Delay:               4.029ns (Levels of Logic = 36)
  Source:            registro/reg_aux<6>_0 (LATCH)
  Destination:       registro/reg_aux<6>_31 (LATCH)
  Source Clock:      registro/reset_rd[5]_AND_449_o falling
  Destination Clock: registro/reset_rd[5]_AND_449_o falling

  Data Path: registro/reg_aux<6>_0 to registro/reg_aux<6>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.556  registro/reg_aux<6>_0 (registro/reg_aux<6>_0)
     LUT6:I2->O            3   0.097   0.305  registro/mux32_111 (registro/mux32_111)
     LUT6:I5->O            2   0.097   0.515  operadora/Msub_GND_1294_o_GND_1294_o_sub_19_OUT<31:0>_lut<0>_SW0 (N88)
     LUT5:I2->O            1   0.097   0.000  operadora/Madd_n0036_lut<0> (operadora/Madd_n0036_lut<0>)
     MUXCY:S->O            1   0.353   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<6>_31
    ----------------------------------------
    Total                      4.029ns (2.273ns logic, 1.756ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'registro/reset_rd[5]_AND_385_o'
  Clock period: 3.852ns (frequency: 259.592MHz)
  Total number of paths / destination ports: 1330 / 32
-------------------------------------------------------------------------
Delay:               3.852ns (Levels of Logic = 36)
  Source:            registro/reg_aux<5>_0 (LATCH)
  Destination:       registro/reg_aux<5>_31 (LATCH)
  Source Clock:      registro/reset_rd[5]_AND_385_o falling
  Destination Clock: registro/reset_rd[5]_AND_385_o falling

  Data Path: registro/reg_aux<5>_0 to registro/reg_aux<5>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  registro/reg_aux<5>_0 (registro/reg_aux<5>_0)
     LUT6:I4->O            3   0.097   0.305  registro/mux32_111 (registro/mux32_111)
     LUT6:I5->O            2   0.097   0.515  operadora/Msub_GND_1294_o_GND_1294_o_sub_19_OUT<31:0>_lut<0>_SW0 (N88)
     LUT5:I2->O            1   0.097   0.000  operadora/Madd_n0036_lut<0> (operadora/Madd_n0036_lut<0>)
     MUXCY:S->O            1   0.353   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<5>_31
    ----------------------------------------
    Total                      3.852ns (2.273ns logic, 1.579ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'registro/reset_rd[5]_AND_321_o'
  Clock period: 3.768ns (frequency: 265.379MHz)
  Total number of paths / destination ports: 1330 / 32
-------------------------------------------------------------------------
Delay:               3.768ns (Levels of Logic = 36)
  Source:            registro/reg_aux<4>_0 (LATCH)
  Destination:       registro/reg_aux<4>_31 (LATCH)
  Source Clock:      registro/reset_rd[5]_AND_321_o falling
  Destination Clock: registro/reset_rd[5]_AND_321_o falling

  Data Path: registro/reg_aux<4>_0 to registro/reg_aux<4>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.295  registro/reg_aux<4>_0 (registro/reg_aux<4>_0)
     LUT6:I5->O            3   0.097   0.305  registro/mux32_111 (registro/mux32_111)
     LUT6:I5->O            2   0.097   0.515  operadora/Msub_GND_1294_o_GND_1294_o_sub_19_OUT<31:0>_lut<0>_SW0 (N88)
     LUT5:I2->O            1   0.097   0.000  operadora/Madd_n0036_lut<0> (operadora/Madd_n0036_lut<0>)
     MUXCY:S->O            1   0.353   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<4>_31
    ----------------------------------------
    Total                      3.768ns (2.273ns logic, 1.495ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'registro/reset_rd[5]_AND_257_o'
  Clock period: 4.002ns (frequency: 249.863MHz)
  Total number of paths / destination ports: 3412 / 32
-------------------------------------------------------------------------
Delay:               4.002ns (Levels of Logic = 37)
  Source:            registro/reg_aux<3>_0 (LATCH)
  Destination:       registro/reg_aux<3>_31 (LATCH)
  Source Clock:      registro/reset_rd[5]_AND_257_o falling
  Destination Clock: registro/reset_rd[5]_AND_257_o falling

  Data Path: registro/reg_aux<3>_0 to registro/reg_aux<3>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.384  registro/reg_aux<3>_0 (registro/reg_aux<3>_0)
     LUT6:I4->O            1   0.097   0.000  registro/mux_102 (registro/mux_102)
     MUXF7:I0->O           1   0.277   0.000  registro/mux_4_f7 (registro/mux_4_f7)
     MUXF8:I0->O           3   0.218   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<3>_31
    ----------------------------------------
    Total                      4.002ns (2.655ns logic, 1.347ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'registro/reset_rd[5]_AND_193_o'
  Clock period: 3.918ns (frequency: 255.219MHz)
  Total number of paths / destination ports: 3412 / 32
-------------------------------------------------------------------------
Delay:               3.918ns (Levels of Logic = 37)
  Source:            registro/reg_aux<2>_0 (LATCH)
  Destination:       registro/reg_aux<2>_31 (LATCH)
  Source Clock:      registro/reset_rd[5]_AND_193_o falling
  Destination Clock: registro/reset_rd[5]_AND_193_o falling

  Data Path: registro/reg_aux<2>_0 to registro/reg_aux<2>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  registro/reg_aux<2>_0 (registro/reg_aux<2>_0)
     LUT6:I5->O            1   0.097   0.000  registro/mux_102 (registro/mux_102)
     MUXF7:I0->O           1   0.277   0.000  registro/mux_4_f7 (registro/mux_4_f7)
     MUXF8:I0->O           3   0.218   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<2>_31
    ----------------------------------------
    Total                      3.918ns (2.655ns logic, 1.263ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.767ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       npc1/dato_salida_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to npc1/dato_salida_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.417  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          npc1/dato_salida_0
    ----------------------------------------
    Total                      0.767ns (0.350ns logic, 0.417ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registro/reset_rd[5]_AND_131_o'
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       registro/reg_aux<1>_31 (LATCH)
  Destination Clock: registro/reset_rd[5]_AND_131_o falling

  Data Path: reset to registro/reg_aux<1>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<1>_31
    ----------------------------------------
    Total                      4.570ns (2.279ns logic, 2.291ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registro/reset_rd[5]_AND_2561_o'
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       registro/reg_aux<39>_31 (LATCH)
  Destination Clock: registro/reset_rd[5]_AND_2561_o falling

  Data Path: reset to registro/reg_aux<39>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<39>_31
    ----------------------------------------
    Total                      4.570ns (2.279ns logic, 2.291ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registro/reset_rd[5]_AND_2433_o'
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       registro/reg_aux<37>_31 (LATCH)
  Destination Clock: registro/reset_rd[5]_AND_2433_o falling

  Data Path: reset to registro/reg_aux<37>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<37>_31
    ----------------------------------------
    Total                      4.570ns (2.279ns logic, 2.291ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registro/reset_rd[5]_AND_2369_o'
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       registro/reg_aux<36>_31 (LATCH)
  Destination Clock: registro/reset_rd[5]_AND_2369_o falling

  Data Path: reset to registro/reg_aux<36>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<36>_31
    ----------------------------------------
    Total                      4.570ns (2.279ns logic, 2.291ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registro/reset_rd[5]_AND_2497_o'
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       registro/reg_aux<38>_31 (LATCH)
  Destination Clock: registro/reset_rd[5]_AND_2497_o falling

  Data Path: reset to registro/reg_aux<38>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<38>_31
    ----------------------------------------
    Total                      4.570ns (2.279ns logic, 2.291ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registro/reset_rd[5]_AND_2305_o'
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       registro/reg_aux<35>_31 (LATCH)
  Destination Clock: registro/reset_rd[5]_AND_2305_o falling

  Data Path: reset to registro/reg_aux<35>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<35>_31
    ----------------------------------------
    Total                      4.570ns (2.279ns logic, 2.291ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registro/reset_rd[5]_AND_2241_o'
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       registro/reg_aux<34>_31 (LATCH)
  Destination Clock: registro/reset_rd[5]_AND_2241_o falling

  Data Path: reset to registro/reg_aux<34>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<34>_31
    ----------------------------------------
    Total                      4.570ns (2.279ns logic, 2.291ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registro/reset_rd[5]_AND_2113_o'
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       registro/reg_aux<32>_31 (LATCH)
  Destination Clock: registro/reset_rd[5]_AND_2113_o falling

  Data Path: reset to registro/reg_aux<32>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<32>_31
    ----------------------------------------
    Total                      4.570ns (2.279ns logic, 2.291ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registro/reset_rd[5]_AND_2177_o'
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       registro/reg_aux<33>_31 (LATCH)
  Destination Clock: registro/reset_rd[5]_AND_2177_o falling

  Data Path: reset to registro/reg_aux<33>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<33>_31
    ----------------------------------------
    Total                      4.570ns (2.279ns logic, 2.291ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registro/reset_rd[5]_AND_513_o'
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       registro/reg_aux<7>_31 (LATCH)
  Destination Clock: registro/reset_rd[5]_AND_513_o falling

  Data Path: reset to registro/reg_aux<7>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<7>_31
    ----------------------------------------
    Total                      4.570ns (2.279ns logic, 2.291ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registro/reset_rd[5]_AND_449_o'
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       registro/reg_aux<6>_31 (LATCH)
  Destination Clock: registro/reset_rd[5]_AND_449_o falling

  Data Path: reset to registro/reg_aux<6>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<6>_31
    ----------------------------------------
    Total                      4.570ns (2.279ns logic, 2.291ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registro/reset_rd[5]_AND_385_o'
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       registro/reg_aux<5>_31 (LATCH)
  Destination Clock: registro/reset_rd[5]_AND_385_o falling

  Data Path: reset to registro/reg_aux<5>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<5>_31
    ----------------------------------------
    Total                      4.570ns (2.279ns logic, 2.291ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registro/reset_rd[5]_AND_321_o'
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       registro/reg_aux<4>_31 (LATCH)
  Destination Clock: registro/reset_rd[5]_AND_321_o falling

  Data Path: reset to registro/reg_aux<4>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<4>_31
    ----------------------------------------
    Total                      4.570ns (2.279ns logic, 2.291ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registro/reset_rd[5]_AND_257_o'
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       registro/reg_aux<3>_31 (LATCH)
  Destination Clock: registro/reset_rd[5]_AND_257_o falling

  Data Path: reset to registro/reg_aux<3>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<3>_31
    ----------------------------------------
    Total                      4.570ns (2.279ns logic, 2.291ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registro/reset_rd[5]_AND_193_o'
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       registro/reg_aux<2>_31 (LATCH)
  Destination Clock: registro/reset_rd[5]_AND_193_o falling

  Data Path: reset to registro/reg_aux<2>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.000  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     LD:D                     -0.028          registro/reg_aux<2>_31
    ----------------------------------------
    Total                      4.570ns (2.279ns logic, 2.291ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'instruccion_completa<29>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.159ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       ventaneo/nrd_5 (LATCH)
  Destination Clock: instruccion_completa<29> falling

  Data Path: reset to ventaneo/nrd_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.433  reset_IBUF (reset_IBUF)
     LUT2:I1->O            1   0.097   0.279  ventaneo/n0038_inv1 (ventaneo/n0038_inv)
     LDC:CLR                   0.349          ventaneo/nrd_5
    ----------------------------------------
    Total                      1.159ns (0.447ns logic, 0.712ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'instruccion_completa<4>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.159ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       ventaneo/nrs2_5 (LATCH)
  Destination Clock: instruccion_completa<4> falling

  Data Path: reset to ventaneo/nrs2_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.433  reset_IBUF (reset_IBUF)
     LUT2:I1->O            1   0.097   0.279  ventaneo/n0036_inv1 (ventaneo/n0036_inv)
     LDC:CLR                   0.349          ventaneo/nrs2_5
    ----------------------------------------
    Total                      1.159ns (0.447ns logic, 0.712ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'instruccion_completa<18>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.159ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       ventaneo/nrs1_5 (LATCH)
  Destination Clock: instruccion_completa<18> falling

  Data Path: reset to ventaneo/nrs1_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.433  reset_IBUF (reset_IBUF)
     LUT2:I1->O            1   0.097   0.279  ventaneo/n0034_inv1 (ventaneo/n0034_inv)
     LDC:CLR                   0.349          ventaneo/nrs1_5
    ----------------------------------------
    Total                      1.159ns (0.447ns logic, 0.712ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 154536 / 32
-------------------------------------------------------------------------
Offset:              5.940ns (Levels of Logic = 40)
  Source:            npc1/dato_salida_0 (FF)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      clk rising

  Data Path: npc1/dato_salida_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.361   0.749  npc1/dato_salida_0 (npc1/dato_salida_0)
     LUT6:I0->O           11   0.097   0.341  memoria_intrucciones/_n0005<14>1 (memoria_intrucciones/_n0005<14>)
     LUT2:I1->O           96   0.097   0.800  memoria_intrucciones/Mmux_outInstruction31 (instruccion_completa<14>)
     LUT6:I1->O            1   0.097   0.000  registro/mux_102 (registro/mux_102)
     MUXF7:I0->O           1   0.277   0.000  registro/mux_4_f7 (registro/mux_4_f7)
     MUXF8:I0->O           3   0.218   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      5.940ns (2.738ns logic, 3.202ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registro/reset_rd[5]_AND_193_o'
  Total number of paths / destination ports: 3412 / 32
-------------------------------------------------------------------------
Offset:              4.266ns (Levels of Logic = 38)
  Source:            registro/reg_aux<2>_0 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      registro/reset_rd[5]_AND_193_o falling

  Data Path: registro/reg_aux<2>_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  registro/reg_aux<2>_0 (registro/reg_aux<2>_0)
     LUT6:I5->O            1   0.097   0.000  registro/mux_102 (registro/mux_102)
     MUXF7:I0->O           1   0.277   0.000  registro/mux_4_f7 (registro/mux_4_f7)
     MUXF8:I0->O           3   0.218   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.266ns (2.655ns logic, 1.611ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registro/reset_rd[5]_AND_257_o'
  Total number of paths / destination ports: 3412 / 32
-------------------------------------------------------------------------
Offset:              4.350ns (Levels of Logic = 38)
  Source:            registro/reg_aux<3>_0 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      registro/reset_rd[5]_AND_257_o falling

  Data Path: registro/reg_aux<3>_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.383  registro/reg_aux<3>_0 (registro/reg_aux<3>_0)
     LUT6:I4->O            1   0.097   0.000  registro/mux_102 (registro/mux_102)
     MUXF7:I0->O           1   0.277   0.000  registro/mux_4_f7 (registro/mux_4_f7)
     MUXF8:I0->O           3   0.218   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.350ns (2.655ns logic, 1.695ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registro/reset_rd[5]_AND_131_o'
  Total number of paths / destination ports: 3412 / 32
-------------------------------------------------------------------------
Offset:              4.482ns (Levels of Logic = 38)
  Source:            registro/reg_aux<1>_0 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      registro/reset_rd[5]_AND_131_o falling

  Data Path: registro/reg_aux<1>_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.516  registro/reg_aux<1>_0 (registro/reg_aux<1>_0)
     LUT6:I3->O            1   0.097   0.000  registro/mux_102 (registro/mux_102)
     MUXF7:I0->O           1   0.277   0.000  registro/mux_4_f7 (registro/mux_4_f7)
     MUXF8:I0->O           3   0.218   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.482ns (2.655ns logic, 1.827ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registro/reset_rd[5]_AND_449_o'
  Total number of paths / destination ports: 1330 / 32
-------------------------------------------------------------------------
Offset:              4.377ns (Levels of Logic = 37)
  Source:            registro/reg_aux<6>_0 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      registro/reset_rd[5]_AND_449_o falling

  Data Path: registro/reg_aux<6>_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.556  registro/reg_aux<6>_0 (registro/reg_aux<6>_0)
     LUT6:I2->O            3   0.097   0.305  registro/mux32_111 (registro/mux32_111)
     LUT6:I5->O            2   0.097   0.516  operadora/Msub_GND_1294_o_GND_1294_o_sub_19_OUT<31:0>_lut<0>_SW0 (N88)
     LUT5:I2->O            1   0.097   0.000  operadora/Madd_n0036_lut<0> (operadora/Madd_n0036_lut<0>)
     MUXCY:S->O            1   0.353   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.377ns (2.273ns logic, 2.104ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registro/reset_rd[5]_AND_513_o'
  Total number of paths / destination ports: 1330 / 32
-------------------------------------------------------------------------
Offset:              4.332ns (Levels of Logic = 37)
  Source:            registro/reg_aux<7>_0 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      registro/reset_rd[5]_AND_513_o falling

  Data Path: registro/reg_aux<7>_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  registro/reg_aux<7>_0 (registro/reg_aux<7>_0)
     LUT6:I3->O            3   0.097   0.305  registro/mux32_111 (registro/mux32_111)
     LUT6:I5->O            2   0.097   0.516  operadora/Msub_GND_1294_o_GND_1294_o_sub_19_OUT<31:0>_lut<0>_SW0 (N88)
     LUT5:I2->O            1   0.097   0.000  operadora/Madd_n0036_lut<0> (operadora/Madd_n0036_lut<0>)
     MUXCY:S->O            1   0.353   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.332ns (2.273ns logic, 2.059ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registro/reset_rd[5]_AND_385_o'
  Total number of paths / destination ports: 1330 / 32
-------------------------------------------------------------------------
Offset:              4.200ns (Levels of Logic = 37)
  Source:            registro/reg_aux<5>_0 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      registro/reset_rd[5]_AND_385_o falling

  Data Path: registro/reg_aux<5>_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  registro/reg_aux<5>_0 (registro/reg_aux<5>_0)
     LUT6:I4->O            3   0.097   0.305  registro/mux32_111 (registro/mux32_111)
     LUT6:I5->O            2   0.097   0.516  operadora/Msub_GND_1294_o_GND_1294_o_sub_19_OUT<31:0>_lut<0>_SW0 (N88)
     LUT5:I2->O            1   0.097   0.000  operadora/Madd_n0036_lut<0> (operadora/Madd_n0036_lut<0>)
     MUXCY:S->O            1   0.353   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.200ns (2.273ns logic, 1.927ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registro/reset_rd[5]_AND_321_o'
  Total number of paths / destination ports: 1330 / 32
-------------------------------------------------------------------------
Offset:              4.116ns (Levels of Logic = 37)
  Source:            registro/reg_aux<4>_0 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      registro/reset_rd[5]_AND_321_o falling

  Data Path: registro/reg_aux<4>_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.295  registro/reg_aux<4>_0 (registro/reg_aux<4>_0)
     LUT6:I5->O            3   0.097   0.305  registro/mux32_111 (registro/mux32_111)
     LUT6:I5->O            2   0.097   0.516  operadora/Msub_GND_1294_o_GND_1294_o_sub_19_OUT<31:0>_lut<0>_SW0 (N88)
     LUT5:I2->O            1   0.097   0.000  operadora/Madd_n0036_lut<0> (operadora/Madd_n0036_lut<0>)
     MUXCY:S->O            1   0.353   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.116ns (2.273ns logic, 1.843ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registro/reset_rd[5]_AND_2241_o'
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Offset:              4.523ns (Levels of Logic = 38)
  Source:            registro/reg_aux<34>_0 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      registro/reset_rd[5]_AND_2241_o falling

  Data Path: registro/reg_aux<34>_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.561  registro/reg_aux<34>_0 (registro/reg_aux<34>_0)
     LUT6:I2->O            1   0.097   0.000  registro/mux_5 (registro/mux_5)
     MUXF7:I0->O           1   0.277   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.523ns (2.651ns logic, 1.872ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registro/reset_rd[5]_AND_2305_o'
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Offset:              4.478ns (Levels of Logic = 38)
  Source:            registro/reg_aux<35>_0 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      registro/reset_rd[5]_AND_2305_o falling

  Data Path: registro/reg_aux<35>_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.516  registro/reg_aux<35>_0 (registro/reg_aux<35>_0)
     LUT6:I3->O            1   0.097   0.000  registro/mux_5 (registro/mux_5)
     MUXF7:I0->O           1   0.277   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.478ns (2.651ns logic, 1.827ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registro/reset_rd[5]_AND_2177_o'
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Offset:              4.346ns (Levels of Logic = 38)
  Source:            registro/reg_aux<33>_0 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      registro/reset_rd[5]_AND_2177_o falling

  Data Path: registro/reg_aux<33>_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.384  registro/reg_aux<33>_0 (registro/reg_aux<33>_0)
     LUT6:I4->O            1   0.097   0.000  registro/mux_5 (registro/mux_5)
     MUXF7:I0->O           1   0.277   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.346ns (2.651ns logic, 1.695ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registro/reset_rd[5]_AND_2113_o'
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Offset:              4.262ns (Levels of Logic = 38)
  Source:            registro/reg_aux<32>_0 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      registro/reset_rd[5]_AND_2113_o falling

  Data Path: registro/reg_aux<32>_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  registro/reg_aux<32>_0 (registro/reg_aux<32>_0)
     LUT6:I5->O            1   0.097   0.000  registro/mux_5 (registro/mux_5)
     MUXF7:I0->O           1   0.277   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.262ns (2.651ns logic, 1.611ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registro/reset_rd[5]_AND_2497_o'
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Offset:              4.525ns (Levels of Logic = 38)
  Source:            registro/reg_aux<38>_0 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      registro/reset_rd[5]_AND_2497_o falling

  Data Path: registro/reg_aux<38>_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.561  registro/reg_aux<38>_0 (registro/reg_aux<38>_0)
     LUT6:I2->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.525ns (2.653ns logic, 1.872ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registro/reset_rd[5]_AND_2561_o'
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Offset:              4.480ns (Levels of Logic = 38)
  Source:            registro/reg_aux<39>_0 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      registro/reset_rd[5]_AND_2561_o falling

  Data Path: registro/reg_aux<39>_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.516  registro/reg_aux<39>_0 (registro/reg_aux<39>_0)
     LUT6:I3->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.480ns (2.653ns logic, 1.827ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registro/reset_rd[5]_AND_2433_o'
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Offset:              4.348ns (Levels of Logic = 38)
  Source:            registro/reg_aux<37>_0 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      registro/reset_rd[5]_AND_2433_o falling

  Data Path: registro/reg_aux<37>_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.383  registro/reg_aux<37>_0 (registro/reg_aux<37>_0)
     LUT6:I4->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.348ns (2.653ns logic, 1.695ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registro/reset_rd[5]_AND_2369_o'
  Total number of paths / destination ports: 3170 / 32
-------------------------------------------------------------------------
Offset:              4.264ns (Levels of Logic = 38)
  Source:            registro/reg_aux<36>_0 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      registro/reset_rd[5]_AND_2369_o falling

  Data Path: registro/reg_aux<36>_0 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  registro/reg_aux<36>_0 (registro/reg_aux<36>_0)
     LUT6:I5->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.264ns (2.653ns logic, 1.611ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'instruccion_completa<18>'
  Total number of paths / destination ports: 2082 / 32
-------------------------------------------------------------------------
Offset:              4.103ns (Levels of Logic = 36)
  Source:            ventaneo/nrs1_5 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      instruccion_completa<18> falling

  Data Path: ventaneo/nrs1_5 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             32   0.472   0.386  ventaneo/nrs1_5 (ventaneo/nrs1_5)
     MUXF8:S->O            3   0.342   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.103ns (2.405ns logic, 1.698ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'instruccion_completa<4>'
  Total number of paths / destination ports: 1330 / 32
-------------------------------------------------------------------------
Offset:              4.219ns (Levels of Logic = 36)
  Source:            ventaneo/nrs2_5 (LATCH)
  Destination:       salida_alu<31> (PAD)
  Source Clock:      instruccion_completa<4> falling

  Data Path: ventaneo/nrs2_5 to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             96   0.472   0.800  ventaneo/nrs2_5 (ventaneo/nrs2_5)
     LUT6:I1->O            2   0.097   0.516  operadora/Msub_GND_1294_o_GND_1294_o_sub_19_OUT<31:0>_lut<0>_SW0 (N88)
     LUT5:I2->O            1   0.097   0.000  operadora/Madd_n0036_lut<0> (operadora/Madd_n0036_lut<0>)
     MUXCY:S->O            1   0.353   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.219ns (2.176ns logic, 2.043ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 26328 / 32
-------------------------------------------------------------------------
Delay:               4.918ns (Levels of Logic = 40)
  Source:            reset (PAD)
  Destination:       salida_alu<31> (PAD)

  Data Path: reset to salida_alu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           235   0.001   0.517  reset_IBUF (reset_IBUF)
     LUT2:I0->O           96   0.097   0.810  memoria_intrucciones/Mmux_outInstruction41 (instruccion_completa<15>)
     LUT6:I0->O            1   0.097   0.000  registro/mux_4 (registro/mux_4)
     MUXF7:I1->O           1   0.279   0.000  registro/mux_3_f7 (registro/mux_3_f7)
     MUXF8:I1->O           3   0.214   0.305  registro/mux_2_f8 (registro/rs1[5]_X_11_o_wide_mux_82_OUT<0>)
     LUT2:I1->O            1   0.097   0.279  registro/Mmux_crs1110 (rs1_salida<0>)
     MUXCY:DI->O           1   0.337   0.000  operadora/Madd_n0036_cy<0> (operadora/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<1> (operadora/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<2> (operadora/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<3> (operadora/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<4> (operadora/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<5> (operadora/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<6> (operadora/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<7> (operadora/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<8> (operadora/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<9> (operadora/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<10> (operadora/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<11> (operadora/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<12> (operadora/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<13> (operadora/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<14> (operadora/Madd_n0036_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<15> (operadora/Madd_n0036_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<16> (operadora/Madd_n0036_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<17> (operadora/Madd_n0036_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<18> (operadora/Madd_n0036_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<19> (operadora/Madd_n0036_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<20> (operadora/Madd_n0036_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<21> (operadora/Madd_n0036_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<22> (operadora/Madd_n0036_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<23> (operadora/Madd_n0036_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<24> (operadora/Madd_n0036_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<25> (operadora/Madd_n0036_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<26> (operadora/Madd_n0036_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<27> (operadora/Madd_n0036_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<28> (operadora/Madd_n0036_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  operadora/Madd_n0036_cy<29> (operadora/Madd_n0036_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  operadora/Madd_n0036_cy<30> (operadora/Madd_n0036_cy<30>)
     XORCY:CI->O           1   0.370   0.379  operadora/Madd_n0036_xor<31> (operadora/n0036<31>)
     LUT6:I4->O           16   0.097   0.348  operadora/Mmux_Salida75 (salida_alu_31_OBUF)
     OBUF:I->O                 0.000          salida_alu_31_OBUF (salida_alu<31>)
    ----------------------------------------
    Total                      4.918ns (2.279ns logic, 2.639ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.581|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock instruccion_completa<18>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.320|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock instruccion_completa<29>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.310|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock instruccion_completa<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.331|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock registro/reset_rd[5]_AND_131_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    5.592|         |
instruccion_completa<18>       |         |         |    3.755|         |
instruccion_completa<4>        |         |         |    3.871|         |
registro/reset_rd[5]_AND_131_o |         |         |    4.134|         |
registro/reset_rd[5]_AND_193_o |         |         |    3.918|         |
registro/reset_rd[5]_AND_2113_o|         |         |    3.914|         |
registro/reset_rd[5]_AND_2177_o|         |         |    3.998|         |
registro/reset_rd[5]_AND_2241_o|         |         |    4.175|         |
registro/reset_rd[5]_AND_2305_o|         |         |    4.130|         |
registro/reset_rd[5]_AND_2369_o|         |         |    3.916|         |
registro/reset_rd[5]_AND_2433_o|         |         |    4.000|         |
registro/reset_rd[5]_AND_2497_o|         |         |    4.177|         |
registro/reset_rd[5]_AND_2561_o|         |         |    4.132|         |
registro/reset_rd[5]_AND_257_o |         |         |    4.002|         |
registro/reset_rd[5]_AND_321_o |         |         |    3.768|         |
registro/reset_rd[5]_AND_385_o |         |         |    3.852|         |
registro/reset_rd[5]_AND_449_o |         |         |    4.029|         |
registro/reset_rd[5]_AND_513_o |         |         |    3.984|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock registro/reset_rd[5]_AND_193_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    5.592|         |
instruccion_completa<18>       |         |         |    3.755|         |
instruccion_completa<4>        |         |         |    3.871|         |
registro/reset_rd[5]_AND_131_o |         |         |    4.134|         |
registro/reset_rd[5]_AND_193_o |         |         |    3.918|         |
registro/reset_rd[5]_AND_2113_o|         |         |    3.914|         |
registro/reset_rd[5]_AND_2177_o|         |         |    3.998|         |
registro/reset_rd[5]_AND_2241_o|         |         |    4.175|         |
registro/reset_rd[5]_AND_2305_o|         |         |    4.130|         |
registro/reset_rd[5]_AND_2369_o|         |         |    3.916|         |
registro/reset_rd[5]_AND_2433_o|         |         |    4.000|         |
registro/reset_rd[5]_AND_2497_o|         |         |    4.177|         |
registro/reset_rd[5]_AND_2561_o|         |         |    4.132|         |
registro/reset_rd[5]_AND_257_o |         |         |    4.002|         |
registro/reset_rd[5]_AND_321_o |         |         |    3.768|         |
registro/reset_rd[5]_AND_385_o |         |         |    3.852|         |
registro/reset_rd[5]_AND_449_o |         |         |    4.029|         |
registro/reset_rd[5]_AND_513_o |         |         |    3.984|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock registro/reset_rd[5]_AND_2113_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    5.592|         |
instruccion_completa<18>       |         |         |    3.755|         |
instruccion_completa<4>        |         |         |    3.871|         |
registro/reset_rd[5]_AND_131_o |         |         |    4.134|         |
registro/reset_rd[5]_AND_193_o |         |         |    3.918|         |
registro/reset_rd[5]_AND_2113_o|         |         |    3.914|         |
registro/reset_rd[5]_AND_2177_o|         |         |    3.998|         |
registro/reset_rd[5]_AND_2241_o|         |         |    4.175|         |
registro/reset_rd[5]_AND_2305_o|         |         |    4.130|         |
registro/reset_rd[5]_AND_2369_o|         |         |    3.916|         |
registro/reset_rd[5]_AND_2433_o|         |         |    4.000|         |
registro/reset_rd[5]_AND_2497_o|         |         |    4.177|         |
registro/reset_rd[5]_AND_2561_o|         |         |    4.132|         |
registro/reset_rd[5]_AND_257_o |         |         |    4.002|         |
registro/reset_rd[5]_AND_321_o |         |         |    3.768|         |
registro/reset_rd[5]_AND_385_o |         |         |    3.852|         |
registro/reset_rd[5]_AND_449_o |         |         |    4.029|         |
registro/reset_rd[5]_AND_513_o |         |         |    3.984|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock registro/reset_rd[5]_AND_2177_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    5.592|         |
instruccion_completa<18>       |         |         |    3.755|         |
instruccion_completa<4>        |         |         |    3.871|         |
registro/reset_rd[5]_AND_131_o |         |         |    4.134|         |
registro/reset_rd[5]_AND_193_o |         |         |    3.918|         |
registro/reset_rd[5]_AND_2113_o|         |         |    3.914|         |
registro/reset_rd[5]_AND_2177_o|         |         |    3.998|         |
registro/reset_rd[5]_AND_2241_o|         |         |    4.175|         |
registro/reset_rd[5]_AND_2305_o|         |         |    4.130|         |
registro/reset_rd[5]_AND_2369_o|         |         |    3.916|         |
registro/reset_rd[5]_AND_2433_o|         |         |    4.000|         |
registro/reset_rd[5]_AND_2497_o|         |         |    4.177|         |
registro/reset_rd[5]_AND_2561_o|         |         |    4.132|         |
registro/reset_rd[5]_AND_257_o |         |         |    4.002|         |
registro/reset_rd[5]_AND_321_o |         |         |    3.768|         |
registro/reset_rd[5]_AND_385_o |         |         |    3.852|         |
registro/reset_rd[5]_AND_449_o |         |         |    4.029|         |
registro/reset_rd[5]_AND_513_o |         |         |    3.984|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock registro/reset_rd[5]_AND_2241_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    5.592|         |
instruccion_completa<18>       |         |         |    3.755|         |
instruccion_completa<4>        |         |         |    3.871|         |
registro/reset_rd[5]_AND_131_o |         |         |    4.134|         |
registro/reset_rd[5]_AND_193_o |         |         |    3.918|         |
registro/reset_rd[5]_AND_2113_o|         |         |    3.914|         |
registro/reset_rd[5]_AND_2177_o|         |         |    3.998|         |
registro/reset_rd[5]_AND_2241_o|         |         |    4.175|         |
registro/reset_rd[5]_AND_2305_o|         |         |    4.130|         |
registro/reset_rd[5]_AND_2369_o|         |         |    3.916|         |
registro/reset_rd[5]_AND_2433_o|         |         |    4.000|         |
registro/reset_rd[5]_AND_2497_o|         |         |    4.177|         |
registro/reset_rd[5]_AND_2561_o|         |         |    4.132|         |
registro/reset_rd[5]_AND_257_o |         |         |    4.002|         |
registro/reset_rd[5]_AND_321_o |         |         |    3.768|         |
registro/reset_rd[5]_AND_385_o |         |         |    3.852|         |
registro/reset_rd[5]_AND_449_o |         |         |    4.029|         |
registro/reset_rd[5]_AND_513_o |         |         |    3.984|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock registro/reset_rd[5]_AND_2305_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    5.592|         |
instruccion_completa<18>       |         |         |    3.755|         |
instruccion_completa<4>        |         |         |    3.871|         |
registro/reset_rd[5]_AND_131_o |         |         |    4.134|         |
registro/reset_rd[5]_AND_193_o |         |         |    3.918|         |
registro/reset_rd[5]_AND_2113_o|         |         |    3.914|         |
registro/reset_rd[5]_AND_2177_o|         |         |    3.998|         |
registro/reset_rd[5]_AND_2241_o|         |         |    4.175|         |
registro/reset_rd[5]_AND_2305_o|         |         |    4.130|         |
registro/reset_rd[5]_AND_2369_o|         |         |    3.916|         |
registro/reset_rd[5]_AND_2433_o|         |         |    4.000|         |
registro/reset_rd[5]_AND_2497_o|         |         |    4.177|         |
registro/reset_rd[5]_AND_2561_o|         |         |    4.132|         |
registro/reset_rd[5]_AND_257_o |         |         |    4.002|         |
registro/reset_rd[5]_AND_321_o |         |         |    3.768|         |
registro/reset_rd[5]_AND_385_o |         |         |    3.852|         |
registro/reset_rd[5]_AND_449_o |         |         |    4.029|         |
registro/reset_rd[5]_AND_513_o |         |         |    3.984|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock registro/reset_rd[5]_AND_2369_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    5.592|         |
instruccion_completa<18>       |         |         |    3.755|         |
instruccion_completa<4>        |         |         |    3.871|         |
registro/reset_rd[5]_AND_131_o |         |         |    4.134|         |
registro/reset_rd[5]_AND_193_o |         |         |    3.918|         |
registro/reset_rd[5]_AND_2113_o|         |         |    3.914|         |
registro/reset_rd[5]_AND_2177_o|         |         |    3.998|         |
registro/reset_rd[5]_AND_2241_o|         |         |    4.175|         |
registro/reset_rd[5]_AND_2305_o|         |         |    4.130|         |
registro/reset_rd[5]_AND_2369_o|         |         |    3.916|         |
registro/reset_rd[5]_AND_2433_o|         |         |    4.000|         |
registro/reset_rd[5]_AND_2497_o|         |         |    4.177|         |
registro/reset_rd[5]_AND_2561_o|         |         |    4.132|         |
registro/reset_rd[5]_AND_257_o |         |         |    4.002|         |
registro/reset_rd[5]_AND_321_o |         |         |    3.768|         |
registro/reset_rd[5]_AND_385_o |         |         |    3.852|         |
registro/reset_rd[5]_AND_449_o |         |         |    4.029|         |
registro/reset_rd[5]_AND_513_o |         |         |    3.984|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock registro/reset_rd[5]_AND_2433_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    5.592|         |
instruccion_completa<18>       |         |         |    3.755|         |
instruccion_completa<4>        |         |         |    3.871|         |
registro/reset_rd[5]_AND_131_o |         |         |    4.134|         |
registro/reset_rd[5]_AND_193_o |         |         |    3.918|         |
registro/reset_rd[5]_AND_2113_o|         |         |    3.914|         |
registro/reset_rd[5]_AND_2177_o|         |         |    3.998|         |
registro/reset_rd[5]_AND_2241_o|         |         |    4.175|         |
registro/reset_rd[5]_AND_2305_o|         |         |    4.130|         |
registro/reset_rd[5]_AND_2369_o|         |         |    3.916|         |
registro/reset_rd[5]_AND_2433_o|         |         |    4.000|         |
registro/reset_rd[5]_AND_2497_o|         |         |    4.177|         |
registro/reset_rd[5]_AND_2561_o|         |         |    4.132|         |
registro/reset_rd[5]_AND_257_o |         |         |    4.002|         |
registro/reset_rd[5]_AND_321_o |         |         |    3.768|         |
registro/reset_rd[5]_AND_385_o |         |         |    3.852|         |
registro/reset_rd[5]_AND_449_o |         |         |    4.029|         |
registro/reset_rd[5]_AND_513_o |         |         |    3.984|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock registro/reset_rd[5]_AND_2497_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    5.592|         |
instruccion_completa<18>       |         |         |    3.755|         |
instruccion_completa<4>        |         |         |    3.871|         |
registro/reset_rd[5]_AND_131_o |         |         |    4.134|         |
registro/reset_rd[5]_AND_193_o |         |         |    3.918|         |
registro/reset_rd[5]_AND_2113_o|         |         |    3.914|         |
registro/reset_rd[5]_AND_2177_o|         |         |    3.998|         |
registro/reset_rd[5]_AND_2241_o|         |         |    4.175|         |
registro/reset_rd[5]_AND_2305_o|         |         |    4.130|         |
registro/reset_rd[5]_AND_2369_o|         |         |    3.916|         |
registro/reset_rd[5]_AND_2433_o|         |         |    4.000|         |
registro/reset_rd[5]_AND_2497_o|         |         |    4.177|         |
registro/reset_rd[5]_AND_2561_o|         |         |    4.132|         |
registro/reset_rd[5]_AND_257_o |         |         |    4.002|         |
registro/reset_rd[5]_AND_321_o |         |         |    3.768|         |
registro/reset_rd[5]_AND_385_o |         |         |    3.852|         |
registro/reset_rd[5]_AND_449_o |         |         |    4.029|         |
registro/reset_rd[5]_AND_513_o |         |         |    3.984|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock registro/reset_rd[5]_AND_2561_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    5.592|         |
instruccion_completa<18>       |         |         |    3.755|         |
instruccion_completa<4>        |         |         |    3.871|         |
registro/reset_rd[5]_AND_131_o |         |         |    4.134|         |
registro/reset_rd[5]_AND_193_o |         |         |    3.918|         |
registro/reset_rd[5]_AND_2113_o|         |         |    3.914|         |
registro/reset_rd[5]_AND_2177_o|         |         |    3.998|         |
registro/reset_rd[5]_AND_2241_o|         |         |    4.175|         |
registro/reset_rd[5]_AND_2305_o|         |         |    4.130|         |
registro/reset_rd[5]_AND_2369_o|         |         |    3.916|         |
registro/reset_rd[5]_AND_2433_o|         |         |    4.000|         |
registro/reset_rd[5]_AND_2497_o|         |         |    4.177|         |
registro/reset_rd[5]_AND_2561_o|         |         |    4.132|         |
registro/reset_rd[5]_AND_257_o |         |         |    4.002|         |
registro/reset_rd[5]_AND_321_o |         |         |    3.768|         |
registro/reset_rd[5]_AND_385_o |         |         |    3.852|         |
registro/reset_rd[5]_AND_449_o |         |         |    4.029|         |
registro/reset_rd[5]_AND_513_o |         |         |    3.984|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock registro/reset_rd[5]_AND_257_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    5.592|         |
instruccion_completa<18>       |         |         |    3.755|         |
instruccion_completa<4>        |         |         |    3.871|         |
registro/reset_rd[5]_AND_131_o |         |         |    4.134|         |
registro/reset_rd[5]_AND_193_o |         |         |    3.918|         |
registro/reset_rd[5]_AND_2113_o|         |         |    3.914|         |
registro/reset_rd[5]_AND_2177_o|         |         |    3.998|         |
registro/reset_rd[5]_AND_2241_o|         |         |    4.175|         |
registro/reset_rd[5]_AND_2305_o|         |         |    4.130|         |
registro/reset_rd[5]_AND_2369_o|         |         |    3.916|         |
registro/reset_rd[5]_AND_2433_o|         |         |    4.000|         |
registro/reset_rd[5]_AND_2497_o|         |         |    4.177|         |
registro/reset_rd[5]_AND_2561_o|         |         |    4.132|         |
registro/reset_rd[5]_AND_257_o |         |         |    4.002|         |
registro/reset_rd[5]_AND_321_o |         |         |    3.768|         |
registro/reset_rd[5]_AND_385_o |         |         |    3.852|         |
registro/reset_rd[5]_AND_449_o |         |         |    4.029|         |
registro/reset_rd[5]_AND_513_o |         |         |    3.984|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock registro/reset_rd[5]_AND_321_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    5.592|         |
instruccion_completa<18>       |         |         |    3.755|         |
instruccion_completa<4>        |         |         |    3.871|         |
registro/reset_rd[5]_AND_131_o |         |         |    4.134|         |
registro/reset_rd[5]_AND_193_o |         |         |    3.918|         |
registro/reset_rd[5]_AND_2113_o|         |         |    3.914|         |
registro/reset_rd[5]_AND_2177_o|         |         |    3.998|         |
registro/reset_rd[5]_AND_2241_o|         |         |    4.175|         |
registro/reset_rd[5]_AND_2305_o|         |         |    4.130|         |
registro/reset_rd[5]_AND_2369_o|         |         |    3.916|         |
registro/reset_rd[5]_AND_2433_o|         |         |    4.000|         |
registro/reset_rd[5]_AND_2497_o|         |         |    4.177|         |
registro/reset_rd[5]_AND_2561_o|         |         |    4.132|         |
registro/reset_rd[5]_AND_257_o |         |         |    4.002|         |
registro/reset_rd[5]_AND_321_o |         |         |    3.768|         |
registro/reset_rd[5]_AND_385_o |         |         |    3.852|         |
registro/reset_rd[5]_AND_449_o |         |         |    4.029|         |
registro/reset_rd[5]_AND_513_o |         |         |    3.984|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock registro/reset_rd[5]_AND_385_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    5.592|         |
instruccion_completa<18>       |         |         |    3.755|         |
instruccion_completa<4>        |         |         |    3.871|         |
registro/reset_rd[5]_AND_131_o |         |         |    4.134|         |
registro/reset_rd[5]_AND_193_o |         |         |    3.918|         |
registro/reset_rd[5]_AND_2113_o|         |         |    3.914|         |
registro/reset_rd[5]_AND_2177_o|         |         |    3.998|         |
registro/reset_rd[5]_AND_2241_o|         |         |    4.175|         |
registro/reset_rd[5]_AND_2305_o|         |         |    4.130|         |
registro/reset_rd[5]_AND_2369_o|         |         |    3.916|         |
registro/reset_rd[5]_AND_2433_o|         |         |    4.000|         |
registro/reset_rd[5]_AND_2497_o|         |         |    4.177|         |
registro/reset_rd[5]_AND_2561_o|         |         |    4.132|         |
registro/reset_rd[5]_AND_257_o |         |         |    4.002|         |
registro/reset_rd[5]_AND_321_o |         |         |    3.768|         |
registro/reset_rd[5]_AND_385_o |         |         |    3.852|         |
registro/reset_rd[5]_AND_449_o |         |         |    4.029|         |
registro/reset_rd[5]_AND_513_o |         |         |    3.984|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock registro/reset_rd[5]_AND_449_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    5.592|         |
instruccion_completa<18>       |         |         |    3.755|         |
instruccion_completa<4>        |         |         |    3.871|         |
registro/reset_rd[5]_AND_131_o |         |         |    4.134|         |
registro/reset_rd[5]_AND_193_o |         |         |    3.918|         |
registro/reset_rd[5]_AND_2113_o|         |         |    3.914|         |
registro/reset_rd[5]_AND_2177_o|         |         |    3.998|         |
registro/reset_rd[5]_AND_2241_o|         |         |    4.175|         |
registro/reset_rd[5]_AND_2305_o|         |         |    4.130|         |
registro/reset_rd[5]_AND_2369_o|         |         |    3.916|         |
registro/reset_rd[5]_AND_2433_o|         |         |    4.000|         |
registro/reset_rd[5]_AND_2497_o|         |         |    4.177|         |
registro/reset_rd[5]_AND_2561_o|         |         |    4.132|         |
registro/reset_rd[5]_AND_257_o |         |         |    4.002|         |
registro/reset_rd[5]_AND_321_o |         |         |    3.768|         |
registro/reset_rd[5]_AND_385_o |         |         |    3.852|         |
registro/reset_rd[5]_AND_449_o |         |         |    4.029|         |
registro/reset_rd[5]_AND_513_o |         |         |    3.984|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock registro/reset_rd[5]_AND_513_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    5.592|         |
instruccion_completa<18>       |         |         |    3.755|         |
instruccion_completa<4>        |         |         |    3.871|         |
registro/reset_rd[5]_AND_131_o |         |         |    4.134|         |
registro/reset_rd[5]_AND_193_o |         |         |    3.918|         |
registro/reset_rd[5]_AND_2113_o|         |         |    3.914|         |
registro/reset_rd[5]_AND_2177_o|         |         |    3.998|         |
registro/reset_rd[5]_AND_2241_o|         |         |    4.175|         |
registro/reset_rd[5]_AND_2305_o|         |         |    4.130|         |
registro/reset_rd[5]_AND_2369_o|         |         |    3.916|         |
registro/reset_rd[5]_AND_2433_o|         |         |    4.000|         |
registro/reset_rd[5]_AND_2497_o|         |         |    4.177|         |
registro/reset_rd[5]_AND_2561_o|         |         |    4.132|         |
registro/reset_rd[5]_AND_257_o |         |         |    4.002|         |
registro/reset_rd[5]_AND_321_o |         |         |    3.768|         |
registro/reset_rd[5]_AND_385_o |         |         |    3.852|         |
registro/reset_rd[5]_AND_449_o |         |         |    4.029|         |
registro/reset_rd[5]_AND_513_o |         |         |    3.984|         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 30.74 secs
 
--> 

Total memory usage is 535392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2168 (   0 filtered)
Number of infos    :    2 (   0 filtered)

