// Seed: 1082782640
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    output uwire id_4,
    output tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    input wor id_8,
    input wor id_9,
    input tri id_10
);
  wire id_12;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri0 id_4
);
  id_6(
      .id_0(1), .id_1(id_3), .id_2(id_2), .id_3(id_0), .id_4(1)
  ); module_0(
      id_2, id_0, id_0, id_3, id_2, id_2, id_4, id_4, id_3, id_3, id_4
  );
endmodule
