-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- ***************************************************************************
-- This file contains a Vhdl test bench template that is freely editable to   
-- suit user's needs .Comments are provided in each section to help the user  
-- fill out necessary details.                                                
-- ***************************************************************************
-- Generated on "04/02/2024 16:05:04"
                                                            
-- Vhdl Test Bench template for design  :  reg_file
-- 
-- Simulation tool : ModelSim-Altera (VHDL)
-- 

LIBRARY ieee;                                               
USE ieee.std_logic_1164.all;                                

ENTITY reg_file_vhd_tst IS
END reg_file_vhd_tst;
ARCHITECTURE reg_file_arch OF reg_file_vhd_tst IS
-- constants                                                 
-- signals                                                   
SIGNAL clk : STD_LOGIC;
SIGNAL rd_addr : STD_LOGIC_VECTOR(4 DOWNTO 0);
SIGNAL rd_data : STD_LOGIC_VECTOR(31 DOWNTO 0);
SIGNAL rs1_addr : STD_LOGIC_VECTOR(4 DOWNTO 0);
SIGNAL rs1_data : STD_LOGIC_VECTOR(31 DOWNTO 0);
SIGNAL rs2_addr : STD_LOGIC_VECTOR(4 DOWNTO 0);
SIGNAL rs2_data : STD_LOGIC_VECTOR(31 DOWNTO 0);
SIGNAL we_rd : STD_LOGIC;
COMPONENT reg_file
	PORT (
	clk : IN STD_LOGIC;
	rd_addr : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
	rd_data : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
	rs1_addr : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
	rs1_data : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
	rs2_addr : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
	rs2_data : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
	we_rd : IN STD_LOGIC
	);
END COMPONENT;
BEGIN
	i1 : reg_file
	PORT MAP (
-- list connections between master ports and signals
	clk => clk,
	rd_addr => rd_addr,
	rd_data => rd_data,
	rs1_addr => rs1_addr,
	rs1_data => rs1_data,
	rs2_addr => rs2_addr,
	rs2_data => rs2_data,
	we_rd => we_rd
	);
init : PROCESS                                               
-- variable declarations                                     
BEGIN                                                        
        -- code that executes only once                      
WAIT;                                                       
END PROCESS init;                                           
always : PROCESS                                              
-- optional sensitivity list                                  
-- (        )                                                 
-- variable declarations                                      
BEGIN                                                         
        -- code executes for every event on sensitivity list  
WAIT;                                                        
END PROCESS always;                                          
END reg_file_arch;
