--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "hit1" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.274ns.
--------------------------------------------------------------------------------
Slack:     -0.274ns hit1
Report:    0.274ns skew fails   0.000ns timing constraint by -0.274ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y8.O               PLL_ADV_X0Y2.CLKIN2              1.455  0.274
BUFGMUX_X3Y8.O               SLICE_X30Y56.CI                  1.344  0.163
BUFGMUX_X3Y8.O               SLICE_X47Y48.CLK                 1.250  0.069
BUFGMUX_X3Y8.O               SLICE_X47Y49.CLK                 1.249  0.068
BUFGMUX_X3Y8.O               SLICE_X47Y55.CLK                 1.237  0.056

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.091ns.
--------------------------------------------------------------------------------
Slack:     -0.091ns SYSCLK
Report:    0.091ns skew fails   0.000ns timing constraint by -0.091ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X2Y9.O               RAMB16_X2Y24.CLKA                1.250  0.069
BUFGMUX_X2Y9.O               RAMB16_X2Y26.CLKA                1.243  0.062
BUFGMUX_X2Y9.O               SLICE_X26Y62.CLK                 1.272  0.091
BUFGMUX_X2Y9.O               SLICE_X26Y66.CLK                 1.271  0.090
BUFGMUX_X2Y9.O               SLICE_X30Y56.CLK                 1.240  0.059
BUFGMUX_X2Y9.O               SLICE_X31Y65.CLK                 1.253  0.072
BUFGMUX_X2Y9.O               SLICE_X32Y55.CLK                 1.239  0.058
BUFGMUX_X2Y9.O               SLICE_X32Y65.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X33Y55.CLK                 1.239  0.058
BUFGMUX_X2Y9.O               SLICE_X33Y64.CLK                 1.253  0.072
BUFGMUX_X2Y9.O               SLICE_X33Y65.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X33Y66.CLK                 1.251  0.070
BUFGMUX_X2Y9.O               SLICE_X34Y55.CLK                 1.239  0.058
BUFGMUX_X2Y9.O               SLICE_X34Y64.CLK                 1.253  0.072
BUFGMUX_X2Y9.O               SLICE_X34Y65.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X34Y66.CLK                 1.251  0.070
BUFGMUX_X2Y9.O               SLICE_X35Y55.CLK                 1.239  0.058
BUFGMUX_X2Y9.O               SLICE_X35Y64.CLK                 1.253  0.072
BUFGMUX_X2Y9.O               SLICE_X35Y65.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X35Y66.CLK                 1.251  0.070
BUFGMUX_X2Y9.O               SLICE_X37Y65.CLK                 1.251  0.070
BUFGMUX_X2Y9.O               SLICE_X37Y66.CLK                 1.250  0.069
BUFGMUX_X2Y9.O               SLICE_X48Y55.CLK                 1.237  0.056
BUFGMUX_X2Y9.O               SLICE_X49Y55.CLK                 1.237  0.056
BUFGMUX_X2Y9.O               SLICE_X32Y67.CLK                 1.249  0.068
BUFGMUX_X2Y9.O               SLICE_X32Y68.CLK                 1.247  0.066
BUFGMUX_X2Y9.O               SLICE_X32Y61.CLK                 1.250  0.069
BUFGMUX_X2Y9.O               SLICE_X36Y62.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X36Y64.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X36Y65.CLK                 1.251  0.070
BUFGMUX_X2Y9.O               SLICE_X37Y62.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X38Y59.CLK                 1.246  0.065
BUFGMUX_X2Y9.O               SLICE_X40Y55.CLK                 1.239  0.058
BUFGMUX_X2Y9.O               SLICE_X41Y53.CLK                 1.244  0.063
BUFGMUX_X2Y9.O               SLICE_X41Y55.CLK                 1.239  0.058
BUFGMUX_X2Y9.O               SLICE_X30Y61.CLK                 1.251  0.070
BUFGMUX_X2Y9.O               SLICE_X30Y62.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X30Y63.CLK                 1.253  0.072
BUFGMUX_X2Y9.O               SLICE_X30Y64.CLK                 1.253  0.072
BUFGMUX_X2Y9.O               SLICE_X30Y65.CLK                 1.253  0.072
BUFGMUX_X2Y9.O               SLICE_X30Y66.CLK                 1.251  0.070
BUFGMUX_X2Y9.O               SLICE_X30Y67.CLK                 1.250  0.069
BUFGMUX_X2Y9.O               SLICE_X30Y68.CLK                 1.247  0.066
BUFGMUX_X2Y9.O               SLICE_X29Y66.CLK                 1.271  0.090
BUFGMUX_X2Y9.O               SLICE_X25Y66.CLK                 1.271  0.090
BUFGMUX_X2Y9.O               SLICE_X27Y66.CLK                 1.271  0.090
BUFGMUX_X2Y9.O               SLICE_X31Y62.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X31Y63.CLK                 1.253  0.072
BUFGMUX_X2Y9.O               SLICE_X33Y63.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X34Y63.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X35Y63.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X36Y63.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X31Y64.CLK                 1.253  0.072
BUFGMUX_X2Y9.O               SLICE_X31Y66.CLK                 1.251  0.070
BUFGMUX_X2Y9.O               SLICE_X32Y60.CLK                 1.249  0.068
BUFGMUX_X2Y9.O               SLICE_X33Y62.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X35Y62.CLK                 1.251  0.070
BUFGMUX_X2Y9.O               SLICE_X37Y63.CLK                 1.252  0.071

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5051 paths analyzed, 1430 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.997ns.
--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000032/shiftregister_16 (SLICE_X16Y13.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000032/FSMstate_1 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.899ns (Levels of Logic = 1)
  Clock Path Skew:      0.937ns (2.413 - 1.476)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000032/FSMstate_1 to myprogrammer/_i000032/shiftregister_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.BQ      Tcko                  0.447   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/FSMstate_1
    SLICE_X16Y13.A4      net (fanout=70)       6.111   myprogrammer/_i000032/FSMstate<1>
    SLICE_X16Y13.CLK     Tas                   0.341   myprogrammer/_i000032/shiftregister<19>
                                                       myprogrammer/_i000032/Mmux__n0328741
                                                       myprogrammer/_i000032/shiftregister_16
    -------------------------------------------------  ---------------------------
    Total                                      6.899ns (0.788ns logic, 6.111ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000032/shiftregister_23 (SLICE_X17Y13.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000032/FSMstate_1 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.850ns (Levels of Logic = 1)
  Clock Path Skew:      0.937ns (2.413 - 1.476)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000032/FSMstate_1 to myprogrammer/_i000032/shiftregister_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.BQ      Tcko                  0.447   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/FSMstate_1
    SLICE_X17Y13.D5      net (fanout=70)       6.081   myprogrammer/_i000032/FSMstate<1>
    SLICE_X17Y13.CLK     Tas                   0.322   myprogrammer/_i000032/shiftregister<23>
                                                       myprogrammer/_i000032/Mmux__n0328671
                                                       myprogrammer/_i000032/shiftregister_23
    -------------------------------------------------  ---------------------------
    Total                                      6.850ns (0.769ns logic, 6.081ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000032/shiftregister_22 (SLICE_X17Y13.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000032/FSMstate_1 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.937ns (2.413 - 1.476)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000032/FSMstate_1 to myprogrammer/_i000032/shiftregister_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.BQ      Tcko                  0.447   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/FSMstate_1
    SLICE_X17Y13.C6      net (fanout=70)       6.078   myprogrammer/_i000032/FSMstate<1>
    SLICE_X17Y13.CLK     Tas                   0.322   myprogrammer/_i000032/shiftregister<23>
                                                       myprogrammer/_i000032/Mmux__n0328681
                                                       myprogrammer/_i000032/shiftregister_22
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (0.769ns logic, 6.078ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/sdaDeb (SLICE_X44Y5.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/sdaPipe_2 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/sdaDeb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.789ns (Levels of Logic = 1)
  Clock Path Skew:      0.590ns (1.561 - 0.971)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/sdaPipe_2 to myprogrammer/UCOMM/u_i2cSlave/sdaDeb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y4.CQ       Tcko                  0.234   myprogrammer/UCOMM/u_i2cSlave/sdaPipe<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/sdaPipe_2
    SLICE_X44Y5.A4       net (fanout=3)        0.358   myprogrammer/UCOMM/u_i2cSlave/sdaPipe<2>
    SLICE_X44Y5.CLK      Tah         (-Th)    -0.197   myprogrammer/UCOMM/u_i2cSlave/sdaDeb
                                                       myprogrammer/UCOMM/u_i2cSlave/sdaDeb_rstpot1
                                                       myprogrammer/UCOMM/u_i2cSlave/sdaDeb
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.431ns logic, 0.358ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg1_4 (SLICE_X43Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_4 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.280ns (0.871 - 0.591)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_4 to myprogrammer/UCOMM/u_registerInterface/myReg1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y10.AQ      Tcko                  0.198   myprogrammer/UCOMM/dataToRegIF<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_4
    SLICE_X43Y12.AX      net (fanout=13)       0.224   myprogrammer/UCOMM/dataToRegIF<4>
    SLICE_X43Y12.CLK     Tckdi       (-Th)    -0.059   myprogrammer/UCOMM/u_registerInterface/myReg1<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.257ns logic, 0.224ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/sdaDeb (SLICE_X44Y5.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/sdaPipe_3 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/sdaDeb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 1)
  Clock Path Skew:      0.590ns (1.561 - 0.971)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/sdaPipe_3 to myprogrammer/UCOMM/u_i2cSlave/sdaDeb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y4.DQ       Tcko                  0.234   myprogrammer/UCOMM/u_i2cSlave/sdaPipe<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/sdaPipe_3
    SLICE_X44Y5.A1       net (fanout=3)        0.370   myprogrammer/UCOMM/u_i2cSlave/sdaPipe<3>
    SLICE_X44Y5.CLK      Tah         (-Th)    -0.197   myprogrammer/UCOMM/u_i2cSlave/sdaDeb
                                                       myprogrammer/UCOMM/u_i2cSlave/sdaDeb_rstpot1
                                                       myprogrammer/UCOMM/u_i2cSlave/sdaDeb
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.431ns logic, 0.370ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clocks/dcm0/CLKIN
  Logical resource: clocks/dcm0/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: sysclk_b
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clocks/dcm0/CLKIN
  Logical resource: clocks/dcm0/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: sysclk_b
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: clocks/dcm0/CLKIN
  Logical resource: clocks/dcm0/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: sysclk_b
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1 = PERIOD TIMEGRP "tnm_hit1" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hit1 = PERIOD TIMEGRP "tnm_hit1" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y2.CLKOUT3
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X18Y32.A3), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.439ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      7.979ns (Levels of Logic = 6)
  Clock Path Skew:      -0.149ns (2.023 - 2.172)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y52.DMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X50Y52.D5      net (fanout=2)        0.455   slaves/ipbr[0]_ipb_ack
    SLICE_X50Y52.D       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X50Y52.C4      net (fanout=1)        0.447   slaves/fabric/N01
    SLICE_X50Y52.C       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X49Y50.B2      net (fanout=8)        0.820   ipb_master_in_ipb_ack
    SLICE_X49Y50.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X49Y50.C1      net (fanout=1)        0.580   ipbus/trans/sm/tx_we1
    SLICE_X49Y50.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X50Y50.C6      net (fanout=4)        0.326   ipbus/trans/tx_we
    SLICE_X50Y50.C       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X18Y32.A3      net (fanout=65)       3.603   ipbus/trans_out_we
    SLICE_X18Y32.CLK     Tas                   0.154   ipbus/udp_if/we_125
                                                       ipbus/trans_out_we_rt
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      7.979ns (1.748ns logic, 6.231ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.438ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      7.978ns (Levels of Logic = 6)
  Clock Path Skew:      -0.149ns (2.023 - 2.172)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.AMUX    Tshcko                0.461   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X50Y52.D2      net (fanout=2)        0.454   slaves/ipbr[1]_ipb_ack
    SLICE_X50Y52.D       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X50Y52.C4      net (fanout=1)        0.447   slaves/fabric/N01
    SLICE_X50Y52.C       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X49Y50.B2      net (fanout=8)        0.820   ipb_master_in_ipb_ack
    SLICE_X49Y50.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X49Y50.C1      net (fanout=1)        0.580   ipbus/trans/sm/tx_we1
    SLICE_X49Y50.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X50Y50.C6      net (fanout=4)        0.326   ipbus/trans/tx_we
    SLICE_X50Y50.C       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X18Y32.A3      net (fanout=65)       3.603   ipbus/trans_out_we
    SLICE_X18Y32.CLK     Tas                   0.154   ipbus/udp_if/we_125
                                                       ipbus/trans_out_we_rt
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      7.978ns (1.748ns logic, 6.230ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.343ns (data path - clock path skew + uncertainty)
  Source:               slaves/RAM1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      7.878ns (Levels of Logic = 5)
  Clock Path Skew:      -0.154ns (2.023 - 2.177)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/RAM1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y48.BQ      Tcko                  0.391   slaves/ipbr[5]_ipb_ack
                                                       slaves/RAM1/ack
    SLICE_X50Y52.C1      net (fanout=2)        1.076   slaves/ipbr[5]_ipb_ack
    SLICE_X50Y52.C       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X49Y50.B2      net (fanout=8)        0.820   ipb_master_in_ipb_ack
    SLICE_X49Y50.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X49Y50.C1      net (fanout=1)        0.580   ipbus/trans/sm/tx_we1
    SLICE_X49Y50.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X50Y50.C6      net (fanout=4)        0.326   ipbus/trans/tx_we
    SLICE_X50Y50.C       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X18Y32.A3      net (fanout=65)       3.603   ipbus/trans_out_we
    SLICE_X18Y32.CLK     Tas                   0.154   ipbus/udp_if/we_125
                                                       ipbus/trans_out_we_rt
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      7.878ns (1.473ns logic, 6.405ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X57Y42.BX), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.716ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB4 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.231ns (Levels of Logic = 2)
  Clock Path Skew:      -0.174ns (1.993 - 2.167)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB4 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.DQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd1_BRB4
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB4
    SLICE_X49Y56.A1      net (fanout=1)        0.826   ipbus/trans/iface/state_FSM_FFd1_BRB4
    SLICE_X49Y56.A       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X49Y56.B1      net (fanout=71)       1.415   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X49Y56.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X57Y42.BX      net (fanout=10)       2.001   ipbus/pkt_tx
    SLICE_X57Y42.CLK     Tdick                 0.063   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (0.989ns logic, 4.242ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.638ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB3 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.153ns (Levels of Logic = 2)
  Clock Path Skew:      -0.174ns (1.993 - 2.167)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB3 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.CQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd1_BRB4
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB3
    SLICE_X49Y56.A5      net (fanout=1)        0.748   ipbus/trans/iface/state_FSM_FFd1_BRB3
    SLICE_X49Y56.A       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X49Y56.B1      net (fanout=71)       1.415   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X49Y56.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X57Y42.BX      net (fanout=10)       2.001   ipbus/pkt_tx
    SLICE_X57Y42.CLK     Tdick                 0.063   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.153ns (0.989ns logic, 4.164ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.635ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.152ns (Levels of Logic = 2)
  Clock Path Skew:      -0.172ns (1.993 - 2.165)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y56.BMUX    Tshcko                0.461   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X53Y58.C2      net (fanout=1)        1.053   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X53Y58.C       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X49Y56.B3      net (fanout=72)       1.056   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X49Y56.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X57Y42.BX      net (fanout=10)       2.001   ipbus/pkt_tx
    SLICE_X57Y42.CLK     Tdick                 0.063   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.152ns (1.042ns logic, 4.110ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_rx/d_sync (SLICE_X50Y43.DX), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.654ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      5.172ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (1.994 - 2.165)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y56.BMUX    Tshcko                0.461   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X53Y58.C2      net (fanout=1)        1.053   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X53Y58.C       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X50Y50.A2      net (fanout=72)       2.174   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X50Y50.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X50Y43.DX      net (fanout=1)        0.884   ipbus/pkt_rx
    SLICE_X50Y43.CLK     Tdick                 0.136   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.172ns (1.061ns logic, 4.111ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.382ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB1 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.899ns (Levels of Logic = 2)
  Clock Path Skew:      -0.172ns (1.994 - 2.166)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB1 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y56.AQ      Tcko                  0.447   ipbus/trans/iface/state_FSM_FFd3_BRB1
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X53Y58.C4      net (fanout=1)        0.794   ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X53Y58.C       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X50Y50.A2      net (fanout=72)       2.174   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X50Y50.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X50Y43.DX      net (fanout=1)        0.884   ipbus/pkt_rx
    SLICE_X50Y43.CLK     Tdick                 0.136   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.899ns (1.047ns logic, 3.852ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.141ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB0 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.654ns (Levels of Logic = 2)
  Clock Path Skew:      -0.176ns (1.994 - 2.170)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB0 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y58.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB0
    SLICE_X53Y58.C1      net (fanout=1)        0.605   ipbus/trans/iface/state_FSM_FFd3_BRB0
    SLICE_X53Y58.C       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X50Y50.A2      net (fanout=72)       2.174   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X50Y50.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X50Y43.DX      net (fanout=1)        0.884   ipbus/pkt_rx
    SLICE_X50Y43.CLK     Tdick                 0.136   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (0.991ns logic, 3.663ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X34Y54.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.161ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      0.527ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.072 - 1.017)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X34Y54.AX      net (fanout=1)        0.288   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X34Y54.CLK     Tckdi       (-Th)    -0.041   ipbus/udp_if/rx_ram_sent
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.239ns logic, 0.288ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X23Y36.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.325ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.695ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (1.073 - 1.014)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y37.CQ      Tcko                  0.234   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X23Y36.AX      net (fanout=1)        0.402   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X23Y36.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/tx_ram_written
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.293ns logic, 0.402ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X39Y65.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.385ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/trans/cfg/vec_out_81 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rarp_buf_0 (FF)
  Data Path Delay:      0.757ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.083 - 1.022)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/cfg/vec_out_81 to ipbus/udp_if/clock_crossing_if/rarp_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y59.AQ      Tcko                  0.200   ipbus/cfg<81>
                                                       ipbus/trans/cfg/vec_out_81
    SLICE_X39Y65.DX      net (fanout=3)        0.498   ipbus/cfg<81>
    SLICE_X39Y65.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rarp_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rarp_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.757ns (0.259ns logic, 0.498ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB16_X1Y20.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.528ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Data Path Delay:      7.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (2.011 - 2.176)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y67.BQ      Tcko                  0.408   ipbus/my_ip_addr_udp<11>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_9
    SLICE_X45Y51.D5      net (fanout=4)        1.651   ipbus/my_ip_addr_udp<9>
    SLICE_X45Y51.DMUX    Tilo                  0.313   ipbus/trans/cfg_dout<7>
                                                       ipbus/trans/cfg/dout<9><9>1
    SLICE_X46Y51.A4      net (fanout=1)        0.425   ipbus/trans/cfg_dout<9>
    SLICE_X46Y51.A       Tilo                  0.205   ipbus/trans/tx_data<9>
                                                       ipbus/trans/sm/mux101211
    SLICE_X46Y56.D2      net (fanout=1)        0.866   ipbus/trans/tx_data<9>
    SLICE_X46Y56.D       Tilo                  0.205   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata321
    RAMB16_X1Y20.DIA1    net (fanout=1)        2.679   ipbus/trans_out_wdata<9>
    RAMB16_X1Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    -------------------------------------------------  ---------------------------
    Total                                      7.052ns (1.431ns logic, 5.621ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB16_X2Y14.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.515ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_10 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Data Path Delay:      7.030ns (Levels of Logic = 3)
  Clock Path Skew:      -0.174ns (2.002 - 2.176)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_10 to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y67.CQ      Tcko                  0.408   ipbus/my_ip_addr_udp<11>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_10
    SLICE_X42Y60.A3      net (fanout=4)        1.365   ipbus/my_ip_addr_udp<10>
    SLICE_X42Y60.AMUX    Tilo                  0.251   ipbus/trans/cfg_dout<0>
                                                       ipbus/trans/cfg/dout<10><10>1
    SLICE_X50Y51.C6      net (fanout=1)        1.009   ipbus/trans/cfg_dout<10>
    SLICE_X50Y51.C       Tilo                  0.205   ipbus/trans/tx_data<10>
                                                       ipbus/trans/sm/mux1101
    SLICE_X53Y53.B1      net (fanout=1)        0.957   ipbus/trans/tx_data<10>
    SLICE_X53Y53.B       Tilo                  0.259   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata23
    RAMB16_X2Y14.DIA0    net (fanout=1)        2.276   ipbus/trans_out_wdata<10>
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                      7.030ns (1.423ns logic, 5.607ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB16_X1Y20.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.497ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Data Path Delay:      7.021ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (2.011 - 2.176)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y67.AQ      Tcko                  0.408   ipbus/my_ip_addr_udp<11>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_8
    SLICE_X41Y67.D3      net (fanout=4)        0.562   ipbus/my_ip_addr_udp<8>
    SLICE_X41Y67.DMUX    Tilo                  0.313   ipbus/trans/cfg_dout<6>
                                                       ipbus/trans/cfg/dout<8><8>1
    SLICE_X46Y55.A1      net (fanout=1)        1.733   ipbus/trans/cfg_dout<8>
    SLICE_X46Y55.A       Tilo                  0.205   ipbus/trans/sm/rmw_result<31>
                                                       ipbus/trans/sm/mux101201
    SLICE_X46Y56.B2      net (fanout=1)        0.636   ipbus/trans/tx_data<8>
    SLICE_X46Y56.B       Tilo                  0.205   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata311
    RAMB16_X1Y20.DIA0    net (fanout=1)        2.659   ipbus/trans_out_wdata<8>
    RAMB16_X1Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    -------------------------------------------------  ---------------------------
    Total                                      7.021ns (1.431ns logic, 5.590ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X46Y64.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.105ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/req_send_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_0 (FF)
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (1.081 - 1.024)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_tff to ipbus/udp_if/clock_crossing_if/req_send_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.AQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/req_send_tff
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X46Y64.BX      net (fanout=2)        0.227   ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X46Y64.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.246ns logic, 0.227ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (SLICE_X49Y70.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.300ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (FF)
  Data Path Delay:      0.657ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (1.070 - 1.024)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_0 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y66.AQ      Tcko                  0.234   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_0
    SLICE_X49Y70.AX      net (fanout=24)       0.364   ipbus/udp_if/rx_read_buffer_125<0>
    SLICE_X49Y70.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (0.293ns logic, 0.364ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 (SLICE_X49Y70.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.441ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_1 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 (FF)
  Data Path Delay:      0.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (1.070 - 1.024)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_1 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y66.BQ      Tcko                  0.234   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_1
    SLICE_X49Y70.BX      net (fanout=11)       0.505   ipbus/udp_if/rx_read_buffer_125<1>
    SLICE_X49Y70.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.293ns logic, 0.505ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.896ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR (SLICE_X40Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.850ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.234 - 0.245)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y103.CQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X45Y110.B4     net (fanout=14)       1.381   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X45Y110.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X40Y105.SR     net (fanout=6)        1.310   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X40Y105.CLK    Tsrck                 0.455   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
    -------------------------------------------------  ---------------------------
    Total                                      3.850ns (1.159ns logic, 2.691ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.234 - 0.252)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.CQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X45Y110.B5     net (fanout=56)       0.928   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X45Y110.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X40Y105.SR     net (fanout=6)        1.310   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X40Y105.CLK    Tsrck                 0.455   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (1.215ns logic, 2.238ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11 (SLICE_X40Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.245 - 0.247)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y102.CQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X43Y105.A2     net (fanout=17)       1.083   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X43Y105.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X40Y97.SR      net (fanout=19)       1.565   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X40Y97.CLK     Tsrck                 0.455   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<12>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (1.105ns logic, 2.648ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y104.DQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X43Y105.A3     net (fanout=22)       0.485   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X43Y105.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X40Y97.SR      net (fanout=19)       1.565   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X40Y97.CLK     Tsrck                 0.455   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<12>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (1.122ns logic, 2.050ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (SLICE_X42Y103.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.716ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.231 - 0.245)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y103.CQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X45Y110.B4     net (fanout=14)       1.381   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X45Y110.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X42Y103.SR     net (fanout=6)        1.224   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X42Y103.CLK    Tsrck                 0.407   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (1.111ns logic, 2.605ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.319ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.231 - 0.252)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.CQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X45Y110.B5     net (fanout=56)       0.928   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X45Y110.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X42Y103.SR     net (fanout=6)        1.224   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X42Y103.CLK    Tsrck                 0.407   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (1.167ns logic, 2.152ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP (SLICE_X38Y90.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4 (FF)
  Destination:          eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.327ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4 to eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.AQ      Tcko                  0.200   eth/rx_data_e<7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4
    SLICE_X38Y90.DI      net (fanout=2)        0.129   eth/rx_data_e<4>
    SLICE_X38Y90.CLK     Tdh         (-Th)     0.002   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.327ns (0.198ns logic, 0.129ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP (SLICE_X38Y90.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4 (FF)
  Destination:          eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4 to eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.AQ      Tcko                  0.200   eth/rx_data_e<7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4
    SLICE_X38Y90.BI      net (fanout=2)        0.129   eth/rx_data_e<4>
    SLICE_X38Y90.CLK     Tdh         (-Th)     0.000   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.329ns (0.200ns logic, 0.129ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X42Y93.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.CQ      Tcko                  0.200   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X42Y93.C5      net (fanout=1)        0.060   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X42Y93.CLK     Tah         (-Th)    -0.121   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X38Y89.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X38Y89.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors)
 Maximum delay is   1.088ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y55.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 21.875ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y55.A3      net (fanout=4)        0.470   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y55.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.618ns logic, 0.470ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.087ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 23.437ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.BQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    SLICE_X47Y55.BX      net (fanout=1)        0.616   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>
    SLICE_X47Y55.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.087ns (0.471ns logic, 0.616ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y55.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.027ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 21.875ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X47Y55.C5      net (fanout=3)        0.339   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X47Y55.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.688ns logic, 0.339ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 26.562ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X47Y55.AX      net (fanout=1)        0.189   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X47Y55.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.259ns logic, 0.189ns route)
                                                       (57.8% logic, 42.2% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y55.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 26.562ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.CQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X47Y55.CX      net (fanout=1)        0.192   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X47Y55.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.259ns logic, 0.192ns route)
                                                       (57.4% logic, 42.6% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y55.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 25.000ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y55.B5      net (fanout=3)        0.175   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y55.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.353ns logic, 0.175ns route)
                                                       (66.9% logic, 33.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.495ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (SLICE_X48Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hit1 rising at 4.296ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0
    SLICE_X48Y55.AX      net (fanout=1)        1.018   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<0>
    SLICE_X48Y55.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (0.477ns logic, 1.018ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1 (SLICE_X48Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hit1 rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1
    SLICE_X48Y55.BX      net (fanout=1)        1.006   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
    SLICE_X48Y55.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.477ns logic, 1.006ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y55.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hit1 rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3
    SLICE_X48Y55.DX      net (fanout=1)        0.884   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
    SLICE_X48Y55.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.361ns (0.477ns logic, 0.884ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (SLICE_X49Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         hit1 rising at 25.000ns
  Destination Clock:    slaves/SYSCLK rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y55.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    SLICE_X49Y55.BX      net (fanout=1)        0.335   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<1>
    SLICE_X49Y55.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.257ns logic, 0.335ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (SLICE_X49Y55.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         hit1 rising at 25.000ns
  Destination Clock:    slaves/SYSCLK rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y55.CQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    SLICE_X49Y55.CX      net (fanout=1)        0.337   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
    SLICE_X49Y55.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.257ns logic, 0.337ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (SLICE_X48Y55.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         hit1 rising at 25.000ns
  Destination Clock:    slaves/SYSCLK rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y55.CMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    SLICE_X48Y55.C4      net (fanout=1)        0.240   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
    SLICE_X48Y55.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.375ns logic, 0.240ns route)
                                                       (61.0% logic, 39.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.981ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_20 (SLICE_X33Y60.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_20 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_20 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.981ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_20 to slaves/slave2/ipbus_out_ipb_rdata_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y66.AQ      Tcko                  0.447   slaves/hitcount1<23>
                                                       slaves/TDCchannels/dc1/hitCount_20
    SLICE_X33Y60.C1      net (fanout=4)        1.212   slaves/hitcount1<20>
    SLICE_X33Y60.CLK     Tas                   0.322   slaves/ipbr[2]_ipb_rdata<22>
                                                       slaves/slave2/mux1211
                                                       slaves/slave2/ipbus_out_ipb_rdata_20
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (0.769ns logic, 1.212ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_28 (SLICE_X34Y62.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_28 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_28 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.966ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_28 to slaves/slave2/ipbus_out_ipb_rdata_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y68.AQ      Tcko                  0.447   slaves/hitcount1<31>
                                                       slaves/TDCchannels/dc1/hitCount_28
    SLICE_X34Y62.C3      net (fanout=4)        1.230   slaves/hitcount1<28>
    SLICE_X34Y62.CLK     Tas                   0.289   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/mux2011
                                                       slaves/slave2/ipbus_out_ipb_rdata_28
    -------------------------------------------------  ---------------------------
    Total                                      1.966ns (0.736ns logic, 1.230ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_17 (SLICE_X33Y60.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_17 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_17 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.951ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_17 to slaves/slave2/ipbus_out_ipb_rdata_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.447   slaves/hitcount1<19>
                                                       slaves/TDCchannels/dc1/hitCount_17
    SLICE_X33Y60.B1      net (fanout=4)        1.182   slaves/hitcount1<17>
    SLICE_X33Y60.CLK     Tas                   0.322   slaves/ipbr[2]_ipb_rdata<22>
                                                       slaves/slave2/mux811
                                                       slaves/slave2/ipbus_out_ipb_rdata_17
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (0.769ns logic, 1.182ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_7 (SLICE_X33Y61.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.708ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_7 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.708ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_7 to slaves/slave2/ipbus_out_ipb_rdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y62.DQ      Tcko                  0.234   slaves/hitcount1<7>
                                                       slaves/TDCchannels/dc1/hitCount_7
    SLICE_X33Y61.D4      net (fanout=4)        0.319   slaves/hitcount1<7>
    SLICE_X33Y61.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/mux2911
                                                       slaves/slave2/ipbus_out_ipb_rdata_7
    -------------------------------------------------  ---------------------------
    Total                                      0.708ns (0.389ns logic, 0.319ns route)
                                                       (54.9% logic, 45.1% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_2 (SLICE_X33Y61.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.725ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_2 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_2 to slaves/slave2/ipbus_out_ipb_rdata_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y61.CQ      Tcko                  0.234   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_2
    SLICE_X33Y61.B3      net (fanout=4)        0.276   slaves/hitcount1<2>
    SLICE_X33Y61.CLK     Tah         (-Th)    -0.215   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/mux2211
                                                       slaves/slave2/ipbus_out_ipb_rdata_2
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.449ns logic, 0.276ns route)
                                                       (61.9% logic, 38.1% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_14 (SLICE_X33Y59.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_14 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_14 to slaves/slave2/ipbus_out_ipb_rdata_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y64.CQ      Tcko                  0.234   slaves/hitcount1<15>
                                                       slaves/TDCchannels/dc1/hitCount_14
    SLICE_X33Y59.D5      net (fanout=4)        0.366   slaves/hitcount1<14>
    SLICE_X33Y59.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<13>
                                                       slaves/slave2/mux511
                                                       slaves/slave2/ipbus_out_ipb_rdata_14
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.389ns logic, 0.366ns route)
                                                       (51.5% logic, 48.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.758ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_1 (SLICE_X36Y62.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.758ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y55.AQ      Tcko                  0.391   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X36Y62.C2      net (fanout=3)        1.026   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X36Y62.CLK     Tas                   0.341   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<1>1
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_1
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.732ns logic, 1.026ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_0 (SLICE_X36Y62.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y55.AQ      Tcko                  0.391   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X36Y62.A3      net (fanout=3)        0.929   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X36Y62.CLK     Tas                   0.341   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<0>2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_0
    -------------------------------------------------  ---------------------------
    Total                                      1.661ns (0.732ns logic, 0.929ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_0 (SLICE_X36Y62.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.917ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y55.AQ      Tcko                  0.198   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X36Y62.A3      net (fanout=3)        0.529   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X36Y62.CLK     Tah         (-Th)    -0.190   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<0>2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_0
    -------------------------------------------------  ---------------------------
    Total                                      0.917ns (0.388ns logic, 0.529ns route)
                                                       (42.3% logic, 57.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_1 (SLICE_X36Y62.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.993ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.993ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y55.AQ      Tcko                  0.198   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X36Y62.C2      net (fanout=3)        0.605   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X36Y62.CLK     Tah         (-Th)    -0.190   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<1>1
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_1
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.388ns logic, 0.605ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_sysclk * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47475 paths analyzed, 15299 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.840ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_142 (SLICE_X13Y108.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/RARP_block/data_block.data_buffer_142 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.664ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.556 - 0.581)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/RARP_block/data_block.data_buffer_142
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y45.AQ      Tcko                  0.408   rst_125
                                                       clocks/rst_125
    SLICE_X13Y108.B3     net (fanout=603)      6.934   rst_125
    SLICE_X13Y108.CLK    Tas                   0.322   ipbus/udp_if/RARP_block/data_block.data_buffer<146>
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT<134>1
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer_142
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (0.730ns logic, 6.934ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_140 (SLICE_X13Y108.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/RARP_block/data_block.data_buffer_140 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.639ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.556 - 0.581)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/RARP_block/data_block.data_buffer_140
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y45.AQ      Tcko                  0.408   rst_125
                                                       clocks/rst_125
    SLICE_X13Y108.A1     net (fanout=603)      6.909   rst_125
    SLICE_X13Y108.CLK    Tas                   0.322   ipbus/udp_if/RARP_block/data_block.data_buffer<146>
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT<132>1
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer_140
    -------------------------------------------------  ---------------------------
    Total                                      7.639ns (0.730ns logic, 6.909ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_144 (SLICE_X13Y108.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/RARP_block/data_block.data_buffer_144 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.631ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.556 - 0.581)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/RARP_block/data_block.data_buffer_144
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y45.AQ      Tcko                  0.408   rst_125
                                                       clocks/rst_125
    SLICE_X13Y108.C2     net (fanout=603)      6.901   rst_125
    SLICE_X13Y108.CLK    Tas                   0.322   ipbus/udp_if/RARP_block/data_block.data_buffer<146>
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT<136>1
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer_144
    -------------------------------------------------  ---------------------------
    Total                                      7.631ns (0.730ns logic, 6.901ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_21 (SLICE_X49Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y81.CQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2
    SLICE_X49Y82.SR      net (fanout=15)       0.154   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<2>
    SLICE_X49Y82.CLK     Tcksr       (-Th)     0.138   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC<31>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_21
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (0.060ns logic, 0.154ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_0 (SLICE_X49Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y81.CQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2
    SLICE_X49Y82.SR      net (fanout=15)       0.154   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<2>
    SLICE_X49Y82.CLK     Tcksr       (-Th)     0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC<31>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_0
    -------------------------------------------------  ---------------------------
    Total                                      0.221ns (0.067ns logic, 0.154ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_31 (SLICE_X49Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y81.CQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2
    SLICE_X49Y82.SR      net (fanout=15)       0.154   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<2>
    SLICE_X49Y82.CLK     Tcksr       (-Th)     0.127   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC<31>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_31
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (0.071ns logic, 0.154ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X2Y12.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X3Y16.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X3Y24.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_sysclk * 0.3125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30921 paths analyzed, 3549 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.063ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/reg_0_9 (SLICE_X37Y59.BX), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/ipbus_rx_ram/Mram_ram21 (RAM)
  Destination:          slaves/slave2/reg_0_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.028ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/ipbus_rx_ram/Mram_ram21 to slaves/slave2/reg_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y42.DOB1    Trcko_DOB             1.850   ipbus/udp_if/ipbus_rx_ram/Mram_ram21
                                                       ipbus/udp_if/ipbus_rx_ram/Mram_ram21
    SLICE_X46Y56.C6      net (fanout=2)        2.885   ipbus/trans_in_udp_rdata<9>
    SLICE_X46Y56.C       Tilo                  0.205   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_rxd321
    SLICE_X45Y46.A4      net (fanout=8)        2.668   ipbus/trans/rx_data<9>
    SLICE_X45Y46.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_9_BRB5
                                                       ipbus/trans/sm/Mmux_ipb_out_ipb_wdata321
    SLICE_X37Y59.BX      net (fanout=7)        2.098   ipb_master_out_ipb_wdata<9>
    SLICE_X37Y59.CLK     Tdick                 0.063   slaves/slave2/reg_0<11>
                                                       slaves/slave2/reg_0_9
    -------------------------------------------------  ---------------------------
    Total                                     10.028ns (2.377ns logic, 7.651ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/iface/rxf_0_BRB0 (FF)
  Destination:          slaves/slave2/reg_0_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      6.968ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.240 - 0.247)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/rxf_0_BRB0 to slaves/slave2/reg_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.AQ      Tcko                  0.408   ipbus/trans/iface/rxf_0_BRB1
                                                       ipbus/trans/iface/rxf_0_BRB0
    SLICE_X46Y56.C5      net (fanout=48)       1.267   ipbus/trans/iface/rxf_0_BRB0
    SLICE_X46Y56.C       Tilo                  0.205   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_rxd321
    SLICE_X45Y46.A4      net (fanout=8)        2.668   ipbus/trans/rx_data<9>
    SLICE_X45Y46.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_9_BRB5
                                                       ipbus/trans/sm/Mmux_ipb_out_ipb_wdata321
    SLICE_X37Y59.BX      net (fanout=7)        2.098   ipb_master_out_ipb_wdata<9>
    SLICE_X37Y59.CLK     Tdick                 0.063   slaves/slave2/reg_0<11>
                                                       slaves/slave2/reg_0_9
    -------------------------------------------------  ---------------------------
    Total                                      6.968ns (0.935ns logic, 6.033ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/iface/rxf_9_BRB1 (FF)
  Destination:          slaves/slave2/reg_0_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      6.671ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.240 - 0.254)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/rxf_9_BRB1 to slaves/slave2/reg_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.AMUX    Tshcko                0.455   ipbus/trans/iface/rxf_8_BRB2
                                                       ipbus/trans/iface/rxf_9_BRB1
    SLICE_X46Y56.C1      net (fanout=2)        0.923   ipbus/trans/iface/rxf_9_BRB1
    SLICE_X46Y56.C       Tilo                  0.205   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_rxd321
    SLICE_X45Y46.A4      net (fanout=8)        2.668   ipbus/trans/rx_data<9>
    SLICE_X45Y46.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_9_BRB5
                                                       ipbus/trans/sm/Mmux_ipb_out_ipb_wdata321
    SLICE_X37Y59.BX      net (fanout=7)        2.098   ipb_master_out_ipb_wdata<9>
    SLICE_X37Y59.CLK     Tdick                 0.063   slaves/slave2/reg_0<11>
                                                       slaves/slave2/reg_0_9
    -------------------------------------------------  ---------------------------
    Total                                      6.671ns (0.982ns logic, 5.689ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB16_X2Y14.DIA1), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave2/ipbus_out_ipb_rdata_11 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.868ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.553 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave2/ipbus_out_ipb_rdata_11 to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.BQ      Tcko                  0.447   slaves/ipbr[2]_ipb_rdata<11>
                                                       slaves/slave2/ipbus_out_ipb_rdata_11
    SLICE_X39Y48.A2      net (fanout=1)        2.382   slaves/ipbr[2]_ipb_rdata<11>
    SLICE_X39Y48.A       Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata5
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata33
    SLICE_X42Y44.CX      net (fanout=1)        1.064   slaves/fabric/Mmux_ipb_out_ipb_rdata3
    SLICE_X42Y44.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<11>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata35
    SLICE_X51Y53.B1      net (fanout=2)        1.853   ipb_master_in_ipb_rdata<11>
    SLICE_X51Y53.B       Tilo                  0.259   ipbus/trans/tx_data<11>
                                                       ipbus/trans/sm/mux1011
    SLICE_X53Y53.D4      net (fanout=1)        0.478   ipbus/trans/tx_data<11>
    SLICE_X53Y53.D       Tilo                  0.259   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata31
    RAMB16_X2Y14.DIA1    net (fanout=1)        2.404   ipbus/trans_out_wdata<11>
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                      9.868ns (1.687ns logic, 8.181ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM1/Mram_ram (RAM)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.317ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.461 - 0.504)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM1/Mram_ram to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOB11   Trcko_DOB             1.850   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    SLICE_X42Y44.C1      net (fanout=2)        1.571   slaves/ipbr[5]_ipb_rdata<11>
    SLICE_X42Y44.CMUX    Tilo                  0.343   ipb_master_in_ipb_rdata<11>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata35_G
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata35
    SLICE_X51Y53.B1      net (fanout=2)        1.853   ipb_master_in_ipb_rdata<11>
    SLICE_X51Y53.B       Tilo                  0.259   ipbus/trans/tx_data<11>
                                                       ipbus/trans/sm/mux1011
    SLICE_X53Y53.D4      net (fanout=1)        0.478   ipbus/trans/tx_data<11>
    SLICE_X53Y53.D       Tilo                  0.259   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata31
    RAMB16_X2Y14.DIA1    net (fanout=1)        2.404   ipbus/trans_out_wdata<11>
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                      9.317ns (3.011ns logic, 6.306ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM1/Mram_ram (RAM)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.148ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.461 - 0.504)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM1/Mram_ram to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOB11   Trcko_DOB             1.850   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    SLICE_X42Y44.D3      net (fanout=2)        1.407   slaves/ipbr[5]_ipb_rdata<11>
    SLICE_X42Y44.CMUX    Topdc                 0.338   ipb_master_in_ipb_rdata<11>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata35_F
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata35
    SLICE_X51Y53.B1      net (fanout=2)        1.853   ipb_master_in_ipb_rdata<11>
    SLICE_X51Y53.B       Tilo                  0.259   ipbus/trans/tx_data<11>
                                                       ipbus/trans/sm/mux1011
    SLICE_X53Y53.D4      net (fanout=1)        0.478   ipbus/trans/tx_data<11>
    SLICE_X53Y53.D       Tilo                  0.259   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata31
    RAMB16_X2Y14.DIA1    net (fanout=1)        2.404   ipbus/trans_out_wdata<11>
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                      9.148ns (3.006ns logic, 6.142ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave0/reg_0_9 (SLICE_X47Y53.A3), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/ipbus_rx_ram/Mram_ram21 (RAM)
  Destination:          slaves/slave0/reg_0_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      9.867ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.570 - 0.574)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/ipbus_rx_ram/Mram_ram21 to slaves/slave0/reg_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y42.DOB1    Trcko_DOB             1.850   ipbus/udp_if/ipbus_rx_ram/Mram_ram21
                                                       ipbus/udp_if/ipbus_rx_ram/Mram_ram21
    SLICE_X46Y56.C6      net (fanout=2)        2.885   ipbus/trans_in_udp_rdata<9>
    SLICE_X46Y56.C       Tilo                  0.205   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_rxd321
    SLICE_X45Y46.A4      net (fanout=8)        2.668   ipbus/trans/rx_data<9>
    SLICE_X45Y46.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_9_BRB5
                                                       ipbus/trans/sm/Mmux_ipb_out_ipb_wdata321
    SLICE_X47Y53.A3      net (fanout=7)        1.773   ipb_master_out_ipb_wdata<9>
    SLICE_X47Y53.CLK     Tas                   0.227   slaves/slave0/reg_0<4>
                                                       ipb_master_out_ipb_wdata<9>_rt
                                                       slaves/slave0/reg_0_9
    -------------------------------------------------  ---------------------------
    Total                                      9.867ns (2.541ns logic, 7.326ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/iface/rxf_0_BRB0 (FF)
  Destination:          slaves/slave0/reg_0_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      6.807ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.236 - 0.247)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/rxf_0_BRB0 to slaves/slave0/reg_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.AQ      Tcko                  0.408   ipbus/trans/iface/rxf_0_BRB1
                                                       ipbus/trans/iface/rxf_0_BRB0
    SLICE_X46Y56.C5      net (fanout=48)       1.267   ipbus/trans/iface/rxf_0_BRB0
    SLICE_X46Y56.C       Tilo                  0.205   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_rxd321
    SLICE_X45Y46.A4      net (fanout=8)        2.668   ipbus/trans/rx_data<9>
    SLICE_X45Y46.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_9_BRB5
                                                       ipbus/trans/sm/Mmux_ipb_out_ipb_wdata321
    SLICE_X47Y53.A3      net (fanout=7)        1.773   ipb_master_out_ipb_wdata<9>
    SLICE_X47Y53.CLK     Tas                   0.227   slaves/slave0/reg_0<4>
                                                       ipb_master_out_ipb_wdata<9>_rt
                                                       slaves/slave0/reg_0_9
    -------------------------------------------------  ---------------------------
    Total                                      6.807ns (1.099ns logic, 5.708ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/iface/rxf_9_BRB1 (FF)
  Destination:          slaves/slave0/reg_0_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      6.510ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.236 - 0.254)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/rxf_9_BRB1 to slaves/slave0/reg_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.AMUX    Tshcko                0.455   ipbus/trans/iface/rxf_8_BRB2
                                                       ipbus/trans/iface/rxf_9_BRB1
    SLICE_X46Y56.C1      net (fanout=2)        0.923   ipbus/trans/iface/rxf_9_BRB1
    SLICE_X46Y56.C       Tilo                  0.205   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_rxd321
    SLICE_X45Y46.A4      net (fanout=8)        2.668   ipbus/trans/rx_data<9>
    SLICE_X45Y46.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_9_BRB5
                                                       ipbus/trans/sm/Mmux_ipb_out_ipb_wdata321
    SLICE_X47Y53.A3      net (fanout=7)        1.773   ipb_master_out_ipb_wdata<9>
    SLICE_X47Y53.CLK     Tas                   0.227   slaves/slave0/reg_0<4>
                                                       ipb_master_out_ipb_wdata<9>_rt
                                                       slaves/slave0/reg_0_9
    -------------------------------------------------  ---------------------------
    Total                                      6.510ns (1.146ns logic, 5.364ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/slave3/ipbus_out_ipb_rdata_25 (SLICE_X40Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave3/reg_0_25 (FF)
  Destination:          slaves/slave3/ipbus_out_ipb_rdata_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave3/reg_0_25 to slaves/slave3/ipbus_out_ipb_rdata_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.BQ      Tcko                  0.198   slaves/slave3/reg_0<27>
                                                       slaves/slave3/reg_0_25
    SLICE_X40Y57.A5      net (fanout=1)        0.047   slaves/slave3/reg_0<25>
    SLICE_X40Y57.CLK     Tah         (-Th)    -0.121   slaves/ipbr[3]_ipb_rdata<31>
                                                       slaves/slave3/mux1711
                                                       slaves/slave3/ipbus_out_ipb_rdata_25
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.319ns logic, 0.047ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_2 (SLICE_X46Y64.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/req_send_buf_1 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_buf_1 to ipbus/udp_if/clock_crossing_if/req_send_buf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y64.CQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_1
    SLICE_X46Y64.DX      net (fanout=2)        0.131   ipbus/udp_if/clock_crossing_if/req_send_buf<1>
    SLICE_X46Y64.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_2
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave1/ipbus_out_ipb_rdata_23 (SLICE_X38Y55.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_23 (FF)
  Destination:          slaves/slave1/ipbus_out_ipb_rdata_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_23 to slaves/slave1/ipbus_out_ipb_rdata_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y55.CQ      Tcko                  0.198   slaves/slave1/reg_0<24>
                                                       slaves/slave1/reg_0_23
    SLICE_X38Y55.D5      net (fanout=1)        0.074   slaves/slave1/reg_0<23>
    SLICE_X38Y55.CLK     Tah         (-Th)    -0.131   slaves/ipbr[1]_ipb_rdata<22>
                                                       slaves/slave1/mux1511
                                                       slaves/slave1/ipbus_out_ipb_rdata_23
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.329ns logic, 0.074ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKB
  Logical resource: slaves/RAM2/Mram_ram/CLKB
  Location pin: RAMB16_X2Y24.CLKB
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKB
  Logical resource: slaves/RAM1/Mram_ram/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X2Y12.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout3" TS_hit1 * 8 PHASE 1.171875 ns HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout3" TS_hit1 * 8 PHASE 1.171875 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: hit1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout1" TS_hit1 * 8 PHASE 0.390625 ns HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout1" TS_hit1 * 8 PHASE 0.390625 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y49.CLK
  Clock network: hit1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout5 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout5" TS_hit1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 276 paths analyzed, 76 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.458ns.
--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X40Y44.A4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_15 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.423ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_15 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y48.DQ      Tcko                  0.408   slaves/lockCounter<15>
                                                       slaves/lockCounter_15
    SLICE_X41Y48.D1      net (fanout=2)        0.630   slaves/lockCounter<15>
    SLICE_X41Y48.D       Tilo                  0.259   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>3
    SLICE_X40Y44.A4      net (fanout=1)        0.785   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X40Y44.CLK     Tas                   0.341   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.423ns (1.008ns logic, 1.415ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_16 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.276ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_16 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y49.AQ      Tcko                  0.408   slaves/lockCounter<19>
                                                       slaves/lockCounter_16
    SLICE_X41Y48.D3      net (fanout=2)        0.483   slaves/lockCounter<16>
    SLICE_X41Y48.D       Tilo                  0.259   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>3
    SLICE_X40Y44.A4      net (fanout=1)        0.785   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X40Y44.CLK     Tas                   0.341   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.276ns (1.008ns logic, 1.268ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_17 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.245ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_17 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y49.BQ      Tcko                  0.408   slaves/lockCounter<19>
                                                       slaves/lockCounter_17
    SLICE_X41Y48.D6      net (fanout=2)        0.452   slaves/lockCounter<17>
    SLICE_X41Y48.D       Tilo                  0.259   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>3
    SLICE_X40Y44.A4      net (fanout=1)        0.785   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X40Y44.CLK     Tas                   0.341   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (1.008ns logic, 1.237ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X40Y44.A3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_9 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.289ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_9 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y47.BQ      Tcko                  0.408   slaves/lockCounter<11>
                                                       slaves/lockCounter_9
    SLICE_X40Y44.D2      net (fanout=2)        1.037   slaves/lockCounter<9>
    SLICE_X40Y44.D       Tilo                  0.205   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X40Y44.A3      net (fanout=1)        0.298   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X40Y44.CLK     Tas                   0.341   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (0.954ns logic, 1.335ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_8 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_8 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y47.AQ      Tcko                  0.408   slaves/lockCounter<11>
                                                       slaves/lockCounter_8
    SLICE_X40Y44.D1      net (fanout=2)        1.035   slaves/lockCounter<8>
    SLICE_X40Y44.D       Tilo                  0.205   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X40Y44.A3      net (fanout=1)        0.298   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X40Y44.CLK     Tas                   0.341   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (0.954ns logic, 1.333ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_10 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.046ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_10 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y47.CQ      Tcko                  0.408   slaves/lockCounter<11>
                                                       slaves/lockCounter_10
    SLICE_X40Y44.D3      net (fanout=2)        0.794   slaves/lockCounter<10>
    SLICE_X40Y44.D       Tilo                  0.205   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X40Y44.A3      net (fanout=1)        0.298   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X40Y44.CLK     Tas                   0.341   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.046ns (0.954ns logic, 1.092ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X40Y44.A1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_4 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.273ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_4 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.AQ      Tcko                  0.408   slaves/lockCounter<7>
                                                       slaves/lockCounter_4
    SLICE_X40Y44.C1      net (fanout=2)        0.868   slaves/lockCounter<4>
    SLICE_X40Y44.C       Tilo                  0.205   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X40Y44.A1      net (fanout=1)        0.451   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>
    SLICE_X40Y44.CLK     Tas                   0.341   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (0.954ns logic, 1.319ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_1 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.980ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_1 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y45.BQ      Tcko                  0.408   slaves/lockCounter<3>
                                                       slaves/lockCounter_1
    SLICE_X40Y44.C2      net (fanout=2)        0.575   slaves/lockCounter<1>
    SLICE_X40Y44.C       Tilo                  0.205   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X40Y44.A1      net (fanout=1)        0.451   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>
    SLICE_X40Y44.CLK     Tas                   0.341   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      1.980ns (0.954ns logic, 1.026ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_5 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.947ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_5 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.BQ      Tcko                  0.408   slaves/lockCounter<7>
                                                       slaves/lockCounter_5
    SLICE_X40Y44.C4      net (fanout=2)        0.542   slaves/lockCounter<5>
    SLICE_X40Y44.C       Tilo                  0.205   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X40Y44.A1      net (fanout=1)        0.451   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>
    SLICE_X40Y44.CLK     Tas                   0.341   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      1.947ns (0.954ns logic, 0.993ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout5 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout5" TS_hit1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X40Y44.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/lockLed (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 25.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/lockLed to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y44.AQ      Tcko                  0.200   handshakeleds_2_OBUF
                                                       slaves/lockLed
    SLICE_X40Y44.A6      net (fanout=2)        0.027   handshakeleds_2_OBUF
    SLICE_X40Y44.CLK     Tah         (-Th)    -0.190   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockCounter_1 (SLICE_X40Y45.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/lockCounter_1 (FF)
  Destination:          slaves/lockCounter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 25.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/lockCounter_1 to slaves/lockCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y45.BQ      Tcko                  0.200   slaves/lockCounter<3>
                                                       slaves/lockCounter_1
    SLICE_X40Y45.B5      net (fanout=2)        0.075   slaves/lockCounter<1>
    SLICE_X40Y45.CLK     Tah         (-Th)    -0.234   slaves/lockCounter<3>
                                                       slaves/lockCounter<1>_rt
                                                       slaves/Mcount_lockCounter_cy<3>
                                                       slaves/lockCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockCounter_17 (SLICE_X40Y49.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/lockCounter_17 (FF)
  Destination:          slaves/lockCounter_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 25.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/lockCounter_17 to slaves/lockCounter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y49.BQ      Tcko                  0.200   slaves/lockCounter<19>
                                                       slaves/lockCounter_17
    SLICE_X40Y49.B5      net (fanout=2)        0.075   slaves/lockCounter<17>
    SLICE_X40Y49.CLK     Tah         (-Th)    -0.234   slaves/lockCounter<19>
                                                       slaves/lockCounter<17>_rt
                                                       slaves/Mcount_lockCounter_cy<19>
                                                       slaves/lockCounter_17
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout5 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout5" TS_hit1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.270ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout6_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout6_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout5
--------------------------------------------------------------------------------
Slack: 24.570ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/lockCounter<3>/CLK
  Logical resource: slaves/lockCounter_0/CK
  Location pin: SLICE_X40Y45.CLK
  Clock network: REFPLL
--------------------------------------------------------------------------------
Slack: 24.570ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/lockCounter<3>/CLK
  Logical resource: slaves/lockCounter_1/CK
  Location pin: SLICE_X40Y45.CLK
  Clock network: REFPLL
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout0" TS_hit1 * 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.820ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X46Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X46Y54.CX      net (fanout=3)        0.778   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.597ns logic, 0.778ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (SLICE_X46Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.307ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X46Y54.BX      net (fanout=3)        0.780   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    -------------------------------------------------  ---------------------------
    Total                                      1.307ns (0.527ns logic, 0.780ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (SLICE_X46Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.023ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X46Y54.AX      net (fanout=4)        0.496   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    -------------------------------------------------  ---------------------------
    Total                                      1.023ns (0.527ns logic, 0.496ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_hit1 * 8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y54.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y54.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (SLICE_X47Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y54.A6      net (fanout=4)        0.034   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y54.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<0>11_INV_0
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (SLICE_X47Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y54.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y54.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<1>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.413ns logic, 0.072ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_hit1 * 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y6.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0/CK
  Location pin: SLICE_X46Y54.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1/CK
  Location pin: SLICE_X46Y54.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout4" TS_hit1 * 4.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4959 paths analyzed, 817 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.152ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/hit1_2 (SLICE_X35Y63.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hit0_4 (FF)
  Destination:          slaves/TDCchannels/dc1/hit1_2 (FF)
  Requirement:          5.208ns
  Data Path Delay:      5.117ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hit0_4 to slaves/TDCchannels/dc1/hit1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y62.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/hit0<3>
                                                       slaves/TDCchannels/dc1/hit0_4
    SLICE_X31Y62.A1      net (fanout=1)        1.427   slaves/TDCchannels/dc1/hit0<4>
    SLICE_X31Y62.A       Tilo                  0.259   slaves/TDCchannels/dc1/hit0<3>
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o82
    SLICE_X33Y63.A5      net (fanout=1)        0.564   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o81
    SLICE_X33Y63.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o83
    SLICE_X33Y63.B5      net (fanout=2)        0.949   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o
    SLICE_X33Y63.BMUX    Tilo                  0.313   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/Mmux__n0113121
    SLICE_X35Y63.CE      net (fanout=2)        0.615   slaves/TDCchannels/dc1/Mmux__n011312
    SLICE_X35Y63.CLK     Tceck                 0.340   slaves/TDCchannels/dc1/hit1<3>
                                                       slaves/TDCchannels/dc1/hit1_2
    -------------------------------------------------  ---------------------------
    Total                                      5.117ns (1.562ns logic, 3.555ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hit0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/hit1_2 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.916ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hit0_1 to slaves/TDCchannels/dc1/hit1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/hit0<5>
                                                       slaves/TDCchannels/dc1/hit0_1
    SLICE_X28Y62.A1      net (fanout=1)        1.061   slaves/TDCchannels/dc1/hit0<1>
    SLICE_X28Y62.A       Tilo                  0.205   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o8
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o81
    SLICE_X33Y63.A6      net (fanout=1)        0.783   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o8
    SLICE_X33Y63.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o83
    SLICE_X33Y63.B5      net (fanout=2)        0.949   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o
    SLICE_X33Y63.BMUX    Tilo                  0.313   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/Mmux__n0113121
    SLICE_X35Y63.CE      net (fanout=2)        0.615   slaves/TDCchannels/dc1/Mmux__n011312
    SLICE_X35Y63.CLK     Tceck                 0.340   slaves/TDCchannels/dc1/hit1<3>
                                                       slaves/TDCchannels/dc1/hit1_2
    -------------------------------------------------  ---------------------------
    Total                                      4.916ns (1.508ns logic, 3.408ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hit0_6 (FF)
  Destination:          slaves/TDCchannels/dc1/hit1_2 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.866ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hit0_6 to slaves/TDCchannels/dc1/hit1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y66.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/hit0<7>
                                                       slaves/TDCchannels/dc1/hit0_6
    SLICE_X28Y62.A2      net (fanout=1)        1.011   slaves/TDCchannels/dc1/hit0<6>
    SLICE_X28Y62.A       Tilo                  0.205   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o8
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o81
    SLICE_X33Y63.A6      net (fanout=1)        0.783   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o8
    SLICE_X33Y63.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o83
    SLICE_X33Y63.B5      net (fanout=2)        0.949   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o
    SLICE_X33Y63.BMUX    Tilo                  0.313   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/Mmux__n0113121
    SLICE_X35Y63.CE      net (fanout=2)        0.615   slaves/TDCchannels/dc1/Mmux__n011312
    SLICE_X35Y63.CLK     Tceck                 0.340   slaves/TDCchannels/dc1/hit1<3>
                                                       slaves/TDCchannels/dc1/hit1_2
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (1.508ns logic, 3.358ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/hit1_1 (SLICE_X35Y63.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hit0_4 (FF)
  Destination:          slaves/TDCchannels/dc1/hit1_1 (FF)
  Requirement:          5.208ns
  Data Path Delay:      5.101ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hit0_4 to slaves/TDCchannels/dc1/hit1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y62.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/hit0<3>
                                                       slaves/TDCchannels/dc1/hit0_4
    SLICE_X31Y62.A1      net (fanout=1)        1.427   slaves/TDCchannels/dc1/hit0<4>
    SLICE_X31Y62.A       Tilo                  0.259   slaves/TDCchannels/dc1/hit0<3>
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o82
    SLICE_X33Y63.A5      net (fanout=1)        0.564   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o81
    SLICE_X33Y63.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o83
    SLICE_X33Y63.B5      net (fanout=2)        0.949   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o
    SLICE_X33Y63.BMUX    Tilo                  0.313   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/Mmux__n0113121
    SLICE_X35Y63.CE      net (fanout=2)        0.615   slaves/TDCchannels/dc1/Mmux__n011312
    SLICE_X35Y63.CLK     Tceck                 0.324   slaves/TDCchannels/dc1/hit1<3>
                                                       slaves/TDCchannels/dc1/hit1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.101ns (1.546ns logic, 3.555ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hit0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/hit1_1 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.900ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hit0_1 to slaves/TDCchannels/dc1/hit1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/hit0<5>
                                                       slaves/TDCchannels/dc1/hit0_1
    SLICE_X28Y62.A1      net (fanout=1)        1.061   slaves/TDCchannels/dc1/hit0<1>
    SLICE_X28Y62.A       Tilo                  0.205   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o8
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o81
    SLICE_X33Y63.A6      net (fanout=1)        0.783   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o8
    SLICE_X33Y63.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o83
    SLICE_X33Y63.B5      net (fanout=2)        0.949   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o
    SLICE_X33Y63.BMUX    Tilo                  0.313   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/Mmux__n0113121
    SLICE_X35Y63.CE      net (fanout=2)        0.615   slaves/TDCchannels/dc1/Mmux__n011312
    SLICE_X35Y63.CLK     Tceck                 0.324   slaves/TDCchannels/dc1/hit1<3>
                                                       slaves/TDCchannels/dc1/hit1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.900ns (1.492ns logic, 3.408ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hit0_6 (FF)
  Destination:          slaves/TDCchannels/dc1/hit1_1 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.850ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hit0_6 to slaves/TDCchannels/dc1/hit1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y66.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/hit0<7>
                                                       slaves/TDCchannels/dc1/hit0_6
    SLICE_X28Y62.A2      net (fanout=1)        1.011   slaves/TDCchannels/dc1/hit0<6>
    SLICE_X28Y62.A       Tilo                  0.205   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o8
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o81
    SLICE_X33Y63.A6      net (fanout=1)        0.783   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o8
    SLICE_X33Y63.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o83
    SLICE_X33Y63.B5      net (fanout=2)        0.949   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o
    SLICE_X33Y63.BMUX    Tilo                  0.313   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/Mmux__n0113121
    SLICE_X35Y63.CE      net (fanout=2)        0.615   slaves/TDCchannels/dc1/Mmux__n011312
    SLICE_X35Y63.CLK     Tceck                 0.324   slaves/TDCchannels/dc1/hit1<3>
                                                       slaves/TDCchannels/dc1/hit1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (1.492ns logic, 3.358ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/hit1_3 (SLICE_X35Y63.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hit0_4 (FF)
  Destination:          slaves/TDCchannels/dc1/hit1_3 (FF)
  Requirement:          5.208ns
  Data Path Delay:      5.093ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hit0_4 to slaves/TDCchannels/dc1/hit1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y62.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/hit0<3>
                                                       slaves/TDCchannels/dc1/hit0_4
    SLICE_X31Y62.A1      net (fanout=1)        1.427   slaves/TDCchannels/dc1/hit0<4>
    SLICE_X31Y62.A       Tilo                  0.259   slaves/TDCchannels/dc1/hit0<3>
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o82
    SLICE_X33Y63.A5      net (fanout=1)        0.564   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o81
    SLICE_X33Y63.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o83
    SLICE_X33Y63.B5      net (fanout=2)        0.949   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o
    SLICE_X33Y63.BMUX    Tilo                  0.313   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/Mmux__n0113121
    SLICE_X35Y63.CE      net (fanout=2)        0.615   slaves/TDCchannels/dc1/Mmux__n011312
    SLICE_X35Y63.CLK     Tceck                 0.316   slaves/TDCchannels/dc1/hit1<3>
                                                       slaves/TDCchannels/dc1/hit1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.093ns (1.538ns logic, 3.555ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hit0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/hit1_3 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.892ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hit0_1 to slaves/TDCchannels/dc1/hit1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/hit0<5>
                                                       slaves/TDCchannels/dc1/hit0_1
    SLICE_X28Y62.A1      net (fanout=1)        1.061   slaves/TDCchannels/dc1/hit0<1>
    SLICE_X28Y62.A       Tilo                  0.205   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o8
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o81
    SLICE_X33Y63.A6      net (fanout=1)        0.783   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o8
    SLICE_X33Y63.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o83
    SLICE_X33Y63.B5      net (fanout=2)        0.949   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o
    SLICE_X33Y63.BMUX    Tilo                  0.313   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/Mmux__n0113121
    SLICE_X35Y63.CE      net (fanout=2)        0.615   slaves/TDCchannels/dc1/Mmux__n011312
    SLICE_X35Y63.CLK     Tceck                 0.316   slaves/TDCchannels/dc1/hit1<3>
                                                       slaves/TDCchannels/dc1/hit1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (1.484ns logic, 3.408ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hit0_6 (FF)
  Destination:          slaves/TDCchannels/dc1/hit1_3 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.842ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hit0_6 to slaves/TDCchannels/dc1/hit1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y66.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/hit0<7>
                                                       slaves/TDCchannels/dc1/hit0_6
    SLICE_X28Y62.A2      net (fanout=1)        1.011   slaves/TDCchannels/dc1/hit0<6>
    SLICE_X28Y62.A       Tilo                  0.205   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o8
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o81
    SLICE_X33Y63.A6      net (fanout=1)        0.783   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o8
    SLICE_X33Y63.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o83
    SLICE_X33Y63.B5      net (fanout=2)        0.949   slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_10_o
    SLICE_X33Y63.BMUX    Tilo                  0.313   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/Mmux__n0113121
    SLICE_X35Y63.CE      net (fanout=2)        0.615   slaves/TDCchannels/dc1/Mmux__n011312
    SLICE_X35Y63.CLK     Tceck                 0.316   slaves/TDCchannels/dc1/hit1<3>
                                                       slaves/TDCchannels/dc1/hit1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (1.484ns logic, 3.358ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_hit1 * 4.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIA16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_8 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_8 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y55.AQ      Tcko                  0.198   slaves/ramData1<19>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_8
    RAMB16_X2Y26.DIA16   net (fanout=2)        0.159   slaves/ramData1<16>
    RAMB16_X2Y26.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.145ns logic, 0.159ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIA24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_0 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_0 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y55.AMUX    Tshcko                0.244   slaves/ramData1<19>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_0
    RAMB16_X2Y26.DIA24   net (fanout=1)        0.147   slaves/ramData1<24>
    RAMB16_X2Y26.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.191ns logic, 0.147ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_9 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.370ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_9 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y55.BQ      Tcko                  0.198   slaves/ramData1<19>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_9
    RAMB16_X2Y26.DIA17   net (fanout=2)        0.225   slaves/ramData1<17>
    RAMB16_X2Y26.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.370ns (0.145ns logic, 0.225ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_hit1 * 4.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKA
  Logical resource: slaves/RAM2/Mram_ram/CLKA
  Location pin: RAMB16_X2Y24.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKA
  Logical resource: slaves/RAM1/Mram_ram/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 3.478ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout2" TS_hit1 * 8 PHASE 0.78125 ns HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout2" TS_hit1 * 8 PHASE 0.78125 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout2
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: hit1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  14.955ns.
--------------------------------------------------------------------------------

Paths for end point gmii_txd<6> (H12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 14.955ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_6 (FF)
  Destination:          gmii_txd<6> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.989ns (Levels of Logic = 1)
  Clock Path Delay:     9.675ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp635.IMUX
    DCM_X0Y3.CLKIN       net (fanout=112)      5.869   sysclk_b
    DCM_X0Y3.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y5.I0      net (fanout=1)        0.718   clocks/clk_125_i
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X54Y84.CLK     net (fanout=975)      1.219   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.675ns (1.869ns logic, 7.806ns route)
                                                       (19.3% logic, 80.7% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_6 to gmii_txd<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.CQ      Tcko                  0.408   gmii_txd_6_OBUF
                                                       eth/gmii_txd_6
    H12.O                net (fanout=1)        2.200   gmii_txd_6_OBUF
    H12.PAD              Tioop                 2.381   gmii_txd<6>
                                                       gmii_txd_6_OBUF
                                                       gmii_txd<6>
    -------------------------------------------------  ---------------------------
    Total                                      4.989ns (2.789ns logic, 2.200ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_er (G18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 14.880ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_er (FF)
  Destination:          gmii_tx_er (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.896ns (Levels of Logic = 1)
  Clock Path Delay:     9.693ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp635.IMUX
    DCM_X0Y3.CLKIN       net (fanout=112)      5.869   sysclk_b
    DCM_X0Y3.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y5.I0      net (fanout=1)        0.718   clocks/clk_125_i
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X53Y72.CLK     net (fanout=975)      1.237   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.693ns (1.869ns logic, 7.824ns route)
                                                       (19.3% logic, 80.7% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_er to gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y72.BQ      Tcko                  0.391   gmii_tx_er_OBUF
                                                       eth/gmii_tx_er
    G18.O                net (fanout=1)        2.124   gmii_tx_er_OBUF
    G18.PAD              Tioop                 2.381   gmii_tx_er
                                                       gmii_tx_er_OBUF
                                                       gmii_tx_er
    -------------------------------------------------  ---------------------------
    Total                                      4.896ns (2.772ns logic, 2.124ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_en (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 14.801ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_en (FF)
  Destination:          gmii_tx_en (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.817ns (Levels of Logic = 1)
  Clock Path Delay:     9.693ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp635.IMUX
    DCM_X0Y3.CLKIN       net (fanout=112)      5.869   sysclk_b
    DCM_X0Y3.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y5.I0      net (fanout=1)        0.718   clocks/clk_125_i
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X53Y72.CLK     net (fanout=975)      1.237   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.693ns (1.869ns logic, 7.824ns route)
                                                       (19.3% logic, 80.7% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_en to gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y72.BMUX    Tshcko                0.461   gmii_tx_er_OBUF
                                                       eth/gmii_tx_en
    H15.O                net (fanout=1)        1.975   gmii_tx_en_OBUF
    H15.PAD              Tioop                 2.381   gmii_tx_en
                                                       gmii_tx_en_OBUF
                                                       gmii_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      4.817ns (2.842ns logic, 1.975ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<5> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.151ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_5 (FF)
  Destination:          gmii_txd<5> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.757ns (Levels of Logic = 1)
  Clock Path Delay:     5.685ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp635.IMUX
    DCM_X0Y3.CLKIN       net (fanout=112)      3.600   sysclk_b
    DCM_X0Y3.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y5.I0      net (fanout=1)        0.263   clocks/clk_125_i
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y85.CLK     net (fanout=975)      0.670   clk125
    -------------------------------------------------  ---------------------------
    Total                                      5.685ns (1.152ns logic, 4.533ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_5 to gmii_txd<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y85.AQ      Tcko                  0.198   gmii_txd_5_OBUF
                                                       eth/gmii_txd_5
    G14.O                net (fanout=1)        1.163   gmii_txd_5_OBUF
    G14.PAD              Tioop                 1.396   gmii_txd<5>
                                                       gmii_txd_5_OBUF
                                                       gmii_txd<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (1.594ns logic, 1.163ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<7> (K12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.159ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_7 (FF)
  Destination:          gmii_txd<7> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.760ns (Levels of Logic = 1)
  Clock Path Delay:     5.690ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp635.IMUX
    DCM_X0Y3.CLKIN       net (fanout=112)      3.600   sysclk_b
    DCM_X0Y3.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y5.I0      net (fanout=1)        0.263   clocks/clk_125_i
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y83.CLK     net (fanout=975)      0.675   clk125
    -------------------------------------------------  ---------------------------
    Total                                      5.690ns (1.152ns logic, 4.538ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_7 to gmii_txd<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y83.CQ      Tcko                  0.234   gmii_txd_7_OBUF
                                                       eth/gmii_txd_7
    K12.O                net (fanout=1)        1.130   gmii_txd_7_OBUF
    K12.PAD              Tioop                 1.396   gmii_txd<7>
                                                       gmii_txd_7_OBUF
                                                       gmii_txd<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (1.630ns logic, 1.130ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<3> (K13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.163ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_3 (FF)
  Destination:          gmii_txd<3> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.761ns (Levels of Logic = 1)
  Clock Path Delay:     5.693ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp635.IMUX
    DCM_X0Y3.CLKIN       net (fanout=112)      3.600   sysclk_b
    DCM_X0Y3.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y5.I0      net (fanout=1)        0.263   clocks/clk_125_i
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y81.CLK     net (fanout=975)      0.678   clk125
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (1.152ns logic, 4.541ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_3 to gmii_txd<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.DQ      Tcko                  0.234   gmii_txd_3_OBUF
                                                       eth/gmii_txd_3
    K13.O                net (fanout=1)        1.131   gmii_txd_3_OBUF
    K13.PAD              Tioop                 1.396   gmii_txd<3>
                                                       gmii_txd_3_OBUF
                                                       gmii_txd<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (1.630ns logic, 1.131ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp635.IMUX.5
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp642.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp635.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp635.IMUX.2
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp642.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp635.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp635.IMUX.3
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp642.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp635.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp635.IMUX.4
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp642.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp635.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp635.IMUX.7
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp642.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp635.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp635.IMUX.16
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp642.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp635.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      5.997ns|      9.800ns|            0|            0|         5051|        78396|
| TS_clocks_clk_125_i           |      8.000ns|      7.840ns|          N/A|            0|            0|        47475|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     10.063ns|          N/A|            0|            0|        30921|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_hit1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_hit1                        |     25.000ns|     10.000ns|     24.730ns|            0|            0|            0|         5244|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|     25.000ns|      2.458ns|          N/A|            0|            0|          276|            0|
| lkout5                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.820ns|          N/A|            0|            0|            9|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      5.152ns|          N/A|            0|            0|         4959|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      3.896ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        14.801(R)|      SLOW  |         8.329(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        14.880(R)|      SLOW  |         8.401(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        14.569(R)|      SLOW  |         8.173(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        14.709(R)|      SLOW  |         8.269(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        14.611(R)|      SLOW  |         8.190(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        14.579(R)|      SLOW  |         8.163(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        14.738(R)|      SLOW  |         8.273(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        14.552(R)|      SLOW  |         8.151(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        14.955(R)|      SLOW  |         8.459(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        14.564(R)|      SLOW  |         8.159(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    3.896|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   10.063|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 0.403 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       14.801|      SLOW  |        8.329|      FAST  |         0.249|
gmii_tx_er                                     |       14.880|      SLOW  |        8.401|      FAST  |         0.328|
gmii_txd<0>                                    |       14.569|      SLOW  |        8.173|      FAST  |         0.017|
gmii_txd<1>                                    |       14.709|      SLOW  |        8.269|      FAST  |         0.157|
gmii_txd<2>                                    |       14.611|      SLOW  |        8.190|      FAST  |         0.059|
gmii_txd<3>                                    |       14.579|      SLOW  |        8.163|      FAST  |         0.027|
gmii_txd<4>                                    |       14.738|      SLOW  |        8.273|      FAST  |         0.186|
gmii_txd<5>                                    |       14.552|      SLOW  |        8.151|      FAST  |         0.000|
gmii_txd<6>                                    |       14.955|      SLOW  |        8.459|      FAST  |         0.403|
gmii_txd<7>                                    |       14.564|      SLOW  |        8.159|      FAST  |         0.012|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 5  Score: 567  (Setup/Max: 567, Hold: 0)

Constraints cover 90661 paths, 2 nets, and 24195 connections

Design statistics:
   Minimum period:  10.063ns{1}   (Maximum frequency:  99.374MHz)
   Maximum path delay from/to any node:   1.981ns
   Maximum net skew:   0.274ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  14.955ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 10 16:50:02 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 554 MB



