The Verilog modules in the top-level entity of the core are         described in the following tables. The table elements represent         the subblocks in the Block Diagram.

\begin{table}[H]
  \centering
  \begin{tabularx}{\textwidth}{|l|l|X|}

    \hline
    \rowcolor{iob-green}
    {\bf Module} & {\bf Name} & {\bf Description}  \\ \hline \hline

    \input general_operation_subblocks_tab

  \end{tabularx}
  \caption{General operation group}
  \label{general_operation_subblocks_tab:is}
\end{table}
\clearpage