{
  "Top": "main",
  "RtlTop": "main",
  "RtlPrefix": "",
  "RtlSubPrefix": "main_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top main -name main",
      "set_directive_top main -name main"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "main"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "main",
    "Version": "1.0",
    "DisplayName": "Main",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_main_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/test\/vivado_main.cpp",
      "..\/..\/..\/src\/ban.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/main_b_num_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/main_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/main_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/main_fdiv_32ns_32ns_32_9_no_dsp_1.vhd",
      "impl\/vhdl\/main_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/main_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/main_mux_32_32_1_1.vhd",
      "impl\/vhdl\/main_operator_div.vhd",
      "impl\/vhdl\/main_operator_mul.vhd",
      "impl\/vhdl\/main_operator_mul_b_num_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/main_operator_Pipeline_VITIS_LOOP_21_1.vhd",
      "impl\/vhdl\/main_operator_Pipeline_VITIS_LOOP_80_1.vhd",
      "impl\/vhdl\/main_operator_Pipeline_VITIS_LOOP_82_1.vhd",
      "impl\/vhdl\/main_operator_Pipeline_VITIS_LOOP_82_1_s.vhd",
      "impl\/vhdl\/main_operator_Pipeline_VITIS_LOOP_90_2.vhd",
      "impl\/vhdl\/main_operator_Pipeline_VITIS_LOOP_90_2_s.vhd",
      "impl\/vhdl\/main_operator_Pipeline_VITIS_LOOP_102_3.vhd",
      "impl\/vhdl\/main_operator_Pipeline_VITIS_LOOP_165_2.vhd",
      "impl\/vhdl\/main_operator_Pipeline_VITIS_LOOP_165_2_b_num_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/main_operator_Pipeline_VITIS_LOOP_167_2.vhd",
      "impl\/vhdl\/main_operator_Pipeline_VITIS_LOOP_167_2_b_num_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/main_p_div_body.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_161_2.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_161_22.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_165_2.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_165_23.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_165_24.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_192_1.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_196_1.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_198_2.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_201_2.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_202_2.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_213_3.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_217_3.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_218_4.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_219_4.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_221_6.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_223_4.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_224_5.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_224_6.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_225_6.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_227_7.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_228_5.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_230_7.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_231_7.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_234_5.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_234_6.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_238_5.vhd",
      "impl\/vhdl\/main_p_div_body_Pipeline_VITIS_LOOP_239_6.vhd",
      "impl\/vhdl\/main_p_sum.vhd",
      "impl\/vhdl\/main_p_sum_Pipeline_VITIS_LOOP_80_1.vhd",
      "impl\/vhdl\/main_p_sum_Pipeline_VITIS_LOOP_82_1.vhd",
      "impl\/vhdl\/main_p_sum_Pipeline_VITIS_LOOP_86_2.vhd",
      "impl\/vhdl\/main_p_sum_Pipeline_VITIS_LOOP_90_2.vhd",
      "impl\/vhdl\/main_p_sum_Pipeline_VITIS_LOOP_98_3.vhd",
      "impl\/vhdl\/main_p_sum_Pipeline_VITIS_LOOP_102_3.vhd",
      "impl\/vhdl\/main_p_sum_Pipeline_VITIS_LOOP_108_1.vhd",
      "impl\/vhdl\/main_p_sum_Pipeline_VITIS_LOOP_108_1_b_num_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/main_p_sum_Pipeline_VITIS_LOOP_112_1.vhd",
      "impl\/vhdl\/main.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/main_b_num_ROM_AUTO_1R.dat",
      "impl\/verilog\/main_b_num_ROM_AUTO_1R.v",
      "impl\/verilog\/main_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/main_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/main_fdiv_32ns_32ns_32_9_no_dsp_1.v",
      "impl\/verilog\/main_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/main_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/main_mux_32_32_1_1.v",
      "impl\/verilog\/main_operator_div.v",
      "impl\/verilog\/main_operator_mul.v",
      "impl\/verilog\/main_operator_mul_b_num_ROM_AUTO_1R.dat",
      "impl\/verilog\/main_operator_mul_b_num_ROM_AUTO_1R.v",
      "impl\/verilog\/main_operator_Pipeline_VITIS_LOOP_21_1.v",
      "impl\/verilog\/main_operator_Pipeline_VITIS_LOOP_80_1.v",
      "impl\/verilog\/main_operator_Pipeline_VITIS_LOOP_82_1.v",
      "impl\/verilog\/main_operator_Pipeline_VITIS_LOOP_82_1_s.v",
      "impl\/verilog\/main_operator_Pipeline_VITIS_LOOP_90_2.v",
      "impl\/verilog\/main_operator_Pipeline_VITIS_LOOP_90_2_s.v",
      "impl\/verilog\/main_operator_Pipeline_VITIS_LOOP_102_3.v",
      "impl\/verilog\/main_operator_Pipeline_VITIS_LOOP_165_2.v",
      "impl\/verilog\/main_operator_Pipeline_VITIS_LOOP_165_2_b_num_ROM_AUTO_1R.dat",
      "impl\/verilog\/main_operator_Pipeline_VITIS_LOOP_165_2_b_num_ROM_AUTO_1R.v",
      "impl\/verilog\/main_operator_Pipeline_VITIS_LOOP_167_2.v",
      "impl\/verilog\/main_operator_Pipeline_VITIS_LOOP_167_2_b_num_ROM_AUTO_1R.dat",
      "impl\/verilog\/main_operator_Pipeline_VITIS_LOOP_167_2_b_num_ROM_AUTO_1R.v",
      "impl\/verilog\/main_p_div_body.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_161_2.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_161_22.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_165_2.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_165_23.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_165_24.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_192_1.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_196_1.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_198_2.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_201_2.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_202_2.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_213_3.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_217_3.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_218_4.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_219_4.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_221_6.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_223_4.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_224_5.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_224_6.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_225_6.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_227_7.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_228_5.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_230_7.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_231_7.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_234_5.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_234_6.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_238_5.v",
      "impl\/verilog\/main_p_div_body_Pipeline_VITIS_LOOP_239_6.v",
      "impl\/verilog\/main_p_sum.v",
      "impl\/verilog\/main_p_sum_Pipeline_VITIS_LOOP_80_1.v",
      "impl\/verilog\/main_p_sum_Pipeline_VITIS_LOOP_82_1.v",
      "impl\/verilog\/main_p_sum_Pipeline_VITIS_LOOP_86_2.v",
      "impl\/verilog\/main_p_sum_Pipeline_VITIS_LOOP_90_2.v",
      "impl\/verilog\/main_p_sum_Pipeline_VITIS_LOOP_98_3.v",
      "impl\/verilog\/main_p_sum_Pipeline_VITIS_LOOP_102_3.v",
      "impl\/verilog\/main_p_sum_Pipeline_VITIS_LOOP_108_1.v",
      "impl\/verilog\/main_p_sum_Pipeline_VITIS_LOOP_108_1_b_num_ROM_AUTO_1R.dat",
      "impl\/verilog\/main_p_sum_Pipeline_VITIS_LOOP_108_1_b_num_ROM_AUTO_1R.v",
      "impl\/verilog\/main_p_sum_Pipeline_VITIS_LOOP_112_1.v",
      "impl\/verilog\/main.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/main_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/main_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl",
      "impl\/misc\/main_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/main.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "main_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name main_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "main_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name main_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "main_fdiv_32ns_32ns_32_9_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name main_fdiv_32ns_32ns_32_9_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "main_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name main_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "main",
      "Instances": [
        {
          "ModuleName": "p_sum",
          "InstanceName": "grp_p_sum_fu_22",
          "Instances": [
            {
              "ModuleName": "p_sum_Pipeline_VITIS_LOOP_82_1",
              "InstanceName": "grp_p_sum_Pipeline_VITIS_LOOP_82_1_fu_168"
            },
            {
              "ModuleName": "p_sum_Pipeline_VITIS_LOOP_90_2",
              "InstanceName": "grp_p_sum_Pipeline_VITIS_LOOP_90_2_fu_175"
            },
            {
              "ModuleName": "p_sum_Pipeline_VITIS_LOOP_102_3",
              "InstanceName": "grp_p_sum_Pipeline_VITIS_LOOP_102_3_fu_184"
            }
          ]
        },
        {
          "ModuleName": "operator_mul",
          "InstanceName": "grp_operator_mul_fu_42",
          "Instances": [
            {
              "ModuleName": "operator_Pipeline_VITIS_LOOP_21_1",
              "InstanceName": "grp_operator_Pipeline_VITIS_LOOP_21_1_fu_176"
            },
            {
              "ModuleName": "operator_Pipeline_VITIS_LOOP_82_1",
              "InstanceName": "grp_operator_Pipeline_VITIS_LOOP_82_1_fu_186"
            },
            {
              "ModuleName": "operator_Pipeline_VITIS_LOOP_90_2",
              "InstanceName": "grp_operator_Pipeline_VITIS_LOOP_90_2_fu_193"
            },
            {
              "ModuleName": "operator_Pipeline_VITIS_LOOP_102_3",
              "InstanceName": "grp_operator_Pipeline_VITIS_LOOP_102_3_fu_202"
            }
          ]
        },
        {
          "ModuleName": "p_sum",
          "InstanceName": "grp_p_sum_fu_32",
          "Instances": [
            {
              "ModuleName": "p_sum_Pipeline_VITIS_LOOP_82_1",
              "InstanceName": "grp_p_sum_Pipeline_VITIS_LOOP_82_1_fu_168"
            },
            {
              "ModuleName": "p_sum_Pipeline_VITIS_LOOP_90_2",
              "InstanceName": "grp_p_sum_Pipeline_VITIS_LOOP_90_2_fu_175"
            },
            {
              "ModuleName": "p_sum_Pipeline_VITIS_LOOP_102_3",
              "InstanceName": "grp_p_sum_Pipeline_VITIS_LOOP_102_3_fu_184"
            }
          ]
        }
      ]
    },
    "Info": {
      "p_sum_Pipeline_VITIS_LOOP_82_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_sum_Pipeline_VITIS_LOOP_90_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_sum_Pipeline_VITIS_LOOP_102_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_sum": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "operator_Pipeline_VITIS_LOOP_21_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "operator_Pipeline_VITIS_LOOP_82_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "operator_Pipeline_VITIS_LOOP_90_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "operator_Pipeline_VITIS_LOOP_102_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "operator_mul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "p_sum_Pipeline_VITIS_LOOP_82_1": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.677"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_82_1",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "41",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "158",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_sum_Pipeline_VITIS_LOOP_90_2": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "5",
          "PipelineIIMin": "3",
          "PipelineIIMax": "5",
          "PipelineII": "3 ~ 5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.100"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_2",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "3",
            "Latency": "1 ~ 3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "104",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "112",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_sum_Pipeline_VITIS_LOOP_102_3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.557"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_102_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "70",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "129",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_sum": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.913"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_112_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "865",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "999",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "operator_Pipeline_VITIS_LOOP_21_1": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.975"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_1",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "100",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "58",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "operator_Pipeline_VITIS_LOOP_82_1": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.677"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_82_1",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "41",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "158",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "operator_Pipeline_VITIS_LOOP_90_2": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "5",
          "PipelineIIMin": "3",
          "PipelineIIMax": "5",
          "PipelineII": "3 ~ 5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.100"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_2",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "3",
            "Latency": "1 ~ 3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "104",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "112",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "operator_Pipeline_VITIS_LOOP_102_3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.557"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_102_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "70",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "129",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "operator_mul": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_165_1",
            "TripCount": "3",
            "LatencyMin": "21",
            "LatencyMax": "75",
            "Latency": "21 ~ 75",
            "PipelineII": "",
            "PipelineDepthMin": "7",
            "PipelineDepthMax": "25",
            "PipelineDepth": "7 ~ 25",
            "Loops": [{
                "Name": "VITIS_LOOP_167_2",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "18",
                "Latency": "0 ~ 18",
                "PipelineII": "",
                "PipelineDepth": "9"
              }]
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "5",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "977",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1180",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "main": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "9",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "2712",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3290",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-02-04 13:42:56 CET",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
