Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin32) Build 1071353 Tue Nov 18 16:37:30 MST 2014
| Date         : Wed Mar  4 21:41:02 2015
| Host         : roy-virtual-machine running 32-bit Ubuntu 14.04.1 LTS
| Command      : report_control_sets -verbose -file design_wrapper_control_sets_placed.rpt
| Design       : design_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   170 |
| Minimum Number of register sites lost to control set restrictions |   496 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             356 |          118 |
| No           | No                    | Yes                    |             103 |           34 |
| No           | Yes                   | No                     |             508 |          175 |
| Yes          | No                    | No                     |             773 |          191 |
| Yes          | No                    | Yes                    |              86 |           22 |
| Yes          | Yes                   | No                     |            1254 |          338 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                             |                                                                                                                                   Enable Signal                                                                                                                                  |                                                                                                                                  Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                               | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                1 |              1 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                               | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                1 |              1 |
|  O2_CLK_IBUF_BUFG                                                    | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                                                        | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                                                          |                1 |              1 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                   | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                1 |              1 |
|  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_slv_reg3_set_reg |                                                                                                                                                                                                                                                                                  | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reset                                                                                                                                                                                                                     |                1 |              1 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                                                        | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                                                          |                1 |              1 |
|  O2_CLK_IBUF_BUFG                                                    |                                                                                                                                                                                                                                                                                  | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                  |                1 |              1 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                    | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                1 |              1 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                    | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                1 |              1 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                               |                1 |              2 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                   |                1 |              2 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                   |                2 |              2 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                          |                1 |              2 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                        |                1 |              2 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                        |                1 |              2 |
|  O2_CLK_IBUF_BUFG                                                    |                                                                                                                                                                                                                                                                                  | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                                            |                1 |              2 |
| ~O2_CLK_IBUF_BUFG                                                    |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                2 |              2 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                                            |                1 |              3 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |              4 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                   | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              4 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                                                                                                         | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3                                                                                                                                           |                2 |              4 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                            |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                   |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/I11[0]                                                                                                      | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/O1[0] |                1 |              4 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                               | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              4 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                      | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/n_0_pushed_commands[3]_i_1                                                                                                                                           |                2 |              4 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_dma_2/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_0_in                                                                                                                                                                              |                1 |              4 |
| ~O2_CLK_IBUF_BUFG                                                    | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_2                                                                                                                                                                                                                     | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_1                                                                                                                                                                                                                      |                2 |              4 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/n_0_GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1                                                                                                                                                                   |                1 |              4 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                                                                                                                                         | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1                                                                                                                                           |                1 |              4 |
|  O2_CLK_IBUF_BUFG                                                    |                                                                                                                                                                                                                                                                                  | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                                                          |                1 |              4 |
|  O2_CLK_IBUF_BUFG                                                    |                                                                                                                                                                                                                                                                                  | design_i/proc_sys_reset1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                       |                3 |              4 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                             | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                           |                2 |              5 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                |                1 |              5 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                           |                1 |              5 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                       |                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[2]                                                                                                                                                    |                2 |              5 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                              |                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                        |                4 |              5 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                             | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                4 |              5 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]              | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                1 |              6 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/O4                                                                                                                                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                3 |              6 |
|  O2_CLK_IBUF_BUFG                                                    | design_i/proc_sys_reset1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                       | design_i/proc_sys_reset1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                 |                1 |              6 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_S2MM_DMA_MNGR/s2mm_all_idle                                                                                                                                                                                                                              | design_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                   |                2 |              6 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | design_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                  |                1 |              6 |
|  O2_CLK_IBUF_BUFG                                                    |                                                                                                                                                                                                                                                                                  | design_i/CLReceive_0/U0/CLReceive_M00_AXIS_inst/n_0_LED[6]_i_1                                                                                                                                                                                                                    |                2 |              7 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                                 | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                        |                3 |              7 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                           |                4 |              7 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O15                                                                                                                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                           |                4 |              7 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                  | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                4 |              7 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                         | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out0                                                                                            |                2 |              7 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/O15[0]                                                                                                      | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/O8[0] |                3 |              7 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O5[0]                                                                                                                      | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[2]                                                                                                                                                    |                1 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                   |                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I30[0]                                                                                                                     | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O13                                                                                                                         |                2 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                              | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                           |                4 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                       | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O13                                                                                                                         |                1 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I16[0]                                                                                                                     | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                           |                3 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I19[0]                                                                                                                     | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                           |                2 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I22[0]                                                                                                                     | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                           |                2 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I28[0]                                                                                                                     | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                           |                2 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I25[0]                                                                                                                     | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                           |                2 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O8[0]                                                                                                                      | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                           |                2 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I31[0]                                                                                                                     | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                           |                3 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O16[0]                                                                                                                     | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O13                                                                                                                         |                1 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O18[0]                                                                                                                     | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O13                                                                                                                         |                1 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O28[0]                                                                                                                     | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O13                                                                                                                         |                2 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O29[0]                                                                                                                     | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O13                                                                                                                         |                1 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O30[0]                                                                                                                     | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O13                                                                                                                         |                2 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O31[0]                                                                                                                     | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O13                                                                                                                         |                2 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O6[0]                                                                                                                      | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                           |                2 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/O6                                                                                                                           | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1                                                                                                                                                  |                1 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                               | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                      |                3 |              8 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_262_in                                                                                                                   | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                           |                3 |              9 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]              | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              9 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/O12[0]            | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              9 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                      |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                                |                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                              | design_i/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/SR[0]                                                                                                                                                                                                                          |                2 |             10 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                   | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                               |                2 |             10 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                                  | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                |                2 |             10 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/processing_system7_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                               |                3 |             10 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                          |                2 |             10 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                             | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                           |                2 |             10 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                4 |             12 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  O2_CLK_IBUF_BUFG                                                    | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                       | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1[1]                                                                                                                                                   |                4 |             12 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                4 |             12 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                7 |             12 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             13 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                              | design_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/I3[0]                                                                                                                                                                                                               |                5 |             13 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/E[0] | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                3 |             14 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |             14 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                2 |             14 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_S2MM_DMA_MNGR/E[0]                                                                                                                                                                                                                                       | design_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/I3[0]                                                                                                                                                                                                               |                2 |             14 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/n_0_sig_btt_cntr[13]_i_1                                                                                                                                         | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                     |                4 |             14 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                         | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/O3                                                        |                6 |             14 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/I3[0]                                                                                                                                                                                                               |                5 |             15 |
|  O2_CLK_IBUF_BUFG                                                    |                                                                                                                                                                                                                                                                                  | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1[0]                                                                                                                                                   |                3 |             16 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/n_0_sig_child_addr_cntr_lsh[0]_i_1                                                                                                                               | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                     |                4 |             16 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]              |                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/n_0_sig_child_addr_cntr_msh[0]_i_1                                                                                                                               | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                     |                4 |             16 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                                                                                                    |                5 |             16 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/O3                                                                            |                                                                                                                                                                                                                                                                                   |                3 |             17 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                              |                                                                                                                                                                                                                                                                                   |                3 |             17 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                         | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                              |                4 |             17 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                       | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                4 |             19 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_dma_2/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1                                                                                                                                                            |                4 |             20 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                4 |             20 |
|  O2_CLK_IBUF_BUFG                                                    |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                7 |             20 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT0                                                                                                                                                                                                            | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/clear                                                                                                                                                                                                                    |                3 |             20 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                3 |             21 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                           | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1                                                                                                                                    |                5 |             21 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                     |                6 |             23 |
| ~O2_CLK_IBUF_BUFG                                                    |                                                                                                                                                                                                                                                                                  | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[15]_i_1                                                                                                                                                                                                            |               13 |             23 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/SR[0]                                                                                                                                                                                                                          |                7 |             25 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                         | design_i/processing_system7_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                               |                8 |             26 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                |                                                                                                                                                                                                                                                                                   |                8 |             28 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                  | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                           |                9 |             29 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                6 |             32 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                             |                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               11 |             32 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                  | design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1                                                                                                                                                               |               10 |             32 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                         |                                                                                                                                                                                                                                                                                   |                9 |             32 |
|  O2_CLK_IBUF_BUFG                                                    | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/Counter0                                                                                                                                                                                                                          | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/clear                                                                                                                                                                                                                    |               14 |             32 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                    | design_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/I3[0]                                                                                                                                                                                                               |                7 |             32 |
| ~O2_CLK_IBUF_BUFG                                                    | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter2[0]_i_2                                                                                                                                                                                                             | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter2[0]_i_1                                                                                                                                                                                                              |                9 |             33 |
|  O2_CLK_IBUF_BUFG                                                    |                                                                                                                                                                                                                                                                                  | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0                                                                                                                                                                                                                   |               10 |             33 |
| ~O2_CLK_IBUF_BUFG                                                    | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_2                                                                                                                                                                                                              | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_1                                                                                                                                                                                                               |                9 |             33 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                      | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                9 |             33 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                9 |             34 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                         | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                         |                7 |             34 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |               10 |             35 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               11 |             35 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                             | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                |                9 |             35 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                  | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                8 |             37 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O1                                                                                                                         |                                                                                                                                                                                                                                                                                   |               10 |             37 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                   |               11 |             37 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                 |               12 |             37 |
| ~O2_CLK_IBUF_BUFG                                                    | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops1                                                                                                                                                                                                                            | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[15]_i_1                                                                                                                                                                                                            |               19 |             40 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                       |                                                                                                                                                                                                                                                                                   |               12 |             40 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                  | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                               |                9 |             41 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                              | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                7 |             41 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                          | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out0                                                                                                             |               12 |             41 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_addr_reg1_out                                                                                                                                           | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/n_0_sig_next_addr_reg[31]_i_1                                                                                                                                                               |               14 |             44 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/n_0_GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1                                                                                                                                          | design_i/axi_dma_2/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_0_in                                                                                                                                                                              |                7 |             47 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                8 |             47 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                7 |             47 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                9 |             48 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |               10 |             48 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                9 |             48 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                               | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                8 |             48 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                   |               10 |             48 |
|  O2_CLK_IBUF_BUFG                                                    | design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                   |                7 |             56 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               20 |             66 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                 |               18 |             73 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/O3                                                                                                                                                                  | design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |               18 |             87 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  | design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/clear                                                                                                                                                                                                                    |               77 |            202 |
|  design_i/processing_system7_1/inst/FCLK_CLK0                        |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |              111 |            336 |
+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


