#! /nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x1005640 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -10;
L_0x7f044ff9d138 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1050740_0 .net *"_ivl_3", 71 0, L_0x7f044ff9d138;  1 drivers
v0x1050840_0 .var "clk", 0 0;
v0x1050900_0 .var "data", 0 7;
v0x10509a0_0 .var "sending", 0 0;
L_0x1061220 .concat [ 8 72 0 0], v0x1050900_0, L_0x7f044ff9d138;
S_0xff04b0 .scope module, "uart_tx" "uart_transmitter" 2 10, 3 1 0, S_0x1005640;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sending";
    .port_info 2 /INPUT 80 "data";
    .port_info 3 /OUTPUT 1 "busy";
    .port_info 4 /OUTPUT 1 "tx";
P_0x101dda0 .param/l "BAUDRATE" 0 3 4, +C4<00000000000000000010010110000000>;
P_0x101dde0 .param/l "BIG_ENDIAN" 0 3 6, +C4<00000000000000000000000000000000>;
P_0x101de20 .param/l "FRAME_DATA_LENGTH" 0 3 5, +C4<00000000000000000000000001010000>;
P_0x101de60 .param/l "MAX_TRANSMITTED_BIT" 1 3 16, +C4<000000000000000000000000001010011>;
P_0x101dea0 .param/l "NATIVE_CLK_FREQUENCY" 0 3 3, +C4<00000000000000011000011010100000>;
L_0x1061110 .functor AND 1, v0x10509a0_0, L_0x1061020, C4<1>, C4<1>;
v0x104fb60_0 .net *"_ivl_0", 31 0, L_0x1060d90;  1 drivers
L_0x7f044ff9d0a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x104fc40_0 .net *"_ivl_3", 24 0, L_0x7f044ff9d0a8;  1 drivers
L_0x7f044ff9d0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x104fd20_0 .net/2u *"_ivl_4", 31 0, L_0x7f044ff9d0f0;  1 drivers
v0x104fde0_0 .net *"_ivl_9", 0 0, L_0x1061020;  1 drivers
v0x104fea0_0 .net "busy", 0 0, L_0x1060eb0;  1 drivers
v0x104ffb0_0 .net "clk", 0 0, v0x1050840_0;  1 drivers
v0x1050050_0 .net "data", 0 79, L_0x1061220;  1 drivers
v0x1050110_0 .net "got_new_data", 0 0, L_0x1061110;  1 drivers
v0x10501d0_0 .var "reset", 0 0;
v0x10502a0_0 .var "saved_data", 0 82;
v0x1050360_0 .net "sending", 0 0, v0x10509a0_0;  1 drivers
v0x1050420_0 .net "target_clk", 0 0, L_0x1060c00;  1 drivers
v0x10504f0_0 .var "transmitted_bit", 0 6;
v0x10505b0_0 .var "tx", 0 0;
E_0x102ea90 .event negedge, v0x104fa20_0;
E_0x102e110 .event posedge, v0x104f770_0;
L_0x1060d90 .concat [ 7 25 0 0], v0x10504f0_0, L_0x7f044ff9d0a8;
L_0x1060eb0 .cmp/ne 32, L_0x1060d90, L_0x7f044ff9d0f0;
L_0x1061020 .reduce/nor L_0x1060eb0;
S_0xff1ef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 27, 3 27 0, S_0xff04b0;
 .timescale -9 -10;
v0x1030230_0 .var/i "i", 31 0;
S_0x104f070 .scope module, "clk_div" "clock_divider" 3 13, 4 1 0, S_0xff04b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "target_clk";
P_0x104f270 .param/l "NATIVE_CLK_FREQUENCY" 0 4 2, +C4<00000000000000011000011010100000>;
P_0x104f2b0 .param/l "REDUCTION_RATE" 1 4 5, +C4<00000000000000000000000000001010>;
P_0x104f2f0 .param/l "TARGET_CLK_FREQUENCY" 0 4 3, +C4<00000000000000000010010110000000>;
v0x1030090_0 .net *"_ivl_0", 31 0, L_0x1050a40;  1 drivers
L_0x7f044ff9d018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x104f5a0_0 .net *"_ivl_3", 26 0, L_0x7f044ff9d018;  1 drivers
L_0x7f044ff9d060 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x104f680_0 .net/2u *"_ivl_4", 31 0, L_0x7f044ff9d060;  1 drivers
v0x104f770_0 .net "clk", 0 0, v0x1050840_0;  alias, 1 drivers
v0x104f830_0 .var "counter", 4 0;
v0x104f960_0 .net "reset", 0 0, v0x10501d0_0;  1 drivers
v0x104fa20_0 .net "target_clk", 0 0, L_0x1060c00;  alias, 1 drivers
E_0x102e360 .event negedge, v0x104f770_0;
E_0x1015cf0 .event posedge, v0x104f960_0, v0x104f770_0;
L_0x1050a40 .concat [ 5 27 0 0], v0x104f830_0, L_0x7f044ff9d018;
L_0x1060c00 .cmp/eq 32, L_0x1050a40, L_0x7f044ff9d060;
    .scope S_0x104f070;
T_0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x104f830_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0x104f070;
T_1 ;
    %wait E_0x1015cf0;
    %load/vec4 v0x104f960_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x104f830_0;
    %addi 1, 0, 5;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0x104f830_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x104f070;
T_2 ;
    %wait E_0x102e360;
    %load/vec4 v0x104fa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x104f830_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xff04b0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10505b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10501d0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x10504f0_0, 0, 7;
    %pushi/vec4 3, 0, 83;
    %store/vec4 v0x10502a0_0, 0, 83;
    %end;
    .thread T_3;
    .scope S_0xff04b0;
T_4 ;
    %wait E_0x102e110;
    %load/vec4 v0x1050110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %fork t_1, S_0xff1ef0;
    %jmp t_0;
    .scope S_0xff1ef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1030230_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x1030230_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v0x1050050_0;
    %pushi/vec4 79, 0, 34;
    %pushi/vec4 79, 0, 32;
    %load/vec4 v0x1030230_0;
    %sub;
    %pad/s 34;
    %sub;
    %part/s 1;
    %ix/load 5, 0, 0;
    %pushi/vec4 82, 0, 34;
    %load/vec4 v0x1030230_0;
    %addi 1, 0, 32;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x10502a0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1030230_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1030230_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0xff04b0;
t_0 %join;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x10504f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10505b0_0, 0;
T_4.0 ;
    %load/vec4 v0x1050110_0;
    %assign/vec4 v0x10501d0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0xff04b0;
T_5 ;
    %wait E_0x102ea90;
    %load/vec4 v0x104fea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x10502a0_0;
    %pushi/vec4 82, 0, 34;
    %load/vec4 v0x10504f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %sub;
    %part/s 1;
    %assign/vec4 v0x10505b0_0, 0;
    %load/vec4 v0x10504f0_0;
    %pad/u 33;
    %cmpi/e 83, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 0, 0, 7;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x10504f0_0;
    %addi 1, 0, 7;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v0x10504f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10505b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1005640;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1050840_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1050900_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10509a0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1005640;
T_7 ;
    %delay 10, 0;
    %load/vec4 v0x1050840_0;
    %inv;
    %store/vec4 v0x1050840_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1005640;
T_8 ;
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %vpi_call 2 14 "$display", "Test started..." {0 0 0};
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x1050900_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10509a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10509a0_0, 0, 1;
    %delay 2560, 0;
    %pushi/vec4 121, 0, 8;
    %store/vec4 v0x1050900_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10509a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10509a0_0, 0, 1;
    %delay 2560, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x1050900_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10509a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10509a0_0, 0, 1;
    %delay 2560, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1050900_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10509a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10509a0_0, 0, 1;
    %delay 2560, 0;
    %pushi/vec4 79, 0, 8;
    %store/vec4 v0x1050900_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10509a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10509a0_0, 0, 1;
    %delay 2560, 0;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x1050900_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10509a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10509a0_0, 0, 1;
    %delay 2560, 0;
    %delay 40960, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "uart-transmitter.v";
    "clock-divider.v";
