|system_module
clk => clk.IN1
sdram_clk <= sys_ctrl:uut_sysctrl.sdram_clk
rw_cmd => rw_cmd.IN1
conn_f_in[0] => conn_f_in[0].IN1
conn_f_in[1] => conn_f_in[1].IN1
conn_f_in[2] => conn_f_in[2].IN1
conn_f_in[3] => conn_f_in[3].IN1
conn_f_in[4] => conn_f_in[4].IN1
conn_f_in[5] => conn_f_in[5].IN1
conn_f_in[6] => conn_f_in[6].IN1
conn_f_in[7] => conn_f_in[7].IN1
conn_f_in[8] => conn_f_in[8].IN1
conn_f_in[9] => conn_f_in[9].IN1
conn_f_in[10] => conn_f_in[10].IN1
conn_f_in[11] => conn_f_in[11].IN1
conn_f_in[12] => conn_f_in[12].IN1
conn_f_in[13] => conn_f_in[13].IN1
conn_f_in[14] => conn_f_in[14].IN1
conn_f_in[15] => conn_f_in[15].IN1
conn_f_out[0] <= cache_ctrl:uut_cache.conn_f_out
conn_f_out[1] <= cache_ctrl:uut_cache.conn_f_out
conn_f_out[2] <= cache_ctrl:uut_cache.conn_f_out
conn_f_out[3] <= cache_ctrl:uut_cache.conn_f_out
conn_f_out[4] <= cache_ctrl:uut_cache.conn_f_out
conn_f_out[5] <= cache_ctrl:uut_cache.conn_f_out
conn_f_out[6] <= cache_ctrl:uut_cache.conn_f_out
conn_f_out[7] <= cache_ctrl:uut_cache.conn_f_out
conn_f_out[8] <= cache_ctrl:uut_cache.conn_f_out
conn_f_out[9] <= cache_ctrl:uut_cache.conn_f_out
conn_f_out[10] <= cache_ctrl:uut_cache.conn_f_out
conn_f_out[11] <= cache_ctrl:uut_cache.conn_f_out
conn_f_out[12] <= cache_ctrl:uut_cache.conn_f_out
conn_f_out[13] <= cache_ctrl:uut_cache.conn_f_out
conn_f_out[14] <= cache_ctrl:uut_cache.conn_f_out
conn_f_out[15] <= cache_ctrl:uut_cache.conn_f_out
led1 <= cache_ctrl:uut_cache.led1
sdram_cas_n <= sdram_top:uut_sdramtop.sdram_cas_n
sdram_cke <= sdram_top:uut_sdramtop.sdram_cke
sdram_cs_n <= sdram_top:uut_sdramtop.sdram_cs_n
sdram_ras_n <= sdram_top:uut_sdramtop.sdram_ras_n
sdram_we_n <= sdram_top:uut_sdramtop.sdram_we_n
sdram_ba[0] <= sdram_top:uut_sdramtop.sdram_ba
sdram_ba[1] <= sdram_top:uut_sdramtop.sdram_ba
sdram_addr[0] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[1] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[2] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[3] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[4] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[5] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[6] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[7] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[8] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[9] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[10] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[11] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[12] <= sdram_top:uut_sdramtop.sdram_addr
sdram_data[0] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[1] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[2] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[3] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[4] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[5] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[6] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[7] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[8] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[9] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[10] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[11] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[12] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[13] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[14] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[15] <> sdram_top:uut_sdramtop.sdram_data
sdram_dqm <= sdram_top:uut_sdramtop.sdram_dqm


|system_module|sys_ctrl:uut_sysctrl
clk => clk.IN1
sys_rst_n <= sysrst_nr1.DB_MAX_OUTPUT_PORT_TYPE
clk_53m <= pll:uut_PLL_ctrl.c0
sdram_clk <= pll:uut_PLL_ctrl.c1


|system_module|sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|system_module|sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|system_module|sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|system_module|cache_ctrl:uut_cache
clk => clk.IN2
rst_n => r_sclr1.ACLR
rst_n => cnt_rst_r.PRESET
rst_n => cnt_r_en.ACLR
rst_n => rd_reqr_d.ACLR
rst_n => rd_reqr.ACLR
rst_n => w_sclr1.OUTPUTSELECT
rst_n => cnt_rst_w.PRESET
rst_n => cnt_w_en.ACLR
rst_n => wr_reqr_d.ACLR
rst_n => wr_reqr1.ACLR
rst_n => cnt_w[0].ACLR
rst_n => cnt_w[1].ACLR
rst_n => cnt_w[2].ACLR
rst_n => cnt_w[3].ACLR
rst_n => cnt_w[4].ACLR
rst_n => cnt_w[5].ACLR
rst_n => cnt_w[6].ACLR
rst_n => cnt_w[7].ACLR
rst_n => cnt_w[8].ACLR
rst_n => cnt_r[0].ACLR
rst_n => cnt_r[1].ACLR
rst_n => cnt_r[2].ACLR
rst_n => cnt_r[3].ACLR
rst_n => cnt_r[4].ACLR
rst_n => cnt_r[5].ACLR
rst_n => cnt_r[6].ACLR
rst_n => cnt_r[7].ACLR
rst_n => cnt_r[8].ACLR
rst_n => cnt_led2[0].ACLR
rst_n => cnt_led2[1].ACLR
rst_n => cnt_led2[2].ACLR
rst_n => cnt_led2[3].ACLR
rst_n => cnt_led2[4].ACLR
rst_n => cnt_led2[5].ACLR
rst_n => cnt_led2[6].ACLR
rst_n => cnt_led2[7].ACLR
rst_n => cnt_led2[8].ACLR
rst_n => cnt_led2[9].ACLR
rst_n => cnt_led2[10].ACLR
rst_n => cnt_led2[11].ACLR
rst_n => cnt_led2[12].ACLR
rst_n => cnt_led2[13].ACLR
rst_n => cnt_led2[14].ACLR
rst_n => cnt_led2[15].ACLR
rst_n => cnt_led2[16].ACLR
rst_n => cnt_led2[17].ACLR
rst_n => cnt_led2[18].ACLR
rst_n => cnt_led2[19].ACLR
rst_n => cnt_led2[20].ACLR
rst_n => cnt_led2[21].ACLR
rst_n => cnt_led2[22].ACLR
rst_n => cnt_led2[23].ACLR
rst_n => cnt_led2[24].ACLR
rst_n => cnt_led2[25].ACLR
rst_n => cnt_led2[26].ACLR
rst_n => cnt_led2[27].ACLR
rst_n => cnt_led2[28].ACLR
rst_n => flag.PRESET
rst_n => bstop_en.ACLR
rst_n => rd_bstop_fifo_clr.ACLR
rst_n => rd_bstop_fifo.ACLR
rst_n => cnt_led[0].ACLR
rst_n => cnt_led[1].ACLR
rst_n => cnt_led[2].ACLR
rst_n => cnt_led[3].ACLR
rst_n => cnt_led[4].ACLR
rst_n => cnt_led[5].ACLR
rst_n => cnt_led[6].ACLR
rst_n => cnt_led[7].ACLR
rst_n => cnt_led[8].ACLR
rst_n => cnt_led[9].ACLR
rst_n => cnt_led[10].ACLR
rst_n => cnt_led[11].ACLR
rst_n => cnt_led[12].ACLR
rst_n => cnt_led[13].ACLR
rst_n => cnt_led[14].ACLR
rst_n => cnt_led[15].ACLR
rst_n => cnt_led[16].ACLR
rst_n => cnt_led[17].ACLR
rst_n => cnt_led[18].ACLR
rst_n => cnt_led[19].ACLR
rst_n => cnt_led[20].ACLR
rst_n => cnt_led[21].ACLR
rst_n => cnt_led[22].ACLR
rst_n => cnt_led[23].ACLR
rst_n => cnt_led[24].ACLR
rst_n => cnt_led[25].ACLR
conn_f_in[0] => conn_f_in[0].IN1
conn_f_in[1] => conn_f_in[1].IN1
conn_f_in[2] => conn_f_in[2].IN1
conn_f_in[3] => conn_f_in[3].IN1
conn_f_in[4] => conn_f_in[4].IN1
conn_f_in[5] => conn_f_in[5].IN1
conn_f_in[6] => conn_f_in[6].IN1
conn_f_in[7] => conn_f_in[7].IN1
conn_f_in[8] => conn_f_in[8].IN1
conn_f_in[9] => conn_f_in[9].IN1
conn_f_in[10] => conn_f_in[10].IN1
conn_f_in[11] => conn_f_in[11].IN1
conn_f_in[12] => conn_f_in[12].IN1
conn_f_in[13] => conn_f_in[13].IN1
conn_f_in[14] => conn_f_in[14].IN1
conn_f_in[15] => conn_f_in[15].IN1
conn_f_out[0] <= rfifo:uut_rfifo.q
conn_f_out[1] <= rfifo:uut_rfifo.q
conn_f_out[2] <= rfifo:uut_rfifo.q
conn_f_out[3] <= rfifo:uut_rfifo.q
conn_f_out[4] <= rfifo:uut_rfifo.q
conn_f_out[5] <= rfifo:uut_rfifo.q
conn_f_out[6] <= rfifo:uut_rfifo.q
conn_f_out[7] <= rfifo:uut_rfifo.q
conn_f_out[8] <= rfifo:uut_rfifo.q
conn_f_out[9] <= rfifo:uut_rfifo.q
conn_f_out[10] <= rfifo:uut_rfifo.q
conn_f_out[11] <= rfifo:uut_rfifo.q
conn_f_out[12] <= rfifo:uut_rfifo.q
conn_f_out[13] <= rfifo:uut_rfifo.q
conn_f_out[14] <= rfifo:uut_rfifo.q
conn_f_out[15] <= rfifo:uut_rfifo.q
led1 <= led1.DB_MAX_OUTPUT_PORT_TYPE
rw_cmd => always5.IN0
rw_cmd => always2.IN0
rd_bstop => always6.IN1
sdram_wr_ack => sdram_wr_ack.IN1
sdram_rd_ack => sdram_rd_ack.IN1
sdram_init_done => always2.IN1
sdram_init_done => always5.IN1
sys_data_in[0] <= wfifo:uut_wrfifo.q
sys_data_in[1] <= wfifo:uut_wrfifo.q
sys_data_in[2] <= wfifo:uut_wrfifo.q
sys_data_in[3] <= wfifo:uut_wrfifo.q
sys_data_in[4] <= wfifo:uut_wrfifo.q
sys_data_in[5] <= wfifo:uut_wrfifo.q
sys_data_in[6] <= wfifo:uut_wrfifo.q
sys_data_in[7] <= wfifo:uut_wrfifo.q
sys_data_in[8] <= wfifo:uut_wrfifo.q
sys_data_in[9] <= wfifo:uut_wrfifo.q
sys_data_in[10] <= wfifo:uut_wrfifo.q
sys_data_in[11] <= wfifo:uut_wrfifo.q
sys_data_in[12] <= wfifo:uut_wrfifo.q
sys_data_in[13] <= wfifo:uut_wrfifo.q
sys_data_in[14] <= wfifo:uut_wrfifo.q
sys_data_in[15] <= wfifo:uut_wrfifo.q
sys_data_out[0] => sys_data_out[0].IN1
sys_data_out[1] => sys_data_out[1].IN1
sys_data_out[2] => sys_data_out[2].IN1
sys_data_out[3] => sys_data_out[3].IN1
sys_data_out[4] => sys_data_out[4].IN1
sys_data_out[5] => sys_data_out[5].IN1
sys_data_out[6] => sys_data_out[6].IN1
sys_data_out[7] => sys_data_out[7].IN1
sys_data_out[8] => sys_data_out[8].IN1
sys_data_out[9] => sys_data_out[9].IN1
sys_data_out[10] => sys_data_out[10].IN1
sys_data_out[11] => sys_data_out[11].IN1
sys_data_out[12] => sys_data_out[12].IN1
sys_data_out[13] => sys_data_out[13].IN1
sys_data_out[14] => sys_data_out[14].IN1
sys_data_out[15] => sys_data_out[15].IN1
rd_req <= rd_reqr.DB_MAX_OUTPUT_PORT_TYPE
wr_req <= wr_reqr_d.DB_MAX_OUTPUT_PORT_TYPE


|system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component
data[0] => scfifo_s231:auto_generated.data[0]
data[1] => scfifo_s231:auto_generated.data[1]
data[2] => scfifo_s231:auto_generated.data[2]
data[3] => scfifo_s231:auto_generated.data[3]
data[4] => scfifo_s231:auto_generated.data[4]
data[5] => scfifo_s231:auto_generated.data[5]
data[6] => scfifo_s231:auto_generated.data[6]
data[7] => scfifo_s231:auto_generated.data[7]
data[8] => scfifo_s231:auto_generated.data[8]
data[9] => scfifo_s231:auto_generated.data[9]
data[10] => scfifo_s231:auto_generated.data[10]
data[11] => scfifo_s231:auto_generated.data[11]
data[12] => scfifo_s231:auto_generated.data[12]
data[13] => scfifo_s231:auto_generated.data[13]
data[14] => scfifo_s231:auto_generated.data[14]
data[15] => scfifo_s231:auto_generated.data[15]
q[0] <= scfifo_s231:auto_generated.q[0]
q[1] <= scfifo_s231:auto_generated.q[1]
q[2] <= scfifo_s231:auto_generated.q[2]
q[3] <= scfifo_s231:auto_generated.q[3]
q[4] <= scfifo_s231:auto_generated.q[4]
q[5] <= scfifo_s231:auto_generated.q[5]
q[6] <= scfifo_s231:auto_generated.q[6]
q[7] <= scfifo_s231:auto_generated.q[7]
q[8] <= scfifo_s231:auto_generated.q[8]
q[9] <= scfifo_s231:auto_generated.q[9]
q[10] <= scfifo_s231:auto_generated.q[10]
q[11] <= scfifo_s231:auto_generated.q[11]
q[12] <= scfifo_s231:auto_generated.q[12]
q[13] <= scfifo_s231:auto_generated.q[13]
q[14] <= scfifo_s231:auto_generated.q[14]
q[15] <= scfifo_s231:auto_generated.q[15]
wrreq => scfifo_s231:auto_generated.wrreq
rdreq => scfifo_s231:auto_generated.rdreq
clock => scfifo_s231:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_s231:auto_generated.sclr
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_s231:auto_generated.usedw[0]
usedw[1] <= scfifo_s231:auto_generated.usedw[1]
usedw[2] <= scfifo_s231:auto_generated.usedw[2]
usedw[3] <= scfifo_s231:auto_generated.usedw[3]
usedw[4] <= scfifo_s231:auto_generated.usedw[4]
usedw[5] <= scfifo_s231:auto_generated.usedw[5]
usedw[6] <= scfifo_s231:auto_generated.usedw[6]
usedw[7] <= scfifo_s231:auto_generated.usedw[7]


|system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated
clock => a_dpfifo_fq21:dpfifo.clock
data[0] => a_dpfifo_fq21:dpfifo.data[0]
data[1] => a_dpfifo_fq21:dpfifo.data[1]
data[2] => a_dpfifo_fq21:dpfifo.data[2]
data[3] => a_dpfifo_fq21:dpfifo.data[3]
data[4] => a_dpfifo_fq21:dpfifo.data[4]
data[5] => a_dpfifo_fq21:dpfifo.data[5]
data[6] => a_dpfifo_fq21:dpfifo.data[6]
data[7] => a_dpfifo_fq21:dpfifo.data[7]
data[8] => a_dpfifo_fq21:dpfifo.data[8]
data[9] => a_dpfifo_fq21:dpfifo.data[9]
data[10] => a_dpfifo_fq21:dpfifo.data[10]
data[11] => a_dpfifo_fq21:dpfifo.data[11]
data[12] => a_dpfifo_fq21:dpfifo.data[12]
data[13] => a_dpfifo_fq21:dpfifo.data[13]
data[14] => a_dpfifo_fq21:dpfifo.data[14]
data[15] => a_dpfifo_fq21:dpfifo.data[15]
q[0] <= a_dpfifo_fq21:dpfifo.q[0]
q[1] <= a_dpfifo_fq21:dpfifo.q[1]
q[2] <= a_dpfifo_fq21:dpfifo.q[2]
q[3] <= a_dpfifo_fq21:dpfifo.q[3]
q[4] <= a_dpfifo_fq21:dpfifo.q[4]
q[5] <= a_dpfifo_fq21:dpfifo.q[5]
q[6] <= a_dpfifo_fq21:dpfifo.q[6]
q[7] <= a_dpfifo_fq21:dpfifo.q[7]
q[8] <= a_dpfifo_fq21:dpfifo.q[8]
q[9] <= a_dpfifo_fq21:dpfifo.q[9]
q[10] <= a_dpfifo_fq21:dpfifo.q[10]
q[11] <= a_dpfifo_fq21:dpfifo.q[11]
q[12] <= a_dpfifo_fq21:dpfifo.q[12]
q[13] <= a_dpfifo_fq21:dpfifo.q[13]
q[14] <= a_dpfifo_fq21:dpfifo.q[14]
q[15] <= a_dpfifo_fq21:dpfifo.q[15]
rdreq => a_dpfifo_fq21:dpfifo.rreq
sclr => a_dpfifo_fq21:dpfifo.sclr
usedw[0] <= a_dpfifo_fq21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_fq21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_fq21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_fq21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_fq21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_fq21:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_fq21:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_fq21:dpfifo.usedw[7]
wrreq => a_dpfifo_fq21:dpfifo.wreq


|system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo
clock => a_fefifo_08f:fifo_state.clock
clock => dpram_1611:FIFOram.inclock
clock => dpram_1611:FIFOram.outclock
clock => cntr_qmb:rd_ptr_count.clock
clock => cntr_qmb:wr_ptr.clock
data[0] => dpram_1611:FIFOram.data[0]
data[1] => dpram_1611:FIFOram.data[1]
data[2] => dpram_1611:FIFOram.data[2]
data[3] => dpram_1611:FIFOram.data[3]
data[4] => dpram_1611:FIFOram.data[4]
data[5] => dpram_1611:FIFOram.data[5]
data[6] => dpram_1611:FIFOram.data[6]
data[7] => dpram_1611:FIFOram.data[7]
data[8] => dpram_1611:FIFOram.data[8]
data[9] => dpram_1611:FIFOram.data[9]
data[10] => dpram_1611:FIFOram.data[10]
data[11] => dpram_1611:FIFOram.data[11]
data[12] => dpram_1611:FIFOram.data[12]
data[13] => dpram_1611:FIFOram.data[13]
data[14] => dpram_1611:FIFOram.data[14]
data[15] => dpram_1611:FIFOram.data[15]
q[0] <= dpram_1611:FIFOram.q[0]
q[1] <= dpram_1611:FIFOram.q[1]
q[2] <= dpram_1611:FIFOram.q[2]
q[3] <= dpram_1611:FIFOram.q[3]
q[4] <= dpram_1611:FIFOram.q[4]
q[5] <= dpram_1611:FIFOram.q[5]
q[6] <= dpram_1611:FIFOram.q[6]
q[7] <= dpram_1611:FIFOram.q[7]
q[8] <= dpram_1611:FIFOram.q[8]
q[9] <= dpram_1611:FIFOram.q[9]
q[10] <= dpram_1611:FIFOram.q[10]
q[11] <= dpram_1611:FIFOram.q[11]
q[12] <= dpram_1611:FIFOram.q[12]
q[13] <= dpram_1611:FIFOram.q[13]
q[14] <= dpram_1611:FIFOram.q[14]
q[15] <= dpram_1611:FIFOram.q[15]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_qmb:rd_ptr_count.sclr
sclr => cntr_qmb:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_6n7:count_usedw.aclr
clock => cntr_6n7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_6n7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram
data[0] => altsyncram_h2k1:altsyncram1.data_a[0]
data[1] => altsyncram_h2k1:altsyncram1.data_a[1]
data[2] => altsyncram_h2k1:altsyncram1.data_a[2]
data[3] => altsyncram_h2k1:altsyncram1.data_a[3]
data[4] => altsyncram_h2k1:altsyncram1.data_a[4]
data[5] => altsyncram_h2k1:altsyncram1.data_a[5]
data[6] => altsyncram_h2k1:altsyncram1.data_a[6]
data[7] => altsyncram_h2k1:altsyncram1.data_a[7]
data[8] => altsyncram_h2k1:altsyncram1.data_a[8]
data[9] => altsyncram_h2k1:altsyncram1.data_a[9]
data[10] => altsyncram_h2k1:altsyncram1.data_a[10]
data[11] => altsyncram_h2k1:altsyncram1.data_a[11]
data[12] => altsyncram_h2k1:altsyncram1.data_a[12]
data[13] => altsyncram_h2k1:altsyncram1.data_a[13]
data[14] => altsyncram_h2k1:altsyncram1.data_a[14]
data[15] => altsyncram_h2k1:altsyncram1.data_a[15]
inclock => altsyncram_h2k1:altsyncram1.clock0
outclock => altsyncram_h2k1:altsyncram1.clock1
outclocken => altsyncram_h2k1:altsyncram1.clocken1
q[0] <= altsyncram_h2k1:altsyncram1.q_b[0]
q[1] <= altsyncram_h2k1:altsyncram1.q_b[1]
q[2] <= altsyncram_h2k1:altsyncram1.q_b[2]
q[3] <= altsyncram_h2k1:altsyncram1.q_b[3]
q[4] <= altsyncram_h2k1:altsyncram1.q_b[4]
q[5] <= altsyncram_h2k1:altsyncram1.q_b[5]
q[6] <= altsyncram_h2k1:altsyncram1.q_b[6]
q[7] <= altsyncram_h2k1:altsyncram1.q_b[7]
q[8] <= altsyncram_h2k1:altsyncram1.q_b[8]
q[9] <= altsyncram_h2k1:altsyncram1.q_b[9]
q[10] <= altsyncram_h2k1:altsyncram1.q_b[10]
q[11] <= altsyncram_h2k1:altsyncram1.q_b[11]
q[12] <= altsyncram_h2k1:altsyncram1.q_b[12]
q[13] <= altsyncram_h2k1:altsyncram1.q_b[13]
q[14] <= altsyncram_h2k1:altsyncram1.q_b[14]
q[15] <= altsyncram_h2k1:altsyncram1.q_b[15]
rdaddress[0] => altsyncram_h2k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_h2k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_h2k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_h2k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_h2k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_h2k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_h2k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_h2k1:altsyncram1.address_b[7]
wraddress[0] => altsyncram_h2k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_h2k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_h2k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_h2k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_h2k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_h2k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_h2k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_h2k1:altsyncram1.address_a[7]
wren => altsyncram_h2k1:altsyncram1.wren_a


|system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0


|system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component
data[0] => scfifo_uv21:auto_generated.data[0]
data[1] => scfifo_uv21:auto_generated.data[1]
data[2] => scfifo_uv21:auto_generated.data[2]
data[3] => scfifo_uv21:auto_generated.data[3]
data[4] => scfifo_uv21:auto_generated.data[4]
data[5] => scfifo_uv21:auto_generated.data[5]
data[6] => scfifo_uv21:auto_generated.data[6]
data[7] => scfifo_uv21:auto_generated.data[7]
data[8] => scfifo_uv21:auto_generated.data[8]
data[9] => scfifo_uv21:auto_generated.data[9]
data[10] => scfifo_uv21:auto_generated.data[10]
data[11] => scfifo_uv21:auto_generated.data[11]
data[12] => scfifo_uv21:auto_generated.data[12]
data[13] => scfifo_uv21:auto_generated.data[13]
data[14] => scfifo_uv21:auto_generated.data[14]
data[15] => scfifo_uv21:auto_generated.data[15]
q[0] <= scfifo_uv21:auto_generated.q[0]
q[1] <= scfifo_uv21:auto_generated.q[1]
q[2] <= scfifo_uv21:auto_generated.q[2]
q[3] <= scfifo_uv21:auto_generated.q[3]
q[4] <= scfifo_uv21:auto_generated.q[4]
q[5] <= scfifo_uv21:auto_generated.q[5]
q[6] <= scfifo_uv21:auto_generated.q[6]
q[7] <= scfifo_uv21:auto_generated.q[7]
q[8] <= scfifo_uv21:auto_generated.q[8]
q[9] <= scfifo_uv21:auto_generated.q[9]
q[10] <= scfifo_uv21:auto_generated.q[10]
q[11] <= scfifo_uv21:auto_generated.q[11]
q[12] <= scfifo_uv21:auto_generated.q[12]
q[13] <= scfifo_uv21:auto_generated.q[13]
q[14] <= scfifo_uv21:auto_generated.q[14]
q[15] <= scfifo_uv21:auto_generated.q[15]
wrreq => scfifo_uv21:auto_generated.wrreq
rdreq => scfifo_uv21:auto_generated.rdreq
clock => scfifo_uv21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_uv21:auto_generated.sclr
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_uv21:auto_generated.usedw[0]
usedw[1] <= scfifo_uv21:auto_generated.usedw[1]
usedw[2] <= scfifo_uv21:auto_generated.usedw[2]
usedw[3] <= scfifo_uv21:auto_generated.usedw[3]
usedw[4] <= scfifo_uv21:auto_generated.usedw[4]
usedw[5] <= scfifo_uv21:auto_generated.usedw[5]
usedw[6] <= scfifo_uv21:auto_generated.usedw[6]
usedw[7] <= scfifo_uv21:auto_generated.usedw[7]


|system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated
clock => a_dpfifo_hn21:dpfifo.clock
data[0] => a_dpfifo_hn21:dpfifo.data[0]
data[1] => a_dpfifo_hn21:dpfifo.data[1]
data[2] => a_dpfifo_hn21:dpfifo.data[2]
data[3] => a_dpfifo_hn21:dpfifo.data[3]
data[4] => a_dpfifo_hn21:dpfifo.data[4]
data[5] => a_dpfifo_hn21:dpfifo.data[5]
data[6] => a_dpfifo_hn21:dpfifo.data[6]
data[7] => a_dpfifo_hn21:dpfifo.data[7]
data[8] => a_dpfifo_hn21:dpfifo.data[8]
data[9] => a_dpfifo_hn21:dpfifo.data[9]
data[10] => a_dpfifo_hn21:dpfifo.data[10]
data[11] => a_dpfifo_hn21:dpfifo.data[11]
data[12] => a_dpfifo_hn21:dpfifo.data[12]
data[13] => a_dpfifo_hn21:dpfifo.data[13]
data[14] => a_dpfifo_hn21:dpfifo.data[14]
data[15] => a_dpfifo_hn21:dpfifo.data[15]
q[0] <= a_dpfifo_hn21:dpfifo.q[0]
q[1] <= a_dpfifo_hn21:dpfifo.q[1]
q[2] <= a_dpfifo_hn21:dpfifo.q[2]
q[3] <= a_dpfifo_hn21:dpfifo.q[3]
q[4] <= a_dpfifo_hn21:dpfifo.q[4]
q[5] <= a_dpfifo_hn21:dpfifo.q[5]
q[6] <= a_dpfifo_hn21:dpfifo.q[6]
q[7] <= a_dpfifo_hn21:dpfifo.q[7]
q[8] <= a_dpfifo_hn21:dpfifo.q[8]
q[9] <= a_dpfifo_hn21:dpfifo.q[9]
q[10] <= a_dpfifo_hn21:dpfifo.q[10]
q[11] <= a_dpfifo_hn21:dpfifo.q[11]
q[12] <= a_dpfifo_hn21:dpfifo.q[12]
q[13] <= a_dpfifo_hn21:dpfifo.q[13]
q[14] <= a_dpfifo_hn21:dpfifo.q[14]
q[15] <= a_dpfifo_hn21:dpfifo.q[15]
rdreq => a_dpfifo_hn21:dpfifo.rreq
sclr => a_dpfifo_hn21:dpfifo.sclr
usedw[0] <= a_dpfifo_hn21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_hn21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_hn21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_hn21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_hn21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_hn21:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_hn21:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_hn21:dpfifo.usedw[7]
wrreq => a_dpfifo_hn21:dpfifo.wreq


|system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo
clock => altsyncram_21e1:FIFOram.clock0
clock => altsyncram_21e1:FIFOram.clock1
clock => cntr_n8b:rd_ptr_msb.clock
clock => cntr_497:usedw_counter.clock
clock => cntr_o8b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_21e1:FIFOram.data_a[0]
data[1] => altsyncram_21e1:FIFOram.data_a[1]
data[2] => altsyncram_21e1:FIFOram.data_a[2]
data[3] => altsyncram_21e1:FIFOram.data_a[3]
data[4] => altsyncram_21e1:FIFOram.data_a[4]
data[5] => altsyncram_21e1:FIFOram.data_a[5]
data[6] => altsyncram_21e1:FIFOram.data_a[6]
data[7] => altsyncram_21e1:FIFOram.data_a[7]
data[8] => altsyncram_21e1:FIFOram.data_a[8]
data[9] => altsyncram_21e1:FIFOram.data_a[9]
data[10] => altsyncram_21e1:FIFOram.data_a[10]
data[11] => altsyncram_21e1:FIFOram.data_a[11]
data[12] => altsyncram_21e1:FIFOram.data_a[12]
data[13] => altsyncram_21e1:FIFOram.data_a[13]
data[14] => altsyncram_21e1:FIFOram.data_a[14]
data[15] => altsyncram_21e1:FIFOram.data_a[15]
q[0] <= altsyncram_21e1:FIFOram.q_b[0]
q[1] <= altsyncram_21e1:FIFOram.q_b[1]
q[2] <= altsyncram_21e1:FIFOram.q_b[2]
q[3] <= altsyncram_21e1:FIFOram.q_b[3]
q[4] <= altsyncram_21e1:FIFOram.q_b[4]
q[5] <= altsyncram_21e1:FIFOram.q_b[5]
q[6] <= altsyncram_21e1:FIFOram.q_b[6]
q[7] <= altsyncram_21e1:FIFOram.q_b[7]
q[8] <= altsyncram_21e1:FIFOram.q_b[8]
q[9] <= altsyncram_21e1:FIFOram.q_b[9]
q[10] <= altsyncram_21e1:FIFOram.q_b[10]
q[11] <= altsyncram_21e1:FIFOram.q_b[11]
q[12] <= altsyncram_21e1:FIFOram.q_b[12]
q[13] <= altsyncram_21e1:FIFOram.q_b[13]
q[14] <= altsyncram_21e1:FIFOram.q_b[14]
q[15] <= altsyncram_21e1:FIFOram.q_b[15]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_n8b:rd_ptr_msb.sclr
sclr => cntr_497:usedw_counter.sclr
sclr => cntr_o8b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_497:usedw_counter.q[0]
usedw[1] <= cntr_497:usedw_counter.q[1]
usedw[2] <= cntr_497:usedw_counter.q[2]
usedw[3] <= cntr_497:usedw_counter.q[3]
usedw[4] <= cntr_497:usedw_counter.q[4]
usedw[5] <= cntr_497:usedw_counter.q[5]
usedw[6] <= cntr_497:usedw_counter.q[6]
usedw[7] <= cntr_497:usedw_counter.q[7]
wreq => valid_wreq.IN0


|system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cmpr_cr8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cmpr_cr8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_n8b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_module|sdram_top:uut_sdramtop
clk => clk.IN3
rst_n => rst_n.IN3
rd_req => rd_req.IN1
wr_req => wr_req.IN1
rd_bstop <= rd_bstop.DB_MAX_OUTPUT_PORT_TYPE
sys_data_in[0] => sys_data_in[0].IN1
sys_data_in[1] => sys_data_in[1].IN1
sys_data_in[2] => sys_data_in[2].IN1
sys_data_in[3] => sys_data_in[3].IN1
sys_data_in[4] => sys_data_in[4].IN1
sys_data_in[5] => sys_data_in[5].IN1
sys_data_in[6] => sys_data_in[6].IN1
sys_data_in[7] => sys_data_in[7].IN1
sys_data_in[8] => sys_data_in[8].IN1
sys_data_in[9] => sys_data_in[9].IN1
sys_data_in[10] => sys_data_in[10].IN1
sys_data_in[11] => sys_data_in[11].IN1
sys_data_in[12] => sys_data_in[12].IN1
sys_data_in[13] => sys_data_in[13].IN1
sys_data_in[14] => sys_data_in[14].IN1
sys_data_in[15] => sys_data_in[15].IN1
sys_data_out[0] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[1] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[2] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[3] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[4] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[5] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[6] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[7] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[8] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[9] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[10] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[11] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[12] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[13] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[14] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[15] <= sdram_wr_data:module_003.sys_data_out
sdram_init_done <= sdram_ctrl:module_001.sdram_init_done
sdram_cke <= sdram_cmd:module_002.sdram_cke
sdram_cs_n <= sdram_cmd:module_002.sdram_cs_n
sdram_ras_n <= sdram_cmd:module_002.sdram_ras_n
sdram_cas_n <= sdram_cmd:module_002.sdram_cas_n
sdram_we_n <= sdram_cmd:module_002.sdram_we_n
sdram_ba[0] <= sdram_cmd:module_002.sdram_ba
sdram_ba[1] <= sdram_cmd:module_002.sdram_ba
sdram_addr[0] <= sdram_cmd:module_002.sdram_addr
sdram_addr[1] <= sdram_cmd:module_002.sdram_addr
sdram_addr[2] <= sdram_cmd:module_002.sdram_addr
sdram_addr[3] <= sdram_cmd:module_002.sdram_addr
sdram_addr[4] <= sdram_cmd:module_002.sdram_addr
sdram_addr[5] <= sdram_cmd:module_002.sdram_addr
sdram_addr[6] <= sdram_cmd:module_002.sdram_addr
sdram_addr[7] <= sdram_cmd:module_002.sdram_addr
sdram_addr[8] <= sdram_cmd:module_002.sdram_addr
sdram_addr[9] <= sdram_cmd:module_002.sdram_addr
sdram_addr[10] <= sdram_cmd:module_002.sdram_addr
sdram_addr[11] <= sdram_cmd:module_002.sdram_addr
sdram_addr[12] <= sdram_cmd:module_002.sdram_addr
sdram_data[0] <> sdram_wr_data:module_003.sdram_data
sdram_data[1] <> sdram_wr_data:module_003.sdram_data
sdram_data[2] <> sdram_wr_data:module_003.sdram_data
sdram_data[3] <> sdram_wr_data:module_003.sdram_data
sdram_data[4] <> sdram_wr_data:module_003.sdram_data
sdram_data[5] <> sdram_wr_data:module_003.sdram_data
sdram_data[6] <> sdram_wr_data:module_003.sdram_data
sdram_data[7] <> sdram_wr_data:module_003.sdram_data
sdram_data[8] <> sdram_wr_data:module_003.sdram_data
sdram_data[9] <> sdram_wr_data:module_003.sdram_data
sdram_data[10] <> sdram_wr_data:module_003.sdram_data
sdram_data[11] <> sdram_wr_data:module_003.sdram_data
sdram_data[12] <> sdram_wr_data:module_003.sdram_data
sdram_data[13] <> sdram_wr_data:module_003.sdram_data
sdram_data[14] <> sdram_wr_data:module_003.sdram_data
sdram_data[15] <> sdram_wr_data:module_003.sdram_data
sdram_wr_ack <= sdram_ctrl:module_001.sdram_wr_ack
sdram_rd_ack <= sdram_ctrl:module_001.sdram_rd_ack
sdram_dqm <= dqm.DB_MAX_OUTPUT_PORT_TYPE


|system_module|sdram_top:uut_sdramtop|sdram_ctrl:module_001
clk => sys_r_wn.CLK
clk => sdram_ref_req.CLK
clk => cnt_7us[0].CLK
clk => cnt_7us[1].CLK
clk => cnt_7us[2].CLK
clk => cnt_7us[3].CLK
clk => cnt_7us[4].CLK
clk => cnt_7us[5].CLK
clk => cnt_7us[6].CLK
clk => cnt_7us[7].CLK
clk => cnt_7us[8].CLK
clk => cnt_7us[9].CLK
clk => cnt_7us[10].CLK
clk => cnt_clk_r[0].CLK
clk => cnt_clk_r[1].CLK
clk => cnt_clk_r[2].CLK
clk => cnt_clk_r[3].CLK
clk => cnt_clk_r[4].CLK
clk => cnt_clk_r[5].CLK
clk => cnt_clk_r[6].CLK
clk => cnt_clk_r[7].CLK
clk => cnt_clk_r[8].CLK
clk => cnt_100us[0].CLK
clk => cnt_100us[1].CLK
clk => cnt_100us[2].CLK
clk => cnt_100us[3].CLK
clk => cnt_100us[4].CLK
clk => cnt_100us[5].CLK
clk => cnt_100us[6].CLK
clk => cnt_100us[7].CLK
clk => cnt_100us[8].CLK
clk => cnt_100us[9].CLK
clk => cnt_100us[10].CLK
clk => cnt_100us[11].CLK
clk => cnt_100us[12].CLK
clk => cnt_100us[13].CLK
clk => cnt_100us[14].CLK
clk => work_state_r~1.DATAIN
clk => init_state_r~2.DATAIN
rst_n => cnt_100us[0].ACLR
rst_n => cnt_100us[1].ACLR
rst_n => cnt_100us[2].ACLR
rst_n => cnt_100us[3].ACLR
rst_n => cnt_100us[4].ACLR
rst_n => cnt_100us[5].ACLR
rst_n => cnt_100us[6].ACLR
rst_n => cnt_100us[7].ACLR
rst_n => cnt_100us[8].ACLR
rst_n => cnt_100us[9].ACLR
rst_n => cnt_100us[10].ACLR
rst_n => cnt_100us[11].ACLR
rst_n => cnt_100us[12].ACLR
rst_n => cnt_100us[13].ACLR
rst_n => cnt_100us[14].ACLR
rst_n => cnt_clk_r[0].ACLR
rst_n => cnt_clk_r[1].ACLR
rst_n => cnt_clk_r[2].ACLR
rst_n => cnt_clk_r[3].ACLR
rst_n => cnt_clk_r[4].ACLR
rst_n => cnt_clk_r[5].ACLR
rst_n => cnt_clk_r[6].ACLR
rst_n => cnt_clk_r[7].ACLR
rst_n => cnt_clk_r[8].ACLR
rst_n => cnt_7us[0].ACLR
rst_n => cnt_7us[1].ACLR
rst_n => cnt_7us[2].ACLR
rst_n => cnt_7us[3].ACLR
rst_n => cnt_7us[4].ACLR
rst_n => cnt_7us[5].ACLR
rst_n => cnt_7us[6].ACLR
rst_n => cnt_7us[7].ACLR
rst_n => cnt_7us[8].ACLR
rst_n => cnt_7us[9].ACLR
rst_n => cnt_7us[10].ACLR
rst_n => sdram_ref_req.ACLR
rst_n => work_state_r~3.DATAIN
rst_n => init_state_r~4.DATAIN
rst_n => sys_r_wn.ENA
rd_req => always5.IN1
wr_req => always5.IN1
init_state[0] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
init_state[1] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
init_state[2] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
init_state[3] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
init_state[4] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
work_state[0] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
work_state[1] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
work_state[2] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
work_state[3] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_ack <= sdram_wr_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack <= sdram_rd_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_init_done <= sdram_init_done.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[0] <= cnt_clk_r[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[1] <= cnt_clk_r[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[2] <= cnt_clk_r[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[3] <= cnt_clk_r[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[4] <= cnt_clk_r[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[5] <= cnt_clk_r[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[6] <= cnt_clk_r[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[7] <= cnt_clk_r[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[8] <= cnt_clk_r[8].DB_MAX_OUTPUT_PORT_TYPE
rd_bstop => work_state_r.IN1


|system_module|sdram_top:uut_sdramtop|sdram_cmd:module_002
clk => r_col_addr[0].CLK
clk => r_col_addr[1].CLK
clk => r_col_addr[2].CLK
clk => r_col_addr[3].CLK
clk => r_col_addr[4].CLK
clk => r_col_addr[5].CLK
clk => r_col_addr[6].CLK
clk => r_col_addr[7].CLK
clk => r_col_addr[8].CLK
clk => r_row_addr[0].CLK
clk => r_row_addr[1].CLK
clk => r_row_addr[2].CLK
clk => r_row_addr[3].CLK
clk => r_row_addr[4].CLK
clk => r_row_addr[5].CLK
clk => r_row_addr[6].CLK
clk => r_row_addr[7].CLK
clk => r_row_addr[8].CLK
clk => r_row_addr[9].CLK
clk => r_row_addr[10].CLK
clk => r_row_addr[11].CLK
clk => r_row_addr[12].CLK
clk => r_bank_addr[0].CLK
clk => r_bank_addr[1].CLK
clk => w_col_addr[0].CLK
clk => w_col_addr[1].CLK
clk => w_col_addr[2].CLK
clk => w_col_addr[3].CLK
clk => w_col_addr[4].CLK
clk => w_col_addr[5].CLK
clk => w_col_addr[6].CLK
clk => w_col_addr[7].CLK
clk => w_col_addr[8].CLK
clk => w_row_addr[0].CLK
clk => w_row_addr[1].CLK
clk => w_row_addr[2].CLK
clk => w_row_addr[3].CLK
clk => w_row_addr[4].CLK
clk => w_row_addr[5].CLK
clk => w_row_addr[6].CLK
clk => w_row_addr[7].CLK
clk => w_row_addr[8].CLK
clk => w_row_addr[9].CLK
clk => w_row_addr[10].CLK
clk => w_row_addr[11].CLK
clk => w_row_addr[12].CLK
clk => w_bank_addr[0].CLK
clk => w_bank_addr[1].CLK
clk => sdram_addr_r[0].CLK
clk => sdram_addr_r[1].CLK
clk => sdram_addr_r[2].CLK
clk => sdram_addr_r[3].CLK
clk => sdram_addr_r[4].CLK
clk => sdram_addr_r[5].CLK
clk => sdram_addr_r[6].CLK
clk => sdram_addr_r[7].CLK
clk => sdram_addr_r[8].CLK
clk => sdram_addr_r[9].CLK
clk => sdram_addr_r[10].CLK
clk => sdram_addr_r[11].CLK
clk => sdram_addr_r[12].CLK
clk => sdram_ba_r[0].CLK
clk => sdram_ba_r[1].CLK
clk => sdram_cmd_r[0].CLK
clk => sdram_cmd_r[1].CLK
clk => sdram_cmd_r[2].CLK
clk => sdram_cmd_r[3].CLK
clk => sdram_cmd_r[4].CLK
rst_n => r_col_addr[0].ACLR
rst_n => r_col_addr[1].ACLR
rst_n => r_col_addr[2].ACLR
rst_n => r_col_addr[3].ACLR
rst_n => r_col_addr[4].ACLR
rst_n => r_col_addr[5].ACLR
rst_n => r_col_addr[6].ACLR
rst_n => r_col_addr[7].ACLR
rst_n => r_col_addr[8].ACLR
rst_n => r_row_addr[0].ACLR
rst_n => r_row_addr[1].ACLR
rst_n => r_row_addr[2].ACLR
rst_n => r_row_addr[3].ACLR
rst_n => r_row_addr[4].ACLR
rst_n => r_row_addr[5].ACLR
rst_n => r_row_addr[6].ACLR
rst_n => r_row_addr[7].ACLR
rst_n => r_row_addr[8].ACLR
rst_n => r_row_addr[9].ACLR
rst_n => r_row_addr[10].ACLR
rst_n => r_row_addr[11].ACLR
rst_n => r_row_addr[12].ACLR
rst_n => r_bank_addr[0].ACLR
rst_n => r_bank_addr[1].ACLR
rst_n => w_col_addr[0].ACLR
rst_n => w_col_addr[1].ACLR
rst_n => w_col_addr[2].ACLR
rst_n => w_col_addr[3].ACLR
rst_n => w_col_addr[4].ACLR
rst_n => w_col_addr[5].ACLR
rst_n => w_col_addr[6].ACLR
rst_n => w_col_addr[7].ACLR
rst_n => w_col_addr[8].ACLR
rst_n => w_row_addr[0].ACLR
rst_n => w_row_addr[1].ACLR
rst_n => w_row_addr[2].ACLR
rst_n => w_row_addr[3].ACLR
rst_n => w_row_addr[4].ACLR
rst_n => w_row_addr[5].ACLR
rst_n => w_row_addr[6].ACLR
rst_n => w_row_addr[7].ACLR
rst_n => w_row_addr[8].ACLR
rst_n => w_row_addr[9].ACLR
rst_n => w_row_addr[10].ACLR
rst_n => w_row_addr[11].ACLR
rst_n => w_row_addr[12].ACLR
rst_n => w_bank_addr[0].ACLR
rst_n => w_bank_addr[1].ACLR
rst_n => sdram_addr_r[0].PRESET
rst_n => sdram_addr_r[1].PRESET
rst_n => sdram_addr_r[2].PRESET
rst_n => sdram_addr_r[3].PRESET
rst_n => sdram_addr_r[4].PRESET
rst_n => sdram_addr_r[5].PRESET
rst_n => sdram_addr_r[6].PRESET
rst_n => sdram_addr_r[7].PRESET
rst_n => sdram_addr_r[8].PRESET
rst_n => sdram_addr_r[9].PRESET
rst_n => sdram_addr_r[10].PRESET
rst_n => sdram_addr_r[11].PRESET
rst_n => sdram_addr_r[12].PRESET
rst_n => sdram_ba_r[0].PRESET
rst_n => sdram_ba_r[1].PRESET
rst_n => sdram_cmd_r[0].PRESET
rst_n => sdram_cmd_r[1].PRESET
rst_n => sdram_cmd_r[2].PRESET
rst_n => sdram_cmd_r[3].PRESET
rst_n => sdram_cmd_r[4].ACLR
sdram_cke <= sdram_cmd_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_cs_n <= sdram_cmd_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= sdram_cmd_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cmd_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= sdram_cmd_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr_r[12].DB_MAX_OUTPUT_PORT_TYPE
init_state[0] => Decoder1.IN4
init_state[1] => Decoder1.IN3
init_state[2] => Decoder1.IN2
init_state[3] => Decoder1.IN1
init_state[4] => Decoder1.IN0
work_state[0] => Decoder0.IN3
work_state[0] => Mux0.IN17
work_state[0] => Mux1.IN17
work_state[0] => Mux2.IN17
work_state[0] => Mux3.IN17
work_state[0] => Mux4.IN15
work_state[0] => Mux5.IN15
work_state[0] => Mux6.IN15
work_state[0] => Mux7.IN15
work_state[0] => Mux8.IN15
work_state[0] => Mux9.IN15
work_state[0] => Mux10.IN15
work_state[0] => Mux11.IN15
work_state[0] => Mux12.IN15
work_state[1] => Decoder0.IN2
work_state[1] => Mux0.IN16
work_state[1] => Mux1.IN16
work_state[1] => Mux2.IN16
work_state[1] => Mux3.IN16
work_state[1] => Mux4.IN14
work_state[1] => Mux5.IN14
work_state[1] => Mux6.IN14
work_state[1] => Mux7.IN14
work_state[1] => Mux8.IN14
work_state[1] => Mux9.IN14
work_state[1] => Mux10.IN14
work_state[1] => Mux11.IN14
work_state[1] => Mux12.IN14
work_state[2] => Decoder0.IN1
work_state[2] => Mux0.IN15
work_state[2] => Mux1.IN15
work_state[2] => Mux2.IN15
work_state[2] => Mux3.IN15
work_state[2] => Mux4.IN13
work_state[2] => Mux5.IN13
work_state[2] => Mux6.IN13
work_state[2] => Mux7.IN13
work_state[2] => Mux8.IN13
work_state[2] => Mux9.IN13
work_state[2] => Mux10.IN13
work_state[2] => Mux11.IN13
work_state[2] => Mux12.IN13
work_state[3] => Decoder0.IN0
work_state[3] => Mux0.IN14
work_state[3] => Mux1.IN14
work_state[3] => Mux2.IN14
work_state[3] => Mux3.IN14
work_state[3] => Mux4.IN12
work_state[3] => Mux5.IN12
work_state[3] => Mux6.IN12
work_state[3] => Mux7.IN12
work_state[3] => Mux8.IN12
work_state[3] => Mux9.IN12
work_state[3] => Mux10.IN12
work_state[3] => Mux11.IN12
work_state[3] => Mux12.IN12


|system_module|sdram_top:uut_sdramtop|sdram_wr_data:module_003
clk => sdr_dout[0].CLK
clk => sdr_dout[1].CLK
clk => sdr_dout[2].CLK
clk => sdr_dout[3].CLK
clk => sdr_dout[4].CLK
clk => sdr_dout[5].CLK
clk => sdr_dout[6].CLK
clk => sdr_dout[7].CLK
clk => sdr_dout[8].CLK
clk => sdr_dout[9].CLK
clk => sdr_dout[10].CLK
clk => sdr_dout[11].CLK
clk => sdr_dout[12].CLK
clk => sdr_dout[13].CLK
clk => sdr_dout[14].CLK
clk => sdr_dout[15].CLK
clk => sdr_dlink.CLK
clk => sdr_din[0].CLK
clk => sdr_din[1].CLK
clk => sdr_din[2].CLK
clk => sdr_din[3].CLK
clk => sdr_din[4].CLK
clk => sdr_din[5].CLK
clk => sdr_din[6].CLK
clk => sdr_din[7].CLK
clk => sdr_din[8].CLK
clk => sdr_din[9].CLK
clk => sdr_din[10].CLK
clk => sdr_din[11].CLK
clk => sdr_din[12].CLK
clk => sdr_din[13].CLK
clk => sdr_din[14].CLK
clk => sdr_din[15].CLK
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_dout.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_din.OUTPUTSELECT
rst_n => sdr_dlink.OUTPUTSELECT
sdram_data[0] <> sdram_data[0]
sdram_data[1] <> sdram_data[1]
sdram_data[2] <> sdram_data[2]
sdram_data[3] <> sdram_data[3]
sdram_data[4] <> sdram_data[4]
sdram_data[5] <> sdram_data[5]
sdram_data[6] <> sdram_data[6]
sdram_data[7] <> sdram_data[7]
sdram_data[8] <> sdram_data[8]
sdram_data[9] <> sdram_data[9]
sdram_data[10] <> sdram_data[10]
sdram_data[11] <> sdram_data[11]
sdram_data[12] <> sdram_data[12]
sdram_data[13] <> sdram_data[13]
sdram_data[14] <> sdram_data[14]
sdram_data[15] <> sdram_data[15]
sys_data_in[0] => sdr_din.DATAB
sys_data_in[1] => sdr_din.DATAB
sys_data_in[2] => sdr_din.DATAB
sys_data_in[3] => sdr_din.DATAB
sys_data_in[4] => sdr_din.DATAB
sys_data_in[5] => sdr_din.DATAB
sys_data_in[6] => sdr_din.DATAB
sys_data_in[7] => sdr_din.DATAB
sys_data_in[8] => sdr_din.DATAB
sys_data_in[9] => sdr_din.DATAB
sys_data_in[10] => sdr_din.DATAB
sys_data_in[11] => sdr_din.DATAB
sys_data_in[12] => sdr_din.DATAB
sys_data_in[13] => sdr_din.DATAB
sys_data_in[14] => sdr_din.DATAB
sys_data_in[15] => sdr_din.DATAB
sys_data_out[0] <= sdr_dout[0].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[1] <= sdr_dout[1].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[2] <= sdr_dout[2].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[3] <= sdr_dout[3].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[4] <= sdr_dout[4].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[5] <= sdr_dout[5].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[6] <= sdr_dout[6].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[7] <= sdr_dout[7].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[8] <= sdr_dout[8].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[9] <= sdr_dout[9].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[10] <= sdr_dout[10].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[11] <= sdr_dout[11].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[12] <= sdr_dout[12].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[13] <= sdr_dout[13].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[14] <= sdr_dout[14].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[15] <= sdr_dout[15].DB_MAX_OUTPUT_PORT_TYPE
work_state[0] => Equal0.IN3
work_state[0] => Equal1.IN1
work_state[0] => Equal2.IN3
work_state[0] => Equal3.IN3
work_state[0] => Equal4.IN2
work_state[0] => Equal5.IN2
work_state[1] => Equal0.IN2
work_state[1] => Equal1.IN3
work_state[1] => Equal2.IN2
work_state[1] => Equal3.IN1
work_state[1] => Equal4.IN3
work_state[1] => Equal5.IN1
work_state[2] => Equal0.IN1
work_state[2] => Equal1.IN2
work_state[2] => Equal2.IN1
work_state[2] => Equal3.IN0
work_state[2] => Equal4.IN1
work_state[2] => Equal5.IN0
work_state[3] => Equal0.IN0
work_state[3] => Equal1.IN0
work_state[3] => Equal2.IN0
work_state[3] => Equal3.IN2
work_state[3] => Equal4.IN0
work_state[3] => Equal5.IN3
cnt_clk[0] => LessThan0.IN18
cnt_clk[1] => LessThan0.IN17
cnt_clk[2] => LessThan0.IN16
cnt_clk[3] => LessThan0.IN15
cnt_clk[4] => LessThan0.IN14
cnt_clk[5] => LessThan0.IN13
cnt_clk[6] => LessThan0.IN12
cnt_clk[7] => LessThan0.IN11
cnt_clk[8] => LessThan0.IN10
rd_bstop <= sdr_dout[15].DB_MAX_OUTPUT_PORT_TYPE


