// Seed: 3641037734
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4, id_5;
  uwire id_6 = (1);
  wire  id_7;
  wire id_8, id_9;
  always @(posedge 1 or negedge id_6) begin
    id_7 = id_9;
  end
  assign #1 id_5 = id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  reg  id_5 = id_5;
  initial begin
    id_5 <= 1;
    id_3 = 1;
  end
  module_0(
      id_4, id_4, id_4
  );
endmodule
