# 1 "arch/arm/boot/dts/imx6ull-14x14-evk-emmc.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx6ull-14x14-evk-emmc.dts"
# 10 "arch/arm/boot/dts/imx6ull-14x14-evk-emmc.dts"
# 1 "arch/arm/boot/dts/imx6ull-14x14-evk.dts" 1
# 9 "arch/arm/boot/dts/imx6ull-14x14-evk.dts"
/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 12 "arch/arm/boot/dts/imx6ull-14x14-evk.dts" 2
# 1 "arch/arm/boot/dts/imx6ull.dtsi" 1




# 1 "arch/arm/boot/dts/imx6ul.dtsi" 1




# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx6ul-clock.h" 1
# 6 "arch/arm/boot/dts/imx6ul.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 7 "arch/arm/boot/dts/imx6ul.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 9 "arch/arm/boot/dts/imx6ul.dtsi" 2
# 1 "arch/arm/boot/dts/imx6ul-pinfunc.h" 1
# 10 "arch/arm/boot/dts/imx6ul.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;





 chosen {};

 aliases {
  ethernet0 = &fec1;
  ethernet1 = &fec2;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  i2c3 = &i2c4;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  serial5 = &uart6;
  serial6 = &uart7;
  serial7 = &uart8;
  sai1 = &sai1;
  sai2 = &sai2;
  sai3 = &sai3;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi2 = &ecspi3;
  spi3 = &ecspi4;
  usbphy0 = &usbphy1;
  usbphy1 = &usbphy2;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <0>;
   clock-frequency = <696000000>;
   clock-latency = <61036>;
   #cooling-cells = <2>;
   operating-points = <

    696000 1275000
    528000 1175000
    396000 1025000
    198000 950000
   >;
   fsl,soc-operating-points = <

    696000 1275000
    528000 1175000
    396000 1175000
    198000 1175000
   >;
   clocks = <&clks 93>,
     <&clks 26>,
     <&clks 38>,
     <&clks 219>,
     <&clks 56>,
     <&clks 57>,
     <&clks 25>,
     <&clks 18>,
     <&clks 11>,
     <&clks 4>,
     <&clks 3>;
   clock-names = "arm", "pll2_bus", "pll2_pfd2_396m",
          "secondary_sel", "step", "pll1_sw",
          "pll1_sys", "pll1_bypass", "pll1",
          "pll1_bypass_src", "osc";
   arm-supply = <&reg_arm>;
   soc-supply = <&reg_soc>;
   nvmem-cells = <&cpu_speed_grade>;
   nvmem-cell-names = "speed_grade";
  };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13 ((((1 << (1)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (1)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (1)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (1)) - 1) << 8) | 8)>;
  interrupt-parent = <&intc>;
  status = "disabled";
 };

 ckil: clock-cli {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "ckil";
 };

 osc: clock-osc {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "osc";
 };

 ipp_di0: clock-di0 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
  clock-output-names = "ipp_di0";
 };

 ipp_di1: clock-di1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
  clock-output-names = "ipp_di1";
 };

 tempmon: tempmon {
  compatible = "fsl,imx6ul-tempmon", "fsl,imx6sx-tempmon";
  interrupt-parent = <&gpc>;
  interrupts = <0 49 4>;
  fsl,tempmon = <&anatop>;
  nvmem-cells = <&tempmon_calib>, <&tempmon_temp_grade>;
  nvmem-cell-names = "calib", "temp_grade";
  clocks = <&clks 27>;
 };

 pmu {
  compatible = "arm,cortex-a7-pmu";
  interrupt-parent = <&gpc>;
  interrupts = <0 94 4>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&gpc>;
  ranges;

  busfreq {
   compatible = "fsl,imx_busfreq";
   clocks = <&clks 38>, <&clks 53>,
     <&clks 26>, <&clks 93>,
     <&clks 27>, <&clks 85>,
     <&clks 60>, <&clks 94>,
     <&clks 62>, <&clks 3>,
     <&clks 96>, <&clks 212>,
     <&clks 86>, <&clks 61>,
     <&clks 95>, <&clks 63>,
     <&clks 56>, <&clks 163>;
   clock-names = "pll2_pfd2_396m", "pll2_198m", "pll2_bus", "arm", "pll3_usb_otg",
          "periph", "periph_pre", "periph_clk2", "periph_clk2_sel", "osc",
          "ahb", "ocram", "periph2", "periph2_pre", "periph2_clk2", "periph2_clk2_sel",
          "step", "mmdc";
   fsl,max_ddr_freq = <400000000>;
  };

  ocrams: sram@900000 {
   compatible = "fsl,lpm-sram";
   reg = <0x900000 0x4000>;
  };

  ocrams_ddr: sram@904000 {
   compatible = "fsl,ddr-lpm-sram";
   reg = <0x904000 0x1000>;
  };

  ocram: sram@905000 {
   compatible = "mmio-sram";
   reg = <0x00905000 0x1B000>;
  };

  ocram_optee: sram@918000 {
   compatible = "fsl,optee-lpm-sram";
   reg = <0x918000 0x8000>;
   overw_reg = <&ocram 0x905000 0x13000>;
  };

  intc: interrupt-controller@a01000 {
   compatible = "arm,gic-400", "arm,cortex-a7-gic";
   interrupts = <1 9 ((((1 << (1)) - 1) << 8) | 4)>;
   #interrupt-cells = <3>;
   interrupt-controller;
   interrupt-parent = <&intc>;
   reg = <0x00a01000 0x1000>,
         <0x00a02000 0x2000>,
         <0x00a04000 0x2000>,
         <0x00a06000 0x2000>;
  };

  dma_apbh: dma-apbh@1804000 {
   compatible = "fsl,imx6q-dma-apbh", "fsl,imx28-dma-apbh";
   reg = <0x01804000 0x2000>;
   interrupts = <0 13 4>,
         <0 13 4>,
         <0 13 4>,
         <0 13 4>;
   interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
   #dma-cells = <1>;
   dma-channels = <4>;
   clocks = <&clks 128>;
  };

  caam_sm: caam-sm@100000 {
    compatible = "fsl,imx7d-caam-sm", "fsl,imx6q-caam-sm";
    reg = <0x100000 0x8000>;
  };

  gpmi: gpmi-nand@1806000 {
   compatible = "fsl,imx6q-gpmi-nand";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x01806000 0x2000>, <0x01808000 0x2000>;
   reg-names = "gpmi-nand", "bch";
   interrupts = <0 15 4>;
   interrupt-names = "bch";
   clocks = <&clks 133>,
     <&clks 134>,
     <&clks 132>,
     <&clks 131>,
     <&clks 220>;
   clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch",
          "gpmi_bch_apb", "per1_bch";
   dmas = <&dma_apbh 0>;
   dma-names = "rx-tx";
   status = "disabled";
  };

  aips1: aips-bus@2000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02000000 0x100000>;
   ranges;

   spba-bus@2000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x02000000 0x40000>;
    ranges;

    ecspi1: spi@2008000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
     reg = <0x02008000 0x4000>;
     interrupts = <0 31 4>;
     clocks = <&clks 139>,
       <&clks 139>;
     clock-names = "ipg", "per";
     dmas = <&sdma 3 7 1>, <&sdma 4 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi2: spi@200c000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
     reg = <0x0200c000 0x4000>;
     interrupts = <0 32 4>;
     clocks = <&clks 140>,
       <&clks 140>;
     clock-names = "ipg", "per";
     dmas = <&sdma 5 7 1>, <&sdma 6 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi3: spi@2010000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
     reg = <0x02010000 0x4000>;
     interrupts = <0 33 4>;
     clocks = <&clks 141>,
       <&clks 141>;
     clock-names = "ipg", "per";
     dmas = <&sdma 7 7 1>, <&sdma 8 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi4: spi@2014000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
     reg = <0x02014000 0x4000>;
     interrupts = <0 34 4>;
     clocks = <&clks 142>,
       <&clks 142>;
     clock-names = "ipg", "per";
     dmas = <&sdma 9 7 1>, <&sdma 10 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart7: serial@2018000 {
     compatible = "fsl,imx6ul-uart",
           "fsl,imx6q-uart";
     reg = <0x02018000 0x4000>;
     interrupts = <0 39 4>;
     clocks = <&clks 201>,
       <&clks 202>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    uart1: serial@2020000 {
     compatible = "fsl,imx6ul-uart",
           "fsl,imx6q-uart";
     reg = <0x02020000 0x4000>;
     interrupts = <0 26 4>;
     clocks = <&clks 189>,
       <&clks 190>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    uart8: serial@2024000 {
     compatible = "fsl,imx6ul-uart",
           "fsl,imx6q-uart";
     reg = <0x02024000 0x4000>;
     interrupts = <0 40 4>;
     clocks = <&clks 203>,
       <&clks 204>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    sai1: sai@2028000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6ul-sai", "fsl,imx6sx-sai";
     reg = <0x02028000 0x4000>;
     interrupts = <0 97 4>;
     clocks = <&clks 179>,
       <&clks 178>,
       <&clks 0>, <&clks 0>;
     clock-names = "bus", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma 35 24 0>,
            <&sdma 36 24 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai2: sai@202c000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6ul-sai", "fsl,imx6sx-sai";
     reg = <0x0202c000 0x4000>;
     interrupts = <0 98 4>;
     clocks = <&clks 181>,
       <&clks 180>,
       <&clks 0>, <&clks 0>;
     clock-names = "bus", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma 37 24 0>,
            <&sdma 38 24 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai3: sai@2030000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6ul-sai", "fsl,imx6sx-sai";
     reg = <0x02030000 0x4000>;
     interrupts = <0 24 4>;
     clocks = <&clks 183>,
       <&clks 182>,
       <&clks 0>, <&clks 0>;
     clock-names = "bus", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma 39 24 0>,
            <&sdma 40 24 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    asrc: asrc@2034000 {
     compatible = "fsl,imx53-asrc";
     reg = <0x2034000 0x4000>;
     interrupts = <0 50 4>;
     clocks = <&clks 129>,
      <&clks 130>, <&clks 0>,
      <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
      <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
      <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
      <&clks 188>, <&clks 0>, <&clks 0>,
      <&clks 187>;
     clock-names = "mem", "ipg", "asrck_0",
      "asrck_1", "asrck_2", "asrck_3", "asrck_4",
      "asrck_5", "asrck_6", "asrck_7", "asrck_8",
      "asrck_9", "asrck_a", "asrck_b", "asrck_c",
      "asrck_d", "asrck_e", "asrck_f", "spba";
     dmas = <&sdma 17 23 1>, <&sdma 18 23 1>, <&sdma 19 23 1>,
      <&sdma 20 23 1>, <&sdma 21 23 1>, <&sdma 22 23 1>;
     dma-names = "rxa", "rxb", "rxc",
          "txa", "txb", "txc";
     fsl,asrc-rate = <48000>;
     fsl,asrc-width = <16>;
     status = "okay";
    };
   };

   tsc: tsc@2040000 {
    compatible = "fsl,imx6ul-tsc";
    reg = <0x02040000 0x4000>, <0x0219c000 0x4000>;
    interrupts = <0 3 4>,
          <0 101 4>;
    clocks = <&clks 100>,
      <&clks 124>;
    clock-names = "tsc", "adc";
    status = "disabled";
   };

   pwm1: pwm@2080000 {
    compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
    reg = <0x02080000 0x4000>;
    interrupts = <0 83 4>;
    clocks = <&clks 167>,
      <&clks 167>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm2: pwm@2084000 {
    compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
    reg = <0x02084000 0x4000>;
    interrupts = <0 84 4>;
    clocks = <&clks 168>,
      <&clks 168>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm3: pwm@2088000 {
    compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
    reg = <0x02088000 0x4000>;
    interrupts = <0 85 4>;
    clocks = <&clks 169>,
      <&clks 169>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm4: pwm@208c000 {
    compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
    reg = <0x0208c000 0x4000>;
    interrupts = <0 86 4>;
    clocks = <&clks 170>,
      <&clks 170>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   can1: flexcan@2090000 {
    compatible = "fsl,imx6ul-flexcan", "fsl,imx6q-flexcan";
    reg = <0x02090000 0x4000>;
    interrupts = <0 110 4>;
    clocks = <&clks 148>,
      <&clks 149>;
    clock-names = "ipg", "per";
    fsl,stop-mode = <&gpr 0x10 1 0x10 17>;
    status = "disabled";
   };

   can2: flexcan@2094000 {
    compatible = "fsl,imx6ul-flexcan", "fsl,imx6q-flexcan";
    reg = <0x02094000 0x4000>;
    interrupts = <0 111 4>;
    clocks = <&clks 150>,
      <&clks 151>;
    clock-names = "ipg", "per";
    fsl,stop-mode = <&gpr 0x10 2 0x10 18>;
    status = "disabled";
   };

   gpt1: gpt@2098000 {
    compatible = "fsl,imx6ul-gpt", "fsl,imx6sx-gpt";
    reg = <0x02098000 0x4000>;
    interrupts = <0 55 4>;
    clocks = <&clks 152>,
      <&clks 153>;
    clock-names = "ipg", "per";
   };

   gpio1: gpio@209c000 {
    compatible = "fsl,imx6ul-gpio", "fsl,imx35-gpio";
    reg = <0x0209c000 0x4000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    clocks = <&clks 244>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 23 10>, <&iomuxc 10 17 6>,
           <&iomuxc 16 33 16>;
   };

   gpio2: gpio@20a0000 {
    compatible = "fsl,imx6ul-gpio", "fsl,imx35-gpio";
    reg = <0x020a0000 0x4000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    clocks = <&clks 245>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 49 16>, <&iomuxc 16 111 6>;
   };

   gpio3: gpio@20a4000 {
    compatible = "fsl,imx6ul-gpio", "fsl,imx35-gpio";
    reg = <0x020a4000 0x4000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    clocks = <&clks 246>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 65 29>;
   };

   gpio4: gpio@20a8000 {
    compatible = "fsl,imx6ul-gpio", "fsl,imx35-gpio";
    reg = <0x020a8000 0x4000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    clocks = <&clks 247>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 94 17>, <&iomuxc 17 117 12>;
   };

   gpio5: gpio@20ac000 {
    compatible = "fsl,imx6ul-gpio", "fsl,imx35-gpio";
    reg = <0x020ac000 0x4000>;
    interrupts = <0 74 4>,
          <0 75 4>;
    clocks = <&clks 248>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 7 10>, <&iomuxc 10 5 2>;
   };

   fec2: ethernet@20b4000 {
    compatible = "fsl,imx6ul-fec", "fsl,imx6q-fec";
    reg = <0x020b4000 0x4000>;
    interrupt-names = "int0", "pps";
    interrupts = <0 120 4>,
          <0 121 4>;
    clocks = <&clks 144>,
      <&clks 145>,
      <&clks 48>,
      <&clks 46>,
      <&clks 46>;
    clock-names = "ipg", "ahb", "ptp",
           "enet_clk_ref", "enet_out";
    fsl,num-tx-queues = <1>;
    fsl,num-rx-queues = <1>;
    stop-mode = <&gpr 0x10 4>;
    fsl,magic-packet;
    fsl,wakeup_irq = <0>;
    status = "disabled";
   };

   kpp: kpp@20b8000 {
    compatible = "fsl,imx6ul-kpp", "fsl,imx6q-kpp", "fsl,imx21-kpp";
    reg = <0x020b8000 0x4000>;
    interrupts = <0 82 4>;
    clocks = <&clks 224>;
    status = "disabled";
   };

   wdog1: wdog@20bc000 {
    compatible = "fsl,imx6ul-wdt", "fsl,imx21-wdt";
    reg = <0x020bc000 0x4000>;
    interrupts = <0 80 4>;
    clocks = <&clks 208>;
   };

   wdog2: wdog@20c0000 {
    compatible = "fsl,imx6ul-wdt", "fsl,imx21-wdt";
    reg = <0x020c0000 0x4000>;
    interrupts = <0 81 4>;
    clocks = <&clks 209>;
    status = "disabled";
   };

   clks: ccm@20c4000 {
    compatible = "fsl,imx6ul-ccm";
    reg = <0x020c4000 0x4000>;
    interrupts = <0 87 4>,
          <0 88 4>;
    #clock-cells = <1>;
    clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>;
    clock-names = "ckil", "osc", "ipp_di0", "ipp_di1";
   };

   anatop: anatop@20c8000 {
    compatible = "fsl,imx6ul-anatop", "fsl,imx6q-anatop",
          "syscon", "simple-bus";
    reg = <0x020c8000 0x1000>;
    interrupts = <0 49 4>,
          <0 54 4>,
          <0 127 4>;

    reg_3p0: regulator-3p0 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd3p0";
     regulator-min-microvolt = <2625000>;
     regulator-max-microvolt = <3400000>;
     anatop-reg-offset = <0x120>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2625000>;
     anatop-max-voltage = <3400000>;
     anatop-enable-bit = <0>;
    };

    reg_arm: regulator-vddcore {
     compatible = "fsl,anatop-regulator";
     regulator-name = "cpu";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <0>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <24>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };

    reg_soc: regulator-vddsoc {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddsoc";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <18>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <28>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };
   };

   usbphy1: usbphy@20c9000 {
    compatible = "fsl,imx6ul-usbphy", "fsl,imx23-usbphy";
    reg = <0x020c9000 0x1000>;
    interrupts = <0 44 4>;
    clocks = <&clks 32>;
    phy-3p0-supply = <&reg_3p0>;
    fsl,anatop = <&anatop>;
   };

   usbphy2: usbphy@20ca000 {
    compatible = "fsl,imx6ul-usbphy", "fsl,imx23-usbphy";
    reg = <0x020ca000 0x1000>;
    interrupts = <0 45 4>;
    clocks = <&clks 33>;
    phy-3p0-supply = <&reg_3p0>;
    fsl,anatop = <&anatop>;
   };

   irq_sec_vio: caam_secvio {
    compatible = "fsl,imx6q-caam-secvio";
    interrupts = <0 20 4>;
    jtag-tamper = "disabled";
    watchdog-tamper = "enabled";
    internal-boot-tamper = "enabled";
    external-pin-tamper = "disabled";
   };

   caam_snvs: caam-snvs@20cc000 {
    compatible = "fsl,imx6q-caam-snvs";
    reg = <0x20cc000 0x4000>;
   };

   snvs: snvs@20cc000 {
    compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
    reg = <0x020cc000 0x4000>;

    snvs_rtc: snvs-rtc-lp {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap = <&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>,
           <0 20 4>;
    };

    snvs_poweroff: snvs-poweroff {
     compatible = "syscon-poweroff";
     regmap = <&snvs>;
     offset = <0x38>;
     value = <0x60>;
     mask = <0x60>;
     status = "disabled";
    };

    snvs_pwrkey: snvs-powerkey {
     compatible = "fsl,sec-v4.0-pwrkey";
     regmap = <&snvs>;
     interrupts = <0 4 4>;
     linux,keycode = <116>;
     wakeup-source;
     status = "disabled";
    };

    snvs_lpgpr: snvs-lpgpr {
     compatible = "fsl,imx6ul-snvs-lpgpr";
    };
   };

   epit1: epit@20d0000 {
    reg = <0x020d0000 0x4000>;
    interrupts = <0 56 4>;
   };

   epit2: epit@20d4000 {
    reg = <0x020d4000 0x4000>;
    interrupts = <0 57 4>;
   };

   src: src@20d8000 {
    compatible = "fsl,imx6ul-src", "fsl,imx51-src";
    reg = <0x020d8000 0x4000>;
    interrupts = <0 91 4>,
          <0 96 4>;
    #reset-cells = <1>;
   };

   gpc: gpc@20dc000 {
    compatible = "fsl,imx6ul-gpc", "fsl,imx6q-gpc";
    reg = <0x020dc000 0x4000>;
    interrupt-controller;
    #interrupt-cells = <3>;
    interrupts = <0 89 4>;
    interrupt-parent = <&intc>;
    fsl,mf-mix-wakeup-irq = <0x7c00000 0x7d00 0x0 0x1400640>;
   };

   iomuxc: iomuxc@20e0000 {
    compatible = "fsl,imx6ul-iomuxc";
    reg = <0x020e0000 0x4000>;
   };

   gpr: iomuxc-gpr@20e4000 {
    compatible = "fsl,imx6ul-iomuxc-gpr",
          "fsl,imx6q-iomuxc-gpr", "syscon";
    reg = <0x020e4000 0x4000>;
   };

   gpt2: gpt@20e8000 {
    compatible = "fsl,imx6ul-gpt", "fsl,imx6sx-gpt";
    reg = <0x020e8000 0x4000>;
    interrupts = <0 109 4>;
    clocks = <&clks 154>,
      <&clks 155>;
    clock-names = "ipg", "per";
   };

   sdma: sdma@20ec000 {
    compatible = "fsl,imx6ul-sdma", "fsl,imx6q-sdma",
          "fsl,imx35-sdma";
    reg = <0x020ec000 0x4000>;
    interrupts = <0 2 4>;
    clocks = <&clks 100>,
      <&clks 184>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
   };

   pwm5: pwm@20f0000 {
    compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
    reg = <0x020f0000 0x4000>;
    interrupts = <0 114 4>;
    clocks = <&clks 171>,
      <&clks 171>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm6: pwm@20f4000 {
    compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
    reg = <0x020f4000 0x4000>;
    interrupts = <0 115 4>;
    clocks = <&clks 172>,
      <&clks 172>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm7: pwm@20f8000 {
    compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
    reg = <0x020f8000 0x4000>;
    interrupts = <0 116 4>;
    clocks = <&clks 173>,
      <&clks 173>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm8: pwm@20fc000 {
    compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
    reg = <0x020fc000 0x4000>;
    interrupts = <0 117 4>;
    clocks = <&clks 174>,
      <&clks 174>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };
  };

  aips2: aips-bus@2100000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02100000 0x100000>;
   ranges;

   crypto: caam@2140000 {
    compatible = "fsl,imx6ul-caam", "fsl,sec-v4.0";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x2140000 0x3c000>;
    ranges = <0 0x2140000 0x3c000>;
    interrupts = <0 48 4>;
    clocks = <&clks 137>, <&clks 136>,
      <&clks 135>;
    clock-names = "ipg", "aclk", "mem";

    sec_jr0: jr0@1000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x1000 0x1000>;
     interrupts = <0 105 4>;
    };

    sec_jr1: jr1@2000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x2000 0x1000>;
     interrupts = <0 106 4>;
    };

    sec_jr2: jr2@3000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x3000 0x1000>;
     interrupts = <0 46 4>;
    };
   };

   usbotg1: usb@2184000 {
    compatible = "fsl,imx6ul-usb", "fsl,imx27-usb";
    reg = <0x02184000 0x200>;
    interrupts = <0 43 4>;
    clocks = <&clks 205>;
    fsl,usbphy = <&usbphy1>;
    fsl,usbmisc = <&usbmisc 0>;
    fsl,anatop = <&anatop>;
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbotg2: usb@2184200 {
    compatible = "fsl,imx6ul-usb", "fsl,imx27-usb";
    reg = <0x02184200 0x200>;
    interrupts = <0 42 4>;
    clocks = <&clks 205>;
    fsl,usbphy = <&usbphy2>;
    fsl,usbmisc = <&usbmisc 1>;
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbmisc: usbmisc@2184800 {
    #index-cells = <1>;
    compatible = "fsl,imx6ul-usbmisc", "fsl,imx6q-usbmisc";
    reg = <0x02184800 0x200>;
   };

   fec1: ethernet@2188000 {
    compatible = "fsl,imx6ul-fec", "fsl,imx6q-fec";
    reg = <0x02188000 0x4000>;
    interrupt-names = "int0", "pps";
    interrupts = <0 118 4>,
          <0 119 4>;
    clocks = <&clks 144>,
      <&clks 145>,
      <&clks 48>,
      <&clks 44>,
      <&clks 44>;
    clock-names = "ipg", "ahb", "ptp",
           "enet_clk_ref", "enet_out";
    fsl,num-tx-queues = <1>;
    fsl,num-rx-queues = <1>;
    stop-mode = <&gpr 0x10 3>;
    fsl,magic-packet;
    fsl,wakeup_irq = <0>;
    status = "disabled";
   };

   sim1: sim@0218c000 {
    compatible = "fsl,imx6ul-sim";
    reg = <0x0218c000 0x4000>;
    interrupts = <0 112 4>;
    status = "disabled";
   };

   usdhc1: usdhc@2190000 {
    compatible = "fsl,imx6ul-usdhc", "fsl,imx6sx-usdhc";
    reg = <0x02190000 0x4000>;
    interrupts = <0 22 4>;
    clocks = <&clks 206>,
      <&clks 206>,
      <&clks 206>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-step = <2>;
    fsl,tuning-start-tap = <20>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: usdhc@2194000 {
    compatible = "fsl,imx6ul-usdhc", "fsl,imx6sx-usdhc";
    reg = <0x02194000 0x4000>;
    interrupts = <0 23 4>;
    clocks = <&clks 207>,
      <&clks 207>,
      <&clks 207>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    fsl,tuning-step = <2>;
    fsl,tuning-start-tap = <20>;
    status = "disabled";
   };

   adc1: adc@2198000 {
    compatible = "fsl,imx6ul-adc", "fsl,vf610-adc";
    reg = <0x02198000 0x4000>;
    interrupts = <0 100 4>;
    clocks = <&clks 123>;
    num-channels = <2>;
    clock-names = "adc";
    fsl,adck-max-frequency = <30000000>, <40000000>,
        <20000000>;
    status = "disabled";
   };

   i2c1: i2c@21a0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6ul-i2c", "fsl,imx21-i2c";
    reg = <0x021a0000 0x4000>;
    interrupts = <0 36 4>;
    clocks = <&clks 156>;
    status = "disabled";
   };

   i2c2: i2c@21a4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6ul-i2c", "fsl,imx21-i2c";
    reg = <0x021a4000 0x4000>;
    interrupts = <0 37 4>;
    clocks = <&clks 157>;
    status = "disabled";
   };

   i2c3: i2c@21a8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6ul-i2c", "fsl,imx21-i2c";
    reg = <0x021a8000 0x4000>;
    interrupts = <0 38 4>;
    clocks = <&clks 158>;
    status = "disabled";
   };

   memory-controller@21b0000 {
    compatible = "fsl,imx6ul-mmdc", "fsl,imx6q-mmdc";
    reg = <0x021b0000 0x4000>;
    clocks = <&clks 164>;
   };

   sim2: sim@021b4000 {
    compatible = "fsl,imx6ul-sim";
    reg = <0x021b4000 0x4000>;
    interrupts = <0 113 4>;
    clocks = <&clks 215>;
    clock-names = "sim";
    status = "disabled";
   };

   weim: weim@21b8000 {
    #address-cells = <2>;
    #size-cells = <1>;
    compatible = "fsl,imx6ul-weim", "fsl,imx6q-weim";
    reg = <0x021b8000 0x4000>;
    interrupts = <0 14 4>;
    clocks = <&clks 143>;
    fsl,weim-cs-gpr = <&gpr>;
    status = "disabled";
   };

   ocotp: ocotp-ctrl@21bc000 {
    #address-cells = <1>;
    #size-cells = <1>;
    compatible = "fsl,imx6ul-ocotp", "syscon";
    reg = <0x021bc000 0x4000>;
    clocks = <&clks 165>;

    tempmon_calib: calib@38 {
     reg = <0x38 4>;
    };

    tempmon_temp_grade: temp-grade@20 {
     reg = <0x20 4>;
    };

    cpu_speed_grade: speed-grade@10 {
     reg = <0x10 4>;
    };
   };

   csi: csi@21c4000 {
    compatible = "fsl,imx6ul-csi", "fsl,imx7-csi", "fsl,imx6s-csi";
    reg = <0x021c4000 0x4000>;
    interrupts = <0 7 4>;
    clocks = <&clks 0>,
     <&clks 138>,
     <&clks 0>;
    clock-names = "disp-axi", "csi_mclk", "disp_dcic";
    status = "disabled";
   };

   lcdif: lcdif@21c8000 {
    compatible = "fsl,imx6ul-lcdif", "fsl,imx28-lcdif";
    reg = <0x021c8000 0x4000>;
    interrupts = <0 5 4>;
    clocks = <&clks 162>,
      <&clks 161>,
      <&clks 0>;
    clock-names = "pix", "axi", "disp_axi";
    status = "disabled";
   };

   pxp: pxp@21cc000 {
    compatible = "fsl,imx6ul-pxp-dma", "fsl,imx6sl-pxp-dma", "fsl,imx6dl-pxp-dma";
    reg = <0x21cc000 0x4000>;
    interrupts = <0 8 4>;
    clocks = <&clks 175>,
      <&clks 0>;
    clock-names = "pxp-axi", "disp-axi";
    status = "disabled";
   };

   qspi: spi@21e0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6ul-qspi", "fsl,imx6sx-qspi";
    reg = <0x021e0000 0x4000>, <0x60000000 0x10000000>;
    reg-names = "QuadSPI", "QuadSPI-memory";
    interrupts = <0 107 4>;
    clocks = <&clks 176>,
      <&clks 176>;
    clock-names = "qspi_en", "qspi";
    status = "disabled";
   };

   wdog3: wdog@21e4000 {
    compatible = "fsl,imx6ul-wdt", "fsl,imx21-wdt";
    reg = <0x021e4000 0x4000>;
    interrupts = <0 11 4>;
    clocks = <&clks 210>;
    status = "disabled";
   };

   uart2: serial@21e8000 {
    compatible = "fsl,imx6ul-uart",
          "fsl,imx6q-uart";
    reg = <0x021e8000 0x4000>;
    interrupts = <0 27 4>;
    clocks = <&clks 191>,
      <&clks 192>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart3: serial@21ec000 {
    compatible = "fsl,imx6ul-uart",
          "fsl,imx6q-uart";
    reg = <0x021ec000 0x4000>;
    interrupts = <0 28 4>;
    clocks = <&clks 193>,
      <&clks 194>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart4: serial@21f0000 {
    compatible = "fsl,imx6ul-uart",
          "fsl,imx6q-uart";
    reg = <0x021f0000 0x4000>;
    interrupts = <0 29 4>;
    clocks = <&clks 195>,
      <&clks 196>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart5: serial@21f4000 {
    compatible = "fsl,imx6ul-uart",
          "fsl,imx6q-uart";
    reg = <0x021f4000 0x4000>;
    interrupts = <0 30 4>;
    clocks = <&clks 197>,
      <&clks 198>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   i2c4: i2c@21f8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6ul-i2c", "fsl,imx21-i2c";
    reg = <0x021f8000 0x4000>;
    interrupts = <0 35 4>;
    clocks = <&clks 159>;
    status = "disabled";
   };

   uart6: serial@21fc000 {
    compatible = "fsl,imx6ul-uart",
          "fsl,imx6q-uart";
    reg = <0x021fc000 0x4000>;
    interrupts = <0 17 4>;
    clocks = <&clks 199>,
      <&clks 200>;
    clock-names = "ipg", "per";
    status = "disabled";
   };
  };
 };
};
# 6 "arch/arm/boot/dts/imx6ull.dtsi" 2
# 1 "arch/arm/boot/dts/imx6ull-pinfunc.h" 1
# 7 "arch/arm/boot/dts/imx6ull.dtsi" 2
# 1 "arch/arm/boot/dts/imx6ull-pinfunc-snvs.h" 1
# 8 "arch/arm/boot/dts/imx6ull.dtsi" 2


/delete-node/ &uart8;

/delete-node/ &crypto;

&cpu0 {
 clock-frequency = <900000000>;
 fsl,low-power-run;
 operating-points = <

  900000 1275000
  792000 1225000
  528000 1175000
  396000 1025000
  198000 950000
 >;
 fsl,soc-operating-points = <

  900000 1250000
  792000 1175000
  528000 1175000
  396000 1175000
  198000 1175000
 >;
};

&ocotp {
 compatible = "fsl,imx6ull-ocotp", "syscon";
};

&pxp {
 compatible = "fsl,imx6ull-pxp-dma", "fsl,imx7d-pxp-dma";
 interrupts = <0 8 4>,
  <0 18 4>;
 clocks = <&clks 0>, <&clks 175>;
 clock-names = "pxp_ipg", "pxp_axi";
 status = "disabled";
};

&usdhc1 {
 compatible = "fsl,imx6ull-usdhc", "fsl,imx6sx-usdhc";
 assigned-clocks = <&clks 64>, <&clks 206>;
 assigned-clock-parents = <&clks 38>;
 assigned-clock-rates = <0>, <132000000>;
};

&usdhc2 {
 compatible = "fsl,imx6ull-usdhc", "fsl,imx6sx-usdhc";
 assigned-clocks = <&clks 65>, <&clks 207>;
 assigned-clock-parents = <&clks 38>;
 assigned-clock-rates = <0>, <132000000>;
};

/ {
 soc {
  busfreq {
   compatible = "fsl,imx_busfreq";
   clocks = <&clks 38>, <&clks 53>,
     <&clks 26>, <&clks 93>,
     <&clks 27>, <&clks 85>,
     <&clks 60>, <&clks 94>,
     <&clks 62>, <&clks 3>,
     <&clks 96>, <&clks 212>,
     <&clks 86>, <&clks 61>,
     <&clks 95>, <&clks 63>,
     <&clks 56>, <&clks 163>, <&clks 4>,
     <&clks 18>, <&clks 25>, <&clks 57>,
     <&clks 11>;
   clock-names = "pll2_pfd2_396m", "pll2_198m", "pll2_bus", "arm", "pll3_usb_otg",
          "periph", "periph_pre", "periph_clk2", "periph_clk2_sel", "osc",
          "ahb", "ocram", "periph2", "periph2_pre", "periph2_clk2", "periph2_clk2_sel",
          "step", "mmdc", "pll1_bypass_src", "pll1_bypass", "pll1_sys", "pll1_sw", "pll1";
   fsl,max_ddr_freq = <400000000>;
  };

  aips3: aips-bus@2200000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02200000 0x100000>;
   ranges;

   dcp: crypto@2280000 {
    compatible = "fsl,imx6ull-dcp", "fsl,imx28-dcp";
    reg = <0x02280000 0x4000>;
    interrupts = <0 46 4>,
          <0 47 4>,
          <0 48 4>;
    clocks = <&clks 230>;
    clock-names = "dcp";
   };

   rngb: rng@2284000 {
    compatible = "fsl,imx25-rngb";
    reg = <0x02284000 0x4000>;
    interrupts = <0 6 4>;
    clocks = <&clks 0>;
   };

   iomuxc_snvs: iomuxc-snvs@2290000 {
    compatible = "fsl,imx6ull-iomuxc-snvs";
    reg = <0x02290000 0x4000>;
   };

   uart8: serial@2288000 {
    compatible = "fsl,imx6ul-uart",
          "fsl,imx6q-uart";
    reg = <0x02288000 0x4000>;
    interrupts = <0 40 4>;
    clocks = <&clks 203>,
      <&clks 204>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   epdc: epdc@228c000 {
    compatible = "fsl,imx7d-epdc";
    interrupts = <0 112 4>;
    reg = <0x228c000 0x4000>;
    clocks = <&clks 234>,
      <&clks 235>;
    clock-names = "epdc_axi", "epdc_pix";


    status = "disabled";
   };
  };
 };
};
# 13 "arch/arm/boot/dts/imx6ull-14x14-evk.dts" 2

/ {
    model = "Freescale i.MX6 ULL 14x14 EVK Board";
    compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";

    chosen {
        stdout-path = &uart1;
    };

    memory {
        reg = <0x80000000 0x20000000>;
    };

    reserved-memory {
        #address-cells = <1>;
        #size-cells = <1>;
        ranges;

        linux,cma {
            compatible = "shared-dma-pool";
            reusable;
            size = <0x14000000>;
            linux,cma-default;
        };
    };

    backlight {
        compatible = "pwm-backlight";
        pwms = <&pwm1 0 1000>;
        brightness-levels = <0 1 2 3 4 5 6 8 10>;
        default-brightness-level = <8>;
        status = "okay";
    };

    pxp_v4l2 {
        compatible = "fsl,imx6ul-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
        status = "okay";
    };

    regulators {
        compatible = "simple-bus";
        #address-cells = <1>;
        #size-cells = <0>;

        reg_can_3v3: regulator@0 {
            compatible = "regulator-fixed";
            reg = <0>;
            regulator-name = "can-3v3";
            regulator-min-microvolt = <3300000>;
            regulator-max-microvolt = <3300000>;
        };

        reg_usb_ltemodule: regulator@1 {
            compatible = "regulator-fixed";
            regulator-name = "ltemodule-pwr";
            regulator-min-microvolt = <3800000>;
            regulator-max-microvolt = <3800000>;
            gpios = <&gpio5 5 0>;
            enable-active-high;
            regulator-boot-on;
        };

        reg_gpio_wifi: regulator@2 {
            compatible = "regulator-fixed";
            regulator-name = "wifi-pwr";
            regulator-min-microvolt = <3300000>;
            regulator-max-microvolt = <3300000>;
            gpios = <&gpio1 10 1>;
            regulator-boot-on;
        };

    };

    leds {
        compatible = "gpio-leds";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_leds>;

        status = "disabled";

        led0: cpu {
            label = "cpu";
            gpios = <&gpio5 3 1>;
            default-state = "on";
            linux,default-trigger = "heartbeat";
        };
    };

    gpio-keys {
        compatible = "gpio-keys";
        pinctrl-names = "default";

        user1 {
            label = "User1 Button";
            gpios = <&gpio5 1 1>;
            gpio-key,wakeup;
            linux,code = <2>;
        };

        user2 {
            label = "User2 Button";
            gpios = <&gpio4 14 1>;
            gpio-key,wakeup;
            linux,code = <3>;
        };
    };
    sound {
            compatible = "fsl,imx6ul-evk-wm8960",
                     "fsl,imx-audio-wm8960";
            model = "wm8960-audio";
            cpu-dai = <&sai2>;
            audio-codec = <&codec>;
            asrc-controller = <&asrc>;
            codec-master;
            gpr = <&gpr 4 0x100000 0x100000>;
            hp-det = <3 0>;


            audio-routing =
                "Headphone Jack", "HP_L",
                "Headphone Jack", "HP_R",
                "Ext Spk", "SPK_LP",
                "Ext Spk", "SPK_LN",
                "Ext Spk", "SPK_RP",
                "Ext Spk", "SPK_RN",
                "LINPUT2", "Mic Jack",
                "LINPUT3", "Mic Jack",
                "RINPUT1", "Main MIC",
                "RINPUT2", "Main MIC",
                "Mic Jack", "MICB",
                "Main MIC", "MICB",
                "CPU-Playback", "ASRC-Playback",
                "Playback", "CPU-Playback",
                "ASRC-Capture", "CPU-Capture",
                "CPU-Capture", "Capture";
                status = "okay";
        };

    spi4 {
        compatible = "spi-gpio";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_spi4>;
        pinctrl-assert-gpios = <&gpio5 8 1>;
        status = "okay";
        gpio-sck = <&gpio5 11 0>;
        gpio-mosi = <&gpio5 10 0>;
        cs-gpios = <&gpio5 7 0>;
        num-chipselects = <1>;
        #address-cells = <1>;
        #size-cells = <0>;

        gpio_spi: gpio_spi@0 {
            compatible = "fairchild,74hc595";
            gpio-controller;
            #gpio-cells = <2>;
            reg = <0>;
            registers-number = <1>;
            registers-default = /bits/ 8 <0x57>;
            spi-max-frequency = <10000>;
        };
    };

    sii902x_reset: sii902x-reset {
            compatible = "gpio-reset";
            reset-gpios = <&gpio_spi 1 1>;
            reset-delay-us = <100000>;
            #reset-cells = <0>;
            status = "okay";
        };

};

&gpmi{
    status = "disabled";
};
&cpu0 {
    arm-supply = <&reg_arm>;
    soc-supply = <&reg_soc>;
};

&clks {
    assigned-clocks = <&clks 50>;
    assigned-clock-rates = <786432000>;
};

&fec1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_enet1>;
    phy-mode = "rmii";
    phy-handle = <&ethphy0>;
    phy-reset-gpios = <&gpio5 9 1>;
    phy-reset-duration = <26>;
    status = "okay";
};

&fec2 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_enet2>;
    phy-mode = "rmii";
    phy-handle = <&ethphy1>;
    phy-reset-gpios = <&gpio5 6 1>;
    phy-reset-duration = <26>;
    status = "okay";

    mdio {
        #address-cells = <1>;
        #size-cells = <0>;

        ethphy0: ethernet-phy@0 {
            compatible = "ethernet-phy-ieee802.3-c22";
            smsc,disable-energy-detect;
            reg = <0>;
        };
        ethphy1: ethernet-phy@1 {
            compatible = "ethernet-phy-ieee802.3-c22";
            smsc,disable-energy-detect;
            reg = <1>;
        };
    };
};

&can1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan1>;
        xceiver-supply = <&reg_can_3v3>;
        status = "okay";
};


&gpc {
    fsl,cpu_pupscr_sw2iso = <0x1>;
    fsl,cpu_pupscr_sw = <0x0>;
    fsl,cpu_pdnscr_iso2sw = <0x1>;
    fsl,cpu_pdnscr_iso = <0x1>;
    fsl,ldo-bypass = <0>;
};

&i2c1 {
    clock-frequency = <100000>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c1>;
    status = "okay";
};

&i2c2 {
    clock_frequency = <100000>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c2>;
    status = "okay";

    codec: wm8960@1a {
        compatible = "wlf,wm8960";
        reg = <0x1a>;
        clocks = <&clks 180>;
        clock-names = "mclk";
        wlf,shared-lrclk;
        };
         sii902x: sii902x@39 {
                 compatible = "SiI,sii902x";
                 pinctrl-names = "default";
                 reset-names="sii902x";
                 pinctrl-0 = <&pinctrl_sii902x>;
                 resets = <&sii902x_reset>;
                 interrupt-parent = <&gpio1>;
                 interrupts = <18 2>;
                 mode_str ="1280x720M@60";
                 bits-per-pixel = <16>;
                 reg = <0x39>;
                 status = "okay";
         };


        gt9xx@5d {
                compatible = "goodix,gt9xx";
                reg = <0x5d>;
                status = "okay";
                interrupt-parent = <&gpio1>;
                interrupts = <5 2>;
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_tsc_reset &pinctrl_touchscreen_int>;







                reset-gpios = <&gpio5 2 1>;
                irq-gpios = <&gpio1 5 2>;
                irq-flags = <2>;

                touchscreen-max-id = <5>;
                touchscreen-size-x = <800>;
                touchscreen-size-y = <480>;
                touchscreen-max-w = <1024>;
                touchscreen-max-p = <1024>;


                goodix,type-a-report = <0>;
                goodix,driver-send-cfg = <0>;
                goodix,create-wr-node = <1>;
                goodix,wakeup-with-reset = <0>;
                goodix,resume-in-workqueue = <0>;
                goodix,int-sync = <0>;
                goodix,swap-x2y = <0>;
                goodix,esd-protect = <0>;
                goodix,pen-suppress-finger = <0>;
                goodix,auto-update = <0>;
                goodix,auto-update-cfg = <0>;
                goodix,power-off-sleep = <0>;


                goodix,cfg-group0 = [
                6b 00 04 58 02 05 0d 00 01 0f
                28 0f 50 32 03 05 00 00 00 00
                00 00 00 00 00 00 00 8a 2a 0c
                45 47 0c 08 00 00 00 40 03 2c
                00 01 00 00 00 03 64 32 00 00
                00 28 64 94 d5 02 07 00 00 04
                95 2c 00 8b 34 00 82 3f 00 7d
                4c 00 7a 5b 00 7a 00 00 00 00
                00 00 00 00 00 00 00 00 00 00
                00 00 00 00 00 00 00 00 00 00
                00 00 00 00 00 00 00 00 00 00
                00 00 18 16 14 12 10 0e 0c 0a
                08 06 04 02 ff ff 00 00 00 00
                00 00 00 00 00 00 00 00 00 00
                00 00 16 18 1c 1d 1e 1f 20 21
                22 24 13 12 10 0f 0a 08 06 04
                02 00 ff ff ff ff ff ff 00 00
                00 00 00 00 00 00 00 00 00 00
                00 00 00 00 79 01
                ];


                goodix,cfg-group1 = [
                97 E0 01 10 01 05 0D 00 01 00
                00 05 5A 46 53 11 00 00 11 11
                14 14 14 22 0A 04 00 00 00 00
                00 00 53 00 14 00 00 84 00 00
                3C 00 00 64 1E 28 87 27 08 32
                34 05 0D 20 33 60 11 02 24 00
                00 64 80 80 14 02 00 00 54 89
                68 85 6D 82 72 80 76 7D 7B 7B
                00 00 00 00 00 00 00 F0 50 3C
                FF FF 07 00 00 00 02 14 14 03
                04 00 21 64 0A 00 00 00 00 00
                00 00 00 00 00 00 00 00 00 00
                00 00 00 00 00 00 00 00 00 00
                32 20 50 3C 3C 00 00 00 00 00
                0D 06 0C 05 0B 04 0A 03 FF FF
                FF FF FF FF 00 01 02 03 04 05
                06 07 08 09 0A 0B 0C 0D FF FF
                FF FF FF FF FF FF FF FF FF FF
                00 00 00 00 00 00 00 00 00 00
                00 00 00 00 3C 00 05 1E 00 02
                2A 1E 19 14 02 00 03 0A 05 00
                00 00 00 00 00 00 01 FF FF 86
                22 03 00 00 33 00 0F 00 00 00
                50 3C 50 00 00 00 00 2A 01
                ];


                goodix,cfg-group2 = [
                00 20 03 E0 01 05 3C 00 01 08
                28 0C 50 32 03 05 00 00 00 00
                00 00 00 17 19 1E 14 8B 2B 0D
                33 35 0C 08 00 00 00 9A 03 11
                00 01 00 00 00 00 00 32 00 00
                00 20 58 94 C5 02 00 00 00 04
                B0 23 00 93 2B 00 7B 35 00 69
                41 00 5B 4F 00 5B 00 00 00 00
                00 00 00 00 00 00 00 00 00 00
                00 00 00 00 00 00 00 00 00 00
                00 00 00 00 00 00 00 00 00 00
                00 00 02 04 06 08 0A 0C 0E 10
                12 14 16 18 1A FF 00 00 00 00
                00 00 00 00 00 00 00 00 00 00
                00 00 00 02 04 06 08 0A 0C 0F
                10 12 13 16 18 1C 1D 1E 1F 20
                21 22 24 26 FF FF FF FF 00 00
                00 FF FF FF FF FF FF FF FF FF
                FF FF FF FF 48 01
                ];

        };


};

&iomuxc {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_hog_1>;
    imx6ul-evk {
        pinctrl_hog_1: hoggrp-1 {
            fsl,pins = <
                0x0090 0x031c 0x0000 5 0 0x17059
                0x005c 0x02e8 0x04b8 2 0 0x17059

                0x001C 0x0060 0x0000 0x5 0x0 0x000110A0
            >;
        };
                pinctrl_sii902x: hdmigrp {
                fsl,pins = <
                        0x008c 0x0318 0x0000 5 0 0x59
                            >;
            };
                pinctrl_touchscreen_int: lcdif_tsc_int {
                fsl,pins = <
                        0x0070 0x02fc 0x0000 5 0 0x000010B0
                            >;
                        };
        pinctrl_enet1: enet1grp {
            fsl,pins = <
            >;
        };

        pinctrl_enet2: enet2grp {
            fsl,pins = <
                0x0074 0x0300 0x0580 1 0 0x1b0b0
                0x0078 0x0304 0x0000 1 0 0x1b0b0
                0x00ec 0x0378 0x0000 0 0 0x1b0b0
                0x0100 0x038c 0x0000 0 0 0x1b0b0
                0x00e4 0x0370 0x0000 0 0 0x1b0b0
                0x00e8 0x0374 0x0000 0 0 0x1b0b0
                0x00f8 0x0384 0x0000 0 0 0x1b0b0
                0x00f0 0x037c 0x0000 0 0 0x1b0b0
                0x00f4 0x0380 0x0000 0 0 0x1b0b0
                0x00fc 0x0388 0x057c 4 2 0x4001b031
                0x00cc 0x0358 0x0000 0 0 0x1b0b0
                0x00e0 0x036c 0x0000 0 0 0x1b0b0
                0x00c4 0x0350 0x0000 0 0 0x1b0b0
                0x00c8 0x0354 0x0000 0 0 0x1b0b0
                0x00d8 0x0364 0x0000 0 0 0x1b0b0
                0x00d0 0x035c 0x0000 0 0 0x1b0b0
                0x00d4 0x0360 0x0000 0 0 0x1b0b0
                0x00dc 0x0368 0x0574 4 2 0x4001b031
            >;
        };

        pinctrl_flexcan1: flexcan1grp{
            fsl,pins = <
                0x00ac 0x0338 0x0000 2 0 0x000010B0
                0x00b0 0x033c 0x0584 2 0 0x000010B0
            >;
        };

        pinctrl_i2c1: i2c1grp {
            fsl,pins = <
                0x00b4 0x0340 0x05a4 2 1 0x4001b8b0
                0x00b8 0x0344 0x05a8 2 2 0x4001b8b0
            >;
        };

        pinctrl_i2c2: i2c2grp {
            fsl,pins = <
                0x00bc 0x0348 0x05ac 2 2 0x4001b8b0
                0x00c0 0x034c 0x05b0 2 2 0x4001b8b0
            >;
        };

        pinctrl_ecspi3: ecspi3 {
                    fsl,pins = <
                0x009c 0x0328 0x055c 8 0 0x000010B0
                0x00a0 0x032c 0x0558 8 0 0x000010B0
                0x0098 0x0324 0x0554 8 0 0x000010B0

                0x0094 0x0320 0x0000 5 0 0x000010B0
                0x0060 0x02ec 0x0000 5 0 0x000010B0
            >;
        };

        pinctrl_ecspi1: ecspi1 {
                     fsl,pins = <
                 0x01f4 0x0480 0x0534 3 1 0x000010B0
                 0x01fc 0x0488 0x053c 3 1 0x000010B0
                 0x0200 0x048c 0x0538 3 1 0x000010B0
                 0x01f8 0x0484 0x0000 5 0 0x000010B0
                 0x01f0 0x047c 0x0000 5 0 0x000010B0
             >;
         };

        pinctrl_uart3: uart3grp {
            fsl,pins = <
                0x00a4 0x0330 0x0000 0 0 0x1b0b1
                0x00a8 0x0334 0x0634 0 1 0x1b0b1
            >;
        };

        pinctrl_uart1: uart1grp {
            fsl,pins = <
                0x0084 0x0310 0x0000 0 0 0x1b0b1
                0x0088 0x0314 0x0624 0 3 0x1b0b1
            >;
        };

        pinctrl_uart6: uart6grp {
             fsl,pins = <
                 0x01d4 0x0460 0x0000 8 0 0x1b0b1
                 0x01d8 0x0464 0x064c 8 3 0x1b0b1
             >;
         };


        pinctrl_sai2: sai2grp {
            fsl,pins = <
                0x0050 0x02dc 0x05f8 2 0 0x17088
                0x004c 0x02d8 0x05fc 2 0 0x17088
                0x0058 0x02e4 0x0000 2 0 0x11088
                0x0054 0x02e0 0x05f4 2 0 0x11088
                0x0048 0x02d4 0x05f0 2 0 0x17088
            >;
        };

        pinctrl_tsc: tscgrp {
            fsl,pins = <
                0x0060 0x02ec 0x0000 5 0 0xb0
                0x0064 0x02f0 0x0000 5 0 0xb0
                0x0068 0x02f4 0x0000 5 0 0xb0
                0x006c 0x02f8 0x0000 5 0 0xb0
            >;
        };

        pinctrl_usdhc1: usdhc1grp {
            fsl,pins = <
                0x01bc 0x0448 0x0000 0 0 0x17059
                0x01c0 0x044c 0x0000 0 0 0x10071
                0x01c4 0x0450 0x0000 0 0 0x17059
                0x01c8 0x0454 0x0000 0 0 0x17059
                0x01cc 0x0458 0x0000 0 0 0x17059
                0x01d0 0x045c 0x0000 0 0 0x17059
            >;
        };

        pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
            fsl,pins = <
                0x01bc 0x0448 0x0000 0 0 0x170b9
                0x01c0 0x044c 0x0000 0 0 0x100b9
                0x01c4 0x0450 0x0000 0 0 0x170b9
                0x01c8 0x0454 0x0000 0 0 0x170b9
                0x01cc 0x0458 0x0000 0 0 0x170b9
                0x01d0 0x045c 0x0000 0 0 0x170b9
            >;
        };

        pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
            fsl,pins = <
                0x01bc 0x0448 0x0000 0 0 0x170f9
                0x01c0 0x044c 0x0000 0 0 0x100f9
                0x01c4 0x0450 0x0000 0 0 0x170f9
                0x01c8 0x0454 0x0000 0 0 0x170f9
                0x01cc 0x0458 0x0000 0 0 0x170f9
                0x01d0 0x045c 0x0000 0 0 0x170f9
            >;
        };

        pinctrl_usdhc2: usdhc2grp {
            fsl,pins = <
                0x0178 0x0404 0x0670 1 2 0x10069
                0x017c 0x0408 0x0678 1 2 0x17059
                0x0180 0x040c 0x067c 1 2 0x17059
                0x0184 0x0410 0x0680 1 2 0x17059
                0x0188 0x0414 0x0684 1 1 0x17059
                0x018c 0x0418 0x0688 1 2 0x17059
            >;
        };

        pinctrl_usdhc2_8bit: usdhc2grp_8bit {
            fsl,pins = <
                0x0178 0x0404 0x0670 1 2 0x10069
                0x017c 0x0408 0x0678 1 2 0x17059
                0x0180 0x040c 0x067c 1 2 0x17059
                0x0184 0x0410 0x0680 1 2 0x17059
                0x0188 0x0414 0x0684 1 1 0x17059
                0x018c 0x0418 0x0688 1 2 0x17059
                0x0190 0x041c 0x068c 1 1 0x17059
                0x0194 0x0420 0x0690 1 1 0x17059
                0x0198 0x0424 0x0694 1 1 0x17059
                0x019c 0x0428 0x0698 1 1 0x17059
            >;
        };

        pinctrl_usdhc2_8bit_100mhz: usdhc2grp_8bit_100mhz {
            fsl,pins = <
                0x0178 0x0404 0x0670 1 2 0x100b9
                0x017c 0x0408 0x0678 1 2 0x170b9
                0x0180 0x040c 0x067c 1 2 0x170b9
                0x0184 0x0410 0x0680 1 2 0x170b9
                0x0188 0x0414 0x0684 1 1 0x170b9
                0x018c 0x0418 0x0688 1 2 0x170b9
                0x0190 0x041c 0x068c 1 1 0x170b9
                0x0194 0x0420 0x0690 1 1 0x170b9
                0x0198 0x0424 0x0694 1 1 0x170b9
                0x019c 0x0428 0x0698 1 1 0x170b9
            >;
        };

        pinctrl_usdhc2_8bit_200mhz: usdhc2grp_8bit_200mhz {
            fsl,pins = <
                0x0178 0x0404 0x0670 1 2 0x100f9
                0x017c 0x0408 0x0678 1 2 0x170f9
                0x0180 0x040c 0x067c 1 2 0x170f9
                0x0184 0x0410 0x0680 1 2 0x170f9
                0x0188 0x0414 0x0684 1 1 0x170f9
                0x018c 0x0418 0x0688 1 2 0x170f9
                0x0190 0x041c 0x068c 1 1 0x170f9
                0x0194 0x0420 0x0690 1 1 0x170f9
                0x0198 0x0424 0x0694 1 1 0x170f9
                0x019c 0x0428 0x0698 1 1 0x170f9
            >;
        };
        pinctrl_lcdif_dat: lcdifdatgrp {
            fsl,pins = <
                0x0118 0x03a4 0x0000 0 0 0x79
                0x011c 0x03a8 0x0000 0 0 0x79
                0x0120 0x03ac 0x0000 0 0 0x79
                0x0124 0x03b0 0x0000 0 0 0x79
                0x0128 0x03b4 0x0000 0 0 0x79
                0x012c 0x03b8 0x0000 0 0 0x79
                0x0130 0x03bc 0x0000 0 0 0x79
                0x0134 0x03c0 0x0000 0 0 0x79
                0x0138 0x03c4 0x0000 0 0 0x79
                0x013c 0x03c8 0x0000 0 0 0x79
                0x0140 0x03cc 0x0000 0 0 0x79
                0x0144 0x03d0 0x0000 0 0 0x79
                0x0148 0x03d4 0x0000 0 0 0x79
                0x014c 0x03d8 0x0000 0 0 0x79
                0x0150 0x03dc 0x0000 0 0 0x79
                0x0154 0x03e0 0x0000 0 0 0x79
                0x0158 0x03e4 0x0000 0 0 0x79
                0x015c 0x03e8 0x0000 0 0 0x79
                0x0160 0x03ec 0x0000 0 0 0x79
                0x0164 0x03f0 0x0000 0 0 0x79
                0x0168 0x03f4 0x0000 0 0 0x79
                0x016c 0x03f8 0x0000 0 0 0x79
                0x0170 0x03fc 0x0000 0 0 0x79
                0x0174 0x0400 0x0000 0 0 0x79
            >;
        };

        pinctrl_lcdif_dat_16bits: lcdifdatgrp_16bits {
            fsl,pins = <
                0x0118 0x03a4 0x0000 0 0 0x79
                0x011c 0x03a8 0x0000 0 0 0x79
                0x0120 0x03ac 0x0000 0 0 0x79
                0x0124 0x03b0 0x0000 0 0 0x79
                0x0128 0x03b4 0x0000 0 0 0x79
                0x012c 0x03b8 0x0000 0 0 0x79
                0x0130 0x03bc 0x0000 0 0 0x79
                0x0134 0x03c0 0x0000 0 0 0x79
                0x0138 0x03c4 0x0000 0 0 0x79
                0x013c 0x03c8 0x0000 0 0 0x79
                0x0140 0x03cc 0x0000 0 0 0x79
                0x0144 0x03d0 0x0000 0 0 0x79
                0x0148 0x03d4 0x0000 0 0 0x79
                0x014c 0x03d8 0x0000 0 0 0x79
                0x0150 0x03dc 0x0000 0 0 0x79
                0x0154 0x03e0 0x0000 0 0 0x79
            >;
        };

        pinctrl_lcdif_ctrl: lcdifctrlgrp {
            fsl,pins = <
                0x0104 0x0390 0x0000 0 0 0x79
                0x0108 0x0394 0x0000 0 0 0x79
                0x010c 0x0398 0x05dc 0 0 0x79
                0x0110 0x039c 0x0000 0 0 0x79
            >;
        };
        pinctrl_pwm1: pwm1grp {
            fsl,pins = <
                0x007c 0x0308 0x0000 0 0 0x110b0
            >;
        };
        pinctrl_lcdif_reset: lcdifresetgrp {
            fsl,pins = <
                0x0114 0x03a0 0x0000 5 0 0x1b0b0
            >;
        };

        pinctrl_adc1: adc1grp {
            fsl,pins = <
                0x0068 0x02f4 0x0000 5 0 0x000010B1
                0x006c 0x02f8 0x0000 5 0 0x000010B1
                >;
        };

    };
};

&iomuxc_snvs {
    pinctrl-names = "default_snvs";
    pinctrl-0 = <&pinctrl_hog_2>;
    imx6ul-evk {
        pinctrl_hog_2: hoggrp-2 {
            fsl,pins = <
                0x002C 0x0070 0x0000 0x5 0x0 0x1b0b0
                0x0020 0x0064 0x0000 0x5 0x0 0x1b0b0
                0x000C 0x0050 0x0000 0x5 0x0 0x000110A0
            >;
        };

         pinctrl_tsc_reset: tscresetgrp {
            fsl,pins = <
                0x0010 0x0054 0x0000 0x5 0x0 0x000110A0
            >;
        };

        pinctrl_spi4: spi4grp {
            fsl,pins = <
                0x0000 0x0044 0x0000 0x5 0x0 0x70a1
                0x0004 0x0048 0x0000 0x5 0x0 0x70a1
                0x0024 0x0068 0x0000 0x5 0x0 0x70a1
                0x0028 0x006C 0x0000 0x5 0x0 0x80000000
            >;
        };

        pinctrl_leds: ledgrp {
            fsl,pins = <
                  0x0014 0x0058 0x0000 0x5 0x0 0x000110A0
            >;
        };

        pinctrl_485_ctl: uart3_rs485 {
            fsl,pins = <
            0x0008 0x004C 0x0000 0x5 0x0 0x1b0b0
            >;
        };

    };
};

&lcdif {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_lcdif_dat
             &pinctrl_lcdif_ctrl
             &pinctrl_lcdif_reset>;
    display = <&display0>;
    status = "okay";
    reset-gpios = <&gpio3 4 1>;

    display0: display {
        bits-per-pixel = <24>;
        bus-width = <24>;

        display-timings {
            native-mode = <&timing0>;

             timing0: timing0_1024x768 {
             clock-frequency = <50000000>;
             hactive = <1024>;
             vactive = <600>;
             hfront-porch = <160>;
             hback-porch = <140>;
             hsync-len = <20>;
             vback-porch = <20>;
             vfront-porch = <12>;
             vsync-len = <3>;

             hsync-active = <0>;
             vsync-active = <0>;
             de-active = <1>;
             pixelclk-active = <0>;
             };

        };
    };
};

&pwm1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_pwm1>;
    status = "okay";
};

&pxp {
    status = "okay";
};
&ecspi3 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_ecspi3>;
    cs-gpios = <&gpio1 20 1>;
    status = "okay";


    spidev: icm20608@0{
        compatible = "invensense,icm20608";
        interrupt-parent = <&gpio1>;
        interrupts = <1 1>;
        spi-max-frequency = <8000000>;
        reg = <0>;
    };
};

&sai2 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_sai2>;

    assigned-clocks = <&clks 71>,
              <&clks 180>;
    assigned-clock-parents = <&clks 50>;
    assigned-clock-rates = <0>, <12288000>;

    status = "okay";
};

&tsc {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_tsc>;
    xnur-gpio = <&gpio1 3 1>;
    measure-delay-time = <0xfffff>;
    pre-charge-time = <0xffff>;
    status = "okay";
};

&uart1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart1>;
    status = "okay";
};
&uart3 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart3
             &pinctrl_485_ctl>;



    rs485-rts-active-high;

        rs485-rx-during-tx;
        rs485-rts-delay = <100 100>;
        linux,rs485-enabled-at-boot-time;
    status = "okay";
};

&uart6 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart6>;
    status = "okay";
};


&usbotg1 {
    dr_mode = "otg";
    srp-disable;
    hnp-disable;
    adp-disable;
    status = "okay";
};

&usbotg2 {
    dr_mode = "host";
    disable-over-current;
    status = "okay";
};

&usbphy1 {
    tx-d-cal = <0x5>;
};

&usbphy2 {
    tx-d-cal = <0x5>;
};

&usdhc1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usdhc1>;
    cd-gpios = <&gpio1 19 1>;
    keep-power-in-suspend;
    enable-sdio-wakeup;
    bus-width = <4>;
    status = "okay";
};

&usdhc2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc2_8bit>;
        bus-width = <8>;
        non-removable;
        status = "okay";
};

&wdog1 {
    status = "okay";
};

&adc1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_adc1>;
    num-channels = <5>;
    vref-supply = <&reg_can_3v3>;
    status = "okay";
};

&ecspi1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_ecspi1>;

    fsl,spi-num-chipselects = <2>;
    cs-gpios = <&gpio4 26 1>, <&gpio4 24 1>;
    status = "okay";
# 928 "arch/arm/boot/dts/imx6ull-14x14-evk.dts"
};
# 11 "arch/arm/boot/dts/imx6ull-14x14-evk-emmc.dts" 2

&usdhc2 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc2_8bit>;
 pinctrl-1 = <&pinctrl_usdhc2_8bit_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc2_8bit_200mhz>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};
