entity ram is
   port (
      a       : in      bit_vector(3 downto 0);
      alu_out : in      bit_vector(3 downto 0);
      b       : in      bit_vector(3 downto 0);
      cke     : in      bit;
      i       : in      bit_vector(2 downto 0);
      r0_from : in      bit;
      r0_to   : out     mux_bit bus;
      r3_from : in      bit;
      r3_to   : out     mux_bit bus;
      ra      : out     bit_vector(3 downto 0);
      rb      : out     bit_vector(3 downto 0);
      vdd     : in      bit;
      vss     : in      bit
 );
end ram;

architecture structural of ram is
Component oa22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component an12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2a22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2ao222_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component on12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a2a23_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2ao222_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff1_x4
   port (
      ck  : in      bit;
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x2
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2a2a23_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2a2a2a24_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      i6  : in      bit;
      i7  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ts_x8
   port (
      cmd : in      bit;
      i   : in      bit;
      q   : out     mux_bit bus;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal ab_data_idx_0         : bit_vector( 3 downto 0);
signal ab_data_idx_1         : bit_vector( 3 downto 0);
signal ab_data_idx_10        : bit_vector( 3 downto 0);
signal ab_data_idx_11        : bit_vector( 3 downto 0);
signal ab_data_idx_12        : bit_vector( 3 downto 0);
signal ab_data_idx_13        : bit_vector( 3 downto 0);
signal ab_data_idx_14        : bit_vector( 3 downto 0);
signal ab_data_idx_15        : bit_vector( 3 downto 0);
signal ab_data_idx_2         : bit_vector( 3 downto 0);
signal ab_data_idx_3         : bit_vector( 3 downto 0);
signal ab_data_idx_4         : bit_vector( 3 downto 0);
signal ab_data_idx_5         : bit_vector( 3 downto 0);
signal ab_data_idx_6         : bit_vector( 3 downto 0);
signal ab_data_idx_7         : bit_vector( 3 downto 0);
signal ab_data_idx_8         : bit_vector( 3 downto 0);
signal ab_data_idx_9         : bit_vector( 3 downto 0);
signal not_a                 : bit_vector( 3 downto 3);
signal not_ab_data_idx_13    : bit_vector( 2 downto 2);
signal not_ab_data_idx_15    : bit_vector( 1 downto 1);
signal not_alu_out           : bit_vector( 3 downto 0);
signal not_b                 : bit_vector( 3 downto 0);
signal not_i                 : bit_vector( 2 downto 1);
signal on12_x1_sig           : bit;
signal oa2ao222_x2_sig       : bit;
signal oa2ao222_x2_2_sig     : bit;
signal oa2a2a23_x2_sig       : bit;
signal o4_x2_sig             : bit;
signal o3_x2_sig             : bit;
signal o3_x2_6_sig           : bit;
signal o3_x2_5_sig           : bit;
signal o3_x2_4_sig           : bit;
signal o3_x2_3_sig           : bit;
signal o3_x2_2_sig           : bit;
signal o2_x2_sig             : bit;
signal o2_x2_4_sig           : bit;
signal o2_x2_3_sig           : bit;
signal o2_x2_2_sig           : bit;
signal not_aux99             : bit;
signal not_aux95             : bit;
signal not_aux92             : bit;
signal not_aux91             : bit;
signal not_aux90             : bit;
signal not_aux9              : bit;
signal not_aux89             : bit;
signal not_aux88             : bit;
signal not_aux86             : bit;
signal not_aux85             : bit;
signal not_aux84             : bit;
signal not_aux83             : bit;
signal not_aux82             : bit;
signal not_aux81             : bit;
signal not_aux80             : bit;
signal not_aux8              : bit;
signal not_aux79             : bit;
signal not_aux78             : bit;
signal not_aux77             : bit;
signal not_aux76             : bit;
signal not_aux75             : bit;
signal not_aux74             : bit;
signal not_aux72             : bit;
signal not_aux71             : bit;
signal not_aux70             : bit;
signal not_aux7              : bit;
signal not_aux69             : bit;
signal not_aux64             : bit;
signal not_aux63             : bit;
signal not_aux61             : bit;
signal not_aux60             : bit;
signal not_aux59             : bit;
signal not_aux58             : bit;
signal not_aux56             : bit;
signal not_aux55             : bit;
signal not_aux54             : bit;
signal not_aux53             : bit;
signal not_aux52             : bit;
signal not_aux51             : bit;
signal not_aux50             : bit;
signal not_aux49             : bit;
signal not_aux47             : bit;
signal not_aux46             : bit;
signal not_aux45             : bit;
signal not_aux44             : bit;
signal not_aux43             : bit;
signal not_aux42             : bit;
signal not_aux41             : bit;
signal not_aux38             : bit;
signal not_aux36             : bit;
signal not_aux33             : bit;
signal not_aux32             : bit;
signal not_aux31             : bit;
signal not_aux30             : bit;
signal not_aux29             : bit;
signal not_aux24             : bit;
signal not_aux23             : bit;
signal not_aux22             : bit;
signal not_aux21             : bit;
signal not_aux20             : bit;
signal not_aux152            : bit;
signal not_aux151            : bit;
signal not_aux150            : bit;
signal not_aux15             : bit;
signal not_aux149            : bit;
signal not_aux148            : bit;
signal not_aux147            : bit;
signal not_aux145            : bit;
signal not_aux144            : bit;
signal not_aux142            : bit;
signal not_aux140            : bit;
signal not_aux138            : bit;
signal not_aux134            : bit;
signal not_aux13             : bit;
signal not_aux128            : bit;
signal not_aux126            : bit;
signal not_aux125            : bit;
signal not_aux124            : bit;
signal not_aux120            : bit;
signal not_aux12             : bit;
signal not_aux118            : bit;
signal not_aux117            : bit;
signal not_aux116            : bit;
signal not_aux115            : bit;
signal not_aux114            : bit;
signal not_aux113            : bit;
signal not_aux112            : bit;
signal not_aux111            : bit;
signal not_aux110            : bit;
signal not_aux11             : bit;
signal not_aux109            : bit;
signal not_aux108            : bit;
signal not_aux107            : bit;
signal not_aux106            : bit;
signal not_aux105            : bit;
signal not_aux104            : bit;
signal not_aux101            : bit;
signal not_aux10             : bit;
signal not_aux0              : bit;
signal noa2ao222_x1_sig      : bit;
signal noa2a2a2a24_x1_sig    : bit;
signal noa2a2a2a24_x1_9_sig  : bit;
signal noa2a2a2a24_x1_8_sig  : bit;
signal noa2a2a2a24_x1_7_sig  : bit;
signal noa2a2a2a24_x1_6_sig  : bit;
signal noa2a2a2a24_x1_5_sig  : bit;
signal noa2a2a2a24_x1_4_sig  : bit;
signal noa2a2a2a24_x1_3_sig  : bit;
signal noa2a2a2a24_x1_2_sig  : bit;
signal noa2a2a2a24_x1_10_sig : bit;
signal noa2a2a23_x1_sig      : bit;
signal noa2a2a23_x1_6_sig    : bit;
signal noa2a2a23_x1_5_sig    : bit;
signal noa2a2a23_x1_4_sig    : bit;
signal noa2a2a23_x1_3_sig    : bit;
signal noa2a2a23_x1_2_sig    : bit;
signal noa2a22_x1_sig        : bit;
signal noa2a22_x1_4_sig      : bit;
signal noa2a22_x1_3_sig      : bit;
signal noa2a22_x1_2_sig      : bit;
signal noa22_x1_sig          : bit;
signal noa22_x1_9_sig        : bit;
signal noa22_x1_8_sig        : bit;
signal noa22_x1_7_sig        : bit;
signal noa22_x1_6_sig        : bit;
signal noa22_x1_5_sig        : bit;
signal noa22_x1_4_sig        : bit;
signal noa22_x1_3_sig        : bit;
signal noa22_x1_2_sig        : bit;
signal noa22_x1_10_sig       : bit;
signal no4_x1_sig            : bit;
signal no3_x1_sig            : bit;
signal no3_x1_5_sig          : bit;
signal no3_x1_4_sig          : bit;
signal no3_x1_3_sig          : bit;
signal no3_x1_2_sig          : bit;
signal no2_x1_sig            : bit;
signal no2_x1_9_sig          : bit;
signal no2_x1_8_sig          : bit;
signal no2_x1_7_sig          : bit;
signal no2_x1_6_sig          : bit;
signal no2_x1_68_sig         : bit;
signal no2_x1_67_sig         : bit;
signal no2_x1_66_sig         : bit;
signal no2_x1_65_sig         : bit;
signal no2_x1_64_sig         : bit;
signal no2_x1_63_sig         : bit;
signal no2_x1_62_sig         : bit;
signal no2_x1_61_sig         : bit;
signal no2_x1_60_sig         : bit;
signal no2_x1_5_sig          : bit;
signal no2_x1_59_sig         : bit;
signal no2_x1_58_sig         : bit;
signal no2_x1_57_sig         : bit;
signal no2_x1_56_sig         : bit;
signal no2_x1_55_sig         : bit;
signal no2_x1_54_sig         : bit;
signal no2_x1_53_sig         : bit;
signal no2_x1_52_sig         : bit;
signal no2_x1_51_sig         : bit;
signal no2_x1_50_sig         : bit;
signal no2_x1_4_sig          : bit;
signal no2_x1_49_sig         : bit;
signal no2_x1_48_sig         : bit;
signal no2_x1_47_sig         : bit;
signal no2_x1_46_sig         : bit;
signal no2_x1_45_sig         : bit;
signal no2_x1_44_sig         : bit;
signal no2_x1_43_sig         : bit;
signal no2_x1_42_sig         : bit;
signal no2_x1_41_sig         : bit;
signal no2_x1_40_sig         : bit;
signal no2_x1_3_sig          : bit;
signal no2_x1_39_sig         : bit;
signal no2_x1_38_sig         : bit;
signal no2_x1_37_sig         : bit;
signal no2_x1_36_sig         : bit;
signal no2_x1_35_sig         : bit;
signal no2_x1_34_sig         : bit;
signal no2_x1_33_sig         : bit;
signal no2_x1_32_sig         : bit;
signal no2_x1_31_sig         : bit;
signal no2_x1_30_sig         : bit;
signal no2_x1_2_sig          : bit;
signal no2_x1_29_sig         : bit;
signal no2_x1_28_sig         : bit;
signal no2_x1_27_sig         : bit;
signal no2_x1_26_sig         : bit;
signal no2_x1_25_sig         : bit;
signal no2_x1_24_sig         : bit;
signal no2_x1_23_sig         : bit;
signal no2_x1_22_sig         : bit;
signal no2_x1_21_sig         : bit;
signal no2_x1_20_sig         : bit;
signal no2_x1_19_sig         : bit;
signal no2_x1_18_sig         : bit;
signal no2_x1_17_sig         : bit;
signal no2_x1_16_sig         : bit;
signal no2_x1_15_sig         : bit;
signal no2_x1_14_sig         : bit;
signal no2_x1_13_sig         : bit;
signal no2_x1_12_sig         : bit;
signal no2_x1_11_sig         : bit;
signal no2_x1_10_sig         : bit;
signal nao22_x1_sig          : bit;
signal nao22_x1_9_sig        : bit;
signal nao22_x1_8_sig        : bit;
signal nao22_x1_7_sig        : bit;
signal nao22_x1_6_sig        : bit;
signal nao22_x1_5_sig        : bit;
signal nao22_x1_4_sig        : bit;
signal nao22_x1_3_sig        : bit;
signal nao22_x1_2_sig        : bit;
signal na4_x1_sig            : bit;
signal na4_x1_9_sig          : bit;
signal na4_x1_8_sig          : bit;
signal na4_x1_7_sig          : bit;
signal na4_x1_6_sig          : bit;
signal na4_x1_5_sig          : bit;
signal na4_x1_4_sig          : bit;
signal na4_x1_3_sig          : bit;
signal na4_x1_2_sig          : bit;
signal na3_x1_sig            : bit;
signal na3_x1_9_sig          : bit;
signal na3_x1_8_sig          : bit;
signal na3_x1_7_sig          : bit;
signal na3_x1_6_sig          : bit;
signal na3_x1_65_sig         : bit;
signal na3_x1_64_sig         : bit;
signal na3_x1_63_sig         : bit;
signal na3_x1_62_sig         : bit;
signal na3_x1_61_sig         : bit;
signal na3_x1_60_sig         : bit;
signal na3_x1_5_sig          : bit;
signal na3_x1_59_sig         : bit;
signal na3_x1_58_sig         : bit;
signal na3_x1_57_sig         : bit;
signal na3_x1_56_sig         : bit;
signal na3_x1_55_sig         : bit;
signal na3_x1_54_sig         : bit;
signal na3_x1_53_sig         : bit;
signal na3_x1_52_sig         : bit;
signal na3_x1_51_sig         : bit;
signal na3_x1_50_sig         : bit;
signal na3_x1_4_sig          : bit;
signal na3_x1_49_sig         : bit;
signal na3_x1_48_sig         : bit;
signal na3_x1_47_sig         : bit;
signal na3_x1_46_sig         : bit;
signal na3_x1_45_sig         : bit;
signal na3_x1_44_sig         : bit;
signal na3_x1_43_sig         : bit;
signal na3_x1_42_sig         : bit;
signal na3_x1_41_sig         : bit;
signal na3_x1_40_sig         : bit;
signal na3_x1_3_sig          : bit;
signal na3_x1_39_sig         : bit;
signal na3_x1_38_sig         : bit;
signal na3_x1_37_sig         : bit;
signal na3_x1_36_sig         : bit;
signal na3_x1_35_sig         : bit;
signal na3_x1_34_sig         : bit;
signal na3_x1_33_sig         : bit;
signal na3_x1_32_sig         : bit;
signal na3_x1_31_sig         : bit;
signal na3_x1_30_sig         : bit;
signal na3_x1_2_sig          : bit;
signal na3_x1_29_sig         : bit;
signal na3_x1_28_sig         : bit;
signal na3_x1_27_sig         : bit;
signal na3_x1_26_sig         : bit;
signal na3_x1_25_sig         : bit;
signal na3_x1_24_sig         : bit;
signal na3_x1_23_sig         : bit;
signal na3_x1_22_sig         : bit;
signal na3_x1_21_sig         : bit;
signal na3_x1_20_sig         : bit;
signal na3_x1_19_sig         : bit;
signal na3_x1_18_sig         : bit;
signal na3_x1_17_sig         : bit;
signal na3_x1_16_sig         : bit;
signal na3_x1_15_sig         : bit;
signal na3_x1_14_sig         : bit;
signal na3_x1_13_sig         : bit;
signal na3_x1_12_sig         : bit;
signal na3_x1_11_sig         : bit;
signal na3_x1_10_sig         : bit;
signal na2_x1_sig            : bit;
signal na2_x1_9_sig          : bit;
signal na2_x1_8_sig          : bit;
signal na2_x1_7_sig          : bit;
signal na2_x1_6_sig          : bit;
signal na2_x1_5_sig          : bit;
signal na2_x1_53_sig         : bit;
signal na2_x1_52_sig         : bit;
signal na2_x1_51_sig         : bit;
signal na2_x1_50_sig         : bit;
signal na2_x1_4_sig          : bit;
signal na2_x1_49_sig         : bit;
signal na2_x1_48_sig         : bit;
signal na2_x1_47_sig         : bit;
signal na2_x1_46_sig         : bit;
signal na2_x1_45_sig         : bit;
signal na2_x1_44_sig         : bit;
signal na2_x1_43_sig         : bit;
signal na2_x1_42_sig         : bit;
signal na2_x1_41_sig         : bit;
signal na2_x1_40_sig         : bit;
signal na2_x1_3_sig          : bit;
signal na2_x1_39_sig         : bit;
signal na2_x1_38_sig         : bit;
signal na2_x1_37_sig         : bit;
signal na2_x1_36_sig         : bit;
signal na2_x1_35_sig         : bit;
signal na2_x1_34_sig         : bit;
signal na2_x1_33_sig         : bit;
signal na2_x1_32_sig         : bit;
signal na2_x1_31_sig         : bit;
signal na2_x1_30_sig         : bit;
signal na2_x1_2_sig          : bit;
signal na2_x1_29_sig         : bit;
signal na2_x1_28_sig         : bit;
signal na2_x1_27_sig         : bit;
signal na2_x1_26_sig         : bit;
signal na2_x1_25_sig         : bit;
signal na2_x1_24_sig         : bit;
signal na2_x1_23_sig         : bit;
signal na2_x1_22_sig         : bit;
signal na2_x1_21_sig         : bit;
signal na2_x1_20_sig         : bit;
signal na2_x1_19_sig         : bit;
signal na2_x1_18_sig         : bit;
signal na2_x1_17_sig         : bit;
signal na2_x1_16_sig         : bit;
signal na2_x1_15_sig         : bit;
signal na2_x1_14_sig         : bit;
signal na2_x1_13_sig         : bit;
signal na2_x1_12_sig         : bit;
signal na2_x1_11_sig         : bit;
signal na2_x1_10_sig         : bit;
signal inv_x2_sig            : bit;
signal inv_x2_9_sig          : bit;
signal inv_x2_8_sig          : bit;
signal inv_x2_7_sig          : bit;
signal inv_x2_6_sig          : bit;
signal inv_x2_5_sig          : bit;
signal inv_x2_4_sig          : bit;
signal inv_x2_3_sig          : bit;
signal inv_x2_2_sig          : bit;
signal inv_x2_17_sig         : bit;
signal inv_x2_16_sig         : bit;
signal inv_x2_15_sig         : bit;
signal inv_x2_14_sig         : bit;
signal inv_x2_13_sig         : bit;
signal inv_x2_12_sig         : bit;
signal inv_x2_11_sig         : bit;
signal inv_x2_10_sig         : bit;
signal aux99                 : bit;
signal aux97                 : bit;
signal aux93                 : bit;
signal aux90                 : bit;
signal aux87                 : bit;
signal aux86                 : bit;
signal aux81                 : bit;
signal aux73                 : bit;
signal aux72                 : bit;
signal aux68                 : bit;
signal aux67                 : bit;
signal aux66                 : bit;
signal aux65                 : bit;
signal aux62                 : bit;
signal aux61                 : bit;
signal aux57                 : bit;
signal aux56                 : bit;
signal aux48                 : bit;
signal aux47                 : bit;
signal aux42                 : bit;
signal aux4                  : bit;
signal aux17                 : bit;
signal aux160                : bit;
signal aux159                : bit;
signal aux158                : bit;
signal aux157                : bit;
signal aux156                : bit;
signal aux155                : bit;
signal aux154                : bit;
signal aux153                : bit;
signal aux14                 : bit;
signal aux139                : bit;
signal aux120                : bit;
signal aux12                 : bit;
signal aux115                : bit;
signal aux114                : bit;
signal aux113                : bit;
signal aux112                : bit;
signal aux111                : bit;
signal aux109                : bit;
signal aux107                : bit;
signal aux105                : bit;
signal aux103                : bit;
signal aux102                : bit;
signal ao22_x2_sig           : bit;
signal ao22_x2_9_sig         : bit;
signal ao22_x2_8_sig         : bit;
signal ao22_x2_7_sig         : bit;
signal ao22_x2_6_sig         : bit;
signal ao22_x2_5_sig         : bit;
signal ao22_x2_50_sig        : bit;
signal ao22_x2_4_sig         : bit;
signal ao22_x2_49_sig        : bit;
signal ao22_x2_48_sig        : bit;
signal ao22_x2_47_sig        : bit;
signal ao22_x2_46_sig        : bit;
signal ao22_x2_45_sig        : bit;
signal ao22_x2_44_sig        : bit;
signal ao22_x2_43_sig        : bit;
signal ao22_x2_42_sig        : bit;
signal ao22_x2_41_sig        : bit;
signal ao22_x2_40_sig        : bit;
signal ao22_x2_3_sig         : bit;
signal ao22_x2_39_sig        : bit;
signal ao22_x2_38_sig        : bit;
signal ao22_x2_37_sig        : bit;
signal ao22_x2_36_sig        : bit;
signal ao22_x2_35_sig        : bit;
signal ao22_x2_34_sig        : bit;
signal ao22_x2_33_sig        : bit;
signal ao22_x2_32_sig        : bit;
signal ao22_x2_31_sig        : bit;
signal ao22_x2_30_sig        : bit;
signal ao22_x2_2_sig         : bit;
signal ao22_x2_29_sig        : bit;
signal ao22_x2_28_sig        : bit;
signal ao22_x2_27_sig        : bit;
signal ao22_x2_26_sig        : bit;
signal ao22_x2_25_sig        : bit;
signal ao22_x2_24_sig        : bit;
signal ao22_x2_23_sig        : bit;
signal ao22_x2_22_sig        : bit;
signal ao22_x2_21_sig        : bit;
signal ao22_x2_20_sig        : bit;
signal ao22_x2_19_sig        : bit;
signal ao22_x2_18_sig        : bit;
signal ao22_x2_17_sig        : bit;
signal ao22_x2_16_sig        : bit;
signal ao22_x2_15_sig        : bit;
signal ao22_x2_14_sig        : bit;
signal ao22_x2_13_sig        : bit;
signal ao22_x2_12_sig        : bit;
signal ao22_x2_11_sig        : bit;
signal ao22_x2_10_sig        : bit;
signal a4_x2_sig             : bit;
signal a4_x2_4_sig           : bit;
signal a4_x2_3_sig           : bit;
signal a4_x2_2_sig           : bit;
signal a3_x2_sig             : bit;
signal a3_x2_9_sig           : bit;
signal a3_x2_8_sig           : bit;
signal a3_x2_7_sig           : bit;
signal a3_x2_6_sig           : bit;
signal a3_x2_5_sig           : bit;
signal a3_x2_4_sig           : bit;
signal a3_x2_3_sig           : bit;
signal a3_x2_2_sig           : bit;
signal a3_x2_15_sig          : bit;
signal a3_x2_14_sig          : bit;
signal a3_x2_13_sig          : bit;
signal a3_x2_12_sig          : bit;
signal a3_x2_11_sig          : bit;
signal a3_x2_10_sig          : bit;
signal a2_x2_sig             : bit;
signal a2_x2_9_sig           : bit;
signal a2_x2_8_sig           : bit;
signal a2_x2_7_sig           : bit;
signal a2_x2_6_sig           : bit;
signal a2_x2_5_sig           : bit;
signal a2_x2_4_sig           : bit;
signal a2_x2_3_sig           : bit;
signal a2_x2_2_sig           : bit;
signal a2_x2_15_sig          : bit;
signal a2_x2_14_sig          : bit;
signal a2_x2_13_sig          : bit;
signal a2_x2_12_sig          : bit;
signal a2_x2_11_sig          : bit;
signal a2_x2_10_sig          : bit;

begin

not_aux115_ins : inv_x2
   port map (
      i   => aux115,
      nq  => not_aux115,
      vdd => vdd,
      vss => vss
   );

not_aux114_ins : inv_x2
   port map (
      i   => aux114,
      nq  => not_aux114,
      vdd => vdd,
      vss => vss
   );

not_aux113_ins : inv_x2
   port map (
      i   => aux113,
      nq  => not_aux113,
      vdd => vdd,
      vss => vss
   );

not_aux112_ins : inv_x2
   port map (
      i   => aux112,
      nq  => not_aux112,
      vdd => vdd,
      vss => vss
   );

not_aux111_ins : inv_x2
   port map (
      i   => aux111,
      nq  => not_aux111,
      vdd => vdd,
      vss => vss
   );

not_aux110_ins : na2_x1
   port map (
      i0  => a(2),
      i1  => a(0),
      nq  => not_aux110,
      vdd => vdd,
      vss => vss
   );

not_aux109_ins : inv_x2
   port map (
      i   => aux109,
      nq  => not_aux109,
      vdd => vdd,
      vss => vss
   );

not_aux108_ins : on12_x1
   port map (
      i0  => a(2),
      i1  => a(0),
      q   => not_aux108,
      vdd => vdd,
      vss => vss
   );

not_aux107_ins : inv_x2
   port map (
      i   => aux107,
      nq  => not_aux107,
      vdd => vdd,
      vss => vss
   );

not_aux106_ins : on12_x1
   port map (
      i0  => a(0),
      i1  => a(2),
      q   => not_aux106,
      vdd => vdd,
      vss => vss
   );

not_aux105_ins : inv_x2
   port map (
      i   => aux105,
      nq  => not_aux105,
      vdd => vdd,
      vss => vss
   );

not_aux104_ins : o2_x2
   port map (
      i0  => a(2),
      i1  => a(0),
      q   => not_aux104,
      vdd => vdd,
      vss => vss
   );

not_aux145_ins : a2_x2
   port map (
      i0  => not_b(3),
      i1  => not_aux144,
      q   => not_aux145,
      vdd => vdd,
      vss => vss
   );

not_aux144_ins : no2_x1
   port map (
      i0  => b(1),
      i1  => b(2),
      nq  => not_aux144,
      vdd => vdd,
      vss => vss
   );

not_ab_data_idx_15_1_ins : inv_x2
   port map (
      i   => ab_data_idx_15(1),
      nq  => not_ab_data_idx_15(1),
      vdd => vdd,
      vss => vss
   );

inv_x2_ins : inv_x2
   port map (
      i   => aux139,
      nq  => inv_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux142_ins : o3_x2
   port map (
      i0  => b(3),
      i1  => b(1),
      i2  => inv_x2_sig,
      q   => not_aux142,
      vdd => vdd,
      vss => vss
   );

not_aux140_ins : o2_x2
   port map (
      i0  => b(1),
      i1  => not_aux138,
      q   => not_aux140,
      vdd => vdd,
      vss => vss
   );

not_aux101_ins : o3_x2
   port map (
      i0  => b(3),
      i1  => b(0),
      i2  => not_aux15,
      q   => not_aux101,
      vdd => vdd,
      vss => vss
   );

not_aux99_ins : inv_x2
   port map (
      i   => aux99,
      nq  => not_aux99,
      vdd => vdd,
      vss => vss
   );

not_ab_data_idx_13_2_ins : inv_x2
   port map (
      i   => ab_data_idx_13(2),
      nq  => not_ab_data_idx_13(2),
      vdd => vdd,
      vss => vss
   );

not_aux138_ins : o2_x2
   port map (
      i0  => b(2),
      i1  => not_i(1),
      q   => not_aux138,
      vdd => vdd,
      vss => vss
   );

not_aux95_ins : nao22_x1
   port map (
      i0  => not_i(2),
      i1  => alu_out(0),
      i2  => aux17,
      nq  => not_aux95,
      vdd => vdd,
      vss => vss
   );

not_aux92_ins : a2_x2
   port map (
      i0  => not_aux84,
      i1  => not_b(1),
      q   => not_aux92,
      vdd => vdd,
      vss => vss
   );

not_aux89_ins : a2_x2
   port map (
      i0  => not_aux78,
      i1  => not_b(1),
      q   => not_aux89,
      vdd => vdd,
      vss => vss
   );

not_aux91_ins : na2_x1
   port map (
      i0  => b(2),
      i1  => aux154,
      nq  => not_aux91,
      vdd => vdd,
      vss => vss
   );

not_aux90_ins : inv_x2
   port map (
      i   => aux90,
      nq  => not_aux90,
      vdd => vdd,
      vss => vss
   );

not_aux152_ins : a2_x2
   port map (
      i0  => not_aux42,
      i1  => aux86,
      q   => not_aux152,
      vdd => vdd,
      vss => vss
   );

not_aux88_ins : a2_x2
   port map (
      i0  => not_aux76,
      i1  => not_b(1),
      q   => not_aux88,
      vdd => vdd,
      vss => vss
   );

not_aux134_ins : a2_x2
   port map (
      i0  => not_aux117,
      i1  => not_b(1),
      q   => not_aux134,
      vdd => vdd,
      vss => vss
   );

not_aux85_ins : a2_x2
   port map (
      i0  => not_aux69,
      i1  => not_b(1),
      q   => not_aux85,
      vdd => vdd,
      vss => vss
   );

not_aux86_ins : inv_x2
   port map (
      i   => aux86,
      nq  => not_aux86,
      vdd => vdd,
      vss => vss
   );

not_aux84_ins : a2_x2
   port map (
      i0  => not_aux52,
      i1  => not_b(3),
      q   => not_aux84,
      vdd => vdd,
      vss => vss
   );

not_aux83_ins : a2_x2
   port map (
      i0  => not_aux49,
      i1  => not_b(3),
      q   => not_aux83,
      vdd => vdd,
      vss => vss
   );

not_aux79_ins : a2_x2
   port map (
      i0  => b(1),
      i1  => not_aux78,
      q   => not_aux79,
      vdd => vdd,
      vss => vss
   );

not_aux78_ins : a2_x2
   port map (
      i0  => not_aux43,
      i1  => not_b(3),
      q   => not_aux78,
      vdd => vdd,
      vss => vss
   );

not_aux82_ins : na2_x1
   port map (
      i0  => b(2),
      i1  => aux153,
      nq  => not_aux82,
      vdd => vdd,
      vss => vss
   );

not_aux81_ins : inv_x2
   port map (
      i   => aux81,
      nq  => not_aux81,
      vdd => vdd,
      vss => vss
   );

not_aux80_ins : o2_x2
   port map (
      i0  => b(3),
      i1  => b(0),
      q   => not_aux80,
      vdd => vdd,
      vss => vss
   );

not_aux151_ins : no2_x1
   port map (
      i0  => not_aux72,
      i1  => aux42,
      nq  => not_aux151,
      vdd => vdd,
      vss => vss
   );

not_aux77_ins : a2_x2
   port map (
      i0  => b(1),
      i1  => not_aux76,
      q   => not_aux77,
      vdd => vdd,
      vss => vss
   );

not_aux76_ins : a2_x2
   port map (
      i0  => not_aux31,
      i1  => not_b(3),
      q   => not_aux76,
      vdd => vdd,
      vss => vss
   );

not_aux75_ins : a2_x2
   port map (
      i0  => b(1),
      i1  => not_aux74,
      q   => not_aux75,
      vdd => vdd,
      vss => vss
   );

not_aux74_ins : a2_x2
   port map (
      i0  => not_aux22,
      i1  => not_b(3),
      q   => not_aux74,
      vdd => vdd,
      vss => vss
   );

not_aux70_ins : a2_x2
   port map (
      i0  => b(1),
      i1  => not_aux69,
      q   => not_aux70,
      vdd => vdd,
      vss => vss
   );

not_aux69_ins : a2_x2
   port map (
      i0  => not_aux8,
      i1  => not_b(3),
      q   => not_aux69,
      vdd => vdd,
      vss => vss
   );

not_aux72_ins : inv_x2
   port map (
      i   => aux72,
      nq  => not_aux72,
      vdd => vdd,
      vss => vss
   );

not_aux71_ins : o2_x2
   port map (
      i0  => b(3),
      i1  => not_b(0),
      q   => not_aux71,
      vdd => vdd,
      vss => vss
   );

not_aux128_ins : a2_x2
   port map (
      i0  => not_aux41,
      i1  => not_b(2),
      q   => not_aux128,
      vdd => vdd,
      vss => vss
   );

not_aux126_ins : a2_x2
   port map (
      i0  => not_aux29,
      i1  => not_b(2),
      q   => not_aux126,
      vdd => vdd,
      vss => vss
   );

not_aux125_ins : a2_x2
   port map (
      i0  => not_aux20,
      i1  => not_b(2),
      q   => not_aux125,
      vdd => vdd,
      vss => vss
   );

not_aux124_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => aux4,
      nq  => not_aux124,
      vdd => vdd,
      vss => vss
   );

not_aux150_ins : a2_x2
   port map (
      i0  => not_aux42,
      i1  => aux61,
      q   => not_aux150,
      vdd => vdd,
      vss => vss
   );

not_aux64_ins : a2_x2
   port map (
      i0  => not_aux53,
      i1  => not_b(1),
      q   => not_aux64,
      vdd => vdd,
      vss => vss
   );

not_aux63_ins : a2_x2
   port map (
      i0  => not_aux50,
      i1  => not_b(1),
      q   => not_aux63,
      vdd => vdd,
      vss => vss
   );

not_aux60_ins : a2_x2
   port map (
      i0  => not_aux44,
      i1  => not_b(1),
      q   => not_aux60,
      vdd => vdd,
      vss => vss
   );

not_aux61_ins : inv_x2
   port map (
      i   => aux61,
      nq  => not_aux61,
      vdd => vdd,
      vss => vss
   );

not_aux149_ins : a2_x2
   port map (
      i0  => not_aux42,
      i1  => aux56,
      q   => not_aux149,
      vdd => vdd,
      vss => vss
   );

not_aux59_ins : a2_x2
   port map (
      i0  => not_aux32,
      i1  => not_b(1),
      q   => not_aux59,
      vdd => vdd,
      vss => vss
   );

not_aux58_ins : a2_x2
   port map (
      i0  => not_aux23,
      i1  => not_b(1),
      q   => not_aux58,
      vdd => vdd,
      vss => vss
   );

not_aux55_ins : a2_x2
   port map (
      i0  => not_aux9,
      i1  => not_b(1),
      q   => not_aux55,
      vdd => vdd,
      vss => vss
   );

not_aux56_ins : inv_x2
   port map (
      i   => aux56,
      nq  => not_aux56,
      vdd => vdd,
      vss => vss
   );

not_aux148_ins : no2_x1
   port map (
      i0  => not_aux47,
      i1  => aux42,
      nq  => not_aux148,
      vdd => vdd,
      vss => vss
   );

not_aux54_ins : a2_x2
   port map (
      i0  => b(1),
      i1  => not_aux53,
      q   => not_aux54,
      vdd => vdd,
      vss => vss
   );

not_aux53_ins : a2_x2
   port map (
      i0  => b(3),
      i1  => not_aux52,
      q   => not_aux53,
      vdd => vdd,
      vss => vss
   );

not_aux52_ins : a2_x2
   port map (
      i0  => not_aux30,
      i1  => not_b(0),
      q   => not_aux52,
      vdd => vdd,
      vss => vss
   );

not_aux51_ins : a2_x2
   port map (
      i0  => b(1),
      i1  => not_aux50,
      q   => not_aux51,
      vdd => vdd,
      vss => vss
   );

not_aux50_ins : a2_x2
   port map (
      i0  => b(3),
      i1  => not_aux49,
      q   => not_aux50,
      vdd => vdd,
      vss => vss
   );

not_aux49_ins : a2_x2
   port map (
      i0  => not_aux21,
      i1  => not_b(0),
      q   => not_aux49,
      vdd => vdd,
      vss => vss
   );

not_aux45_ins : a2_x2
   port map (
      i0  => b(1),
      i1  => not_aux44,
      q   => not_aux45,
      vdd => vdd,
      vss => vss
   );

not_aux44_ins : a2_x2
   port map (
      i0  => b(3),
      i1  => not_aux43,
      q   => not_aux44,
      vdd => vdd,
      vss => vss
   );

not_aux43_ins : a2_x2
   port map (
      i0  => not_aux7,
      i1  => not_b(0),
      q   => not_aux43,
      vdd => vdd,
      vss => vss
   );

not_aux47_ins : inv_x2
   port map (
      i   => aux47,
      nq  => not_aux47,
      vdd => vdd,
      vss => vss
   );

not_aux46_ins : o2_x2
   port map (
      i0  => b(0),
      i1  => not_b(3),
      q   => not_aux46,
      vdd => vdd,
      vss => vss
   );

not_aux120_ins : inv_x2
   port map (
      i   => aux120,
      nq  => not_aux120,
      vdd => vdd,
      vss => vss
   );

o3_x2_ins : o3_x2
   port map (
      i0  => not_alu_out(2),
      i1  => not_aux38,
      i2  => not_i(1),
      q   => o3_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux41_ins : ao22_x2
   port map (
      i0  => not_aux36,
      i1  => i(1),
      i2  => o3_x2_sig,
      q   => not_aux41,
      vdd => vdd,
      vss => vss
   );

not_aux36_ins : an12_x1
   port map (
      i0  => r3_from,
      i1  => i(2),
      q   => not_aux36,
      vdd => vdd,
      vss => vss
   );

not_aux38_ins : a2_x2
   port map (
      i0  => not_alu_out(3),
      i1  => not_i(2),
      q   => not_aux38,
      vdd => vdd,
      vss => vss
   );

not_aux147_ins : no2_x1
   port map (
      i0  => not_aux12,
      i1  => aux42,
      nq  => not_aux147,
      vdd => vdd,
      vss => vss
   );

not_aux42_ins : inv_x2
   port map (
      i   => aux42,
      nq  => not_aux42,
      vdd => vdd,
      vss => vss
   );

not_aux118_ins : a2_x2
   port map (
      i0  => b(2),
      i1  => not_aux29,
      q   => not_aux118,
      vdd => vdd,
      vss => vss
   );

a3_x2_ins : a3_x2
   port map (
      i0  => i(2),
      i1  => alu_out(1),
      i2  => i(1),
      q   => a3_x2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_ins : na2_x1
   port map (
      i0  => i(2),
      i1  => not_alu_out(3),
      nq  => na2_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux29_ins : noa22_x1
   port map (
      i0  => na2_x1_sig,
      i1  => not_i(1),
      i2  => a3_x2_sig,
      nq  => not_aux29,
      vdd => vdd,
      vss => vss
   );

not_aux33_ins : a2_x2
   port map (
      i0  => b(1),
      i1  => not_aux32,
      q   => not_aux33,
      vdd => vdd,
      vss => vss
   );

not_aux32_ins : a2_x2
   port map (
      i0  => b(3),
      i1  => not_aux31,
      q   => not_aux32,
      vdd => vdd,
      vss => vss
   );

not_aux31_ins : a2_x2
   port map (
      i0  => b(0),
      i1  => not_aux30,
      q   => not_aux31,
      vdd => vdd,
      vss => vss
   );

not_aux30_ins : o2_x2
   port map (
      i0  => i(2),
      i1  => not_alu_out(2),
      q   => not_aux30,
      vdd => vdd,
      vss => vss
   );

not_aux117_ins : a2_x2
   port map (
      i0  => b(2),
      i1  => not_aux20,
      q   => not_aux117,
      vdd => vdd,
      vss => vss
   );

inv_x2_2_ins : inv_x2
   port map (
      i   => aux17,
      nq  => inv_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_2_ins : o3_x2
   port map (
      i0  => not_alu_out(0),
      i1  => not_i(1),
      i2  => inv_x2_2_sig,
      q   => o3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux20_ins : ao22_x2
   port map (
      i0  => not_aux15,
      i1  => i(1),
      i2  => o3_x2_2_sig,
      q   => not_aux20,
      vdd => vdd,
      vss => vss
   );

not_aux15_ins : a2_x2
   port map (
      i0  => i(2),
      i1  => not_alu_out(2),
      q   => not_aux15,
      vdd => vdd,
      vss => vss
   );

not_aux24_ins : a2_x2
   port map (
      i0  => b(1),
      i1  => not_aux23,
      q   => not_aux24,
      vdd => vdd,
      vss => vss
   );

not_aux23_ins : a2_x2
   port map (
      i0  => b(3),
      i1  => not_aux22,
      q   => not_aux23,
      vdd => vdd,
      vss => vss
   );

not_aux22_ins : a2_x2
   port map (
      i0  => b(0),
      i1  => not_aux21,
      q   => not_aux22,
      vdd => vdd,
      vss => vss
   );

not_aux21_ins : o2_x2
   port map (
      i0  => i(2),
      i1  => not_alu_out(1),
      q   => not_aux21,
      vdd => vdd,
      vss => vss
   );

not_aux116_ins : an12_x1
   port map (
      i0  => aux4,
      i1  => b(2),
      q   => not_aux116,
      vdd => vdd,
      vss => vss
   );

not_aux0_ins : a2_x2
   port map (
      i0  => i(2),
      i1  => not_alu_out(1),
      q   => not_aux0,
      vdd => vdd,
      vss => vss
   );

not_aux10_ins : a2_x2
   port map (
      i0  => b(1),
      i1  => not_aux9,
      q   => not_aux10,
      vdd => vdd,
      vss => vss
   );

not_aux9_ins : a2_x2
   port map (
      i0  => b(3),
      i1  => not_aux8,
      q   => not_aux9,
      vdd => vdd,
      vss => vss
   );

not_aux8_ins : a2_x2
   port map (
      i0  => b(0),
      i1  => not_aux7,
      q   => not_aux8,
      vdd => vdd,
      vss => vss
   );

na2_x1_2_ins : na2_x1
   port map (
      i0  => r0_from,
      i1  => alu_out(1),
      nq  => na2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux7_ins : oa22_x2
   port map (
      i0  => na2_x1_2_sig,
      i1  => i(2),
      i2  => not_alu_out(0),
      q   => not_aux7,
      vdd => vdd,
      vss => vss
   );

not_aux12_ins : inv_x2
   port map (
      i   => aux12,
      nq  => not_aux12,
      vdd => vdd,
      vss => vss
   );

not_aux11_ins : na2_x1
   port map (
      i0  => b(3),
      i1  => b(0),
      nq  => not_aux11,
      vdd => vdd,
      vss => vss
   );

not_aux13_ins : no2_x1
   port map (
      i0  => i(2),
      i1  => i(1),
      nq  => not_aux13,
      vdd => vdd,
      vss => vss
   );

not_a_3_ins : inv_x2
   port map (
      i   => a(3),
      nq  => not_a(3),
      vdd => vdd,
      vss => vss
   );

not_alu_out_3_ins : inv_x2
   port map (
      i   => alu_out(3),
      nq  => not_alu_out(3),
      vdd => vdd,
      vss => vss
   );

not_alu_out_2_ins : inv_x2
   port map (
      i   => alu_out(2),
      nq  => not_alu_out(2),
      vdd => vdd,
      vss => vss
   );

not_alu_out_1_ins : inv_x2
   port map (
      i   => alu_out(1),
      nq  => not_alu_out(1),
      vdd => vdd,
      vss => vss
   );

not_alu_out_0_ins : inv_x2
   port map (
      i   => alu_out(0),
      nq  => not_alu_out(0),
      vdd => vdd,
      vss => vss
   );

not_b_3_ins : inv_x2
   port map (
      i   => b(3),
      nq  => not_b(3),
      vdd => vdd,
      vss => vss
   );

not_b_2_ins : inv_x2
   port map (
      i   => b(2),
      nq  => not_b(2),
      vdd => vdd,
      vss => vss
   );

not_b_1_ins : inv_x2
   port map (
      i   => b(1),
      nq  => not_b(1),
      vdd => vdd,
      vss => vss
   );

not_b_0_ins : inv_x2
   port map (
      i   => b(0),
      nq  => not_b(0),
      vdd => vdd,
      vss => vss
   );

not_i_2_ins : inv_x2
   port map (
      i   => i(2),
      nq  => not_i(2),
      vdd => vdd,
      vss => vss
   );

not_i_1_ins : inv_x2
   port map (
      i   => i(1),
      nq  => not_i(1),
      vdd => vdd,
      vss => vss
   );

aux160_ins : no2_x1
   port map (
      i0  => not_aux13,
      i1  => not_aux12,
      nq  => aux160,
      vdd => vdd,
      vss => vss
   );

aux159_ins : no2_x1
   port map (
      i0  => not_aux13,
      i1  => not_aux47,
      nq  => aux159,
      vdd => vdd,
      vss => vss
   );

aux158_ins : no2_x1
   port map (
      i0  => not_aux13,
      i1  => not_aux56,
      nq  => aux158,
      vdd => vdd,
      vss => vss
   );

aux157_ins : no2_x1
   port map (
      i0  => not_aux13,
      i1  => not_aux61,
      nq  => aux157,
      vdd => vdd,
      vss => vss
   );

aux156_ins : no2_x1
   port map (
      i0  => not_aux13,
      i1  => not_aux72,
      nq  => aux156,
      vdd => vdd,
      vss => vss
   );

aux155_ins : no2_x1
   port map (
      i0  => not_aux13,
      i1  => not_aux86,
      nq  => aux155,
      vdd => vdd,
      vss => vss
   );

aux154_ins : no2_x1
   port map (
      i0  => not_aux13,
      i1  => not_aux90,
      nq  => aux154,
      vdd => vdd,
      vss => vss
   );

aux153_ins : no2_x1
   port map (
      i0  => not_aux13,
      i1  => not_aux81,
      nq  => aux153,
      vdd => vdd,
      vss => vss
   );

aux139_ins : no2_x1
   port map (
      i0  => i(1),
      i1  => b(2),
      nq  => aux139,
      vdd => vdd,
      vss => vss
   );

aux120_ins : na2_x1
   port map (
      i0  => b(2),
      i1  => not_aux41,
      nq  => aux120,
      vdd => vdd,
      vss => vss
   );

aux115_ins : no2_x1
   port map (
      i0  => not_a(3),
      i1  => not_aux110,
      nq  => aux115,
      vdd => vdd,
      vss => vss
   );

aux114_ins : no2_x1
   port map (
      i0  => not_a(3),
      i1  => not_aux108,
      nq  => aux114,
      vdd => vdd,
      vss => vss
   );

aux113_ins : no2_x1
   port map (
      i0  => not_a(3),
      i1  => not_aux106,
      nq  => aux113,
      vdd => vdd,
      vss => vss
   );

aux112_ins : no2_x1
   port map (
      i0  => not_a(3),
      i1  => not_aux104,
      nq  => aux112,
      vdd => vdd,
      vss => vss
   );

aux111_ins : no2_x1
   port map (
      i0  => a(3),
      i1  => not_aux110,
      nq  => aux111,
      vdd => vdd,
      vss => vss
   );

aux109_ins : no2_x1
   port map (
      i0  => a(3),
      i1  => not_aux108,
      nq  => aux109,
      vdd => vdd,
      vss => vss
   );

aux107_ins : no2_x1
   port map (
      i0  => a(3),
      i1  => not_aux106,
      nq  => aux107,
      vdd => vdd,
      vss => vss
   );

aux105_ins : no2_x1
   port map (
      i0  => a(3),
      i1  => not_aux104,
      nq  => aux105,
      vdd => vdd,
      vss => vss
   );

aux103_ins : an12_x1
   port map (
      i0  => b(2),
      i1  => aux154,
      q   => aux103,
      vdd => vdd,
      vss => vss
   );

aux102_ins : an12_x1
   port map (
      i0  => b(2),
      i1  => aux155,
      q   => aux102,
      vdd => vdd,
      vss => vss
   );

inv_x2_3_ins : inv_x2
   port map (
      i   => aux97,
      nq  => inv_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

aux99_ins : no3_x1
   port map (
      i0  => inv_x2_3_sig,
      i1  => b(2),
      i2  => not_b(1),
      nq  => aux99,
      vdd => vdd,
      vss => vss
   );

aux97_ins : no3_x1
   port map (
      i0  => b(3),
      i1  => not_i(2),
      i2  => b(0),
      nq  => aux97,
      vdd => vdd,
      vss => vss
   );

aux93_ins : an12_x1
   port map (
      i0  => b(2),
      i1  => aux156,
      q   => aux93,
      vdd => vdd,
      vss => vss
   );

aux90_ins : no2_x1
   port map (
      i0  => b(1),
      i1  => not_aux80,
      nq  => aux90,
      vdd => vdd,
      vss => vss
   );

aux87_ins : a2_x2
   port map (
      i0  => b(2),
      i1  => aux155,
      q   => aux87,
      vdd => vdd,
      vss => vss
   );

aux86_ins : no2_x1
   port map (
      i0  => b(1),
      i1  => not_aux71,
      nq  => aux86,
      vdd => vdd,
      vss => vss
   );

aux81_ins : no2_x1
   port map (
      i0  => not_aux80,
      i1  => not_b(1),
      nq  => aux81,
      vdd => vdd,
      vss => vss
   );

aux73_ins : a2_x2
   port map (
      i0  => b(2),
      i1  => aux156,
      q   => aux73,
      vdd => vdd,
      vss => vss
   );

aux72_ins : no2_x1
   port map (
      i0  => not_aux71,
      i1  => not_b(1),
      nq  => aux72,
      vdd => vdd,
      vss => vss
   );

aux68_ins : an12_x1
   port map (
      i0  => b(2),
      i1  => aux157,
      q   => aux68,
      vdd => vdd,
      vss => vss
   );

aux67_ins : an12_x1
   port map (
      i0  => b(2),
      i1  => aux158,
      q   => aux67,
      vdd => vdd,
      vss => vss
   );

aux66_ins : an12_x1
   port map (
      i0  => b(2),
      i1  => aux159,
      q   => aux66,
      vdd => vdd,
      vss => vss
   );

aux65_ins : an12_x1
   port map (
      i0  => b(2),
      i1  => aux160,
      q   => aux65,
      vdd => vdd,
      vss => vss
   );

aux62_ins : a2_x2
   port map (
      i0  => b(2),
      i1  => aux157,
      q   => aux62,
      vdd => vdd,
      vss => vss
   );

aux61_ins : no2_x1
   port map (
      i0  => b(1),
      i1  => not_aux46,
      nq  => aux61,
      vdd => vdd,
      vss => vss
   );

aux57_ins : a2_x2
   port map (
      i0  => b(2),
      i1  => aux158,
      q   => aux57,
      vdd => vdd,
      vss => vss
   );

aux56_ins : no2_x1
   port map (
      i0  => b(1),
      i1  => not_aux11,
      nq  => aux56,
      vdd => vdd,
      vss => vss
   );

aux48_ins : a2_x2
   port map (
      i0  => b(2),
      i1  => aux159,
      q   => aux48,
      vdd => vdd,
      vss => vss
   );

aux47_ins : no2_x1
   port map (
      i0  => not_aux46,
      i1  => not_b(1),
      nq  => aux47,
      vdd => vdd,
      vss => vss
   );

aux42_ins : no2_x1
   port map (
      i0  => i(2),
      i1  => not_alu_out(3),
      nq  => aux42,
      vdd => vdd,
      vss => vss
   );

aux17_ins : na2_x1
   port map (
      i0  => not_alu_out(1),
      i1  => not_i(2),
      nq  => aux17,
      vdd => vdd,
      vss => vss
   );

aux14_ins : a2_x2
   port map (
      i0  => b(2),
      i1  => aux160,
      q   => aux14,
      vdd => vdd,
      vss => vss
   );

aux12_ins : no2_x1
   port map (
      i0  => not_aux11,
      i1  => not_b(1),
      nq  => aux12,
      vdd => vdd,
      vss => vss
   );

na3_x1_ins : na3_x1
   port map (
      i0  => i(2),
      i1  => r0_from,
      i2  => i(1),
      nq  => na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

aux4_ins : nao22_x1
   port map (
      i0  => not_aux0,
      i1  => i(1),
      i2  => na3_x1_sig,
      nq  => aux4,
      vdd => vdd,
      vss => vss
   );

na2_x1_3_ins : na2_x1
   port map (
      i0  => not_aux10,
      i1  => not_aux116,
      nq  => na2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_ins : ao22_x2
   port map (
      i0  => aux14,
      i1  => ab_data_idx_0(0),
      i2  => na2_x1_3_sig,
      q   => ao22_x2_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_0_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_sig,
      q   => ab_data_idx_0(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_4_ins : na2_x1
   port map (
      i0  => not_aux24,
      i1  => not_aux117,
      nq  => na2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_2_ins : ao22_x2
   port map (
      i0  => aux14,
      i1  => ab_data_idx_0(1),
      i2  => na2_x1_4_sig,
      q   => ao22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_0_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_2_sig,
      q   => ab_data_idx_0(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_5_ins : na2_x1
   port map (
      i0  => not_aux33,
      i1  => not_aux118,
      nq  => na2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_3_ins : ao22_x2
   port map (
      i0  => aux14,
      i1  => ab_data_idx_0(2),
      i2  => na2_x1_5_sig,
      q   => ao22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_0_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_3_sig,
      q   => ab_data_idx_0(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_6_ins : na2_x1
   port map (
      i0  => not_aux120,
      i1  => not_aux147,
      nq  => na2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_4_ins : ao22_x2
   port map (
      i0  => aux14,
      i1  => ab_data_idx_0(3),
      i2  => na2_x1_6_sig,
      q   => ao22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_0_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_4_sig,
      q   => ab_data_idx_0(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_7_ins : na2_x1
   port map (
      i0  => not_aux45,
      i1  => not_aux116,
      nq  => na2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_5_ins : ao22_x2
   port map (
      i0  => aux48,
      i1  => ab_data_idx_1(0),
      i2  => na2_x1_7_sig,
      q   => ao22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_1_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_5_sig,
      q   => ab_data_idx_1(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_8_ins : na2_x1
   port map (
      i0  => not_aux51,
      i1  => not_aux117,
      nq  => na2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_6_ins : ao22_x2
   port map (
      i0  => aux48,
      i1  => ab_data_idx_1(1),
      i2  => na2_x1_8_sig,
      q   => ao22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_1_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_6_sig,
      q   => ab_data_idx_1(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_9_ins : na2_x1
   port map (
      i0  => not_aux54,
      i1  => not_aux118,
      nq  => na2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_7_ins : ao22_x2
   port map (
      i0  => aux48,
      i1  => ab_data_idx_1(2),
      i2  => na2_x1_9_sig,
      q   => ao22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_1_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_7_sig,
      q   => ab_data_idx_1(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_10_ins : na2_x1
   port map (
      i0  => not_aux120,
      i1  => not_aux148,
      nq  => na2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_8_ins : ao22_x2
   port map (
      i0  => aux48,
      i1  => ab_data_idx_1(3),
      i2  => na2_x1_10_sig,
      q   => ao22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_1_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_8_sig,
      q   => ab_data_idx_1(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_11_ins : na2_x1
   port map (
      i0  => not_aux55,
      i1  => not_aux116,
      nq  => na2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_9_ins : ao22_x2
   port map (
      i0  => aux57,
      i1  => ab_data_idx_2(0),
      i2  => na2_x1_11_sig,
      q   => ao22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_2_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_9_sig,
      q   => ab_data_idx_2(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_12_ins : na2_x1
   port map (
      i0  => not_aux58,
      i1  => not_aux117,
      nq  => na2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_10_ins : ao22_x2
   port map (
      i0  => aux57,
      i1  => ab_data_idx_2(1),
      i2  => na2_x1_12_sig,
      q   => ao22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_2_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_10_sig,
      q   => ab_data_idx_2(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_13_ins : na2_x1
   port map (
      i0  => not_aux59,
      i1  => not_aux118,
      nq  => na2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_11_ins : ao22_x2
   port map (
      i0  => aux57,
      i1  => ab_data_idx_2(2),
      i2  => na2_x1_13_sig,
      q   => ao22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_2_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_11_sig,
      q   => ab_data_idx_2(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_14_ins : na2_x1
   port map (
      i0  => not_aux120,
      i1  => not_aux149,
      nq  => na2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_12_ins : ao22_x2
   port map (
      i0  => aux57,
      i1  => ab_data_idx_2(3),
      i2  => na2_x1_14_sig,
      q   => ao22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_2_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_12_sig,
      q   => ab_data_idx_2(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_15_ins : na2_x1
   port map (
      i0  => not_aux60,
      i1  => not_aux116,
      nq  => na2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_13_ins : ao22_x2
   port map (
      i0  => aux62,
      i1  => ab_data_idx_3(0),
      i2  => na2_x1_15_sig,
      q   => ao22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_3_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_13_sig,
      q   => ab_data_idx_3(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_16_ins : na2_x1
   port map (
      i0  => not_aux63,
      i1  => not_aux117,
      nq  => na2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_14_ins : ao22_x2
   port map (
      i0  => aux62,
      i1  => ab_data_idx_3(1),
      i2  => na2_x1_16_sig,
      q   => ao22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_3_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_14_sig,
      q   => ab_data_idx_3(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_17_ins : na2_x1
   port map (
      i0  => not_aux64,
      i1  => not_aux118,
      nq  => na2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_15_ins : ao22_x2
   port map (
      i0  => aux62,
      i1  => ab_data_idx_3(2),
      i2  => na2_x1_17_sig,
      q   => ao22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_3_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_15_sig,
      q   => ab_data_idx_3(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_18_ins : na2_x1
   port map (
      i0  => not_aux120,
      i1  => not_aux150,
      nq  => na2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_16_ins : ao22_x2
   port map (
      i0  => aux62,
      i1  => ab_data_idx_3(3),
      i2  => na2_x1_18_sig,
      q   => ao22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_3_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_16_sig,
      q   => ab_data_idx_3(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_19_ins : na2_x1
   port map (
      i0  => not_aux10,
      i1  => not_aux124,
      nq  => na2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_17_ins : ao22_x2
   port map (
      i0  => ab_data_idx_4(0),
      i1  => aux65,
      i2  => na2_x1_19_sig,
      q   => ao22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_4_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_17_sig,
      q   => ab_data_idx_4(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_20_ins : na2_x1
   port map (
      i0  => not_aux24,
      i1  => not_aux125,
      nq  => na2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_18_ins : ao22_x2
   port map (
      i0  => ab_data_idx_4(1),
      i1  => aux65,
      i2  => na2_x1_20_sig,
      q   => ao22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_4_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_18_sig,
      q   => ab_data_idx_4(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_21_ins : na2_x1
   port map (
      i0  => not_aux33,
      i1  => not_aux126,
      nq  => na2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_19_ins : ao22_x2
   port map (
      i0  => ab_data_idx_4(2),
      i1  => aux65,
      i2  => na2_x1_21_sig,
      q   => ao22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_4_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_19_sig,
      q   => ab_data_idx_4(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_22_ins : na2_x1
   port map (
      i0  => not_aux147,
      i1  => not_aux128,
      nq  => na2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_20_ins : ao22_x2
   port map (
      i0  => ab_data_idx_4(3),
      i1  => aux65,
      i2  => na2_x1_22_sig,
      q   => ao22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_4_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_20_sig,
      q   => ab_data_idx_4(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_23_ins : na2_x1
   port map (
      i0  => not_aux45,
      i1  => not_aux124,
      nq  => na2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_21_ins : ao22_x2
   port map (
      i0  => ab_data_idx_5(0),
      i1  => aux66,
      i2  => na2_x1_23_sig,
      q   => ao22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_5_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_21_sig,
      q   => ab_data_idx_5(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_24_ins : na2_x1
   port map (
      i0  => not_aux51,
      i1  => not_aux125,
      nq  => na2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_22_ins : ao22_x2
   port map (
      i0  => ab_data_idx_5(1),
      i1  => aux66,
      i2  => na2_x1_24_sig,
      q   => ao22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_5_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_22_sig,
      q   => ab_data_idx_5(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_25_ins : na2_x1
   port map (
      i0  => not_aux54,
      i1  => not_aux126,
      nq  => na2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_23_ins : ao22_x2
   port map (
      i0  => ab_data_idx_5(2),
      i1  => aux66,
      i2  => na2_x1_25_sig,
      q   => ao22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_5_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_23_sig,
      q   => ab_data_idx_5(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_26_ins : na2_x1
   port map (
      i0  => not_aux148,
      i1  => not_aux128,
      nq  => na2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_24_ins : ao22_x2
   port map (
      i0  => ab_data_idx_5(3),
      i1  => aux66,
      i2  => na2_x1_26_sig,
      q   => ao22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_5_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_24_sig,
      q   => ab_data_idx_5(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_27_ins : na2_x1
   port map (
      i0  => not_aux55,
      i1  => not_aux124,
      nq  => na2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_25_ins : ao22_x2
   port map (
      i0  => ab_data_idx_6(0),
      i1  => aux67,
      i2  => na2_x1_27_sig,
      q   => ao22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_6_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_25_sig,
      q   => ab_data_idx_6(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_28_ins : na2_x1
   port map (
      i0  => not_aux58,
      i1  => not_aux125,
      nq  => na2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_26_ins : ao22_x2
   port map (
      i0  => ab_data_idx_6(1),
      i1  => aux67,
      i2  => na2_x1_28_sig,
      q   => ao22_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_6_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_26_sig,
      q   => ab_data_idx_6(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_29_ins : na2_x1
   port map (
      i0  => not_aux59,
      i1  => not_aux126,
      nq  => na2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_27_ins : ao22_x2
   port map (
      i0  => ab_data_idx_6(2),
      i1  => aux67,
      i2  => na2_x1_29_sig,
      q   => ao22_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_6_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_27_sig,
      q   => ab_data_idx_6(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_30_ins : na2_x1
   port map (
      i0  => not_aux149,
      i1  => not_aux128,
      nq  => na2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_28_ins : ao22_x2
   port map (
      i0  => ab_data_idx_6(3),
      i1  => aux67,
      i2  => na2_x1_30_sig,
      q   => ao22_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_6_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_28_sig,
      q   => ab_data_idx_6(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_31_ins : na2_x1
   port map (
      i0  => not_aux60,
      i1  => not_aux124,
      nq  => na2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_29_ins : ao22_x2
   port map (
      i0  => ab_data_idx_7(0),
      i1  => aux68,
      i2  => na2_x1_31_sig,
      q   => ao22_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_7_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_29_sig,
      q   => ab_data_idx_7(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_32_ins : na2_x1
   port map (
      i0  => not_aux63,
      i1  => not_aux125,
      nq  => na2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_30_ins : ao22_x2
   port map (
      i0  => ab_data_idx_7(1),
      i1  => aux68,
      i2  => na2_x1_32_sig,
      q   => ao22_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_7_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_30_sig,
      q   => ab_data_idx_7(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_33_ins : na2_x1
   port map (
      i0  => not_aux64,
      i1  => not_aux126,
      nq  => na2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_31_ins : ao22_x2
   port map (
      i0  => ab_data_idx_7(2),
      i1  => aux68,
      i2  => na2_x1_33_sig,
      q   => ao22_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_7_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_31_sig,
      q   => ab_data_idx_7(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_34_ins : na2_x1
   port map (
      i0  => not_aux150,
      i1  => not_aux128,
      nq  => na2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_32_ins : ao22_x2
   port map (
      i0  => ab_data_idx_7(3),
      i1  => aux68,
      i2  => na2_x1_34_sig,
      q   => ao22_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_7_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_32_sig,
      q   => ab_data_idx_7(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_35_ins : na2_x1
   port map (
      i0  => not_aux70,
      i1  => not_aux116,
      nq  => na2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_33_ins : ao22_x2
   port map (
      i0  => aux73,
      i1  => ab_data_idx_8(0),
      i2  => na2_x1_35_sig,
      q   => ao22_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_8_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_33_sig,
      q   => ab_data_idx_8(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_36_ins : na2_x1
   port map (
      i0  => not_aux75,
      i1  => not_aux117,
      nq  => na2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_34_ins : ao22_x2
   port map (
      i0  => aux73,
      i1  => ab_data_idx_8(1),
      i2  => na2_x1_36_sig,
      q   => ao22_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_8_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_34_sig,
      q   => ab_data_idx_8(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_37_ins : na2_x1
   port map (
      i0  => not_aux77,
      i1  => not_aux118,
      nq  => na2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_35_ins : ao22_x2
   port map (
      i0  => aux73,
      i1  => ab_data_idx_8(2),
      i2  => na2_x1_37_sig,
      q   => ao22_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_8_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_35_sig,
      q   => ab_data_idx_8(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_38_ins : na2_x1
   port map (
      i0  => not_aux120,
      i1  => not_aux151,
      nq  => na2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_36_ins : ao22_x2
   port map (
      i0  => aux73,
      i1  => ab_data_idx_8(3),
      i2  => na2_x1_38_sig,
      q   => ao22_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_8_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_36_sig,
      q   => ab_data_idx_8(3),
      vdd => vdd,
      vss => vss
   );

inv_x2_4_ins : inv_x2
   port map (
      i   => ab_data_idx_9(0),
      nq  => inv_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_ins : noa2a22_x1
   port map (
      i0  => not_aux82,
      i1  => inv_x2_4_sig,
      i2  => not_aux116,
      i3  => not_aux79,
      nq  => noa2a22_x1_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_9_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => noa2a22_x1_sig,
      q   => ab_data_idx_9(0),
      vdd => vdd,
      vss => vss
   );

a3_x2_2_ins : a3_x2
   port map (
      i0  => not_aux83,
      i1  => b(1),
      i2  => not_aux117,
      q   => a3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_5_ins : inv_x2
   port map (
      i   => ab_data_idx_9(1),
      nq  => inv_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_ins : noa22_x1
   port map (
      i0  => inv_x2_5_sig,
      i1  => not_aux82,
      i2  => a3_x2_2_sig,
      nq  => noa22_x1_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_9_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => noa22_x1_sig,
      q   => ab_data_idx_9(1),
      vdd => vdd,
      vss => vss
   );

a3_x2_3_ins : a3_x2
   port map (
      i0  => not_aux84,
      i1  => b(1),
      i2  => not_aux118,
      q   => a3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_6_ins : inv_x2
   port map (
      i   => ab_data_idx_9(2),
      nq  => inv_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_2_ins : noa22_x1
   port map (
      i0  => inv_x2_6_sig,
      i1  => not_aux82,
      i2  => a3_x2_3_sig,
      nq  => noa22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_9_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => noa22_x1_2_sig,
      q   => ab_data_idx_9(2),
      vdd => vdd,
      vss => vss
   );

no3_x1_ins : no3_x1
   port map (
      i0  => aux42,
      i1  => not_aux81,
      i2  => aux120,
      nq  => no3_x1_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_7_ins : inv_x2
   port map (
      i   => ab_data_idx_9(3),
      nq  => inv_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_3_ins : noa22_x1
   port map (
      i0  => inv_x2_7_sig,
      i1  => not_aux82,
      i2  => no3_x1_sig,
      nq  => noa22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_9_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => noa22_x1_3_sig,
      q   => ab_data_idx_9(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_39_ins : na2_x1
   port map (
      i0  => not_aux85,
      i1  => not_aux116,
      nq  => na2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_37_ins : ao22_x2
   port map (
      i0  => aux87,
      i1  => ab_data_idx_10(0),
      i2  => na2_x1_39_sig,
      q   => ao22_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_10_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_37_sig,
      q   => ab_data_idx_10(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_40_ins : na2_x1
   port map (
      i0  => not_aux74,
      i1  => not_aux134,
      nq  => na2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_38_ins : ao22_x2
   port map (
      i0  => aux87,
      i1  => ab_data_idx_10(1),
      i2  => na2_x1_40_sig,
      q   => ao22_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_10_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_38_sig,
      q   => ab_data_idx_10(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_41_ins : na2_x1
   port map (
      i0  => not_aux88,
      i1  => not_aux118,
      nq  => na2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_39_ins : ao22_x2
   port map (
      i0  => aux87,
      i1  => ab_data_idx_10(2),
      i2  => na2_x1_41_sig,
      q   => ao22_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_10_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_39_sig,
      q   => ab_data_idx_10(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_42_ins : na2_x1
   port map (
      i0  => not_aux120,
      i1  => not_aux152,
      nq  => na2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_40_ins : ao22_x2
   port map (
      i0  => aux87,
      i1  => ab_data_idx_10(3),
      i2  => na2_x1_42_sig,
      q   => ao22_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_10_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_40_sig,
      q   => ab_data_idx_10(3),
      vdd => vdd,
      vss => vss
   );

inv_x2_8_ins : inv_x2
   port map (
      i   => ab_data_idx_11(0),
      nq  => inv_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_2_ins : noa2a22_x1
   port map (
      i0  => not_aux91,
      i1  => inv_x2_8_sig,
      i2  => not_aux116,
      i3  => not_aux89,
      nq  => noa2a22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_11_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => noa2a22_x1_2_sig,
      q   => ab_data_idx_11(0),
      vdd => vdd,
      vss => vss
   );

inv_x2_9_ins : inv_x2
   port map (
      i   => ab_data_idx_11(1),
      nq  => inv_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_3_ins : noa2a22_x1
   port map (
      i0  => not_aux91,
      i1  => inv_x2_9_sig,
      i2  => not_aux134,
      i3  => not_aux83,
      nq  => noa2a22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_11_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => noa2a22_x1_3_sig,
      q   => ab_data_idx_11(1),
      vdd => vdd,
      vss => vss
   );

inv_x2_10_ins : inv_x2
   port map (
      i   => ab_data_idx_11(2),
      nq  => inv_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_4_ins : noa2a22_x1
   port map (
      i0  => not_aux91,
      i1  => inv_x2_10_sig,
      i2  => not_aux118,
      i3  => not_aux92,
      nq  => noa2a22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_11_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => noa2a22_x1_4_sig,
      q   => ab_data_idx_11(2),
      vdd => vdd,
      vss => vss
   );

no3_x1_2_ins : no3_x1
   port map (
      i0  => aux42,
      i1  => not_aux90,
      i2  => aux120,
      nq  => no3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_11_ins : inv_x2
   port map (
      i   => ab_data_idx_11(3),
      nq  => inv_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_4_ins : noa22_x1
   port map (
      i0  => inv_x2_11_sig,
      i1  => not_aux91,
      i2  => no3_x1_2_sig,
      nq  => noa22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_11_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => noa22_x1_4_sig,
      q   => ab_data_idx_11(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_43_ins : na2_x1
   port map (
      i0  => not_aux70,
      i1  => not_aux124,
      nq  => na2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_41_ins : ao22_x2
   port map (
      i0  => ab_data_idx_12(0),
      i1  => aux93,
      i2  => na2_x1_43_sig,
      q   => ao22_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_12_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_41_sig,
      q   => ab_data_idx_12(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_44_ins : na2_x1
   port map (
      i0  => not_aux75,
      i1  => not_aux125,
      nq  => na2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_42_ins : ao22_x2
   port map (
      i0  => ab_data_idx_12(1),
      i1  => aux93,
      i2  => na2_x1_44_sig,
      q   => ao22_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_12_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_42_sig,
      q   => ab_data_idx_12(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_45_ins : na2_x1
   port map (
      i0  => not_aux77,
      i1  => not_aux126,
      nq  => na2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_43_ins : ao22_x2
   port map (
      i0  => ab_data_idx_12(2),
      i1  => aux93,
      i2  => na2_x1_45_sig,
      q   => ao22_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_12_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_43_sig,
      q   => ab_data_idx_12(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_46_ins : na2_x1
   port map (
      i0  => not_aux151,
      i1  => not_aux128,
      nq  => na2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_44_ins : ao22_x2
   port map (
      i0  => ab_data_idx_12(3),
      i1  => aux93,
      i2  => na2_x1_46_sig,
      q   => ao22_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_12_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_44_sig,
      q   => ab_data_idx_12(3),
      vdd => vdd,
      vss => vss
   );

inv_x2_12_ins : inv_x2
   port map (
      i   => ab_data_idx_13(0),
      nq  => inv_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_13_ins : inv_x2
   port map (
      i   => aux153,
      nq  => inv_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_ins : noa2ao222_x1
   port map (
      i0  => not_aux124,
      i1  => not_aux79,
      i2  => inv_x2_13_sig,
      i3  => b(2),
      i4  => inv_x2_12_sig,
      nq  => noa2ao222_x1_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_13_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => noa2ao222_x1_sig,
      q   => ab_data_idx_13(0),
      vdd => vdd,
      vss => vss
   );

na4_x1_ins : na4_x1
   port map (
      i0  => not_b(0),
      i1  => not_b(3),
      i2  => b(1),
      i3  => aux139,
      nq  => na4_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_ins : no2_x1
   port map (
      i0  => not_aux15,
      i1  => na4_x1_sig,
      nq  => no2_x1_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_ins : on12_x1
   port map (
      i0  => not_i(2),
      i1  => ab_data_idx_13(1),
      q   => on12_x1_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_ins : no4_x1
   port map (
      i0  => not_b(1),
      i1  => b(3),
      i2  => not_aux138,
      i3  => b(0),
      nq  => no4_x1_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_14_ins : inv_x2
   port map (
      i   => not_aux95,
      nq  => inv_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_ins : o2_x2
   port map (
      i0  => b(2),
      i1  => not_aux81,
      q   => o2_x2_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_ins : oa2a2a23_x2
   port map (
      i0  => ab_data_idx_13(1),
      i1  => o2_x2_sig,
      i2  => inv_x2_14_sig,
      i3  => no4_x1_sig,
      i4  => on12_x1_sig,
      i5  => no2_x1_sig,
      q   => oa2a2a23_x2_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_13_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => oa2a2a23_x2_sig,
      q   => ab_data_idx_13(1),
      vdd => vdd,
      vss => vss
   );

inv_x2_15_ins : inv_x2
   port map (
      i   => not_aux0,
      nq  => inv_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_45_ins : ao22_x2
   port map (
      i0  => i(2),
      i1  => alu_out(2),
      i2  => inv_x2_15_sig,
      q   => ao22_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_3_ins : na3_x1
   port map (
      i0  => not_b(3),
      i1  => b(1),
      i2  => not_b(0),
      nq  => na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_3_ins : o3_x2
   port map (
      i0  => na3_x1_3_sig,
      i1  => b(2),
      i2  => ao22_x2_45_sig,
      q   => o3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_2_ins : nao22_x1
   port map (
      i0  => not_aux81,
      i1  => b(2),
      i2  => not_ab_data_idx_13(2),
      nq  => nao22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_2_ins : na3_x1
   port map (
      i0  => i(1),
      i1  => nao22_x1_2_sig,
      i2  => o3_x2_3_sig,
      nq  => na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_3_ins : nao22_x1
   port map (
      i0  => not_aux99,
      i1  => alu_out(3),
      i2  => not_i(1),
      nq  => nao22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_ins : a2_x2
   port map (
      i0  => not_aux99,
      i1  => not_ab_data_idx_13(2),
      q   => a2_x2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_ins : nao22_x1
   port map (
      i0  => a2_x2_sig,
      i1  => nao22_x1_3_sig,
      i2  => na3_x1_2_sig,
      nq  => nao22_x1_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_13_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => nao22_x1_sig,
      q   => ab_data_idx_13(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_2_ins : no2_x1
   port map (
      i0  => i(2),
      i1  => not_alu_out(3),
      nq  => no2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_ins : oa2ao222_x2
   port map (
      i0  => ab_data_idx_13(3),
      i1  => no2_x1_2_sig,
      i2  => not_aux81,
      i3  => b(2),
      i4  => ab_data_idx_13(3),
      q   => oa2ao222_x2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_3_ins : no2_x1
   port map (
      i0  => i(1),
      i1  => not_aux36,
      nq  => no2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_2_ins : o2_x2
   port map (
      i0  => ab_data_idx_13(3),
      i1  => aux99,
      q   => o2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_5_ins : noa22_x1
   port map (
      i0  => o2_x2_2_sig,
      i1  => no2_x1_3_sig,
      i2  => oa2ao222_x2_sig,
      nq  => noa22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_3_ins : o2_x2
   port map (
      i0  => not_aux38,
      i1  => not_i(1),
      q   => o2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_4_ins : o2_x2
   port map (
      i0  => not_aux101,
      i1  => not_b(1),
      q   => o2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_3_ins : no3_x1
   port map (
      i0  => o2_x2_4_sig,
      i1  => ab_data_idx_13(3),
      i2  => b(2),
      nq  => no3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_6_ins : noa22_x1
   port map (
      i0  => ab_data_idx_13(3),
      i1  => alu_out(2),
      i2  => no3_x1_3_sig,
      nq  => noa22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_4_ins : nao22_x1
   port map (
      i0  => noa22_x1_6_sig,
      i1  => o2_x2_3_sig,
      i2  => noa22_x1_5_sig,
      nq  => nao22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_13_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => nao22_x1_4_sig,
      q   => ab_data_idx_13(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_47_ins : na2_x1
   port map (
      i0  => not_aux85,
      i1  => not_aux124,
      nq  => na2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_46_ins : ao22_x2
   port map (
      i0  => ab_data_idx_14(0),
      i1  => aux102,
      i2  => na2_x1_47_sig,
      q   => ao22_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_14_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_46_sig,
      q   => ab_data_idx_14(0),
      vdd => vdd,
      vss => vss
   );

no3_x1_4_ins : no3_x1
   port map (
      i0  => not_aux15,
      i1  => not_aux142,
      i2  => not_b(0),
      nq  => no3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_5_ins : nao22_x1
   port map (
      i0  => i(2),
      i1  => ab_data_idx_14(1),
      i2  => no3_x1_4_sig,
      nq  => nao22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_6_ins : nao22_x1
   port map (
      i0  => b(2),
      i1  => not_aux86,
      i2  => ab_data_idx_14(1),
      nq  => nao22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_ins : o4_x2
   port map (
      i0  => not_aux140,
      i1  => b(3),
      i2  => not_aux95,
      i3  => not_b(0),
      q   => o4_x2_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_4_ins : na3_x1
   port map (
      i0  => o4_x2_sig,
      i1  => nao22_x1_6_sig,
      i2  => nao22_x1_5_sig,
      nq  => na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_14_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => na3_x1_4_sig,
      q   => ab_data_idx_14(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_48_ins : na2_x1
   port map (
      i0  => not_aux88,
      i1  => not_aux126,
      nq  => na2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_47_ins : ao22_x2
   port map (
      i0  => ab_data_idx_14(2),
      i1  => aux102,
      i2  => na2_x1_48_sig,
      q   => ao22_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_14_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_47_sig,
      q   => ab_data_idx_14(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_49_ins : na2_x1
   port map (
      i0  => not_aux152,
      i1  => not_aux128,
      nq  => na2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_48_ins : ao22_x2
   port map (
      i0  => ab_data_idx_14(3),
      i1  => aux102,
      i2  => na2_x1_49_sig,
      q   => ao22_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_14_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_48_sig,
      q   => ab_data_idx_14(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_50_ins : na2_x1
   port map (
      i0  => not_aux89,
      i1  => not_aux124,
      nq  => na2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_49_ins : ao22_x2
   port map (
      i0  => ab_data_idx_15(0),
      i1  => aux103,
      i2  => na2_x1_50_sig,
      q   => ao22_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_15_0_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_49_sig,
      q   => ab_data_idx_15(0),
      vdd => vdd,
      vss => vss
   );

na3_x1_5_ins : na3_x1
   port map (
      i0  => not_b(0),
      i1  => not_aux145,
      i2  => not_aux15,
      nq  => na3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_2_ins : a2_x2
   port map (
      i0  => na3_x1_5_sig,
      i1  => not_i(1),
      q   => a2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_3_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => aux97,
      q   => a2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_6_ins : na3_x1
   port map (
      i0  => not_aux145,
      i1  => not_aux95,
      i2  => not_b(0),
      nq  => na3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_4_ins : a2_x2
   port map (
      i0  => na3_x1_6_sig,
      i1  => i(1),
      q   => a2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_7_ins : nao22_x1
   port map (
      i0  => b(2),
      i1  => not_aux90,
      i2  => not_ab_data_idx_15(1),
      nq  => nao22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_2_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_7_sig,
      i1  => a2_x2_4_sig,
      i2  => a2_x2_3_sig,
      i3  => ab_data_idx_15(1),
      i4  => a2_x2_2_sig,
      q   => oa2ao222_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_15_1_ins : sff1_x4
   port map (
      ck  => cke,
      i   => oa2ao222_x2_2_sig,
      q   => ab_data_idx_15(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_51_ins : na2_x1
   port map (
      i0  => not_aux92,
      i1  => not_aux126,
      nq  => na2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_50_ins : ao22_x2
   port map (
      i0  => ab_data_idx_15(2),
      i1  => aux103,
      i2  => na2_x1_51_sig,
      q   => ao22_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_15_2_ins : sff1_x4
   port map (
      ck  => cke,
      i   => ao22_x2_50_sig,
      q   => ab_data_idx_15(2),
      vdd => vdd,
      vss => vss
   );

no3_x1_5_ins : no3_x1
   port map (
      i0  => not_aux36,
      i1  => not_aux142,
      i2  => b(0),
      nq  => no3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_8_ins : nao22_x1
   port map (
      i0  => i(2),
      i1  => ab_data_idx_15(3),
      i2  => no3_x1_5_sig,
      nq  => nao22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_9_ins : nao22_x1
   port map (
      i0  => b(2),
      i1  => not_aux90,
      i2  => ab_data_idx_15(3),
      nq  => nao22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_4_ins : o3_x2
   port map (
      i0  => not_aux140,
      i1  => not_aux38,
      i2  => not_aux101,
      q   => o3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_7_ins : na3_x1
   port map (
      i0  => o3_x2_4_sig,
      i1  => nao22_x1_9_sig,
      i2  => nao22_x1_8_sig,
      nq  => na3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

ab_data_idx_15_3_ins : sff1_x4
   port map (
      ck  => cke,
      i   => na3_x1_7_sig,
      q   => ab_data_idx_15(3),
      vdd => vdd,
      vss => vss
   );

na3_x1_8_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_1(0),
      i2  => aux47,
      nq  => na3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_9_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_9(0),
      i2  => aux81,
      nq  => na3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_10_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_0(0),
      i2  => aux12,
      nq  => na3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_4_ins : a3_x2
   port map (
      i0  => na3_x1_10_sig,
      i1  => na3_x1_9_sig,
      i2  => na3_x1_8_sig,
      q   => a3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_4_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux61,
      nq  => no2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_5_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux12,
      nq  => no2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_6_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux56,
      nq  => no2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_7_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux47,
      nq  => no2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a2a24_x1_ins : noa2a2a2a24_x1
   port map (
      i0  => ab_data_idx_5(0),
      i1  => no2_x1_7_sig,
      i2  => ab_data_idx_6(0),
      i3  => no2_x1_6_sig,
      i4  => no2_x1_5_sig,
      i5  => ab_data_idx_4(0),
      i6  => ab_data_idx_7(0),
      i7  => no2_x1_4_sig,
      nq  => noa2a2a2a24_x1_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_16_ins : inv_x2
   port map (
      i   => ab_data_idx_8(0),
      nq  => inv_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_5_ins : o3_x2
   port map (
      i0  => not_aux72,
      i1  => inv_x2_16_sig,
      i2  => not_b(2),
      q   => o3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_8_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux90,
      nq  => no2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_9_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux72,
      nq  => no2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_10_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux86,
      nq  => no2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_11_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux81,
      nq  => no2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a2a24_x1_2_ins : noa2a2a2a24_x1
   port map (
      i0  => ab_data_idx_13(0),
      i1  => no2_x1_11_sig,
      i2  => ab_data_idx_14(0),
      i3  => no2_x1_10_sig,
      i4  => no2_x1_9_sig,
      i5  => ab_data_idx_12(0),
      i6  => ab_data_idx_15(0),
      i7  => no2_x1_8_sig,
      nq  => noa2a2a2a24_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_2_ins : na4_x1
   port map (
      i0  => noa2a2a2a24_x1_2_sig,
      i1  => o3_x2_5_sig,
      i2  => noa2a2a2a24_x1_sig,
      i3  => a3_x2_4_sig,
      nq  => na4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_11_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_10(0),
      i2  => aux86,
      nq  => na3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_12_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_3(0),
      i2  => aux61,
      nq  => na3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_13_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_11(0),
      i2  => aux90,
      nq  => na3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_14_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_2(0),
      i2  => aux56,
      nq  => na3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_3_ins : na4_x1
   port map (
      i0  => na3_x1_14_sig,
      i1  => na3_x1_13_sig,
      i2  => na3_x1_12_sig,
      i3  => na3_x1_11_sig,
      nq  => na4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

rb_0_ins : o2_x2
   port map (
      i0  => na4_x1_3_sig,
      i1  => na4_x1_2_sig,
      q   => rb(0),
      vdd => vdd,
      vss => vss
   );

na3_x1_15_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_0(1),
      i2  => aux12,
      nq  => na3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_16_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_9(1),
      i2  => aux81,
      nq  => na3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_17_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_10(1),
      i2  => aux86,
      nq  => na3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_5_ins : a3_x2
   port map (
      i0  => na3_x1_17_sig,
      i1  => na3_x1_16_sig,
      i2  => na3_x1_15_sig,
      q   => a3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_18_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_8(1),
      i2  => aux72,
      nq  => na3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_19_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_1(1),
      i2  => aux47,
      nq  => na3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_5_ins : a2_x2
   port map (
      i0  => na3_x1_19_sig,
      i1  => na3_x1_18_sig,
      q   => a2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_12_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux81,
      nq  => no2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_13_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux90,
      nq  => no2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_14_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux72,
      nq  => no2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_ins : noa2a2a23_x1
   port map (
      i0  => ab_data_idx_12(1),
      i1  => no2_x1_14_sig,
      i2  => no2_x1_13_sig,
      i3  => ab_data_idx_15(1),
      i4  => ab_data_idx_13(1),
      i5  => no2_x1_12_sig,
      nq  => noa2a2a23_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_15_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux61,
      nq  => no2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_16_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux12,
      nq  => no2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_17_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux56,
      nq  => no2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_18_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux47,
      nq  => no2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a2a24_x1_3_ins : noa2a2a2a24_x1
   port map (
      i0  => ab_data_idx_5(1),
      i1  => no2_x1_18_sig,
      i2  => ab_data_idx_6(1),
      i3  => no2_x1_17_sig,
      i4  => no2_x1_16_sig,
      i5  => ab_data_idx_4(1),
      i6  => ab_data_idx_7(1),
      i7  => no2_x1_15_sig,
      nq  => noa2a2a2a24_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_4_ins : na4_x1
   port map (
      i0  => noa2a2a2a24_x1_3_sig,
      i1  => noa2a2a23_x1_sig,
      i2  => a2_x2_5_sig,
      i3  => a3_x2_5_sig,
      nq  => na4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_20_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_3(1),
      i2  => aux61,
      nq  => na3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_21_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_11(1),
      i2  => aux90,
      nq  => na3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_19_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux86,
      nq  => no2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_52_ins : na2_x1
   port map (
      i0  => no2_x1_19_sig,
      i1  => ab_data_idx_14(1),
      nq  => na2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_22_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_2(1),
      i2  => aux56,
      nq  => na3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_5_ins : na4_x1
   port map (
      i0  => na3_x1_22_sig,
      i1  => na2_x1_52_sig,
      i2  => na3_x1_21_sig,
      i3  => na3_x1_20_sig,
      nq  => na4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

rb_1_ins : o2_x2
   port map (
      i0  => na4_x1_5_sig,
      i1  => na4_x1_4_sig,
      q   => rb(1),
      vdd => vdd,
      vss => vss
   );

na3_x1_23_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_1(2),
      i2  => aux47,
      nq  => na3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_24_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_9(2),
      i2  => aux81,
      nq  => na3_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_25_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_0(2),
      i2  => aux12,
      nq  => na3_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_6_ins : a3_x2
   port map (
      i0  => na3_x1_25_sig,
      i1  => na3_x1_24_sig,
      i2  => na3_x1_23_sig,
      q   => a3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_20_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux61,
      nq  => no2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_21_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux12,
      nq  => no2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_22_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux56,
      nq  => no2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_23_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux47,
      nq  => no2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a2a24_x1_4_ins : noa2a2a2a24_x1
   port map (
      i0  => ab_data_idx_5(2),
      i1  => no2_x1_23_sig,
      i2  => ab_data_idx_6(2),
      i3  => no2_x1_22_sig,
      i4  => no2_x1_21_sig,
      i5  => ab_data_idx_4(2),
      i6  => ab_data_idx_7(2),
      i7  => no2_x1_20_sig,
      nq  => noa2a2a2a24_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_17_ins : inv_x2
   port map (
      i   => ab_data_idx_8(2),
      nq  => inv_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_6_ins : o3_x2
   port map (
      i0  => not_aux72,
      i1  => inv_x2_17_sig,
      i2  => not_b(2),
      q   => o3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_24_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux81,
      nq  => no2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_25_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux90,
      nq  => no2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_26_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux72,
      nq  => no2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_27_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux86,
      nq  => no2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a2a24_x1_5_ins : noa2a2a2a24_x1
   port map (
      i0  => no2_x1_27_sig,
      i1  => ab_data_idx_14(2),
      i2  => ab_data_idx_12(2),
      i3  => no2_x1_26_sig,
      i4  => no2_x1_25_sig,
      i5  => ab_data_idx_15(2),
      i6  => ab_data_idx_13(2),
      i7  => no2_x1_24_sig,
      nq  => noa2a2a2a24_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_6_ins : na4_x1
   port map (
      i0  => noa2a2a2a24_x1_5_sig,
      i1  => o3_x2_6_sig,
      i2  => noa2a2a2a24_x1_4_sig,
      i3  => a3_x2_6_sig,
      nq  => na4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_26_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_10(2),
      i2  => aux86,
      nq  => na3_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_27_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_3(2),
      i2  => aux61,
      nq  => na3_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_28_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_11(2),
      i2  => aux90,
      nq  => na3_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_29_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_2(2),
      i2  => aux56,
      nq  => na3_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_7_ins : na4_x1
   port map (
      i0  => na3_x1_29_sig,
      i1  => na3_x1_28_sig,
      i2  => na3_x1_27_sig,
      i3  => na3_x1_26_sig,
      nq  => na4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

rb_2_ins : o2_x2
   port map (
      i0  => na4_x1_7_sig,
      i1  => na4_x1_6_sig,
      q   => rb(2),
      vdd => vdd,
      vss => vss
   );

na3_x1_30_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_0(3),
      i2  => aux12,
      nq  => na3_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_31_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_9(3),
      i2  => aux81,
      nq  => na3_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_32_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_10(3),
      i2  => aux86,
      nq  => na3_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_7_ins : a3_x2
   port map (
      i0  => na3_x1_32_sig,
      i1  => na3_x1_31_sig,
      i2  => na3_x1_30_sig,
      q   => a3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_33_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_8(3),
      i2  => aux72,
      nq  => na3_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_34_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_1(3),
      i2  => aux47,
      nq  => na3_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_6_ins : a2_x2
   port map (
      i0  => na3_x1_34_sig,
      i1  => na3_x1_33_sig,
      q   => a2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_28_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux90,
      nq  => no2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_29_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux86,
      nq  => no2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_30_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux72,
      nq  => no2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_2_ins : noa2a2a23_x1
   port map (
      i0  => ab_data_idx_12(3),
      i1  => no2_x1_30_sig,
      i2  => no2_x1_29_sig,
      i3  => ab_data_idx_14(3),
      i4  => ab_data_idx_15(3),
      i5  => no2_x1_28_sig,
      nq  => noa2a2a23_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_31_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux61,
      nq  => no2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_32_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux12,
      nq  => no2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_33_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux56,
      nq  => no2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_34_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux47,
      nq  => no2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a2a24_x1_6_ins : noa2a2a2a24_x1
   port map (
      i0  => ab_data_idx_5(3),
      i1  => no2_x1_34_sig,
      i2  => ab_data_idx_6(3),
      i3  => no2_x1_33_sig,
      i4  => no2_x1_32_sig,
      i5  => ab_data_idx_4(3),
      i6  => ab_data_idx_7(3),
      i7  => no2_x1_31_sig,
      nq  => noa2a2a2a24_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_8_ins : na4_x1
   port map (
      i0  => noa2a2a2a24_x1_6_sig,
      i1  => noa2a2a23_x1_2_sig,
      i2  => a2_x2_6_sig,
      i3  => a3_x2_7_sig,
      nq  => na4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_35_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_3(3),
      i2  => aux61,
      nq  => na3_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_36_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_11(3),
      i2  => aux90,
      nq  => na3_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_35_ins : no2_x1
   port map (
      i0  => b(2),
      i1  => not_aux81,
      nq  => no2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_53_ins : na2_x1
   port map (
      i0  => no2_x1_35_sig,
      i1  => ab_data_idx_13(3),
      nq  => na2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_37_ins : na3_x1
   port map (
      i0  => b(2),
      i1  => ab_data_idx_2(3),
      i2  => aux56,
      nq  => na3_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_9_ins : na4_x1
   port map (
      i0  => na3_x1_37_sig,
      i1  => na2_x1_53_sig,
      i2  => na3_x1_36_sig,
      i3  => na3_x1_35_sig,
      nq  => na4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

rb_3_ins : o2_x2
   port map (
      i0  => na4_x1_9_sig,
      i1  => na4_x1_8_sig,
      q   => rb(3),
      vdd => vdd,
      vss => vss
   );

a3_x2_9_ins : a3_x2
   port map (
      i0  => a(1),
      i1  => ab_data_idx_8(0),
      i2  => aux111,
      q   => a3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_36_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux105,
      nq  => no2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_7_ins : noa22_x1
   port map (
      i0  => ab_data_idx_15(0),
      i1  => no2_x1_36_sig,
      i2  => a3_x2_9_sig,
      nq  => noa22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_37_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux107,
      nq  => no2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_38_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux111,
      nq  => no2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_39_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux109,
      nq  => no2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_3_ins : noa2a2a23_x1
   port map (
      i0  => ab_data_idx_11(0),
      i1  => no2_x1_39_sig,
      i2  => no2_x1_38_sig,
      i3  => ab_data_idx_10(0),
      i4  => ab_data_idx_14(0),
      i5  => no2_x1_37_sig,
      nq  => noa2a2a23_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_38_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_5(0),
      i2  => aux112,
      nq  => na3_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_8_ins : a3_x2
   port map (
      i0  => na3_x1_38_sig,
      i1  => noa2a2a23_x1_3_sig,
      i2  => noa22_x1_7_sig,
      q   => a3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_39_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_12(0),
      i2  => aux107,
      nq  => na3_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_40_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_9(0),
      i2  => aux109,
      nq  => na3_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_8_ins : a2_x2
   port map (
      i0  => na3_x1_40_sig,
      i1  => na3_x1_39_sig,
      q   => a2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_40_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux112,
      nq  => no2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_41_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux115,
      nq  => no2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_42_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux113,
      nq  => no2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_43_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux114,
      nq  => no2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a2a24_x1_7_ins : noa2a2a2a24_x1
   port map (
      i0  => ab_data_idx_3(0),
      i1  => no2_x1_43_sig,
      i2  => ab_data_idx_6(0),
      i3  => no2_x1_42_sig,
      i4  => no2_x1_41_sig,
      i5  => ab_data_idx_2(0),
      i6  => ab_data_idx_7(0),
      i7  => no2_x1_40_sig,
      nq  => noa2a2a2a24_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_7_ins : a2_x2
   port map (
      i0  => noa2a2a2a24_x1_7_sig,
      i1  => a2_x2_8_sig,
      q   => a2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_41_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_4(0),
      i2  => aux113,
      nq  => na3_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_42_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_13(0),
      i2  => aux105,
      nq  => na3_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_43_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_0(0),
      i2  => aux115,
      nq  => na3_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_44_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_1(0),
      i2  => aux114,
      nq  => na3_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_ins : a4_x2
   port map (
      i0  => na3_x1_44_sig,
      i1  => na3_x1_43_sig,
      i2  => na3_x1_42_sig,
      i3  => na3_x1_41_sig,
      q   => a4_x2_sig,
      vdd => vdd,
      vss => vss
   );

ra_0_ins : na3_x1
   port map (
      i0  => a4_x2_sig,
      i1  => a2_x2_7_sig,
      i2  => a3_x2_8_sig,
      nq  => ra(0),
      vdd => vdd,
      vss => vss
   );

a3_x2_11_ins : a3_x2
   port map (
      i0  => a(1),
      i1  => ab_data_idx_8(1),
      i2  => aux111,
      q   => a3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_44_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux107,
      nq  => no2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_8_ins : noa22_x1
   port map (
      i0  => ab_data_idx_14(1),
      i1  => no2_x1_44_sig,
      i2  => a3_x2_11_sig,
      nq  => noa22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_45_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux105,
      nq  => no2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_46_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux109,
      nq  => no2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_47_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux111,
      nq  => no2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_4_ins : noa2a2a23_x1
   port map (
      i0  => ab_data_idx_10(1),
      i1  => no2_x1_47_sig,
      i2  => no2_x1_46_sig,
      i3  => ab_data_idx_11(1),
      i4  => ab_data_idx_15(1),
      i5  => no2_x1_45_sig,
      nq  => noa2a2a23_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_45_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_5(1),
      i2  => aux112,
      nq  => na3_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_10_ins : a3_x2
   port map (
      i0  => na3_x1_45_sig,
      i1  => noa2a2a23_x1_4_sig,
      i2  => noa22_x1_8_sig,
      q   => a3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_46_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_12(1),
      i2  => aux107,
      nq  => na3_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_47_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_9(1),
      i2  => aux109,
      nq  => na3_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_10_ins : a2_x2
   port map (
      i0  => na3_x1_47_sig,
      i1  => na3_x1_46_sig,
      q   => a2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_48_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux112,
      nq  => no2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_49_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux115,
      nq  => no2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_50_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux113,
      nq  => no2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_51_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux114,
      nq  => no2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a2a24_x1_8_ins : noa2a2a2a24_x1
   port map (
      i0  => ab_data_idx_3(1),
      i1  => no2_x1_51_sig,
      i2  => ab_data_idx_6(1),
      i3  => no2_x1_50_sig,
      i4  => no2_x1_49_sig,
      i5  => ab_data_idx_2(1),
      i6  => ab_data_idx_7(1),
      i7  => no2_x1_48_sig,
      nq  => noa2a2a2a24_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_9_ins : a2_x2
   port map (
      i0  => noa2a2a2a24_x1_8_sig,
      i1  => a2_x2_10_sig,
      q   => a2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_48_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_4(1),
      i2  => aux113,
      nq  => na3_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_49_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_13(1),
      i2  => aux105,
      nq  => na3_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_50_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_0(1),
      i2  => aux115,
      nq  => na3_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_51_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_1(1),
      i2  => aux114,
      nq  => na3_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_2_ins : a4_x2
   port map (
      i0  => na3_x1_51_sig,
      i1  => na3_x1_50_sig,
      i2  => na3_x1_49_sig,
      i3  => na3_x1_48_sig,
      q   => a4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

ra_1_ins : na3_x1
   port map (
      i0  => a4_x2_2_sig,
      i1  => a2_x2_9_sig,
      i2  => a3_x2_10_sig,
      nq  => ra(1),
      vdd => vdd,
      vss => vss
   );

a3_x2_13_ins : a3_x2
   port map (
      i0  => a(1),
      i1  => ab_data_idx_8(2),
      i2  => aux111,
      q   => a3_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_52_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux105,
      nq  => no2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_9_ins : noa22_x1
   port map (
      i0  => ab_data_idx_15(2),
      i1  => no2_x1_52_sig,
      i2  => a3_x2_13_sig,
      nq  => noa22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_53_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux107,
      nq  => no2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_54_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux111,
      nq  => no2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_55_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux109,
      nq  => no2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_5_ins : noa2a2a23_x1
   port map (
      i0  => ab_data_idx_11(2),
      i1  => no2_x1_55_sig,
      i2  => no2_x1_54_sig,
      i3  => ab_data_idx_10(2),
      i4  => ab_data_idx_14(2),
      i5  => no2_x1_53_sig,
      nq  => noa2a2a23_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_52_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_5(2),
      i2  => aux112,
      nq  => na3_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_12_ins : a3_x2
   port map (
      i0  => na3_x1_52_sig,
      i1  => noa2a2a23_x1_5_sig,
      i2  => noa22_x1_9_sig,
      q   => a3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_53_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_12(2),
      i2  => aux107,
      nq  => na3_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_54_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_9(2),
      i2  => aux109,
      nq  => na3_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_12_ins : a2_x2
   port map (
      i0  => na3_x1_54_sig,
      i1  => na3_x1_53_sig,
      q   => a2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_56_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux112,
      nq  => no2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_57_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux115,
      nq  => no2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_58_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux113,
      nq  => no2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_59_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux114,
      nq  => no2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a2a24_x1_9_ins : noa2a2a2a24_x1
   port map (
      i0  => ab_data_idx_3(2),
      i1  => no2_x1_59_sig,
      i2  => ab_data_idx_6(2),
      i3  => no2_x1_58_sig,
      i4  => no2_x1_57_sig,
      i5  => ab_data_idx_2(2),
      i6  => ab_data_idx_7(2),
      i7  => no2_x1_56_sig,
      nq  => noa2a2a2a24_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_11_ins : a2_x2
   port map (
      i0  => noa2a2a2a24_x1_9_sig,
      i1  => a2_x2_12_sig,
      q   => a2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_55_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_4(2),
      i2  => aux113,
      nq  => na3_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_56_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_13(2),
      i2  => aux105,
      nq  => na3_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_57_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_0(2),
      i2  => aux115,
      nq  => na3_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_58_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_1(2),
      i2  => aux114,
      nq  => na3_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_3_ins : a4_x2
   port map (
      i0  => na3_x1_58_sig,
      i1  => na3_x1_57_sig,
      i2  => na3_x1_56_sig,
      i3  => na3_x1_55_sig,
      q   => a4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

ra_2_ins : na3_x1
   port map (
      i0  => a4_x2_3_sig,
      i1  => a2_x2_11_sig,
      i2  => a3_x2_12_sig,
      nq  => ra(2),
      vdd => vdd,
      vss => vss
   );

a3_x2_15_ins : a3_x2
   port map (
      i0  => a(1),
      i1  => ab_data_idx_8(3),
      i2  => aux111,
      q   => a3_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_60_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux105,
      nq  => no2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_10_ins : noa22_x1
   port map (
      i0  => ab_data_idx_15(3),
      i1  => no2_x1_60_sig,
      i2  => a3_x2_15_sig,
      nq  => noa22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_61_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux107,
      nq  => no2_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_62_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux111,
      nq  => no2_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_63_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux109,
      nq  => no2_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_6_ins : noa2a2a23_x1
   port map (
      i0  => ab_data_idx_11(3),
      i1  => no2_x1_63_sig,
      i2  => no2_x1_62_sig,
      i3  => ab_data_idx_10(3),
      i4  => ab_data_idx_14(3),
      i5  => no2_x1_61_sig,
      nq  => noa2a2a23_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_59_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_5(3),
      i2  => aux112,
      nq  => na3_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_14_ins : a3_x2
   port map (
      i0  => na3_x1_59_sig,
      i1  => noa2a2a23_x1_6_sig,
      i2  => noa22_x1_10_sig,
      q   => a3_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_60_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_12(3),
      i2  => aux107,
      nq  => na3_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_61_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_9(3),
      i2  => aux109,
      nq  => na3_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_14_ins : a2_x2
   port map (
      i0  => na3_x1_61_sig,
      i1  => na3_x1_60_sig,
      q   => a2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_64_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux112,
      nq  => no2_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_65_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux115,
      nq  => no2_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_66_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux113,
      nq  => no2_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_67_ins : no2_x1
   port map (
      i0  => a(1),
      i1  => not_aux114,
      nq  => no2_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a2a24_x1_10_ins : noa2a2a2a24_x1
   port map (
      i0  => ab_data_idx_3(3),
      i1  => no2_x1_67_sig,
      i2  => ab_data_idx_6(3),
      i3  => no2_x1_66_sig,
      i4  => no2_x1_65_sig,
      i5  => ab_data_idx_2(3),
      i6  => ab_data_idx_7(3),
      i7  => no2_x1_64_sig,
      nq  => noa2a2a2a24_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_13_ins : a2_x2
   port map (
      i0  => noa2a2a2a24_x1_10_sig,
      i1  => a2_x2_14_sig,
      q   => a2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_62_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_4(3),
      i2  => aux113,
      nq  => na3_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_63_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_13(3),
      i2  => aux105,
      nq  => na3_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_64_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_0(3),
      i2  => aux115,
      nq  => na3_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_65_ins : na3_x1
   port map (
      i0  => a(1),
      i1  => ab_data_idx_1(3),
      i2  => aux114,
      nq  => na3_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_4_ins : a4_x2
   port map (
      i0  => na3_x1_65_sig,
      i1  => na3_x1_64_sig,
      i2  => na3_x1_63_sig,
      i3  => na3_x1_62_sig,
      q   => a4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

ra_3_ins : na3_x1
   port map (
      i0  => a4_x2_4_sig,
      i1  => a2_x2_13_sig,
      i2  => a3_x2_14_sig,
      nq  => ra(3),
      vdd => vdd,
      vss => vss
   );

a2_x2_15_ins : a2_x2
   port map (
      i0  => i(2),
      i1  => i(1),
      q   => a2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

r3_to_ins : ts_x8
   port map (
      cmd => a2_x2_15_sig,
      i   => alu_out(3),
      q   => r3_to,
      vdd => vdd,
      vss => vss
   );

no2_x1_68_ins : no2_x1
   port map (
      i0  => i(1),
      i1  => not_i(2),
      nq  => no2_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

r0_to_ins : ts_x8
   port map (
      cmd => no2_x1_68_sig,
      i   => alu_out(0),
      q   => r0_to,
      vdd => vdd,
      vss => vss
   );


end structural;
