// Seed: 4059860763
module module_0 ();
  always @(*) begin
    id_1 = id_1++;
  end
  supply1 id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  assign id_2 = 1;
  assign id_3 = id_9;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2
);
  tri id_4;
  assign id_4 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  reg id_3 = id_2;
  reg id_4;
  module_0();
  always @(negedge 1'b0) begin
    wait (1);
  end
  always @(posedge 1) begin
    id_4 <= id_1;
    id_1 <= id_2;
  end
endmodule
