

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 15:59:26 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_0 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      126|      126|  1.260 us|  1.260 us|  127|  127|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 40 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 41 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 42 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add385_2257_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add385_2257_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add289264_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add289264_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add289_1265_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add289_1265_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add289_2266_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add289_2266_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add289_3267_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add289_3267_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add289_4268_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add289_4268_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add289_5269_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add289_5269_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add245_3270_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add245_3270_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add212271_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add212271_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add212_1272_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add212_1272_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add212_2273_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add212_2273_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add212_3274_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add212_3274_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add212_4275_loc = alloca i64 1"   --->   Operation 55 'alloca' 'add212_4275_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add212_5276_loc = alloca i64 1"   --->   Operation 56 'alloca' 'add212_5276_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add212_6277_loc = alloca i64 1"   --->   Operation 57 'alloca' 'add212_6277_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add159278_loc = alloca i64 1"   --->   Operation 58 'alloca' 'add159278_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add159_1135279_loc = alloca i64 1"   --->   Operation 59 'alloca' 'add159_1135279_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add159_2148280_loc = alloca i64 1"   --->   Operation 60 'alloca' 'add159_2148280_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add159_3161281_loc = alloca i64 1"   --->   Operation 61 'alloca' 'add159_3161281_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add159_4174282_loc = alloca i64 1"   --->   Operation 62 'alloca' 'add159_4174282_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add159_5283_loc = alloca i64 1"   --->   Operation 63 'alloca' 'add159_5283_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add159_6284_loc = alloca i64 1"   --->   Operation 64 'alloca' 'add159_6284_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add159_7285_loc = alloca i64 1"   --->   Operation 65 'alloca' 'add159_7285_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add159_8286_loc = alloca i64 1"   --->   Operation 66 'alloca' 'add159_8286_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add159_9287_loc = alloca i64 1"   --->   Operation 67 'alloca' 'add159_9287_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add159_10288_loc = alloca i64 1"   --->   Operation 68 'alloca' 'add159_10288_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%add159_11289_loc = alloca i64 1"   --->   Operation 69 'alloca' 'add159_11289_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%add159_12290_loc = alloca i64 1"   --->   Operation 70 'alloca' 'add159_12290_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add159_13291_loc = alloca i64 1"   --->   Operation 71 'alloca' 'add159_13291_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add159_14292_loc = alloca i64 1"   --->   Operation 72 'alloca' 'add159_14292_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%add300_loc = alloca i64 1"   --->   Operation 73 'alloca' 'add300_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%add_1301_loc = alloca i64 1"   --->   Operation 74 'alloca' 'add_1301_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%add_2302_loc = alloca i64 1"   --->   Operation 75 'alloca' 'add_2302_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add_3303_loc = alloca i64 1"   --->   Operation 76 'alloca' 'add_3303_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%add_4304_loc = alloca i64 1"   --->   Operation 77 'alloca' 'add_4304_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%add_5305_loc = alloca i64 1"   --->   Operation 78 'alloca' 'add_5305_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%add_6306_loc = alloca i64 1"   --->   Operation 79 'alloca' 'add_6306_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 80 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 81 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 82 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 83 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 84 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 85 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 86 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 87 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 88 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 89 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 90 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 91 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 92 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 93 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 94 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 95 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 96 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 97 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 98 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 99 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 100 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 101 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 102 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 103 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 104 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 105 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 106 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 107 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 108 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 109 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 110 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 111 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d5.cpp:18]   --->   Operation 112 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d5.cpp:25]   --->   Operation 113 'partselect' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln219_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d5.cpp:219]   --->   Operation 114 'partselect' 'trunc_ln219_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln18_1" [d5.cpp:18]   --->   Operation 115 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln18" [d5.cpp:18]   --->   Operation 116 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 118 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 118 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 119 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 119 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 120 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 120 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 121 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 121 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 122 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 122 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 123 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 124 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 124 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 125 [2/2] (0.00ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 125 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 126 [1/2] (1.21ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 126 'call' 'call_ln18' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln25_1" [d5.cpp:25]   --->   Operation 127 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln25" [d5.cpp:25]   --->   Operation 128 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [8/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 129 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 130 [7/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 130 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 131 [6/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 131 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 132 [5/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 132 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 133 [4/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 133 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 134 [3/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 134 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 135 [2/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 135 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 136 [1/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 136 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 137 [2/2] (0.00ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 137 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 138 [1/2] (1.21ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 138 'call' 'call_ln25' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 139 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 140 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 141 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 142 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 143 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 144 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 145 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 146 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 147 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 148 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 149 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 150 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 151 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 152 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 153 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 154 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add_6306_loc, i64 %add_5305_loc, i64 %add_4304_loc, i64 %add_3303_loc, i64 %add_2302_loc, i64 %add_1301_loc, i64 %add300_loc"   --->   Operation 155 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 156 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_120_17, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_8_loc_load, i32 %arg1_r_10_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_9_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_10_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_11_loc_load, i64 %add245_3270_loc"   --->   Operation 156 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 4.50>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%conv36 = zext i32 %arg2_r_15_loc_load"   --->   Operation 157 'zext' 'conv36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add_6306_loc, i64 %add_5305_loc, i64 %add_4304_loc, i64 %add_3303_loc, i64 %add_2302_loc, i64 %add_1301_loc, i64 %add300_loc"   --->   Operation 158 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i32 %arg2_r_14_loc_load" [d5.cpp:70]   --->   Operation 159 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i32 %arg1_r_15_loc_load" [d5.cpp:70]   --->   Operation 160 'zext' 'zext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 161 '%arr = mul i64 %conv36, i64 %zext_ln70_6'
ST_23 : Operation 161 [1/1] (2.10ns)   --->   "%arr = mul i64 %conv36, i64 %zext_ln70_6" [d5.cpp:70]   --->   Operation 161 'mul' 'arr' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln70_11 = zext i32 %arg1_r_10_loc_load" [d5.cpp:70]   --->   Operation 162 'zext' 'zext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 163 '%mul_ln70_26 = mul i64 %zext_ln70, i64 %zext_ln70_11'
ST_23 : Operation 163 [1/1] (2.10ns)   --->   "%mul_ln70_26 = mul i64 %zext_ln70, i64 %zext_ln70_11" [d5.cpp:70]   --->   Operation 163 'mul' 'mul_ln70_26' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln70_12 = zext i32 %arg1_r_9_loc_load" [d5.cpp:70]   --->   Operation 164 'zext' 'zext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 165 '%mul_ln70_27 = mul i64 %conv36, i64 %zext_ln70_12'
ST_23 : Operation 165 [1/1] (2.10ns)   --->   "%mul_ln70_27 = mul i64 %conv36, i64 %zext_ln70_12" [d5.cpp:70]   --->   Operation 165 'mul' 'mul_ln70_27' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 166 [1/1] (1.08ns)   --->   "%add_ln70_18 = add i64 %mul_ln70_26, i64 %mul_ln70_27" [d5.cpp:70]   --->   Operation 166 'add' 'add_ln70_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_120_17, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_8_loc_load, i32 %arg1_r_10_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_9_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_10_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_11_loc_load, i64 %add245_3270_loc"   --->   Operation 167 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 5.75>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 168 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 169 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 170 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 171 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 172 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 173 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 174 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 175 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 176 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 177 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 178 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 179 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 180 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 181 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 182 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "%add_6306_loc_load = load i64 %add_6306_loc"   --->   Operation 183 'load' 'add_6306_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "%add_5305_loc_load = load i64 %add_5305_loc"   --->   Operation 184 'load' 'add_5305_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "%add_4304_loc_load = load i64 %add_4304_loc"   --->   Operation 185 'load' 'add_4304_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (0.00ns)   --->   "%add_3303_loc_load = load i64 %add_3303_loc"   --->   Operation 186 'load' 'add_3303_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%add_2302_loc_load = load i64 %add_2302_loc"   --->   Operation 187 'load' 'add_2302_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%add_1301_loc_load = load i64 %add_1301_loc"   --->   Operation 188 'load' 'add_1301_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%add300_loc_load = load i64 %add300_loc"   --->   Operation 189 'load' 'add300_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i32 %arg2_r_13_loc_load" [d5.cpp:70]   --->   Operation 190 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i32 %arg2_r_12_loc_load" [d5.cpp:70]   --->   Operation 191 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i32 %arg2_r_11_loc_load" [d5.cpp:70]   --->   Operation 192 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i32 %arg2_r_10_loc_load" [d5.cpp:70]   --->   Operation 193 'zext' 'zext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i32 %arg2_r_9_loc_load" [d5.cpp:70]   --->   Operation 194 'zext' 'zext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 195 '%mul_ln70_1 = mul i64 %zext_ln70, i64 %zext_ln70_6'
ST_24 : Operation 195 [1/1] (2.10ns)   --->   "%mul_ln70_1 = mul i64 %zext_ln70, i64 %zext_ln70_6" [d5.cpp:70]   --->   Operation 195 'mul' 'mul_ln70_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 196 '%mul_ln70_2 = mul i64 %zext_ln70_1, i64 %zext_ln70_6'
ST_24 : Operation 196 [1/1] (2.10ns)   --->   "%mul_ln70_2 = mul i64 %zext_ln70_1, i64 %zext_ln70_6" [d5.cpp:70]   --->   Operation 196 'mul' 'mul_ln70_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 197 '%mul_ln70_3 = mul i64 %zext_ln70_2, i64 %zext_ln70_6'
ST_24 : Operation 197 [1/1] (2.10ns)   --->   "%mul_ln70_3 = mul i64 %zext_ln70_2, i64 %zext_ln70_6" [d5.cpp:70]   --->   Operation 197 'mul' 'mul_ln70_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 198 '%mul_ln70_4 = mul i64 %zext_ln70_3, i64 %zext_ln70_6'
ST_24 : Operation 198 [1/1] (2.10ns)   --->   "%mul_ln70_4 = mul i64 %zext_ln70_3, i64 %zext_ln70_6" [d5.cpp:70]   --->   Operation 198 'mul' 'mul_ln70_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 199 '%mul_ln70_5 = mul i64 %zext_ln70_4, i64 %zext_ln70_6'
ST_24 : Operation 199 [1/1] (2.10ns)   --->   "%mul_ln70_5 = mul i64 %zext_ln70_4, i64 %zext_ln70_6" [d5.cpp:70]   --->   Operation 199 'mul' 'mul_ln70_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 200 '%mul_ln70_6 = mul i64 %zext_ln70_5, i64 %zext_ln70_6'
ST_24 : Operation 200 [1/1] (2.10ns)   --->   "%mul_ln70_6 = mul i64 %zext_ln70_5, i64 %zext_ln70_6" [d5.cpp:70]   --->   Operation 200 'mul' 'mul_ln70_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln70_7 = zext i32 %arg1_r_14_loc_load" [d5.cpp:70]   --->   Operation 201 'zext' 'zext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 202 '%mul_ln70_7 = mul i64 %conv36, i64 %zext_ln70_7'
ST_24 : Operation 202 [1/1] (2.10ns)   --->   "%mul_ln70_7 = mul i64 %conv36, i64 %zext_ln70_7" [d5.cpp:70]   --->   Operation 202 'mul' 'mul_ln70_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 203 '%mul_ln70_8 = mul i64 %zext_ln70, i64 %zext_ln70_7'
ST_24 : Operation 203 [1/1] (2.10ns)   --->   "%mul_ln70_8 = mul i64 %zext_ln70, i64 %zext_ln70_7" [d5.cpp:70]   --->   Operation 203 'mul' 'mul_ln70_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 204 '%mul_ln70_9 = mul i64 %zext_ln70_1, i64 %zext_ln70_7'
ST_24 : Operation 204 [1/1] (2.10ns)   --->   "%mul_ln70_9 = mul i64 %zext_ln70_1, i64 %zext_ln70_7" [d5.cpp:70]   --->   Operation 204 'mul' 'mul_ln70_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 205 '%mul_ln70_10 = mul i64 %zext_ln70_2, i64 %zext_ln70_7'
ST_24 : Operation 205 [1/1] (2.10ns)   --->   "%mul_ln70_10 = mul i64 %zext_ln70_2, i64 %zext_ln70_7" [d5.cpp:70]   --->   Operation 205 'mul' 'mul_ln70_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 206 '%mul_ln70_11 = mul i64 %zext_ln70_3, i64 %zext_ln70_7'
ST_24 : Operation 206 [1/1] (2.10ns)   --->   "%mul_ln70_11 = mul i64 %zext_ln70_3, i64 %zext_ln70_7" [d5.cpp:70]   --->   Operation 206 'mul' 'mul_ln70_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 207 '%mul_ln70_12 = mul i64 %zext_ln70_4, i64 %zext_ln70_7'
ST_24 : Operation 207 [1/1] (2.10ns)   --->   "%mul_ln70_12 = mul i64 %zext_ln70_4, i64 %zext_ln70_7" [d5.cpp:70]   --->   Operation 207 'mul' 'mul_ln70_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln70_8 = zext i32 %arg1_r_13_loc_load" [d5.cpp:70]   --->   Operation 208 'zext' 'zext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 209 '%mul_ln70_13 = mul i64 %conv36, i64 %zext_ln70_8'
ST_24 : Operation 209 [1/1] (2.10ns)   --->   "%mul_ln70_13 = mul i64 %conv36, i64 %zext_ln70_8" [d5.cpp:70]   --->   Operation 209 'mul' 'mul_ln70_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 210 '%mul_ln70_14 = mul i64 %zext_ln70, i64 %zext_ln70_8'
ST_24 : Operation 210 [1/1] (2.10ns)   --->   "%mul_ln70_14 = mul i64 %zext_ln70, i64 %zext_ln70_8" [d5.cpp:70]   --->   Operation 210 'mul' 'mul_ln70_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 211 '%mul_ln70_15 = mul i64 %zext_ln70_1, i64 %zext_ln70_8'
ST_24 : Operation 211 [1/1] (2.10ns)   --->   "%mul_ln70_15 = mul i64 %zext_ln70_1, i64 %zext_ln70_8" [d5.cpp:70]   --->   Operation 211 'mul' 'mul_ln70_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 212 '%mul_ln70_16 = mul i64 %zext_ln70_2, i64 %zext_ln70_8'
ST_24 : Operation 212 [1/1] (2.10ns)   --->   "%mul_ln70_16 = mul i64 %zext_ln70_2, i64 %zext_ln70_8" [d5.cpp:70]   --->   Operation 212 'mul' 'mul_ln70_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 213 '%mul_ln70_17 = mul i64 %zext_ln70_3, i64 %zext_ln70_8'
ST_24 : Operation 213 [1/1] (2.10ns)   --->   "%mul_ln70_17 = mul i64 %zext_ln70_3, i64 %zext_ln70_8" [d5.cpp:70]   --->   Operation 213 'mul' 'mul_ln70_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln70_9 = zext i32 %arg1_r_12_loc_load" [d5.cpp:70]   --->   Operation 214 'zext' 'zext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 215 '%mul_ln70_18 = mul i64 %conv36, i64 %zext_ln70_9'
ST_24 : Operation 215 [1/1] (2.10ns)   --->   "%mul_ln70_18 = mul i64 %conv36, i64 %zext_ln70_9" [d5.cpp:70]   --->   Operation 215 'mul' 'mul_ln70_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 216 '%mul_ln70_19 = mul i64 %zext_ln70, i64 %zext_ln70_9'
ST_24 : Operation 216 [1/1] (2.10ns)   --->   "%mul_ln70_19 = mul i64 %zext_ln70, i64 %zext_ln70_9" [d5.cpp:70]   --->   Operation 216 'mul' 'mul_ln70_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 217 '%mul_ln70_20 = mul i64 %zext_ln70_1, i64 %zext_ln70_9'
ST_24 : Operation 217 [1/1] (2.10ns)   --->   "%mul_ln70_20 = mul i64 %zext_ln70_1, i64 %zext_ln70_9" [d5.cpp:70]   --->   Operation 217 'mul' 'mul_ln70_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 218 '%mul_ln70_21 = mul i64 %zext_ln70_2, i64 %zext_ln70_9'
ST_24 : Operation 218 [1/1] (2.10ns)   --->   "%mul_ln70_21 = mul i64 %zext_ln70_2, i64 %zext_ln70_9" [d5.cpp:70]   --->   Operation 218 'mul' 'mul_ln70_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln70_10 = zext i32 %arg1_r_11_loc_load" [d5.cpp:70]   --->   Operation 219 'zext' 'zext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 220 '%mul_ln70_22 = mul i64 %conv36, i64 %zext_ln70_10'
ST_24 : Operation 220 [1/1] (2.10ns)   --->   "%mul_ln70_22 = mul i64 %conv36, i64 %zext_ln70_10" [d5.cpp:70]   --->   Operation 220 'mul' 'mul_ln70_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 221 '%mul_ln70_23 = mul i64 %zext_ln70, i64 %zext_ln70_10'
ST_24 : Operation 221 [1/1] (2.10ns)   --->   "%mul_ln70_23 = mul i64 %zext_ln70, i64 %zext_ln70_10" [d5.cpp:70]   --->   Operation 221 'mul' 'mul_ln70_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 222 '%mul_ln70_24 = mul i64 %zext_ln70_1, i64 %zext_ln70_10'
ST_24 : Operation 222 [1/1] (2.10ns)   --->   "%mul_ln70_24 = mul i64 %zext_ln70_1, i64 %zext_ln70_10" [d5.cpp:70]   --->   Operation 222 'mul' 'mul_ln70_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 223 '%mul_ln70_25 = mul i64 %conv36, i64 %zext_ln70_11'
ST_24 : Operation 223 [1/1] (2.10ns)   --->   "%mul_ln70_25 = mul i64 %conv36, i64 %zext_ln70_11" [d5.cpp:70]   --->   Operation 223 'mul' 'mul_ln70_25' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 224 [1/1] (1.08ns)   --->   "%arr_59 = add i64 %mul_ln70_7, i64 %mul_ln70_1" [d5.cpp:70]   --->   Operation 224 'add' 'arr_59' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70_1 = add i64 %mul_ln70_2, i64 %mul_ln70_13" [d5.cpp:70]   --->   Operation 225 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 226 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_60 = add i64 %add_ln70_1, i64 %mul_ln70_8" [d5.cpp:70]   --->   Operation 226 'add' 'arr_60' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70_3 = add i64 %mul_ln70_9, i64 %mul_ln70_3" [d5.cpp:70]   --->   Operation 227 'add' 'add_ln70_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 228 [1/1] (1.08ns)   --->   "%add_ln70_4 = add i64 %mul_ln70_14, i64 %mul_ln70_18" [d5.cpp:70]   --->   Operation 228 'add' 'add_ln70_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 229 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_61 = add i64 %add_ln70_4, i64 %add_ln70_3" [d5.cpp:70]   --->   Operation 229 'add' 'arr_61' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70_6 = add i64 %mul_ln70_10, i64 %mul_ln70_4" [d5.cpp:70]   --->   Operation 230 'add' 'add_ln70_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70_7 = add i64 %mul_ln70_19, i64 %mul_ln70_22" [d5.cpp:70]   --->   Operation 231 'add' 'add_ln70_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 232 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln70_8 = add i64 %add_ln70_7, i64 %mul_ln70_15" [d5.cpp:70]   --->   Operation 232 'add' 'add_ln70_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 233 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_62 = add i64 %add_ln70_8, i64 %add_ln70_6" [d5.cpp:70]   --->   Operation 233 'add' 'arr_62' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 234 [1/1] (1.08ns)   --->   "%add_ln70_10 = add i64 %mul_ln70_5, i64 %mul_ln70_16" [d5.cpp:70]   --->   Operation 234 'add' 'add_ln70_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70_11 = add i64 %add_ln70_10, i64 %mul_ln70_11" [d5.cpp:70]   --->   Operation 235 'add' 'add_ln70_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70_12 = add i64 %mul_ln70_23, i64 %mul_ln70_25" [d5.cpp:70]   --->   Operation 236 'add' 'add_ln70_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 237 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln70_13 = add i64 %add_ln70_12, i64 %mul_ln70_20" [d5.cpp:70]   --->   Operation 237 'add' 'add_ln70_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 238 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_63 = add i64 %add_ln70_13, i64 %add_ln70_11" [d5.cpp:70]   --->   Operation 238 'add' 'arr_63' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 239 [1/1] (1.08ns)   --->   "%add_ln70_15 = add i64 %mul_ln70_6, i64 %mul_ln70_17" [d5.cpp:70]   --->   Operation 239 'add' 'add_ln70_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70_16 = add i64 %add_ln70_15, i64 %mul_ln70_12" [d5.cpp:70]   --->   Operation 240 'add' 'add_ln70_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70_17 = add i64 %mul_ln70_21, i64 %mul_ln70_24" [d5.cpp:70]   --->   Operation 241 'add' 'add_ln70_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 242 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln70_19 = add i64 %add_ln70_18, i64 %add_ln70_17" [d5.cpp:70]   --->   Operation 242 'add' 'add_ln70_19' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 243 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_64 = add i64 %add_ln70_19, i64 %add_ln70_16" [d5.cpp:70]   --->   Operation 243 'add' 'arr_64' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 244 [2/2] (0.42ns)   --->   "%call_ln70 = call void @test_Pipeline_VITIS_LOOP_77_9, i64 %add_6306_loc_load, i64 %add_5305_loc_load, i64 %add_4304_loc_load, i64 %add_3303_loc_load, i64 %add_2302_loc_load, i64 %add_1301_loc_load, i64 %add300_loc_load, i64 %arr_64, i64 %arr_63, i64 %arr_62, i64 %arr_61, i64 %arr_60, i64 %arr_59, i64 %arr, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add159_14292_loc, i64 %add159_13291_loc, i64 %add159_12290_loc, i64 %add159_11289_loc, i64 %add159_10288_loc, i64 %add159_9287_loc, i64 %add159_8286_loc, i64 %add159_7285_loc, i64 %add159_6284_loc, i64 %add159_5283_loc, i64 %add159_4174282_loc, i64 %add159_3161281_loc, i64 %add159_2148280_loc, i64 %add159_1135279_loc, i64 %add159278_loc" [d5.cpp:70]   --->   Operation 244 'call' 'call_ln70' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%add245_3270_loc_load = load i64 %add245_3270_loc"   --->   Operation 245 'load' 'add245_3270_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 246 [2/2] (0.42ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_173_27, i64 %add245_3270_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg1_r_7_loc_load, i32 %arg2_r_8_loc_load, i64 %add385_2257_loc"   --->   Operation 246 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 247 [1/2] (0.00ns)   --->   "%call_ln70 = call void @test_Pipeline_VITIS_LOOP_77_9, i64 %add_6306_loc_load, i64 %add_5305_loc_load, i64 %add_4304_loc_load, i64 %add_3303_loc_load, i64 %add_2302_loc_load, i64 %add_1301_loc_load, i64 %add300_loc_load, i64 %arr_64, i64 %arr_63, i64 %arr_62, i64 %arr_61, i64 %arr_60, i64 %arr_59, i64 %arr, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add159_14292_loc, i64 %add159_13291_loc, i64 %add159_12290_loc, i64 %add159_11289_loc, i64 %add159_10288_loc, i64 %add159_9287_loc, i64 %add159_8286_loc, i64 %add159_7285_loc, i64 %add159_6284_loc, i64 %add159_5283_loc, i64 %add159_4174282_loc, i64 %add159_3161281_loc, i64 %add159_2148280_loc, i64 %add159_1135279_loc, i64 %add159278_loc" [d5.cpp:70]   --->   Operation 247 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 248 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_173_27, i64 %add245_3270_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg1_r_7_loc_load, i32 %arg2_r_8_loc_load, i64 %add385_2257_loc"   --->   Operation 248 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.42>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%add159_6284_loc_load = load i64 %add159_6284_loc"   --->   Operation 249 'load' 'add159_6284_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%add159_5283_loc_load = load i64 %add159_5283_loc"   --->   Operation 250 'load' 'add159_5283_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%add159_4174282_loc_load = load i64 %add159_4174282_loc"   --->   Operation 251 'load' 'add159_4174282_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%add159_3161281_loc_load = load i64 %add159_3161281_loc"   --->   Operation 252 'load' 'add159_3161281_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%add159_2148280_loc_load = load i64 %add159_2148280_loc"   --->   Operation 253 'load' 'add159_2148280_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%add159_1135279_loc_load = load i64 %add159_1135279_loc"   --->   Operation 254 'load' 'add159_1135279_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%add159278_loc_load = load i64 %add159278_loc"   --->   Operation 255 'load' 'add159278_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 256 [2/2] (0.42ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_99_13, i64 %add159_6284_loc_load, i64 %add159_5283_loc_load, i64 %add159_4174282_loc_load, i64 %add159_3161281_loc_load, i64 %add159_2148280_loc_load, i64 %add159_1135279_loc_load, i64 %add159278_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i64 %add212_6277_loc, i64 %add212_5276_loc, i64 %add212_4275_loc, i64 %add212_3274_loc, i64 %add212_2273_loc, i64 %add212_1272_loc, i64 %add212271_loc"   --->   Operation 256 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.79>
ST_27 : Operation 257 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_99_13, i64 %add159_6284_loc_load, i64 %add159_5283_loc_load, i64 %add159_4174282_loc_load, i64 %add159_3161281_loc_load, i64 %add159_2148280_loc_load, i64 %add159_1135279_loc_load, i64 %add159278_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i64 %add212_6277_loc, i64 %add212_5276_loc, i64 %add212_4275_loc, i64 %add212_3274_loc, i64 %add212_2273_loc, i64 %add212_1272_loc, i64 %add212271_loc"   --->   Operation 257 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.67>
ST_28 : Operation 258 [1/1] (0.00ns)   --->   "%add212_6277_loc_load = load i64 %add212_6277_loc"   --->   Operation 258 'load' 'add212_6277_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 259 [1/1] (0.00ns)   --->   "%add212_5276_loc_load = load i64 %add212_5276_loc"   --->   Operation 259 'load' 'add212_5276_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 260 [1/1] (0.00ns)   --->   "%add212_4275_loc_load = load i64 %add212_4275_loc"   --->   Operation 260 'load' 'add212_4275_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 261 [1/1] (0.00ns)   --->   "%add212_3274_loc_load = load i64 %add212_3274_loc"   --->   Operation 261 'load' 'add212_3274_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 262 [1/1] (0.00ns)   --->   "%add212_2273_loc_load = load i64 %add212_2273_loc"   --->   Operation 262 'load' 'add212_2273_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 263 [1/1] (0.00ns)   --->   "%add212_1272_loc_load = load i64 %add212_1272_loc"   --->   Operation 263 'load' 'add212_1272_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 264 [2/2] (0.67ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %add212_6277_loc_load, i64 %add212_5276_loc_load, i64 %add212_4275_loc_load, i64 %add212_3274_loc_load, i64 %add212_2273_loc_load, i64 %add212_1272_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i64 %add289_5269_loc, i64 %add289_4268_loc, i64 %add289_3267_loc, i64 %add289_2266_loc, i64 %add289_1265_loc, i64 %add289264_loc"   --->   Operation 264 'call' 'call_ln0' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 5.59>
ST_29 : Operation 265 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 265 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 266 [1/2] (1.09ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %add212_6277_loc_load, i64 %add212_5276_loc_load, i64 %add212_4275_loc_load, i64 %add212_3274_loc_load, i64 %add212_2273_loc_load, i64 %add212_1272_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i64 %add289_5269_loc, i64 %add289_4268_loc, i64 %add289_3267_loc, i64 %add289_2266_loc, i64 %add289_1265_loc, i64 %add289264_loc"   --->   Operation 266 'call' 'call_ln0' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i32 %arg2_r_1_loc_load" [d5.cpp:165]   --->   Operation 267 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i32 %arg2_r_3_loc_load" [d5.cpp:165]   --->   Operation 268 'zext' 'zext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln165_2 = zext i32 %arg2_r_loc_load" [d5.cpp:165]   --->   Operation 269 'zext' 'zext_ln165_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln165_3 = zext i32 %arg2_r_5_loc_load" [d5.cpp:165]   --->   Operation 270 'zext' 'zext_ln165_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln165_4 = zext i32 %arg2_r_2_loc_load" [d5.cpp:165]   --->   Operation 271 'zext' 'zext_ln165_4' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 272 '%mul_ln165_2 = mul i64 %zext_ln165_1, i64 %zext_ln70_10'
ST_29 : Operation 272 [1/1] (2.10ns)   --->   "%mul_ln165_2 = mul i64 %zext_ln165_1, i64 %zext_ln70_10" [d5.cpp:165]   --->   Operation 272 'mul' 'mul_ln165_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln165_5 = zext i32 %arg2_r_4_loc_load" [d5.cpp:165]   --->   Operation 273 'zext' 'zext_ln165_5' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 274 '%mul_ln165_7 = mul i64 %zext_ln165_3, i64 %zext_ln70_12'
ST_29 : Operation 274 [1/1] (2.10ns)   --->   "%mul_ln165_7 = mul i64 %zext_ln165_3, i64 %zext_ln70_12" [d5.cpp:165]   --->   Operation 274 'mul' 'mul_ln165_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 275 '%mul_ln165_20 = mul i64 %zext_ln165_2, i64 %zext_ln70_12'
ST_29 : Operation 275 [1/1] (2.10ns)   --->   "%mul_ln165_20 = mul i64 %zext_ln165_2, i64 %zext_ln70_12" [d5.cpp:165]   --->   Operation 275 'mul' 'mul_ln165_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i32 %arg1_r_8_loc_load" [d5.cpp:184]   --->   Operation 276 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i32 %arg2_r_6_loc_load" [d5.cpp:184]   --->   Operation 277 'zext' 'zext_ln184_1' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 278 '%mul_ln184 = mul i64 %zext_ln184_1, i64 %zext_ln184'
ST_29 : Operation 278 [1/1] (2.10ns)   --->   "%mul_ln184 = mul i64 %zext_ln184_1, i64 %zext_ln184" [d5.cpp:184]   --->   Operation 278 'mul' 'mul_ln184' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln184_2 = zext i32 %arg1_r_7_loc_load" [d5.cpp:184]   --->   Operation 279 'zext' 'zext_ln184_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln184_3 = zext i32 %arg2_r_7_loc_load" [d5.cpp:184]   --->   Operation 280 'zext' 'zext_ln184_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln184_4 = zext i32 %arg1_r_6_loc_load" [d5.cpp:184]   --->   Operation 281 'zext' 'zext_ln184_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln184_5 = zext i32 %arg2_r_8_loc_load" [d5.cpp:184]   --->   Operation 282 'zext' 'zext_ln184_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln184_6 = zext i32 %arg1_r_5_loc_load" [d5.cpp:184]   --->   Operation 283 'zext' 'zext_ln184_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln184_7 = zext i32 %arg1_r_4_loc_load" [d5.cpp:184]   --->   Operation 284 'zext' 'zext_ln184_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln184_8 = zext i32 %arg1_r_3_loc_load" [d5.cpp:184]   --->   Operation 285 'zext' 'zext_ln184_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln184_9 = zext i32 %arg1_r_2_loc_load" [d5.cpp:184]   --->   Operation 286 'zext' 'zext_ln184_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln184_10 = zext i32 %arg1_r_1_loc_load" [d5.cpp:184]   --->   Operation 287 'zext' 'zext_ln184_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln184_11 = zext i32 %arg1_r_loc_load" [d5.cpp:184]   --->   Operation 288 'zext' 'zext_ln184_11' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 289 '%mul_ln184_8 = mul i64 %zext_ln70, i64 %zext_ln184_11'
ST_29 : Operation 289 [1/1] (2.10ns)   --->   "%mul_ln184_8 = mul i64 %zext_ln70, i64 %zext_ln184_11" [d5.cpp:184]   --->   Operation 289 'mul' 'mul_ln184_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 290 '%mul_ln189 = mul i64 %zext_ln165, i64 %zext_ln184'
ST_29 : Operation 290 [1/1] (2.10ns)   --->   "%mul_ln189 = mul i64 %zext_ln165, i64 %zext_ln184" [d5.cpp:189]   --->   Operation 290 'mul' 'mul_ln189' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 291 '%mul_ln189_1 = mul i64 %zext_ln165_4, i64 %zext_ln184_2'
ST_29 : Operation 291 [1/1] (2.10ns)   --->   "%mul_ln189_1 = mul i64 %zext_ln165_4, i64 %zext_ln184_2" [d5.cpp:189]   --->   Operation 291 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln189_1 = add i64 %mul_ln165_20, i64 %mul_ln189_1" [d5.cpp:189]   --->   Operation 292 'add' 'add_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 293 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln189 = add i64 %add_ln189_1, i64 %mul_ln189" [d5.cpp:189]   --->   Operation 293 'add' 'add_ln189' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i64 %add_ln189" [d5.cpp:189]   --->   Operation 294 'trunc' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 295 '%mul_ln190 = mul i64 %conv36, i64 %zext_ln184_11'
ST_29 : Operation 295 [1/1] (2.10ns)   --->   "%mul_ln190 = mul i64 %conv36, i64 %zext_ln184_11" [d5.cpp:190]   --->   Operation 295 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 296 '%mul_ln190_1 = mul i64 %zext_ln70, i64 %zext_ln184_10'
ST_29 : Operation 296 [1/1] (2.10ns)   --->   "%mul_ln190_1 = mul i64 %zext_ln70, i64 %zext_ln184_10" [d5.cpp:190]   --->   Operation 296 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 297 '%mul_ln190_2 = mul i64 %zext_ln70_1, i64 %zext_ln184_9'
ST_29 : Operation 297 [1/1] (2.10ns)   --->   "%mul_ln190_2 = mul i64 %zext_ln70_1, i64 %zext_ln184_9" [d5.cpp:190]   --->   Operation 297 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 298 '%mul_ln190_3 = mul i64 %zext_ln70_2, i64 %zext_ln184_8'
ST_29 : Operation 298 [1/1] (2.10ns)   --->   "%mul_ln190_3 = mul i64 %zext_ln70_2, i64 %zext_ln184_8" [d5.cpp:190]   --->   Operation 298 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 299 '%mul_ln190_4 = mul i64 %zext_ln70_3, i64 %zext_ln184_7'
ST_29 : Operation 299 [1/1] (2.10ns)   --->   "%mul_ln190_4 = mul i64 %zext_ln70_3, i64 %zext_ln184_7" [d5.cpp:190]   --->   Operation 299 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 300 '%mul_ln190_5 = mul i64 %zext_ln184_5, i64 %zext_ln184_2'
ST_29 : Operation 300 [1/1] (2.10ns)   --->   "%mul_ln190_5 = mul i64 %zext_ln184_5, i64 %zext_ln184_2" [d5.cpp:190]   --->   Operation 300 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 301 '%mul_ln190_6 = mul i64 %zext_ln70_5, i64 %zext_ln184_4'
ST_29 : Operation 301 [1/1] (2.10ns)   --->   "%mul_ln190_6 = mul i64 %zext_ln70_5, i64 %zext_ln184_4" [d5.cpp:190]   --->   Operation 301 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 302 '%mul_ln190_7 = mul i64 %zext_ln70_4, i64 %zext_ln184_6'
ST_29 : Operation 302 [1/1] (2.10ns)   --->   "%mul_ln190_7 = mul i64 %zext_ln70_4, i64 %zext_ln184_6" [d5.cpp:190]   --->   Operation 302 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 303 [1/1] (1.08ns)   --->   "%add_ln190 = add i64 %mul_ln190_2, i64 %mul_ln190_1" [d5.cpp:190]   --->   Operation 303 'add' 'add_ln190' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 304 [1/1] (1.08ns)   --->   "%add_ln190_1 = add i64 %mul_ln190_3, i64 %mul_ln190_4" [d5.cpp:190]   --->   Operation 304 'add' 'add_ln190_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i64 %add_ln190" [d5.cpp:190]   --->   Operation 305 'trunc' 'trunc_ln190' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln190_1 = trunc i64 %add_ln190_1" [d5.cpp:190]   --->   Operation 306 'trunc' 'trunc_ln190_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 307 [1/1] (1.08ns)   --->   "%add_ln190_2 = add i64 %add_ln190_1, i64 %add_ln190" [d5.cpp:190]   --->   Operation 307 'add' 'add_ln190_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 308 [1/1] (1.08ns)   --->   "%add_ln190_3 = add i64 %mul_ln190_6, i64 %mul_ln190_7" [d5.cpp:190]   --->   Operation 308 'add' 'add_ln190_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 309 [1/1] (1.08ns)   --->   "%add_ln190_4 = add i64 %mul_ln190_5, i64 %mul_ln190" [d5.cpp:190]   --->   Operation 309 'add' 'add_ln190_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln190_2 = trunc i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 310 'trunc' 'trunc_ln190_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln190_3 = trunc i64 %add_ln190_4" [d5.cpp:190]   --->   Operation 311 'trunc' 'trunc_ln190_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 312 [1/1] (1.08ns)   --->   "%add_ln190_5 = add i64 %add_ln190_4, i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 312 'add' 'add_ln190_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 313 [1/1] (0.97ns)   --->   "%add_ln190_7 = add i28 %trunc_ln190_1, i28 %trunc_ln190" [d5.cpp:190]   --->   Operation 313 'add' 'add_ln190_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 314 [1/1] (0.97ns)   --->   "%add_ln190_8 = add i28 %trunc_ln190_3, i28 %trunc_ln190_2" [d5.cpp:190]   --->   Operation 314 'add' 'add_ln190_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 315 '%mul_ln191 = mul i64 %zext_ln184_3, i64 %zext_ln184_11'
ST_29 : Operation 315 [1/1] (2.10ns)   --->   "%mul_ln191 = mul i64 %zext_ln184_3, i64 %zext_ln184_11" [d5.cpp:191]   --->   Operation 315 'mul' 'mul_ln191' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 316 '%mul_ln191_1 = mul i64 %zext_ln184_1, i64 %zext_ln184_10'
ST_29 : Operation 316 [1/1] (2.10ns)   --->   "%mul_ln191_1 = mul i64 %zext_ln184_1, i64 %zext_ln184_10" [d5.cpp:191]   --->   Operation 316 'mul' 'mul_ln191_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 317 '%mul_ln191_2 = mul i64 %zext_ln165_3, i64 %zext_ln184_9'
ST_29 : Operation 317 [1/1] (2.10ns)   --->   "%mul_ln191_2 = mul i64 %zext_ln165_3, i64 %zext_ln184_9" [d5.cpp:191]   --->   Operation 317 'mul' 'mul_ln191_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 318 '%mul_ln191_3 = mul i64 %zext_ln165_5, i64 %zext_ln184_8'
ST_29 : Operation 318 [1/1] (2.10ns)   --->   "%mul_ln191_3 = mul i64 %zext_ln165_5, i64 %zext_ln184_8" [d5.cpp:191]   --->   Operation 318 'mul' 'mul_ln191_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 319 '%mul_ln191_4 = mul i64 %zext_ln165_1, i64 %zext_ln184_7'
ST_29 : Operation 319 [1/1] (2.10ns)   --->   "%mul_ln191_4 = mul i64 %zext_ln165_1, i64 %zext_ln184_7" [d5.cpp:191]   --->   Operation 319 'mul' 'mul_ln191_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 320 '%mul_ln191_5 = mul i64 %zext_ln165_4, i64 %zext_ln184_6'
ST_29 : Operation 320 [1/1] (2.10ns)   --->   "%mul_ln191_5 = mul i64 %zext_ln165_4, i64 %zext_ln184_6" [d5.cpp:191]   --->   Operation 320 'mul' 'mul_ln191_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 321 '%mul_ln191_6 = mul i64 %zext_ln165_2, i64 %zext_ln184_2'
ST_29 : Operation 321 [1/1] (2.10ns)   --->   "%mul_ln191_6 = mul i64 %zext_ln165_2, i64 %zext_ln184_2" [d5.cpp:191]   --->   Operation 321 'mul' 'mul_ln191_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 322 '%mul_ln191_7 = mul i64 %zext_ln165, i64 %zext_ln184_4'
ST_29 : Operation 322 [1/1] (2.10ns)   --->   "%mul_ln191_7 = mul i64 %zext_ln165, i64 %zext_ln184_4" [d5.cpp:191]   --->   Operation 322 'mul' 'mul_ln191_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 323 [1/1] (1.08ns)   --->   "%add_ln191 = add i64 %mul_ln191_2, i64 %mul_ln191_1" [d5.cpp:191]   --->   Operation 323 'add' 'add_ln191' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 324 [1/1] (1.08ns)   --->   "%add_ln191_1 = add i64 %mul_ln191_3, i64 %mul_ln191_4" [d5.cpp:191]   --->   Operation 324 'add' 'add_ln191_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i64 %add_ln191" [d5.cpp:191]   --->   Operation 325 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln191_1 = trunc i64 %add_ln191_1" [d5.cpp:191]   --->   Operation 326 'trunc' 'trunc_ln191_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 327 [1/1] (1.08ns)   --->   "%add_ln191_2 = add i64 %add_ln191_1, i64 %add_ln191" [d5.cpp:191]   --->   Operation 327 'add' 'add_ln191_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 328 [1/1] (1.08ns)   --->   "%add_ln191_3 = add i64 %mul_ln191_7, i64 %mul_ln191_5" [d5.cpp:191]   --->   Operation 328 'add' 'add_ln191_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 329 [1/1] (1.08ns)   --->   "%add_ln191_4 = add i64 %mul_ln191_6, i64 %mul_ln191" [d5.cpp:191]   --->   Operation 329 'add' 'add_ln191_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln191_2 = trunc i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 330 'trunc' 'trunc_ln191_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln191_3 = trunc i64 %add_ln191_4" [d5.cpp:191]   --->   Operation 331 'trunc' 'trunc_ln191_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 332 [1/1] (1.08ns)   --->   "%add_ln191_5 = add i64 %add_ln191_4, i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 332 'add' 'add_ln191_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 333 [1/1] (0.97ns)   --->   "%add_ln191_7 = add i28 %trunc_ln191_1, i28 %trunc_ln191" [d5.cpp:191]   --->   Operation 333 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 334 [1/1] (0.97ns)   --->   "%add_ln191_8 = add i28 %trunc_ln191_3, i28 %trunc_ln191_2" [d5.cpp:191]   --->   Operation 334 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 335 '%mul_ln196 = mul i64 %zext_ln165_4, i64 %zext_ln184_11'
ST_29 : Operation 335 [1/1] (2.10ns)   --->   "%mul_ln196 = mul i64 %zext_ln165_4, i64 %zext_ln184_11" [d5.cpp:196]   --->   Operation 335 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 336 '%mul_ln196_1 = mul i64 %zext_ln165, i64 %zext_ln184_10'
ST_29 : Operation 336 [1/1] (2.10ns)   --->   "%mul_ln196_1 = mul i64 %zext_ln165, i64 %zext_ln184_10" [d5.cpp:196]   --->   Operation 336 'mul' 'mul_ln196_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 337 '%mul_ln196_2 = mul i64 %zext_ln165_2, i64 %zext_ln184_9'
ST_29 : Operation 337 [1/1] (2.10ns)   --->   "%mul_ln196_2 = mul i64 %zext_ln165_2, i64 %zext_ln184_9" [d5.cpp:196]   --->   Operation 337 'mul' 'mul_ln196_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 338 '%mul_ln197 = mul i64 %zext_ln165_2, i64 %zext_ln184_10'
ST_29 : Operation 338 [1/1] (2.10ns)   --->   "%mul_ln197 = mul i64 %zext_ln165_2, i64 %zext_ln184_10" [d5.cpp:197]   --->   Operation 338 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 339 '%mul_ln197_1 = mul i64 %zext_ln165, i64 %zext_ln184_11'
ST_29 : Operation 339 [1/1] (2.10ns)   --->   "%mul_ln197_1 = mul i64 %zext_ln165, i64 %zext_ln184_11" [d5.cpp:197]   --->   Operation 339 'mul' 'mul_ln197_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 340 '%mul_ln198 = mul i64 %zext_ln165_2, i64 %zext_ln184_11'
ST_29 : Operation 340 [1/1] (2.10ns)   --->   "%mul_ln198 = mul i64 %zext_ln165_2, i64 %zext_ln184_11" [d5.cpp:198]   --->   Operation 340 'mul' 'mul_ln198' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 341 '%mul_ln200 = mul i64 %zext_ln184_5, i64 %zext_ln184_11'
ST_29 : Operation 341 [1/1] (2.10ns)   --->   "%mul_ln200 = mul i64 %zext_ln184_5, i64 %zext_ln184_11" [d5.cpp:200]   --->   Operation 341 'mul' 'mul_ln200' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i64 %mul_ln200" [d5.cpp:200]   --->   Operation 342 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 343 '%mul_ln200_1 = mul i64 %zext_ln184_3, i64 %zext_ln184_10'
ST_29 : Operation 343 [1/1] (2.10ns)   --->   "%mul_ln200_1 = mul i64 %zext_ln184_3, i64 %zext_ln184_10" [d5.cpp:200]   --->   Operation 343 'mul' 'mul_ln200_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 344 'zext' 'zext_ln200_2' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 345 '%mul_ln200_2 = mul i64 %zext_ln184_1, i64 %zext_ln184_9'
ST_29 : Operation 345 [1/1] (2.10ns)   --->   "%mul_ln200_2 = mul i64 %zext_ln184_1, i64 %zext_ln184_9" [d5.cpp:200]   --->   Operation 345 'mul' 'mul_ln200_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 346 'zext' 'zext_ln200_3' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 347 '%mul_ln200_3 = mul i64 %zext_ln165_3, i64 %zext_ln184_8'
ST_29 : Operation 347 [1/1] (2.10ns)   --->   "%mul_ln200_3 = mul i64 %zext_ln165_3, i64 %zext_ln184_8" [d5.cpp:200]   --->   Operation 347 'mul' 'mul_ln200_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln200_4 = zext i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 348 'zext' 'zext_ln200_4' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 349 '%mul_ln200_4 = mul i64 %zext_ln165_5, i64 %zext_ln184_7'
ST_29 : Operation 349 [1/1] (2.10ns)   --->   "%mul_ln200_4 = mul i64 %zext_ln165_5, i64 %zext_ln184_7" [d5.cpp:200]   --->   Operation 349 'mul' 'mul_ln200_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln200_5 = zext i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 350 'zext' 'zext_ln200_5' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 351 '%mul_ln200_5 = mul i64 %zext_ln165_1, i64 %zext_ln184_6'
ST_29 : Operation 351 [1/1] (2.10ns)   --->   "%mul_ln200_5 = mul i64 %zext_ln165_1, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 351 'mul' 'mul_ln200_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln200_6 = zext i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 352 'zext' 'zext_ln200_6' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 353 '%mul_ln200_6 = mul i64 %zext_ln165_4, i64 %zext_ln184_4'
ST_29 : Operation 353 [1/1] (2.10ns)   --->   "%mul_ln200_6 = mul i64 %zext_ln165_4, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 353 'mul' 'mul_ln200_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln200_7 = zext i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 354 'zext' 'zext_ln200_7' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 355 '%mul_ln200_7 = mul i64 %zext_ln165, i64 %zext_ln184_2'
ST_29 : Operation 355 [1/1] (2.10ns)   --->   "%mul_ln200_7 = mul i64 %zext_ln165, i64 %zext_ln184_2" [d5.cpp:200]   --->   Operation 355 'mul' 'mul_ln200_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln200_8 = zext i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 356 'zext' 'zext_ln200_8' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 357 '%mul_ln200_8 = mul i64 %zext_ln165_2, i64 %zext_ln184'
ST_29 : Operation 357 [1/1] (2.10ns)   --->   "%mul_ln200_8 = mul i64 %zext_ln165_2, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 357 'mul' 'mul_ln200_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln200_9 = zext i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 358 'zext' 'zext_ln200_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = trunc i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 359 'trunc' 'trunc_ln200_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln200_3 = trunc i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 360 'trunc' 'trunc_ln200_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln200_4 = trunc i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 361 'trunc' 'trunc_ln200_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln200_5 = trunc i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 362 'trunc' 'trunc_ln200_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln200_6 = trunc i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 363 'trunc' 'trunc_ln200_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln200_7 = trunc i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 364 'trunc' 'trunc_ln200_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln200_8 = trunc i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 365 'trunc' 'trunc_ln200_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln200_9 = trunc i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 366 'trunc' 'trunc_ln200_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln200_11 = trunc i64 %mul_ln200" [d5.cpp:200]   --->   Operation 367 'trunc' 'trunc_ln200_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 368 [1/1] (1.08ns)   --->   "%add_ln200_2 = add i65 %zext_ln200_9, i65 %zext_ln200_7" [d5.cpp:200]   --->   Operation 368 'add' 'add_ln200_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln200_12 = zext i65 %add_ln200_2" [d5.cpp:200]   --->   Operation 369 'zext' 'zext_ln200_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 370 [1/1] (1.09ns)   --->   "%add_ln200_3 = add i66 %zext_ln200_12, i66 %zext_ln200_8" [d5.cpp:200]   --->   Operation 370 'add' 'add_ln200_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 371 [1/1] (1.08ns)   --->   "%add_ln200_4 = add i65 %zext_ln200_5, i65 %zext_ln200_4" [d5.cpp:200]   --->   Operation 371 'add' 'add_ln200_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln200_14 = zext i65 %add_ln200_4" [d5.cpp:200]   --->   Operation 372 'zext' 'zext_ln200_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 373 [1/1] (1.09ns)   --->   "%add_ln200_5 = add i66 %zext_ln200_14, i66 %zext_ln200_6" [d5.cpp:200]   --->   Operation 373 'add' 'add_ln200_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 374 [1/1] (1.08ns)   --->   "%add_ln200_7 = add i65 %zext_ln200_2, i65 %zext_ln200_1" [d5.cpp:200]   --->   Operation 374 'add' 'add_ln200_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln200_17 = zext i65 %add_ln200_7" [d5.cpp:200]   --->   Operation 375 'zext' 'zext_ln200_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 376 [1/1] (1.09ns)   --->   "%add_ln200_8 = add i66 %zext_ln200_17, i66 %zext_ln200_3" [d5.cpp:200]   --->   Operation 376 'add' 'add_ln200_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 377 [1/1] (1.08ns)   --->   "%add_ln184_11 = add i64 %mul_ln165_2, i64 %mul_ln184" [d5.cpp:184]   --->   Operation 377 'add' 'add_ln184_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 378 [1/1] (1.08ns)   --->   "%add_ln184_12 = add i64 %mul_ln165_7, i64 %mul_ln184_8" [d5.cpp:184]   --->   Operation 378 'add' 'add_ln184_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln184_5 = trunc i64 %add_ln184_11" [d5.cpp:184]   --->   Operation 379 'trunc' 'trunc_ln184_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln184_6 = trunc i64 %add_ln184_12" [d5.cpp:184]   --->   Operation 380 'trunc' 'trunc_ln184_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 381 [1/1] (1.08ns)   --->   "%add_ln184_13 = add i64 %add_ln184_12, i64 %add_ln184_11" [d5.cpp:184]   --->   Operation 381 'add' 'add_ln184_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 382 [1/1] (0.97ns)   --->   "%add_ln184_15 = add i28 %trunc_ln184_6, i28 %trunc_ln184_5" [d5.cpp:184]   --->   Operation 382 'add' 'add_ln184_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 383 [1/1] (1.08ns)   --->   "%add_ln197 = add i64 %mul_ln197_1, i64 %mul_ln197" [d5.cpp:197]   --->   Operation 383 'add' 'add_ln197' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln197_1 = trunc i64 %add_ln197" [d5.cpp:197]   --->   Operation 384 'trunc' 'trunc_ln197_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196 = add i64 %mul_ln196_2, i64 %mul_ln196" [d5.cpp:196]   --->   Operation 385 'add' 'add_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 386 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_1 = add i64 %add_ln196, i64 %mul_ln196_1" [d5.cpp:196]   --->   Operation 386 'add' 'add_ln196_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i64 %add_ln196_1" [d5.cpp:196]   --->   Operation 387 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_4 = add i28 %trunc_ln200_9, i28 %trunc_ln200_8" [d5.cpp:208]   --->   Operation 388 'add' 'add_ln208_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 389 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_5 = add i28 %add_ln208_4, i28 %trunc_ln200_7" [d5.cpp:208]   --->   Operation 389 'add' 'add_ln208_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 390 [1/1] (0.97ns)   --->   "%add_ln208_7 = add i28 %trunc_ln200_3, i28 %trunc_ln200_4" [d5.cpp:208]   --->   Operation 390 'add' 'add_ln208_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.12>
ST_30 : Operation 391 [1/1] (0.00ns)   --->   "%add159_14292_loc_load = load i64 %add159_14292_loc"   --->   Operation 391 'load' 'add159_14292_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 392 [1/1] (0.00ns)   --->   "%add159_13291_loc_load = load i64 %add159_13291_loc"   --->   Operation 392 'load' 'add159_13291_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 393 [1/1] (0.00ns)   --->   "%add159_12290_loc_load = load i64 %add159_12290_loc"   --->   Operation 393 'load' 'add159_12290_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 394 [1/1] (0.00ns)   --->   "%add159_11289_loc_load = load i64 %add159_11289_loc"   --->   Operation 394 'load' 'add159_11289_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 395 [1/1] (0.00ns)   --->   "%add159_7285_loc_load = load i64 %add159_7285_loc"   --->   Operation 395 'load' 'add159_7285_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 396 [1/1] (0.00ns)   --->   "%add289_5269_loc_load = load i64 %add289_5269_loc"   --->   Operation 396 'load' 'add289_5269_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 397 [1/1] (0.00ns)   --->   "%add289_4268_loc_load = load i64 %add289_4268_loc"   --->   Operation 397 'load' 'add289_4268_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 398 [1/1] (0.00ns)   --->   "%add289_3267_loc_load = load i64 %add289_3267_loc"   --->   Operation 398 'load' 'add289_3267_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 399 [1/1] (0.00ns)   --->   "%add385_2257_loc_load = load i64 %add385_2257_loc"   --->   Operation 399 'load' 'add385_2257_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 400 '%mul_ln165 = mul i64 %zext_ln165, i64 %zext_ln70_8'
ST_30 : Operation 400 [1/1] (2.10ns)   --->   "%mul_ln165 = mul i64 %zext_ln165, i64 %zext_ln70_8" [d5.cpp:165]   --->   Operation 400 'mul' 'mul_ln165' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 401 '%mul_ln165_1 = mul i64 %zext_ln165_2, i64 %zext_ln70_8'
ST_30 : Operation 401 [1/1] (2.10ns)   --->   "%mul_ln165_1 = mul i64 %zext_ln165_2, i64 %zext_ln70_8" [d5.cpp:165]   --->   Operation 401 'mul' 'mul_ln165_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 402 '%mul_ln165_3 = mul i64 %zext_ln165_1, i64 %zext_ln70_12'
ST_30 : Operation 402 [1/1] (2.10ns)   --->   "%mul_ln165_3 = mul i64 %zext_ln165_1, i64 %zext_ln70_12" [d5.cpp:165]   --->   Operation 402 'mul' 'mul_ln165_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 403 '%mul_ln165_4 = mul i64 %zext_ln165_2, i64 %zext_ln70_10'
ST_30 : Operation 403 [1/1] (2.10ns)   --->   "%mul_ln165_4 = mul i64 %zext_ln165_2, i64 %zext_ln70_10" [d5.cpp:165]   --->   Operation 403 'mul' 'mul_ln165_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 404 '%mul_ln165_5 = mul i64 %zext_ln165, i64 %zext_ln70_10'
ST_30 : Operation 404 [1/1] (2.10ns)   --->   "%mul_ln165_5 = mul i64 %zext_ln165, i64 %zext_ln70_10" [d5.cpp:165]   --->   Operation 404 'mul' 'mul_ln165_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 405 '%mul_ln165_6 = mul i64 %zext_ln165_4, i64 %zext_ln70_10'
ST_30 : Operation 405 [1/1] (2.10ns)   --->   "%mul_ln165_6 = mul i64 %zext_ln165_4, i64 %zext_ln70_10" [d5.cpp:165]   --->   Operation 405 'mul' 'mul_ln165_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 406 '%mul_ln165_8 = mul i64 %zext_ln165, i64 %zext_ln70_12'
ST_30 : Operation 406 [1/1] (2.10ns)   --->   "%mul_ln165_8 = mul i64 %zext_ln165, i64 %zext_ln70_12" [d5.cpp:165]   --->   Operation 406 'mul' 'mul_ln165_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 407 '%mul_ln165_9 = mul i64 %zext_ln165_2, i64 %zext_ln70_7'
ST_30 : Operation 407 [1/1] (2.10ns)   --->   "%mul_ln165_9 = mul i64 %zext_ln165_2, i64 %zext_ln70_7" [d5.cpp:165]   --->   Operation 407 'mul' 'mul_ln165_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 408 '%mul_ln165_10 = mul i64 %zext_ln165_2, i64 %zext_ln70_9'
ST_30 : Operation 408 [1/1] (2.10ns)   --->   "%mul_ln165_10 = mul i64 %zext_ln165_2, i64 %zext_ln70_9" [d5.cpp:165]   --->   Operation 408 'mul' 'mul_ln165_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 409 '%mul_ln165_11 = mul i64 %zext_ln165_2, i64 %zext_ln70_11'
ST_30 : Operation 409 [1/1] (2.10ns)   --->   "%mul_ln165_11 = mul i64 %zext_ln165_2, i64 %zext_ln70_11" [d5.cpp:165]   --->   Operation 409 'mul' 'mul_ln165_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 410 '%mul_ln165_12 = mul i64 %zext_ln165, i64 %zext_ln70_9'
ST_30 : Operation 410 [1/1] (2.10ns)   --->   "%mul_ln165_12 = mul i64 %zext_ln165, i64 %zext_ln70_9" [d5.cpp:165]   --->   Operation 410 'mul' 'mul_ln165_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 411 '%mul_ln165_13 = mul i64 %zext_ln165, i64 %zext_ln70_11'
ST_30 : Operation 411 [1/1] (2.10ns)   --->   "%mul_ln165_13 = mul i64 %zext_ln165, i64 %zext_ln70_11" [d5.cpp:165]   --->   Operation 411 'mul' 'mul_ln165_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 412 '%mul_ln165_14 = mul i64 %zext_ln165_4, i64 %zext_ln70_9'
ST_30 : Operation 412 [1/1] (2.10ns)   --->   "%mul_ln165_14 = mul i64 %zext_ln165_4, i64 %zext_ln70_9" [d5.cpp:165]   --->   Operation 412 'mul' 'mul_ln165_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 413 '%mul_ln165_15 = mul i64 %zext_ln165_4, i64 %zext_ln70_11'
ST_30 : Operation 413 [1/1] (2.10ns)   --->   "%mul_ln165_15 = mul i64 %zext_ln165_4, i64 %zext_ln70_11" [d5.cpp:165]   --->   Operation 413 'mul' 'mul_ln165_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 414 '%mul_ln165_16 = mul i64 %zext_ln165_1, i64 %zext_ln70_11'
ST_30 : Operation 414 [1/1] (2.10ns)   --->   "%mul_ln165_16 = mul i64 %zext_ln165_1, i64 %zext_ln70_11" [d5.cpp:165]   --->   Operation 414 'mul' 'mul_ln165_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 415 '%mul_ln165_17 = mul i64 %zext_ln165_5, i64 %zext_ln70_11'
ST_30 : Operation 415 [1/1] (2.10ns)   --->   "%mul_ln165_17 = mul i64 %zext_ln165_5, i64 %zext_ln70_11" [d5.cpp:165]   --->   Operation 415 'mul' 'mul_ln165_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 416 '%mul_ln165_18 = mul i64 %zext_ln165_5, i64 %zext_ln70_12'
ST_30 : Operation 416 [1/1] (2.10ns)   --->   "%mul_ln165_18 = mul i64 %zext_ln165_5, i64 %zext_ln70_12" [d5.cpp:165]   --->   Operation 416 'mul' 'mul_ln165_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 417 '%mul_ln165_19 = mul i64 %zext_ln165_4, i64 %zext_ln70_12'
ST_30 : Operation 417 [1/1] (2.10ns)   --->   "%mul_ln165_19 = mul i64 %zext_ln165_4, i64 %zext_ln70_12" [d5.cpp:165]   --->   Operation 417 'mul' 'mul_ln165_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 418 '%mul_ln184_1 = mul i64 %zext_ln184_3, i64 %zext_ln184_2'
ST_30 : Operation 418 [1/1] (2.10ns)   --->   "%mul_ln184_1 = mul i64 %zext_ln184_3, i64 %zext_ln184_2" [d5.cpp:184]   --->   Operation 418 'mul' 'mul_ln184_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 419 '%mul_ln184_2 = mul i64 %zext_ln184_5, i64 %zext_ln184_4'
ST_30 : Operation 419 [1/1] (2.10ns)   --->   "%mul_ln184_2 = mul i64 %zext_ln184_5, i64 %zext_ln184_4" [d5.cpp:184]   --->   Operation 419 'mul' 'mul_ln184_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 420 '%mul_ln184_3 = mul i64 %zext_ln70_5, i64 %zext_ln184_6'
ST_30 : Operation 420 [1/1] (2.10ns)   --->   "%mul_ln184_3 = mul i64 %zext_ln70_5, i64 %zext_ln184_6" [d5.cpp:184]   --->   Operation 420 'mul' 'mul_ln184_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 421 '%mul_ln184_4 = mul i64 %zext_ln70_4, i64 %zext_ln184_7'
ST_30 : Operation 421 [1/1] (2.10ns)   --->   "%mul_ln184_4 = mul i64 %zext_ln70_4, i64 %zext_ln184_7" [d5.cpp:184]   --->   Operation 421 'mul' 'mul_ln184_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 422 '%mul_ln184_5 = mul i64 %zext_ln70_3, i64 %zext_ln184_8'
ST_30 : Operation 422 [1/1] (2.10ns)   --->   "%mul_ln184_5 = mul i64 %zext_ln70_3, i64 %zext_ln184_8" [d5.cpp:184]   --->   Operation 422 'mul' 'mul_ln184_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 423 '%mul_ln184_6 = mul i64 %zext_ln70_2, i64 %zext_ln184_9'
ST_30 : Operation 423 [1/1] (2.10ns)   --->   "%mul_ln184_6 = mul i64 %zext_ln70_2, i64 %zext_ln184_9" [d5.cpp:184]   --->   Operation 423 'mul' 'mul_ln184_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 424 '%mul_ln184_7 = mul i64 %zext_ln70_1, i64 %zext_ln184_10'
ST_30 : Operation 424 [1/1] (2.10ns)   --->   "%mul_ln184_7 = mul i64 %zext_ln70_1, i64 %zext_ln184_10" [d5.cpp:184]   --->   Operation 424 'mul' 'mul_ln184_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 425 '%mul_ln185 = mul i64 %zext_ln165_3, i64 %zext_ln184'
ST_30 : Operation 425 [1/1] (2.10ns)   --->   "%mul_ln185 = mul i64 %zext_ln165_3, i64 %zext_ln184" [d5.cpp:185]   --->   Operation 425 'mul' 'mul_ln185' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 426 '%mul_ln185_1 = mul i64 %zext_ln184_1, i64 %zext_ln184_2'
ST_30 : Operation 426 [1/1] (2.10ns)   --->   "%mul_ln185_1 = mul i64 %zext_ln184_1, i64 %zext_ln184_2" [d5.cpp:185]   --->   Operation 426 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 427 '%mul_ln185_2 = mul i64 %zext_ln184_5, i64 %zext_ln184_6'
ST_30 : Operation 427 [1/1] (2.10ns)   --->   "%mul_ln185_2 = mul i64 %zext_ln184_5, i64 %zext_ln184_6" [d5.cpp:185]   --->   Operation 427 'mul' 'mul_ln185_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 428 '%mul_ln185_3 = mul i64 %zext_ln70_5, i64 %zext_ln184_7'
ST_30 : Operation 428 [1/1] (2.10ns)   --->   "%mul_ln185_3 = mul i64 %zext_ln70_5, i64 %zext_ln184_7" [d5.cpp:185]   --->   Operation 428 'mul' 'mul_ln185_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 429 '%mul_ln185_4 = mul i64 %zext_ln184_3, i64 %zext_ln184_4'
ST_30 : Operation 429 [1/1] (2.10ns)   --->   "%mul_ln185_4 = mul i64 %zext_ln184_3, i64 %zext_ln184_4" [d5.cpp:185]   --->   Operation 429 'mul' 'mul_ln185_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 430 '%mul_ln185_5 = mul i64 %zext_ln70_4, i64 %zext_ln184_8'
ST_30 : Operation 430 [1/1] (2.10ns)   --->   "%mul_ln185_5 = mul i64 %zext_ln70_4, i64 %zext_ln184_8" [d5.cpp:185]   --->   Operation 430 'mul' 'mul_ln185_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 431 '%mul_ln185_6 = mul i64 %zext_ln70_3, i64 %zext_ln184_9'
ST_30 : Operation 431 [1/1] (2.10ns)   --->   "%mul_ln185_6 = mul i64 %zext_ln70_3, i64 %zext_ln184_9" [d5.cpp:185]   --->   Operation 431 'mul' 'mul_ln185_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 432 '%mul_ln185_7 = mul i64 %zext_ln70_2, i64 %zext_ln184_10'
ST_30 : Operation 432 [1/1] (2.10ns)   --->   "%mul_ln185_7 = mul i64 %zext_ln70_2, i64 %zext_ln184_10" [d5.cpp:185]   --->   Operation 432 'mul' 'mul_ln185_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 433 '%mul_ln185_8 = mul i64 %zext_ln70_1, i64 %zext_ln184_11'
ST_30 : Operation 433 [1/1] (2.10ns)   --->   "%mul_ln185_8 = mul i64 %zext_ln70_1, i64 %zext_ln184_11" [d5.cpp:185]   --->   Operation 433 'mul' 'mul_ln185_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 434 '%mul_ln186 = mul i64 %zext_ln165_5, i64 %zext_ln184'
ST_30 : Operation 434 [1/1] (2.10ns)   --->   "%mul_ln186 = mul i64 %zext_ln165_5, i64 %zext_ln184" [d5.cpp:186]   --->   Operation 434 'mul' 'mul_ln186' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 435 '%mul_ln186_1 = mul i64 %zext_ln165_3, i64 %zext_ln184_2'
ST_30 : Operation 435 [1/1] (2.10ns)   --->   "%mul_ln186_1 = mul i64 %zext_ln165_3, i64 %zext_ln184_2" [d5.cpp:186]   --->   Operation 435 'mul' 'mul_ln186_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 436 '%mul_ln186_2 = mul i64 %zext_ln184_1, i64 %zext_ln184_4'
ST_30 : Operation 436 [1/1] (2.10ns)   --->   "%mul_ln186_2 = mul i64 %zext_ln184_1, i64 %zext_ln184_4" [d5.cpp:186]   --->   Operation 436 'mul' 'mul_ln186_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 437 '%mul_ln186_3 = mul i64 %zext_ln184_3, i64 %zext_ln184_6'
ST_30 : Operation 437 [1/1] (2.10ns)   --->   "%mul_ln186_3 = mul i64 %zext_ln184_3, i64 %zext_ln184_6" [d5.cpp:186]   --->   Operation 437 'mul' 'mul_ln186_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 438 '%mul_ln186_4 = mul i64 %zext_ln184_5, i64 %zext_ln184_7'
ST_30 : Operation 438 [1/1] (2.10ns)   --->   "%mul_ln186_4 = mul i64 %zext_ln184_5, i64 %zext_ln184_7" [d5.cpp:186]   --->   Operation 438 'mul' 'mul_ln186_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 439 '%mul_ln186_5 = mul i64 %zext_ln70_5, i64 %zext_ln184_8'
ST_30 : Operation 439 [1/1] (2.10ns)   --->   "%mul_ln186_5 = mul i64 %zext_ln70_5, i64 %zext_ln184_8" [d5.cpp:186]   --->   Operation 439 'mul' 'mul_ln186_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 440 '%mul_ln186_6 = mul i64 %zext_ln70_4, i64 %zext_ln184_9'
ST_30 : Operation 440 [1/1] (2.10ns)   --->   "%mul_ln186_6 = mul i64 %zext_ln70_4, i64 %zext_ln184_9" [d5.cpp:186]   --->   Operation 440 'mul' 'mul_ln186_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 441 '%mul_ln186_7 = mul i64 %zext_ln70_3, i64 %zext_ln184_10'
ST_30 : Operation 441 [1/1] (2.10ns)   --->   "%mul_ln186_7 = mul i64 %zext_ln70_3, i64 %zext_ln184_10" [d5.cpp:186]   --->   Operation 441 'mul' 'mul_ln186_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186 = add i64 %mul_ln186_6, i64 %mul_ln186_4" [d5.cpp:186]   --->   Operation 442 'add' 'add_ln186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 443 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln186_1 = add i64 %add_ln186, i64 %mul_ln186_5" [d5.cpp:186]   --->   Operation 443 'add' 'add_ln186_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_2 = add i64 %mul_ln186_3, i64 %mul_ln186_2" [d5.cpp:186]   --->   Operation 444 'add' 'add_ln186_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 445 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln186_3 = add i64 %add_ln186_2, i64 %mul_ln186_1" [d5.cpp:186]   --->   Operation 445 'add' 'add_ln186_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i64 %add_ln186_1" [d5.cpp:186]   --->   Operation 446 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 447 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 448 [1/1] (1.08ns)   --->   "%add_ln186_4 = add i64 %add_ln186_3, i64 %add_ln186_1" [d5.cpp:186]   --->   Operation 448 'add' 'add_ln186_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_5 = add i64 %mul_ln165_5, i64 %mul_ln165_15" [d5.cpp:186]   --->   Operation 449 'add' 'add_ln186_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 450 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln186_7 = add i64 %add_ln186_5, i64 %mul_ln165_10" [d5.cpp:186]   --->   Operation 450 'add' 'add_ln186_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_8 = add i64 %mul_ln165_3, i64 %mul_ln186_7" [d5.cpp:186]   --->   Operation 451 'add' 'add_ln186_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 452 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln186_9 = add i64 %add_ln186_8, i64 %mul_ln186" [d5.cpp:186]   --->   Operation 452 'add' 'add_ln186_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = trunc i64 %add_ln186_7" [d5.cpp:186]   --->   Operation 453 'trunc' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = trunc i64 %add_ln186_9" [d5.cpp:186]   --->   Operation 454 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 455 [1/1] (1.08ns)   --->   "%add_ln186_10 = add i64 %add_ln186_9, i64 %add_ln186_7" [d5.cpp:186]   --->   Operation 455 'add' 'add_ln186_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_11 = add i28 %trunc_ln186_1, i28 %trunc_ln186" [d5.cpp:186]   --->   Operation 456 'add' 'add_ln186_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 457 [1/1] (0.97ns)   --->   "%add_ln186_12 = add i28 %trunc_ln186_3, i28 %trunc_ln186_2" [d5.cpp:186]   --->   Operation 457 'add' 'add_ln186_12' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 458 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln186_13 = add i28 %add_ln186_12, i28 %add_ln186_11" [d5.cpp:186]   --->   Operation 458 'add' 'add_ln186_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 459 '%mul_ln187 = mul i64 %zext_ln184_5, i64 %zext_ln184_8'
ST_30 : Operation 459 [1/1] (2.10ns)   --->   "%mul_ln187 = mul i64 %zext_ln184_5, i64 %zext_ln184_8" [d5.cpp:187]   --->   Operation 459 'mul' 'mul_ln187' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 460 '%mul_ln187_1 = mul i64 %zext_ln165_1, i64 %zext_ln184'
ST_30 : Operation 460 [1/1] (2.10ns)   --->   "%mul_ln187_1 = mul i64 %zext_ln165_1, i64 %zext_ln184" [d5.cpp:187]   --->   Operation 460 'mul' 'mul_ln187_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 461 '%mul_ln187_2 = mul i64 %zext_ln165_5, i64 %zext_ln184_2'
ST_30 : Operation 461 [1/1] (2.10ns)   --->   "%mul_ln187_2 = mul i64 %zext_ln165_5, i64 %zext_ln184_2" [d5.cpp:187]   --->   Operation 461 'mul' 'mul_ln187_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 462 '%mul_ln187_3 = mul i64 %zext_ln165_3, i64 %zext_ln184_4'
ST_30 : Operation 462 [1/1] (2.10ns)   --->   "%mul_ln187_3 = mul i64 %zext_ln165_3, i64 %zext_ln184_4" [d5.cpp:187]   --->   Operation 462 'mul' 'mul_ln187_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 463 '%mul_ln187_4 = mul i64 %zext_ln184_1, i64 %zext_ln184_6'
ST_30 : Operation 463 [1/1] (2.10ns)   --->   "%mul_ln187_4 = mul i64 %zext_ln184_1, i64 %zext_ln184_6" [d5.cpp:187]   --->   Operation 463 'mul' 'mul_ln187_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 464 '%mul_ln187_5 = mul i64 %zext_ln184_3, i64 %zext_ln184_7'
ST_30 : Operation 464 [1/1] (2.10ns)   --->   "%mul_ln187_5 = mul i64 %zext_ln184_3, i64 %zext_ln184_7" [d5.cpp:187]   --->   Operation 464 'mul' 'mul_ln187_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 465 [1/1] (1.08ns)   --->   "%add_ln187 = add i64 %mul_ln187_4, i64 %mul_ln187_5" [d5.cpp:187]   --->   Operation 465 'add' 'add_ln187' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 466 [1/1] (1.08ns)   --->   "%add_ln187_1 = add i64 %mul_ln187_3, i64 %mul_ln187_2" [d5.cpp:187]   --->   Operation 466 'add' 'add_ln187_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i64 %add_ln187" [d5.cpp:187]   --->   Operation 467 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln187_1 = trunc i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 468 'trunc' 'trunc_ln187_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 469 [1/1] (1.08ns)   --->   "%add_ln187_2 = add i64 %add_ln187_1, i64 %add_ln187" [d5.cpp:187]   --->   Operation 469 'add' 'add_ln187_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 470 [1/1] (1.08ns)   --->   "%add_ln187_3 = add i64 %mul_ln165_4, i64 %mul_ln165_13" [d5.cpp:187]   --->   Operation 470 'add' 'add_ln187_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_5 = add i64 %mul_ln165_19, i64 %mul_ln187" [d5.cpp:187]   --->   Operation 471 'add' 'add_ln187_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 472 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_6 = add i64 %add_ln187_5, i64 %mul_ln187_1" [d5.cpp:187]   --->   Operation 472 'add' 'add_ln187_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln187_2 = trunc i64 %add_ln187_3" [d5.cpp:187]   --->   Operation 473 'trunc' 'trunc_ln187_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln187_3 = trunc i64 %add_ln187_6" [d5.cpp:187]   --->   Operation 474 'trunc' 'trunc_ln187_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 475 [1/1] (1.08ns)   --->   "%add_ln187_7 = add i64 %add_ln187_6, i64 %add_ln187_3" [d5.cpp:187]   --->   Operation 475 'add' 'add_ln187_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 476 [1/1] (0.97ns)   --->   "%add_ln187_9 = add i28 %trunc_ln187_3, i28 %trunc_ln187_2" [d5.cpp:187]   --->   Operation 476 'add' 'add_ln187_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 477 '%mul_ln188 = mul i64 %zext_ln165_4, i64 %zext_ln184'
ST_30 : Operation 477 [1/1] (2.10ns)   --->   "%mul_ln188 = mul i64 %zext_ln165_4, i64 %zext_ln184" [d5.cpp:188]   --->   Operation 477 'mul' 'mul_ln188' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 478 '%mul_ln188_1 = mul i64 %zext_ln165_1, i64 %zext_ln184_2'
ST_30 : Operation 478 [1/1] (2.10ns)   --->   "%mul_ln188_1 = mul i64 %zext_ln165_1, i64 %zext_ln184_2" [d5.cpp:188]   --->   Operation 478 'mul' 'mul_ln188_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 479 '%mul_ln188_2 = mul i64 %zext_ln165_5, i64 %zext_ln184_4'
ST_30 : Operation 479 [1/1] (2.10ns)   --->   "%mul_ln188_2 = mul i64 %zext_ln165_5, i64 %zext_ln184_4" [d5.cpp:188]   --->   Operation 479 'mul' 'mul_ln188_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 480 '%mul_ln188_3 = mul i64 %zext_ln165_3, i64 %zext_ln184_6'
ST_30 : Operation 480 [1/1] (2.10ns)   --->   "%mul_ln188_3 = mul i64 %zext_ln165_3, i64 %zext_ln184_6" [d5.cpp:188]   --->   Operation 480 'mul' 'mul_ln188_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188 = add i64 %mul_ln188_2, i64 %mul_ln188" [d5.cpp:188]   --->   Operation 481 'add' 'add_ln188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 482 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln188_1 = add i64 %add_ln188, i64 %mul_ln188_1" [d5.cpp:188]   --->   Operation 482 'add' 'add_ln188_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_3 = add i64 %mul_ln165_8, i64 %mul_ln188_3" [d5.cpp:188]   --->   Operation 483 'add' 'add_ln188_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 484 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln188_4 = add i64 %add_ln188_3, i64 %mul_ln165_11" [d5.cpp:188]   --->   Operation 484 'add' 'add_ln188_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i64 %add_ln188_1" [d5.cpp:188]   --->   Operation 485 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln188_1 = trunc i64 %add_ln188_4" [d5.cpp:188]   --->   Operation 486 'trunc' 'trunc_ln188_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_2 = add i64 %add_ln188_4, i64 %add_ln188_1" [d5.cpp:188]   --->   Operation 487 'add' 'add_ln188_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln188_2 = trunc i64 %add289_3267_loc_load" [d5.cpp:188]   --->   Operation 488 'trunc' 'trunc_ln188_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 489 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_67 = add i64 %add_ln188_2, i64 %add289_3267_loc_load" [d5.cpp:188]   --->   Operation 489 'add' 'arr_67' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %add289_4268_loc_load" [d5.cpp:189]   --->   Operation 490 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 491 [1/1] (1.08ns)   --->   "%arr_68 = add i64 %add_ln189, i64 %add289_4268_loc_load" [d5.cpp:189]   --->   Operation 491 'add' 'arr_68' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_6 = add i64 %add_ln190_5, i64 %add_ln190_2" [d5.cpp:190]   --->   Operation 492 'add' 'add_ln190_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln190_4 = trunc i64 %add385_2257_loc_load" [d5.cpp:190]   --->   Operation 493 'trunc' 'trunc_ln190_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_9 = add i28 %add_ln190_8, i28 %add_ln190_7" [d5.cpp:190]   --->   Operation 494 'add' 'add_ln190_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 495 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_69 = add i64 %add_ln190_6, i64 %add385_2257_loc_load" [d5.cpp:190]   --->   Operation 495 'add' 'arr_69' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_6 = add i64 %add_ln191_5, i64 %add_ln191_2" [d5.cpp:191]   --->   Operation 496 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln191_4 = trunc i64 %add159_7285_loc_load" [d5.cpp:191]   --->   Operation 497 'trunc' 'trunc_ln191_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_9 = add i28 %add_ln191_8, i28 %add_ln191_7" [d5.cpp:191]   --->   Operation 498 'add' 'add_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 499 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_70 = add i64 %add_ln191_6, i64 %add159_7285_loc_load" [d5.cpp:191]   --->   Operation 499 'add' 'arr_70' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 500 '%mul_ln192 = mul i64 %zext_ln184_1, i64 %zext_ln184_11'
ST_30 : Operation 500 [1/1] (2.10ns)   --->   "%mul_ln192 = mul i64 %zext_ln184_1, i64 %zext_ln184_11" [d5.cpp:192]   --->   Operation 500 'mul' 'mul_ln192' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 501 '%mul_ln192_1 = mul i64 %zext_ln165_3, i64 %zext_ln184_10'
ST_30 : Operation 501 [1/1] (2.10ns)   --->   "%mul_ln192_1 = mul i64 %zext_ln165_3, i64 %zext_ln184_10" [d5.cpp:192]   --->   Operation 501 'mul' 'mul_ln192_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 502 '%mul_ln192_2 = mul i64 %zext_ln165_5, i64 %zext_ln184_9'
ST_30 : Operation 502 [1/1] (2.10ns)   --->   "%mul_ln192_2 = mul i64 %zext_ln165_5, i64 %zext_ln184_9" [d5.cpp:192]   --->   Operation 502 'mul' 'mul_ln192_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 503 '%mul_ln192_3 = mul i64 %zext_ln165_1, i64 %zext_ln184_8'
ST_30 : Operation 503 [1/1] (2.10ns)   --->   "%mul_ln192_3 = mul i64 %zext_ln165_1, i64 %zext_ln184_8" [d5.cpp:192]   --->   Operation 503 'mul' 'mul_ln192_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 504 '%mul_ln192_4 = mul i64 %zext_ln165_4, i64 %zext_ln184_7'
ST_30 : Operation 504 [1/1] (2.10ns)   --->   "%mul_ln192_4 = mul i64 %zext_ln165_4, i64 %zext_ln184_7" [d5.cpp:192]   --->   Operation 504 'mul' 'mul_ln192_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 505 '%mul_ln192_5 = mul i64 %zext_ln165, i64 %zext_ln184_6'
ST_30 : Operation 505 [1/1] (2.10ns)   --->   "%mul_ln192_5 = mul i64 %zext_ln165, i64 %zext_ln184_6" [d5.cpp:192]   --->   Operation 505 'mul' 'mul_ln192_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 506 '%mul_ln192_6 = mul i64 %zext_ln165_2, i64 %zext_ln184_4'
ST_30 : Operation 506 [1/1] (2.10ns)   --->   "%mul_ln192_6 = mul i64 %zext_ln165_2, i64 %zext_ln184_4" [d5.cpp:192]   --->   Operation 506 'mul' 'mul_ln192_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 507 '%mul_ln193 = mul i64 %zext_ln165_3, i64 %zext_ln184_11'
ST_30 : Operation 507 [1/1] (2.10ns)   --->   "%mul_ln193 = mul i64 %zext_ln165_3, i64 %zext_ln184_11" [d5.cpp:193]   --->   Operation 507 'mul' 'mul_ln193' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 508 '%mul_ln193_1 = mul i64 %zext_ln165_5, i64 %zext_ln184_10'
ST_30 : Operation 508 [1/1] (2.10ns)   --->   "%mul_ln193_1 = mul i64 %zext_ln165_5, i64 %zext_ln184_10" [d5.cpp:193]   --->   Operation 508 'mul' 'mul_ln193_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 509 '%mul_ln193_2 = mul i64 %zext_ln165_1, i64 %zext_ln184_9'
ST_30 : Operation 509 [1/1] (2.10ns)   --->   "%mul_ln193_2 = mul i64 %zext_ln165_1, i64 %zext_ln184_9" [d5.cpp:193]   --->   Operation 509 'mul' 'mul_ln193_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 510 '%mul_ln193_3 = mul i64 %zext_ln165_4, i64 %zext_ln184_8'
ST_30 : Operation 510 [1/1] (2.10ns)   --->   "%mul_ln193_3 = mul i64 %zext_ln165_4, i64 %zext_ln184_8" [d5.cpp:193]   --->   Operation 510 'mul' 'mul_ln193_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 511 '%mul_ln193_4 = mul i64 %zext_ln165, i64 %zext_ln184_7'
ST_30 : Operation 511 [1/1] (2.10ns)   --->   "%mul_ln193_4 = mul i64 %zext_ln165, i64 %zext_ln184_7" [d5.cpp:193]   --->   Operation 511 'mul' 'mul_ln193_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 512 '%mul_ln193_5 = mul i64 %zext_ln165_2, i64 %zext_ln184_6'
ST_30 : Operation 512 [1/1] (2.10ns)   --->   "%mul_ln193_5 = mul i64 %zext_ln165_2, i64 %zext_ln184_6" [d5.cpp:193]   --->   Operation 512 'mul' 'mul_ln193_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 513 '%mul_ln194 = mul i64 %zext_ln165_5, i64 %zext_ln184_11'
ST_30 : Operation 513 [1/1] (2.10ns)   --->   "%mul_ln194 = mul i64 %zext_ln165_5, i64 %zext_ln184_11" [d5.cpp:194]   --->   Operation 513 'mul' 'mul_ln194' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 514 '%mul_ln194_1 = mul i64 %zext_ln165_1, i64 %zext_ln184_10'
ST_30 : Operation 514 [1/1] (2.10ns)   --->   "%mul_ln194_1 = mul i64 %zext_ln165_1, i64 %zext_ln184_10" [d5.cpp:194]   --->   Operation 514 'mul' 'mul_ln194_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 515 '%mul_ln194_2 = mul i64 %zext_ln165_4, i64 %zext_ln184_9'
ST_30 : Operation 515 [1/1] (2.10ns)   --->   "%mul_ln194_2 = mul i64 %zext_ln165_4, i64 %zext_ln184_9" [d5.cpp:194]   --->   Operation 515 'mul' 'mul_ln194_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 516 '%mul_ln194_3 = mul i64 %zext_ln165, i64 %zext_ln184_8'
ST_30 : Operation 516 [1/1] (2.10ns)   --->   "%mul_ln194_3 = mul i64 %zext_ln165, i64 %zext_ln184_8" [d5.cpp:194]   --->   Operation 516 'mul' 'mul_ln194_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 517 '%mul_ln194_4 = mul i64 %zext_ln165_2, i64 %zext_ln184_7'
ST_30 : Operation 517 [1/1] (2.10ns)   --->   "%mul_ln194_4 = mul i64 %zext_ln165_2, i64 %zext_ln184_7" [d5.cpp:194]   --->   Operation 517 'mul' 'mul_ln194_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 518 '%mul_ln195 = mul i64 %zext_ln165_1, i64 %zext_ln184_11'
ST_30 : Operation 518 [1/1] (2.10ns)   --->   "%mul_ln195 = mul i64 %zext_ln165_1, i64 %zext_ln184_11" [d5.cpp:195]   --->   Operation 518 'mul' 'mul_ln195' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 519 '%mul_ln195_1 = mul i64 %zext_ln165_4, i64 %zext_ln184_10'
ST_30 : Operation 519 [1/1] (2.10ns)   --->   "%mul_ln195_1 = mul i64 %zext_ln165_4, i64 %zext_ln184_10" [d5.cpp:195]   --->   Operation 519 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 520 '%mul_ln195_2 = mul i64 %zext_ln165_2, i64 %zext_ln184_8'
ST_30 : Operation 520 [1/1] (2.10ns)   --->   "%mul_ln195_2 = mul i64 %zext_ln165_2, i64 %zext_ln184_8" [d5.cpp:195]   --->   Operation 520 'mul' 'mul_ln195_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 521 '%mul_ln195_3 = mul i64 %zext_ln165, i64 %zext_ln184_9'
ST_30 : Operation 521 [1/1] (2.10ns)   --->   "%mul_ln195_3 = mul i64 %zext_ln165, i64 %zext_ln184_9" [d5.cpp:195]   --->   Operation 521 'mul' 'mul_ln195_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 522 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_69, i32 28, i32 63" [d5.cpp:200]   --->   Operation 522 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln200_63 = zext i36 %lshr_ln1" [d5.cpp:200]   --->   Operation 523 'zext' 'zext_ln200_63' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 524 [1/1] (1.08ns)   --->   "%arr_71 = add i64 %add159_14292_loc_load, i64 %mul_ln198" [d5.cpp:198]   --->   Operation 524 'add' 'arr_71' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_69, i32 28, i32 55" [d5.cpp:200]   --->   Operation 525 'partselect' 'trunc_ln200_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i64 %arr_71" [d5.cpp:200]   --->   Operation 526 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 527 [1/1] (1.08ns)   --->   "%add_ln200 = add i64 %arr_71, i64 %zext_ln200_63" [d5.cpp:200]   --->   Operation 527 'add' 'add_ln200' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 528 [1/1] (0.97ns)   --->   "%add_ln200_1 = add i28 %trunc_ln200, i28 %trunc_ln200_1" [d5.cpp:200]   --->   Operation 528 'add' 'add_ln200_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 529 [1/1] (0.00ns)   --->   "%lshr_ln200_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_70, i32 28, i32 63" [d5.cpp:200]   --->   Operation 529 'partselect' 'lshr_ln200_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i36 %lshr_ln200_1" [d5.cpp:200]   --->   Operation 530 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln200_10 = zext i64 %add289_5269_loc_load" [d5.cpp:200]   --->   Operation 531 'zext' 'zext_ln200_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln200_11 = zext i36 %lshr_ln1" [d5.cpp:200]   --->   Operation 532 'zext' 'zext_ln200_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln200_s = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_70, i32 28, i32 55" [d5.cpp:200]   --->   Operation 533 'partselect' 'trunc_ln200_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln200_13 = trunc i64 %add289_5269_loc_load" [d5.cpp:200]   --->   Operation 534 'trunc' 'trunc_ln200_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln200_13 = zext i66 %add_ln200_3" [d5.cpp:200]   --->   Operation 535 'zext' 'zext_ln200_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln200_15 = zext i66 %add_ln200_5" [d5.cpp:200]   --->   Operation 536 'zext' 'zext_ln200_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 537 [1/1] (1.10ns)   --->   "%add_ln200_41 = add i66 %add_ln200_5, i66 %add_ln200_3" [d5.cpp:200]   --->   Operation 537 'add' 'add_ln200_41' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 538 [1/1] (1.10ns)   --->   "%add_ln200_6 = add i67 %zext_ln200_15, i67 %zext_ln200_13" [d5.cpp:200]   --->   Operation 538 'add' 'add_ln200_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln200_14 = trunc i66 %add_ln200_41" [d5.cpp:200]   --->   Operation 539 'trunc' 'trunc_ln200_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln200_16 = zext i67 %add_ln200_6" [d5.cpp:200]   --->   Operation 540 'zext' 'zext_ln200_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln200_18 = zext i66 %add_ln200_8" [d5.cpp:200]   --->   Operation 541 'zext' 'zext_ln200_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200_9 = add i65 %zext_ln200_10, i65 %zext_ln200_11" [d5.cpp:200]   --->   Operation 542 'add' 'add_ln200_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 543 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln200_10 = add i65 %add_ln200_9, i65 %zext_ln200" [d5.cpp:200]   --->   Operation 543 'add' 'add_ln200_10' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln200_19 = zext i65 %add_ln200_10" [d5.cpp:200]   --->   Operation 544 'zext' 'zext_ln200_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 545 [1/1] (1.10ns)   --->   "%add_ln200_12 = add i67 %zext_ln200_19, i67 %zext_ln200_18" [d5.cpp:200]   --->   Operation 545 'add' 'add_ln200_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln200_15 = trunc i67 %add_ln200_12" [d5.cpp:200]   --->   Operation 546 'trunc' 'trunc_ln200_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln200_20 = zext i67 %add_ln200_12" [d5.cpp:200]   --->   Operation 547 'zext' 'zext_ln200_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 548 [1/1] (1.09ns)   --->   "%add_ln200_35 = add i56 %trunc_ln200_15, i56 %trunc_ln200_14" [d5.cpp:200]   --->   Operation 548 'add' 'add_ln200_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 549 [1/1] (1.10ns)   --->   "%add_ln200_11 = add i68 %zext_ln200_20, i68 %zext_ln200_16" [d5.cpp:200]   --->   Operation 549 'add' 'add_ln200_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln200_10 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_11, i32 28, i32 67" [d5.cpp:200]   --->   Operation 550 'partselect' 'trunc_ln200_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln200_21 = zext i40 %trunc_ln200_10" [d5.cpp:200]   --->   Operation 551 'zext' 'zext_ln200_21' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 552 '%mul_ln200_9 = mul i64 %zext_ln70_5, i64 %zext_ln184_11'
ST_30 : Operation 552 [1/1] (2.10ns)   --->   "%mul_ln200_9 = mul i64 %zext_ln70_5, i64 %zext_ln184_11" [d5.cpp:200]   --->   Operation 552 'mul' 'mul_ln200_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln200_22 = zext i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 553 'zext' 'zext_ln200_22' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 554 '%mul_ln200_10 = mul i64 %zext_ln184_5, i64 %zext_ln184_10'
ST_30 : Operation 554 [1/1] (2.10ns)   --->   "%mul_ln200_10 = mul i64 %zext_ln184_5, i64 %zext_ln184_10" [d5.cpp:200]   --->   Operation 554 'mul' 'mul_ln200_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln200_23 = zext i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 555 'zext' 'zext_ln200_23' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 556 '%mul_ln200_11 = mul i64 %zext_ln184_3, i64 %zext_ln184_9'
ST_30 : Operation 556 [1/1] (2.10ns)   --->   "%mul_ln200_11 = mul i64 %zext_ln184_3, i64 %zext_ln184_9" [d5.cpp:200]   --->   Operation 556 'mul' 'mul_ln200_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln200_24 = zext i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 557 'zext' 'zext_ln200_24' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 558 '%mul_ln200_12 = mul i64 %zext_ln184_1, i64 %zext_ln184_8'
ST_30 : Operation 558 [1/1] (2.10ns)   --->   "%mul_ln200_12 = mul i64 %zext_ln184_1, i64 %zext_ln184_8" [d5.cpp:200]   --->   Operation 558 'mul' 'mul_ln200_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln200_25 = zext i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 559 'zext' 'zext_ln200_25' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 560 '%mul_ln200_13 = mul i64 %zext_ln165_3, i64 %zext_ln184_7'
ST_30 : Operation 560 [1/1] (2.10ns)   --->   "%mul_ln200_13 = mul i64 %zext_ln165_3, i64 %zext_ln184_7" [d5.cpp:200]   --->   Operation 560 'mul' 'mul_ln200_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln200_26 = zext i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 561 'zext' 'zext_ln200_26' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 562 '%mul_ln200_14 = mul i64 %zext_ln165_5, i64 %zext_ln184_6'
ST_30 : Operation 562 [1/1] (2.10ns)   --->   "%mul_ln200_14 = mul i64 %zext_ln165_5, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 562 'mul' 'mul_ln200_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln200_27 = zext i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 563 'zext' 'zext_ln200_27' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 564 '%mul_ln200_15 = mul i64 %zext_ln165_1, i64 %zext_ln184_4'
ST_30 : Operation 564 [1/1] (2.10ns)   --->   "%mul_ln200_15 = mul i64 %zext_ln165_1, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 564 'mul' 'mul_ln200_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln200_28 = zext i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 565 'zext' 'zext_ln200_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln200_29 = zext i64 %arr_68" [d5.cpp:200]   --->   Operation 566 'zext' 'zext_ln200_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln200_16 = trunc i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 567 'trunc' 'trunc_ln200_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln200_17 = trunc i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 568 'trunc' 'trunc_ln200_17' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln200_18 = trunc i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 569 'trunc' 'trunc_ln200_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln200_19 = trunc i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 570 'trunc' 'trunc_ln200_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln200_22 = trunc i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 571 'trunc' 'trunc_ln200_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln200_23 = trunc i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 572 'trunc' 'trunc_ln200_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln200_24 = trunc i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 573 'trunc' 'trunc_ln200_24' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln200_12 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_35, i32 28, i32 55" [d5.cpp:200]   --->   Operation 574 'partselect' 'trunc_ln200_12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 575 [1/1] (1.08ns)   --->   "%add_ln200_13 = add i65 %zext_ln200_27, i65 %zext_ln200_28" [d5.cpp:200]   --->   Operation 575 'add' 'add_ln200_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln200_30 = zext i65 %add_ln200_13" [d5.cpp:200]   --->   Operation 576 'zext' 'zext_ln200_30' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 577 [1/1] (1.08ns)   --->   "%add_ln200_14 = add i65 %zext_ln200_26, i65 %zext_ln200_25" [d5.cpp:200]   --->   Operation 577 'add' 'add_ln200_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln200_31 = zext i65 %add_ln200_14" [d5.cpp:200]   --->   Operation 578 'zext' 'zext_ln200_31' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 579 [1/1] (1.09ns)   --->   "%add_ln200_15 = add i66 %zext_ln200_31, i66 %zext_ln200_30" [d5.cpp:200]   --->   Operation 579 'add' 'add_ln200_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 580 [1/1] (1.08ns)   --->   "%add_ln200_16 = add i65 %zext_ln200_24, i65 %zext_ln200_23" [d5.cpp:200]   --->   Operation 580 'add' 'add_ln200_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln200_33 = zext i65 %add_ln200_16" [d5.cpp:200]   --->   Operation 581 'zext' 'zext_ln200_33' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 582 [1/1] (1.08ns)   --->   "%add_ln200_17 = add i65 %zext_ln200_29, i65 %zext_ln200_21" [d5.cpp:200]   --->   Operation 582 'add' 'add_ln200_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln200_34 = zext i65 %add_ln200_17" [d5.cpp:200]   --->   Operation 583 'zext' 'zext_ln200_34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 584 [1/1] (1.09ns)   --->   "%add_ln200_18 = add i66 %zext_ln200_34, i66 %zext_ln200_22" [d5.cpp:200]   --->   Operation 584 'add' 'add_ln200_18' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln200_35 = zext i66 %add_ln200_18" [d5.cpp:200]   --->   Operation 585 'zext' 'zext_ln200_35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 586 [1/1] (1.10ns)   --->   "%add_ln200_20 = add i67 %zext_ln200_35, i67 %zext_ln200_33" [d5.cpp:200]   --->   Operation 586 'add' 'add_ln200_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 587 '%mul_ln200_16 = mul i64 %zext_ln70_4, i64 %zext_ln184_11'
ST_30 : Operation 587 [1/1] (2.10ns)   --->   "%mul_ln200_16 = mul i64 %zext_ln70_4, i64 %zext_ln184_11" [d5.cpp:200]   --->   Operation 587 'mul' 'mul_ln200_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln200_38 = zext i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 588 'zext' 'zext_ln200_38' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 589 '%mul_ln200_17 = mul i64 %zext_ln70_5, i64 %zext_ln184_10'
ST_30 : Operation 589 [1/1] (2.10ns)   --->   "%mul_ln200_17 = mul i64 %zext_ln70_5, i64 %zext_ln184_10" [d5.cpp:200]   --->   Operation 589 'mul' 'mul_ln200_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln200_39 = zext i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 590 'zext' 'zext_ln200_39' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 591 '%mul_ln200_18 = mul i64 %zext_ln184_5, i64 %zext_ln184_9'
ST_30 : Operation 591 [1/1] (2.10ns)   --->   "%mul_ln200_18 = mul i64 %zext_ln184_5, i64 %zext_ln184_9" [d5.cpp:200]   --->   Operation 591 'mul' 'mul_ln200_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln200_40 = zext i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 592 'zext' 'zext_ln200_40' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 593 '%mul_ln200_19 = mul i64 %zext_ln184_3, i64 %zext_ln184_8'
ST_30 : Operation 593 [1/1] (2.10ns)   --->   "%mul_ln200_19 = mul i64 %zext_ln184_3, i64 %zext_ln184_8" [d5.cpp:200]   --->   Operation 593 'mul' 'mul_ln200_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln200_41 = zext i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 594 'zext' 'zext_ln200_41' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 595 '%mul_ln200_20 = mul i64 %zext_ln184_1, i64 %zext_ln184_7'
ST_30 : Operation 595 [1/1] (2.10ns)   --->   "%mul_ln200_20 = mul i64 %zext_ln184_1, i64 %zext_ln184_7" [d5.cpp:200]   --->   Operation 595 'mul' 'mul_ln200_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln200_42 = zext i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 596 'zext' 'zext_ln200_42' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln200_25 = trunc i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 597 'trunc' 'trunc_ln200_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln200_26 = trunc i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 598 'trunc' 'trunc_ln200_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln200_29 = trunc i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 599 'trunc' 'trunc_ln200_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln200_30 = trunc i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 600 'trunc' 'trunc_ln200_30' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln200_31 = trunc i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 601 'trunc' 'trunc_ln200_31' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 602 [1/1] (1.08ns)   --->   "%add_ln200_21 = add i65 %zext_ln200_42, i65 %zext_ln200_40" [d5.cpp:200]   --->   Operation 602 'add' 'add_ln200_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln200_44 = zext i65 %add_ln200_21" [d5.cpp:200]   --->   Operation 603 'zext' 'zext_ln200_44' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 604 [1/1] (1.09ns)   --->   "%add_ln200_22 = add i66 %zext_ln200_44, i66 %zext_ln200_41" [d5.cpp:200]   --->   Operation 604 'add' 'add_ln200_22' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln200_34 = trunc i66 %add_ln200_22" [d5.cpp:200]   --->   Operation 605 'trunc' 'trunc_ln200_34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 606 [1/1] (1.08ns)   --->   "%add_ln200_23 = add i65 %zext_ln200_39, i65 %zext_ln200_38" [d5.cpp:200]   --->   Operation 606 'add' 'add_ln200_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 607 '%mul_ln200_21 = mul i64 %zext_ln70_3, i64 %zext_ln184_11'
ST_30 : Operation 607 [1/1] (2.10ns)   --->   "%mul_ln200_21 = mul i64 %zext_ln70_3, i64 %zext_ln184_11" [d5.cpp:200]   --->   Operation 607 'mul' 'mul_ln200_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 608 '%mul_ln200_22 = mul i64 %zext_ln70_4, i64 %zext_ln184_10'
ST_30 : Operation 608 [1/1] (2.10ns)   --->   "%mul_ln200_22 = mul i64 %zext_ln70_4, i64 %zext_ln184_10" [d5.cpp:200]   --->   Operation 608 'mul' 'mul_ln200_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln200_51 = zext i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 609 'zext' 'zext_ln200_51' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 610 '%mul_ln200_23 = mul i64 %zext_ln70_5, i64 %zext_ln184_9'
ST_30 : Operation 610 [1/1] (2.10ns)   --->   "%mul_ln200_23 = mul i64 %zext_ln70_5, i64 %zext_ln184_9" [d5.cpp:200]   --->   Operation 610 'mul' 'mul_ln200_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln200_52 = zext i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 611 'zext' 'zext_ln200_52' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln200_40 = trunc i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 612 'trunc' 'trunc_ln200_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln200_41 = trunc i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 613 'trunc' 'trunc_ln200_41' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln200_42 = trunc i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 614 'trunc' 'trunc_ln200_42' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 615 [1/1] (1.08ns)   --->   "%add_ln200_27 = add i65 %zext_ln200_51, i65 %zext_ln200_52" [d5.cpp:200]   --->   Operation 615 'add' 'add_ln200_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 616 '%mul_ln200_24 = mul i64 %zext_ln70_2, i64 %zext_ln184_11'
ST_30 : Operation 616 [1/1] (2.10ns)   --->   "%mul_ln200_24 = mul i64 %zext_ln70_2, i64 %zext_ln184_11" [d5.cpp:200]   --->   Operation 616 'mul' 'mul_ln200_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln200_43 = trunc i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 617 'trunc' 'trunc_ln200_43' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185 = add i64 %mul_ln185_7, i64 %mul_ln185_5" [d5.cpp:185]   --->   Operation 618 'add' 'add_ln185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 619 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_1 = add i64 %add_ln185, i64 %mul_ln185_6" [d5.cpp:185]   --->   Operation 619 'add' 'add_ln185_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 620 [1/1] (1.08ns)   --->   "%add_ln185_2 = add i64 %mul_ln185_3, i64 %mul_ln185_1" [d5.cpp:185]   --->   Operation 620 'add' 'add_ln185_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 621 [1/1] (1.08ns)   --->   "%add_ln185_3 = add i64 %mul_ln185_2, i64 %mul_ln185_4" [d5.cpp:185]   --->   Operation 621 'add' 'add_ln185_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i64 %add_ln185_2" [d5.cpp:185]   --->   Operation 622 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln185_1 = trunc i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 623 'trunc' 'trunc_ln185_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_4 = add i64 %add_ln185_3, i64 %add_ln185_2" [d5.cpp:185]   --->   Operation 624 'add' 'add_ln185_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln185_2 = trunc i64 %add_ln185_1" [d5.cpp:185]   --->   Operation 625 'trunc' 'trunc_ln185_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_5 = add i28 %trunc_ln185_1, i28 %trunc_ln185" [d5.cpp:185]   --->   Operation 626 'add' 'add_ln185_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 627 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_6 = add i64 %add_ln185_4, i64 %add_ln185_1" [d5.cpp:185]   --->   Operation 627 'add' 'add_ln185_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_8 = add i64 %mul_ln165_6, i64 %mul_ln165_1" [d5.cpp:185]   --->   Operation 628 'add' 'add_ln185_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 629 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_9 = add i64 %add_ln185_8, i64 %mul_ln165_12" [d5.cpp:185]   --->   Operation 629 'add' 'add_ln185_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 630 [1/1] (1.08ns)   --->   "%add_ln185_10 = add i64 %mul_ln165_16, i64 %mul_ln185" [d5.cpp:185]   --->   Operation 630 'add' 'add_ln185_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 631 [1/1] (1.08ns)   --->   "%add_ln185_11 = add i64 %mul_ln165_18, i64 %mul_ln185_8" [d5.cpp:185]   --->   Operation 631 'add' 'add_ln185_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln185_3 = trunc i64 %add_ln185_10" [d5.cpp:185]   --->   Operation 632 'trunc' 'trunc_ln185_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln185_4 = trunc i64 %add_ln185_11" [d5.cpp:185]   --->   Operation 633 'trunc' 'trunc_ln185_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_12 = add i64 %add_ln185_11, i64 %add_ln185_10" [d5.cpp:185]   --->   Operation 634 'add' 'add_ln185_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln185_5 = trunc i64 %add_ln185_9" [d5.cpp:185]   --->   Operation 635 'trunc' 'trunc_ln185_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_13 = add i28 %trunc_ln185_4, i28 %trunc_ln185_3" [d5.cpp:185]   --->   Operation 636 'add' 'add_ln185_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 637 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_14 = add i64 %add_ln185_12, i64 %add_ln185_9" [d5.cpp:185]   --->   Operation 637 'add' 'add_ln185_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 638 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln185_15 = add i28 %add_ln185_5, i28 %trunc_ln185_2" [d5.cpp:185]   --->   Operation 638 'add' 'add_ln185_15' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 639 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln185_16 = add i28 %add_ln185_13, i28 %trunc_ln185_5" [d5.cpp:185]   --->   Operation 639 'add' 'add_ln185_16' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184 = add i64 %mul_ln184_7, i64 %mul_ln184_5" [d5.cpp:184]   --->   Operation 640 'add' 'add_ln184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 641 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_1 = add i64 %add_ln184, i64 %mul_ln184_6" [d5.cpp:184]   --->   Operation 641 'add' 'add_ln184_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 642 [1/1] (1.08ns)   --->   "%add_ln184_2 = add i64 %mul_ln184_4, i64 %mul_ln184_1" [d5.cpp:184]   --->   Operation 642 'add' 'add_ln184_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 643 [1/1] (1.08ns)   --->   "%add_ln184_3 = add i64 %mul_ln184_3, i64 %mul_ln184_2" [d5.cpp:184]   --->   Operation 643 'add' 'add_ln184_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %add_ln184_2" [d5.cpp:184]   --->   Operation 644 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 645 'trunc' 'trunc_ln184_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_4 = add i64 %add_ln184_3, i64 %add_ln184_2" [d5.cpp:184]   --->   Operation 646 'add' 'add_ln184_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln184_2 = trunc i64 %add_ln184_1" [d5.cpp:184]   --->   Operation 647 'trunc' 'trunc_ln184_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_5 = add i28 %trunc_ln184_1, i28 %trunc_ln184" [d5.cpp:184]   --->   Operation 648 'add' 'add_ln184_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 649 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_6 = add i64 %add_ln184_4, i64 %add_ln184_1" [d5.cpp:184]   --->   Operation 649 'add' 'add_ln184_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 650 [1/1] (1.08ns)   --->   "%add_ln184_8 = add i64 %mul_ln165, i64 %mul_ln165_14" [d5.cpp:184]   --->   Operation 650 'add' 'add_ln184_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 651 [1/1] (1.08ns)   --->   "%add_ln184_9 = add i64 %mul_ln165_9, i64 %mul_ln165_17" [d5.cpp:184]   --->   Operation 651 'add' 'add_ln184_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln184_3 = trunc i64 %add_ln184_8" [d5.cpp:184]   --->   Operation 652 'trunc' 'trunc_ln184_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln184_4 = trunc i64 %add_ln184_9" [d5.cpp:184]   --->   Operation 653 'trunc' 'trunc_ln184_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_10 = add i64 %add_ln184_9, i64 %add_ln184_8" [d5.cpp:184]   --->   Operation 654 'add' 'add_ln184_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_14 = add i28 %trunc_ln184_4, i28 %trunc_ln184_3" [d5.cpp:184]   --->   Operation 655 'add' 'add_ln184_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 656 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_16 = add i64 %add_ln184_13, i64 %add_ln184_10" [d5.cpp:184]   --->   Operation 656 'add' 'add_ln184_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 657 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln184_17 = add i28 %add_ln184_5, i28 %trunc_ln184_2" [d5.cpp:184]   --->   Operation 657 'add' 'add_ln184_17' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 658 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln184_18 = add i28 %add_ln184_15, i28 %add_ln184_14" [d5.cpp:184]   --->   Operation 658 'add' 'add_ln184_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 659 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_39 = add i28 %add_ln190_9, i28 %trunc_ln190_4" [d5.cpp:200]   --->   Operation 659 'add' 'add_ln200_39' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 660 [1/1] (0.00ns)   --->   "%lshr_ln201_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200, i32 28, i32 63" [d5.cpp:201]   --->   Operation 660 'partselect' 'lshr_ln201_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln201_3 = zext i36 %lshr_ln201_1" [d5.cpp:201]   --->   Operation 661 'zext' 'zext_ln201_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i64 %add159_13291_loc_load" [d5.cpp:197]   --->   Operation 662 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200, i32 28, i32 55" [d5.cpp:201]   --->   Operation 663 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln201_2 = add i64 %add159_13291_loc_load, i64 %zext_ln201_3" [d5.cpp:201]   --->   Operation 664 'add' 'add_ln201_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 665 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln201_1 = add i64 %add_ln201_2, i64 %add_ln197" [d5.cpp:201]   --->   Operation 665 'add' 'add_ln201_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln201_4 = add i28 %trunc_ln197, i28 %trunc_ln" [d5.cpp:201]   --->   Operation 666 'add' 'add_ln201_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 667 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln201_3 = add i28 %add_ln201_4, i28 %trunc_ln197_1" [d5.cpp:201]   --->   Operation 667 'add' 'add_ln201_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 668 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 63" [d5.cpp:202]   --->   Operation 668 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i36 %lshr_ln3" [d5.cpp:202]   --->   Operation 669 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i64 %add159_12290_loc_load" [d5.cpp:196]   --->   Operation 670 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 55" [d5.cpp:202]   --->   Operation 671 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln202_1 = add i64 %add159_12290_loc_load, i64 %zext_ln202" [d5.cpp:202]   --->   Operation 672 'add' 'add_ln202_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 673 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln202 = add i64 %add_ln202_1, i64 %add_ln196_1" [d5.cpp:202]   --->   Operation 673 'add' 'add_ln202' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln202_2 = add i28 %trunc_ln196, i28 %trunc_ln1" [d5.cpp:202]   --->   Operation 674 'add' 'add_ln202_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 675 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln202_2, i28 %trunc_ln196_1" [d5.cpp:202]   --->   Operation 675 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 676 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln202, i32 28, i32 63" [d5.cpp:203]   --->   Operation 676 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i36 %lshr_ln4" [d5.cpp:203]   --->   Operation 677 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 678 [1/1] (1.08ns)   --->   "%add_ln195 = add i64 %mul_ln195_2, i64 %mul_ln195_1" [d5.cpp:195]   --->   Operation 678 'add' 'add_ln195' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 679 [1/1] (1.08ns)   --->   "%add_ln195_1 = add i64 %mul_ln195_3, i64 %mul_ln195" [d5.cpp:195]   --->   Operation 679 'add' 'add_ln195_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i64 %add_ln195" [d5.cpp:195]   --->   Operation 680 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i64 %add_ln195_1" [d5.cpp:195]   --->   Operation 681 'trunc' 'trunc_ln195_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_2 = add i64 %add_ln195_1, i64 %add_ln195" [d5.cpp:195]   --->   Operation 682 'add' 'add_ln195_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln195_2 = trunc i64 %add159_11289_loc_load" [d5.cpp:195]   --->   Operation 683 'trunc' 'trunc_ln195_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_3 = add i28 %trunc_ln195_1, i28 %trunc_ln195" [d5.cpp:195]   --->   Operation 684 'add' 'add_ln195_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln202, i32 28, i32 55" [d5.cpp:203]   --->   Operation 685 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 686 [1/1] (1.08ns)   --->   "%add_ln203_1 = add i64 %add159_11289_loc_load, i64 %zext_ln203" [d5.cpp:203]   --->   Operation 686 'add' 'add_ln203_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 687 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i64 %add_ln203_1, i64 %add_ln195_2" [d5.cpp:203]   --->   Operation 687 'add' 'add_ln203' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 688 [1/1] (0.97ns)   --->   "%add_ln203_2 = add i28 %trunc_ln195_2, i28 %trunc_ln2" [d5.cpp:203]   --->   Operation 688 'add' 'add_ln203_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 689 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln203_2, i28 %add_ln195_3" [d5.cpp:203]   --->   Operation 689 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 690 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln203, i32 28, i32 63" [d5.cpp:204]   --->   Operation 690 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 691 [1/1] (1.08ns)   --->   "%add_ln194 = add i64 %mul_ln194_2, i64 %mul_ln194_1" [d5.cpp:194]   --->   Operation 691 'add' 'add_ln194' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_1 = add i64 %mul_ln194_3, i64 %mul_ln194" [d5.cpp:194]   --->   Operation 692 'add' 'add_ln194_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 693 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln194_2 = add i64 %add_ln194_1, i64 %mul_ln194_4" [d5.cpp:194]   --->   Operation 693 'add' 'add_ln194_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i64 %add_ln194" [d5.cpp:194]   --->   Operation 694 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = trunc i64 %add_ln194_2" [d5.cpp:194]   --->   Operation 695 'trunc' 'trunc_ln194_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln203, i32 28, i32 55" [d5.cpp:204]   --->   Operation 696 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193 = add i64 %mul_ln193_1, i64 %mul_ln193_3" [d5.cpp:193]   --->   Operation 697 'add' 'add_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 698 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_1 = add i64 %add_ln193, i64 %mul_ln193_2" [d5.cpp:193]   --->   Operation 698 'add' 'add_ln193_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_2 = add i64 %mul_ln193_4, i64 %mul_ln193" [d5.cpp:193]   --->   Operation 699 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 700 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_3 = add i64 %add_ln193_2, i64 %mul_ln193_5" [d5.cpp:193]   --->   Operation 700 'add' 'add_ln193_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 701 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i64 %add_ln193_3" [d5.cpp:193]   --->   Operation 702 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192 = add i64 %mul_ln192_1, i64 %mul_ln192_3" [d5.cpp:192]   --->   Operation 703 'add' 'add_ln192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 704 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln192_1 = add i64 %add_ln192, i64 %mul_ln192_2" [d5.cpp:192]   --->   Operation 704 'add' 'add_ln192_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 705 [1/1] (1.08ns)   --->   "%add_ln192_2 = add i64 %mul_ln192_5, i64 %mul_ln192_4" [d5.cpp:192]   --->   Operation 705 'add' 'add_ln192_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 706 [1/1] (1.08ns)   --->   "%add_ln192_3 = add i64 %mul_ln192_6, i64 %mul_ln192" [d5.cpp:192]   --->   Operation 706 'add' 'add_ln192_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 707 'trunc' 'trunc_ln192' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln192_1 = trunc i64 %add_ln192_3" [d5.cpp:192]   --->   Operation 708 'trunc' 'trunc_ln192_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 709 [1/1] (1.08ns)   --->   "%add_ln192_4 = add i64 %add_ln192_3, i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 709 'add' 'add_ln192_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln192_2 = trunc i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 710 'trunc' 'trunc_ln192_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 711 [1/1] (0.97ns)   --->   "%add_ln192_6 = add i28 %trunc_ln192_1, i28 %trunc_ln192" [d5.cpp:192]   --->   Operation 711 'add' 'add_ln192_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 712 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln207 = add i28 %add_ln191_9, i28 %trunc_ln191_4" [d5.cpp:207]   --->   Operation 712 'add' 'add_ln207' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_1 = add i28 %trunc_ln200_13, i28 %trunc_ln200_11" [d5.cpp:208]   --->   Operation 713 'add' 'add_ln208_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 714 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_2 = add i28 %add_ln208_1, i28 %trunc_ln200_s" [d5.cpp:208]   --->   Operation 714 'add' 'add_ln208_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_6 = add i28 %add_ln208_5, i28 %add_ln208_2" [d5.cpp:208]   --->   Operation 715 'add' 'add_ln208_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_8 = add i28 %add_ln208_7, i28 %trunc_ln200_2" [d5.cpp:208]   --->   Operation 716 'add' 'add_ln208_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_9 = add i28 %trunc_ln200_5, i28 %trunc_ln200_1" [d5.cpp:208]   --->   Operation 717 'add' 'add_ln208_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 718 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_10 = add i28 %add_ln208_9, i28 %trunc_ln200_6" [d5.cpp:208]   --->   Operation 718 'add' 'add_ln208_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 719 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_11 = add i28 %add_ln208_10, i28 %add_ln208_8" [d5.cpp:208]   --->   Operation 719 'add' 'add_ln208_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 720 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_3 = add i28 %add_ln208_11, i28 %add_ln208_6" [d5.cpp:208]   --->   Operation 720 'add' 'add_ln208_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 721 [1/1] (0.97ns)   --->   "%add_ln209_3 = add i28 %trunc_ln200_17, i28 %trunc_ln200_16" [d5.cpp:209]   --->   Operation 721 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_4 = add i28 %trunc_ln200_19, i28 %trunc_ln200_22" [d5.cpp:209]   --->   Operation 722 'add' 'add_ln209_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 723 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i28 %add_ln209_4, i28 %trunc_ln200_18" [d5.cpp:209]   --->   Operation 723 'add' 'add_ln209_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_6 = add i28 %add_ln209_5, i28 %add_ln209_3" [d5.cpp:209]   --->   Operation 724 'add' 'add_ln209_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 725 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_7 = add i28 %trunc_ln200_23, i28 %trunc_ln200_24" [d5.cpp:209]   --->   Operation 725 'add' 'add_ln209_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_8 = add i28 %trunc_ln189_1, i28 %trunc_ln200_12" [d5.cpp:209]   --->   Operation 726 'add' 'add_ln209_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 727 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_9 = add i28 %add_ln209_8, i28 %trunc_ln189" [d5.cpp:209]   --->   Operation 727 'add' 'add_ln209_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 728 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_10 = add i28 %add_ln209_9, i28 %add_ln209_7" [d5.cpp:209]   --->   Operation 728 'add' 'add_ln209_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 729 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i28 %add_ln209_10, i28 %add_ln209_6" [d5.cpp:209]   --->   Operation 729 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 730 [1/1] (0.97ns)   --->   "%add_ln210 = add i28 %trunc_ln200_26, i28 %trunc_ln200_25" [d5.cpp:210]   --->   Operation 730 'add' 'add_ln210' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 731 [1/1] (0.97ns)   --->   "%add_ln210_1 = add i28 %trunc_ln200_29, i28 %trunc_ln200_30" [d5.cpp:210]   --->   Operation 731 'add' 'add_ln210_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 732 [1/1] (0.97ns)   --->   "%add_ln211 = add i28 %trunc_ln200_40, i28 %trunc_ln200_42" [d5.cpp:211]   --->   Operation 732 'add' 'add_ln211' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.73>
ST_31 : Operation 733 [1/1] (0.00ns)   --->   "%add159_10288_loc_load = load i64 %add159_10288_loc"   --->   Operation 733 'load' 'add159_10288_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 734 [1/1] (0.00ns)   --->   "%add159_9287_loc_load = load i64 %add159_9287_loc"   --->   Operation 734 'load' 'add159_9287_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 735 [1/1] (0.00ns)   --->   "%add159_8286_loc_load = load i64 %add159_8286_loc"   --->   Operation 735 'load' 'add159_8286_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 736 [1/1] (0.00ns)   --->   "%add289_2266_loc_load = load i64 %add289_2266_loc"   --->   Operation 736 'load' 'add289_2266_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 737 [1/1] (0.00ns)   --->   "%add289_1265_loc_load = load i64 %add289_1265_loc"   --->   Operation 737 'load' 'add289_1265_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_6 = add i64 %add_ln186_10, i64 %add_ln186_4" [d5.cpp:186]   --->   Operation 738 'add' 'add_ln186_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln186_4 = trunc i64 %add289_1265_loc_load" [d5.cpp:186]   --->   Operation 739 'trunc' 'trunc_ln186_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 740 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_65 = add i64 %add_ln186_6, i64 %add289_1265_loc_load" [d5.cpp:186]   --->   Operation 740 'add' 'arr_65' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_8 = add i28 %trunc_ln187_1, i28 %trunc_ln187" [d5.cpp:187]   --->   Operation 741 'add' 'add_ln187_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_4 = add i64 %add_ln187_7, i64 %add_ln187_2" [d5.cpp:187]   --->   Operation 742 'add' 'add_ln187_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln187_4 = trunc i64 %add289_2266_loc_load" [d5.cpp:187]   --->   Operation 743 'trunc' 'trunc_ln187_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 744 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln187_10 = add i28 %add_ln187_9, i28 %add_ln187_8" [d5.cpp:187]   --->   Operation 744 'add' 'add_ln187_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 745 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_66 = add i64 %add_ln187_4, i64 %add289_2266_loc_load" [d5.cpp:187]   --->   Operation 745 'add' 'arr_66' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_5 = add i28 %trunc_ln188_1, i28 %trunc_ln188" [d5.cpp:188]   --->   Operation 746 'add' 'add_ln188_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln200_32 = zext i66 %add_ln200_15" [d5.cpp:200]   --->   Operation 747 'zext' 'zext_ln200_32' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln200_36 = zext i67 %add_ln200_20" [d5.cpp:200]   --->   Operation 748 'zext' 'zext_ln200_36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 749 [1/1] (1.10ns)   --->   "%add_ln200_19 = add i68 %zext_ln200_36, i68 %zext_ln200_32" [d5.cpp:200]   --->   Operation 749 'add' 'add_ln200_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln200_20 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 67" [d5.cpp:200]   --->   Operation 750 'partselect' 'trunc_ln200_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln200_37 = zext i40 %trunc_ln200_20" [d5.cpp:200]   --->   Operation 751 'zext' 'zext_ln200_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln200_43 = zext i64 %arr_67" [d5.cpp:200]   --->   Operation 752 'zext' 'zext_ln200_43' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln200_21 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 55" [d5.cpp:200]   --->   Operation 753 'partselect' 'trunc_ln200_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln200_45 = zext i66 %add_ln200_22" [d5.cpp:200]   --->   Operation 754 'zext' 'zext_ln200_45' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln200_46 = zext i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 755 'zext' 'zext_ln200_46' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 756 [1/1] (1.08ns)   --->   "%add_ln200_24 = add i65 %zext_ln200_43, i65 %zext_ln200_37" [d5.cpp:200]   --->   Operation 756 'add' 'add_ln200_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln200_47 = zext i65 %add_ln200_24" [d5.cpp:200]   --->   Operation 757 'zext' 'zext_ln200_47' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 758 [1/1] (1.09ns)   --->   "%add_ln200_42 = add i65 %add_ln200_24, i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 758 'add' 'add_ln200_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 759 [1/1] (1.09ns)   --->   "%add_ln200_26 = add i66 %zext_ln200_47, i66 %zext_ln200_46" [d5.cpp:200]   --->   Operation 759 'add' 'add_ln200_26' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln200_39 = trunc i65 %add_ln200_42" [d5.cpp:200]   --->   Operation 760 'trunc' 'trunc_ln200_39' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln200_48 = zext i66 %add_ln200_26" [d5.cpp:200]   --->   Operation 761 'zext' 'zext_ln200_48' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 762 [1/1] (1.09ns)   --->   "%add_ln200_40 = add i56 %trunc_ln200_39, i56 %trunc_ln200_34" [d5.cpp:200]   --->   Operation 762 'add' 'add_ln200_40' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 763 [1/1] (1.10ns)   --->   "%add_ln200_25 = add i67 %zext_ln200_48, i67 %zext_ln200_45" [d5.cpp:200]   --->   Operation 763 'add' 'add_ln200_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln200_27 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_25, i32 28, i32 66" [d5.cpp:200]   --->   Operation 764 'partselect' 'trunc_ln200_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln200_49 = zext i39 %trunc_ln200_27" [d5.cpp:200]   --->   Operation 765 'zext' 'zext_ln200_49' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln200_50 = zext i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 766 'zext' 'zext_ln200_50' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln200_53 = zext i64 %arr_66" [d5.cpp:200]   --->   Operation 767 'zext' 'zext_ln200_53' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln200_28 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_40, i32 28, i32 55" [d5.cpp:200]   --->   Operation 768 'partselect' 'trunc_ln200_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 769 [1/1] (1.08ns)   --->   "%add_ln200_28 = add i65 %zext_ln200_53, i65 %zext_ln200_49" [d5.cpp:200]   --->   Operation 769 'add' 'add_ln200_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln200_55 = zext i65 %add_ln200_28" [d5.cpp:200]   --->   Operation 770 'zext' 'zext_ln200_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 771 [1/1] (1.09ns)   --->   "%add_ln200_30 = add i66 %zext_ln200_55, i66 %zext_ln200_50" [d5.cpp:200]   --->   Operation 771 'add' 'add_ln200_30' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i36 %lshr_ln5" [d5.cpp:204]   --->   Operation 772 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_3 = add i64 %add_ln194_2, i64 %add_ln194" [d5.cpp:194]   --->   Operation 773 'add' 'add_ln194_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln194_2 = trunc i64 %add159_10288_loc_load" [d5.cpp:194]   --->   Operation 774 'trunc' 'trunc_ln194_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_4 = add i28 %trunc_ln194_1, i28 %trunc_ln194" [d5.cpp:194]   --->   Operation 775 'add' 'add_ln194_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 776 [1/1] (1.08ns)   --->   "%add_ln204_1 = add i64 %add159_10288_loc_load, i64 %zext_ln204" [d5.cpp:204]   --->   Operation 776 'add' 'add_ln204_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 777 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln204 = add i64 %add_ln204_1, i64 %add_ln194_3" [d5.cpp:204]   --->   Operation 777 'add' 'add_ln204' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 778 [1/1] (0.97ns)   --->   "%add_ln204_2 = add i28 %trunc_ln194_2, i28 %trunc_ln3" [d5.cpp:204]   --->   Operation 778 'add' 'add_ln204_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 779 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln204_2, i28 %add_ln194_4" [d5.cpp:204]   --->   Operation 779 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 780 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln204, i32 28, i32 63" [d5.cpp:205]   --->   Operation 780 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i36 %lshr_ln6" [d5.cpp:205]   --->   Operation 781 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_4 = add i64 %add_ln193_3, i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 782 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i64 %add159_9287_loc_load" [d5.cpp:193]   --->   Operation 783 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 784 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_5 = add i28 %trunc_ln193_1, i28 %trunc_ln193" [d5.cpp:193]   --->   Operation 784 'add' 'add_ln193_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln204, i32 28, i32 55" [d5.cpp:205]   --->   Operation 785 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 786 [1/1] (1.08ns)   --->   "%add_ln205_1 = add i64 %add159_9287_loc_load, i64 %zext_ln205" [d5.cpp:205]   --->   Operation 786 'add' 'add_ln205_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 787 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln205 = add i64 %add_ln205_1, i64 %add_ln193_4" [d5.cpp:205]   --->   Operation 787 'add' 'add_ln205' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 788 [1/1] (0.97ns)   --->   "%add_ln205_2 = add i28 %trunc_ln193_2, i28 %trunc_ln4" [d5.cpp:205]   --->   Operation 788 'add' 'add_ln205_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 789 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln205_2, i28 %add_ln193_5" [d5.cpp:205]   --->   Operation 789 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 790 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln205, i32 28, i32 63" [d5.cpp:206]   --->   Operation 790 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i36 %lshr_ln7" [d5.cpp:206]   --->   Operation 791 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_5 = add i64 %add_ln192_4, i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 792 'add' 'add_ln192_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln192_3 = trunc i64 %add159_8286_loc_load" [d5.cpp:192]   --->   Operation 793 'trunc' 'trunc_ln192_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_7 = add i28 %add_ln192_6, i28 %trunc_ln192_2" [d5.cpp:192]   --->   Operation 794 'add' 'add_ln192_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln205, i32 28, i32 55" [d5.cpp:206]   --->   Operation 795 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 796 [1/1] (1.08ns)   --->   "%add_ln206_1 = add i64 %add159_8286_loc_load, i64 %zext_ln206" [d5.cpp:206]   --->   Operation 796 'add' 'add_ln206_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 797 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln206 = add i64 %add_ln206_1, i64 %add_ln192_5" [d5.cpp:206]   --->   Operation 797 'add' 'add_ln206' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 798 [1/1] (0.97ns)   --->   "%add_ln206_2 = add i28 %trunc_ln192_3, i28 %trunc_ln5" [d5.cpp:206]   --->   Operation 798 'add' 'add_ln206_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 799 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln206_2, i28 %add_ln192_7" [d5.cpp:206]   --->   Operation 799 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln206, i32 28, i32 63" [d5.cpp:207]   --->   Operation 800 'partselect' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i36 %trunc_ln207_1" [d5.cpp:207]   --->   Operation 801 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln206, i32 28, i32 55" [d5.cpp:207]   --->   Operation 802 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 803 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln6, i28 %add_ln207" [d5.cpp:207]   --->   Operation 803 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i28 %add_ln207" [d5.cpp:208]   --->   Operation 804 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 805 [1/1] (1.02ns)   --->   "%add_ln208 = add i37 %zext_ln207, i37 %zext_ln208" [d5.cpp:208]   --->   Operation 805 'add' 'add_ln208' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln208, i32 28, i32 36" [d5.cpp:208]   --->   Operation 806 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_2 = add i28 %add_ln210_1, i28 %add_ln210" [d5.cpp:210]   --->   Operation 807 'add' 'add_ln210_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_3 = add i28 %trunc_ln200_31, i28 %trunc_ln188_2" [d5.cpp:210]   --->   Operation 808 'add' 'add_ln210_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 809 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_4 = add i28 %add_ln188_5, i28 %trunc_ln200_21" [d5.cpp:210]   --->   Operation 809 'add' 'add_ln210_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 810 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_5 = add i28 %add_ln210_4, i28 %add_ln210_3" [d5.cpp:210]   --->   Operation 810 'add' 'add_ln210_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 811 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln210_5, i28 %add_ln210_2" [d5.cpp:210]   --->   Operation 811 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_1 = add i28 %add_ln211, i28 %trunc_ln200_41" [d5.cpp:211]   --->   Operation 812 'add' 'add_ln211_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_2 = add i28 %add_ln187_10, i28 %trunc_ln200_28" [d5.cpp:211]   --->   Operation 813 'add' 'add_ln211_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 814 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln211_3 = add i28 %add_ln211_2, i28 %trunc_ln187_4" [d5.cpp:211]   --->   Operation 814 'add' 'add_ln211_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 815 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln211_3, i28 %add_ln211_1" [d5.cpp:211]   --->   Operation 815 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 816 [1/1] (0.00ns)   --->   "%add212271_loc_load = load i64 %add212271_loc"   --->   Operation 816 'load' 'add212271_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 817 [1/1] (0.00ns)   --->   "%add289264_loc_load = load i64 %add289264_loc"   --->   Operation 817 'load' 'add289264_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln200_54 = zext i65 %add_ln200_27" [d5.cpp:200]   --->   Operation 818 'zext' 'zext_ln200_54' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln200_56 = zext i66 %add_ln200_30" [d5.cpp:200]   --->   Operation 819 'zext' 'zext_ln200_56' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 820 [1/1] (1.10ns)   --->   "%add_ln200_29 = add i67 %zext_ln200_56, i67 %zext_ln200_54" [d5.cpp:200]   --->   Operation 820 'add' 'add_ln200_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln200_32 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 66" [d5.cpp:200]   --->   Operation 821 'partselect' 'trunc_ln200_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln200_57 = zext i39 %trunc_ln200_32" [d5.cpp:200]   --->   Operation 822 'zext' 'zext_ln200_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln200_58 = zext i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 823 'zext' 'zext_ln200_58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln200_59 = zext i64 %arr_65" [d5.cpp:200]   --->   Operation 824 'zext' 'zext_ln200_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln200_33 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 55" [d5.cpp:200]   --->   Operation 825 'partselect' 'trunc_ln200_33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 826 [1/1] (1.08ns)   --->   "%add_ln200_36 = add i65 %zext_ln200_58, i65 %zext_ln200_57" [d5.cpp:200]   --->   Operation 826 'add' 'add_ln200_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln200_60 = zext i65 %add_ln200_36" [d5.cpp:200]   --->   Operation 827 'zext' 'zext_ln200_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 828 [1/1] (1.09ns)   --->   "%add_ln200_31 = add i66 %zext_ln200_60, i66 %zext_ln200_59" [d5.cpp:200]   --->   Operation 828 'add' 'add_ln200_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 65" [d5.cpp:200]   --->   Operation 829 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln200_64 = zext i38 %tmp_s" [d5.cpp:200]   --->   Operation 830 'zext' 'zext_ln200_64' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_7 = add i64 %add_ln185_14, i64 %add_ln185_6" [d5.cpp:185]   --->   Operation 831 'add' 'add_ln185_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln185_6 = trunc i64 %add289264_loc_load" [d5.cpp:185]   --->   Operation 832 'trunc' 'trunc_ln185_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 833 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_17 = add i28 %add_ln185_16, i28 %add_ln185_15" [d5.cpp:185]   --->   Operation 833 'add' 'add_ln185_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln200_35 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 55" [d5.cpp:200]   --->   Operation 834 'partselect' 'trunc_ln200_35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 835 [1/1] (1.08ns)   --->   "%add_ln200_37 = add i64 %add289264_loc_load, i64 %zext_ln200_64" [d5.cpp:200]   --->   Operation 835 'add' 'add_ln200_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 836 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_32 = add i64 %add_ln200_37, i64 %add_ln185_7" [d5.cpp:200]   --->   Operation 836 'add' 'add_ln200_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 837 [1/1] (0.00ns)   --->   "%lshr_ln200_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 63" [d5.cpp:200]   --->   Operation 837 'partselect' 'lshr_ln200_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln200_65 = zext i36 %lshr_ln200_7" [d5.cpp:200]   --->   Operation 838 'zext' 'zext_ln200_65' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_7 = add i64 %add_ln184_16, i64 %add_ln184_6" [d5.cpp:184]   --->   Operation 839 'add' 'add_ln184_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 840 [1/1] (0.00ns)   --->   "%trunc_ln184_7 = trunc i64 %add212271_loc_load" [d5.cpp:184]   --->   Operation 840 'trunc' 'trunc_ln184_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_19 = add i28 %add_ln184_18, i28 %add_ln184_17" [d5.cpp:184]   --->   Operation 841 'add' 'add_ln184_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln200_36 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 55" [d5.cpp:200]   --->   Operation 842 'partselect' 'trunc_ln200_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 843 [1/1] (1.08ns)   --->   "%add_ln200_38 = add i64 %add212271_loc_load, i64 %zext_ln200_65" [d5.cpp:200]   --->   Operation 843 'add' 'add_ln200_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 844 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_33 = add i64 %add_ln200_38, i64 %add_ln184_7" [d5.cpp:200]   --->   Operation 844 'add' 'add_ln200_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln200_37 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 63" [d5.cpp:200]   --->   Operation 845 'partselect' 'trunc_ln200_37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln212 = add i28 %add_ln186_13, i28 %trunc_ln186_4" [d5.cpp:212]   --->   Operation 846 'add' 'add_ln212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 847 [1/1] (0.97ns)   --->   "%add_ln212_1 = add i28 %trunc_ln200_43, i28 %trunc_ln200_33" [d5.cpp:212]   --->   Operation 847 'add' 'add_ln212_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 848 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln212_1, i28 %add_ln212" [d5.cpp:212]   --->   Operation 848 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 849 [1/1] (0.97ns)   --->   "%add_ln213 = add i28 %trunc_ln185_6, i28 %trunc_ln200_35" [d5.cpp:213]   --->   Operation 849 'add' 'add_ln213' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 850 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln213, i28 %add_ln185_17" [d5.cpp:213]   --->   Operation 850 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 851 [1/1] (0.97ns)   --->   "%add_ln214 = add i28 %trunc_ln184_7, i28 %trunc_ln200_36" [d5.cpp:214]   --->   Operation 851 'add' 'add_ln214' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 852 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln214, i28 %add_ln184_19" [d5.cpp:214]   --->   Operation 852 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 55" [d5.cpp:215]   --->   Operation 853 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i62 %trunc_ln219_1" [d5.cpp:219]   --->   Operation 854 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 855 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln219" [d5.cpp:219]   --->   Operation 855 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 856 [1/1] (7.30ns)   --->   "%empty_43 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d5.cpp:219]   --->   Operation 856 'writereq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 3.46>
ST_33 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln200_61 = zext i36 %trunc_ln200_37" [d5.cpp:200]   --->   Operation 857 'zext' 'zext_ln200_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln200_62 = zext i28 %add_ln200_39" [d5.cpp:200]   --->   Operation 858 'zext' 'zext_ln200_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 859 [1/1] (1.02ns)   --->   "%add_ln200_34 = add i37 %zext_ln200_61, i37 %zext_ln200_62" [d5.cpp:200]   --->   Operation 859 'add' 'add_ln200_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln200_34, i32 28, i32 36" [d5.cpp:200]   --->   Operation 860 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln200_66 = zext i9 %tmp_76" [d5.cpp:200]   --->   Operation 861 'zext' 'zext_ln200_66' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln200_67 = zext i9 %tmp_76" [d5.cpp:200]   --->   Operation 862 'zext' 'zext_ln200_67' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 863 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln200_67, i28 %add_ln200_1" [d5.cpp:200]   --->   Operation 863 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i28 %add_ln200_1" [d5.cpp:201]   --->   Operation 864 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 865 [1/1] (0.97ns)   --->   "%add_ln201 = add i29 %zext_ln200_66, i29 %zext_ln201" [d5.cpp:201]   --->   Operation 865 'add' 'add_ln201' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 866 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln201, i32 28" [d5.cpp:201]   --->   Operation 866 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i1 %tmp" [d5.cpp:201]   --->   Operation 867 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i28 %add_ln201_3" [d5.cpp:201]   --->   Operation 868 'zext' 'zext_ln201_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 869 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln201_2, i29 %zext_ln201_1" [d5.cpp:201]   --->   Operation 869 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i9 %tmp_77" [d5.cpp:208]   --->   Operation 870 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i9 %tmp_77" [d5.cpp:208]   --->   Operation 871 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_12 = add i28 %add_ln208_3, i28 %zext_ln200_67" [d5.cpp:208]   --->   Operation 872 'add' 'add_ln208_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 873 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i28 %add_ln208_12, i28 %zext_ln208_2" [d5.cpp:208]   --->   Operation 873 'add' 'out1_w_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i28 %add_ln208_3" [d5.cpp:209]   --->   Operation 874 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209 = add i29 %zext_ln209, i29 %zext_ln200_66" [d5.cpp:209]   --->   Operation 875 'add' 'add_ln209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 876 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_1 = add i29 %add_ln209, i29 %zext_ln208_1" [d5.cpp:209]   --->   Operation 876 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln209_1, i32 28" [d5.cpp:209]   --->   Operation 877 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i1 %tmp_71" [d5.cpp:209]   --->   Operation 878 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i28 %add_ln209_2" [d5.cpp:209]   --->   Operation 879 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 880 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln209_2, i29 %zext_ln209_1" [d5.cpp:209]   --->   Operation 880 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 881 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln7, i28 %add_ln200_39" [d5.cpp:215]   --->   Operation 881 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 882 [2/2] (0.48ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 882 'call' 'call_ln219' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 883 [1/2] (0.00ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 883 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 884 [5/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 884 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 885 [4/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 885 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 886 [3/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 886 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 887 [2/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 887 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 888 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18" [d5.cpp:3]   --->   Operation 888 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 889 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 16, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 889 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 890 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 890 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 891 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_12, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_10, void @empty, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 891 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 892 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 892 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 893 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_12, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_10, void @empty_2, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 893 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 894 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 894 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 895 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_12, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_10, void @empty_17, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 895 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 896 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 896 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 897 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_10, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 897 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 898 [1/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 898 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 899 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [d5.cpp:223]   --->   Operation 899 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d5.cpp:18) [89]  (0.000 ns)
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln18', d5.cpp:18) to 'test_Pipeline_ARRAY_1_READ' [91]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d5.cpp:25) [110]  (0.000 ns)
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln25', d5.cpp:25) to 'test_Pipeline_ARRAY_2_READ' [112]  (1.216 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 4.505ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.318 ns)
'mul' operation ('mul_ln70_27', d5.cpp:70) [178]  (2.102 ns)
	'add' operation ('add_ln70_18', d5.cpp:70) [197]  (1.085 ns)

 <State 24>: 5.751ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.318 ns)
'mul' operation ('mul_ln70_16', d5.cpp:70) [163]  (2.102 ns)
	'add' operation ('add_ln70_10', d5.cpp:70) [189]  (1.085 ns)
	'add' operation ('add_ln70_11', d5.cpp:70) [190]  (0.000 ns)
	'add' operation ('arr', d5.cpp:70) [193]  (0.819 ns)
	'call' operation ('call_ln70', d5.cpp:70) to 'test_Pipeline_VITIS_LOOP_77_9' [200]  (0.427 ns)

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.427ns
The critical path consists of the following:
	'load' operation ('add159_6284_loc_load') on local variable 'add159_6284_loc' [209]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_99_13' [216]  (0.427 ns)

 <State 27>: 0.797ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_99_13' [216]  (0.797 ns)

 <State 28>: 0.672ns
The critical path consists of the following:
	'load' operation ('add212_6277_loc_load') on local variable 'add212_6277_loc' [217]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_130_19' [226]  (0.672 ns)

 <State 29>: 5.598ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.318 ns)
'mul' operation ('mul_ln200_8', d5.cpp:200) [465]  (2.102 ns)
	'add' operation ('add_ln200_2', d5.cpp:200) [480]  (1.085 ns)
	'add' operation ('add_ln200_3', d5.cpp:200) [482]  (1.093 ns)

 <State 30>: 7.127ns
The critical path consists of the following:
	'load' operation ('add159_7285_loc_load') on local variable 'add159_7285_loc' [208]  (0.000 ns)
	'add' operation ('arr', d5.cpp:191) [411]  (0.819 ns)
	'add' operation ('add_ln200_10', d5.cpp:200) [497]  (0.822 ns)
	'add' operation ('add_ln200_12', d5.cpp:200) [499]  (1.100 ns)
	'add' operation ('add_ln200_11', d5.cpp:200) [503]  (1.108 ns)
	'add' operation ('add_ln200_17', d5.cpp:200) [537]  (1.085 ns)
	'add' operation ('add_ln200_18', d5.cpp:200) [539]  (1.093 ns)
	'add' operation ('add_ln200_20', d5.cpp:200) [541]  (1.100 ns)

 <State 31>: 6.737ns
The critical path consists of the following:
	'load' operation ('add159_10288_loc_load') on local variable 'add159_10288_loc' [205]  (0.000 ns)
	'add' operation ('add_ln204_1', d5.cpp:204) [732]  (1.085 ns)
	'add' operation ('add_ln204', d5.cpp:204) [733]  (0.819 ns)
	'add' operation ('add_ln205_1', d5.cpp:205) [748]  (1.085 ns)
	'add' operation ('add_ln205', d5.cpp:205) [749]  (0.819 ns)
	'add' operation ('add_ln206_1', d5.cpp:206) [767]  (1.085 ns)
	'add' operation ('add_ln206', d5.cpp:206) [768]  (0.819 ns)
	'add' operation ('add_ln208', d5.cpp:208) [777]  (1.025 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d5.cpp:219) [833]  (0.000 ns)
	bus request operation ('empty_43', d5.cpp:219) on port 'mem' (d5.cpp:219) [834]  (7.300 ns)

 <State 33>: 3.464ns
The critical path consists of the following:
	'add' operation ('add_ln200_34', d5.cpp:200) [675]  (1.025 ns)
	'add' operation ('add_ln201', d5.cpp:201) [681]  (0.975 ns)
	'add' operation ('out1_w', d5.cpp:201) [695]  (0.975 ns)
	'call' operation ('call_ln219', d5.cpp:219) to 'test_Pipeline_ARRAY_WRITE' [835]  (0.489 ns)

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', d5.cpp:223) on port 'mem' (d5.cpp:223) [836]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', d5.cpp:223) on port 'mem' (d5.cpp:223) [836]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', d5.cpp:223) on port 'mem' (d5.cpp:223) [836]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', d5.cpp:223) on port 'mem' (d5.cpp:223) [836]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', d5.cpp:223) on port 'mem' (d5.cpp:223) [836]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
