# compile vhdl design source files
vhdl xil_defaultlib  "../../../ulateste.srcs/sources_1/new/ulateste.vhd"
vhdl xil_defaultlib  "../../../ulateste.srcs/sim_1/new/s_ula.vhd"

# Do not sort compile order
nosort
