--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed May 22 17:58:29 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     topModule
Constraint file: topModule_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk503 [get_nets top_test0_c]
            350 items scored, 206 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.917ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \spi_0/spi_slave_0/rx_buf[7]_234  (from top_test0_c +)
   Destination:    FD1S3DX    D              \spi_0/spi_slave_0/miso_268  (to top_test0_c -)

   Delay:                   9.592ns  (15.4% logic, 84.6% route), 8 logic levels.

 Constraint Details:

      9.592ns data_path \spi_0/spi_slave_0/rx_buf[7]_234 to \spi_0/spi_slave_0/miso_268 violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 6.917ns

 Path Details: \spi_0/spi_slave_0/rx_buf[7]_234 to \spi_0/spi_slave_0/miso_268

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \spi_0/spi_slave_0/rx_buf[7]_234 (from top_test0_c)
Route         1   e 1.020                                  \spi_0/spi_slave_0/rx_buf[7]
LUT4        ---     0.166              B to Z              \spi_0/spi_slave_0/i4912_4_lut
Route         5   e 1.341                                  spi_rx_data[7]
LUT4        ---     0.166              C to Z              \spi_ctrl_0/i4884_4_lut_4_lut_4_lut
Route         4   e 1.297                                  spi_tx_data[7]
LUT4        ---     0.166              A to Z              \spi_0/spi_slave_0/i4788_4_lut_4_lut_3_lut_4_lut
Route         2   e 1.158                                  \spi_0/spi_slave_0/n6889
LUT4        ---     0.166              C to Z              \spi_0/spi_slave_0/i1759_3_lut
Route         3   e 1.239                                  \spi_0/spi_slave_0/tx_buf[7]
LUT4        ---     0.166              B to Z              \spi_0/spi_slave_0/mux_428_Mux_1_i7_4_lut
Route         1   e 1.020                                  \spi_0/spi_slave_0/miso_N_670
LUT4        ---     0.166              D to Z              \spi_0/spi_slave_0/tx_buf_7__I_0_3_lut_4_lut
Route         1   e 0.020                                  \spi_0/spi_slave_0/miso_N_669
MUXL5       ---     0.116           ALUT to Z              \spi_0/spi_slave_0/miso_I_0
Route         1   e 1.020                                  \spi_0/spi_slave_0/miso_N_668
                  --------
                    9.592  (15.4% logic, 84.6% route), 8 logic levels.


Error:  The following path violates requirements by 5.733ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \spi_0/spi_slave_0/rx_buf[7]_234  (from top_test0_c +)
   Destination:    FD1S3DX    D              \spi_0/spi_slave_0/tx_buf_i0_i7_1757_1758_reset  (to top_test0_c -)

   Delay:                   8.408ns  (14.2% logic, 85.8% route), 6 logic levels.

 Constraint Details:

      8.408ns data_path \spi_0/spi_slave_0/rx_buf[7]_234 to \spi_0/spi_slave_0/tx_buf_i0_i7_1757_1758_reset violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 5.733ns

 Path Details: \spi_0/spi_slave_0/rx_buf[7]_234 to \spi_0/spi_slave_0/tx_buf_i0_i7_1757_1758_reset

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \spi_0/spi_slave_0/rx_buf[7]_234 (from top_test0_c)
Route         1   e 1.020                                  \spi_0/spi_slave_0/rx_buf[7]
LUT4        ---     0.166              B to Z              \spi_0/spi_slave_0/i4912_4_lut
Route         5   e 1.341                                  spi_rx_data[7]
LUT4        ---     0.166              C to Z              \spi_ctrl_0/i4884_4_lut_4_lut_4_lut
Route         4   e 1.297                                  spi_tx_data[7]
LUT4        ---     0.166              A to Z              \spi_0/spi_slave_0/i4788_4_lut_4_lut_3_lut_4_lut
Route         2   e 1.158                                  \spi_0/spi_slave_0/n6889
LUT4        ---     0.166              C to Z              \spi_0/spi_slave_0/i1759_3_lut
Route         3   e 1.239                                  \spi_0/spi_slave_0/tx_buf[7]
LUT4        ---     0.166              D to Z              \spi_0/spi_slave_0/tx_buf_i1_i8_3_lut_4_lut
Route         2   e 1.158                                  \spi_0/spi_slave_0/n9
                  --------
                    8.408  (14.2% logic, 85.8% route), 6 logic levels.


Error:  The following path violates requirements by 5.733ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \spi_0/spi_slave_0/rx_buf[7]_234  (from top_test0_c +)
   Destination:    FD1S3DX    D              \spi_0/spi_slave_0/tx_buf_i0_i0_1761_1762_reset  (to top_test0_c -)

   Delay:                   8.408ns  (14.2% logic, 85.8% route), 6 logic levels.

 Constraint Details:

      8.408ns data_path \spi_0/spi_slave_0/rx_buf[7]_234 to \spi_0/spi_slave_0/tx_buf_i0_i0_1761_1762_reset violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 5.733ns

 Path Details: \spi_0/spi_slave_0/rx_buf[7]_234 to \spi_0/spi_slave_0/tx_buf_i0_i0_1761_1762_reset

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \spi_0/spi_slave_0/rx_buf[7]_234 (from top_test0_c)
Route         1   e 1.020                                  \spi_0/spi_slave_0/rx_buf[7]
LUT4        ---     0.166              B to Z              \spi_0/spi_slave_0/i4912_4_lut
Route         5   e 1.341                                  spi_rx_data[7]
LUT4        ---     0.166              C to Z              \spi_ctrl_0/i4884_4_lut_4_lut_4_lut
Route         4   e 1.297                                  spi_tx_data[7]
LUT4        ---     0.166              A to Z              \spi_0/spi_slave_0/i4788_4_lut_4_lut_3_lut_4_lut
Route         2   e 1.158                                  \spi_0/spi_slave_0/n6889
LUT4        ---     0.166              C to Z              \spi_0/spi_slave_0/i1759_3_lut
Route         3   e 1.239                                  \spi_0/spi_slave_0/tx_buf[7]
LUT4        ---     0.166              C to Z              \spi_0/spi_slave_0/tx_buf_i1_i1_3_lut_4_lut
Route         2   e 1.158                                  \spi_0/spi_slave_0/n16
                  --------
                    8.408  (14.2% logic, 85.8% route), 6 logic levels.

Warning: 9.417 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk502 [get_nets top_test6_c]
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.183ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \packetReader_0/symCounter_i0_i0  (from top_test6_c +)
   Destination:    FD1S3JX    D              \packetReader_0/symCounter_i0_i0  (to top_test6_c +)

   Delay:                   2.992ns  (17.7% logic, 82.3% route), 2 logic levels.

 Constraint Details:

      2.992ns data_path \packetReader_0/symCounter_i0_i0 to \packetReader_0/symCounter_i0_i0 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.183ns

 Path Details: \packetReader_0/symCounter_i0_i0 to \packetReader_0/symCounter_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \packetReader_0/symCounter_i0_i0 (from top_test6_c)
Route         5   e 1.441                                  \packetReader_0/symCounter[0]
LUT4        ---     0.166              B to Z              \packetReader_0/i3715_4_lut
Route         1   e 1.020                                  \packetReader_0/n2571
                  --------
                    2.992  (17.7% logic, 82.3% route), 2 logic levels.


Passed:  The following path meets requirements by 2.183ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \packetReader_0/symCounter_i0_i0  (from top_test6_c +)
   Destination:    FD1P3JX    D              \packetReader_0/symCounter_i0_i2  (to top_test6_c +)

   Delay:                   2.992ns  (17.7% logic, 82.3% route), 2 logic levels.

 Constraint Details:

      2.992ns data_path \packetReader_0/symCounter_i0_i0 to \packetReader_0/symCounter_i0_i2 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.183ns

 Path Details: \packetReader_0/symCounter_i0_i0 to \packetReader_0/symCounter_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \packetReader_0/symCounter_i0_i0 (from top_test6_c)
Route         5   e 1.441                                  \packetReader_0/symCounter[0]
LUT4        ---     0.166              C to Z              \packetReader_0/i3725_3_lut
Route         1   e 1.020                                  \packetReader_0/n4922
                  --------
                    2.992  (17.7% logic, 82.3% route), 2 logic levels.


Passed:  The following path meets requirements by 2.183ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \packetReader_0/symCounter_i0_i0  (from top_test6_c +)
   Destination:    FD1P3JX    D              \packetReader_0/symCounter_i0_i1  (to top_test6_c +)

   Delay:                   2.992ns  (17.7% logic, 82.3% route), 2 logic levels.

 Constraint Details:

      2.992ns data_path \packetReader_0/symCounter_i0_i0 to \packetReader_0/symCounter_i0_i1 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.183ns

 Path Details: \packetReader_0/symCounter_i0_i0 to \packetReader_0/symCounter_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \packetReader_0/symCounter_i0_i0 (from top_test6_c)
Route         5   e 1.441                                  \packetReader_0/symCounter[0]
LUT4        ---     0.166              B to Z              \packetReader_0/i4740_2_lut
Route         1   e 1.020                                  \packetReader_0/n5946
                  --------
                    2.992  (17.7% logic, 82.3% route), 2 logic levels.

Report: 2.817 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk501 [get_nets top_test2_c]
            1176 items scored, 807 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.574ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \spi_ctrl_0/spi_current_state_FSM_i8  (from top_test2_c +)
   Destination:    FD1P3DX    D              ble_flag_spi_pkt_119  (to top_test2_c -)

   Delay:                  10.249ns  (13.4% logic, 86.6% route), 7 logic levels.

 Constraint Details:

     10.249ns data_path \spi_ctrl_0/spi_current_state_FSM_i8 to ble_flag_spi_pkt_119 violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 7.574ns

 Path Details: \spi_ctrl_0/spi_current_state_FSM_i8 to ble_flag_spi_pkt_119

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \spi_ctrl_0/spi_current_state_FSM_i8 (from top_test2_c)
Route         4   e 1.397                                  \spi_ctrl_0/n697
LUT4        ---     0.166              C to Z              \spi_ctrl_0/i3_4_lut
Route         2   e 1.158                                  \spi_ctrl_0/spi_rst_N_538
MOFX0       ---     0.179             C0 to Z              \spi_ctrl_0/i5117
Route        45   e 1.781                                  spi_rst
LUT4        ---     0.166              A to Z              \spi_0/spi_slave_0/i4914_2_lut_3_lut_3_lut
Route         2   e 1.158                                  \spi_0/spi_slave_0/n6121
LUT4        ---     0.166              C to Z              \spi_0/spi_slave_0/i4912_4_lut
Route         5   e 1.341                                  spi_rx_data[7]
LUT4        ---     0.166              C to Z              i4618_3_lut
Route         1   e 1.020                                  n5845
LUT4        ---     0.166              B to Z              i1_4_lut_adj_57
Route         1   e 1.020                                  n1
                  --------
                   10.249  (13.4% logic, 86.6% route), 7 logic levels.


Error:  The following path violates requirements by 7.574ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \spi_ctrl_0/spi_current_state_FSM_i8  (from top_test2_c +)
   Destination:    FD1P3DX    D              ble_flag_spi_pkt_119  (to top_test2_c -)

   Delay:                  10.249ns  (13.4% logic, 86.6% route), 7 logic levels.

 Constraint Details:

     10.249ns data_path \spi_ctrl_0/spi_current_state_FSM_i8 to ble_flag_spi_pkt_119 violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 7.574ns

 Path Details: \spi_ctrl_0/spi_current_state_FSM_i8 to ble_flag_spi_pkt_119

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \spi_ctrl_0/spi_current_state_FSM_i8 (from top_test2_c)
Route         4   e 1.397                                  \spi_ctrl_0/n697
LUT4        ---     0.166              C to Z              \spi_ctrl_0/i3_4_lut
Route         2   e 1.158                                  \spi_ctrl_0/spi_rst_N_538
MOFX0       ---     0.179             C0 to Z              \spi_ctrl_0/i5117
Route        45   e 1.781                                  spi_rst
LUT4        ---     0.166              A to Z              \spi_0/spi_slave_0/i4914_2_lut_3_lut_3_lut
Route         2   e 1.158                                  \spi_0/spi_slave_0/n6121
LUT4        ---     0.166              C to Z              \spi_0/spi_slave_0/i4904_4_lut
Route         5   e 1.341                                  spi_rx_data[5]
LUT4        ---     0.166              A to Z              i4618_3_lut
Route         1   e 1.020                                  n5845
LUT4        ---     0.166              B to Z              i1_4_lut_adj_57
Route         1   e 1.020                                  n1
                  --------
                   10.249  (13.4% logic, 86.6% route), 7 logic levels.


Error:  The following path violates requirements by 7.516ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \spi_ctrl_0/spi_current_state_FSM_i9  (from top_test2_c +)
   Destination:    FD1P3DX    D              ble_flag_spi_pkt_119  (to top_test2_c -)

   Delay:                  10.191ns  (13.5% logic, 86.5% route), 7 logic levels.

 Constraint Details:

     10.191ns data_path \spi_ctrl_0/spi_current_state_FSM_i9 to ble_flag_spi_pkt_119 violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 7.516ns

 Path Details: \spi_ctrl_0/spi_current_state_FSM_i9 to ble_flag_spi_pkt_119

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \spi_ctrl_0/spi_current_state_FSM_i9 (from top_test2_c)
Route         3   e 1.339                                  \spi_ctrl_0/spi_tx_load_en_N_547
LUT4        ---     0.166              B to Z              \spi_ctrl_0/i3_4_lut
Route         2   e 1.158                                  \spi_ctrl_0/spi_rst_N_538
MOFX0       ---     0.179             C0 to Z              \spi_ctrl_0/i5117
Route        45   e 1.781                                  spi_rst
LUT4        ---     0.166              A to Z              \spi_0/spi_slave_0/i4914_2_lut_3_lut_3_lut
Route         2   e 1.158                                  \spi_0/spi_slave_0/n6121
LUT4        ---     0.166              C to Z              \spi_0/spi_slave_0/i4912_4_lut
Route         5   e 1.341                                  spi_rx_data[7]
LUT4        ---     0.166              C to Z              i4618_3_lut
Route         1   e 1.020                                  n5845
LUT4        ---     0.166              B to Z              i1_4_lut_adj_57
Route         1   e 1.020                                  n1
                  --------
                   10.191  (13.5% logic, 86.5% route), 7 logic levels.

Warning: 10.074 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk500 [get_nets serial_clk_c]
            217 items scored, 80 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.912ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \IQSerializer_0/QCounter_964__i1  (from serial_clk_c +)
   Destination:    FD1S3IX    D              \IQSerializer_0/DEDFF_0/pose_edge_14  (to serial_clk_c +)

   Delay:                   6.587ns  (15.6% logic, 84.4% route), 5 logic levels.

 Constraint Details:

      6.587ns data_path \IQSerializer_0/QCounter_964__i1 to \IQSerializer_0/DEDFF_0/pose_edge_14 violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 3.912ns

 Path Details: \IQSerializer_0/QCounter_964__i1 to \IQSerializer_0/DEDFF_0/pose_edge_14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \IQSerializer_0/QCounter_964__i1 (from serial_clk_c)
Route         6   e 1.478                                  QCounter[1]
LUT4        ---     0.166              A to Z              \IQSerializer_0/fskModule_Q[6]_bdd_3_lut
Route         1   e 1.020                                  \IQSerializer_0/n6397
LUT4        ---     0.166              A to Z              \IQSerializer_0/n6397_bdd_3_lut
Route         1   e 1.020                                  \IQSerializer_0/n6398
LUT4        ---     0.166              A to Z              \IQSerializer_0/gnd_bdd_2_lut_5096_4_lut
Route         1   e 1.020                                  \IQSerializer_0/n6400
LUT4        ---     0.166              B to Z              \IQSerializer_0/DEDFF_0/neg_edge_I_0_4_lut
Route         1   e 1.020                                  \IQSerializer_0/DEDFF_0/Q1
                  --------
                    6.587  (15.6% logic, 84.4% route), 5 logic levels.


Error:  The following path violates requirements by 2.919ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \IQSerializer_0/ICounter_971__i3  (from serial_clk_c +)
   Destination:    FD1S3IX    D              \IQSerializer_0/DEDFF_0/pose_edge_14  (to serial_clk_c +)

   Delay:                   5.594ns  (17.5% logic, 82.5% route), 5 logic levels.

 Constraint Details:

      5.594ns data_path \IQSerializer_0/ICounter_971__i3 to \IQSerializer_0/DEDFF_0/pose_edge_14 violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 2.919ns

 Path Details: \IQSerializer_0/ICounter_971__i3 to \IQSerializer_0/DEDFF_0/pose_edge_14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \IQSerializer_0/ICounter_971__i3 (from serial_clk_c)
Route         8   e 1.535                                  \IQSerializer_0/ICounter[3]
LUT4        ---     0.166              C to Z              \IQSerializer_0/fskModule_I[4]_bdd_3_lut_5083
Route         1   e 0.020                                  \IQSerializer_0/n6390
MUXL5       ---     0.116           BLUT to Z              \IQSerializer_0/i5064
Route         1   e 1.020                                  \IQSerializer_0/n6391
LUT4        ---     0.166              A to Z              \IQSerializer_0/gnd_bdd_2_lut_5068_4_lut
Route         1   e 1.020                                  \IQSerializer_0/n6393
LUT4        ---     0.166              C to Z              \IQSerializer_0/DEDFF_0/neg_edge_I_0_4_lut
Route         1   e 1.020                                  \IQSerializer_0/DEDFF_0/Q1
                  --------
                    5.594  (17.5% logic, 82.5% route), 5 logic levels.


Error:  The following path violates requirements by 2.919ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \IQSerializer_0/ICounter_971__i3  (from serial_clk_c +)
   Destination:    FD1S3IX    D              \IQSerializer_0/DEDFF_0/pose_edge_14  (to serial_clk_c +)

   Delay:                   5.594ns  (17.5% logic, 82.5% route), 5 logic levels.

 Constraint Details:

      5.594ns data_path \IQSerializer_0/ICounter_971__i3 to \IQSerializer_0/DEDFF_0/pose_edge_14 violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 2.919ns

 Path Details: \IQSerializer_0/ICounter_971__i3 to \IQSerializer_0/DEDFF_0/pose_edge_14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \IQSerializer_0/ICounter_971__i3 (from serial_clk_c)
Route         8   e 1.535                                  \IQSerializer_0/ICounter[3]
LUT4        ---     0.166              C to Z              \IQSerializer_0/fskModule_I[4]_bdd_3_lut_5063
Route         1   e 0.020                                  \IQSerializer_0/n6389
MUXL5       ---     0.116           ALUT to Z              \IQSerializer_0/i5064
Route         1   e 1.020                                  \IQSerializer_0/n6391
LUT4        ---     0.166              A to Z              \IQSerializer_0/gnd_bdd_2_lut_5068_4_lut
Route         1   e 1.020                                  \IQSerializer_0/n6393
LUT4        ---     0.166              C to Z              \IQSerializer_0/DEDFF_0/neg_edge_I_0_4_lut
Route         1   e 1.020                                  \IQSerializer_0/DEDFF_0/Q1
                  --------
                    5.594  (17.5% logic, 82.5% route), 5 logic levels.

Warning: 6.412 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 31.250000 -waveform { 0.000000 15.625000 } -name top_clk [ get_ports { top_clk } ]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk503 [get_nets top_test0_c]           |     5.000 ns|    18.834 ns|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk502 [get_nets top_test6_c]           |     5.000 ns|     2.817 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk501 [get_nets top_test2_c]           |     5.000 ns|    20.148 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk500 [get_nets serial_clk_c]          |     5.000 ns|    12.824 ns|     5 *
                                        |             |             |
create_clock -period 31.250000          |             |             |
-waveform { 0.000000 15.625000 } -name  |             |             |
top_clk [ get_ports { top_clk } ]       |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\spi_ctrl_0/spi_rst_N_538               |       2|     144|     13.17%
                                        |        |        |
\fskModule_0/n5612                      |       3|     140|     12.81%
                                        |        |        |
spi_rst                                 |      45|     132|     12.08%
                                        |        |        |
n23                                     |      12|     120|     10.98%
                                        |        |        |
\spi_0/spi_slave_0/n3737                |       9|     110|     10.06%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1093  Score: 4094397

Constraints cover  1773 paths, 611 nets, and 1490 connections (78.0% coverage)


Peak memory: 133021696 bytes, TRCE: 1339392 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
