$date
	Sun Oct 26 01:52:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_tb $end
$var wire 1 ! w_Q_TB $end
$var wire 1 " w_QBAR_TB $end
$var reg 1 # r_CLK_TB $end
$var reg 1 $ r_D_TB $end
$scope module UUT $end
$var wire 1 # i_clk $end
$var wire 1 $ i_d $end
$var reg 1 ! o_q $end
$var reg 1 " o_qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
x"
x!
$end
#5
1"
0!
1#
#10
0#
#15
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
1$
0#
#45
0"
1!
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
