{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xczu1cg-sbva484-1-e",
      "gen_directory": "../../../../AES_Core.gen/sources_1/bd/aes128_zynq_interface",
      "name": "aes128_zynq_interface",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": "",
      "axi_gpio_qword1_o": "",
      "axi_gpio_qword2_o": "",
      "axi_gpio_qword1_i": "",
      "axi_gpio_qword2_i": "",
      "axi_gpio_ctrl_stat": "",
      "ps8_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "s01_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {}
      },
      "rst_ps8_0_100M": "",
      "aes128_wrapper_0": ""
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
        "xci_name": "aes128_zynq_interface_zynq_ultra_ps_e_0_0",
        "xci_path": "ip\\aes128_zynq_interface_zynq_ultra_ps_e_0_0\\aes128_zynq_interface_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x40000000"
          },
          "PSU_MIO_12_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_12_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_12_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_13_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_14_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_15_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_16_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_17_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_18_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_19_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_20_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_21_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_22_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_22_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_24_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_24_PULLUPDOWN": {
            "value": "pulldown"
          },
          "PSU_MIO_25_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_25_PULLUPDOWN": {
            "value": "pulldown"
          },
          "PSU_MIO_27_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_27_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_28_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_28_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_28_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_29_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_29_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_30_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_30_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_30_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_31_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_32_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_33_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_33_PULLUPDOWN": {
            "value": "pulldown"
          },
          "PSU_MIO_35_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_36_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_37_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_39_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_40_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_44_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_46_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_47_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_48_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_49_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_52_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_52_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_53_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_53_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_55_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_55_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_58_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_7_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_7_PULLUPDOWN": {
            "value": "pulldown"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#GPIO0 MIO#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0",
              "MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#PMU GPI 0#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#PMU GPO 2#GPIO1 MIO#GPIO1 MIO#GPIO1",
              "MIO#SPI 0#GPIO1 MIO#GPIO1 MIO#SPI 0#SPI 0#SPI 0#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#USB 1#USB 1#USB 1#USB 1#USB 1#USB",
              "1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#MDIO 2#MDIO 2"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#gpio0[7]#scl_out#sda_out#rxd#txd#gpio0[12]#gpio0[13]#gpio0[14]#gpio0[15]#gpio0[16]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpi[0]#gpio1[27]#gpio1[28]#gpio1[29]#gpio1[30]#gpio1[31]#gpio1[32]#gpio1[33]#gpo[2]#gpio1[35]#gpio1[36]#gpio1[37]#sclk_out#gpio1[39]#gpio1[40]#n_ss_out[0]#miso#mosi#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#gem2_mdc#gem2_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "4"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1200.000000"
          },
          "PSU__CRF_APB__ACPU_CTRL__DIVISOR0": {
            "value": "1"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__APLL_CTRL__DIV2": {
            "value": "1"
          },
          "PSU__CRF_APB__APLL_CTRL__FBDIV": {
            "value": "72"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0": {
            "value": "5"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "266.666656"
          },
          "PSU__CRF_APB__DDR_CTRL__DIVISOR0": {
            "value": "4"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "533"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "600.000000"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__DIV2": {
            "value": "1"
          },
          "PSU__CRF_APB__DPLL_CTRL__FBDIV": {
            "value": "64"
          },
          "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
            "value": "300"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "9.362301"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0": {
            "value": "42"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "10.082479"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0": {
            "value": "39"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "297.029572"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0": {
            "value": "4"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "600.000000"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0": {
            "value": "5"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0": {
            "value": "5"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.333313"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__DIV2": {
            "value": "1"
          },
          "PSU__CRF_APB__VPLL_CTRL__FBDIV": {
            "value": "71"
          },
          "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
            "value": "300"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "50.000000"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0": {
            "value": "30"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
            "value": "4"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ": {
            "value": "400"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1500.000000"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0": {
            "value": "12"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0": {
            "value": "12"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
            "value": "125.000000"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0": {
            "value": "12"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "125.000000"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0": {
            "value": "12"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__DIV2": {
            "value": "0"
          },
          "PSU__CRL_APB__IOPLL_CTRL__FBDIV": {
            "value": "45"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.500000"
          },
          "PSU__CRL_APB__PCAP_CTRL__DIVISOR0": {
            "value": "8"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "50.000000"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0": {
            "value": "30"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "25.000000"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0": {
            "value": "60"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
            "value": "150.000000"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0": {
            "value": "10"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "300.000000"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0": {
            "value": "5"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__DIV2": {
            "value": "1"
          },
          "PSU__CRL_APB__RPLL_CTRL__FBDIV": {
            "value": "70"
          },
          "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
            "value": "25"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.500000"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0": {
            "value": "8"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.500000"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0": {
            "value": "8"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.500000"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0": {
            "value": "8"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0": {
            "value": "7"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "20.000000"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0": {
            "value": "5"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1": {
            "value": "15"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "0"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__DDRC__ADDR_MIRROR": {
            "value": "1"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DQMAP_0_3": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_12_15": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_16_19": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_20_23": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_24_27": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_28_31": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_32_35": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_36_39": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_40_43": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_44_47": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_48_51": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_4_7": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_52_55": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_56_59": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_60_63": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_64_67": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_68_71": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_8_11": {
            "value": "0"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "32 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP": {
            "value": "0"
          },
          "PSU__DDRC__LPDDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "LPDDR 4"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "LPDDR4_1066"
          },
          "PSU__DDRC__T_FAW": {
            "value": "40.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "42"
          },
          "PSU__DDRC__T_RC": {
            "value": "63"
          },
          "PSU__DDRC__T_RCD": {
            "value": "10"
          },
          "PSU__DDRC__T_RP": {
            "value": "12"
          },
          "PSU__DDRC__VENDOR_PART": {
            "value": "OTHERS"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "266.500"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET2__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET2__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__ENET2__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "0"
          },
          "PSU__GEM2_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM2_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO2_MIO__IO": {
            "value": "MIO 52 .. 77"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "30"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[94:0]"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 8 .. 9"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__NAND__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "1"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "1"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPI0__IO": {
            "value": "MIO 26"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO2__IO": {
            "value": "MIO 34"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "high"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;1|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;1|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;1|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;3FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 5"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Single"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "1"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "4Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 46 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 2.0"
          },
          "PSU__SPI0__GRP_SS0__IO": {
            "value": "MIO 41"
          },
          "PSU__SPI0__GRP_SS1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__GRP_SS2__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SPI0__PERIPHERAL__IO": {
            "value": "MIO 38 .. 43"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 10 .. 11"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB1_COHERENCY": {
            "value": "0"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB1__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__USB2_1__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "1"
          },
          "PSU__USE__IRQ0": {
            "value": "0"
          },
          "PSU__USE__IRQ1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xB0000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "40"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "axi_gpio_qword1_o": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "aes128_zynq_interface_axi_gpio_0_0",
        "xci_path": "ip\\aes128_zynq_interface_axi_gpio_0_0\\aes128_zynq_interface_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_qword1_o",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          },
          "GPIO2_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_qword2_o": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "aes128_zynq_interface_axi_gpio_1_0",
        "xci_path": "ip\\aes128_zynq_interface_axi_gpio_1_0\\aes128_zynq_interface_axi_gpio_1_0.xci",
        "inst_hier_path": "axi_gpio_qword2_o",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          },
          "GPIO2_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_qword1_i": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "aes128_zynq_interface_axi_gpio_2_0",
        "xci_path": "ip\\aes128_zynq_interface_axi_gpio_2_0\\aes128_zynq_interface_axi_gpio_2_0.xci",
        "inst_hier_path": "axi_gpio_qword1_i",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          },
          "GPIO2_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_qword2_i": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "aes128_zynq_interface_axi_gpio_3_0",
        "xci_path": "ip\\aes128_zynq_interface_axi_gpio_3_0\\aes128_zynq_interface_axi_gpio_3_0.xci",
        "inst_hier_path": "axi_gpio_qword2_i",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          },
          "GPIO2_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_ctrl_stat": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "aes128_zynq_interface_axi_gpio_4_0",
        "xci_path": "ip\\aes128_zynq_interface_axi_gpio_4_0\\aes128_zynq_interface_axi_gpio_4_0.xci",
        "inst_hier_path": "axi_gpio_ctrl_stat",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "2"
          },
          "C_GPIO_WIDTH": {
            "value": "3"
          },
          "C_IS_DUAL": {
            "value": "1"
          },
          "GPIO2_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "ps8_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\aes128_zynq_interface_ps8_0_axi_periph_0\\aes128_zynq_interface_ps8_0_axi_periph_0.xci",
        "inst_hier_path": "ps8_0_axi_periph",
        "xci_name": "aes128_zynq_interface_ps8_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "aes128_zynq_interface_xbar_0",
            "xci_path": "ip\\aes128_zynq_interface_xbar_0\\aes128_zynq_interface_xbar_0.xci",
            "inst_hier_path": "ps8_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "aes128_zynq_interface_auto_ds_0",
                "xci_path": "ip\\aes128_zynq_interface_auto_ds_0\\aes128_zynq_interface_auto_ds_0.xci",
                "inst_hier_path": "ps8_0_axi_periph/s00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "aes128_zynq_interface_auto_pc_0",
                "xci_path": "ip\\aes128_zynq_interface_auto_pc_0\\aes128_zynq_interface_auto_pc_0.xci",
                "inst_hier_path": "ps8_0_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "aes128_zynq_interface_auto_ds_1",
                "xci_path": "ip\\aes128_zynq_interface_auto_ds_1\\aes128_zynq_interface_auto_ds_1.xci",
                "inst_hier_path": "ps8_0_axi_periph/s01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "aes128_zynq_interface_auto_pc_1",
                "xci_path": "ip\\aes128_zynq_interface_auto_pc_1\\aes128_zynq_interface_auto_pc_1.xci",
                "inst_hier_path": "ps8_0_axi_periph/s01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "ps8_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "ps8_0_axi_periph_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps8_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "ps8_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps8_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "aes128_zynq_interface_rst_ps8_0_100M_0",
        "xci_path": "ip\\aes128_zynq_interface_rst_ps8_0_100M_0\\aes128_zynq_interface_rst_ps8_0_100M_0.xci",
        "inst_hier_path": "rst_ps8_0_100M"
      },
      "aes128_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:aes128_wrapper:1.0",
        "xci_name": "aes128_zynq_interface_aes128_wrapper_0_0",
        "xci_path": "ip\\aes128_zynq_interface_aes128_wrapper_0_0\\aes128_zynq_interface_aes128_wrapper_0_0.xci",
        "inst_hier_path": "aes128_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "aes128_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "aes128_clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "aes128_zynq_interface_zynq_ultra_ps_e_0_0_pl_clk0",
                "value_src": "default_prop"
              }
            }
          },
          "aes128_ctrl_i": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "aes128_data_word1_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "aes128_data_word2_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "aes128_data_word3_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "aes128_data_word4_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "aes128_data_word1_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "aes128_data_word2_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "aes128_data_word3_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "aes128_data_word4_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "aes128_stat_o": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "ps8_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M00_AXI",
          "axi_gpio_ctrl_stat/S_AXI"
        ]
      },
      "ps8_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M01_AXI",
          "axi_gpio_qword1_i/S_AXI"
        ]
      },
      "ps8_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M02_AXI",
          "axi_gpio_qword1_o/S_AXI"
        ]
      },
      "ps8_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M03_AXI",
          "axi_gpio_qword2_i/S_AXI"
        ]
      },
      "ps8_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M04_AXI",
          "axi_gpio_qword2_o/S_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD",
          "ps8_0_axi_periph/S00_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM1_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM1_FPD",
          "ps8_0_axi_periph/S01_AXI"
        ]
      }
    },
    "nets": {
      "aes128_wrapper_0_aes128_data_word1_o": {
        "ports": [
          "aes128_wrapper_0/aes128_data_word1_o",
          "axi_gpio_qword1_i/gpio_io_i"
        ]
      },
      "aes128_wrapper_0_aes128_data_word2_o": {
        "ports": [
          "aes128_wrapper_0/aes128_data_word2_o",
          "axi_gpio_qword1_i/gpio2_io_i"
        ]
      },
      "aes128_wrapper_0_aes128_data_word3_o": {
        "ports": [
          "aes128_wrapper_0/aes128_data_word3_o",
          "axi_gpio_qword2_i/gpio_io_i"
        ]
      },
      "aes128_wrapper_0_aes128_data_word4_o": {
        "ports": [
          "aes128_wrapper_0/aes128_data_word4_o",
          "axi_gpio_qword2_i/gpio2_io_i"
        ]
      },
      "aes128_wrapper_0_aes128_stat_o": {
        "ports": [
          "aes128_wrapper_0/aes128_stat_o",
          "axi_gpio_ctrl_stat/gpio2_io_i"
        ]
      },
      "axi_gpio_ctrl_stat_gpio_io_o": {
        "ports": [
          "axi_gpio_ctrl_stat/gpio_io_o",
          "aes128_wrapper_0/aes128_ctrl_i"
        ]
      },
      "axi_gpio_qword1_o_gpio2_io_o": {
        "ports": [
          "axi_gpio_qword1_o/gpio2_io_o",
          "aes128_wrapper_0/aes128_data_word2_i"
        ]
      },
      "axi_gpio_qword1_o_gpio_io_o": {
        "ports": [
          "axi_gpio_qword1_o/gpio_io_o",
          "aes128_wrapper_0/aes128_data_word1_i"
        ]
      },
      "axi_gpio_qword2_o_gpio2_io_o": {
        "ports": [
          "axi_gpio_qword2_o/gpio2_io_o",
          "aes128_wrapper_0/aes128_data_word4_i"
        ]
      },
      "axi_gpio_qword2_o_gpio_io_o": {
        "ports": [
          "axi_gpio_qword2_o/gpio_io_o",
          "aes128_wrapper_0/aes128_data_word3_i"
        ]
      },
      "rst_ps8_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_ps8_0_100M/peripheral_aresetn",
          "ps8_0_axi_periph/S00_ARESETN",
          "axi_gpio_ctrl_stat/s_axi_aresetn",
          "ps8_0_axi_periph/M00_ARESETN",
          "ps8_0_axi_periph/ARESETN",
          "axi_gpio_qword1_i/s_axi_aresetn",
          "ps8_0_axi_periph/M01_ARESETN",
          "axi_gpio_qword1_o/s_axi_aresetn",
          "ps8_0_axi_periph/M02_ARESETN",
          "axi_gpio_qword2_i/s_axi_aresetn",
          "ps8_0_axi_periph/M03_ARESETN",
          "axi_gpio_qword2_o/s_axi_aresetn",
          "ps8_0_axi_periph/M04_ARESETN",
          "ps8_0_axi_periph/S01_ARESETN"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk",
          "ps8_0_axi_periph/S00_ACLK",
          "rst_ps8_0_100M/slowest_sync_clk",
          "axi_gpio_ctrl_stat/s_axi_aclk",
          "ps8_0_axi_periph/M00_ACLK",
          "ps8_0_axi_periph/ACLK",
          "axi_gpio_qword1_i/s_axi_aclk",
          "ps8_0_axi_periph/M01_ACLK",
          "axi_gpio_qword1_o/s_axi_aclk",
          "ps8_0_axi_periph/M02_ACLK",
          "axi_gpio_qword2_i/s_axi_aclk",
          "ps8_0_axi_periph/M03_ACLK",
          "axi_gpio_qword2_o/s_axi_aclk",
          "ps8_0_axi_periph/M04_ACLK",
          "zynq_ultra_ps_e_0/maxihpm1_fpd_aclk",
          "ps8_0_axi_periph/S01_ACLK",
          "aes128_wrapper_0/aes128_clk_i"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "rst_ps8_0_100M/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_ctrl_stat_Reg": {
                "address_block": "/axi_gpio_ctrl_stat/S_AXI/Reg",
                "offset": "0x00A0000000",
                "range": "64K"
              },
              "SEG_axi_gpio_qword1_i_Reg": {
                "address_block": "/axi_gpio_qword1_i/S_AXI/Reg",
                "offset": "0x00A0010000",
                "range": "64K"
              },
              "SEG_axi_gpio_qword1_o_Reg": {
                "address_block": "/axi_gpio_qword1_o/S_AXI/Reg",
                "offset": "0x00A0020000",
                "range": "64K"
              },
              "SEG_axi_gpio_qword2_i_Reg": {
                "address_block": "/axi_gpio_qword2_i/S_AXI/Reg",
                "offset": "0x00A0030000",
                "range": "64K"
              },
              "SEG_axi_gpio_qword2_o_Reg": {
                "address_block": "/axi_gpio_qword2_o/S_AXI/Reg",
                "offset": "0x00A0040000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}