0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Benoit Brizard/Documents/1-hiv19/ELE3311/lab/tp3/digital-clock/src/TP3_BB_ARD.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
C:/Users/Benoit Brizard/Documents/1-hiv19/ELE3311/lab/tp3/digital-clock/src/TP3_BB_ARD.srcs/sim_1/new/spi_master_TB.vhd,1554987799,vhdl,,,,spi_master_tb,,,,,,,,
C:/Users/Benoit Brizard/Documents/1-hiv19/ELE3311/lab/tp3/digital-clock/src/rtl/spi_master.vhd,1554501669,vhdl,,,,spi_master,,,,,,,,
