
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
Options:	-file place_route.tcl 
Date:		Thu Dec 18 12:37:18 2025
Host:		pc231.ee.hacettepe.edu.tr (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700K CPU @ 3.60GHz 12288KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[12:37:18.377265] Configured Lic search path (21.01-s002): 5280@193.140.221.209

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 23.10 fill procedures
Sourcing file "place_route.tcl" ...
<CMD> set init_lef_file {../pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef ../pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef}
<CMD> set init_verilog outputs/core_netlist.v
<CMD> set init_top_cell custom_riscv_core
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_mmmc_file mmmc.tcl
<CMD> init_design
#% Begin Load MMMC data ... (date=12/18 12:37:32, mem=798.6M)
<CMD> set init_mmmc_file mmmc_simple.tcl
<CMD> init_design
% Begin Load MMMC data ... (date=12/18 12:37:32, mem=798.6M)
% End Load MMMC data ... (date=12/18 12:37:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=799.6M, current mem=799.6M)

Loading LEF file ../pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef ...

Loading LEF file ../pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef ...
WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file ../pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M1 pitch 460.
**WARN: (IMPLF-201):	Pin 'X' in macro 'sky130_fd_sc_hd__probec_p_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'X' in macro 'sky130_fd_sc_hd__probe_p_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'LO' in macro 'sky130_fd_sc_hd__macro_sparecell' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'HI' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'LO' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc_simple.tcl
Reading SINGLE_LIB timing library '/home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
Read 428 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=20.5M, fe_cpu=0.23min, fe_real=0.23min, fe_mem=1023.3M) ***
% Begin Load netlist data ... (date=12/18 12:37:32, mem=816.3M)
*** Begin netlist parsing (mem=1023.3M) ***
Created 428 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'outputs/core_netlist.v'

*** Memory Usage v#1 (Current mem = 1026.301M, initial mem = 476.027M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1026.3M) ***
% End Load netlist data ... (date=12/18 12:37:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=826.7M, current mem=826.7M)
Set top cell to custom_riscv_core.
Hooked 428 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell custom_riscv_core ...
*** Netlist is unique.
** info: there are 438 modules.
** info: there are 11035 stdCell insts.

*** Memory Usage v#1 (Current mem = 1083.227M, initial mem = 476.027M) ***
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 12.8 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0285 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: SINGLE_VIEW
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../constraints/basic_timing.sdc' ...
Current (total cpu=0:00:14.2, real=0:00:15.0, peak res=1103.3M, current mem=1103.3M)
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'iwb_dat_o[*]' (File ../constraints/basic_timing.sdc, Line 13).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'iwb_we_o' (File ../constraints/basic_timing.sdc, Line 13).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/remainder_reg_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/remainder_reg_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/quotient_reg_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/quotient_reg_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 20).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 20).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 20).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/remainder_reg_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/remainder_reg_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/remainder_reg_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/remainder_reg_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 23).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 23).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 23).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/div_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 26).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/div_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/state_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 26).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/state_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 26).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 26).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 26).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/acc_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 29).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/acc_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 29).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/acc_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 29).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/acc_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 29).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 29).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 29).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 29).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/multiplicand_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 32).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/multiplicand_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 32).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/multiplicand_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 32).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/multiplicand_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 32).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 32).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 32).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 32).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/multiplier_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 33).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/multiplier_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 33).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/multiplier_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 33).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/multiplier_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 33).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 33).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 33).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 33).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/mul_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 36).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/mul_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 36).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 36).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../constraints/basic_timing.sdc, Line 36).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/div_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 37).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/div_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 37).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 37).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../constraints/basic_timing.sdc, Line 37).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/op_latched_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 38).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/op_latched_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 38).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 38).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../constraints/basic_timing.sdc, Line 38).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu_start_reg/Q' (File ../constraints/basic_timing.sdc, Line 41).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu_start_reg/Q' (File ../constraints/basic_timing.sdc, Line 41).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/busy_reg/D' (File ../constraints/basic_timing.sdc, Line 41).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/busy_reg/D' (File ../constraints/basic_timing.sdc, Line 41).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 41).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 41).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 41).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/done_reg/Q' (File ../constraints/basic_timing.sdc, Line 42).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/done_reg/Q' (File ../constraints/basic_timing.sdc, Line 42).

Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File ../constraints/basic_timing.sdc, Line 42).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu_pending_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 42).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 42).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 42).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 42).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/*wb_cyc_reg/Q' (File ../constraints/basic_timing.sdc, Line 45).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 45).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 45).

Message <TCLCMD-917> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File ../constraints/basic_timing.sdc, Line 46).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 46).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 46).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 49).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 49).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 49).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 52).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 52).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 52).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 55).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 55).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 55).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 58).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 58).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 58).

**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../constraints/basic_timing.sdc, Line 69).

**ERROR: (TCLCMD-290):	Could not find technology library 'your_library' (File ../constraints/basic_timing.sdc, Line 70).

INFO (CTE): Reading of timing constraints file ../constraints/basic_timing.sdc completed, with 21 Warnings and 67 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1192.6M, current mem=1192.6M)
Current (total cpu=0:00:14.3, real=0:00:15.0, peak res=1192.6M, current mem=1192.6M)
Total number of combinational cells: 329
Total number of sequential cells: 68
Total number of tristate cells: 13
Total number of level shifter cells: 7
Total number of power gating cells: 0
Total number of isolation cells: 11
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
Total number of usable buffers: 15
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
Total number of usable inverters: 16
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
Total number of identified usable delay cells: 15
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data post ... (date=12/18 12:37:33, mem=1214.8M)
% End Load MMMC data post ... (date=12/18 12:37:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1214.8M, current mem=1214.8M)
<CMD> floorPlan -site unithd -r 0.3 1.0 10 10 10 10
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> addRing -nets {VDD VSS} -width 2 -spacing 1 -layer {top metal5 bottom metal5 left metal6 right metal6}
% Begin addRing (date=12/18 12:37:33, mem=1216.0M)


viaInitial starts at Thu Dec 18 12:37:33 2025
viaInitial ends at Thu Dec 18 12:37:33 2025
**ERROR: (IMPPP-182):	You have specified an invalid layer 'metal5'.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1470.6M)
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: Error: Invalid Layers specified. 
% End addRing (date=12/18 12:37:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.9M, current mem=1216.9M)
<CMD> addStripe -nets {VDD VSS} -layer metal4 -direction vertical -width 1 -spacing 1 -number_of_sets 4
% Begin addStripe (date=12/18 12:37:33, mem=1216.9M)

**ERROR: (IMPPP-182):	You have specified an invalid layer 'metal4'.
% End addStripe (date=12/18 12:37:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1217.2M, current mem=1217.2M)
<CMD> addStripe -nets {VDD VSS} -layer metal3 -direction horizontal -width 1 -spacing 1 -number_of_sets 4
% Begin addStripe (date=12/18 12:37:33, mem=1217.2M)

**ERROR: (IMPPP-182):	You have specified an invalid layer 'metal3'.
% End addStripe (date=12/18 12:37:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1217.2M, current mem=1217.2M)
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1 metal6 } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1 metal6 }
% Begin sroute (date=12/18 12:37:33, mem=1217.2M)
**ERROR: (IMPSR-4060):	No layer found by lef layer named metal1.
% End sroute (date=12/18 12:37:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1217.8M, current mem=1217.8M)
<CMD> setPlaceMode -fp false
<CMD> getPlaceMode -place_hierarchical_flow -quiet
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -place_global_place_io_pins -quiet
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -quiet -place_global_exp_enable_3d
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:14.5/0:00:14.2 (1.0), mem = 1470.6M
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
<CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
<CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> getPlaceMode -user -resetCombineRFLevel
<CMD> getPlaceMode -quiet -resetCombineRFLevel
<CMD> setPlaceMode -resetCombineRFLevel 1000
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD_INTERNAL> colorizeGeometry
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 20 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
Set Default Input Pin Transition as 1 ps.
<CMD> set delaycal_input_transition_delay 1ps
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.28794 -from {0xc 0xf} -to 0x10 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.28794 -from {0x13 0x16} -to 0x17 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.28794 -from 0x19 -to 0x1a
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.28794 -from 0x1d -to 0x1e
<CMD> setPathGroupOptions reg2reg_tmp.28794 -effortLevel high
Effort level <high> specified for reg2reg_tmp.28794 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1513.47 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: custom_riscv_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
<CMD> get_capacitance_unit
Start delay calculation (fullDC) (1 T). (MEM=1513.47)
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getAnalysisMode -analysisType -quiet
siFlow : Timing analysis mode is single, using late cdB files
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> all_setup_analysis_views
<CMD> all_hold_analysis_views
<CMD> get_analysis_view $view -delay_corner
<CMD> get_delay_corner $dcCorner -power_domain_list
<CMD> get_delay_corner $dcCorner -library_set
<CMD> get_library_set $libSetName -si
<CMD> get_delay_corner $dcCorner -late_library_set
<CMD> get_delay_corner $dcCorner -early_library_set
Total number of fetched objects 11234
End delay calculation. (MEM=1646.06 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1609.44 CPU=0:00:01.0 REAL=0:00:01.0)
<CMD> reset_path_group -name reg2out_tmp.28794
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.28794
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.28794
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.28794
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
<CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
<CMD> getPlaceMode -quiet -expSkipGP
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=1599.9M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.4 mem=1607.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.5 mem=1607.9M) ***
No user-set net weight.
Net fanout histogram:
2		: 6405 (57.0%) nets
3		: 1802 (16.0%) nets
4     -	14	: 2734 (24.3%) nets
15    -	39	: 269 (2.4%) nets
40    -	79	: 20 (0.2%) nets
80    -	159	: 3 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=11016 (0 fixed + 11016 movable) #buf cell=0 #inv cell=688 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=11234 #term=43663 #term/net=3.89, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=206
stdCell: 11016 single + 0 double + 0 multi
Total standard cell length = 37.6367 (mm), area = 0.1024 (mm^2)
Estimated cell power/ground rail width = 0.340 um
Average module density = 0.999.
Density for the design = 0.999.
       = stdcell_area 81819 sites (102372 um^2) / alloc_area 81920 sites (102498 um^2).
Pin Density = 0.5330.
            = total # of pins 43663 / total area 81920.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1636.2M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1636.2M
Iteration  3: Total net bbox = 5.639e+02 (3.83e+02 1.81e+02)
              Est.  stn bbox = 7.113e+02 (4.88e+02 2.23e+02)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1654.7M
Active setup views:
    SINGLE_VIEW
Iteration  4: Total net bbox = 1.121e+05 (1.12e+05 2.11e+02)
              Est.  stn bbox = 1.444e+05 (1.44e+05 2.50e+02)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1671.9M
Iteration  5: Total net bbox = 2.199e+05 (1.44e+05 7.61e+04)
              Est.  stn bbox = 2.923e+05 (1.90e+05 1.03e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1671.9M
Iteration  6: Total net bbox = 2.304e+05 (1.37e+05 9.39e+04)
              Est.  stn bbox = 3.134e+05 (1.83e+05 1.30e+05)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 1664.9M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  7: Total net bbox = 3.230e+05 (2.11e+05 1.12e+05)
              Est.  stn bbox = 4.110e+05 (2.61e+05 1.50e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1664.9M
Iteration  8: Total net bbox = 3.230e+05 (2.11e+05 1.12e+05)
              Est.  stn bbox = 4.110e+05 (2.61e+05 1.50e+05)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 1664.9M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  9: Total net bbox = 3.221e+05 (2.14e+05 1.08e+05)
              Est.  stn bbox = 4.133e+05 (2.65e+05 1.48e+05)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 1664.9M
Iteration 10: Total net bbox = 3.221e+05 (2.14e+05 1.08e+05)
              Est.  stn bbox = 4.133e+05 (2.65e+05 1.48e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1664.9M
Iteration 11: Total net bbox = 3.263e+05 (2.15e+05 1.12e+05)
              Est.  stn bbox = 4.173e+05 (2.65e+05 1.52e+05)
              cpu = 0:00:05.8 real = 0:00:06.0 mem = 1664.9M
Iteration 12: Total net bbox = 3.263e+05 (2.15e+05 1.12e+05)
              Est.  stn bbox = 4.173e+05 (2.65e+05 1.52e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1664.9M
*** cost = 3.263e+05 (2.15e+05 1.12e+05) (cpu for global=0:00:18.8) real=0:00:20.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
Solver runtime cpu: 0:00:14.1 real: 0:00:14.1
Core Placement runtime cpu: 0:00:14.6 real: 0:00:17.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:37.3 mem=1664.9M) ***
Total net bbox length = 3.263e+05 (2.146e+05 1.117e+05) (ext = 8.303e+04)
**ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.263e+05 (2.146e+05 1.117e+05) (ext = 8.303e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1664.9MB
*** Finished refinePlace (0:00:37.4 mem=1664.9M) ***
*** End of Placement (cpu=0:00:20.2, real=0:00:21.0, mem=1637.9M) ***
default core: bins with density > 0.750 = 100.00 % ( 154 / 154 )
Density distribution unevenness ratio = 55.021%
*** Free Virtual Timing Model ...(mem=1637.9M)
<CMD> setDelayCalMode -engine aae
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.28794 -from {0x27 0x2a} -to 0x2b -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.28794 -from {0x2e 0x31} -to 0x32 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.28794 -from 0x34 -to 0x35
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.28794 -from 0x38 -to 0x39
<CMD> setPathGroupOptions reg2reg_tmp.28794 -effortLevel high
Effort level <high> specified for reg2reg_tmp.28794 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: custom_riscv_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1628.37)
Total number of fetched objects 11234
End delay calculation. (MEM=1687.58 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1687.58 CPU=0:00:01.0 REAL=0:00:01.0)
<CMD> reset_path_group -name reg2out_tmp.28794
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.28794
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.28794
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.28794
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> congRepair
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 52681
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11138 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11138
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11138 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 35.19% H + 3.00% V. EstWL: 3.006824e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)      3408(21.61%)       148( 0.94%)         0( 0.00%)   (22.54%) 
[NR-eGR]    met2 ( 3)       750( 4.78%)         9( 0.06%)         0( 0.00%)   ( 4.84%) 
[NR-eGR]    met3 ( 4)      2776(17.53%)       153( 0.97%)         6( 0.04%)   (18.54%) 
[NR-eGR]    met4 ( 5)       176( 1.12%)         1( 0.01%)         1( 0.01%)   ( 1.14%) 
[NR-eGR]    met5 ( 6)        28( 0.24%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      7138( 9.54%)       311( 0.42%)         7( 0.01%)   ( 9.97%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 16.66% H + 1.91% V
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 1686.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 127.00, normalized total congestion hotspot area = 317.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Iteration  8: Total net bbox = 2.305e+05 (1.40e+05 9.09e+04)
              Est.  stn bbox = 3.173e+05 (1.87e+05 1.30e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1657.2M
Iteration  9: Total net bbox = 2.240e+05 (1.35e+05 8.90e+04)
              Est.  stn bbox = 3.090e+05 (1.81e+05 1.28e+05)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 1657.2M
Iteration 10: Total net bbox = 2.104e+05 (1.21e+05 8.97e+04)
              Est.  stn bbox = 2.900e+05 (1.62e+05 1.28e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1659.2M
Move report: Congestion Driven Placement moves 11016 insts, mean move: 12.65 um, max move: 48.50 um 
	Max move on inst (mdu_inst_quotient_reg_reg[2]): (581.59, 15.64) --> (552.12, 34.68)

Finished Incremental Placement (cpu=0:00:04.3, real=0:00:04.0, mem=1659.2M)
*** Starting refinePlace (0:00:43.5 mem=1659.2M) ***
Total net bbox length = 3.055e+05 (1.969e+05 1.086e+05) (ext = 8.235e+04)
**ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.055e+05 (1.969e+05 1.086e+05) (ext = 8.235e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1659.2MB
*** Finished refinePlace (0:00:43.5 mem=1659.2M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 52681
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11138 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11138
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11138 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 35.92% H + 5.12% V. EstWL: 2.742522e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)      3483(22.00%)       212( 1.34%)         7( 0.04%)   (23.38%) 
[NR-eGR]    met2 ( 3)      1037( 6.61%)        28( 0.18%)         0( 0.00%)   ( 6.79%) 
[NR-eGR]    met3 ( 4)      2184(13.79%)       137( 0.87%)         3( 0.02%)   (14.68%) 
[NR-eGR]    met4 ( 5)       144( 0.92%)         7( 0.04%)         0( 0.00%)   ( 0.96%) 
[NR-eGR]    met5 ( 6)        16( 0.14%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      6864( 9.17%)       384( 0.51%)        10( 0.01%)   ( 9.70%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 15.49% H + 2.72% V
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1648.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 149.00, normalized total congestion hotspot area = 287.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  li1   (1V)             0   43325 
[NR-eGR]  met1  (2H)         94323   61506 
[NR-eGR]  met2  (3V)        107000    7246 
[NR-eGR]  met3  (4H)         67001    3212 
[NR-eGR]  met4  (5V)         25943     302 
[NR-eGR]  met5  (6H)          3267       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       297533  115591 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 305529um
[NR-eGR] Total length: 297533um, number of vias: 115591
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 11698um, number of vias: 6124
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.16 seconds, mem = 1648.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:04.8, real=0:00:04.0)
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
**placeDesign ... cpu = 0: 0:29, real = 0: 0:30, mem = 1637.3M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD_INTERNAL> spInternalUse tdgp clearSkpData
Tdgp not successfully inited but do clear! skip clearing
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> setPlaceMode -reset -resetCombineRFLevel
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd
<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
*** placeDesign #1 [finish] : cpu/real = 0:00:29.4/0:00:30.3 (1.0), totSession cpu/real = 0:00:43.9/0:00:44.5 (1.0), mem = 1637.3M
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> addFiller -cell {FILL1 FILL2 FILL4 FILL8} -prefix FILLER
**WARN: (IMPSP-5123):	Cell FILL1 is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5123):	Cell FILL2 is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5123):	Cell FILL4 is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5123):	Cell FILL8 is not found.
Type 'man IMPSP-5123' for more detail.
**ERROR: (IMPSP-5125):	No filler cell provided.
Type 'man IMPSP-5125' for more detail.
<CMD> refinePlace
*** Starting refinePlace (0:00:43.9 mem=1637.3M) ***
**ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1637.3MB
*** Finished refinePlace (0:00:43.9 mem=1637.3M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
<CMD> checkPlace
Begin checking placement ... (start mem=1637.3M, init mem=1637.3M)
Not Placed on Placement Grid:	5415
Overlapping with other instance:	10981
Orientation Violation:	5618
*info: Placed = 11016         
*info: Unplaced = 0           
Placement Density:99.88%(102372/102498)
Placement Density (including fixed std cells):99.88%(102372/102498)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=1637.3M)
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setOptMode -fixCap                         true
setOptMode -fixFanoutLoad                  true
setOptMode -fixTran                        true
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              single
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -virtualIPO                false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:44.1/0:00:44.7 (1.0), mem = 1637.3M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.1/0:00:44.8 (1.0), mem = 1637.3M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:44.1/0:00:44.8 (1.0), mem = 1637.3M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1341.3M, totSessionCpu=0:00:44 **
**WARN: (IMPOPT-576):	204 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.1/0:00:44.8 (1.0), mem = 1637.3M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE DB initialization (MEM=1661.36 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1342.8M, totSessionCpu=0:00:45 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 52681
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11138 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11138
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11138 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 36.90% H + 6.08% V. EstWL: 2.778942e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)      3682(23.26%)       192( 1.21%)         5( 0.03%)   (24.50%) 
[NR-eGR]    met2 ( 3)      1045( 6.66%)        42( 0.27%)         0( 0.00%)   ( 6.93%) 
[NR-eGR]    met3 ( 4)      2192(13.84%)       122( 0.77%)         6( 0.04%)   (14.65%) 
[NR-eGR]    met4 ( 5)       161( 1.03%)         2( 0.01%)         0( 0.00%)   ( 1.04%) 
[NR-eGR]    met5 ( 6)        33( 0.28%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      7113( 9.50%)       358( 0.48%)        11( 0.01%)   (10.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 16.00% H + 3.02% V
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  li1   (1V)             0   43325 
[NR-eGR]  met1  (2H)         95705   61406 
[NR-eGR]  met2  (3V)        108141    7116 
[NR-eGR]  met3  (4H)         68248    3261 
[NR-eGR]  met4  (5V)         25449     291 
[NR-eGR]  met5  (6H)          3180       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       300723  115399 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 305529um
[NR-eGR] Total length: 300723um, number of vias: 115399
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 12296um, number of vias: 6062
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 1671.78 MB )
Extraction called for design 'custom_riscv_core' of instances=11016 and nets=11321 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design custom_riscv_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1671.777M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: custom_riscv_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1674.8)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR_MR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR_M' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR_MR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3M4_PR_MR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4M5_PR_MR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 11234
End delay calculation. (MEM=1754.15 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1717.54 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:00:48.7 mem=1717.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.945  |
|           TNS (ns):|-207.701 |
|    Violating Paths:|   156   |
|          All Paths:|  2402   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     63 (63)      |   -0.089   |     63 (63)      |
|   max_tran     |    62 (2312)     |   -1.479   |    62 (2312)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.877%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1392.9M, totSessionCpu=0:00:49 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:00:48.8/0:00:49.5 (1.0), mem = 1690.8M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1690.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1690.8M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.9/0:00:49.6 (1.0), mem = 1690.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:49.0/0:00:49.7 (1.0), mem = 1758.7M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.3/0:00:50.0 (1.0), mem = 1748.7M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 13 candidate Buffer cells
*info: There are 13 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:50.7/0:00:51.4 (1.0), mem = 1768.5M
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:50.8/0:00:51.5 (1.0), mem = 1825.7M
Reclaim Optimization WNS Slack -3.945  TNS Slack -207.701 Density 99.88
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   99.88%|        -|  -3.945|-207.701|   0:00:00.0| 1825.7M|
|   99.88%|        0|  -3.945|-207.701|   0:00:01.0| 1852.3M|
|   99.88%|        0|  -3.945|-207.701|   0:00:00.0| 1852.3M|
|   99.86%|        5|  -3.943|-207.459|   0:00:01.0| 1854.3M|
|   99.86%|        0|  -3.943|-207.459|   0:00:00.0| 1854.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -3.943  TNS Slack -207.459 Density 99.86
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:00:53.2/0:00:53.9 (1.0), mem = 1854.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1774.27M, totSessionCpu=0:00:53).
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.3/0:00:54.0 (1.0), mem = 1774.3M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:54.7/0:00:55.3 (1.0), mem = 1774.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:54.7/0:00:55.3 (1.0), mem = 1774.4M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   137|  4362|    -1.78|   134|   134|    -0.11|     0|     0|     0|     0|    -3.94|  -207.46|       0|       0|       0| 99.86%|          |         |
|   137|  4362|    -1.78|   134|   134|    -0.11|     0|     0|     0|     0|    -3.94|  -207.46|       0|       0|       0| 99.86%| 0:00:01.0|  1831.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 139 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    91 net(s): Could not be fixed because of exceeding max local density.
*info:    48 net(s): Could not be fixed because of exceeding max density.


*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1831.7M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:56.2/0:00:56.9 (1.0), mem = 1774.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1467.8M, totSessionCpu=0:00:56 **

Active setup views:
 SINGLE_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.3/0:00:57.0 (1.0), mem = 1812.7M
*info: 1 clock net excluded
*info: 85 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -3.943  TNS Slack -207.459 
+--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -3.943|-207.459|   99.86%|   0:00:00.0| 1850.9M|SINGLE_VIEW|  default| pc_reg[19]/D                         |
|  -3.943|-207.459|   99.86%|   0:00:01.0| 1850.9M|SINGLE_VIEW|  default| pc_reg[19]/D                         |
|  -3.943|-207.459|   99.86%|   0:00:01.0| 1850.9M|SINGLE_VIEW|  default| pc_reg[19]/D                         |
|  -3.943|-207.459|   99.86%|   0:00:00.0| 1850.9M|SINGLE_VIEW|  default| pc_reg[19]/D                         |
|  -3.916|-201.785|   99.86%|   0:00:02.0| 1874.5M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
|  -3.916|-201.785|   99.86%|   0:00:01.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
|  -3.916|-201.785|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
|  -3.916|-201.785|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
|  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
|  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
|  -3.916|-201.813|   99.86%|   0:00:01.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
|  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
|  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
|  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
|  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
|  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
|  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
|  -3.916|-201.813|   99.86%|   0:00:01.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
+--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:06.4 real=0:00:07.0 mem=1876.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.4 real=0:00:07.0 mem=1876.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -3.916  TNS Slack -201.813 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.8/0:00:07.8 (1.0), totSession cpu/real = 0:01:04.2/0:01:04.8 (1.0), mem = 1788.3M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -3.916
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:04.2/0:01:04.9 (1.0), mem = 1845.5M
Reclaim Optimization WNS Slack -3.916  TNS Slack -201.813 Density 99.86
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   99.86%|        -|  -3.916|-201.813|   0:00:00.0| 1847.6M|
|   99.86%|        0|  -3.916|-201.813|   0:00:01.0| 1874.2M|
|   99.86%|        0|  -3.916|-201.813|   0:00:00.0| 1874.2M|
|   99.86%|        0|  -3.916|-201.813|   0:00:00.0| 1874.2M|
|   99.86%|        0|  -3.916|-201.813|   0:00:00.0| 1874.2M|
|   99.86%|        0|  -3.916|-201.813|   0:00:00.0| 1874.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -3.916  TNS Slack -201.813 Density 99.86
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:01:06.5/0:01:07.2 (1.0), mem = 1874.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1792.08M, totSessionCpu=0:01:07).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:06.7/0:01:07.3 (1.0), mem = 1792.1M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  SINGLE_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 52681
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11138 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11134
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11134 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 37.81% H + 6.71% V. EstWL: 2.814602e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)      3281(20.72%)       453( 2.86%)        30( 0.19%)         1( 0.01%)   (23.78%) 
[NR-eGR]    met2 ( 3)      1116( 7.12%)        60( 0.38%)         2( 0.01%)         0( 0.00%)   ( 7.51%) 
[NR-eGR]    met3 ( 4)      1947(12.30%)       137( 0.87%)        13( 0.08%)         0( 0.00%)   (13.24%) 
[NR-eGR]    met4 ( 5)       148( 0.94%)         4( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.97%) 
[NR-eGR]    met5 ( 6)         7( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total      6499( 8.68%)       654( 0.87%)        45( 0.06%)         1( 0.00%)   ( 9.62%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 15.17% H + 3.23% V
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 1807.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 151.00, normalized total congestion hotspot area = 309.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.6, real=0:00:00.0)***
Iteration  6: Total net bbox = 2.051e+05 (1.22e+05 8.31e+04)
              Est.  stn bbox = 2.861e+05 (1.67e+05 1.20e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 1864.3M
Iteration  7: Total net bbox = 2.229e+05 (1.34e+05 8.90e+04)
              Est.  stn bbox = 3.093e+05 (1.81e+05 1.28e+05)
              cpu = 0:00:07.4 real = 0:00:08.0 mem = 1857.3M
Iteration  8: Total net bbox = 2.202e+05 (1.34e+05 8.64e+04)
              Est.  stn bbox = 3.070e+05 (1.81e+05 1.26e+05)
              cpu = 0:00:06.4 real = 0:00:06.0 mem = 1851.3M
Iteration  9: Total net bbox = 2.290e+05 (1.39e+05 9.02e+04)
              Est.  stn bbox = 3.166e+05 (1.86e+05 1.30e+05)
              cpu = 0:00:10.5 real = 0:00:11.0 mem = 1849.3M
Iteration 10: Total net bbox = 2.110e+05 (1.20e+05 9.10e+04)
              Est.  stn bbox = 2.914e+05 (1.61e+05 1.31e+05)
              cpu = 0:00:04.5 real = 0:00:04.0 mem = 1849.3M
Move report: Timing Driven Placement moves 11016 insts, mean move: 10.74 um, max move: 71.02 um 
	Max move on inst (g164243): (108.10, 56.44) --> (168.24, 45.56)

Finished Incremental Placement (cpu=0:00:32.9, real=0:00:33.0, mem=1849.3M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:40 mem=1849.3M) ***
Total net bbox length = 3.075e+05 (1.972e+05 1.103e+05) (ext = 8.300e+04)
**ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11016 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Total net bbox length = 3.075e+05 (1.972e+05 1.103e+05) (ext = 8.300e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1849.3MB
*** Finished refinePlace (0:01:40 mem=1849.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 52681
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11138 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11138
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11138 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 34.26% H + 5.64% V. EstWL: 2.733274e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)      3286(20.76%)       230( 1.45%)         4( 0.03%)   (22.23%) 
[NR-eGR]    met2 ( 3)       968( 6.17%)        41( 0.26%)         0( 0.00%)   ( 6.43%) 
[NR-eGR]    met3 ( 4)      2080(13.14%)       160( 1.01%)         5( 0.03%)   (14.18%) 
[NR-eGR]    met4 ( 5)       151( 0.96%)        14( 0.09%)         0( 0.00%)   ( 1.05%) 
[NR-eGR]    met5 ( 6)        12( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      6497( 8.68%)       445( 0.59%)         9( 0.01%)   ( 9.29%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 14.87% H + 2.57% V
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1838.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 138.00, normalized total congestion hotspot area = 270.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
Iteration  7: Total net bbox = 2.203e+05 (1.32e+05 8.83e+04)
              Est.  stn bbox = 3.060e+05 (1.79e+05 1.27e+05)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 1862.1M
Iteration  8: Total net bbox = 2.198e+05 (1.34e+05 8.60e+04)
              Est.  stn bbox = 3.067e+05 (1.81e+05 1.26e+05)
              cpu = 0:00:06.7 real = 0:00:07.0 mem = 1856.1M
Iteration  9: Total net bbox = 2.288e+05 (1.39e+05 9.02e+04)
              Est.  stn bbox = 3.166e+05 (1.86e+05 1.30e+05)
              cpu = 0:00:10.2 real = 0:00:10.0 mem = 1856.1M
Iteration 10: Total net bbox = 2.098e+05 (1.19e+05 9.08e+04)
              Est.  stn bbox = 2.900e+05 (1.59e+05 1.31e+05)
              cpu = 0:00:04.9 real = 0:00:05.0 mem = 1858.1M
Move report: Timing Driven Placement moves 11016 insts, mean move: 4.73 um, max move: 31.24 um 
	Max move on inst (g130264): (438.36, 135.31) --> (434.32, 108.11)

Finished Incremental Placement (cpu=0:00:26.4, real=0:00:26.0, mem=1858.1M)
*** Starting refinePlace (0:02:07 mem=1858.1M) ***
Total net bbox length = 3.067e+05 (1.965e+05 1.102e+05) (ext = 8.330e+04)
**ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11016 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Total net bbox length = 3.067e+05 (1.965e+05 1.102e+05) (ext = 8.330e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1858.1MB
*** Finished refinePlace (0:02:07 mem=1858.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 52681
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11138 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11138
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11138 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 33.32% H + 5.77% V. EstWL: 2.718450e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)      3259(20.58%)       223( 1.41%)         3( 0.02%)   (22.01%) 
[NR-eGR]    met2 ( 3)      1003( 6.40%)        45( 0.29%)         0( 0.00%)   ( 6.68%) 
[NR-eGR]    met3 ( 4)      2094(13.22%)       128( 0.81%)         6( 0.04%)   (14.07%) 
[NR-eGR]    met4 ( 5)       175( 1.12%)         5( 0.03%)         0( 0.00%)   ( 1.15%) 
[NR-eGR]    met5 ( 6)        24( 0.20%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      6555( 8.76%)       401( 0.54%)         9( 0.01%)   ( 9.31%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 14.74% H + 2.57% V
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1850.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 132.00, normalized total congestion hotspot area = 266.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 3 ===
Iteration  7: Total net bbox = 2.198e+05 (1.32e+05 8.82e+04)
              Est.  stn bbox = 3.055e+05 (1.78e+05 1.27e+05)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 1872.9M
Iteration  8: Total net bbox = 2.193e+05 (1.33e+05 8.61e+04)
              Est.  stn bbox = 3.061e+05 (1.80e+05 1.26e+05)
              cpu = 0:00:06.4 real = 0:00:07.0 mem = 1867.9M
Iteration  9: Total net bbox = 2.287e+05 (1.39e+05 9.01e+04)
              Est.  stn bbox = 3.161e+05 (1.86e+05 1.30e+05)
              cpu = 0:00:10.6 real = 0:00:10.0 mem = 1868.9M
Iteration 10: Total net bbox = 2.112e+05 (1.20e+05 9.09e+04)
              Est.  stn bbox = 2.917e+05 (1.61e+05 1.31e+05)
              cpu = 0:00:04.5 real = 0:00:05.0 mem = 1871.0M
Move report: Timing Driven Placement moves 11016 insts, mean move: 4.69 um, max move: 42.26 um 
	Max move on inst (g130757__3680): (421.95, 151.64) --> (445.18, 132.60)

Finished Incremental Placement (cpu=0:00:26.8, real=0:00:27.0, mem=1871.0M)
*** Starting refinePlace (0:02:33 mem=1871.0M) ***
Total net bbox length = 3.079e+05 (1.976e+05 1.103e+05) (ext = 8.335e+04)
**ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11016 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Total net bbox length = 3.079e+05 (1.976e+05 1.103e+05) (ext = 8.335e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1871.0MB
*** Finished refinePlace (0:02:33 mem=1871.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 52681
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11138 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11138
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11138 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 32.69% H + 5.69% V. EstWL: 2.732512e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)      3211(20.29%)       211( 1.33%)         4( 0.03%)   (21.65%) 
[NR-eGR]    met2 ( 3)       953( 6.08%)        57( 0.36%)         2( 0.01%)   ( 6.45%) 
[NR-eGR]    met3 ( 4)      2028(12.81%)       125( 0.79%)         6( 0.04%)   (13.64%) 
[NR-eGR]    met4 ( 5)       129( 0.82%)         8( 0.05%)         0( 0.00%)   ( 0.87%) 
[NR-eGR]    met5 ( 6)         4( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      6325( 8.45%)       401( 0.54%)        12( 0.02%)   ( 9.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 14.29% H + 2.65% V
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1862.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 124.00, normalized total congestion hotspot area = 272.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  li1   (1V)             0   43325 
[NR-eGR]  met1  (2H)         93792   60480 
[NR-eGR]  met2  (3V)        107349    6813 
[NR-eGR]  met3  (4H)         66806    2901 
[NR-eGR]  met4  (5V)         25700     190 
[NR-eGR]  met5  (6H)          2348       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       295995  113709 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 307895um
[NR-eGR] Total length: 295995um, number of vias: 113709
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 11117um, number of vias: 5761
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.17 seconds, mem = 1862.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:27, real=0:01:27)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1824.1M)
Extraction called for design 'custom_riscv_core' of instances=11016 and nets=11321 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design custom_riscv_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1824.086M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:50, real = 0:01:50, mem = 1489.7M, totSessionCpu=0:02:34 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: custom_riscv_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1826.18)
Total number of fetched objects 11234
End delay calculation. (MEM=1846.12 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1846.12 CPU=0:00:01.3 REAL=0:00:01.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:29.3/0:01:29.2 (1.0), totSession cpu/real = 0:02:35.9/0:02:36.5 (1.0), mem = 1846.1M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:36.2/0:02:36.7 (1.0), mem = 1862.1M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   127|  3995|    -1.68|   127|   127|    -0.10|     0|     0|     0|     0|    -3.82|  -188.44|       0|       0|       0| 99.86%|          |         |
|   122|  3829|    -1.68|   122|   122|    -0.10|     0|     0|     0|     0|    -3.82|  -188.44|       0|       0|       6| 99.86%| 0:00:04.0|  1962.4M|
|   122|  3829|    -1.68|   122|   122|    -0.10|     0|     0|     0|     0|    -3.82|  -188.44|       0|       0|       0| 99.86%| 0:00:04.0|  1962.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 123 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   123 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:08.3 real=0:00:08.0 mem=1962.4M) ***

*** Starting refinePlace (0:02:46 mem=1920.4M) ***
Total net bbox length = 3.122e+05 (1.975e+05 1.147e+05) (ext = 8.303e+04)
**ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11016 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Total net bbox length = 3.122e+05 (1.975e+05 1.147e+05) (ext = 8.303e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1920.4MB
*** Finished refinePlace (0:02:46 mem=1920.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1920.4M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1920.4M) ***
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:10.1/0:00:10.1 (1.0), totSession cpu/real = 0:02:46.3/0:02:46.8 (1.0), mem = 1840.4M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.17min real=0.17min mem=1840.4M)
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.816  | -3.816  |  3.522  |
|           TNS (ns):|-188.438 |-188.438 |  0.000  |
|    Violating Paths:|   144   |   144   |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.083   |     57 (57)      |
|   max_tran     |    58 (2137)     |   -1.381   |    58 (2137)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.865%
Routing Overflow: 14.29% H and 2.65% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:02, real = 0:02:02, mem = 1525.0M, totSessionCpu=0:02:46 **
*** Timing NOT met, worst failing slack is -3.816
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:46.5/0:02:47.0 (1.0), mem = 1840.5M
*info: 1 clock net excluded
*info: 85 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.816 TNS Slack -188.438 Density 99.86
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 3.522|   0.000|
|reg2reg   |-3.816|-188.438|
|HEPG      |-3.816|-188.438|
|All Paths |-3.816|-188.438|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -3.816|   -3.816|-188.438| -188.438|   99.86%|   0:00:00.0| 1897.8M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
|  -3.620|   -3.620|-165.875| -165.875|   99.91%|   0:00:00.0| 1961.0M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -3.424|   -3.424|-147.882| -147.882|   99.91%|   0:00:01.0| 1961.0M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -3.381|   -3.381|-147.802| -147.802|   99.93%|   0:00:00.0| 1961.0M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -3.318|   -3.318|-131.882| -131.882|   99.94%|   0:00:01.0| 1961.0M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -3.164|   -3.164|-129.461| -129.461|   99.94%|   0:00:01.0| 1964.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -3.006|   -3.006|-125.096| -125.096|   99.94%|   0:00:00.0| 1964.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.965|   -2.965|-123.910| -123.910|   99.95%|   0:00:00.0| 1964.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.868|   -2.868|-117.464| -117.464|   99.97%|   0:00:01.0| 1926.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.852|   -2.852|-118.239| -118.239|   99.97%|   0:00:00.0| 1926.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.810|   -2.810|-114.789| -114.789|  100.00%|   0:00:00.0| 1926.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.763|   -2.763|-114.640| -114.640|  100.01%|   0:00:00.0| 1926.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.714|   -2.714|-109.980| -109.980|  100.05%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.691|   -2.691|-105.985| -105.985|  100.05%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.645|   -2.645|-105.911| -105.911|  100.05%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.604|   -2.604|-104.994| -104.994|  100.05%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.546|   -2.546|-100.293| -100.293|  100.08%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.507|   -2.507|-100.057| -100.057|  100.12%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.491|   -2.491| -96.200|  -96.200|  100.16%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.476|   -2.476| -96.406|  -96.406|  100.17%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.427|   -2.427| -95.437|  -95.437|  100.18%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.400|   -2.400| -91.029|  -91.029|  100.19%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.368|   -2.368| -90.912|  -90.912|  100.20%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.346|   -2.346| -91.279|  -91.279|  100.21%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.333|   -2.333| -90.754|  -90.754|  100.26%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.309|   -2.309| -88.770|  -88.770|  100.29%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.264|   -2.264| -88.726|  -88.726|  100.33%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.220|   -2.220| -88.713|  -88.713|  100.37%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -2.169|   -2.169| -86.388|  -86.388|  100.43%|   0:00:02.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -2.142|   -2.142| -81.530|  -81.530|  100.45%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -2.100|   -2.100| -81.477|  -81.477|  100.48%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
|  -2.060|   -2.060| -81.340|  -81.340|  100.49%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
|  -2.044|   -2.044| -81.240|  -81.240|  100.56%|   0:00:02.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
|  -2.013|   -2.013| -80.584|  -80.584|  100.55%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.970|   -1.970| -78.233|  -78.233|  100.60%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.936|   -1.936| -76.151|  -76.151|  100.65%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.914|   -1.914| -75.649|  -75.649|  100.71%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.874|   -1.874| -73.570|  -73.570|  100.72%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.852|   -1.852| -71.801|  -71.801|  100.79%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.862|   -1.862| -69.037|  -69.037|  100.85%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.830|   -1.830| -68.890|  -68.890|  100.86%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
|  -1.819|   -1.819| -65.216|  -65.216|  100.94%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.789|   -1.789| -65.187|  -65.187|  100.93%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.757|   -1.757| -63.582|  -63.582|  100.95%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.734|   -1.734| -63.493|  -63.493|  100.95%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
|  -1.709|   -1.709| -64.125|  -64.125|  101.04%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
|  -1.680|   -1.680| -62.597|  -62.597|  101.08%|   0:00:03.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.655|   -1.655| -61.921|  -61.921|  101.10%|   0:00:04.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
|  -1.641|   -1.641| -61.223|  -61.223|  101.14%|   0:00:03.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
|  -1.641|   -1.641| -60.789|  -60.789|  101.21%|   0:00:04.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
|  -1.641|   -1.641| -59.712|  -59.712|  101.26%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
|  -1.641|   -1.641| -59.617|  -59.617|  101.28%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
|  -1.640|   -1.640| -59.570|  -59.570|  101.27%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
|  -1.639|   -1.639| -59.542|  -59.542|  101.27%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
|  -1.639|   -1.639| -59.542|  -59.542|  101.27%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:37.1 real=0:00:37.0 mem=1945.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:37.1 real=0:00:37.0 mem=1945.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.522|  0.000|
|reg2reg   |-1.639|-59.542|
|HEPG      |-1.639|-59.542|
|All Paths |-1.639|-59.542|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.639 TNS Slack -59.542 Density 101.27
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:03:25.5/0:03:26.1 (1.0), mem = 1945.6M
Reclaim Optimization WNS Slack -1.639  TNS Slack -59.542 Density 101.27
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|  101.27%|        -|  -1.639| -59.542|   0:00:00.0| 1945.6M|
|  101.27%|        0|  -1.639| -59.542|   0:00:00.0| 1945.6M|
|  101.08%|       45|  -1.606| -57.717|   0:00:01.0| 1945.6M|
|  101.08%|        0|  -1.606| -57.717|   0:00:00.0| 1945.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.606  TNS Slack -57.717 Density 101.08
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 112 skipped = 0, called in commitmove = 45, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** AreaOpt #3 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:03:26.5/0:03:27.1 (1.0), mem = 1945.6M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1924.59M, totSessionCpu=0:03:27).
*** Starting refinePlace (0:03:27 mem=1924.6M) ***
Total net bbox length = 3.150e+05 (1.991e+05 1.159e+05) (ext = 8.303e+04)
**ERROR: (IMPSP-2002):	Density too high (101.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11113 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...

Move report: incrNP moves 11079 insts, mean move: 16.71 um, max move: 106.14 um 
	Max move on inst (FE_RC_249_0): (341.32, 64.60) --> (243.34, 56.44)
Finished incrNP (cpu=0:00:03.7, real=0:00:04.0, mem=1940.7M)
End of Small incrNP (cpu=0:00:03.7, real=0:00:04.0)
Total net bbox length = 3.247e+05 (2.151e+05 1.096e+05) (ext = 8.324e+04)
Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 1940.7MB
*** Finished refinePlace (0:03:30 mem=1940.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1932.7M) ***

*** Finish Physical Update (cpu=0:00:05.2 real=0:00:05.0 mem=1932.7M) ***
** GigaOpt Optimizer WNS Slack -1.878 TNS Slack -70.980 Density 101.08
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.225|  0.000|
|reg2reg   |-1.878|-70.980|
|HEPG      |-1.878|-70.980|
|All Paths |-1.878|-70.980|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -1.878|   -1.878| -70.980|  -70.980|  101.08%|   0:00:00.0| 1932.7M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
|  -1.652|   -1.652| -63.404|  -63.404|  101.08%|   0:00:01.0| 1955.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.620|   -1.620| -61.123|  -61.123|  101.08%|   0:00:00.0| 1955.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.596|   -1.596| -57.728|  -57.728|  101.08%|   0:00:02.0| 1973.8M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.562|   -1.562| -56.320|  -56.320|  101.11%|   0:00:05.0| 1973.8M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.547|   -1.547| -54.714|  -54.714|  101.12%|   0:00:00.0| 1973.8M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.508|   -1.508| -54.119|  -54.119|  101.13%|   0:00:01.0| 1973.8M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.486|   -1.486| -53.907|  -53.907|  101.14%|   0:00:00.0| 1954.9M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.471|   -1.471| -53.065|  -53.065|  101.19%|   0:00:05.0| 1974.0M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.468|   -1.468| -52.871|  -52.871|  101.20%|   0:00:03.0| 1974.0M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.450|   -1.450| -52.572|  -52.572|  101.23%|   0:00:03.0| 1974.0M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.449|   -1.449| -52.384|  -52.384|  101.24%|   0:00:06.0| 1974.0M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.449|   -1.449| -51.416|  -51.416|  101.30%|   0:00:07.0| 1974.0M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.449|   -1.449| -51.416|  -51.416|  101.34%|   0:00:02.0| 1974.0M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.7 real=0:00:35.0 mem=1974.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.7 real=0:00:35.0 mem=1974.0M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.225|  0.000|
|reg2reg   |-1.449|-51.416|
|HEPG      |-1.449|-51.416|
|All Paths |-1.449|-51.416|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.449 TNS Slack -51.416 Density 101.34
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:04:06.6/0:04:07.1 (1.0), mem = 1974.0M
Reclaim Optimization WNS Slack -1.449  TNS Slack -51.416 Density 101.34
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|  101.34%|        -|  -1.449| -51.416|   0:00:00.0| 1974.0M|
|  101.34%|        0|  -1.449| -51.416|   0:00:00.0| 1974.0M|
|  101.25%|       22|  -1.449| -51.404|   0:00:01.0| 1974.0M|
|  101.25%|        0|  -1.449| -51.404|   0:00:00.0| 1974.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.450  TNS Slack -51.404 Density 101.25
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met3 (z=4)  |          2 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 47 skipped = 0, called in commitmove = 22, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** AreaOpt #4 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:04:07.5/0:04:08.0 (1.0), mem = 1974.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1936.00M, totSessionCpu=0:04:08).
*** Starting refinePlace (0:04:08 mem=1936.0M) ***
Total net bbox length = 3.258e+05 (2.156e+05 1.102e+05) (ext = 8.324e+04)
**ERROR: (IMPSP-2002):	Density too high (101.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11123 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...

Move report: incrNP moves 10597 insts, mean move: 4.62 um, max move: 74.88 um 
	Max move on inst (FE_RC_358_0): (11.96, 124.44) --> (48.76, 86.36)
Finished incrNP (cpu=0:00:02.8, real=0:00:03.0, mem=1950.1M)
End of Small incrNP (cpu=0:00:02.8, real=0:00:03.0)
Total net bbox length = 3.244e+05 (2.150e+05 1.094e+05) (ext = 8.334e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1950.1MB
*** Finished refinePlace (0:04:10 mem=1950.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1942.1M) ***

*** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=1942.1M) ***
** GigaOpt Optimizer WNS Slack -1.469 TNS Slack -52.079 Density 101.25
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.215|  0.000|
|reg2reg   |-1.469|-52.079|
|HEPG      |-1.469|-52.079|
|All Paths |-1.469|-52.079|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -1.469|   -1.469| -52.079|  -52.079|  101.25%|   0:00:00.0| 1942.1M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.441|   -1.441| -50.215|  -50.215|  101.26%|   0:00:03.0| 1961.1M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.427|   -1.427| -49.956|  -49.956|  101.26%|   0:00:06.0| 1942.1M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.406|   -1.406| -49.023|  -49.023|  101.26%|   0:00:02.0| 1980.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.388|   -1.388| -47.918|  -47.918|  101.31%|   0:00:03.0| 1980.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.381|   -1.381| -48.073|  -48.073|  101.32%|   0:00:01.0| 1980.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.381|   -1.381| -48.073|  -48.073|  101.35%|   0:00:02.0| 1980.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:17.0 real=0:00:17.0 mem=1980.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.0 real=0:00:17.0 mem=1980.3M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.215|  0.000|
|reg2reg   |-1.381|-48.073|
|HEPG      |-1.381|-48.073|
|All Paths |-1.381|-48.073|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.381 TNS Slack -48.073 Density 101.35
*** Starting refinePlace (0:04:28 mem=1942.3M) ***
Total net bbox length = 3.248e+05 (2.151e+05 1.097e+05) (ext = 8.335e+04)
**ERROR: (IMPSP-2002):	Density too high (101.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11117 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...

Move report: incrNP moves 10434 insts, mean move: 3.56 um, max move: 57.86 um 
	Max move on inst (FE_RC_368_0): (403.42, 178.84) --> (383.64, 140.76)
Finished incrNP (cpu=0:00:02.6, real=0:00:03.0, mem=1952.8M)
End of Small incrNP (cpu=0:00:02.6, real=0:00:03.0)
Total net bbox length = 3.242e+05 (2.148e+05 1.095e+05) (ext = 8.328e+04)
Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1952.8MB
*** Finished refinePlace (0:04:31 mem=1952.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1942.8M) ***

*** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=1942.8M) ***
** GigaOpt Optimizer WNS Slack -1.373 TNS Slack -46.862 Density 101.35
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.132|  0.000|
|reg2reg   |-1.373|-46.862|
|HEPG      |-1.373|-46.862|
|All Paths |-1.373|-46.862|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -1.373|   -1.373| -46.862|  -46.862|  101.35%|   0:00:00.0| 1942.8M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.373|   -1.373| -46.548|  -46.548|  101.34%|   0:00:10.0| 1981.0M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.4 real=0:00:10.0 mem=1981.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.4 real=0:00:10.0 mem=1981.0M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.132|  0.000|
|reg2reg   |-1.373|-46.548|
|HEPG      |-1.373|-46.548|
|All Paths |-1.373|-46.548|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.373 TNS Slack -46.548 Density 101.34
*** Starting refinePlace (0:04:42 mem=1943.0M) ***
Total net bbox length = 3.243e+05 (2.148e+05 1.095e+05) (ext = 8.329e+04)
**ERROR: (IMPSP-2002):	Density too high (101.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11117 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...

Move report: incrNP moves 10328 insts, mean move: 3.58 um, max move: 29.74 um 
	Max move on inst (regfile_inst_registers_reg[20][28]): (65.78, 102.68) --> (84.64, 113.56)
Finished incrNP (cpu=0:00:02.7, real=0:00:03.0, mem=1954.5M)
End of Small incrNP (cpu=0:00:02.7, real=0:00:03.0)
Total net bbox length = 3.243e+05 (2.150e+05 1.093e+05) (ext = 8.336e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1954.5MB
*** Finished refinePlace (0:04:44 mem=1954.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1943.5M) ***

*** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=1943.5M) ***
** GigaOpt Optimizer WNS Slack -1.386 TNS Slack -46.596 Density 101.34
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.122|  0.000|
|reg2reg   |-1.386|-46.596|
|HEPG      |-1.386|-46.596|
|All Paths |-1.386|-46.596|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -1.386|   -1.386| -46.596|  -46.596|  101.34%|   0:00:00.0| 1943.5M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (SINGLE_VIEW 1)
|  -1.256|   -1.256| -39.250|  -39.250|  101.36%|   0:00:13.0| 1963.7M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.243|   -1.243| -38.822|  -38.822|  101.36%|   0:00:00.0| 1963.7M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.226|   -1.226| -38.228|  -38.228|  101.38%|   0:00:01.0| 1963.7M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
Analyzing useful skew in preCTS mode ...
|  -1.086|   -1.086| -32.189|  -32.189|  101.37%|   0:00:06.0| 1982.8M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
Analyzing useful skew in preCTS mode ...
|  -1.086|   -1.086| -32.189|  -32.189|  101.38%|   0:00:00.0| 1982.8M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.3 real=0:00:20.0 mem=1982.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.3 real=0:00:20.0 mem=1982.8M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.122|  0.000|
|reg2reg   |-1.086|-32.189|
|HEPG      |-1.086|-32.189|
|All Paths |-1.086|-32.189|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.086 TNS Slack -32.189 Density 101.38
*** Starting refinePlace (0:05:05 mem=1943.8M) ***
Total net bbox length = 3.245e+05 (2.151e+05 1.094e+05) (ext = 8.336e+04)
**ERROR: (IMPSP-2002):	Density too high (101.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11120 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...

Move report: incrNP moves 10274 insts, mean move: 3.22 um, max move: 66.20 um 
	Max move on inst (FE_RC_410_0): (135.24, 83.64) --> (71.76, 80.92)
Finished incrNP (cpu=0:00:02.5, real=0:00:03.0, mem=1957.4M)
End of Small incrNP (cpu=0:00:02.5, real=0:00:03.0)
Total net bbox length = 3.243e+05 (2.148e+05 1.095e+05) (ext = 8.324e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1957.4MB
*** Finished refinePlace (0:05:08 mem=1957.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1944.4M) ***

*** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=1944.4M) ***
** GigaOpt Optimizer WNS Slack -1.083 TNS Slack -32.069 Density 101.38
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.083|-32.069|
|HEPG      |-1.083|-32.069|
|All Paths |-1.083|-32.069|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -1.083|   -1.083| -32.069|  -32.069|  101.38%|   0:00:00.0| 1944.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
Analyzing useful skew in preCTS mode ...
|  -1.083|   -1.083| -32.069|  -32.069|  101.38%|   0:00:10.0| 1978.5M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.0 real=0:00:10.0 mem=1978.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.0 real=0:00:10.0 mem=1978.5M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.083|-32.069|
|HEPG      |-1.083|-32.069|
|All Paths |-1.083|-32.069|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.083 TNS Slack -32.069 Density 101.38
*** Starting refinePlace (0:05:18 mem=1944.5M) ***
Total net bbox length = 3.243e+05 (2.148e+05 1.095e+05) (ext = 8.324e+04)
**ERROR: (IMPSP-2002):	Density too high (101.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11120 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...

Move report: incrNP moves 10079 insts, mean move: 3.01 um, max move: 25.40 um 
	Max move on inst (g131875): (408.48, 105.40) --> (407.56, 80.92)
Finished incrNP (cpu=0:00:02.6, real=0:00:03.0, mem=1959.6M)
End of Small incrNP (cpu=0:00:02.6, real=0:00:03.0)
Total net bbox length = 3.243e+05 (2.146e+05 1.096e+05) (ext = 8.329e+04)
Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1959.6MB
*** Finished refinePlace (0:05:21 mem=1959.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1945.6M) ***

*** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=1945.6M) ***
** GigaOpt Optimizer WNS Slack -1.085 TNS Slack -32.063 Density 101.38
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.085|-32.063|
|HEPG      |-1.085|-32.063|
|All Paths |-1.085|-32.063|
+----------+------+-------+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met3 (z=4)  |          2 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:02:33 real=0:02:33 mem=1945.6M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:02:34.5/0:02:34.4 (1.0), totSession cpu/real = 0:05:20.9/0:05:21.4 (1.0), mem = 1863.5M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -1.085
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:21.0/0:05:21.5 (1.0), mem = 1863.5M
*info: 1 clock net excluded
*info: 85 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.085 TNS Slack -32.063 Density 101.38
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.085|-32.063|
|HEPG      |-1.085|-32.063|
|All Paths |-1.085|-32.063|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -1.085|   -1.085| -32.063|  -32.063|  101.38%|   0:00:00.0| 1922.8M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.085|   -1.085| -31.908|  -31.908|  101.39%|   0:00:10.0| 1987.6M|SINGLE_VIEW|  reg2reg| mdu_inst_multiplicand_reg[29]/D      |
|  -1.085|   -1.085| -31.908|  -31.908|  101.39%|   0:00:01.0| 1987.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.3 real=0:00:11.0 mem=1987.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.3 real=0:00:11.0 mem=1987.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.085|-31.908|
|HEPG      |-1.085|-31.908|
|All Paths |-1.085|-31.908|
+----------+------+-------+

*** Starting refinePlace (0:05:34 mem=1949.6M) ***
Total net bbox length = 3.243e+05 (2.146e+05 1.096e+05) (ext = 8.330e+04)
**ERROR: (IMPSP-2002):	Density too high (101.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11121 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...

Move report: incrNP moves 10153 insts, mean move: 3.09 um, max move: 36.28 um 
	Max move on inst (FE_RC_411_0): (238.28, 18.36) --> (239.20, 53.72)
Finished incrNP (cpu=0:00:02.5, real=0:00:03.0, mem=1963.2M)
End of Small incrNP (cpu=0:00:02.5, real=0:00:03.0)
Total net bbox length = 3.239e+05 (2.146e+05 1.093e+05) (ext = 8.326e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1963.2MB
*** Finished refinePlace (0:05:36 mem=1963.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1955.2M) ***

*** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=1955.2M) ***
** GigaOpt Optimizer WNS Slack -1.085 TNS Slack -31.958 Density 101.39
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.085|-31.958|
|HEPG      |-1.085|-31.958|
|All Paths |-1.085|-31.958|
+----------+------+-------+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met3 (z=4)  |          2 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:14.2 real=0:00:14.0 mem=1955.2M) ***

*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:15.6/0:00:15.6 (1.0), totSession cpu/real = 0:05:36.6/0:05:37.1 (1.0), mem = 1871.1M
End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:36.7/0:05:37.2 (1.0), mem = 1928.3M
Reclaim Optimization WNS Slack -1.085  TNS Slack -31.958 Density 101.39
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|  101.39%|        -|  -1.085| -31.958|   0:00:00.0| 1928.3M|
|  101.39%|        0|  -1.085| -31.958|   0:00:02.0| 1951.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.085  TNS Slack -31.958 Density 101.39
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met3 (z=4)  |          2 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:02.0) **
*** AreaOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:05:38.3/0:05:38.8 (1.0), mem = 1951.9M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1870.87M, totSessionCpu=0:05:38).
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:38.4/0:05:38.8 (1.0), mem = 1928.1M
Reclaim Optimization WNS Slack -1.085  TNS Slack -31.958 Density 101.39
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|  101.39%|        -|  -1.085| -31.958|   0:00:00.0| 1928.1M|
|  101.39%|        2|  -1.085| -31.958|   0:00:00.0| 1951.7M|
|  101.39%|        0|  -1.085| -31.958|   0:00:00.0| 1951.7M|
|  101.30%|       16|  -1.078| -31.738|   0:00:01.0| 1951.7M|
|  101.30%|        1|  -1.078| -31.738|   0:00:00.0| 1951.7M|
|  101.30%|        0|  -1.078| -31.738|   0:00:00.0| 1951.7M|
|  101.30%|        0|  -1.078| -31.738|   0:00:00.0| 1951.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.078  TNS Slack -31.738 Density 101.30
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 43 skipped = 0, called in commitmove = 17, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:05:39 mem=1951.7M) ***
Total net bbox length = 3.239e+05 (2.146e+05 1.093e+05) (ext = 8.327e+04)
**ERROR: (IMPSP-2002):	Density too high (101.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11121 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Total net bbox length = 3.239e+05 (2.146e+05 1.093e+05) (ext = 8.327e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1951.7MB
*** Finished refinePlace (0:05:39 mem=1951.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1951.7M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1951.7M) ***
*** AreaOpt #6 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:05:39.5/0:05:40.0 (1.0), mem = 1951.7M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1870.62M, totSessionCpu=0:05:40).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:39.6/0:05:40.1 (1.0), mem = 1870.6M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   119|  4083|    -2.08|   117|   117|    -0.13|     0|     0|     0|     0|    -1.08|   -31.74|       0|       0|       0|101.30%|          |         |
|   119|  4083|    -2.08|   117|   117|    -0.13|     0|     0|     0|     0|    -1.08|   -31.74|       0|       0|       0|101.30%| 0:00:04.0|  1989.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 119 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   105 net(s): Could not be fixed because of exceeding max local density.
*info:    14 net(s): Could not be fixed because of exceeding max density.


*** Finish DRV Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=1989.6M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:05:44.1/0:05:44.5 (1.0), mem = 1870.5M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -1.078 -> -1.078 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -31.738 -> -31.738
Begin: GigaOpt TNS non-legal recovery
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:44.3/0:05:44.7 (1.0), mem = 1870.5M
*info: 1 clock net excluded
*info: 85 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.078 TNS Slack -31.738 Density 101.30
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.078|-31.738|
|HEPG      |-1.078|-31.738|
|All Paths |-1.078|-31.738|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -1.078|   -1.078| -31.738|  -31.738|  101.30%|   0:00:00.0| 1929.8M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.078|   -1.078| -31.738|  -31.738|  101.30%|   0:00:11.0| 1993.5M|SINGLE_VIEW|  reg2reg| mdu_inst_dividend_reg[29]/D          |
|  -1.078|   -1.078| -31.738|  -31.738|  101.30%|   0:00:00.0| 1993.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.1 real=0:00:11.0 mem=1993.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.1 real=0:00:11.0 mem=1993.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.078|-31.738|
|HEPG      |-1.078|-31.738|
|All Paths |-1.078|-31.738|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.078|-31.738|
|HEPG      |-1.078|-31.738|
|All Paths |-1.078|-31.738|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:11.2 real=0:00:11.0 mem=1993.5M) ***

*** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:11.6/0:00:11.5 (1.0), totSession cpu/real = 0:05:55.8/0:05:56.3 (1.0), mem = 1873.5M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:55.8/0:05:56.3 (1.0), mem = 1873.5M
*info: 1 clock net excluded
*info: 85 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.078 TNS Slack -31.738 Density 101.30
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.078|-31.738|
|HEPG      |-1.078|-31.738|
|All Paths |-1.078|-31.738|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -1.078|   -1.078| -31.738|  -31.738|  101.30%|   0:00:00.0| 1932.7M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.078|   -1.078| -31.738|  -31.738|  101.30%|   0:00:00.0| 1932.7M|SINGLE_VIEW|  reg2reg| mdu_inst_dividend_reg[29]/D          |
|  -1.078|   -1.078| -31.738|  -31.738|  101.30%|   0:00:00.0| 1932.7M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1932.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1932.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.078|-31.738|
|HEPG      |-1.078|-31.738|
|All Paths |-1.078|-31.738|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.078|-31.738|
|HEPG      |-1.078|-31.738|
|All Paths |-1.078|-31.738|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1932.7M) ***

*** TnsOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:05:56.4/0:05:56.9 (1.0), mem = 1873.6M
End: GigaOpt Optimization in post-eco TNS mode
Register exp ratio and priority group on 0 nets on 11337 nets : 

Active setup views:
 SINGLE_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'custom_riscv_core' of instances=11121 and nets=11424 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design custom_riscv_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1902.266M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:12   (Analysis view: SINGLE_VIEW)
 Advancing count:12, Max:-300.0(ps) Min:-300.0(ps) Total:-3600.0(ps)
 Delaying  count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: custom_riscv_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1854.27)
Total number of fetched objects 11337
End delay calculation. (MEM=1881.47 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1881.47 CPU=0:00:01.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:05:59 mem=1881.5M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 52920
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11241 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11231
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11231 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 27.69% H + 2.90% V. EstWL: 3.238786e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)      3125(19.74%)        71( 0.45%)         0( 0.00%)   (20.18%) 
[NR-eGR]    met2 ( 3)       585( 3.73%)         2( 0.01%)         0( 0.00%)   ( 3.74%) 
[NR-eGR]    met3 ( 4)      2497(15.77%)        74( 0.47%)         1( 0.01%)   (16.24%) 
[NR-eGR]    met4 ( 5)       122( 0.78%)         3( 0.02%)         0( 0.00%)   ( 0.80%) 
[NR-eGR]    met5 ( 6)        13( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      6342( 8.47%)       150( 0.20%)         1( 0.00%)   ( 8.68%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 13.83% H + 0.99% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1889.47 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         86.00 |        226.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 86.00, normalized total congestion hotspot area = 226.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   263.08    23.80   458.92   176.12 |      111.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    34.60    12.92   230.44    89.08 |       58.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    34.60   143.48   186.92   176.12 |       28.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   263.08   121.72   350.12   176.12 |       20.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   197.80   121.72   219.56   176.12 |        6.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         86.00 |        226.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 86.00, normalized total congestion hotspot area = 226.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   263.08    23.80   458.92   176.12 |      111.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    34.60    12.92   230.44    89.08 |       58.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    34.60   143.48   186.92   176.12 |       28.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   263.08   121.72   350.12   176.12 |       20.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   197.80   121.72   219.56   176.12 |        6.00   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:15, real = 0:05:14, mem = 1560.3M, totSessionCpu=0:05:59 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.077  | -1.077  |  3.120  |
|           TNS (ns):| -31.522 | -31.522 |  0.000  |
|    Violating Paths:|   43    |   43    |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     76 (76)      |   -0.107   |     76 (76)      |
|   max_tran     |    76 (2797)     |   -1.781   |    76 (2797)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 101.298%
Routing Overflow: 13.83% H and 0.99% V
------------------------------------------------------------------
**optDesign ... cpu = 0:05:15, real = 0:05:15, mem = 1562.8M, totSessionCpu=0:05:59 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.28794' ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:05:15, real = 0:05:15, mem = 1803.9M **
*** Finished GigaPlace ***
*** place_opt_design #1 [finish] : cpu/real = 0:05:15.2/0:05:15.5 (1.0), totSession cpu/real = 0:05:59.3/0:06:00.3 (1.0), mem = 1803.9M
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): FUNC_MODE
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD> ccopt_design
% Begin ccopt_design (date=12/18 12:43:20, mem=1474.9M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:05:59.7/0:06:00.7 (1.0), mem = 1785.4M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          42.5
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { SINGLE_VIEW }
setOptMode -activeSetupViews                   { SINGLE_VIEW }
setOptMode -autoSetupViews                     { SINGLE_VIEW}
setOptMode -autoTDGRSetupViews                 { SINGLE_VIEW}
setOptMode -drcMargin                          0
setOptMode -fixCap                             true
setOptMode -fixDrc                             true
setOptMode -fixFanoutLoad                      true
setOptMode -fixTran                            true
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0
setPlaceMode -place_design_floorplan_mode      false

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): FUNC_MODE
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for sys_clk...
  clock_tree sys_clk contains 2161 sinks and 0 clock gates.
Extracting original clock gating for sys_clk done.
The skew group sys_clk/FUNC_MODE was created. It contains 2161 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1791.2M, init mem=1791.2M)
Overlapping with other instance:	8273
Orientation Violation:	5545
*info: Placed = 11121         
*info: Unplaced = 0           
Placement Density:101.30%(103828/102498)
Placement Density (including fixed std cells):101.30%(103828/102498)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1791.2M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:00.2/0:06:01.2 (1.0), mem = 1791.2M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 12 advancing pin insertion delay (0.555% of 2161 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2161 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1786.16 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 52920
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11241 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11231
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11231 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 27.69% H + 2.90% V. EstWL: 3.238786e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)      3125(19.74%)        71( 0.45%)         0( 0.00%)   (20.18%) 
[NR-eGR]    met2 ( 3)       585( 3.73%)         2( 0.01%)         0( 0.00%)   ( 3.74%) 
[NR-eGR]    met3 ( 4)      2497(15.77%)        74( 0.47%)         1( 0.01%)   (16.24%) 
[NR-eGR]    met4 ( 5)       122( 0.78%)         3( 0.02%)         0( 0.00%)   ( 0.80%) 
[NR-eGR]    met5 ( 6)        13( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      6342( 8.47%)       150( 0.20%)         1( 0.00%)   ( 8.68%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 13.83% H + 0.99% V
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  li1   (1V)             0   43365 
[NR-eGR]  met1  (2H)        114943   66767 
[NR-eGR]  met2  (3V)        117711    7651 
[NR-eGR]  met3  (4H)         80820    3149 
[NR-eGR]  met4  (5V)         27844     276 
[NR-eGR]  met5  (6H)          3493       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       344812  121208 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 323902um
[NR-eGR] Total length: 344812um, number of vias: 121208
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 13322um, number of vias: 6504
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.33 sec, Real: 0.32 sec, Curr Mem: 1793.04 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.3 real=0:00:00.3)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree sys_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**ERROR: (IMPCCOPT-1209):	Non-leaf transition time target of 0.133ns is too low on the rising edge. The largest clock gate is unable to drive the largest inverter in power_domain auto-default. To adhere to the given transition time target, you will need to select a stronger clock gate, increase the transition time target to at least 0.133ns or remove these driver cells from the CTS cell lists:  sky130_fd_sc_hd__clkinv_16.
Type 'man IMPCCOPT-1209' for more detail.
Clock tree balancer configuration for clock_tree sys_clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     
  Inverters:   {sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2}
  Clock gates (with test): sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
  Clock gates   (no test): sky130_fd_sc_hd__dlclkp_4 sky130_fd_sc_hd__dlclkp_2 sky130_fd_sc_hd__dlclkp_1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 102498.304um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner SINGLE_CORNER:both, late and power domain auto-default:
  Slew time target (leaf):    0.133ns
  Slew time target (trunk):   0.133ns
  Slew time target (top):     0.133ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.148ns
  Buffer max distance: 741.132um
Fastest wire driving cells and distances:
  Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_16, fastest_considered_half_corner=SINGLE_CORNER:both.late, optimalDrivingDistance=741.132um, saturatedSlew=0.122ns, speed=4775.335um per ns, cellArea=40.517um^2 per 1000um}
  Clock gate (with test): {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=SINGLE_CORNER:both.late, optimalDrivingDistance=201.042um, saturatedSlew=0.121ns, speed=870.689um per ns, cellArea=112.024um^2 per 1000um}
  Clock gate   (no test): {lib_cell:sky130_fd_sc_hd__dlclkp_4, fastest_considered_half_corner=SINGLE_CORNER:both.late, optimalDrivingDistance=186.468um, saturatedSlew=0.121ns, speed=794.834um per ns, cellArea=114.070um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group sys_clk/FUNC_MODE:
  Sources:                     pin clk
  Total number of sinks:       2161
  Delay constrained sinks:     2161
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner SINGLE_CORNER:both.late:
  Skew target:                 0.148ns
Primary reporting skew groups are:
skew_group sys_clk/FUNC_MODE with 2161 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.8 real=0:00:00.8)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree sys_clk...
          Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
          Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree sys_clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
      hp wire lengths  : top=0.000um, trunk=1197.820um, leaf=4110.840um, total=5308.660um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
    Bottom-up phase done. (took cpu=0:00:00.9 real=0:00:00.9)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:06:02 mem=1794.0M) ***
Total net bbox length = 3.290e+05 (2.173e+05 1.117e+05) (ext = 8.347e+04)
**ERROR: (IMPSP-2002):	Density too high (102.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.290e+05 (2.173e+05 1.117e+05) (ext = 8.347e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1794.0MB
*** Finished refinePlace (0:06:02 mem=1794.0M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2211).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
    Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ------------------------------------
    Movement (um)        Number of cells
    ------------------------------------
    [1.84,3.2176)               2
    [3.2176,4.5952)             0
    [4.5952,5.9728)             4
    [5.9728,7.3504)             1
    [7.3504,8.728)              1
    [8.728,10.1056)             3
    [10.1056,11.4832)           5
    [11.4832,12.8608)           4
    [12.8608,14.2384)           1
    [14.2384,15.616)            2
    ------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
       15.616        (303.020,128.132)    (309.700,137.068)    CTS_ccl_a_inv_00008 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (304.060,135.320), in power domain auto-default
       15.136        (287.840,46.532)     (281.640,55.468)     CTS_ccl_a_inv_00020 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (276.000,53.720), in power domain auto-default
       13.8          (140.640,51.972)     (126.840,51.972)     CTS_ccl_a_inv_00019 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (121.440,51.000), in power domain auto-default
       12.8          (225.060,77.228)     (217.700,82.668)     CTS_ccl_a_inv_00021 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (212.060,80.920), in power domain auto-default
       12.684        (298.880,128.132)    (304.180,120.748)    CTS_ccl_a_inv_00034 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (298.540,119.000), in power domain auto-default
       12.34         (287.840,46.532)     (294.740,41.092)     CTS_ccl_a_inv_00007 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (289.340,40.120), in power domain auto-default
       12.224        (517.620,109.868)    (512.780,117.252)    CTS_ccl_a_inv_00029 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (507.380,116.280), in power domain auto-default
       11.34         (140.880,109.868)    (141.340,120.748)    CTS_ccl_a_inv_00024 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (135.700,119.000), in power domain auto-default
       11.04         (49.560,68.292)      (38.520,68.292)      CTS_ccl_a_inv_00010 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (33.120,67.320), in power domain auto-default
       10.88         (225.060,77.228)     (225.060,88.108)     CTS_ccl_a_inv_00011 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (219.420,86.360), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
      cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.876pF, total=2.116pF
      wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
      hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.058ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492, avg=0.454, sd=0.043], skew [0.131 vs 0.148], 100% {0.361, 0.492} (wid=0.024 ws=0.018) (gid=0.474 gs=0.118)
    Skew group summary after 'Clustering':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492, avg=0.454, sd=0.043], skew [0.131 vs 0.148], 100% {0.361, 0.492} (wid=0.024 ws=0.018) (gid=0.474 gs=0.118)
    Legalizer API calls during this step: 707 succeeded with high effort: 707 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.2 real=0:00:01.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        51 (unrouted=51, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11423 (unrouted=193, trialRouted=11230, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=87, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 51 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 51 nets for routing of which 51 have one or more fixed wires.
(ccopt eGR): Start to route 51 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 89184
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11291 nets ( ignored 11240 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 51 clock nets ( 51 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 51
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 51 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.426096e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 14 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.941536e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 14 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.981936e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]    met2 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met5 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  li1   (1V)             0   43417 
[NR-eGR]  met1  (2H)        112391   65078 
[NR-eGR]  met2  (3V)        118532    8332 
[NR-eGR]  met3  (4H)         83857    3240 
[NR-eGR]  met4  (5V)         28012     276 
[NR-eGR]  met5  (6H)          3493       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       346286  120343 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 329226um
[NR-eGR] Total length: 346286um, number of vias: 120343
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 14797um, number of vias: 5639
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  li1   (1V)             0  2213 
[NR-eGR]  met1  (2H)          3944  2503 
[NR-eGR]  met2  (3V)          7297   830 
[NR-eGR]  met3  (4H)          3387    93 
[NR-eGR]  met4  (5V)           169     0 
[NR-eGR]  met5  (6H)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        14797  5639 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5685um
[NR-eGR] Total length: 14797um, number of vias: 5639
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 14797um, number of vias: 5639
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1800.88 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:        51 (unrouted=0, trialRouted=0, noStatus=0, routed=51, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11423 (unrouted=193, trialRouted=11230, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=87, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:06:02.5/0:06:03.5 (1.0), mem = 1800.9M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 53260
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 51  Num Prerouted Wires = 6086
[NR-eGR] Read 11291 nets ( ignored 51 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 11230
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11230 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 29.33% H + 4.28% V. EstWL: 3.118290e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)      3424(21.62%)        82( 0.52%)         0( 0.00%)   (22.14%) 
[NR-eGR]    met2 ( 3)       868( 5.54%)         4( 0.03%)         0( 0.00%)   ( 5.56%) 
[NR-eGR]    met3 ( 4)      2950(18.63%)       110( 0.69%)         2( 0.01%)   (19.34%) 
[NR-eGR]    met4 ( 5)       152( 0.97%)         4( 0.03%)         0( 0.00%)   ( 0.99%) 
[NR-eGR]    met5 ( 6)        33( 0.28%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      7427( 9.92%)       200( 0.27%)         2( 0.00%)   (10.19%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 16.98% H + 1.52% V
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1806.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 132.00, normalized total congestion hotspot area = 291.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Starting area based congRepair.
Area based congRepair is working on 100.0% of the design.
Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 291.00
Iteration  8: Total net bbox = 2.342e+05 (1.41e+05 9.35e+04)
              Est.  stn bbox = 3.253e+05 (1.90e+05 1.36e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1815.5M
Iteration  9: Total net bbox = 2.283e+05 (1.37e+05 9.15e+04)
              Est.  stn bbox = 3.178e+05 (1.85e+05 1.33e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1815.5M
Iteration 10: Total net bbox = 2.183e+05 (1.26e+05 9.20e+04)
              Est.  stn bbox = 3.029e+05 (1.70e+05 1.33e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1815.5M
Move report: Congestion Driven Placement moves 11121 insts, mean move: 10.98 um, max move: 116.91 um 
	Max move on inst (FE_RC_294_0): (160.54, 105.40) --> (244.82, 72.76)

Finished Incremental Placement (cpu=0:00:04.1, real=0:00:05.0, mem=1815.5M)
*** Starting refinePlace (0:06:07 mem=1815.5M) ***
Total net bbox length = 3.149e+05 (2.031e+05 1.118e+05) (ext = 8.310e+04)
**ERROR: (IMPSP-2002):	Density too high (102.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11171 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Total net bbox length = 3.149e+05 (2.031e+05 1.118e+05) (ext = 8.310e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1815.5MB
*** Finished refinePlace (0:06:07 mem=1815.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 53260
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 51  Num Prerouted Wires = 6086
[NR-eGR] Read 11291 nets ( ignored 51 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 11240
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11240 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 37.18% H + 6.79% V. EstWL: 2.849989e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)      3720(23.52%)       280( 1.77%)         5( 0.03%)         0( 0.00%)   (25.32%) 
[NR-eGR]    met2 ( 3)      1349( 8.60%)        50( 0.32%)         0( 0.00%)         0( 0.00%)   ( 8.92%) 
[NR-eGR]    met3 ( 4)      2791(17.63%)       162( 1.02%)         6( 0.04%)         1( 0.01%)   (18.69%) 
[NR-eGR]    met4 ( 5)       165( 1.05%)        10( 0.06%)         1( 0.01%)         0( 0.00%)   ( 1.12%) 
[NR-eGR]    met5 ( 6)        17( 0.14%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total      8042(10.75%)       502( 0.67%)        12( 0.02%)         1( 0.00%)   (11.44%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 18.50% H + 3.16% V
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1807.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 169.00, normalized total congestion hotspot area = 349.00 (area is in unit of 4 std-cell row bins)
Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 349.00
***congestion degraded, congRepair restore placement ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 53260
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 51  Num Prerouted Wires = 6086
[NR-eGR] Read 11291 nets ( ignored 51 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 11230
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11230 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 29.33% H + 4.28% V. EstWL: 3.118290e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)      3424(21.62%)        82( 0.52%)         0( 0.00%)   (22.14%) 
[NR-eGR]    met2 ( 3)       868( 5.54%)         4( 0.03%)         0( 0.00%)   ( 5.56%) 
[NR-eGR]    met3 ( 4)      2950(18.63%)       110( 0.69%)         2( 0.01%)   (19.34%) 
[NR-eGR]    met4 ( 5)       152( 0.97%)         4( 0.03%)         0( 0.00%)   ( 0.99%) 
[NR-eGR]    met5 ( 6)        33( 0.28%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      7427( 9.92%)       200( 0.27%)         2( 0.00%)   (10.19%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 16.98% H + 1.52% V
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  li1   (1V)             0   43416 
[NR-eGR]  met1  (2H)        112859   65104 
[NR-eGR]  met2  (3V)        113453    8588 
[NR-eGR]  met3  (4H)         81938    3789 
[NR-eGR]  met4  (5V)         33120     377 
[NR-eGR]  met5  (6H)          4611       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       345981  121274 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 329226um
[NR-eGR] Total length: 345981um, number of vias: 121274
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.31 seconds, mem = 1807.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 132.00, normalized total congestion hotspot area = 291.00 (area is in unit of 4 std-cell row bins)
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:04.8, real=0:00:05.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:06:07.3/0:06:08.2 (1.0), mem = 1807.6M
    Congestion Repair done. (took cpu=0:00:04.8 real=0:00:04.8)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.0 real=0:00:05.0)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'custom_riscv_core' of instances=11171 and nets=11474 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design custom_riscv_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1807.594M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
  Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
    sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
    cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
    sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.877pF, total=2.117pF
    wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
    hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
    Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.059ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492, avg=0.454, sd=0.043], skew [0.131 vs 0.148], 100% {0.361, 0.492} (wid=0.024 ws=0.018) (gid=0.473 gs=0.118)
  Skew group summary after clustering cong repair call:
    skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492, avg=0.454, sd=0.043], skew [0.131 vs 0.148], 100% {0.361, 0.492} (wid=0.024 ws=0.018) (gid=0.473 gs=0.118)
  CongRepair After Initial Clustering done. (took cpu=0:00:05.2 real=0:00:05.2)
  Stage::Clustering done. (took cpu=0:00:06.4 real=0:00:06.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
      cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.877pF, total=2.117pF
      wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
      hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.059ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
      cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.877pF, total=2.117pF
      wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
      hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.059ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492, avg=0.454, sd=0.043], skew [0.131 vs 0.148], 100% {0.361, 0.492} (wid=0.024 ws=0.018) (gid=0.473 gs=0.118)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492, avg=0.454, sd=0.043], skew [0.131 vs 0.148], 100% {0.361, 0.492} (wid=0.024 ws=0.018) (gid=0.473 gs=0.118)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
      cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.877pF, total=2.117pF
      wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
      hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.059ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
      cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.877pF, total=2.117pF
      wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
      hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.059ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
      cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.877pF, total=2.117pF
      wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
      hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.059ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
      cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.877pF, total=2.117pF
      wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
      hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.059ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
    Skew group summary after 'Removing longest path buffering':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
    Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.9 real=0:00:00.9)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
      cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.877pF, total=2.108pF
      wire lengths     : top=0.000um, trunk=1523.444um, leaf=13212.599um, total=14736.043um
      hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.005ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.058ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.489, avg=0.451, sd=0.041], skew [0.128 vs 0.148], 100% {0.361, 0.489} (wid=0.024 ws=0.018) (gid=0.470 gs=0.115)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.489, avg=0.451, sd=0.041], skew [0.128 vs 0.148], 100% {0.361, 0.489} (wid=0.024 ws=0.018) (gid=0.470 gs=0.115)
    Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.4 real=0:00:01.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:07.8 real=0:00:07.8)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
      cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.229pF, leaf=1.877pF, total=2.106pF
      wire lengths     : top=0.000um, trunk=1523.144um, leaf=13212.599um, total=14735.743um
      hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.005ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.058ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.489], skew [0.128 vs 0.148]
    Skew group summary after 'Improving clock tree routing':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.489], skew [0.128 vs 0.148]
    Legalizer API calls during this step: 67 succeeded with high effort: 67 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1411.354um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1411.354um^2
      cell capacitance : b=0.000pF, i=1.896pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.896pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.877pF, total=2.109pF
      wire lengths     : top=0.000um, trunk=1540.126um, leaf=13212.619um, total=14752.745um
      hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.006ns max=0.122ns {2 <= 0.080ns, 7 <= 0.106ns, 4 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.009ns min=0.081ns max=0.131ns {0 <= 0.080ns, 1 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 5 sky130_fd_sc_hd__clkinv_4: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.413, max=0.482], skew [0.069 vs 0.148]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.413, max=0.482], skew [0.069 vs 0.148]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
      cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
      wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
      hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
      cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
      wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
      hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
    Legalizer API calls during this step: 306 succeeded with high effort: 306 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
      cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
      wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
      hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510, avg=0.468, sd=0.016], skew [0.074 vs 0.148], 100% {0.436, 0.510} (wid=0.024 ws=0.019) (gid=0.502 gs=0.081)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510, avg=0.468, sd=0.016], skew [0.074 vs 0.148], 100% {0.436, 0.510} (wid=0.024 ws=0.019) (gid=0.502 gs=0.081)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 52 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
          sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
          cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
          sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
          wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
          hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
          Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
          sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
          cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
          sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
          wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
          hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
          Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
          sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
          cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
          sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
          wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
          hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
          Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
      cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
      wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
      hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
    sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
    cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
    sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
    wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
    hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
    Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
  Skew group summary after Approximately balancing fragments:
    skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
      cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
      wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
      hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
    Skew group summary after 'Improving fragments clock skew':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
          sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
          cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
          sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
          wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
          hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
          Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
      cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
      wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
      hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
    Skew group summary after 'Approximately balancing step':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
      cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
      wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
      hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
    Skew group summary after 'Fixing clock tree overload':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
      cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
      wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
      hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510, avg=0.468, sd=0.016], skew [0.074 vs 0.148], 100% {0.436, 0.510} (wid=0.024 ws=0.019) (gid=0.502 gs=0.081)
    Skew group summary after 'Approximately balancing paths':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510, avg=0.468, sd=0.016], skew [0.074 vs 0.148], 100% {0.436, 0.510} (wid=0.024 ws=0.019) (gid=0.502 gs=0.081)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
  Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
    sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
    cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
    sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
    wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
    hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
    Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
  Clock DAG library cell distribution before polishing {count}:
     Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
  Primary reporting skew groups before polishing:
    skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.073 vs 0.148]
  Skew group summary before polishing:
    skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.073 vs 0.148]
  Merging balancing drivers for power...
    Tried: 52 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
      cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
      wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
      hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.073 vs 0.148]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.073 vs 0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
      cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
      wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
      hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510, avg=0.468, sd=0.016], skew [0.073 vs 0.148], 100% {0.436, 0.510} (wid=0.024 ws=0.019) (gid=0.502 gs=0.080)
    Skew group summary after 'Improving clock skew':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510, avg=0.468, sd=0.016], skew [0.073 vs 0.148], 100% {0.436, 0.510} (wid=0.024 ws=0.019) (gid=0.502 gs=0.080)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 339 succeeded with high effort: 339 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.3)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 700 succeeded with high effort: 700 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.8 real=0:00:00.8)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 307 succeeded with high effort: 307 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 700 succeeded with high effort: 700 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.6 real=0:00:00.6)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
      cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.207pF, leaf=1.848pF, total=2.056pF
      wire lengths     : top=0.000um, trunk=1399.941um, leaf=13055.044um, total=14454.985um
      hp wire lengths  : top=0.000um, trunk=1278.780um, leaf=4139.390um, total=5418.170um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.133ns count=17 avg=0.100ns sd=0.027ns min=0.005ns max=0.124ns {1 <= 0.080ns, 8 <= 0.106ns, 6 <= 0.120ns, 2 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.116ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 17 <= 0.126ns, 12 <= 0.133ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.433, max=0.509, avg=0.465, sd=0.016], skew [0.076 vs 0.148], 100% {0.433, 0.509} (wid=0.024 ws=0.019) (gid=0.503 gs=0.083)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.433, max=0.509, avg=0.465, sd=0.016], skew [0.076 vs 0.148], 100% {0.433, 0.509} (wid=0.024 ws=0.019) (gid=0.503 gs=0.083)
    Legalizer API calls during this step: 2046 succeeded with high effort: 2046 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:02.0 real=0:00:02.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=5.930pF fall=5.328pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
      cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.207pF, leaf=1.848pF, total=2.056pF
      wire lengths     : top=0.000um, trunk=1399.941um, leaf=13055.044um, total=14454.985um
      hp wire lengths  : top=0.000um, trunk=1278.780um, leaf=4139.390um, total=5418.170um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.133ns count=17 avg=0.100ns sd=0.027ns min=0.005ns max=0.124ns {1 <= 0.080ns, 8 <= 0.106ns, 6 <= 0.120ns, 2 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.116ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 17 <= 0.126ns, 12 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.433, max=0.509, avg=0.465, sd=0.016], skew [0.076 vs 0.148], 100% {0.433, 0.509} (wid=0.024 ws=0.019) (gid=0.503 gs=0.083)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.433, max=0.509, avg=0.465, sd=0.016], skew [0.076 vs 0.148], 100% {0.433, 0.509} (wid=0.024 ws=0.019) (gid=0.503 gs=0.083)
    Legalizer API calls during this step: 100 succeeded with high effort: 100 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
      cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.207pF, leaf=1.848pF, total=2.056pF
      wire lengths     : top=0.000um, trunk=1399.941um, leaf=13055.044um, total=14454.985um
      hp wire lengths  : top=0.000um, trunk=1278.780um, leaf=4139.390um, total=5418.170um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.133ns count=17 avg=0.100ns sd=0.027ns min=0.005ns max=0.124ns {1 <= 0.080ns, 8 <= 0.106ns, 6 <= 0.120ns, 2 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.116ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 17 <= 0.126ns, 12 <= 0.133ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.433, max=0.509, avg=0.465, sd=0.016], skew [0.076 vs 0.148], 100% {0.433, 0.509} (wid=0.024 ws=0.019) (gid=0.503 gs=0.083)
    Skew group summary after 'Improving insertion delay':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.433, max=0.509, avg=0.465, sd=0.016], skew [0.076 vs 0.148], 100% {0.433, 0.509} (wid=0.024 ws=0.019) (gid=0.503 gs=0.083)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 70 succeeded with high effort: 70 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=51, filtered=51, permitted=50, cannotCompute=8, computed=42, moveTooSmall=90, resolved=0, predictFail=12, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=59, ignoredLeafDriver=0, worse=45, accepted=7
        Max accepted move=44.580um, total accepted move=153.460um, average move=21.922um
        Move for wirelength. considered=51, filtered=51, permitted=50, cannotCompute=10, computed=40, moveTooSmall=102, resolved=0, predictFail=12, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=57, ignoredLeafDriver=0, worse=51, accepted=3
        Max accepted move=16.360um, total accepted move=32.300um, average move=10.766um
        Move for wirelength. considered=51, filtered=51, permitted=50, cannotCompute=10, computed=40, moveTooSmall=103, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=57, ignoredLeafDriver=0, worse=58, accepted=2
        Max accepted move=10.080um, total accepted move=17.400um, average move=8.700um
        Legalizer API calls during this step: 378 succeeded with high effort: 378 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
      Global shorten wires A1...
        Legalizer API calls during this step: 69 succeeded with high effort: 69 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=51, filtered=51, permitted=50, cannotCompute=48, computed=2, moveTooSmall=66, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 223 succeeded with high effort: 223 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=51, filtered=51, permitted=50, cannotCompute=0, computed=50, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=47, accepted=3
        Max accepted move=2.300um, total accepted move=3.220um, average move=1.073um
        Move for wirelength. considered=51, filtered=51, permitted=50, cannotCompute=46, computed=4, moveTooSmall=0, resolved=0, predictFail=55, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=1
        Max accepted move=0.460um, total accepted move=0.460um, average move=0.460um
        Move for wirelength. considered=51, filtered=51, permitted=50, cannotCompute=48, computed=2, moveTooSmall=0, resolved=0, predictFail=66, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 57 succeeded with high effort: 57 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
        sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
        cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
        sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.185pF, leaf=1.849pF, total=2.033pF
        wire lengths     : top=0.000um, trunk=1254.472um, leaf=13056.616um, total=14311.088um
        hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.133ns count=17 avg=0.099ns sd=0.027ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 6 <= 0.120ns, 1 <= 0.126ns, 0 <= 0.133ns}
        Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.115ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 17 <= 0.126ns, 12 <= 0.133ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group sys_clk/FUNC_MODE: insertion delay [min=0.424, max=0.504, avg=0.459, sd=0.017], skew [0.081 vs 0.148], 100% {0.424, 0.504} (wid=0.025 ws=0.020) (gid=0.497 gs=0.086)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group sys_clk/FUNC_MODE: insertion delay [min=0.424, max=0.504, avg=0.459, sd=0.017], skew [0.081 vs 0.148], 100% {0.424, 0.504} (wid=0.025 ws=0.020) (gid=0.497 gs=0.086)
      Legalizer API calls during this step: 800 succeeded with high effort: 800 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.6 real=0:00:00.6)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 52 , Succeeded = 10 , Constraints Broken = 40 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
      cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.185pF, leaf=1.849pF, total=2.034pF
      wire lengths     : top=0.000um, trunk=1252.737um, leaf=13056.511um, total=14309.248um
      hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.133ns count=17 avg=0.099ns sd=0.027ns min=0.004ns max=0.123ns {2 <= 0.080ns, 8 <= 0.106ns, 6 <= 0.120ns, 1 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.115ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 17 <= 0.126ns, 12 <= 0.133ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.423, max=0.504, avg=0.459, sd=0.017], skew [0.081 vs 0.148], 100% {0.423, 0.504} (wid=0.026 ws=0.020) (gid=0.497 gs=0.086)
    Skew group summary after 'Wire Opt OverFix':
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.423, max=0.504, avg=0.459, sd=0.017], skew [0.081 vs 0.148], 100% {0.423, 0.504} (wid=0.026 ws=0.020) (gid=0.497 gs=0.086)
    Legalizer API calls during this step: 800 succeeded with high effort: 800 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.7 real=0:00:00.7)
  Total capacitance is (rise=7.963pF fall=7.361pF), of which (rise=2.034pF fall=2.034pF) is wire, and (rise=5.930pF fall=5.328pF) is gate.
  Stage::Polishing done. (took cpu=0:00:03.0 real=0:00:03.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 50 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:06:13 mem=1798.8M) ***
Total net bbox length = 3.291e+05 (2.173e+05 1.118e+05) (ext = 8.360e+04)
**ERROR: (IMPSP-2002):	Density too high (102.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.291e+05 (2.173e+05 1.118e+05) (ext = 8.360e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1798.8MB
*** Finished refinePlace (0:06:13 mem=1798.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2211).
  Restoring pStatusCts on 50 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:04.0 real=0:00:04.0)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        51 (unrouted=51, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11423 (unrouted=193, trialRouted=11230, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=87, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 51 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 51 nets for routing of which 51 have one or more fixed wires.
(ccopt eGR): Start to route 51 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 89156
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11291 nets ( ignored 11240 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 51 clock nets ( 51 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 51
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 51 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.394272e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.751680e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.476560e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]    met2 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 4)         1( 0.01%)   ( 0.01%) 
[NR-eGR]    met4 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met5 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  li1   (1V)             0   43420 
[NR-eGR]  met1  (2H)        112779   65086 
[NR-eGR]  met2  (3V)        113319    8605 
[NR-eGR]  met3  (4H)         81890    3752 
[NR-eGR]  met4  (5V)         33055     377 
[NR-eGR]  met5  (6H)          4611       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       345653  121240 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 329058um
[NR-eGR] Total length: 345653um, number of vias: 121240
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 14469um, number of vias: 5605
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  li1   (1V)             0  2217 
[NR-eGR]  met1  (2H)          3864  2485 
[NR-eGR]  met2  (3V)          7163   847 
[NR-eGR]  met3  (4H)          3339    56 
[NR-eGR]  met4  (5V)           104     0 
[NR-eGR]  met5  (6H)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        14469  5605 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5410um
[NR-eGR] Total length: 14469um, number of vias: 5605
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 14469um, number of vias: 5605
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1805.38 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      Routing using eGR only done.
Net route status summary:
  Clock:        51 (unrouted=0, trialRouted=0, noStatus=0, routed=51, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11423 (unrouted=193, trialRouted=11230, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=87, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'custom_riscv_core' of instances=11171 and nets=11474 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design custom_riscv_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1805.375M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
        Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
          sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
          cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
          sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.693pF, total=1.881pF
          wire lengths     : top=0.000um, trunk=1297.778um, leaf=13172.175um, total=14469.953um
          hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.133ns count=17 avg=0.099ns sd=0.027ns min=0.004ns max=0.123ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
          Leaf  : target=0.133ns count=34 avg=0.122ns sd=0.004ns min=0.114ns max=0.130ns {0 <= 0.080ns, 0 <= 0.106ns, 10 <= 0.120ns, 21 <= 0.126ns, 3 <= 0.133ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
        Primary reporting skew groups eGRPC initial state:
          skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505, avg=0.458, sd=0.018], skew [0.084 vs 0.148], 100% {0.421, 0.505} (wid=0.025 ws=0.019) (gid=0.497 gs=0.089)
        Skew group summary eGRPC initial state:
          skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505, avg=0.458, sd=0.018], skew [0.084 vs 0.148], 100% {0.421, 0.505} (wid=0.025 ws=0.019) (gid=0.497 gs=0.089)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
            sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
            cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
            sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
            wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.693pF, total=1.881pF
            wire lengths     : top=0.000um, trunk=1297.778um, leaf=13172.175um, total=14469.953um
            hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.133ns count=17 avg=0.099ns sd=0.027ns min=0.004ns max=0.123ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
            Leaf  : target=0.133ns count=34 avg=0.122ns sd=0.004ns min=0.114ns max=0.130ns {0 <= 0.080ns, 0 <= 0.106ns, 10 <= 0.120ns, 21 <= 0.126ns, 3 <= 0.133ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505], skew [0.084 vs 0.148]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505], skew [0.084 vs 0.148]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 12 long paths. The largest offset applied was 0.011ns.
            
            
            Skew Group Offsets:
            
            -----------------------------------------------------------------------------------------------
            Skew Group           Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                 Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            -----------------------------------------------------------------------------------------------
            sys_clk/FUNC_MODE    2161       12         0.555%      0.011ns       0.505ns         0.494ns
            -----------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.010        2
              0.010      and above     10
            -------------------------------
            
            Mean=0.010ns Median=0.010ns Std.Dev=0.000ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 7, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 41, numSkippedDueToCloseToSkewTarget = 3
          CCOpt-eGRPC Downsizing: considered: 7, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
            sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
            cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
            sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
            wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.693pF, total=1.881pF
            wire lengths     : top=0.000um, trunk=1297.778um, leaf=13172.175um, total=14469.953um
            hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.133ns count=17 avg=0.099ns sd=0.027ns min=0.004ns max=0.123ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
            Leaf  : target=0.133ns count=34 avg=0.122ns sd=0.004ns min=0.114ns max=0.130ns {0 <= 0.080ns, 0 <= 0.106ns, 10 <= 0.120ns, 21 <= 0.126ns, 3 <= 0.133ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505], skew [0.084 vs 0.148]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505], skew [0.084 vs 0.148]
          Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 51, tested: 51, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
            sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
            cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
            sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
            wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.693pF, total=1.881pF
            wire lengths     : top=0.000um, trunk=1297.778um, leaf=13172.175um, total=14469.953um
            hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.133ns count=17 avg=0.099ns sd=0.027ns min=0.004ns max=0.123ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
            Leaf  : target=0.133ns count=34 avg=0.122ns sd=0.004ns min=0.114ns max=0.130ns {0 <= 0.080ns, 0 <= 0.106ns, 10 <= 0.120ns, 21 <= 0.126ns, 3 <= 0.133ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505], skew [0.084 vs 0.148]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505], skew [0.084 vs 0.148]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
          sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
          cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
          sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.693pF, total=1.881pF
          wire lengths     : top=0.000um, trunk=1297.778um, leaf=13172.175um, total=14469.953um
          hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.133ns count=17 avg=0.099ns sd=0.027ns min=0.004ns max=0.123ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
          Leaf  : target=0.133ns count=34 avg=0.122ns sd=0.004ns min=0.114ns max=0.130ns {0 <= 0.080ns, 0 <= 0.106ns, 10 <= 0.120ns, 21 <= 0.126ns, 3 <= 0.133ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
        Primary reporting skew groups before routing clock trees:
          skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505, avg=0.458, sd=0.018], skew [0.084 vs 0.148], 100% {0.421, 0.505} (wid=0.025 ws=0.019) (gid=0.497 gs=0.089)
        Skew group summary before routing clock trees:
          skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505, avg=0.458, sd=0.018], skew [0.084 vs 0.148], 100% {0.421, 0.505} (wid=0.025 ws=0.019) (gid=0.497 gs=0.089)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 50 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:06:13 mem=1798.5M) ***
Total net bbox length = 3.291e+05 (2.173e+05 1.118e+05) (ext = 8.360e+04)
**ERROR: (IMPSP-2002):	Density too high (102.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.291e+05 (2.173e+05 1.118e+05) (ext = 8.360e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1798.5MB
*** Finished refinePlace (0:06:13 mem=1798.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2211).
  Restoring pStatusCts on 50 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        51 (unrouted=0, trialRouted=0, noStatus=0, routed=51, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11423 (unrouted=193, trialRouted=11230, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=87, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 51 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 51 nets for routing of which 51 have one or more fixed wires.
(ccopt eGR): Start to route 51 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 89156
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11291 nets ( ignored 11240 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 51 clock nets ( 51 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 51
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 51 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.394272e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.751680e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.476560e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]    met2 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 4)         1( 0.01%)   ( 0.01%) 
[NR-eGR]    met4 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met5 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  li1   (1V)             0   43420 
[NR-eGR]  met1  (2H)        112779   65086 
[NR-eGR]  met2  (3V)        113319    8605 
[NR-eGR]  met3  (4H)         81890    3752 
[NR-eGR]  met4  (5V)         33055     377 
[NR-eGR]  met5  (6H)          4611       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       345653  121240 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 329058um
[NR-eGR] Total length: 345653um, number of vias: 121240
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 14469um, number of vias: 5605
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  li1   (1V)             0  2217 
[NR-eGR]  met1  (2H)          3864  2485 
[NR-eGR]  met2  (3V)          7163   847 
[NR-eGR]  met3  (4H)          3339    56 
[NR-eGR]  met4  (5V)           104     0 
[NR-eGR]  met5  (6H)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        14469  5605 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5410um
[NR-eGR] Total length: 14469um, number of vias: 5605
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 14469um, number of vias: 5605
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1805.16 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 51 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=12/18 12:43:34, mem=1504.7M)

globalDetailRoute

#Start globalDetailRoute on Thu Dec 18 12:43:34 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=51)
#num needed restored net=0
#need_extraction net=0 (total=11474)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 51
#Total wire length = 14469 um.
#Total half perimeter of net bounding box = 5744 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 3864 um.
#Total wire length on LAYER met2 = 7163 um.
#Total wire length on LAYER met3 = 3339 um.
#Total wire length on LAYER met4 = 104 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 5605
#Up-Via Summary (total 5605):
#           
#-----------------------
# li1              2217
# met1             2485
# met2              847
# met3               56
#-----------------------
#                  5605 
#
#Start routing data preparation on Thu Dec 18 12:43:34 2025
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 1.800] has 11472 nets.
#Voltage range [1.800 - 1.800] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.63 (MB), peak = 1622.33 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1515.77 (MB), peak = 1622.33 (MB)
#Data initialization: cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.6 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     6417 ( 2         pin),   1803 ( 3         pin),   1806 ( 4         pin),
#      418 ( 5         pin),    148 ( 6         pin),     69 ( 7         pin),
#      123 ( 8         pin),     52 ( 9         pin),    145 (10-19      pin),
#       51 (20-29      pin),    203 (30-39      pin),      4 (40-49      pin),
#        2 (50-59      pin),     40 (60-69      pin),      7 (70-79      pin),
#        1 (80-89      pin),      2 (100-199    pin),      0 (>=2000     pin).
#Total: 11474 nets, 11291 non-trivial nets, 51 fully global routed, 51 clocks,
#       51 nets have extra space, 51 nets have layer range, 51 nets have weight,
#       51 nets have avoid detour, 51 nets have priority.
#
#Nets in 1 layer range:
#   (3 met2, 4 met3) :       51 ( 0.5%)
#
#51 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.13 (MB)
#Total memory = 1519.32 (MB)
#Peak memory = 1622.33 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 3022
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 1047 ( 34.6%)
#  Total number of shifted segments     =   24 (  0.8%)
#  Average movement of shifted segments =    2.08 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 51
#Total wire length = 14698 um.
#Total half perimeter of net bounding box = 5744 um.
#Total wire length on LAYER li1 = 27 um.
#Total wire length on LAYER met1 = 4155 um.
#Total wire length on LAYER met2 = 7249 um.
#Total wire length on LAYER met3 = 3258 um.
#Total wire length on LAYER met4 = 9 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 5180
#Up-Via Summary (total 5180):
#           
#-----------------------
# li1              2217
# met1             2331
# met2              630
# met3                2
#-----------------------
#                  5180 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.54 (MB)
#Total memory = 1517.52 (MB)
#Peak memory = 1622.33 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1522.88 (MB), peak = 1622.33 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1523.55 (MB), peak = 1622.33 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 51
#Total wire length = 15114 um.
#Total half perimeter of net bounding box = 5744 um.
#Total wire length on LAYER li1 = 8 um.
#Total wire length on LAYER met1 = 2209 um.
#Total wire length on LAYER met2 = 7648 um.
#Total wire length on LAYER met3 = 5240 um.
#Total wire length on LAYER met4 = 9 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 5695
#Up-Via Summary (total 5695):
#           
#-----------------------
# li1              2218
# met1             2187
# met2             1288
# met3                2
#-----------------------
#                  5695 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 6.05 (MB)
#Total memory = 1523.57 (MB)
#Peak memory = 1622.33 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 6.06 (MB)
#Total memory = 1523.57 (MB)
#Peak memory = 1622.33 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 26.63 (MB)
#Total memory = 1531.40 (MB)
#Peak memory = 1622.33 (MB)
#Number of warnings = 1
#Total number of warnings = 1
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec 18 12:43:42 2025
#
% End globalDetailRoute (date=12/18 12:43:42, total cpu=0:00:08.5, real=0:00:08.0, peak res=1531.2M, current mem=1531.2M)
        NanoRoute done. (took cpu=0:00:08.5 real=0:00:08.5)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 51 net(s)
Set FIXED placed status on 50 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1816.70 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 53240
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 51  Num Prerouted Wires = 6381
[NR-eGR] Read 11291 nets ( ignored 51 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 11230
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11230 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 29.89% H + 4.23% V. EstWL: 3.120357e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)      3470(21.91%)        77( 0.49%)         0( 0.00%)         0( 0.00%)   (22.40%) 
[NR-eGR]    met2 ( 3)       956( 6.10%)         6( 0.04%)         0( 0.00%)         0( 0.00%)   ( 6.13%) 
[NR-eGR]    met3 ( 4)      2866(18.10%)        97( 0.61%)         1( 0.01%)         1( 0.01%)   (18.73%) 
[NR-eGR]    met4 ( 5)       150( 0.96%)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.97%) 
[NR-eGR]    met5 ( 6)        32( 0.27%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.27%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total      7474( 9.99%)       182( 0.24%)         1( 0.00%)         1( 0.00%)   (10.23%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 16.36% H + 1.46% V
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  li1   (1V)             8   43422 
[NR-eGR]  met1  (2H)        115346   65061 
[NR-eGR]  met2  (3V)        115052    8633 
[NR-eGR]  met3  (4H)         79435    3528 
[NR-eGR]  met4  (5V)         31864     416 
[NR-eGR]  met5  (6H)          4787       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       346491  121060 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 329058um
[NR-eGR] Total length: 346491um, number of vias: 121060
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 1826.58 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.3 real=0:00:00.3)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        51 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=51, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11423 (unrouted=193, trialRouted=11230, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=87, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:09.0 real=0:00:09.0)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'custom_riscv_core' of instances=11171 and nets=11474 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design custom_riscv_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1826.578M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
  Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
    sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
    cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
    sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.846pF, total=2.035pF
    wire lengths     : top=0.000um, trunk=1297.458um, leaf=13819.460um, total=15116.918um
    hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
    Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.004ns min=0.115ns max=0.131ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
  Primary reporting skew groups after routing clock trees:
    skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
  Skew group summary after routing clock trees:
    skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
  CCOpt::Phase::Routing done. (took cpu=0:00:09.2 real=0:00:09.2)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 51, tested: 51, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
        sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
        cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
        sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.846pF, total=2.035pF
        wire lengths     : top=0.000um, trunk=1297.458um, leaf=13819.460um, total=15116.918um
        hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
        Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.004ns min=0.115ns max=0.131ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505], skew [0.083 vs 0.148]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505], skew [0.083 vs 0.148]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 51, tested: 51, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
        sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
        cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
        sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.846pF, total=2.035pF
        wire lengths     : top=0.000um, trunk=1297.458um, leaf=13819.460um, total=15116.918um
        hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
        Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.004ns min=0.115ns max=0.131ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505], skew [0.083 vs 0.148]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505], skew [0.083 vs 0.148]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 51, nets tested: 51, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
      sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
      cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
      sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.846pF, total=2.035pF
      wire lengths     : top=0.000um, trunk=1297.458um, leaf=13819.460um, total=15116.918um
      hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.004ns min=0.115ns max=0.131ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
        sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
        cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
        sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.846pF, total=2.035pF
        wire lengths     : top=0.000um, trunk=1297.458um, leaf=13819.460um, total=15116.918um
        hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
        Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.004ns min=0.115ns max=0.131ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        51 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=51, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11423 (unrouted=193, trialRouted=11230, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=87, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
  Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
    sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
    cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
    sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.846pF, total=2.035pF
    wire lengths     : top=0.000um, trunk=1297.458um, leaf=13819.460um, total=15116.918um
    hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
    Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.004ns min=0.115ns max=0.131ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
  Primary reporting skew groups after post-conditioning:
    skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
  Skew group summary after post-conditioning:
    skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.3 real=0:00:00.3)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ----------------------------------------------------------
  Cell type                 Count    Area        Capacitance
  ----------------------------------------------------------
  Buffers                     0         0.000       0.000
  Inverters                  50      1396.339       1.875
  Integrated Clock Gates      0         0.000       0.000
  Discrete Clock Gates        0         0.000       0.000
  Clock Logic                 0         0.000       0.000
  All                        50      1396.339       1.875
  ----------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             2161
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               2161
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      1297.458
  Leaf      13819.460
  Total     15116.918
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1204.980
  Leaf        4160.690
  Total       5365.670
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    1.875    0.188    2.063
  Leaf     4.055    1.846    5.901
  Total    5.930    2.035    7.964
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  4.055     0.002       0.000      0.002    0.002
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.133      17       0.099       0.028      0.004    0.124    {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}          -
  Leaf        0.133      34       0.124       0.004      0.115    0.131    {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -------------------------------------------------------------
  Name                          Type        Inst     Inst Area 
                                            Count    (um^2)
  -------------------------------------------------------------
  sky130_fd_sc_hd__clkinv_16    inverter     44       1321.267
  sky130_fd_sc_hd__clkinv_8     inverter      3         48.797
  sky130_fd_sc_hd__clkinv_4     inverter      3         26.275
  -------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  SINGLE_CORNER:both.late    sys_clk/FUNC_MODE    0.422     0.505     0.083       0.148         0.019           0.008           0.460        0.018     100% {0.422, 0.505}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  SINGLE_CORNER:both.late    sys_clk/FUNC_MODE    0.422     0.505     0.083       0.148         0.019           0.008           0.460        0.018     100% {0.422, 0.505}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: custom_riscv_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1874.03)
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 11387
End delay calculation. (MEM=1909.97 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1909.97 CPU=0:00:00.3 REAL=0:00:01.0)
	Clock: sys_clk, View: SINGLE_VIEW, Ideal Latency: -0.0016659, Propagated Latency: 0.458186
	 Executing: set_clock_latency -source -early -max -rise -0.459852 [get_pins clk]
	Clock: sys_clk, View: SINGLE_VIEW, Ideal Latency: -0.0016659, Propagated Latency: 0.458186
	 Executing: set_clock_latency -source -late -max -rise -0.459852 [get_pins clk]
	Clock: sys_clk, View: SINGLE_VIEW, Ideal Latency: -0.0016659, Propagated Latency: 0.457258
	 Executing: set_clock_latency -source -early -max -fall -0.458923 [get_pins clk]
	Clock: sys_clk, View: SINGLE_VIEW, Ideal Latency: -0.0016659, Propagated Latency: 0.457258
	 Executing: set_clock_latency -source -late -max -fall -0.458923 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.9 real=0:00:00.9)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
  sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
  cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
  sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
  wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.846pF, total=2.035pF
  wire lengths     : top=0.000um, trunk=1297.458um, leaf=13819.460um, total=15116.918um
  hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
  Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.004ns min=0.115ns max=0.131ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
Primary reporting skew groups after update timingGraph:
  skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
Skew group summary after update timingGraph:
  skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.9 real=0:00:00.9)
Runtime done. (took cpu=0:00:24.3 real=0:00:24.3)
Runtime Summary
===============
Clock Runtime:  (34%) Core CTS           8.14 (Init 0.49, Construction 2.64, Implementation 3.97, eGRPC 0.31, PostConditioning 0.32, Other 0.40)
Clock Runtime:  (38%) CTS services       9.26 (RefinePlace 0.17, EarlyGlobalClock 0.42, NanoRoute 8.47, ExtractRC 0.19, TimingAnalysis 0.00)
Clock Runtime:  (27%) Other CTS          6.47 (Init 0.46, CongRepair/EGR-DP 5.12, TimingUpdate 0.89, Other 0.00)
Clock Runtime: (100%) Total             23.86

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:23.8/0:00:23.8 (1.0), totSession cpu/real = 0:06:24.0/0:06:24.9 (1.0), mem = 1800.9M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1541.9M, totSessionCpu=0:06:24 **
**WARN: (IMPOPT-576):	204 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:24.0/0:06:24.9 (1.0), mem = 1798.9M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1549.5M, totSessionCpu=0:06:26 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1816.9M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: custom_riscv_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1950.98)
Total number of fetched objects 11387
End delay calculation. (MEM=1946.5 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1946.5 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:06:29 mem=1946.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.493  | -1.493  |  2.785  |
|           TNS (ns):| -48.267 | -48.267 |  0.000  |
|    Violating Paths:|   49    |   49    |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     82 (82)      |   -0.132   |     82 (82)      |
|   max_tran     |    88 (3144)     |   -2.307   |    88 (3144)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 102.660%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1621.8M, totSessionCpu=0:06:29 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:06:28.9/0:06:29.8 (1.0), mem = 1891.8M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:29.2/0:06:30.1 (1.0), mem = 1891.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |         51 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:06:29.2/0:06:30.2 (1.0), mem = 1891.8M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1891.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1891.8M) ***
*** Starting optimizing excluded clock nets MEM= 1891.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1891.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:29.3/0:06:30.2 (1.0), mem = 1891.8M
Info: 51 nets with fixed/cover wires excluded.
Info: 51 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:06:29.6/0:06:30.6 (1.0), mem = 1891.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:29.8/0:06:30.7 (1.0), mem = 1907.9M
Info: 51 nets with fixed/cover wires excluded.
Info: 51 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   137|  4809|    -2.61|   124|   124|    -0.15|     0|     0|     0|     0|    -1.49|   -48.27|       0|       0|       0|102.66%|          |         |
|   137|  4809|    -2.61|   124|   124|    -0.15|     0|     0|     0|     0|    -1.49|   -48.27|       0|       0|       0|102.66%| 0:00:06.0|  2035.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |         51 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 137 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   137 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:05.6 real=0:00:06.0 mem=2035.0M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:06:36.8/0:06:37.7 (1.0), mem = 1913.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1629.7M, totSessionCpu=0:06:37 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 51 nets with fixed/cover wires excluded.
Info: 51 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:36.8/0:06:37.7 (1.0), mem = 1913.9M
*info: 51 clock nets excluded
*info: 85 no-driver nets excluded.
*info: 51 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -1.493  TNS Slack -48.267 
+--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -1.493| -48.267|  102.66%|   0:00:00.0| 1971.1M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:01.0| 1999.5M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:00.0| 2001.7M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:00.0| 2002.9M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:03.0| 2009.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:00.0| 2009.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:01.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:01.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
+--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:06.0 real=0:00:06.0 mem=2010.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:06.0 real=0:00:06.0 mem=2010.4M) ***
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |         51 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -1.493  TNS Slack -48.267 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:07.5/0:00:07.5 (1.0), totSession cpu/real = 0:06:44.3/0:06:45.2 (1.0), mem = 1923.3M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -1.493
*** Check timing (0:00:00.0)
Info: 51 nets with fixed/cover wires excluded.
Info: 51 clock nets excluded from IPO operation.
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:44.5/0:06:45.4 (1.0), mem = 1919.3M
Info: 51 nets with fixed/cover wires excluded.
Info: 51 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   137|  4809|    -2.61|   124|   124|    -0.15|     0|     0|     0|     0|    -1.49|   -48.27|       0|       0|       0|102.66%|          |         |
|   137|  4809|    -2.61|   124|   124|    -0.15|     0|     0|     0|     0|    -1.49|   -48.27|       0|       0|       0|102.66%| 0:00:05.0|  2047.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |         51 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 137 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   137 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:05.6 real=0:00:05.0 mem=2047.4M) ***

*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:06:51.4/0:06:52.3 (1.0), mem = 1925.3M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.12min real=0.12min mem=1925.3M)
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.493  | -1.493  |  2.785  |
|           TNS (ns):| -48.267 | -48.267 |  0.000  |
|    Violating Paths:|   49    |   49    |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     82 (82)      |   -0.132   |     82 (82)      |
|   max_tran     |    88 (3144)     |   -2.307   |    88 (3144)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 102.655%
Routing Overflow: 16.36% H and 1.46% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:27, mem = 1631.8M, totSessionCpu=0:06:52 **
Begin: GigaOpt Optimization in WNS mode
Info: 51 nets with fixed/cover wires excluded.
Info: 51 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:51.6/0:06:52.6 (1.0), mem = 1925.5M
*info: 51 clock nets excluded
*info: 85 no-driver nets excluded.
*info: 51 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.493 TNS Slack -48.267 Density 102.66
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 2.785|  0.000|
|reg2reg   |-1.493|-48.267|
|HEPG      |-1.493|-48.267|
|All Paths |-1.493|-48.267|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -1.493ns TNS -48.267ns; HEPG WNS -1.493ns TNS -48.267ns; all paths WNS -1.493ns TNS -48.267ns; Real time 0:00:53.0
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -1.493|   -1.493| -48.267|  -48.267|  102.66%|   0:00:00.0| 1982.7M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.460|   -1.460| -46.965|  -46.965|  102.66%|   0:00:01.0| 2034.4M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.507|   -1.507| -46.845|  -46.845|  102.70%|   0:00:02.0| 2055.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.485|   -1.485| -46.823|  -46.823|  102.69%|   0:00:00.0| 2055.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.459|   -1.459| -46.797|  -46.797|  102.69%|   0:00:00.0| 2055.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.438|   -1.438| -46.188|  -46.188|  102.69%|   0:00:02.0| 2055.6M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.423|   -1.423| -44.841|  -44.841|  102.76%|   0:00:02.0| 2063.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.410|   -1.410| -44.971|  -44.971|  102.74%|   0:00:05.0| 2063.6M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.410|   -1.410| -44.573|  -44.573|  102.73%|   0:00:00.0| 2063.6M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
|  -1.395|   -1.395| -43.834|  -43.834|  102.72%|   0:00:01.0| 2063.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.383|   -1.383| -43.826|  -43.826|  102.75%|   0:00:02.0| 2082.7M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.383|   -1.383| -43.672|  -43.672|  102.75%|   0:00:01.0| 2082.7M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.371|   -1.371| -43.661|  -43.661|  102.76%|   0:00:00.0| 2082.7M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.362|   -1.362| -43.666|  -43.666|  102.76%|   0:00:02.0| 2082.7M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.359|   -1.359| -43.498|  -43.498|  102.78%|   0:00:02.0| 2082.7M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.356|   -1.356| -43.495|  -43.495|  102.81%|   0:00:12.0| 2066.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
|  -1.356|   -1.356| -43.495|  -43.495|  102.85%|   0:00:01.0| 2066.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] (WnsOpt #1 / ccopt_design #1) : mem = 0.3M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: custom_riscv_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 11377
End delay calculation. (MEM=0 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:00:01.9 mem=0.0M)

------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.379  | -0.080  | -0.379  |
|           TNS (ns):| -17.424 | -5.501  | -11.924 |
|    Violating Paths:|   376   |   342   |   34    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

Density: 102.847%
Routing Overflow: 16.36% H and 1.46% V
------------------------------------------------------------------
*** QThread Job [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 28 insts
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -1.049|   -1.049| -25.419|  -25.419|  102.85%|   0:00:05.0| 2065.3M|SINGLE_VIEW|  reg2reg| pc_reg[15]/D                         |
|  -1.034|   -1.034| -24.937|  -24.937|  102.85%|   0:00:06.0| 2087.9M|SINGLE_VIEW|  reg2reg| pc_reg[15]/D                         |
|  -1.035|   -1.035| -24.967|  -24.967|  102.84%|   0:00:03.0| 2105.0M|SINGLE_VIEW|  reg2reg| pc_reg[15]/D                         |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
skewClock sized 0 and inserted 15 insts
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -0.942|   -0.942|  -9.102|   -9.102|  102.84%|   0:00:04.0| 2069.0M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.898|   -0.898|  -8.258|   -8.258|  102.85%|   0:00:05.0| 2069.0M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.873|   -0.873|  -7.905|   -7.905|  102.86%|   0:00:00.0| 2069.0M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.861|   -0.861|  -7.725|   -7.725|  102.87%|   0:00:00.0| 2088.1M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.861|   -0.861|  -7.707|   -7.707|  102.87%|   0:00:03.0| 2088.1M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.861|   -0.861|  -7.707|   -7.707|  102.88%|   0:00:00.0| 2088.1M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:46.2 real=0:00:46.0 mem=2088.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:46.2 real=0:00:46.0 mem=2088.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.861|-7.707|
|HEPG      |-0.861|-7.707|
|All Paths |-0.861|-7.707|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.861ns TNS -7.707ns; HEPG WNS -0.861ns TNS -7.707ns; all paths WNS -0.861ns TNS -7.707ns; Real time 0:01:39
** GigaOpt Optimizer WNS Slack -0.861 TNS Slack -7.707 Density 102.88
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (WnsOpt #1 / ccopt_design #1) : totSession cpu/real = 0:07:39.4/0:07:40.4 (1.0), mem = 2088.1M
Usable buffer cells for single buffer setup transform:
sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack -0.861  TNS Slack -7.707 Density 102.88
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|  102.88%|        -|  -0.861|  -7.707|   0:00:00.0| 2088.1M|
|  102.88%|        0|  -0.861|  -7.707|   0:00:00.0| 2088.1M|
|  102.75%|       26|  -0.847|  -7.494|   0:00:01.0| 2088.1M|
|  102.75%|        0|  -0.847|  -7.494|   0:00:00.0| 2088.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.847  TNS Slack -7.494 Density 102.75
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |         94 | default  |
| met4 (z=5)  |          1 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 72 skipped = 0, called in commitmove = 26, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:07:40.3/0:07:41.3 (1.0), mem = 2088.1M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2069.06M, totSessionCpu=0:07:40).
*** Starting refinePlace (0:07:40 mem=2065.1M) ***
Total net bbox length = 3.306e+05 (2.180e+05 1.126e+05) (ext = 8.360e+04)
**ERROR: (IMPSP-2002):	Density too high (103.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11199 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 3.009%

Density distribution unevenness ratio = 3.192%
Move report: incrNP moves 10795 insts, mean move: 4.87 um, max move: 127.72 um 
	Max move on inst (FE_USKC7_CTS_1): (448.96, 181.56) --> (394.68, 108.12)
Finished incrNP (cpu=0:00:01.8, real=0:00:02.0, mem=2079.1M)
End of Small incrNP (cpu=0:00:01.8, real=0:00:02.0)
Total net bbox length = 3.275e+05 (2.162e+05 1.112e+05) (ext = 8.371e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2079.1MB
*** Finished refinePlace (0:07:42 mem=2079.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2066.1M) ***

*** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=2066.1M) ***
** GigaOpt Optimizer WNS Slack -0.839 TNS Slack -7.386 Density 103.82
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.839|-7.386|
|HEPG      |-0.839|-7.386|
|All Paths |-0.839|-7.386|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.839ns TNS -7.386ns; HEPG WNS -0.839ns TNS -7.386ns; all paths WNS -0.839ns TNS -7.386ns; Real time 0:01:42
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -0.839|   -0.839|  -7.386|   -7.386|  103.82%|   0:00:00.0| 2066.1M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.824|   -0.824|  -7.235|   -7.235|  103.83%|   0:00:11.0| 2086.2M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
skewClock sized 0 and inserted 12 insts
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -0.598|   -0.598|  -5.430|   -5.430|  103.83%|   0:00:12.0| 2072.2M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.598|   -0.598|  -5.424|   -5.424|  103.85%|   0:00:16.0| 2111.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.598|   -0.598|  -5.408|   -5.408|  103.84%|   0:00:00.0| 2111.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.598|   -0.598|  -5.408|   -5.408|  103.84%|   0:00:00.0| 2111.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
skewClock sized 0 and inserted 11 insts
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -0.508|   -0.508|  -4.261|   -4.261|  103.84%|   0:00:01.0| 2070.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.468|   -0.468|  -3.662|   -3.662|  103.84%|   0:00:02.0| 2073.4M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.468|   -0.468|  -3.662|   -3.662|  103.84%|   0:00:00.0| 2092.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:18.1 real=0:00:18.0 mem=2092.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:18.1 real=0:00:18.0 mem=2092.5M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.468|-3.662|
|HEPG      |-0.468|-3.662|
|All Paths |-0.468|-3.662|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.468ns TNS -3.662ns; HEPG WNS -0.468ns TNS -3.662ns; all paths WNS -0.468ns TNS -3.662ns; Real time 0:02:00
** GigaOpt Optimizer WNS Slack -0.468 TNS Slack -3.662 Density 103.84
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (WnsOpt #1 / ccopt_design #1) : totSession cpu/real = 0:08:00.6/0:08:01.5 (1.0), mem = 2092.5M
Usable buffer cells for single buffer setup transform:
sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack -0.468  TNS Slack -3.662 Density 103.84
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|  103.84%|        -|  -0.468|  -3.662|   0:00:00.0| 2092.5M|
|  103.84%|        0|  -0.468|  -3.662|   0:00:00.0| 2092.5M|
|  103.77%|       28|  -0.467|  -3.645|   0:00:00.0| 2092.5M|
|  103.77%|        0|  -0.467|  -3.645|   0:00:00.0| 2092.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.467  TNS Slack -3.645 Density 103.77
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        117 | default  |
| met3 (z=4)  |          1 |          0 | default  |
| met4 (z=5)  |          2 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 58 skipped = 0, called in commitmove = 28, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
*** AreaOpt #2 [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.0 (1.0), totSession cpu/real = 0:08:01.6/0:08:02.6 (1.0), mem = 2092.5M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2071.45M, totSessionCpu=0:08:02).
*** Starting refinePlace (0:08:02 mem=2067.5M) ***
Total net bbox length = 3.280e+05 (2.165e+05 1.116e+05) (ext = 8.370e+04)
**ERROR: (IMPSP-2002):	Density too high (103.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11221 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 3.214%

Density distribution unevenness ratio = 2.299%
Move report: incrNP moves 10757 insts, mean move: 4.16 um, max move: 33.14 um 
	Max move on inst (FE_USKC55_CTS_49): (248.86, 97.24) --> (252.08, 67.32)
Finished incrNP (cpu=0:00:01.9, real=0:00:02.0, mem=2079.6M)
End of Small incrNP (cpu=0:00:01.9, real=0:00:02.0)
Total net bbox length = 3.305e+05 (2.180e+05 1.125e+05) (ext = 8.394e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2079.6MB
*** Finished refinePlace (0:08:04 mem=2079.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2071.6M) ***

*** Finish Physical Update (cpu=0:00:02.2 real=0:00:03.0 mem=2071.6M) ***
** GigaOpt Optimizer WNS Slack -0.445 TNS Slack -3.370 Density 103.89
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.445|-3.370|
|HEPG      |-0.445|-3.370|
|All Paths |-0.445|-3.370|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -0.445ns TNS -3.370ns; HEPG WNS -0.445ns TNS -3.370ns; all paths WNS -0.445ns TNS -3.370ns; Real time 0:02:04
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -0.445|   -0.445|  -3.370|   -3.370|  103.89%|   0:00:00.0| 2071.6M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.423|   -0.423|  -3.077|   -3.077|  103.93%|   0:00:08.0| 2109.8M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.2 real=0:00:08.0 mem=2109.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.2 real=0:00:08.0 mem=2109.8M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.423|-3.077|
|HEPG      |-0.423|-3.077|
|All Paths |-0.423|-3.077|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -0.423ns TNS -3.077ns; HEPG WNS -0.423ns TNS -3.077ns; all paths WNS -0.423ns TNS -3.077ns; Real time 0:02:12
** GigaOpt Optimizer WNS Slack -0.423 TNS Slack -3.077 Density 103.93
*** Starting refinePlace (0:08:12 mem=2070.8M) ***
Total net bbox length = 3.307e+05 (2.181e+05 1.126e+05) (ext = 8.394e+04)
**ERROR: (IMPSP-2002):	Density too high (104.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11223 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 2.302%

Density distribution unevenness ratio = 4.726%
Move report: incrNP moves 10905 insts, mean move: 5.21 um, max move: 33.56 um 
	Max move on inst (FE_RC_479_0): (399.28, 94.52) --> (398.36, 61.88)
Finished incrNP (cpu=0:00:01.4, real=0:00:02.0, mem=2079.5M)
End of Small incrNP (cpu=0:00:01.4, real=0:00:02.0)
Total net bbox length = 3.237e+05 (2.141e+05 1.096e+05) (ext = 8.376e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2079.5MB
*** Finished refinePlace (0:08:14 mem=2079.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2068.5M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2068.5M) ***
** GigaOpt Optimizer WNS Slack -0.423 TNS Slack -3.055 Density 103.93
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.423|-3.055|
|HEPG      |-0.423|-3.055|
|All Paths |-0.423|-3.055|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 3: reg2reg* WNS -0.423ns TNS -3.055ns; HEPG WNS -0.423ns TNS -3.055ns; all paths WNS -0.423ns TNS -3.055ns; Real time 0:02:14
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -0.423|   -0.423|  -3.055|   -3.055|  103.93%|   0:00:00.0| 2068.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.395|   -0.395|  -2.687|   -2.687|  103.93%|   0:00:01.0| 2087.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.368|   -0.368|  -2.347|   -2.347|  103.93%|   0:00:01.0| 2106.6M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.357|   -0.357|  -2.192|   -2.192|  103.93%|   0:00:04.0| 2106.6M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.338|   -0.338|  -2.026|   -2.026|  103.94%|   0:00:00.0| 2106.6M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.338|   -0.338|  -2.026|   -2.026|  103.94%|   0:00:02.0| 2087.6M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.338|   -0.338|  -2.026|   -2.026|  103.96%|   0:00:00.0| 2087.6M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.1 real=0:00:08.0 mem=2087.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.1 real=0:00:08.0 mem=2087.6M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.338|-2.026|
|HEPG      |-0.338|-2.026|
|All Paths |-0.338|-2.026|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 3: reg2reg* WNS -0.338ns TNS -2.026ns; HEPG WNS -0.338ns TNS -2.026ns; all paths WNS -0.338ns TNS -2.026ns; Real time 0:02:22
** GigaOpt Optimizer WNS Slack -0.338 TNS Slack -2.026 Density 103.96
*** Starting refinePlace (0:08:22 mem=2068.6M) ***
Total net bbox length = 3.238e+05 (2.141e+05 1.097e+05) (ext = 8.376e+04)
**ERROR: (IMPSP-2002):	Density too high (104.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11224 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 4.719%

Density distribution unevenness ratio = 2.380%
Move report: incrNP moves 10866 insts, mean move: 5.02 um, max move: 25.18 um 
	Max move on inst (FE_RC_491_0): (236.44, 165.24) --> (219.42, 157.08)
Finished incrNP (cpu=0:00:02.0, real=0:00:02.0, mem=2080.2M)
End of Small incrNP (cpu=0:00:02.0, real=0:00:02.0)
Total net bbox length = 3.306e+05 (2.179e+05 1.127e+05) (ext = 8.397e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2080.2MB
*** Finished refinePlace (0:08:24 mem=2080.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2072.2M) ***

*** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=2072.2M) ***
** GigaOpt Optimizer WNS Slack -0.343 TNS Slack -2.111 Density 103.96
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.343|-2.111|
|HEPG      |-0.343|-2.111|
|All Paths |-0.343|-2.111|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 4: reg2reg* WNS -0.343ns TNS -2.111ns; HEPG WNS -0.343ns TNS -2.111ns; all paths WNS -0.343ns TNS -2.111ns; Real time 0:02:24
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -0.343|   -0.343|  -2.111|   -2.111|  103.96%|   0:00:00.0| 2072.2M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.326|   -0.326|  -1.895|   -1.895|  103.96%|   0:00:06.0| 2110.4M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.317|   -0.317|  -1.778|   -1.778|  103.96%|   0:00:02.0| 2110.4M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.313|   -0.313|  -1.739|   -1.739|  103.98%|   0:00:01.0| 2110.4M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.313|   -0.313|  -1.739|   -1.739|  103.96%|   0:00:02.0| 2110.4M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.6 real=0:00:11.0 mem=2110.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.6 real=0:00:11.0 mem=2110.4M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.313|-1.739|
|HEPG      |-0.313|-1.739|
|All Paths |-0.313|-1.739|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 4: reg2reg* WNS -0.313ns TNS -1.739ns; HEPG WNS -0.313ns TNS -1.739ns; all paths WNS -0.313ns TNS -1.739ns; Real time 0:02:35
** GigaOpt Optimizer WNS Slack -0.313 TNS Slack -1.739 Density 103.96
*** Starting refinePlace (0:08:35 mem=2072.4M) ***
Total net bbox length = 3.307e+05 (2.179e+05 1.128e+05) (ext = 8.397e+04)
**ERROR: (IMPSP-2002):	Density too high (104.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11221 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 2.390%

Density distribution unevenness ratio = 4.741%
Move report: incrNP moves 10862 insts, mean move: 5.07 um, max move: 36.36 um 
	Max move on inst (FE_RC_494_0): (345.00, 97.24) --> (351.44, 67.32)
Finished incrNP (cpu=0:00:01.4, real=0:00:02.0, mem=2081.0M)
End of Small incrNP (cpu=0:00:01.4, real=0:00:02.0)
Total net bbox length = 3.235e+05 (2.139e+05 1.095e+05) (ext = 8.398e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2081.0MB
*** Finished refinePlace (0:08:37 mem=2081.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2072.0M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2072.0M) ***
** GigaOpt Optimizer WNS Slack -0.313 TNS Slack -1.756 Density 103.96
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.313|-1.756|
|HEPG      |-0.313|-1.756|
|All Paths |-0.313|-1.756|
+----------+------+------+

Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        117 | default  |
| met3 (z=4)  |          1 |          0 | default  |
| met4 (z=5)  |          5 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:01:44 real=0:01:44 mem=2072.0M) ***

*** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:45.4/0:01:45.4 (1.0), totSession cpu/real = 0:08:37.0/0:08:38.0 (1.0), mem = 1964.9M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 51 nets with fixed/cover wires excluded.
Info: 117 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:37.1/0:08:38.0 (1.0), mem = 1962.9M
*info: 117 clock nets excluded
*info: 85 no-driver nets excluded.
*info: 51 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.313 TNS Slack -1.756 Density 103.96
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.313|-1.756|
|HEPG      |-0.313|-1.756|
|All Paths |-0.313|-1.756|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.313ns TNS -1.756ns; HEPG WNS -0.313ns TNS -1.756ns; all paths WNS -0.313ns TNS -1.756ns; Real time 0:02:38
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -0.313|   -0.313|  -1.756|   -1.756|  103.96%|   0:00:00.0| 2024.2M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.313|   -0.313|  -1.674|   -1.674|  103.98%|   0:00:06.0| 2090.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.0 real=0:00:06.0 mem=2090.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.0 real=0:00:06.0 mem=2090.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.313|-1.674|
|HEPG      |-0.313|-1.674|
|All Paths |-0.313|-1.674|
+----------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.313ns TNS -1.674ns; HEPG WNS -0.313ns TNS -1.674ns; all paths WNS -0.313ns TNS -1.674ns; Real time 0:02:44
*** Starting refinePlace (0:08:45 mem=2050.5M) ***
Total net bbox length = 3.236e+05 (2.140e+05 1.096e+05) (ext = 8.398e+04)
**ERROR: (IMPSP-2002):	Density too high (104.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11221 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 4.738%

Density distribution unevenness ratio = 2.383%
Move report: incrNP moves 10871 insts, mean move: 5.18 um, max move: 25.14 um 
	Max move on inst (mdu_inst_sub_195_100_g2403): (563.96, 21.08) --> (578.22, 10.20)
Finished incrNP (cpu=0:00:02.1, real=0:00:03.0, mem=2064.6M)
End of Small incrNP (cpu=0:00:02.1, real=0:00:03.0)
Total net bbox length = 3.308e+05 (2.182e+05 1.127e+05) (ext = 8.419e+04)
Runtime: CPU: 0:00:02.1 REAL: 0:00:03.0 MEM: 2064.6MB
*** Finished refinePlace (0:08:47 mem=2064.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2056.6M) ***

*** Finish Physical Update (cpu=0:00:02.4 real=0:00:03.0 mem=2056.6M) ***
** GigaOpt Optimizer WNS Slack -0.337 TNS Slack -1.955 Density 103.98
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.337|-1.955|
|HEPG      |-0.337|-1.955|
|All Paths |-0.337|-1.955|
+----------+------+------+

Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        117 | default  |
| met3 (z=4)  |          1 |          0 | default  |
| met4 (z=5)  |          5 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:08.6 real=0:00:09.0 mem=2056.6M) ***

*** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:10.0/0:00:10.0 (1.0), totSession cpu/real = 0:08:47.1/0:08:48.0 (1.0), mem = 1969.5M
End: GigaOpt Optimization in TNS mode
Info: 51 nets with fixed/cover wires excluded.
Info: 117 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:47.2/0:08:48.1 (1.0), mem = 2026.7M
Usable buffer cells for single buffer setup transform:
sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack -0.337  TNS Slack -1.955 Density 103.98
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|  103.98%|        -|  -0.337|  -1.955|   0:00:00.0| 2026.7M|
|  103.98%|        0|  -0.337|  -1.955|   0:00:02.0| 2029.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.337  TNS Slack -1.955 Density 103.98
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        117 | default  |
| met3 (z=4)  |          1 |          0 | default  |
| met4 (z=5)  |          5 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:02.0) **
*** AreaOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:08:48.8/0:08:49.7 (1.0), mem = 2029.8M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1969.70M, totSessionCpu=0:08:49).
Info: 51 nets with fixed/cover wires excluded.
Info: 117 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:48.9/0:08:49.8 (1.0), mem = 2026.9M
Usable buffer cells for single buffer setup transform:
sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack -0.337  TNS Slack -1.955 Density 103.98
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|  103.98%|        -|  -0.337|  -1.955|   0:00:00.0| 2026.9M|
|  103.98%|        0|  -0.337|  -1.955|   0:00:01.0| 2028.4M|
|  103.98%|        4|  -0.328|  -1.829|   0:00:00.0| 2052.0M|
|  103.98%|        1|  -0.328|  -1.829|   0:00:00.0| 2052.0M|
|  103.91%|       21|  -0.319|  -1.711|   0:00:00.0| 2052.0M|
|  103.91%|        1|  -0.319|  -1.711|   0:00:01.0| 2052.0M|
|  103.91%|        0|  -0.319|  -1.711|   0:00:00.0| 2052.0M|
|  103.91%|        1|  -0.319|  -1.711|   0:00:00.0| 2052.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.319  TNS Slack -1.711 Density 103.91
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        117 | default  |
| met4 (z=5)  |          1 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 66 skipped = 0, called in commitmove = 22, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** Starting refinePlace (0:08:51 mem=2052.0M) ***
Total net bbox length = 3.309e+05 (2.182e+05 1.127e+05) (ext = 8.419e+04)
**ERROR: (IMPSP-2002):	Density too high (104.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11220 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Total net bbox length = 3.309e+05 (2.182e+05 1.127e+05) (ext = 8.419e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2052.0MB
*** Finished refinePlace (0:08:51 mem=2052.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2052.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2052.0M) ***
*** AreaOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:08:51.0/0:08:52.0 (1.0), mem = 2052.0M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1970.96M, totSessionCpu=0:08:51).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:08:51 mem=1971.0M) ***
**ERROR: (IMPSP-2002):	Density too high (104.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11220 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1971.0MB
*** Finished refinePlace (0:08:51 mem=1971.0M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: custom_riscv_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1951.45)
Total number of fetched objects 11436
End delay calculation. (MEM=1979.39 CPU=0:00:01.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1979.39 CPU=0:00:01.4 REAL=0:00:02.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 53603
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 51  Num Prerouted Wires = 6381
[NR-eGR] Read 11340 nets ( ignored 51 )
[NR-eGR] There are 66 clock nets ( 66 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11218
[NR-eGR] Rule id: 1  Nets: 66
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 66 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.665600e+02um
[NR-eGR] Layer group 2: route 11218 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 30.83% H + 4.53% V. EstWL: 3.142634e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)      3519(22.22%)        97( 0.61%)         0( 0.00%)   (22.84%) 
[NR-eGR]    met2 ( 3)      1015( 6.47%)        11( 0.07%)         0( 0.00%)   ( 6.54%) 
[NR-eGR]    met3 ( 4)      2892(18.26%)        95( 0.60%)         1( 0.01%)   (18.87%) 
[NR-eGR]    met4 ( 5)       150( 0.96%)         2( 0.01%)         0( 0.00%)   ( 0.97%) 
[NR-eGR]    met5 ( 6)        14( 0.12%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      7590(10.14%)       205( 0.27%)         1( 0.00%)   (10.42%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 17.00% H + 1.58% V
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  li1   (1V)             8   43521 
[NR-eGR]  met1  (2H)        115969   64739 
[NR-eGR]  met2  (3V)        115785    8885 
[NR-eGR]  met3  (4H)         80883    3611 
[NR-eGR]  met4  (5V)         32551     418 
[NR-eGR]  met5  (6H)          3735       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       348931  121174 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 330857um
[NR-eGR] Total length: 348931um, number of vias: 121174
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 306um, number of vias: 296
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 1938.76 MB )
Extraction called for design 'custom_riscv_core' of instances=11220 and nets=11523 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design custom_riscv_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1938.758M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |        156.00 |        320.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 156.00, normalized total congestion hotspot area = 320.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   263.08    12.92   513.32   176.12 |      168.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    34.60    12.92   230.44   176.12 |      150.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    78.12    89.08   132.52   110.84 |        8.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   197.80   132.60   230.44   176.12 |        8.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    45.48    78.20    78.12    99.96 |        4.00   |
[hotspot] +-----+-------------------------------------+---------------+
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:53.8/0:08:54.7 (1.0), mem = 1957.8M
Updated routing constraints on 1 nets.
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        117 | default  |
| met3 (z=4)  |          1 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:08:53.8/0:08:54.8 (1.0), mem = 1957.8M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: custom_riscv_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1955.84)
Total number of fetched objects 11436
End delay calculation. (MEM=1982.95 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1982.95 CPU=0:00:01.4 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:55.6/0:08:56.6 (1.0), mem = 1982.9M
Info: 51 nets with fixed/cover wires excluded.
Info: 117 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   137|  4798|    -2.53|   127|   127|    -0.15|     0|     0|     0|     0|    -0.37|    -2.26|       0|       0|       0|103.91%|          |         |
|   137|  4798|    -2.53|   127|   127|    -0.15|     0|     0|     0|     0|    -0.37|    -2.26|       0|       0|       0|103.91%| 0:00:05.0|  2098.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        117 | default  |
| met3 (z=4)  |          1 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 137 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   137 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:05.7 real=0:00:06.0 mem=2098.5M) ***

*** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 0:09:01.7/0:09:02.7 (1.0), mem = 1972.5M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.338 -> -0.372 (bump = 0.034)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -1.900 -> -2.256
Begin: GigaOpt TNS non-legal recovery
Info: 51 nets with fixed/cover wires excluded.
Info: 117 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:01.9/0:09:02.8 (1.0), mem = 1972.5M
*info: 117 clock nets excluded
*info: 85 no-driver nets excluded.
*info: 51 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.372 TNS Slack -2.256 Density 103.91
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.838| 0.000|
|reg2reg   |-0.372|-2.256|
|HEPG      |-0.372|-2.256|
|All Paths |-0.372|-2.256|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.372ns TNS -2.256ns; HEPG WNS -0.372ns TNS -2.256ns; all paths WNS -0.372ns TNS -2.256ns; Real time 0:03:02
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -0.372|   -0.372|  -2.256|   -2.256|  103.91%|   0:00:00.0| 2031.7M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|   -0.372|  -2.256|   -2.256|  103.91%|   0:00:06.0| 2078.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.8 real=0:00:06.0 mem=2078.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=2078.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.838| 0.000|
|reg2reg   |-0.372|-2.256|
|HEPG      |-0.372|-2.256|
|All Paths |-0.372|-2.256|
+----------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.372ns TNS -2.256ns; HEPG WNS -0.372ns TNS -2.256ns; all paths WNS -0.372ns TNS -2.256ns; Real time 0:03:08
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.838| 0.000|
|reg2reg   |-0.372|-2.256|
|HEPG      |-0.372|-2.256|
|All Paths |-0.372|-2.256|
+----------+------+------+

Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        117 | default  |
| met3 (z=4)  |          1 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=2078.9M) ***

*** TnsOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:09:08.1/0:09:09.0 (1.0), mem = 1973.9M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 51 nets with fixed/cover wires excluded.
Info: 117 clock nets excluded from IPO operation.
*** TnsOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:08.1/0:09:09.0 (1.0), mem = 1973.9M
*info: 117 clock nets excluded
*info: 85 no-driver nets excluded.
*info: 51 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.372 TNS Slack -2.256 Density 103.91
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.838| 0.000|
|reg2reg   |-0.372|-2.256|
|HEPG      |-0.372|-2.256|
|All Paths |-0.372|-2.256|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.372ns TNS -2.256ns; HEPG WNS -0.372ns TNS -2.256ns; all paths WNS -0.372ns TNS -2.256ns; Real time 0:03:08
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -0.372|   -0.372|  -2.256|   -2.256|  103.91%|   0:00:00.0| 2033.1M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|   -0.372|  -2.256|   -2.256|  103.91%|   0:00:00.0| 2033.1M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2033.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2033.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.838| 0.000|
|reg2reg   |-0.372|-2.256|
|HEPG      |-0.372|-2.256|
|All Paths |-0.372|-2.256|
+----------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.372ns TNS -2.256ns; HEPG WNS -0.372ns TNS -2.256ns; all paths WNS -0.372ns TNS -2.256ns; Real time 0:03:08
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.838| 0.000|
|reg2reg   |-0.372|-2.256|
|HEPG      |-0.372|-2.256|
|All Paths |-0.372|-2.256|
+----------+------+------+

Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        117 | default  |
| met3 (z=4)  |          1 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2033.1M) ***

*** TnsOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:09:08.6/0:09:09.6 (1.0), mem = 1973.0M
End: GigaOpt Optimization in post-eco TNS mode
Register exp ratio and priority group on 1 nets on 11436 nets : 
z=4 : 1 nets

Active setup views:
 SINGLE_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'custom_riscv_core' of instances=11220 and nets=11523 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design custom_riscv_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2001.656M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: custom_riscv_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1991.66)
Total number of fetched objects 11436
End delay calculation. (MEM=1977.43 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1977.43 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:09:11 mem=1977.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:47, real = 0:02:46, mem = 1674.6M, totSessionCpu=0:09:11 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.372  | -0.372  |  2.838  |
|           TNS (ns):| -2.256  | -2.256  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     87 (87)      |   -0.128   |     87 (87)      |
|   max_tran     |    92 (3254)     |   -2.234   |    92 (3254)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 103.914%
Routing Overflow: 17.00% H and 1.58% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:47, real = 0:02:48, mem = 1675.6M, totSessionCpu=0:09:11 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
*** ccopt_design #1 [finish] : cpu/real = 0:03:11.7/0:03:12.2 (1.0), totSession cpu/real = 0:09:11.4/0:09:12.9 (1.0), mem = 1950.9M
% End ccopt_design (date=12/18 12:46:32, total cpu=0:03:12, real=0:03:12, peak res=1758.9M, current mem=1614.0M)
<CMD> report_ccopt_clock_trees -file reports/clock_tree.rpt
Clock tree timing engine global stage delay update for SINGLE_CORNER:both.early...
Clock tree timing engine global stage delay update for SINGLE_CORNER:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> get_ccopt_clock_trees
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1615.4M, totSessionCpu=0:09:12 **
**WARN: (IMPOPT-576):	204 nets have unplaced terms. 
*** optDesign #1 [begin] : totSession cpu/real = 0:09:11.6/0:09:13.0 (1.0), mem = 1898.1M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:11.6/0:09:13.0 (1.0), mem = 1898.1M
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setUsefulSkewMode -ecoRoute                false
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setDelayCalMode -socv_accuracy_mode        low
setOptMode -activeSetupViews               { SINGLE_VIEW }
setOptMode -autoSetupViews                 { SINGLE_VIEW}
setOptMode -autoTDGRSetupViews             { SINGLE_VIEW}
setOptMode -drcMargin                      0
setOptMode -fixCap                         true
setOptMode -fixDrc                         true
setOptMode -fixFanoutLoad                  true
setOptMode -fixTran                        true
setOptMode -optimizeFF                     true
setOptMode -preserveAllSequential          false
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              single
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -usefulSkew                true
setAnalysisMode -virtualIPO                false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1623.9M, totSessionCpu=0:09:13 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1916.2M)
Compute RC Scale Done ...

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.372  | -0.372  |  2.838  |
|           TNS (ns):| -2.256  | -2.256  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     87 (87)      |   -0.128   |     87 (87)      |
|   max_tran     |    92 (3254)     |   -2.234   |    92 (3254)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 103.914%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1680.2M, totSessionCpu=0:09:15 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:09:14.9/0:09:16.3 (1.0), mem = 1972.4M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:15.2/0:09:16.6 (1.0), mem = 1972.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        117 | default  |
| met3 (z=4)  |          1 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:09:15.2/0:09:16.7 (1.0), mem = 1972.4M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1972.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1972.4M) ***
*** Starting optimizing excluded clock nets MEM= 1972.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1972.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:15.2/0:09:16.7 (1.0), mem = 1972.4M
Info: 51 nets with fixed/cover wires excluded.
Info: 117 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:09:15.6/0:09:17.1 (1.0), mem = 1972.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:09:15.8/0:09:17.2 (1.0), mem = 1972.6M
Info: 51 nets with fixed/cover wires excluded.
Info: 117 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   137|  4798|    -2.53|   127|   127|    -0.15|     0|     0|     0|     0|    -0.37|    -2.26|       0|       0|       0|103.91%|          |         |
|   137|  4798|    -2.53|   127|   127|    -0.15|     0|     0|     0|     0|    -0.37|    -2.26|       0|       0|       0|103.91%| 0:00:05.0|  2094.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        117 | default  |
| met3 (z=4)  |          1 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 137 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   137 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:05.6 real=0:00:06.0 mem=2094.6M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:09:22.8/0:09:24.2 (1.0), mem = 1971.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1680.1M, totSessionCpu=0:09:23 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 51 nets with fixed/cover wires excluded.
Info: 117 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:22.8/0:09:24.2 (1.0), mem = 1971.6M
*info: 117 clock nets excluded
*info: 85 no-driver nets excluded.
*info: 51 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.372  TNS Slack -2.256 
+--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -0.372|  -2.256|  103.91%|   0:00:00.0| 2028.8M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:00.0| 2031.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:00.0| 2031.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:00.0| 2031.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:01.0| 2031.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:01.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:00.0| 2060.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|  -2.256|  103.91%|   0:00:01.0| 2060.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
+--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=2060.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=2060.5M) ***
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        117 | default  |
| met3 (z=4)  |          1 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.372  TNS Slack -2.256 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:09:27.5/0:09:28.9 (1.0), mem = 1975.4M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.372
*** Check timing (0:00:00.0)
Info: 51 nets with fixed/cover wires excluded.
Info: 117 clock nets excluded from IPO operation.
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:09:27.6/0:09:29.1 (1.0), mem = 1971.4M
Info: 51 nets with fixed/cover wires excluded.
Info: 117 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   137|  4798|    -2.53|   127|   127|    -0.15|     0|     0|     0|     0|    -0.37|    -2.26|       0|       0|       0|103.91%|          |         |
|   137|  4798|    -2.53|   127|   127|    -0.15|     0|     0|     0|     0|    -0.37|    -2.26|       0|       0|       0|103.91%| 0:00:06.0|  2100.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        117 | default  |
| met3 (z=4)  |          1 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 137 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   137 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:05.6 real=0:00:06.0 mem=2100.6M) ***

*** DrvOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:09:34.6/0:09:36.0 (1.0), mem = 1979.5M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.12min real=0.12min mem=1979.5M)
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.372  | -0.372  |  2.838  |
|           TNS (ns):| -2.256  | -2.256  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     87 (87)      |   -0.128   |     87 (87)      |
|   max_tran     |    92 (3254)     |   -2.234   |    92 (3254)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 103.912%
Routing Overflow: 17.00% H and 1.58% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1681.4M, totSessionCpu=0:09:35 **
Begin: GigaOpt Optimization in WNS mode
Info: 51 nets with fixed/cover wires excluded.
Info: 117 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:34.8/0:09:36.3 (1.0), mem = 1979.7M
*info: 117 clock nets excluded
*info: 85 no-driver nets excluded.
*info: 51 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.372 TNS Slack -2.256 Density 103.91
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.838| 0.000|
|reg2reg   |-0.372|-2.256|
|HEPG      |-0.372|-2.256|
|All Paths |-0.372|-2.256|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -0.372|   -0.372|  -2.256|   -2.256|  103.91%|   0:00:00.0| 2036.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.372|   -0.372|  -2.256|   -2.256|  103.92%|   0:00:08.0| 2110.2M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] (WnsOpt #1 / optDesign #1) : mem = 0.2M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: custom_riscv_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 11437
End delay calculation. (MEM=0 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:03.9 mem=0.0M)

------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.883  | -1.568  | -1.883  |
|           TNS (ns):|-330.088 |-268.476 | -83.930 |
|    Violating Paths:|   779   |   742   |   101   |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

Density: 103.918%
Routing Overflow: 17.00% H and 1.58% V
------------------------------------------------------------------
*** QThread Job [finish] (WnsOpt #1 / optDesign #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 18 insts
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -0.199|   -0.199|  -0.648|   -0.648|  103.92%|   0:00:12.0| 2105.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.199|   -0.199|  -0.648|   -0.648|  103.92%|   0:00:13.0| 2128.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.199|   -0.199|  -0.649|   -0.649|  103.92%|   0:00:01.0| 2128.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
skewClock sized 0 and inserted 6 insts
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -0.029|   -0.029|  -0.077|   -0.077|  103.92%|   0:00:02.0| 2106.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.030|   -0.030|  -0.078|   -0.078|  103.92%|   0:00:02.0| 2109.0M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|  -0.029|   -0.029|  -0.077|   -0.077|  103.92%|   0:00:00.0| 2109.0M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.1 real=0:00:15.0 mem=2109.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.1 real=0:00:15.0 mem=2109.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.939| 0.000|
|reg2reg   |-0.029|-0.077|
|HEPG      |-0.029|-0.077|
|All Paths |-0.029|-0.077|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.029 TNS Slack -0.077 Density 103.92
*** Starting refinePlace (0:09:52 mem=2103.0M) ***
Total net bbox length = 3.312e+05 (2.183e+05 1.129e+05) (ext = 8.419e+04)
**ERROR: (IMPSP-2002):	Density too high (104.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11246 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 2.451%

Density distribution unevenness ratio = 4.953%
Move report: incrNP moves 10946 insts, mean move: 5.36 um, max move: 64.06 um 
	Max move on inst (FE_USKC80_CTS_3): (407.56, 178.84) --> (397.90, 124.44)
Finished incrNP (cpu=0:00:01.5, real=0:00:01.0, mem=2117.1M)
End of Small incrNP (cpu=0:00:01.5, real=0:00:01.0)
Total net bbox length = 3.232e+05 (2.136e+05 1.095e+05) (ext = 8.396e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2117.1MB
*** Finished refinePlace (0:09:53 mem=2117.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2108.1M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2108.1M) ***
** GigaOpt Optimizer WNS Slack -0.030 TNS Slack -0.078 Density 104.13
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.939| 0.000|
|reg2reg   |-0.030|-0.078|
|HEPG      |-0.030|-0.078|
|All Paths |-0.030|-0.078|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
|  -0.030|   -0.030|  -0.078|   -0.078|  104.13%|   0:00:00.0| 2108.1M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|   0.003|    0.003|   0.000|    0.000|  104.13%|   0:00:02.0| 2146.3M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|   0.020|    0.020|   0.000|    0.000|  104.14%|   0:00:06.0| 2146.3M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|   0.037|    0.037|   0.000|    0.000|  104.16%|   0:00:01.0| 2146.3M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
|   0.037|    0.037|   0.000|    0.000|  104.17%|   0:00:03.0| 2146.3M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
+--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.7 real=0:00:12.0 mem=2146.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.8 real=0:00:12.0 mem=2146.3M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |2.939|0.000|
|reg2reg   |0.037|0.000|
|HEPG      |0.037|0.000|
|All Paths |0.037|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.037 TNS Slack 0.000 Density 104.17
*** Starting refinePlace (0:10:05 mem=2108.3M) ***
Total net bbox length = 3.234e+05 (2.136e+05 1.097e+05) (ext = 8.396e+04)
**ERROR: (IMPSP-2002):	Density too high (104.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11251 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 4.944%

Density distribution unevenness ratio = 2.308%
Move report: incrNP moves 10962 insts, mean move: 5.54 um, max move: 49.16 um 
	Max move on inst (FE_RC_509_0): (430.56, 53.72) --> (444.36, 89.08)
Finished incrNP (cpu=0:00:02.2, real=0:00:02.0, mem=2116.9M)
End of Small incrNP (cpu=0:00:02.2, real=0:00:02.0)
Total net bbox length = 3.310e+05 (2.182e+05 1.128e+05) (ext = 8.416e+04)
Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2116.9MB
*** Finished refinePlace (0:10:07 mem=2116.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2108.9M) ***

*** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=2108.9M) ***
** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 104.17
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |2.939|0.000|
|reg2reg   |0.050|0.000|
|HEPG      |0.050|0.000|
|All Paths |0.050|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        141 | default  |
| met3 (z=4)  |          1 |          0 | default  |
| met4 (z=5)  |          2 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:31.3 real=0:00:31.0 mem=2108.9M) ***

*** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:32.8/0:00:32.9 (1.0), totSession cpu/real = 0:10:07.6/0:10:09.2 (1.0), mem = 2003.8M
End: GigaOpt Optimization in WNS mode
Info: 51 nets with fixed/cover wires excluded.
Info: 141 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:10:07.8/0:10:09.3 (1.0), mem = 2057.0M
Usable buffer cells for single buffer setup transform:
sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 104.17
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|  104.17%|        -|   0.000|   0.000|   0:00:00.0| 2063.0M|
|  104.17%|        0|   0.000|   0.000|   0:00:02.0| 2066.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 104.17
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        141 | default  |
| met3 (z=4)  |          1 |          0 | default  |
| met4 (z=5)  |          2 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:10:10.5/0:10:12.0 (1.0), mem = 2066.1M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2006.01M, totSessionCpu=0:10:11).
Info: 51 nets with fixed/cover wires excluded.
Info: 141 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:10:10.6/0:10:12.1 (1.0), mem = 2063.2M
Usable buffer cells for single buffer setup transform:
sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 104.17
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|  104.17%|        -|   0.050|   0.000|   0:00:00.0| 2063.2M|
|  104.17%|        0|   0.050|   0.000|   0:00:01.0| 2063.2M|
|  104.17%|        1|   0.054|   0.000|   0:00:00.0| 2086.8M|
|  104.17%|        1|   0.054|   0.000|   0:00:00.0| 2086.8M|
|  103.83%|       80|   0.060|   0.000|   0:00:01.0| 2086.8M|
|  103.82%|        4|   0.060|   0.000|   0:00:00.0| 2086.8M|
|  103.82%|        0|   0.060|   0.000|   0:00:00.0| 2086.8M|
|  103.82%|        0|   0.060|   0.000|   0:00:00.0| 2086.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.060  TNS Slack 0.000 Density 103.82
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        141 | default  |
| met4 (z=5)  |          2 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 149 skipped = 0, called in commitmove = 84, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
*** Starting refinePlace (0:10:13 mem=2086.8M) ***
Total net bbox length = 3.310e+05 (2.182e+05 1.128e+05) (ext = 8.416e+04)
**ERROR: (IMPSP-2002):	Density too high (103.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11250 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Total net bbox length = 3.310e+05 (2.182e+05 1.128e+05) (ext = 8.416e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2086.8MB
*** Finished refinePlace (0:10:13 mem=2086.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2086.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2086.8M) ***
*** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:10:13.0/0:10:14.6 (1.0), mem = 2086.8M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2006.77M, totSessionCpu=0:10:13).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:10:13 mem=2006.8M) ***
**ERROR: (IMPSP-2002):	Density too high (103.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11250 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2006.8MB
*** Finished refinePlace (0:10:13 mem=2006.8M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: custom_riscv_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1995.25)
Total number of fetched objects 11466
End delay calculation. (MEM=2023.19 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2023.19 CPU=0:00:01.3 REAL=0:00:01.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 53717
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 51  Num Prerouted Wires = 6381
[NR-eGR] Read 11370 nets ( ignored 51 )
[NR-eGR] There are 90 clock nets ( 90 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11219
[NR-eGR] Rule id: 1  Nets: 90
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 90 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.182400e+02um
[NR-eGR] Layer group 2: route 11219 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 30.32% H + 4.52% V. EstWL: 3.140621e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)      3516(22.21%)        82( 0.52%)         0( 0.00%)   (22.72%) 
[NR-eGR]    met2 ( 3)       985( 6.28%)         8( 0.05%)         0( 0.00%)   ( 6.33%) 
[NR-eGR]    met3 ( 4)      2860(18.06%)       108( 0.68%)         1( 0.01%)   (18.75%) 
[NR-eGR]    met4 ( 5)       157( 1.00%)         2( 0.01%)         0( 0.00%)   ( 1.01%) 
[NR-eGR]    met5 ( 6)        13( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      7531(10.06%)       200( 0.27%)         1( 0.00%)   (10.33%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 16.42% H + 1.72% V
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  li1   (1V)             8   43574 
[NR-eGR]  met1  (2H)        115425   64954 
[NR-eGR]  met2  (3V)        115464    8806 
[NR-eGR]  met3  (4H)         80429    3651 
[NR-eGR]  met4  (5V)         33081     395 
[NR-eGR]  met5  (6H)          4214       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       348621  121380 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 330991um
[NR-eGR] Total length: 348621um, number of vias: 121380
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 379um, number of vias: 406
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.39 sec, Real: 0.38 sec, Curr Mem: 1982.57 MB )
Extraction called for design 'custom_riscv_core' of instances=11250 and nets=11553 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design custom_riscv_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1982.570M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |        108.00 |        299.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 108.00, normalized total congestion hotspot area = 299.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   252.20    12.92   415.40   176.12 |      119.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    34.60    12.92   230.44    89.08 |       71.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    23.72   121.72   197.80   176.12 |       43.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   415.40    67.32   469.80   176.12 |       30.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   176.04    89.08   230.44   132.60 |        9.00   |
[hotspot] +-----+-------------------------------------+---------------+
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:10:15.8/0:10:17.3 (1.0), mem = 2001.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        141 | default  |
| met4 (z=5)  |          2 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:10:15.8/0:10:17.4 (1.0), mem = 2001.6M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: custom_riscv_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1999.65)
Total number of fetched objects 11466
End delay calculation. (MEM=2026.76 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2026.76 CPU=0:00:01.4 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (optDesign #1) : totSession cpu/real = 0:10:17.7/0:10:19.2 (1.0), mem = 2026.8M
Info: 51 nets with fixed/cover wires excluded.
Info: 141 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   136|  4742|    -2.52|   127|   127|    -0.14|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|103.82%|          |         |
|   136|  4742|    -2.52|   127|   127|    -0.14|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|103.82%| 0:00:05.0|  2134.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |   OPT_LA   |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| met2 (z=3)  |          0 |        141 | default  |
| met4 (z=5)  |          2 |          0 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 136 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   136 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:05.8 real=0:00:06.0 mem=2134.3M) ***

*** DrvOpt #4 [finish] (optDesign #1) : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:10:23.9/0:10:25.4 (1.0), mem = 2008.3M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:10:24 mem=2008.3M) ***
**ERROR: (IMPSP-2002):	Density too high (103.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11250 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 2.253%

Density distribution unevenness ratio = 4.892%
Move report: incrNP moves 10940 insts, mean move: 5.46 um, max move: 29.32 um 
	Max move on inst (csa_tree_alu_inst_eq_43_27_groupi_g1253): (453.56, 178.84) --> (432.40, 170.68)
Finished incrNP (cpu=0:00:01.4, real=0:00:02.0, mem=2016.9M)
End of Small incrNP (cpu=0:00:01.4, real=0:00:02.0)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2016.9MB
*** Finished refinePlace (0:10:25 mem=2016.9M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
Register exp ratio and priority group on 2 nets on 11466 nets : 
z=5 : 2 nets

Active setup views:
 SINGLE_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'custom_riscv_core' of instances=11250 and nets=11553 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design custom_riscv_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2037.531M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: custom_riscv_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2035.53)
Total number of fetched objects 11466
End delay calculation. (MEM=2034.86 CPU=0:00:01.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2034.86 CPU=0:00:01.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:10:27 mem=2034.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:16, real = 0:01:16, mem = 1707.5M, totSessionCpu=0:10:27 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.007  |  0.007  |  2.952  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     84 (84)      |   -0.127   |     84 (84)      |
|   max_tran     |    96 (3381)     |   -2.216   |    96 (3381)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 103.822%
Routing Overflow: 16.42% H and 1.72% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 1708.4M, totSessionCpu=0:10:28 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:01:16.6/0:01:17.1 (1.0), totSession cpu/real = 0:10:28.2/0:10:30.2 (1.0), mem = 1996.3M
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
**ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the power pins with the 'VDD' name pattern to a global net.  Unable to establish connection because the 'power' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
**ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'VSS' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> routeDesign
% Begin routeDesign (date=12/18 12:47:49, mem=1644.9M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1644.95 (MB), peak = 1788.73 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -drouteFixAntenna             true
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          42.5
setNanoRouteMode -routeWithSiDriven            true
setNanoRouteMode -routeWithTimingDriven        true
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1943.3M, init mem=1943.3M)
Overlapping with other instance:	9206
Orientation Violation:	5597
*info: Placed = 11250          (Fixed = 50)
*info: Unplaced = 0           
Placement Density:103.82%(106416/102498)
Placement Density (including fixed std cells):103.82%(106416/102498)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1943.3M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (51) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1943.3M) ***
#Start route 141 clock and analog nets...
% Begin globalDetailRoute (date=12/18 12:47:49, mem=1645.1M)

globalDetailRoute

#Start globalDetailRoute on Thu Dec 18 12:47:49 2025
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=11412
#need_extraction net=0 (total=11553)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 183 (skipped).
#Total number of nets with skipped attribute = 11229 (skipped).
#Total number of routable nets = 141.
#Total number of nets in the design = 11553.
#130 routable nets do not have any wires.
#11 routable nets have routed wires.
#11229 skipped nets have only detail routed wires.
#130 nets will be global routed.
#130 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#11 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Dec 18 12:47:49 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 1.800] has 11551 nets.
#Voltage range [1.800 - 1.800] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1652.29 (MB), peak = 1788.73 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1654.96 (MB), peak = 1788.73 (MB)
#
#Finished routing data preparation on Thu Dec 18 12:47:51 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.18 (MB)
#Total memory = 1655.01 (MB)
#Peak memory = 1788.73 (MB)
#
#
#Start global routing on Thu Dec 18 12:47:51 2025
#
#
#Start global routing initialization on Thu Dec 18 12:47:51 2025
#
#Number of eco nets is 40
#
#Start global routing data preparation on Thu Dec 18 12:47:51 2025
#
#Start routing resource analysis on Thu Dec 18 12:47:51 2025
#
#Routing resource analysis is done on Thu Dec 18 12:47:51 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         161        1163        2464    86.00%
#  met1           H         373         199        2464     0.00%
#  met2           V        1320           4        2464     0.00%
#  met3           H         308           2        2464     0.00%
#  met4           V         881           1        2464     0.00%
#  met5           H          52           1        2464     0.00%
#  --------------------------------------------------------------
#  Total                   3096      20.75%       14784    14.33%
#
#  141 nets (1.22%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Dec 18 12:47:51 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1655.21 (MB), peak = 1788.73 (MB)
#
#
#Global routing initialization is done on Thu Dec 18 12:47:51 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1655.27 (MB), peak = 1788.73 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.46 (MB), peak = 1788.73 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.47 (MB), peak = 1788.73 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 183 (skipped).
#Total number of nets with skipped attribute = 11229 (skipped).
#Total number of routable nets = 141.
#Total number of nets in the design = 11553.
#
#141 routable nets have routed wires.
#11229 skipped nets have only detail routed wires.
#123 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                123               0  
#------------------------------------------------
#        Total                123               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                141            2                 2           11227  
#-------------------------------------------------------------------------------
#        Total                141            2                 2           11227  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  met5          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 141
#Total wire length = 14096 um.
#Total half perimeter of net bounding box = 5826 um.
#Total wire length on LAYER li1 = 3 um.
#Total wire length on LAYER met1 = 1422 um.
#Total wire length on LAYER met2 = 8036 um.
#Total wire length on LAYER met3 = 4625 um.
#Total wire length on LAYER met4 = 9 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 4411
#Up-Via Summary (total 4411):
#           
#-----------------------
# li1              1786
# met1             1622
# met2             1001
# met3                2
#-----------------------
#                  4411 
#
#Total number of involved priority nets 123
#Maximum src to sink distance for priority net 163.2
#Average of max src_to_sink distance for priority net 38.4
#Average of ave src_to_sink distance for priority net 25.6
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.56 (MB)
#Total memory = 1656.57 (MB)
#Peak memory = 1788.73 (MB)
#
#Finished global routing on Thu Dec 18 12:47:51 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.58 (MB), peak = 1788.73 (MB)
#Start Track Assignment.
#Done with 24 horizontal wires in 1 hboxes and 287 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 141
#Total wire length = 14081 um.
#Total half perimeter of net bounding box = 5826 um.
#Total wire length on LAYER li1 = 3 um.
#Total wire length on LAYER met1 = 1422 um.
#Total wire length on LAYER met2 = 8044 um.
#Total wire length on LAYER met3 = 4603 um.
#Total wire length on LAYER met4 = 9 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 4411
#Up-Via Summary (total 4411):
#           
#-----------------------
# li1              1786
# met1             1622
# met2             1001
# met3                2
#-----------------------
#                  4411 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.82 (MB), peak = 1788.73 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.00 (MB)
#Total memory = 1656.82 (MB)
#Peak memory = 1788.73 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.3% of the total area was rechecked for DRC, and 96.0% required routing.
#   number of violations = 51
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   Totals
#	li1           4       28        1        4       37
#	met1          7        7        0        0       14
#	Totals       11       35        1        4       51
#280 out of 11250 instances (2.5%) need to be verified(marked ipoed), dirty area = 3.3%.
#50.4% of the total area is being checked for drcs
#50.4% of the total area was checked
#   number of violations = 52
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   Totals
#	li1           4       28        1        4       37
#	met1          8        7        0        0       15
#	Totals       12       35        1        4       52
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1664.09 (MB), peak = 1788.73 (MB)
#start 1st optimization iteration ...
#   number of violations = 39
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   Totals
#	li1           0       12        2        5       19
#	met1         12        8        0        0       20
#	Totals       12       20        2        5       39
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1661.04 (MB), peak = 1788.73 (MB)
#start 2nd optimization iteration ...
#   number of violations = 75
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   Totals
#	li1           9       28        6        3       46
#	met1         19        8        0        1       28
#	met2          0        1        0        0        1
#	Totals       28       37        6        4       75
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1661.45 (MB), peak = 1788.73 (MB)
#start 3rd optimization iteration ...
#   number of violations = 57
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   Totals
#	li1           4       17        8        2       31
#	met1         16        8        0        1       25
#	met2          0        1        0        0        1
#	Totals       20       26        8        3       57
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1661.43 (MB), peak = 1788.73 (MB)
#start 4th optimization iteration ...
#   number of violations = 69
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   Totals
#	li1           7       26        9        2       44
#	met1         14        9        0        1       24
#	met2          0        1        0        0        1
#	Totals       21       36        9        3       69
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1661.39 (MB), peak = 1788.73 (MB)
#start 5th optimization iteration ...
#   number of violations = 48
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc   CShort   Totals
#	li1           4       13        0        2        5       24
#	met1         13        7        0        0        1       21
#	met2          0        1        0        0        0        1
#	met3          0        0        2        0        0        2
#	Totals       17       21        2        2        6       48
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1663.02 (MB), peak = 1788.73 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 141
#Total wire length = 17330 um.
#Total half perimeter of net bounding box = 5826 um.
#Total wire length on LAYER li1 = 13 um.
#Total wire length on LAYER met1 = 2352 um.
#Total wire length on LAYER met2 = 8466 um.
#Total wire length on LAYER met3 = 6488 um.
#Total wire length on LAYER met4 = 10 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 6710
#Up-Via Summary (total 6710):
#           
#-----------------------
# li1              2348
# met1             2400
# met2             1958
# met3                4
#-----------------------
#                  6710 
#
#Total number of DRC violations = 48
#Total number of violations on LAYER li1 = 24
#Total number of violations on LAYER met1 = 21
#Total number of violations on LAYER met2 = 1
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = 6.20 (MB)
#Total memory = 1663.02 (MB)
#Peak memory = 1788.73 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc   CShort   Totals
#	li1           4       13        0        2        5       24
#	met1         13        7        0        0        1       21
#	met2          0        1        0        0        0        1
#	met3          0        0        2        0        0        2
#	Totals       17       21        2        2        6       48
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1663.07 (MB), peak = 1788.73 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 141
#Total wire length = 17330 um.
#Total half perimeter of net bounding box = 5826 um.
#Total wire length on LAYER li1 = 13 um.
#Total wire length on LAYER met1 = 2352 um.
#Total wire length on LAYER met2 = 8466 um.
#Total wire length on LAYER met3 = 6488 um.
#Total wire length on LAYER met4 = 10 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 6710
#Up-Via Summary (total 6710):
#           
#-----------------------
# li1              2348
# met1             2400
# met2             1958
# met3                4
#-----------------------
#                  6710 
#
#Total number of DRC violations = 48
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER li1 = 24
#Total number of violations on LAYER met1 = 21
#Total number of violations on LAYER met2 = 1
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 141
#Total wire length = 17330 um.
#Total half perimeter of net bounding box = 5826 um.
#Total wire length on LAYER li1 = 13 um.
#Total wire length on LAYER met1 = 2352 um.
#Total wire length on LAYER met2 = 8466 um.
#Total wire length on LAYER met3 = 6488 um.
#Total wire length on LAYER met4 = 10 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 6710
#Up-Via Summary (total 6710):
#           
#-----------------------
# li1              2348
# met1             2400
# met2             1958
# met3                4
#-----------------------
#                  6710 
#
#Total number of DRC violations = 48
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER li1 = 24
#Total number of violations on LAYER met1 = 21
#Total number of violations on LAYER met2 = 1
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = 6.26 (MB)
#Total memory = 1663.08 (MB)
#Peak memory = 1788.73 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:45
#Elapsed time = 00:00:45
#Increased memory = -14.87 (MB)
#Total memory = 1630.20 (MB)
#Peak memory = 1788.73 (MB)
#Number of warnings = 22
#Total number of warnings = 114
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec 18 12:48:34 2025
#
% End globalDetailRoute (date=12/18 12:48:34, total cpu=0:00:44.8, real=0:00:45.0, peak res=1696.9M, current mem=1629.5M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=12/18 12:48:34, mem=1629.5M)

globalDetailRoute

#Start globalDetailRoute on Thu Dec 18 12:48:34 2025
#
#Generating timing data, please wait...
#11466 total nets, 134 already routed, 134 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 11466
End delay calculation. (MEM=1991.09 CPU=0:00:01.1 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1631.05 (MB), peak = 1788.73 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=11553)
#Start reading timing information from file .timing_file_28794.tif.gz ...
#Read in timing information for 206 ports, 11250 instances from timing file .timing_file_28794.tif.gz.
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 183 (skipped).
#Total number of routable nets = 11370.
#Total number of nets in the design = 11553.
#11236 routable nets do not have any wires.
#134 routable nets have routed wires.
#11236 nets will be global routed.
#9 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#134 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Dec 18 12:48:37 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 1.800] has 11551 nets.
#Voltage range [1.800 - 1.800] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1638.23 (MB), peak = 1788.73 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.89 (MB), peak = 1788.73 (MB)
#
#Finished routing data preparation on Thu Dec 18 12:48:37 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.93 (MB)
#Total memory = 1640.90 (MB)
#Peak memory = 1788.73 (MB)
#
#
#Start global routing on Thu Dec 18 12:48:37 2025
#
#
#Start global routing initialization on Thu Dec 18 12:48:37 2025
#
#Number of eco nets is 493
#
#Start global routing data preparation on Thu Dec 18 12:48:38 2025
#
#Start routing resource analysis on Thu Dec 18 12:48:38 2025
#
#Routing resource analysis is done on Thu Dec 18 12:48:38 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         161        1163        2464    86.00%
#  met1           H         353         219        2464     0.00%
#  met2           V        1213         111        2464     0.00%
#  met3           H         264          46        2464     0.00%
#  met4           V         881           1        2464     0.00%
#  met5           H          52           1        2464     0.00%
#  --------------------------------------------------------------
#  Total                   2924      25.07%       14784    14.33%
#
#  141 nets (1.22%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Dec 18 12:48:38 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.90 (MB), peak = 1788.73 (MB)
#
#
#Global routing initialization is done on Thu Dec 18 12:48:38 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.78 (MB), peak = 1788.73 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1644.45 (MB), peak = 1788.73 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1667.41 (MB), peak = 1788.73 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1666.84 (MB), peak = 1788.73 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 183 (skipped).
#Total number of routable nets = 11370.
#Total number of nets in the design = 11553.
#
#11370 routable nets have routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#141 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default            2                 2           10891  
#------------------------------------------------------------
#        Total            2                 2           10891  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                141            2                 2           11227  
#-------------------------------------------------------------------------------
#        Total                141            2                 2           11227  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-6)        (7-12)       (13-18)       (19-24)   OverCon
#  --------------------------------------------------------------------------
#  li1          15(2.91%)      0(0.00%)      0(0.00%)      0(0.00%)   (2.91%)
#  met1       1415(57.4%)    201(8.16%)     33(1.34%)      6(0.24%)   (67.2%)
#  met2       1147(46.6%)     69(2.80%)      6(0.24%)      1(0.04%)   (49.6%)
#  met3       1314(53.3%)      0(0.00%)      0(0.00%)      0(0.00%)   (53.3%)
#  met4        755(30.6%)      0(0.00%)      0(0.00%)      0(0.00%)   (30.6%)
#  met5         20(0.81%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.81%)
#  --------------------------------------------------------------------------
#     Total   4666(36.4%)    270(2.10%)     39(0.30%)      7(0.05%)   (38.8%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 24
#  Overflow after GR: 23.29% H + 15.53% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |            422.00 |            758.00 |   250.24    -0.01   598.39   194.49 |
[hotspot] |     met2(V)    |            551.00 |            574.00 |    21.75    10.88   544.00   184.96 |
[hotspot] |     met3(H)    |            338.00 |            675.00 |   239.36    -0.01   554.88   194.49 |
[hotspot] |     met4(V)    |            233.00 |            418.00 |    32.63    10.88   282.88   184.96 |
[hotspot] |     met5(H)    |            192.00 |            419.00 |    21.75    -0.01   413.44   194.49 |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |   (met2)   551.00 |   (met1)   758.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |            765.00 |            770.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 765.00/770.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    21.75    -0.01   565.75   194.49 |      768.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   511.36    10.88   544.00    21.75 |        3.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   565.75   130.56   576.63   141.44 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   565.75   152.31   576.63   163.19 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 141
#Total wire length = 395489 um.
#Total half perimeter of net bounding box = 261811 um.
#Total wire length on LAYER li1 = 2335 um.
#Total wire length on LAYER met1 = 86601 um.
#Total wire length on LAYER met2 = 90776 um.
#Total wire length on LAYER met3 = 103113 um.
#Total wire length on LAYER met4 = 92964 um.
#Total wire length on LAYER met5 = 19700 um.
#Total number of vias = 80787
#Up-Via Summary (total 80787):
#           
#-----------------------
# li1             39258
# met1            21319
# met2            12155
# met3             6597
# met4             1458
#-----------------------
#                 80787 
#
#Max overcon = 24 tracks.
#Total overcon = 38.81%.
#Worst layer Gcell overcon rate = 53.33%.
#
#Global routing statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 24.30 (MB)
#Total memory = 1665.20 (MB)
#Peak memory = 1788.73 (MB)
#
#Finished global routing on Thu Dec 18 12:48:50 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1665.20 (MB), peak = 1788.73 (MB)
#Start Track Assignment.
#Done with 15847 horizontal wires in 1 hboxes and 14320 vertical wires in 3 hboxes.
#Done with 4660 horizontal wires in 1 hboxes and 2519 vertical wires in 3 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# li1         2299.02 	  0.30%  	  0.00% 	  0.28%
# met1       82424.52 	  1.44%  	  0.07% 	  0.12%
# met2       78932.17 	  0.35%  	  0.00% 	  0.05%
# met3       95471.29 	  0.66%  	  0.00% 	  0.12%
# met4       92881.74 	  0.53%  	  0.00% 	  0.00%
# met5       20481.79 	  1.67%  	  0.60% 	  0.00%
#------------------------------------------------------------------------
# All      372490.55  	  0.79% 	  0.05% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 141
#Total wire length = 386947 um.
#Total half perimeter of net bounding box = 261811 um.
#Total wire length on LAYER li1 = 2312 um.
#Total wire length on LAYER met1 = 84295 um.
#Total wire length on LAYER met2 = 87147 um.
#Total wire length on LAYER met3 = 101349 um.
#Total wire length on LAYER met4 = 92527 um.
#Total wire length on LAYER met5 = 19317 um.
#Total number of vias = 80787
#Up-Via Summary (total 80787):
#           
#-----------------------
# li1             39258
# met1            21319
# met2            12155
# met3             6597
# met4             1458
#-----------------------
#                 80787 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1663.97 (MB), peak = 1788.73 (MB)
#
#number of short segments in preferred routing layers
#	met4      met5      Total 
#	16        2         18        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 30.27 (MB)
#Total memory = 1664.24 (MB)
#Peak memory = 1788.73 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 18880
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc   CShort      Mar   Others   Totals
#	li1         704     3760        2     1083     1460        0        1     7010
#	met1       3359     4432        6        0        1        0        0     7798
#	met2        300     1833        0        0        0        0        0     2133
#	met3       1610      178        4        0        0       17        0     1809
#	met4         11      113        4        0        0        0        1      129
#	met5          0        0        0        0        0        0        1        1
#	Totals     5984    10316       16     1083     1461       17        3    18880
#cpu time = 00:03:03, elapsed time = 00:03:03, memory = 1779.52 (MB), peak = 2189.75 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 141
#Total wire length = 415007 um.
#Total half perimeter of net bounding box = 261811 um.
#Total wire length on LAYER li1 = 6994 um.
#Total wire length on LAYER met1 = 123033 um.
#Total wire length on LAYER met2 = 120081 um.
#Total wire length on LAYER met3 = 84431 um.
#Total wire length on LAYER met4 = 65328 um.
#Total wire length on LAYER met5 = 15139 um.
#Total number of vias = 103959
#Up-Via Summary (total 103959):
#           
#-----------------------
# li1             42888
# met1            43020
# met2             9735
# met3             7402
# met4              914
#-----------------------
#                103959 
#
#Total number of DRC violations = 18880
#Total number of violations on LAYER li1 = 7010
#Total number of violations on LAYER met1 = 7798
#Total number of violations on LAYER met2 = 2133
#Total number of violations on LAYER met3 = 1809
#Total number of violations on LAYER met4 = 129
#Total number of violations on LAYER met5 = 1
#Cpu time = 00:03:03
#Elapsed time = 00:03:03
#Increased memory = 115.28 (MB)
#Total memory = 1779.52 (MB)
#Peak memory = 2189.75 (MB)
#
#Start Post Route via swapping...
#99.96% of area are rerouted by ECO routing.
#   number of violations = 18924
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc   CShort      Mar   Others   Totals
#	li1         704     3765        2     1084     1460        0        1     7016
#	met1       3387     4435        6        0        1        0        0     7829
#	met2        300     1834        0        0        0        0        0     2134
#	met3       1613      178        4        0        0       17        0     1812
#	met4         11      114        5        0        0        0        1      131
#	met5          0        0        0        0        0        0        2        2
#	Totals     6015    10326       17     1084     1461       17        4    18924
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1779.66 (MB), peak = 2189.75 (MB)
#CELL_VIEW custom_riscv_core,init has 18924 DRC violations
#Total number of DRC violations = 18924
#Total number of process antenna violations = 32
#Total number of net violated process antenna rule = 27
#Total number of violations on LAYER li1 = 7016
#Total number of violations on LAYER met1 = 7829
#Total number of violations on LAYER met2 = 2134
#Total number of violations on LAYER met3 = 1812
#Total number of violations on LAYER met4 = 131
#Total number of violations on LAYER met5 = 2
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 141
#Total wire length = 415007 um.
#Total half perimeter of net bounding box = 261811 um.
#Total wire length on LAYER li1 = 6994 um.
#Total wire length on LAYER met1 = 123033 um.
#Total wire length on LAYER met2 = 120081 um.
#Total wire length on LAYER met3 = 84431 um.
#Total wire length on LAYER met4 = 65328 um.
#Total wire length on LAYER met5 = 15139 um.
#Total number of vias = 103959
#Up-Via Summary (total 103959):
#           
#-----------------------
# li1             42888
# met1            43020
# met2             9735
# met3             7402
# met4              914
#-----------------------
#                103959 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 18977
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc   CShort      Mar   Others   Totals
#	li1         704     3780        2     1088     1463        0        1     7038
#	met1       3376     4443        6        0        1        0        0     7826
#	met2        304     1834        0        0        0        0        0     2138
#	met3       1641      177        2        0        0       17        0     1837
#	met4         11      120        4        0        0        0        1      136
#	met5          0        0        0        0        0        0        2        2
#	Totals     6036    10354       14     1088     1464       17        4    18977
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1781.14 (MB), peak = 2189.75 (MB)
#CELL_VIEW custom_riscv_core,init has 18977 DRC violations
#Total number of DRC violations = 18977
#Total number of process antenna violations = 32
#Total number of net violated process antenna rule = 27
#Total number of violations on LAYER li1 = 7038
#Total number of violations on LAYER met1 = 7826
#Total number of violations on LAYER met2 = 2138
#Total number of violations on LAYER met3 = 1837
#Total number of violations on LAYER met4 = 136
#Total number of violations on LAYER met5 = 2
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Dec 18 12:52:03 2025
#
#
#Start Post Route Wire Spread.
#Done with 1576 horizontal wires in 2 hboxes and 3144 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 141
#Total wire length = 418198 um.
#Total half perimeter of net bounding box = 261811 um.
#Total wire length on LAYER li1 = 7002 um.
#Total wire length on LAYER met1 = 123420 um.
#Total wire length on LAYER met2 = 121295 um.
#Total wire length on LAYER met3 = 84908 um.
#Total wire length on LAYER met4 = 66357 um.
#Total wire length on LAYER met5 = 15216 um.
#Total number of vias = 103959
#Up-Via Summary (total 103959):
#           
#-----------------------
# li1             42888
# met1            43020
# met2             9735
# met3             7402
# met4              914
#-----------------------
#                103959 
#
#
#Start DRC checking..
#   number of violations = 18972
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc   CShort      Mar   Others   Totals
#	li1         704     3780        2     1088     1463        0        1     7038
#	met1       3375     4440        6        0        1        0        0     7822
#	met2        304     1834        0        0        0        0        0     2138
#	met3       1639      178        2        0        0       17        0     1836
#	met4         11      120        4        0        0        0        1      136
#	met5          0        0        0        0        0        0        2        2
#	Totals     6033    10352       14     1088     1464       17        4    18972
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1779.86 (MB), peak = 2189.75 (MB)
#CELL_VIEW custom_riscv_core,init has 18972 DRC violations
#Total number of DRC violations = 18972
#Total number of process antenna violations = 32
#Total number of net violated process antenna rule = 27
#Total number of violations on LAYER li1 = 7038
#Total number of violations on LAYER met1 = 7822
#Total number of violations on LAYER met2 = 2138
#Total number of violations on LAYER met3 = 1836
#Total number of violations on LAYER met4 = 136
#Total number of violations on LAYER met5 = 2
#   number of violations = 18972
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc   CShort      Mar   Others   Totals
#	li1         704     3780        2     1088     1463        0        1     7038
#	met1       3375     4440        6        0        1        0        0     7822
#	met2        304     1834        0        0        0        0        0     2138
#	met3       1639      178        2        0        0       17        0     1836
#	met4         11      120        4        0        0        0        1      136
#	met5          0        0        0        0        0        0        2        2
#	Totals     6033    10352       14     1088     1464       17        4    18972
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1779.93 (MB), peak = 2189.75 (MB)
#CELL_VIEW custom_riscv_core,init has 18972 DRC violations
#Total number of DRC violations = 18972
#Total number of process antenna violations = 32
#Total number of net violated process antenna rule = 27
#Total number of violations on LAYER li1 = 7038
#Total number of violations on LAYER met1 = 7822
#Total number of violations on LAYER met2 = 2138
#Total number of violations on LAYER met3 = 1836
#Total number of violations on LAYER met4 = 136
#Total number of violations on LAYER met5 = 2
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 141
#Total wire length = 418183 um.
#Total half perimeter of net bounding box = 261811 um.
#Total wire length on LAYER li1 = 7002 um.
#Total wire length on LAYER met1 = 123420 um.
#Total wire length on LAYER met2 = 121286 um.
#Total wire length on LAYER met3 = 84902 um.
#Total wire length on LAYER met4 = 66357 um.
#Total wire length on LAYER met5 = 15216 um.
#Total number of vias = 103959
#Up-Via Summary (total 103959):
#           
#-----------------------
# li1             42888
# met1            43020
# met2             9735
# met3             7402
# met4              914
#-----------------------
#                103959 
#
#detailRoute Statistics:
#Cpu time = 00:03:16
#Elapsed time = 00:03:16
#Increased memory = 115.69 (MB)
#Total memory = 1779.93 (MB)
#Peak memory = 2189.75 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:03:35
#Elapsed time = 00:03:35
#Increased memory = 154.46 (MB)
#Total memory = 1783.93 (MB)
#Peak memory = 2189.75 (MB)
#Number of warnings = 22
#Total number of warnings = 137
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec 18 12:52:09 2025
#
% End globalDetailRoute (date=12/18 12:52:09, total cpu=0:03:35, real=0:03:35, peak res=2189.8M, current mem=1775.1M)
#Default setup view is reset to SINGLE_VIEW.
#Default setup view is reset to SINGLE_VIEW.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:04:20, elapsed time = 00:04:20, memory = 1755.64 (MB), peak = 2189.75 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPESI-3014         33  The RC network is incomplete for net %s....
*** Message Summary: 35 warning(s), 0 error(s)

% End routeDesign (date=12/18 12:52:09, total cpu=0:04:20, real=0:04:20, peak res=2189.8M, current mem=1755.6M)
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1755.6M, totSessionCpu=0:14:49 **
**WARN: (IMPOPT-576):	204 nets have unplaced terms. 
*** optDesign #2 [begin] : totSession cpu/real = 0:14:48.6/0:14:50.6 (1.0), mem = 2079.7M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:14:48.6/0:14:50.6 (1.0), mem = 2079.7M
**INFO: User settings:
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           42.5
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setExtractRCMode -engine                                        preRoute
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { SINGLE_VIEW }
setOptMode -autoSetupViews                                      { SINGLE_VIEW}
setOptMode -autoTDGRSetupViews                                  { SINGLE_VIEW}
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setAnalysisMode -analysisType                                   single
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iwb_adr_o[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1777.1M, totSessionCpu=0:14:50 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2114.8M, init mem=2114.8M)
Overlapping with other instance:	9184
Orientation Violation:	5597
*info: Placed = 11250          (Fixed = 50)
*info: Unplaced = 0           
Placement Density:103.82%(106416/102498)
Placement Density (including fixed std cells):103.82%(106416/102498)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2114.8M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations

**ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.

Info: Destroy the CCOpt slew target map.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:14:50.5/0:14:52.4 (1.0), mem = 2114.8M
*** optDesign #2 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:14:50.5/0:14:52.4 (1.0), mem = 2114.8M
**ERROR: (IMPSYT-6692):	Invalid return code while executing 'place_route.tcl' was returned and script processing was stopped. Review the following error in 'place_route.tcl' then restart.
**ERROR: (IMPSYT-6693):	Error message: place_route.tcl: 0.
<CMD> win
