<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › pm24xx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pm24xx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP2 Power Management Routines</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2006-2008 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Written by:</span>
<span class="cm"> * Richard Woodruff &lt;r-woodruff2@ti.com&gt;</span>
<span class="cm"> * Tony Lindgren</span>
<span class="cm"> * Juha Yrjola</span>
<span class="cm"> * Amit Kucheria &lt;amit.kucheria@nokia.com&gt;</span>
<span class="cm"> * Igor Stoppa &lt;igor.stoppa@nokia.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Based on pm.c for omap1</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/suspend.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/proc_fs.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/sysfs.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/time.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>

<span class="cp">#include &lt;asm/mach/time.h&gt;</span>
<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mach-types.h&gt;</span>
<span class="cp">#include &lt;asm/system_misc.h&gt;</span>

<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/sram.h&gt;</span>
<span class="cp">#include &lt;plat/dma.h&gt;</span>
<span class="cp">#include &lt;plat/board.h&gt;</span>

<span class="cp">#include &lt;mach/irqs.h&gt;</span>

<span class="cp">#include &quot;common.h&quot;</span>
<span class="cp">#include &quot;prm2xxx_3xxx.h&quot;</span>
<span class="cp">#include &quot;prm-regbits-24xx.h&quot;</span>
<span class="cp">#include &quot;cm2xxx_3xxx.h&quot;</span>
<span class="cp">#include &quot;cm-regbits-24xx.h&quot;</span>
<span class="cp">#include &quot;sdrc.h&quot;</span>
<span class="cp">#include &quot;pm.h&quot;</span>
<span class="cp">#include &quot;control.h&quot;</span>
<span class="cp">#include &quot;powerdomain.h&quot;</span>
<span class="cp">#include &quot;clockdomain.h&quot;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">omap2_sram_idle</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">omap2_sram_suspend</span><span class="p">)(</span><span class="n">u32</span> <span class="n">dllctrl</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">sdrc_dlla_ctrl</span><span class="p">,</span>
				  <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">sdrc_power</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">mpu_pwrdm</span><span class="p">,</span> <span class="o">*</span><span class="n">core_pwrdm</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="o">*</span><span class="n">dsp_clkdm</span><span class="p">,</span> <span class="o">*</span><span class="n">mpu_clkdm</span><span class="p">,</span> <span class="o">*</span><span class="n">wkup_clkdm</span><span class="p">,</span> <span class="o">*</span><span class="n">gfx_clkdm</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">osc_ck</span><span class="p">,</span> <span class="o">*</span><span class="n">emul_ck</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_fclks_active</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">f1</span><span class="p">,</span> <span class="n">f2</span><span class="p">;</span>

	<span class="n">f1</span> <span class="o">=</span> <span class="n">omap2_cm_read_mod_reg</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">);</span>
	<span class="n">f2</span> <span class="o">=</span> <span class="n">omap2_cm_read_mod_reg</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP24XX_CM_FCLKEN2</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">f1</span> <span class="o">|</span> <span class="n">f2</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_enter_full_retention</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">l</span><span class="p">;</span>

	<span class="cm">/* There is 1 reference hold for all children of the oscillator</span>
<span class="cm">	 * clock, the following will remove it. If no one else uses the</span>
<span class="cm">	 * oscillator itself it will be disabled if/when we enter retention</span>
<span class="cm">	 * mode.</span>
<span class="cm">	 */</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">osc_ck</span><span class="p">);</span>

	<span class="cm">/* Clear old wake-up events */</span>
	<span class="cm">/* REVISIT: These write to reserved bits? */</span>
	<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">PM_WKST1</span><span class="p">);</span>
	<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP24XX_PM_WKST2</span><span class="p">);</span>
	<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">PM_WKST</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set MPU powerdomain&#39;s next power state to RETENTION;</span>
<span class="cm">	 * preserve logic state during retention</span>
<span class="cm">	 */</span>
	<span class="n">pwrdm_set_logic_retst</span><span class="p">(</span><span class="n">mpu_pwrdm</span><span class="p">,</span> <span class="n">PWRDM_POWER_RET</span><span class="p">);</span>
	<span class="n">pwrdm_set_next_pwrst</span><span class="p">(</span><span class="n">mpu_pwrdm</span><span class="p">,</span> <span class="n">PWRDM_POWER_RET</span><span class="p">);</span>

	<span class="cm">/* Workaround to kill USB */</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">omap_ctrl_readl</span><span class="p">(</span><span class="n">OMAP2_CONTROL_DEVCONF0</span><span class="p">)</span> <span class="o">|</span> <span class="n">OMAP24XX_USBSTANDBYCTRL</span><span class="p">;</span>
	<span class="n">omap_ctrl_writel</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="n">OMAP2_CONTROL_DEVCONF0</span><span class="p">);</span>

	<span class="n">omap2_gpio_prepare_for_idle</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* One last check for pending IRQs to avoid extra latency due</span>
<span class="cm">	 * to sleeping unnecessarily. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">omap_irq_pending</span><span class="p">())</span>
		<span class="k">goto</span> <span class="n">no_sleep</span><span class="p">;</span>

	<span class="cm">/* Jump to SRAM suspend code */</span>
	<span class="n">omap2_sram_suspend</span><span class="p">(</span><span class="n">sdrc_read_reg</span><span class="p">(</span><span class="n">SDRC_DLLA_CTRL</span><span class="p">),</span>
			   <span class="n">OMAP_SDRC_REGADDR</span><span class="p">(</span><span class="n">SDRC_DLLA_CTRL</span><span class="p">),</span>
			   <span class="n">OMAP_SDRC_REGADDR</span><span class="p">(</span><span class="n">SDRC_POWER</span><span class="p">));</span>

<span class="nl">no_sleep:</span>
	<span class="n">omap2_gpio_resume_after_idle</span><span class="p">();</span>

	<span class="n">clk_enable</span><span class="p">(</span><span class="n">osc_ck</span><span class="p">);</span>

	<span class="cm">/* clear CORE wake-up events */</span>
	<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">PM_WKST1</span><span class="p">);</span>
	<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP24XX_PM_WKST2</span><span class="p">);</span>

	<span class="cm">/* wakeup domain events - bit 1: GPT1, bit5 GPIO */</span>
	<span class="n">omap2_prm_clear_mod_reg_bits</span><span class="p">(</span><span class="mh">0x4</span> <span class="o">|</span> <span class="mh">0x1</span><span class="p">,</span> <span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">PM_WKST</span><span class="p">);</span>

	<span class="cm">/* MPU domain wake events */</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">omap2_prm_read_mod_reg</span><span class="p">(</span><span class="n">OCP_MOD</span><span class="p">,</span> <span class="n">OMAP2_PRCM_IRQSTATUS_MPU_OFFSET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">l</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span>
		<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="mh">0x01</span><span class="p">,</span> <span class="n">OCP_MOD</span><span class="p">,</span>
				  <span class="n">OMAP2_PRCM_IRQSTATUS_MPU_OFFSET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">l</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span>
		<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span> <span class="n">OCP_MOD</span><span class="p">,</span>
				  <span class="n">OMAP2_PRCM_IRQSTATUS_MPU_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Mask future PRCM-to-MPU interrupts */</span>
	<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">OCP_MOD</span><span class="p">,</span> <span class="n">OMAP2_PRCM_IRQSTATUS_MPU_OFFSET</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_i2c_active</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">l</span><span class="p">;</span>

	<span class="n">l</span> <span class="o">=</span> <span class="n">omap2_cm_read_mod_reg</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">l</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">OMAP2420_EN_I2C2_MASK</span> <span class="o">|</span> <span class="n">OMAP2420_EN_I2C1_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">sti_console_enabled</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_allow_mpu_retention</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">l</span><span class="p">;</span>

	<span class="cm">/* Check for MMC, UART2, UART1, McSPI2, McSPI1 and DSS1. */</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">omap2_cm_read_mod_reg</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">l</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">OMAP2420_EN_MMC_MASK</span> <span class="o">|</span> <span class="n">OMAP24XX_EN_UART2_MASK</span> <span class="o">|</span>
		 <span class="n">OMAP24XX_EN_UART1_MASK</span> <span class="o">|</span> <span class="n">OMAP24XX_EN_MCSPI2_MASK</span> <span class="o">|</span>
		 <span class="n">OMAP24XX_EN_MCSPI1_MASK</span> <span class="o">|</span> <span class="n">OMAP24XX_EN_DSS1_MASK</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* Check for UART3. */</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">omap2_cm_read_mod_reg</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP24XX_CM_FCLKEN2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">l</span> <span class="o">&amp;</span> <span class="n">OMAP24XX_EN_UART3_MASK</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sti_console_enabled</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap2_enter_mpu_retention</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Putting MPU into the WFI state while a transfer is active</span>
<span class="cm">	 * seems to cause the I2C block to timeout. Why? Good question. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">omap2_i2c_active</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* The peripherals seem not to be able to wake up the MPU when</span>
<span class="cm">	 * it is in retention mode. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">omap2_allow_mpu_retention</span><span class="p">())</span> <span class="p">{</span>
		<span class="cm">/* REVISIT: These write to reserved bits? */</span>
		<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">PM_WKST1</span><span class="p">);</span>
		<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP24XX_PM_WKST2</span><span class="p">);</span>
		<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">PM_WKST</span><span class="p">);</span>

		<span class="cm">/* Try to enter MPU retention */</span>
		<span class="n">omap2_prm_write_mod_reg</span><span class="p">((</span><span class="mh">0x01</span> <span class="o">&lt;&lt;</span> <span class="n">OMAP_POWERSTATE_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				  <span class="n">OMAP_LOGICRETSTATE_MASK</span><span class="p">,</span>
				  <span class="n">MPU_MOD</span><span class="p">,</span> <span class="n">OMAP2_PM_PWSTCTRL</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Block MPU retention */</span>

		<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="n">OMAP_LOGICRETSTATE_MASK</span><span class="p">,</span> <span class="n">MPU_MOD</span><span class="p">,</span>
						 <span class="n">OMAP2_PM_PWSTCTRL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">omap2_sram_idle</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_can_sleep</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">omap2_fclks_active</span><span class="p">())</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">osc_ck</span><span class="o">-&gt;</span><span class="n">usecount</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">omap_dma_running</span><span class="p">())</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap2_pm_idle</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">local_fiq_disable</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">omap2_can_sleep</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">omap_irq_pending</span><span class="p">())</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="n">omap2_enter_mpu_retention</span><span class="p">();</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">omap_irq_pending</span><span class="p">())</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">omap2_enter_full_retention</span><span class="p">();</span>

<span class="nl">out:</span>
	<span class="n">local_fiq_enable</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">prcm_setup_regs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">num_mem_banks</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable autoidle</span>
<span class="cm">	 * XXX This should be handled by hwmod code or PRCM init code</span>
<span class="cm">	 */</span>
	<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="n">OMAP24XX_AUTOIDLE_MASK</span><span class="p">,</span> <span class="n">OCP_MOD</span><span class="p">,</span>
			  <span class="n">OMAP2_PRCM_SYSCONFIG_OFFSET</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set CORE powerdomain memory banks to retain their contents</span>
<span class="cm">	 * during RETENTION</span>
<span class="cm">	 */</span>
	<span class="n">num_mem_banks</span> <span class="o">=</span> <span class="n">pwrdm_get_mem_bank_count</span><span class="p">(</span><span class="n">core_pwrdm</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_mem_banks</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">pwrdm_set_mem_retst</span><span class="p">(</span><span class="n">core_pwrdm</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">PWRDM_POWER_RET</span><span class="p">);</span>

	<span class="cm">/* Set CORE powerdomain&#39;s next power state to RETENTION */</span>
	<span class="n">pwrdm_set_next_pwrst</span><span class="p">(</span><span class="n">core_pwrdm</span><span class="p">,</span> <span class="n">PWRDM_POWER_RET</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set MPU powerdomain&#39;s next power state to RETENTION;</span>
<span class="cm">	 * preserve logic state during retention</span>
<span class="cm">	 */</span>
	<span class="n">pwrdm_set_logic_retst</span><span class="p">(</span><span class="n">mpu_pwrdm</span><span class="p">,</span> <span class="n">PWRDM_POWER_RET</span><span class="p">);</span>
	<span class="n">pwrdm_set_next_pwrst</span><span class="p">(</span><span class="n">mpu_pwrdm</span><span class="p">,</span> <span class="n">PWRDM_POWER_RET</span><span class="p">);</span>

	<span class="cm">/* Force-power down DSP, GFX powerdomains */</span>

	<span class="n">pwrdm</span> <span class="o">=</span> <span class="n">clkdm_get_pwrdm</span><span class="p">(</span><span class="n">dsp_clkdm</span><span class="p">);</span>
	<span class="n">pwrdm_set_next_pwrst</span><span class="p">(</span><span class="n">pwrdm</span><span class="p">,</span> <span class="n">PWRDM_POWER_OFF</span><span class="p">);</span>
	<span class="n">clkdm_sleep</span><span class="p">(</span><span class="n">dsp_clkdm</span><span class="p">);</span>

	<span class="n">pwrdm</span> <span class="o">=</span> <span class="n">clkdm_get_pwrdm</span><span class="p">(</span><span class="n">gfx_clkdm</span><span class="p">);</span>
	<span class="n">pwrdm_set_next_pwrst</span><span class="p">(</span><span class="n">pwrdm</span><span class="p">,</span> <span class="n">PWRDM_POWER_OFF</span><span class="p">);</span>
	<span class="n">clkdm_sleep</span><span class="p">(</span><span class="n">gfx_clkdm</span><span class="p">);</span>

	<span class="cm">/* Enable hardware-supervised idle for all clkdms */</span>
	<span class="n">clkdm_for_each</span><span class="p">(</span><span class="n">omap_pm_clkdms_setup</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clkdm_add_wkdep</span><span class="p">(</span><span class="n">mpu_clkdm</span><span class="p">,</span> <span class="n">wkup_clkdm</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_SUSPEND</span>
	<span class="n">omap_pm_suspend</span> <span class="o">=</span> <span class="n">omap2_enter_full_retention</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="cm">/* REVISIT: Configure number of 32 kHz clock cycles for sys_clk</span>
<span class="cm">	 * stabilisation */</span>
	<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="mi">15</span> <span class="o">&lt;&lt;</span> <span class="n">OMAP_SETUP_TIME_SHIFT</span><span class="p">,</span> <span class="n">OMAP24XX_GR_MOD</span><span class="p">,</span>
				<span class="n">OMAP2_PRCM_CLKSSETUP_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Configure automatic voltage transition */</span>
	<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="n">OMAP_SETUP_TIME_SHIFT</span><span class="p">,</span> <span class="n">OMAP24XX_GR_MOD</span><span class="p">,</span>
				<span class="n">OMAP2_PRCM_VOLTSETUP_OFFSET</span><span class="p">);</span>
	<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="n">OMAP24XX_AUTO_EXTVOLT_MASK</span> <span class="o">|</span>
				<span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">OMAP24XX_SETOFF_LEVEL_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">OMAP24XX_MEMRETCTRL_MASK</span> <span class="o">|</span>
				<span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">OMAP24XX_SETRET_LEVEL_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="mh">0x0</span> <span class="o">&lt;&lt;</span> <span class="n">OMAP24XX_VOLT_LEVEL_SHIFT</span><span class="p">),</span>
				<span class="n">OMAP24XX_GR_MOD</span><span class="p">,</span> <span class="n">OMAP2_PRCM_VOLTCTRL_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Enable wake-up events */</span>
	<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="n">OMAP24XX_EN_GPIOS_MASK</span> <span class="o">|</span> <span class="n">OMAP24XX_EN_GPT1_MASK</span><span class="p">,</span>
				<span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">PM_WKEN</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">omap2_pm_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">l</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Power Management for OMAP2 initializing</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">omap2_prm_read_mod_reg</span><span class="p">(</span><span class="n">OCP_MOD</span><span class="p">,</span> <span class="n">OMAP2_PRCM_REVISION_OFFSET</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;PRCM revision %d.%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="p">(</span><span class="n">l</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">,</span> <span class="n">l</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">);</span>

	<span class="cm">/* Look up important powerdomains */</span>

	<span class="n">mpu_pwrdm</span> <span class="o">=</span> <span class="n">pwrdm_lookup</span><span class="p">(</span><span class="s">&quot;mpu_pwrdm&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mpu_pwrdm</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PM: mpu_pwrdm not found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">core_pwrdm</span> <span class="o">=</span> <span class="n">pwrdm_lookup</span><span class="p">(</span><span class="s">&quot;core_pwrdm&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">core_pwrdm</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PM: core_pwrdm not found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Look up important clockdomains */</span>

	<span class="n">mpu_clkdm</span> <span class="o">=</span> <span class="n">clkdm_lookup</span><span class="p">(</span><span class="s">&quot;mpu_clkdm&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mpu_clkdm</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PM: mpu_clkdm not found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">wkup_clkdm</span> <span class="o">=</span> <span class="n">clkdm_lookup</span><span class="p">(</span><span class="s">&quot;wkup_clkdm&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">wkup_clkdm</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PM: wkup_clkdm not found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">dsp_clkdm</span> <span class="o">=</span> <span class="n">clkdm_lookup</span><span class="p">(</span><span class="s">&quot;dsp_clkdm&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dsp_clkdm</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PM: dsp_clkdm not found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">gfx_clkdm</span> <span class="o">=</span> <span class="n">clkdm_lookup</span><span class="p">(</span><span class="s">&quot;gfx_clkdm&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gfx_clkdm</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PM: gfx_clkdm not found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>


	<span class="n">osc_ck</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;osc_ck&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">osc_ck</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;could not get osc_ck</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap242x</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">emul_ck</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;emul_ck&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">emul_ck</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;could not get emul_ck</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">clk_put</span><span class="p">(</span><span class="n">osc_ck</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">prcm_setup_regs</span><span class="p">();</span>

	<span class="cm">/* Hack to prevent MPU retention when STI console is enabled. */</span>
	<span class="p">{</span>
		<span class="k">const</span> <span class="k">struct</span> <span class="n">omap_sti_console_config</span> <span class="o">*</span><span class="n">sti</span><span class="p">;</span>

		<span class="n">sti</span> <span class="o">=</span> <span class="n">omap_get_config</span><span class="p">(</span><span class="n">OMAP_TAG_STI_CONSOLE</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">omap_sti_console_config</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sti</span> <span class="o">!=</span> <span class="nb">NULL</span> <span class="o">&amp;&amp;</span> <span class="n">sti</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">)</span>
			<span class="n">sti_console_enabled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * We copy the assembler sleep/wakeup routines to SRAM.</span>
<span class="cm">	 * These routines need to be in SRAM as that&#39;s the only</span>
<span class="cm">	 * memory the MPU can see when it wakes up.</span>
<span class="cm">	 */</span>
	<span class="n">omap2_sram_idle</span> <span class="o">=</span> <span class="n">omap_sram_push</span><span class="p">(</span><span class="n">omap24xx_idle_loop_suspend</span><span class="p">,</span>
					 <span class="n">omap24xx_idle_loop_suspend_sz</span><span class="p">);</span>

	<span class="n">omap2_sram_suspend</span> <span class="o">=</span> <span class="n">omap_sram_push</span><span class="p">(</span><span class="n">omap24xx_cpu_suspend</span><span class="p">,</span>
					    <span class="n">omap24xx_cpu_suspend_sz</span><span class="p">);</span>

	<span class="n">arm_pm_idle</span> <span class="o">=</span> <span class="n">omap2_pm_idle</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
