dt_clk	,	V_5
mux_id	,	V_10
data	,	V_9
pmc_clk_init_data	,	V_8
__iomem	,	T_2
tegra_clk_blink	,	V_26
pmc_base	,	V_1
pmc_clks	,	V_7
mux_shift	,	V_17
gate_name	,	V_20
writel_relaxed	,	F_7
PMC_CLK_OUT_CNTRL	,	V_16
CLK_SET_RATE_NO_REPARENT	,	V_14
clk_register_gate	,	F_5
clk_register_clkdev	,	F_6
mux_name	,	V_11
"blink"	,	L_3
tegra_clks	,	V_3
ARRAY_SIZE	,	F_2
"clk_32k"	,	L_2
dev_name	,	V_22
clk	,	V_4
PMC_DPD_PADS_ORIDE_BLINK_ENB	,	V_25
PMC_CTRL	,	V_27
tegra_pmc_clk_init	,	F_1
i	,	V_6
tegra_lookup_dt_id	,	F_3
tegra_clk	,	V_2
num_parents	,	V_13
PMC_CTRL_BLINK_ENB	,	V_28
CLK_SET_RATE_PARENT	,	V_15
gate_shift	,	V_21
"blink_override"	,	L_1
clk_register_mux	,	F_4
gate_id	,	V_19
__init	,	T_1
clk_out_lock	,	V_18
PMC_BLINK_TIMER	,	V_23
PMC_DPD_PADS_ORIDE	,	V_24
parents	,	V_12
