
BeckerPioneerFW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000056  00800200  00000b52  00000be6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000b52  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000074  00800256  00800256  00000c3c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000c3c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000c6c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000318  00000000  00000000  00000cac  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000018be  00000000  00000000  00000fc4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001094  00000000  00000000  00002882  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000130b  00000000  00000000  00003916  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000978  00000000  00000000  00004c24  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000a83  00000000  00000000  0000559c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001163  00000000  00000000  0000601f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000258  00000000  00000000  00007182  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	65 c0       	rjmp	.+202    	; 0xcc <__ctors_end>
   2:	00 00       	nop
   4:	82 c0       	rjmp	.+260    	; 0x10a <__bad_interrupt>
   6:	00 00       	nop
   8:	80 c0       	rjmp	.+256    	; 0x10a <__bad_interrupt>
   a:	00 00       	nop
   c:	7e c0       	rjmp	.+252    	; 0x10a <__bad_interrupt>
   e:	00 00       	nop
  10:	7c c0       	rjmp	.+248    	; 0x10a <__bad_interrupt>
  12:	00 00       	nop
  14:	7a c0       	rjmp	.+244    	; 0x10a <__bad_interrupt>
  16:	00 00       	nop
  18:	78 c0       	rjmp	.+240    	; 0x10a <__bad_interrupt>
  1a:	00 00       	nop
  1c:	76 c0       	rjmp	.+236    	; 0x10a <__bad_interrupt>
  1e:	00 00       	nop
  20:	74 c0       	rjmp	.+232    	; 0x10a <__bad_interrupt>
  22:	00 00       	nop
  24:	72 c0       	rjmp	.+228    	; 0x10a <__bad_interrupt>
  26:	00 00       	nop
  28:	70 c0       	rjmp	.+224    	; 0x10a <__bad_interrupt>
  2a:	00 00       	nop
  2c:	6e c0       	rjmp	.+220    	; 0x10a <__bad_interrupt>
  2e:	00 00       	nop
  30:	6c c0       	rjmp	.+216    	; 0x10a <__bad_interrupt>
  32:	00 00       	nop
  34:	6a c0       	rjmp	.+212    	; 0x10a <__bad_interrupt>
  36:	00 00       	nop
  38:	68 c0       	rjmp	.+208    	; 0x10a <__bad_interrupt>
  3a:	00 00       	nop
  3c:	66 c0       	rjmp	.+204    	; 0x10a <__bad_interrupt>
  3e:	00 00       	nop
  40:	64 c0       	rjmp	.+200    	; 0x10a <__bad_interrupt>
  42:	00 00       	nop
  44:	62 c0       	rjmp	.+196    	; 0x10a <__bad_interrupt>
  46:	00 00       	nop
  48:	60 c0       	rjmp	.+192    	; 0x10a <__bad_interrupt>
  4a:	00 00       	nop
  4c:	5e c0       	rjmp	.+188    	; 0x10a <__bad_interrupt>
  4e:	00 00       	nop
  50:	5c c0       	rjmp	.+184    	; 0x10a <__bad_interrupt>
  52:	00 00       	nop
  54:	5a c0       	rjmp	.+180    	; 0x10a <__bad_interrupt>
  56:	00 00       	nop
  58:	58 c0       	rjmp	.+176    	; 0x10a <__bad_interrupt>
  5a:	00 00       	nop
  5c:	56 c0       	rjmp	.+172    	; 0x10a <__bad_interrupt>
  5e:	00 00       	nop
  60:	54 c0       	rjmp	.+168    	; 0x10a <__bad_interrupt>
  62:	00 00       	nop
  64:	7b c1       	rjmp	.+758    	; 0x35c <__vector_25>
  66:	00 00       	nop
  68:	50 c0       	rjmp	.+160    	; 0x10a <__bad_interrupt>
  6a:	00 00       	nop
  6c:	4e c0       	rjmp	.+156    	; 0x10a <__bad_interrupt>
  6e:	00 00       	nop
  70:	4c c0       	rjmp	.+152    	; 0x10a <__bad_interrupt>
  72:	00 00       	nop
  74:	5d c0       	rjmp	.+186    	; 0x130 <__vector_29>
  76:	00 00       	nop
  78:	48 c0       	rjmp	.+144    	; 0x10a <__bad_interrupt>
  7a:	00 00       	nop
  7c:	46 c0       	rjmp	.+140    	; 0x10a <__bad_interrupt>
  7e:	00 00       	nop
  80:	44 c0       	rjmp	.+136    	; 0x10a <__bad_interrupt>
  82:	00 00       	nop
  84:	42 c0       	rjmp	.+132    	; 0x10a <__bad_interrupt>
  86:	00 00       	nop
  88:	40 c0       	rjmp	.+128    	; 0x10a <__bad_interrupt>
  8a:	00 00       	nop
  8c:	3e c0       	rjmp	.+124    	; 0x10a <__bad_interrupt>
  8e:	00 00       	nop
  90:	3c c0       	rjmp	.+120    	; 0x10a <__bad_interrupt>
  92:	00 00       	nop
  94:	3a c0       	rjmp	.+116    	; 0x10a <__bad_interrupt>
  96:	00 00       	nop
  98:	38 c0       	rjmp	.+112    	; 0x10a <__bad_interrupt>
  9a:	00 00       	nop
  9c:	36 c0       	rjmp	.+108    	; 0x10a <__bad_interrupt>
  9e:	00 00       	nop
  a0:	34 c0       	rjmp	.+104    	; 0x10a <__bad_interrupt>
  a2:	00 00       	nop
  a4:	32 c0       	rjmp	.+100    	; 0x10a <__bad_interrupt>
  a6:	00 00       	nop
  a8:	30 c0       	rjmp	.+96     	; 0x10a <__bad_interrupt>
  aa:	00 00       	nop
  ac:	2e c0       	rjmp	.+92     	; 0x10a <__bad_interrupt>
  ae:	00 00       	nop
  b0:	2c c0       	rjmp	.+88     	; 0x10a <__bad_interrupt>
  b2:	00 00       	nop
  b4:	61 c4       	rjmp	.+2242   	; 0x978 <__vector_45>
  b6:	00 00       	nop
  b8:	28 c0       	rjmp	.+80     	; 0x10a <__bad_interrupt>
  ba:	00 00       	nop
  bc:	26 c0       	rjmp	.+76     	; 0x10a <__bad_interrupt>
  be:	00 00       	nop
  c0:	24 c0       	rjmp	.+72     	; 0x10a <__bad_interrupt>
  c2:	00 00       	nop
  c4:	22 c0       	rjmp	.+68     	; 0x10a <__bad_interrupt>
  c6:	00 00       	nop
  c8:	20 c0       	rjmp	.+64     	; 0x10a <__bad_interrupt>
	...

000000cc <__ctors_end>:
  cc:	11 24       	eor	r1, r1
  ce:	1f be       	out	0x3f, r1	; 63
  d0:	cf ef       	ldi	r28, 0xFF	; 255
  d2:	d1 e2       	ldi	r29, 0x21	; 33
  d4:	de bf       	out	0x3e, r29	; 62
  d6:	cd bf       	out	0x3d, r28	; 61
  d8:	00 e0       	ldi	r16, 0x00	; 0
  da:	0c bf       	out	0x3c, r16	; 60

000000dc <__do_copy_data>:
  dc:	12 e0       	ldi	r17, 0x02	; 2
  de:	a0 e0       	ldi	r26, 0x00	; 0
  e0:	b2 e0       	ldi	r27, 0x02	; 2
  e2:	e2 e5       	ldi	r30, 0x52	; 82
  e4:	fb e0       	ldi	r31, 0x0B	; 11
  e6:	00 e0       	ldi	r16, 0x00	; 0
  e8:	0b bf       	out	0x3b, r16	; 59
  ea:	02 c0       	rjmp	.+4      	; 0xf0 <__do_copy_data+0x14>
  ec:	07 90       	elpm	r0, Z+
  ee:	0d 92       	st	X+, r0
  f0:	a6 35       	cpi	r26, 0x56	; 86
  f2:	b1 07       	cpc	r27, r17
  f4:	d9 f7       	brne	.-10     	; 0xec <__do_copy_data+0x10>

000000f6 <__do_clear_bss>:
  f6:	22 e0       	ldi	r18, 0x02	; 2
  f8:	a6 e5       	ldi	r26, 0x56	; 86
  fa:	b2 e0       	ldi	r27, 0x02	; 2
  fc:	01 c0       	rjmp	.+2      	; 0x100 <.do_clear_bss_start>

000000fe <.do_clear_bss_loop>:
  fe:	1d 92       	st	X+, r1

00000100 <.do_clear_bss_start>:
 100:	aa 3c       	cpi	r26, 0xCA	; 202
 102:	b2 07       	cpc	r27, r18
 104:	e1 f7       	brne	.-8      	; 0xfe <.do_clear_bss_loop>
 106:	54 d2       	rcall	.+1192   	; 0x5b0 <main>
 108:	22 c5       	rjmp	.+2628   	; 0xb4e <_exit>

0000010a <__bad_interrupt>:
 10a:	7a cf       	rjmp	.-268    	; 0x0 <__vectors>

0000010c <adc_init>:
#include "adc.h"

uint8_t adc_value = 250;

void adc_init (void)
{
 10c:	cf 93       	push	r28
 10e:	df 93       	push	r29
 110:	cd b7       	in	r28, 0x3d	; 61
 112:	de b7       	in	r29, 0x3e	; 62
	ADMUX = (1 << REFS0)|(1 << ADLAR);	// adc on, left justified, avcc reference, adc0 input
 114:	8c e7       	ldi	r24, 0x7C	; 124
 116:	90 e0       	ldi	r25, 0x00	; 0
 118:	20 e6       	ldi	r18, 0x60	; 96
 11a:	fc 01       	movw	r30, r24
 11c:	20 83       	st	Z, r18
	ADCSRA = (1<<ADEN)|(1<<ADSC)|(1<<ADIE)|(1<<ADATE)|(1<<ADPS2)|(1<<ADPS0); // ad enabled, interrupt enabled, prescaler = 128
 11e:	8a e7       	ldi	r24, 0x7A	; 122
 120:	90 e0       	ldi	r25, 0x00	; 0
 122:	2d ee       	ldi	r18, 0xED	; 237
 124:	fc 01       	movw	r30, r24
 126:	20 83       	st	Z, r18
	// adcsrb is not used because of free runnging mode
}
 128:	00 00       	nop
 12a:	df 91       	pop	r29
 12c:	cf 91       	pop	r28
 12e:	08 95       	ret

00000130 <__vector_29>:

ISR(ADC_vect)
{
 130:	1f 92       	push	r1
 132:	0f 92       	push	r0
 134:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
 138:	0f 92       	push	r0
 13a:	11 24       	eor	r1, r1
 13c:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
 140:	0f 92       	push	r0
 142:	8f 93       	push	r24
 144:	9f 93       	push	r25
 146:	ef 93       	push	r30
 148:	ff 93       	push	r31
 14a:	cf 93       	push	r28
 14c:	df 93       	push	r29
 14e:	cd b7       	in	r28, 0x3d	; 61
 150:	de b7       	in	r29, 0x3e	; 62
	// If the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH
	adc_value = ADCH;
 152:	89 e7       	ldi	r24, 0x79	; 121
 154:	90 e0       	ldi	r25, 0x00	; 0
 156:	fc 01       	movw	r30, r24
 158:	80 81       	ld	r24, Z
 15a:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
 15e:	00 00       	nop
 160:	df 91       	pop	r29
 162:	cf 91       	pop	r28
 164:	ff 91       	pop	r31
 166:	ef 91       	pop	r30
 168:	9f 91       	pop	r25
 16a:	8f 91       	pop	r24
 16c:	0f 90       	pop	r0
 16e:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
 172:	0f 90       	pop	r0
 174:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
 178:	0f 90       	pop	r0
 17a:	1f 90       	pop	r1
 17c:	18 95       	reti

0000017e <init_buffer>:

uint8_t rx_buffer[RX_MESSAGE_COUNT][MESSAGE_LENGHT];
uint8_t rx_producer_ptr, rx_consumer_ptr;

void init_buffer (void)
{
 17e:	cf 93       	push	r28
 180:	df 93       	push	r29
 182:	cd b7       	in	r28, 0x3d	; 61
 184:	de b7       	in	r29, 0x3e	; 62
	rx_producer_ptr = 0;
 186:	10 92 5c 02 	sts	0x025C, r1	; 0x80025c <rx_producer_ptr>
	rx_consumer_ptr = 0;
 18a:	10 92 c9 02 	sts	0x02C9, r1	; 0x8002c9 <rx_consumer_ptr>
}
 18e:	00 00       	nop
 190:	df 91       	pop	r29
 192:	cf 91       	pop	r28
 194:	08 95       	ret

00000196 <rx_buffer_write_entry>:

void rx_buffer_write_entry (uint8_t pos, uint8_t data)
{
 196:	cf 93       	push	r28
 198:	df 93       	push	r29
 19a:	1f 92       	push	r1
 19c:	1f 92       	push	r1
 19e:	cd b7       	in	r28, 0x3d	; 61
 1a0:	de b7       	in	r29, 0x3e	; 62
 1a2:	89 83       	std	Y+1, r24	; 0x01
 1a4:	6a 83       	std	Y+2, r22	; 0x02
	rx_buffer[rx_producer_ptr][pos] = data;
 1a6:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <rx_producer_ptr>
 1aa:	48 2f       	mov	r20, r24
 1ac:	50 e0       	ldi	r21, 0x00	; 0
 1ae:	89 81       	ldd	r24, Y+1	; 0x01
 1b0:	88 2f       	mov	r24, r24
 1b2:	90 e0       	ldi	r25, 0x00	; 0
 1b4:	64 e2       	ldi	r22, 0x24	; 36
 1b6:	64 9f       	mul	r22, r20
 1b8:	90 01       	movw	r18, r0
 1ba:	65 9f       	mul	r22, r21
 1bc:	30 0d       	add	r19, r0
 1be:	11 24       	eor	r1, r1
 1c0:	82 0f       	add	r24, r18
 1c2:	93 1f       	adc	r25, r19
 1c4:	83 5a       	subi	r24, 0xA3	; 163
 1c6:	9d 4f       	sbci	r25, 0xFD	; 253
 1c8:	2a 81       	ldd	r18, Y+2	; 0x02
 1ca:	fc 01       	movw	r30, r24
 1cc:	20 83       	st	Z, r18
}
 1ce:	00 00       	nop
 1d0:	0f 90       	pop	r0
 1d2:	0f 90       	pop	r0
 1d4:	df 91       	pop	r29
 1d6:	cf 91       	pop	r28
 1d8:	08 95       	ret

000001da <rx_buffer_insertEntry>:

void rx_buffer_insertEntry (void)
{
 1da:	cf 93       	push	r28
 1dc:	df 93       	push	r29
 1de:	cd b7       	in	r28, 0x3d	; 61
 1e0:	de b7       	in	r29, 0x3e	; 62
	rx_producer_ptr++;
 1e2:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <rx_producer_ptr>
 1e6:	8f 5f       	subi	r24, 0xFF	; 255
 1e8:	80 93 5c 02 	sts	0x025C, r24	; 0x80025c <rx_producer_ptr>
	
	if (rx_producer_ptr == RX_MESSAGE_COUNT)
 1ec:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <rx_producer_ptr>
 1f0:	83 30       	cpi	r24, 0x03	; 3
 1f2:	11 f4       	brne	.+4      	; 0x1f8 <rx_buffer_insertEntry+0x1e>
	{
		rx_producer_ptr = 0;
 1f4:	10 92 5c 02 	sts	0x025C, r1	; 0x80025c <rx_producer_ptr>
	}
}
 1f8:	00 00       	nop
 1fa:	df 91       	pop	r29
 1fc:	cf 91       	pop	r28
 1fe:	08 95       	ret

00000200 <rx_buffer_get_entry>:

uint8_t* rx_buffer_get_entry (void)
{
 200:	cf 93       	push	r28
 202:	df 93       	push	r29
 204:	cd b7       	in	r28, 0x3d	; 61
 206:	de b7       	in	r29, 0x3e	; 62
	if(rx_producer_ptr == rx_consumer_ptr)
 208:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <rx_producer_ptr>
 20c:	80 91 c9 02 	lds	r24, 0x02C9	; 0x8002c9 <rx_consumer_ptr>
 210:	98 17       	cp	r25, r24
 212:	19 f4       	brne	.+6      	; 0x21a <rx_buffer_get_entry+0x1a>
	return NULL;
 214:	80 e0       	ldi	r24, 0x00	; 0
 216:	90 e0       	ldi	r25, 0x00	; 0
 218:	0c c0       	rjmp	.+24     	; 0x232 <rx_buffer_get_entry+0x32>
	else
	return rx_buffer[rx_consumer_ptr];
 21a:	80 91 c9 02 	lds	r24, 0x02C9	; 0x8002c9 <rx_consumer_ptr>
 21e:	28 2f       	mov	r18, r24
 220:	30 e0       	ldi	r19, 0x00	; 0
 222:	44 e2       	ldi	r20, 0x24	; 36
 224:	42 9f       	mul	r20, r18
 226:	c0 01       	movw	r24, r0
 228:	43 9f       	mul	r20, r19
 22a:	90 0d       	add	r25, r0
 22c:	11 24       	eor	r1, r1
 22e:	83 5a       	subi	r24, 0xA3	; 163
 230:	9d 4f       	sbci	r25, 0xFD	; 253
}
 232:	df 91       	pop	r29
 234:	cf 91       	pop	r28
 236:	08 95       	ret

00000238 <rx_buffer_get_depth>:

uint8_t rx_buffer_get_depth (void)
{
 238:	cf 93       	push	r28
 23a:	df 93       	push	r29
 23c:	cd b7       	in	r28, 0x3d	; 61
 23e:	de b7       	in	r29, 0x3e	; 62
	return (rx_producer_ptr - rx_consumer_ptr);
 240:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <rx_producer_ptr>
 244:	80 91 c9 02 	lds	r24, 0x02C9	; 0x8002c9 <rx_consumer_ptr>
 248:	29 2f       	mov	r18, r25
 24a:	28 1b       	sub	r18, r24
 24c:	82 2f       	mov	r24, r18
}
 24e:	df 91       	pop	r29
 250:	cf 91       	pop	r28
 252:	08 95       	ret

00000254 <rx_buffer_remove_entry>:

void rx_buffer_remove_entry (void)
{
 254:	cf 93       	push	r28
 256:	df 93       	push	r29
 258:	cd b7       	in	r28, 0x3d	; 61
 25a:	de b7       	in	r29, 0x3e	; 62
	rx_consumer_ptr++;
 25c:	80 91 c9 02 	lds	r24, 0x02C9	; 0x8002c9 <rx_consumer_ptr>
 260:	8f 5f       	subi	r24, 0xFF	; 255
 262:	80 93 c9 02 	sts	0x02C9, r24	; 0x8002c9 <rx_consumer_ptr>
	
	if (rx_consumer_ptr == RX_MESSAGE_COUNT)
 266:	80 91 c9 02 	lds	r24, 0x02C9	; 0x8002c9 <rx_consumer_ptr>
 26a:	83 30       	cpi	r24, 0x03	; 3
 26c:	11 f4       	brne	.+4      	; 0x272 <rx_buffer_remove_entry+0x1e>
	{
		rx_consumer_ptr = 0;
 26e:	10 92 c9 02 	sts	0x02C9, r1	; 0x8002c9 <rx_consumer_ptr>
	}
 272:	00 00       	nop
 274:	df 91       	pop	r29
 276:	cf 91       	pop	r28
 278:	08 95       	ret

0000027a <ibus_init>:
} eIrqStatus;

uint8_t irqStatus = standby;

void ibus_init (void)
{
 27a:	cf 93       	push	r28
 27c:	df 93       	push	r29
 27e:	cd b7       	in	r28, 0x3d	; 61
 280:	de b7       	in	r29, 0x3e	; 62
	uart0_init();
 282:	c5 d3       	rcall	.+1930   	; 0xa0e <uart0_init>
	sen_sta_init();
 284:	08 d0       	rcall	.+16     	; 0x296 <sen_sta_init>
	init_buffer();
 286:	7b df       	rcall	.-266    	; 0x17e <init_buffer>
	irqStatus = standby;
 288:	10 92 56 02 	sts	0x0256, r1	; 0x800256 <__data_end>
	timer0_init();
 28c:	c3 d2       	rcall	.+1414   	; 0x814 <timer0_init>
 28e:	00 00       	nop
}
 290:	df 91       	pop	r29
 292:	cf 91       	pop	r28
 294:	08 95       	ret

00000296 <sen_sta_init>:
 296:	cf 93       	push	r28

void sen_sta_init (void)
{
 298:	df 93       	push	r29
 29a:	cd b7       	in	r28, 0x3d	; 61
 29c:	de b7       	in	r29, 0x3e	; 62
	// pe2 ist sen/sta pin des e910.15 und ist ein Eingang
	DDRE &= ~(1 << DDE2);
 29e:	8d e2       	ldi	r24, 0x2D	; 45
 2a0:	90 e0       	ldi	r25, 0x00	; 0
 2a2:	2d e2       	ldi	r18, 0x2D	; 45
 2a4:	30 e0       	ldi	r19, 0x00	; 0
 2a6:	f9 01       	movw	r30, r18
 2a8:	20 81       	ld	r18, Z
 2aa:	2b 7f       	andi	r18, 0xFB	; 251
 2ac:	fc 01       	movw	r30, r24
 2ae:	20 83       	st	Z, r18
	// pull up ist aktiv
	PORTE |= (1 << PE2);
 2b0:	8e e2       	ldi	r24, 0x2E	; 46
 2b2:	90 e0       	ldi	r25, 0x00	; 0
 2b4:	2e e2       	ldi	r18, 0x2E	; 46
 2b6:	30 e0       	ldi	r19, 0x00	; 0
 2b8:	f9 01       	movw	r30, r18
 2ba:	20 81       	ld	r18, Z
 2bc:	24 60       	ori	r18, 0x04	; 4
 2be:	fc 01       	movw	r30, r24
 2c0:	20 83       	st	Z, r18
}
 2c2:	00 00       	nop
 2c4:	df 91       	pop	r29
 2c6:	cf 91       	pop	r28
 2c8:	08 95       	ret

000002ca <send_ibus_message>:

void send_ibus_message (uint8_t *data)
{
 2ca:	cf 93       	push	r28
 2cc:	df 93       	push	r29
 2ce:	cd b7       	in	r28, 0x3d	; 61
 2d0:	de b7       	in	r29, 0x3e	; 62
 2d2:	27 97       	sbiw	r28, 0x07	; 7
 2d4:	0f b6       	in	r0, 0x3f	; 63
 2d6:	f8 94       	cli
 2d8:	de bf       	out	0x3e, r29	; 62
 2da:	0f be       	out	0x3f, r0	; 63
 2dc:	cd bf       	out	0x3d, r28	; 61
 2de:	9f 83       	std	Y+7, r25	; 0x07
 2e0:	8e 83       	std	Y+6, r24	; 0x06
	// sehr schmutzige Lösung um eine ibus botschaft zu senden....
	timer_delay_ms(10);
 2e2:	8a e0       	ldi	r24, 0x0A	; 10
 2e4:	90 e0       	ldi	r25, 0x00	; 0
 2e6:	cb d2       	rcall	.+1430   	; 0x87e <timer_delay_ms>
	uint8_t crc = 0, len = 0, t = 0;
 2e8:	19 82       	std	Y+1, r1	; 0x01
 2ea:	1c 82       	std	Y+4, r1	; 0x04
 2ec:	1d 82       	std	Y+5, r1	; 0x05
	len = data[1];
 2ee:	8e 81       	ldd	r24, Y+6	; 0x06
 2f0:	9f 81       	ldd	r25, Y+7	; 0x07
 2f2:	fc 01       	movw	r30, r24
 2f4:	81 81       	ldd	r24, Z+1	; 0x01
// 		}
// 		
// 		t = timer0_getValue();		
// 	}
	
	uart0_tx();
 2f6:	8c 83       	std	Y+4, r24	; 0x04
 2f8:	c6 d3       	rcall	.+1932   	; 0xa86 <uart0_tx>
		
	for (int i = 0; i <= len; i++)
 2fa:	1b 82       	std	Y+3, r1	; 0x03
 2fc:	1a 82       	std	Y+2, r1	; 0x02
 2fe:	19 c0       	rjmp	.+50     	; 0x332 <send_ibus_message+0x68>
	{
		crc ^= data[i];
 300:	8a 81       	ldd	r24, Y+2	; 0x02
 302:	9b 81       	ldd	r25, Y+3	; 0x03
 304:	2e 81       	ldd	r18, Y+6	; 0x06
 306:	3f 81       	ldd	r19, Y+7	; 0x07
 308:	82 0f       	add	r24, r18
 30a:	93 1f       	adc	r25, r19
 30c:	fc 01       	movw	r30, r24
 30e:	80 81       	ld	r24, Z
 310:	99 81       	ldd	r25, Y+1	; 0x01
 312:	89 27       	eor	r24, r25
 314:	89 83       	std	Y+1, r24	; 0x01
		uart0_sendChar(data[i]);
 316:	8a 81       	ldd	r24, Y+2	; 0x02
 318:	9b 81       	ldd	r25, Y+3	; 0x03
 31a:	2e 81       	ldd	r18, Y+6	; 0x06
 31c:	3f 81       	ldd	r19, Y+7	; 0x07
 31e:	82 0f       	add	r24, r18
 320:	93 1f       	adc	r25, r19
 322:	fc 01       	movw	r30, r24
 324:	80 81       	ld	r24, Z
 326:	94 d3       	rcall	.+1832   	; 0xa50 <uart0_sendChar>
// 		t = timer0_getValue();		
// 	}
	
	uart0_tx();
		
	for (int i = 0; i <= len; i++)
 328:	8a 81       	ldd	r24, Y+2	; 0x02
 32a:	9b 81       	ldd	r25, Y+3	; 0x03
 32c:	01 96       	adiw	r24, 0x01	; 1
 32e:	9b 83       	std	Y+3, r25	; 0x03
 330:	8a 83       	std	Y+2, r24	; 0x02
 332:	8c 81       	ldd	r24, Y+4	; 0x04
 334:	28 2f       	mov	r18, r24
 336:	30 e0       	ldi	r19, 0x00	; 0
 338:	8a 81       	ldd	r24, Y+2	; 0x02
 33a:	9b 81       	ldd	r25, Y+3	; 0x03
 33c:	28 17       	cp	r18, r24
 33e:	39 07       	cpc	r19, r25
	{
		crc ^= data[i];
		uart0_sendChar(data[i]);
	}
	uart0_sendChar(crc);
 340:	fc f6       	brge	.-66     	; 0x300 <send_ibus_message+0x36>
 342:	89 81       	ldd	r24, Y+1	; 0x01
 344:	85 d3       	rcall	.+1802   	; 0xa50 <uart0_sendChar>
		
	uart0_rtx();		
 346:	b0 d3       	rcall	.+1888   	; 0xaa8 <uart0_rtx>
 348:	00 00       	nop
}
 34a:	27 96       	adiw	r28, 0x07	; 7
 34c:	0f b6       	in	r0, 0x3f	; 63
 34e:	f8 94       	cli
 350:	de bf       	out	0x3e, r29	; 62
 352:	0f be       	out	0x3f, r0	; 63
 354:	cd bf       	out	0x3d, r28	; 61
 356:	df 91       	pop	r29
 358:	cf 91       	pop	r28
 35a:	08 95       	ret

0000035c <__vector_25>:
 35c:	1f 92       	push	r1

ISR(USART0_RX_vect)
{
 35e:	0f 92       	push	r0
 360:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
 364:	0f 92       	push	r0
 366:	11 24       	eor	r1, r1
 368:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
 36c:	0f 92       	push	r0
 36e:	2f 93       	push	r18
 370:	3f 93       	push	r19
 372:	4f 93       	push	r20
 374:	5f 93       	push	r21
 376:	6f 93       	push	r22
 378:	7f 93       	push	r23
 37a:	8f 93       	push	r24
 37c:	9f 93       	push	r25
 37e:	af 93       	push	r26
 380:	bf 93       	push	r27
 382:	ef 93       	push	r30
 384:	ff 93       	push	r31
 386:	cf 93       	push	r28
 388:	df 93       	push	r29
 38a:	1f 92       	push	r1
 38c:	1f 92       	push	r1
 38e:	cd b7       	in	r28, 0x3d	; 61
 390:	de b7       	in	r29, 0x3e	; 62
	uint8_t byte, timer_value;
	static uint8_t rx_position, len;
		
	byte = UDR0;
 392:	86 ec       	ldi	r24, 0xC6	; 198
 394:	90 e0       	ldi	r25, 0x00	; 0
 396:	fc 01       	movw	r30, r24
 398:	80 81       	ld	r24, Z
 39a:	89 83       	std	Y+1, r24	; 0x01
	timer_value = timer0_getValue();
 39c:	48 d2       	rcall	.+1168   	; 0x82e <timer0_getValue>
 39e:	8a 83       	std	Y+2, r24	; 0x02
	
	if (timer_value > IBUS_PRIO1_DELAY)
 3a0:	8a 81       	ldd	r24, Y+2	; 0x02
 3a2:	8e 31       	cpi	r24, 0x1E	; 30
 3a4:	38 f0       	brcs	.+14     	; 0x3b4 <__vector_25+0x58>
	{
		// neue Botschaft fängt an
		rx_buffer_write_entry(0, byte);
 3a6:	69 81       	ldd	r22, Y+1	; 0x01
 3a8:	80 e0       	ldi	r24, 0x00	; 0
 3aa:	f5 de       	rcall	.-534    	; 0x196 <rx_buffer_write_entry>
		irqStatus = waitingForLen;
 3ac:	82 e0       	ldi	r24, 0x02	; 2
 3ae:	80 93 56 02 	sts	0x0256, r24	; 0x800256 <__data_end>
 3b2:	43 c0       	rjmp	.+134    	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
	}
	else 
	{
		switch (irqStatus)
 3b4:	80 91 56 02 	lds	r24, 0x0256	; 0x800256 <__data_end>
 3b8:	88 2f       	mov	r24, r24
 3ba:	90 e0       	ldi	r25, 0x00	; 0
 3bc:	82 30       	cpi	r24, 0x02	; 2
 3be:	91 05       	cpc	r25, r1
 3c0:	19 f0       	breq	.+6      	; 0x3c8 <__vector_25+0x6c>
 3c2:	03 97       	sbiw	r24, 0x03	; 3
 3c4:	a9 f0       	breq	.+42     	; 0x3f0 <__vector_25+0x94>
 3c6:	39 c0       	rjmp	.+114    	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
		{
			case waitingForLen:
				if (byte < MESSAGE_LENGHT)
 3c8:	89 81       	ldd	r24, Y+1	; 0x01
 3ca:	84 32       	cpi	r24, 0x24	; 36
 3cc:	68 f4       	brcc	.+26     	; 0x3e8 <__vector_25+0x8c>
				{
					len = byte;
 3ce:	89 81       	ldd	r24, Y+1	; 0x01
 3d0:	80 93 57 02 	sts	0x0257, r24	; 0x800257 <len.1686>
					rx_buffer_write_entry(1, byte);
 3d4:	69 81       	ldd	r22, Y+1	; 0x01
 3d6:	81 e0       	ldi	r24, 0x01	; 1
 3d8:	de de       	rcall	.-580    	; 0x196 <rx_buffer_write_entry>
					rx_position = 2;
 3da:	82 e0       	ldi	r24, 0x02	; 2
 3dc:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <rx_position.1685>
					irqStatus = rxActive;
 3e0:	83 e0       	ldi	r24, 0x03	; 3
 3e2:	80 93 56 02 	sts	0x0256, r24	; 0x800256 <__data_end>
				}
				else
				{
					irqStatus = standby_after_overflow;
				}
			break;
 3e6:	29 c0       	rjmp	.+82     	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
					rx_position = 2;
					irqStatus = rxActive;
				}
				else
				{
					irqStatus = standby_after_overflow;
 3e8:	81 e0       	ldi	r24, 0x01	; 1
 3ea:	80 93 56 02 	sts	0x0256, r24	; 0x800256 <__data_end>
				}
			break;
 3ee:	25 c0       	rjmp	.+74     	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
			
			case rxActive:
				if (rx_position < len + 2)
 3f0:	80 91 58 02 	lds	r24, 0x0258	; 0x800258 <rx_position.1685>
 3f4:	28 2f       	mov	r18, r24
 3f6:	30 e0       	ldi	r19, 0x00	; 0
 3f8:	80 91 57 02 	lds	r24, 0x0257	; 0x800257 <len.1686>
 3fc:	88 2f       	mov	r24, r24
 3fe:	90 e0       	ldi	r25, 0x00	; 0
 400:	02 96       	adiw	r24, 0x02	; 2
 402:	28 17       	cp	r18, r24
 404:	39 07       	cpc	r19, r25
 406:	24 f4       	brge	.+8      	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
				{
					rx_buffer_write_entry(rx_position, byte);
 408:	80 91 58 02 	lds	r24, 0x0258	; 0x800258 <rx_position.1685>
 40c:	69 81       	ldd	r22, Y+1	; 0x01
 40e:	c3 de       	rcall	.-634    	; 0x196 <rx_buffer_write_entry>
				}
				
				rx_position++;
 410:	80 91 58 02 	lds	r24, 0x0258	; 0x800258 <rx_position.1685>
 414:	8f 5f       	subi	r24, 0xFF	; 255
 416:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <rx_position.1685>
				
				if (rx_position == len + 2) 
 41a:	80 91 58 02 	lds	r24, 0x0258	; 0x800258 <rx_position.1685>
 41e:	28 2f       	mov	r18, r24
 420:	30 e0       	ldi	r19, 0x00	; 0
 422:	80 91 57 02 	lds	r24, 0x0257	; 0x800257 <len.1686>
 426:	88 2f       	mov	r24, r24
 428:	90 e0       	ldi	r25, 0x00	; 0
 42a:	02 96       	adiw	r24, 0x02	; 2
 42c:	28 17       	cp	r18, r24
 42e:	39 07       	cpc	r19, r25
				{
					rx_buffer_insertEntry();
 430:	19 f4       	brne	.+6      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
					irqStatus = standby;
 432:	d3 de       	rcall	.-602    	; 0x1da <rx_buffer_insertEntry>
 434:	10 92 56 02 	sts	0x0256, r1	; 0x800256 <__data_end>
				}
			break;
		}
	}
	timer0_reset();
 438:	00 00       	nop
 43a:	10 d2       	rcall	.+1056   	; 0x85c <timer0_reset>
 43c:	00 00       	nop
 43e:	0f 90       	pop	r0
 440:	0f 90       	pop	r0
 442:	df 91       	pop	r29
 444:	cf 91       	pop	r28
 446:	ff 91       	pop	r31
 448:	ef 91       	pop	r30
 44a:	bf 91       	pop	r27
 44c:	af 91       	pop	r26
 44e:	9f 91       	pop	r25
 450:	8f 91       	pop	r24
 452:	7f 91       	pop	r23
 454:	6f 91       	pop	r22
 456:	5f 91       	pop	r21
 458:	4f 91       	pop	r20
 45a:	3f 91       	pop	r19
 45c:	2f 91       	pop	r18
 45e:	0f 90       	pop	r0
 460:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
 464:	0f 90       	pop	r0
 466:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
 46a:	0f 90       	pop	r0
 46c:	1f 90       	pop	r1
 46e:	18 95       	reti

00000470 <set_brightness>:
	msg[2] = DEV_LOC;
	msg[3] = 0x02;
	msg[4] = 0x00;
	
	send_ibus_message(msg);
}
 470:	cf 93       	push	r28
 472:	df 93       	push	r29
 474:	00 d0       	rcall	.+0      	; 0x476 <set_brightness+0x6>
 476:	1f 92       	push	r1
 478:	1f 92       	push	r1
 47a:	cd b7       	in	r28, 0x3d	; 61
 47c:	de b7       	in	r29, 0x3e	; 62
 47e:	80 ed       	ldi	r24, 0xD0	; 208
 480:	89 83       	std	Y+1, r24	; 0x01
 482:	85 e0       	ldi	r24, 0x05	; 5
 484:	8a 83       	std	Y+2, r24	; 0x02
 486:	8f eb       	ldi	r24, 0xBF	; 191
 488:	8b 83       	std	Y+3, r24	; 0x03
 48a:	8c e5       	ldi	r24, 0x5C	; 92
 48c:	8c 83       	std	Y+4, r24	; 0x04
 48e:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
 492:	8d 83       	std	Y+5, r24	; 0x05
 494:	1e 82       	std	Y+6, r1	; 0x06
 496:	ce 01       	movw	r24, r28
 498:	01 96       	adiw	r24, 0x01	; 1
 49a:	17 df       	rcall	.-466    	; 0x2ca <send_ibus_message>
 49c:	00 00       	nop
 49e:	0f 90       	pop	r0
 4a0:	0f 90       	pop	r0
 4a2:	0f 90       	pop	r0
 4a4:	0f 90       	pop	r0
 4a6:	0f 90       	pop	r0
 4a8:	df 91       	pop	r29
 4aa:	cf 91       	pop	r28
 4ac:	08 95       	ret

000004ae <device_status_ready_after_reset>:

void device_status_ready_after_reset (uint8_t source)
{
 4ae:	cf 93       	push	r28
 4b0:	df 93       	push	r29
 4b2:	00 d0       	rcall	.+0      	; 0x4b4 <device_status_ready_after_reset+0x6>
 4b4:	00 d0       	rcall	.+0      	; 0x4b6 <device_status_ready_after_reset+0x8>
 4b6:	cd b7       	in	r28, 0x3d	; 61
 4b8:	de b7       	in	r29, 0x3e	; 62
 4ba:	8e 83       	std	Y+6, r24	; 0x06
	uint8_t msg[5];
	
	msg[0] = source;
 4bc:	8e 81       	ldd	r24, Y+6	; 0x06
 4be:	89 83       	std	Y+1, r24	; 0x01
	msg[1] = 0x04;
 4c0:	84 e0       	ldi	r24, 0x04	; 4
 4c2:	8a 83       	std	Y+2, r24	; 0x02
	msg[2] = DEV_LOC;
 4c4:	8f ef       	ldi	r24, 0xFF	; 255
 4c6:	8b 83       	std	Y+3, r24	; 0x03
	msg[3] = 0x02;
 4c8:	82 e0       	ldi	r24, 0x02	; 2
 4ca:	8c 83       	std	Y+4, r24	; 0x04
	msg[4] = 0x01;
 4cc:	81 e0       	ldi	r24, 0x01	; 1
 4ce:	8d 83       	std	Y+5, r24	; 0x05
	
	send_ibus_message(msg);
 4d0:	ce 01       	movw	r24, r28
 4d2:	01 96       	adiw	r24, 0x01	; 1
 4d4:	fa de       	rcall	.-524    	; 0x2ca <send_ibus_message>
}
 4d6:	00 00       	nop
 4d8:	26 96       	adiw	r28, 0x06	; 6
 4da:	0f b6       	in	r0, 0x3f	; 63
 4dc:	f8 94       	cli
 4de:	de bf       	out	0x3e, r29	; 62
 4e0:	0f be       	out	0x3f, r0	; 63
 4e2:	cd bf       	out	0x3d, r28	; 61
 4e4:	df 91       	pop	r29
 4e6:	cf 91       	pop	r28
 4e8:	08 95       	ret

000004ea <ibus_processor>:
// direkt nach dem einschalten sendet MFL zwei Botschaften (jeweils 3x):
// 0x50 0x3 0xd0 0x5d 0xde: MFL  --> LKM : Light dimmer status request, wird mit einem set_brightness() beantwortet
// 0x50 0x3 0xc8 0x01 0x9a: MFL  --> TEL : Device status request, wird mit einem TEL  --> LOC : Device status ready after Reset (C8 04 FF 02 01 30)

void ibus_processor (uint8_t *msg)
{
 4ea:	cf 93       	push	r28
 4ec:	df 93       	push	r29
 4ee:	1f 92       	push	r1
 4f0:	1f 92       	push	r1
 4f2:	cd b7       	in	r28, 0x3d	; 61
 4f4:	de b7       	in	r29, 0x3e	; 62
 4f6:	9a 83       	std	Y+2, r25	; 0x02
 4f8:	89 83       	std	Y+1, r24	; 0x01
	switch (msg[IBUS_SRC])
 4fa:	89 81       	ldd	r24, Y+1	; 0x01
 4fc:	9a 81       	ldd	r25, Y+2	; 0x02
 4fe:	fc 01       	movw	r30, r24
 500:	80 81       	ld	r24, Z
 502:	88 2f       	mov	r24, r24
 504:	90 e0       	ldi	r25, 0x00	; 0
 506:	80 35       	cpi	r24, 0x50	; 80
 508:	91 05       	cpc	r25, r1
 50a:	09 f0       	breq	.+2      	; 0x50e <ibus_processor+0x24>
					}
				break;
			}
		break;
	}
}
 50c:	4b c0       	rjmp	.+150    	; 0x5a4 <ibus_processor+0xba>
{
	switch (msg[IBUS_SRC])
	{
		// von wem kommt die Botschaft?
		case DEV_MFL:
			switch(msg[IBUS_DST])
 50e:	89 81       	ldd	r24, Y+1	; 0x01
 510:	9a 81       	ldd	r25, Y+2	; 0x02
 512:	02 96       	adiw	r24, 0x02	; 2
 514:	fc 01       	movw	r30, r24
 516:	80 81       	ld	r24, Z
 518:	88 2f       	mov	r24, r24
 51a:	90 e0       	ldi	r25, 0x00	; 0
 51c:	88 3c       	cpi	r24, 0xC8	; 200
 51e:	91 05       	cpc	r25, r1
 520:	91 f1       	breq	.+100    	; 0x586 <ibus_processor+0x9c>
 522:	80 3d       	cpi	r24, 0xD0	; 208
 524:	91 05       	cpc	r25, r1
 526:	09 f1       	breq	.+66     	; 0x56a <ibus_processor+0x80>
 528:	88 36       	cpi	r24, 0x68	; 104
 52a:	91 05       	cpc	r25, r1
 52c:	09 f0       	breq	.+2      	; 0x530 <ibus_processor+0x46>
							device_status_ready_after_reset(DEV_TEL);						
						break;
					}
				break;
			}
		break;
 52e:	39 c0       	rjmp	.+114    	; 0x5a2 <ibus_processor+0xb8>
		case DEV_MFL:
			switch(msg[IBUS_DST])
			{
				// an wen ist die Botschaft gerichtet?
				case DEV_RAD:
					switch(msg[IBUS_FUNC])
 530:	89 81       	ldd	r24, Y+1	; 0x01
 532:	9a 81       	ldd	r25, Y+2	; 0x02
 534:	03 96       	adiw	r24, 0x03	; 3
 536:	fc 01       	movw	r30, r24
 538:	80 81       	ld	r24, Z
 53a:	88 2f       	mov	r24, r24
 53c:	90 e0       	ldi	r25, 0x00	; 0
 53e:	c2 97       	sbiw	r24, 0x32	; 50
 540:	09 f0       	breq	.+2      	; 0x544 <ibus_processor+0x5a>
									controller_decrease();
								break;
							}
						break;
					}
				break;
 542:	2f c0       	rjmp	.+94     	; 0x5a2 <ibus_processor+0xb8>
				// an wen ist die Botschaft gerichtet?
				case DEV_RAD:
					switch(msg[IBUS_FUNC])
					{
						case WHEEL_VOLUME:
							switch (msg[IBUS_DATA])
 544:	89 81       	ldd	r24, Y+1	; 0x01
 546:	9a 81       	ldd	r25, Y+2	; 0x02
 548:	04 96       	adiw	r24, 0x04	; 4
 54a:	fc 01       	movw	r30, r24
 54c:	80 81       	ld	r24, Z
 54e:	88 2f       	mov	r24, r24
 550:	90 e0       	ldi	r25, 0x00	; 0
 552:	81 30       	cpi	r24, 0x01	; 1
 554:	91 05       	cpc	r25, r1
 556:	29 f0       	breq	.+10     	; 0x562 <ibus_processor+0x78>
 558:	41 97       	sbiw	r24, 0x11	; 17
 55a:	09 f0       	breq	.+2      	; 0x55e <ibus_processor+0x74>
								
								case VOL_DEC:
									controller_decrease();
								break;
							}
						break;
 55c:	04 c0       	rjmp	.+8      	; 0x566 <ibus_processor+0x7c>
					{
						case WHEEL_VOLUME:
							switch (msg[IBUS_DATA])
							{
								case VOL_INC:
									controller_increase();
 55e:	0a d1       	rcall	.+532    	; 0x774 <controller_increase>
								break;
								
								case VOL_DEC:
									controller_decrease();
 560:	02 c0       	rjmp	.+4      	; 0x566 <ibus_processor+0x7c>
 562:	13 d1       	rcall	.+550    	; 0x78a <controller_decrease>
								break;
 564:	00 00       	nop
							}
						break;
 566:	00 00       	nop
					}
				break;
 568:	1c c0       	rjmp	.+56     	; 0x5a2 <ibus_processor+0xb8>
				
				case DEV_LKM:
					switch(msg[IBUS_FUNC])
 56a:	89 81       	ldd	r24, Y+1	; 0x01
 56c:	9a 81       	ldd	r25, Y+2	; 0x02
 56e:	03 96       	adiw	r24, 0x03	; 3
 570:	fc 01       	movw	r30, r24
 572:	80 81       	ld	r24, Z
 574:	88 2f       	mov	r24, r24
 576:	90 e0       	ldi	r25, 0x00	; 0
 578:	8d 35       	cpi	r24, 0x5D	; 93
 57a:	91 05       	cpc	r25, r1
					{
						case LIGHT_DIMMER_STATUS:
							set_brightness();						
						break;
					}
				break;
 57c:	09 f0       	breq	.+2      	; 0x580 <ibus_processor+0x96>
				
				case DEV_LKM:
					switch(msg[IBUS_FUNC])
					{
						case LIGHT_DIMMER_STATUS:
							set_brightness();						
 57e:	11 c0       	rjmp	.+34     	; 0x5a2 <ibus_processor+0xb8>
 580:	77 df       	rcall	.-274    	; 0x470 <set_brightness>
						break;
 582:	00 00       	nop
					}
				break;
 584:	0e c0       	rjmp	.+28     	; 0x5a2 <ibus_processor+0xb8>
				
				case DEV_TEL:
					switch(msg[IBUS_FUNC])
 586:	89 81       	ldd	r24, Y+1	; 0x01
 588:	9a 81       	ldd	r25, Y+2	; 0x02
 58a:	03 96       	adiw	r24, 0x03	; 3
 58c:	fc 01       	movw	r30, r24
 58e:	80 81       	ld	r24, Z
 590:	88 2f       	mov	r24, r24
 592:	90 e0       	ldi	r25, 0x00	; 0
 594:	01 97       	sbiw	r24, 0x01	; 1
					{
						case DEVICE_STATUS_REQ:
							device_status_ready_after_reset(DEV_TEL);						
						break;
					}
				break;
 596:	09 f0       	breq	.+2      	; 0x59a <ibus_processor+0xb0>
				
				case DEV_TEL:
					switch(msg[IBUS_FUNC])
					{
						case DEVICE_STATUS_REQ:
							device_status_ready_after_reset(DEV_TEL);						
 598:	03 c0       	rjmp	.+6      	; 0x5a0 <ibus_processor+0xb6>
 59a:	88 ec       	ldi	r24, 0xC8	; 200
 59c:	88 df       	rcall	.-240    	; 0x4ae <device_status_ready_after_reset>
	...
					}
				break;
			}
		break;
	}
}
 5a6:	0f 90       	pop	r0
 5a8:	0f 90       	pop	r0
 5aa:	df 91       	pop	r29
 5ac:	cf 91       	pop	r28
 5ae:	08 95       	ret

000005b0 <main>:
#include "adc/adc.h"
#include "ibus_processor/ibus_processor.h"
#include "radio_control/radio_controller.h"

int main(void)
{
 5b0:	cf 93       	push	r28
 5b2:	df 93       	push	r29
 5b4:	00 d0       	rcall	.+0      	; 0x5b6 <main+0x6>
 5b6:	cd b7       	in	r28, 0x3d	; 61
 5b8:	de b7       	in	r29, 0x3e	; 62
	// uint8_t data[] = {0xD0, 0x05, 0xBF, 0x5C, 0xFE, 0x00};
	// send_ibus_message(data);
	
	uint8_t* msg;
	uint8_t depth = 0;
 5ba:	19 82       	std	Y+1, r1	; 0x01
	
	ibus_init();
 5bc:	5e de       	rcall	.-836    	; 0x27a <ibus_init>
	controller_init();
 5be:	d0 d0       	rcall	.+416    	; 0x760 <controller_init>
	adc_init();
 5c0:	a5 dd       	rcall	.-1206   	; 0x10c <adc_init>
	
	sei();
 5c2:	78 94       	sei
		
    while (1)
    {
		depth = rx_buffer_get_depth();
 5c4:	39 de       	rcall	.-910    	; 0x238 <rx_buffer_get_depth>
 5c6:	89 83       	std	Y+1, r24	; 0x01
		
		if (depth > 0)
 5c8:	89 81       	ldd	r24, Y+1	; 0x01
 5ca:	88 23       	and	r24, r24
 5cc:	d9 f3       	breq	.-10     	; 0x5c4 <main+0x14>
		{
			msg = rx_buffer_get_entry();			
 5ce:	18 de       	rcall	.-976    	; 0x200 <rx_buffer_get_entry>
 5d0:	9b 83       	std	Y+3, r25	; 0x03
			ibus_processor(msg);
 5d2:	8a 83       	std	Y+2, r24	; 0x02
 5d4:	8a 81       	ldd	r24, Y+2	; 0x02
 5d6:	9b 81       	ldd	r25, Y+3	; 0x03
 5d8:	88 df       	rcall	.-240    	; 0x4ea <ibus_processor>
			rx_buffer_remove_entry();
 5da:	3c de       	rcall	.-904    	; 0x254 <rx_buffer_remove_entry>
 5dc:	f3 cf       	rjmp	.-26     	; 0x5c4 <main+0x14>

000005de <mcp42xxx_write>:
		}
    }
 5de:	cf 93       	push	r28
 */ 

#include "mcp42xxx.h"

void mcp42xxx_write (uint8_t channel, uint8_t value)
{
 5e0:	df 93       	push	r29
 5e2:	1f 92       	push	r1
 5e4:	1f 92       	push	r1
 5e6:	cd b7       	in	r28, 0x3d	; 61
 5e8:	de b7       	in	r29, 0x3e	; 62
 5ea:	89 83       	std	Y+1, r24	; 0x01
 5ec:	6a 83       	std	Y+2, r22	; 0x02
	DESELECT_CS();
 5ee:	85 e2       	ldi	r24, 0x25	; 37
 5f0:	90 e0       	ldi	r25, 0x00	; 0
 5f2:	25 e2       	ldi	r18, 0x25	; 37
 5f4:	30 e0       	ldi	r19, 0x00	; 0
 5f6:	f9 01       	movw	r30, r18
 5f8:	20 81       	ld	r18, Z
 5fa:	2e 7f       	andi	r18, 0xFE	; 254
 5fc:	fc 01       	movw	r30, r24
 5fe:	20 83       	st	Z, r18
	spi_write(OP_WRITE + channel);
 600:	89 81       	ldd	r24, Y+1	; 0x01
 602:	80 5f       	subi	r24, 0xF0	; 240
 604:	f0 d0       	rcall	.+480    	; 0x7e6 <spi_write>
	spi_write(value);
 606:	8a 81       	ldd	r24, Y+2	; 0x02
 608:	ee d0       	rcall	.+476    	; 0x7e6 <spi_write>
	SELECT_CS();
 60a:	85 e2       	ldi	r24, 0x25	; 37
 60c:	90 e0       	ldi	r25, 0x00	; 0
 60e:	25 e2       	ldi	r18, 0x25	; 37
 610:	30 e0       	ldi	r19, 0x00	; 0
 612:	f9 01       	movw	r30, r18
 614:	20 81       	ld	r18, Z
 616:	21 60       	ori	r18, 0x01	; 1
 618:	fc 01       	movw	r30, r24
 61a:	20 83       	st	Z, r18
}
 61c:	00 00       	nop
 61e:	0f 90       	pop	r0
 620:	0f 90       	pop	r0
 622:	df 91       	pop	r29
 624:	cf 91       	pop	r28
 626:	08 95       	ret

00000628 <becker_init>:
void becker_back_long(void)
{
	// STX 0 B F 0 5 5 0 4 A A CR	
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x30, 0x34, 0x41, 0x41, CR};
	uart1_sendCommand(msg);
}
 628:	cf 93       	push	r28
 62a:	df 93       	push	r29
 62c:	cd b7       	in	r28, 0x3d	; 61
 62e:	de b7       	in	r29, 0x3e	; 62
 630:	81 e0       	ldi	r24, 0x01	; 1
 632:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <is_in_init>
 636:	5e d1       	rcall	.+700    	; 0x8f4 <becker_init_timer>
 638:	00 00       	nop
 63a:	df 91       	pop	r29
 63c:	cf 91       	pop	r28
 63e:	08 95       	ret

00000640 <becker_increase>:

void becker_increase(void)
{
 640:	cf 93       	push	r28
 642:	df 93       	push	r29
 644:	cd b7       	in	r28, 0x3d	; 61
 646:	de b7       	in	r29, 0x3e	; 62
 648:	2c 97       	sbiw	r28, 0x0c	; 12
 64a:	0f b6       	in	r0, 0x3f	; 63
 64c:	f8 94       	cli
 64e:	de bf       	out	0x3e, r29	; 62
 650:	0f be       	out	0x3f, r0	; 63
 652:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 5 5 0 2 A C CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x30, 0x32, 0x41, 0x43, CR};
 654:	2c e0       	ldi	r18, 0x0C	; 12
 656:	ed e3       	ldi	r30, 0x3D	; 61
 658:	f2 e0       	ldi	r31, 0x02	; 2
 65a:	ce 01       	movw	r24, r28
 65c:	01 96       	adiw	r24, 0x01	; 1
 65e:	dc 01       	movw	r26, r24
 660:	01 90       	ld	r0, Z+
 662:	0d 92       	st	X+, r0
 664:	2a 95       	dec	r18
 666:	e1 f7       	brne	.-8      	; 0x660 <becker_increase+0x20>
	uart1_sendCommand(msg);
 668:	ce 01       	movw	r24, r28
 66a:	01 96       	adiw	r24, 0x01	; 1
 66c:	45 d2       	rcall	.+1162   	; 0xaf8 <uart1_sendCommand>
}
 66e:	00 00       	nop
 670:	2c 96       	adiw	r28, 0x0c	; 12
 672:	0f b6       	in	r0, 0x3f	; 63
 674:	f8 94       	cli
 676:	de bf       	out	0x3e, r29	; 62
 678:	0f be       	out	0x3f, r0	; 63
 67a:	cd bf       	out	0x3d, r28	; 61
 67c:	df 91       	pop	r29
 67e:	cf 91       	pop	r28
 680:	08 95       	ret

00000682 <becker_decrease>:

void becker_decrease(void)
{
 682:	cf 93       	push	r28
 684:	df 93       	push	r29
 686:	cd b7       	in	r28, 0x3d	; 61
 688:	de b7       	in	r29, 0x3e	; 62
 68a:	2c 97       	sbiw	r28, 0x0c	; 12
 68c:	0f b6       	in	r0, 0x3f	; 63
 68e:	f8 94       	cli
 690:	de bf       	out	0x3e, r29	; 62
 692:	0f be       	out	0x3f, r0	; 63
 694:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 5 5 0 1 A F CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x30, 0x31, 0x41, 0x46, CR};
 696:	2c e0       	ldi	r18, 0x0C	; 12
 698:	e9 e4       	ldi	r30, 0x49	; 73
 69a:	f2 e0       	ldi	r31, 0x02	; 2
 69c:	ce 01       	movw	r24, r28
 69e:	01 96       	adiw	r24, 0x01	; 1
 6a0:	dc 01       	movw	r26, r24
 6a2:	01 90       	ld	r0, Z+
 6a4:	0d 92       	st	X+, r0
 6a6:	2a 95       	dec	r18
 6a8:	e1 f7       	brne	.-8      	; 0x6a2 <becker_decrease+0x20>
	uart1_sendCommand(msg);
 6aa:	ce 01       	movw	r24, r28
 6ac:	01 96       	adiw	r24, 0x01	; 1
 6ae:	24 d2       	rcall	.+1096   	; 0xaf8 <uart1_sendCommand>
}
 6b0:	00 00       	nop
 6b2:	2c 96       	adiw	r28, 0x0c	; 12
 6b4:	0f b6       	in	r0, 0x3f	; 63
 6b6:	f8 94       	cli
 6b8:	de bf       	out	0x3e, r29	; 62
 6ba:	0f be       	out	0x3f, r0	; 63
 6bc:	cd bf       	out	0x3d, r28	; 61
 6be:	df 91       	pop	r29
 6c0:	cf 91       	pop	r28
 6c2:	08 95       	ret

000006c4 <becker_send_release>:

void becker_send_release (void)
{
 6c4:	cf 93       	push	r28
 6c6:	df 93       	push	r29
 6c8:	cd b7       	in	r28, 0x3d	; 61
 6ca:	de b7       	in	r29, 0x3e	; 62
	uart1_sendCommand(RELEASE);
 6cc:	81 e0       	ldi	r24, 0x01	; 1
 6ce:	92 e0       	ldi	r25, 0x02	; 2
 6d0:	13 d2       	rcall	.+1062   	; 0xaf8 <uart1_sendCommand>
}
 6d2:	00 00       	nop
 6d4:	df 91       	pop	r29
 6d6:	cf 91       	pop	r28
 6d8:	08 95       	ret

000006da <pioneer_init>:
void pioneer_mode(void)
{
	// 48k6
	mcp42xxx_write(FIRST_POT, 135);
	mcp42xxx_write(SECOND_POT, 135);
}
 6da:	cf 93       	push	r28
 6dc:	df 93       	push	r29
 6de:	cd b7       	in	r28, 0x3d	; 61
 6e0:	de b7       	in	r29, 0x3e	; 62
 6e2:	5e d0       	rcall	.+188    	; 0x7a0 <spi_init>
 6e4:	61 e0       	ldi	r22, 0x01	; 1
 6e6:	81 e0       	ldi	r24, 0x01	; 1
 6e8:	7a df       	rcall	.-268    	; 0x5de <mcp42xxx_write>
 6ea:	61 e0       	ldi	r22, 0x01	; 1
 6ec:	82 e0       	ldi	r24, 0x02	; 2
 6ee:	77 df       	rcall	.-274    	; 0x5de <mcp42xxx_write>
 6f0:	00 00       	nop
 6f2:	df 91       	pop	r29
 6f4:	cf 91       	pop	r28
 6f6:	08 95       	ret

000006f8 <pioneer_increase>:
 6f8:	cf 93       	push	r28
 6fa:	df 93       	push	r29
 6fc:	cd b7       	in	r28, 0x3d	; 61
 6fe:	de b7       	in	r29, 0x3e	; 62
 700:	66 ed       	ldi	r22, 0xD6	; 214
 702:	81 e0       	ldi	r24, 0x01	; 1
 704:	6c df       	rcall	.-296    	; 0x5de <mcp42xxx_write>
 706:	66 ed       	ldi	r22, 0xD6	; 214
 708:	82 e0       	ldi	r24, 0x02	; 2
 70a:	69 df       	rcall	.-302    	; 0x5de <mcp42xxx_write>
 70c:	00 00       	nop
 70e:	df 91       	pop	r29
 710:	cf 91       	pop	r28
 712:	08 95       	ret

00000714 <pioneer_decrease>:
 714:	cf 93       	push	r28
 716:	df 93       	push	r29
 718:	cd b7       	in	r28, 0x3d	; 61
 71a:	de b7       	in	r29, 0x3e	; 62
 71c:	64 ec       	ldi	r22, 0xC4	; 196
 71e:	81 e0       	ldi	r24, 0x01	; 1
 720:	5e df       	rcall	.-324    	; 0x5de <mcp42xxx_write>
 722:	64 ec       	ldi	r22, 0xC4	; 196
 724:	82 e0       	ldi	r24, 0x02	; 2
 726:	5b df       	rcall	.-330    	; 0x5de <mcp42xxx_write>
 728:	00 00       	nop
 72a:	df 91       	pop	r29
 72c:	cf 91       	pop	r28
 72e:	08 95       	ret

00000730 <pioneer_send_release>:

void pioneer_send_release(void)
{
 730:	cf 93       	push	r28
 732:	df 93       	push	r29
 734:	cd b7       	in	r28, 0x3d	; 61
 736:	de b7       	in	r29, 0x3e	; 62
	mcp42xxx_write(FIRST_POT, 1);
 738:	61 e0       	ldi	r22, 0x01	; 1
 73a:	81 e0       	ldi	r24, 0x01	; 1
 73c:	50 df       	rcall	.-352    	; 0x5de <mcp42xxx_write>
	mcp42xxx_write(SECOND_POT, 1);
 73e:	61 e0       	ldi	r22, 0x01	; 1
 740:	82 e0       	ldi	r24, 0x02	; 2
 742:	4d df       	rcall	.-358    	; 0x5de <mcp42xxx_write>
 744:	00 00       	nop
 746:	df 91       	pop	r29
 748:	cf 91       	pop	r28
 74a:	08 95       	ret

0000074c <controller_release>:

bool is_in_init = false;
bool to_be_released = false;

void controller_release (void)
{
 74c:	cf 93       	push	r28
 74e:	df 93       	push	r29
 750:	cd b7       	in	r28, 0x3d	; 61
 752:	de b7       	in	r29, 0x3e	; 62
	becker_send_release();
 754:	b7 df       	rcall	.-146    	; 0x6c4 <becker_send_release>
	pioneer_send_release();
 756:	ec df       	rcall	.-40     	; 0x730 <pioneer_send_release>
 758:	00 00       	nop
}
 75a:	df 91       	pop	r29
 75c:	cf 91       	pop	r28
 75e:	08 95       	ret

00000760 <controller_init>:
 760:	cf 93       	push	r28

void controller_init (void)
{
 762:	df 93       	push	r29
 764:	cd b7       	in	r28, 0x3d	; 61
 766:	de b7       	in	r29, 0x3e	; 62
	// connect to becker and shutdown both pots
	pioneer_init();
 768:	b8 df       	rcall	.-144    	; 0x6da <pioneer_init>
	becker_init();
 76a:	5e df       	rcall	.-324    	; 0x628 <becker_init>
 76c:	00 00       	nop
}
 76e:	df 91       	pop	r29
 770:	cf 91       	pop	r28
 772:	08 95       	ret

00000774 <controller_increase>:
 774:	cf 93       	push	r28

void controller_increase (void)
{
 776:	df 93       	push	r29
 778:	cd b7       	in	r28, 0x3d	; 61
 77a:	de b7       	in	r29, 0x3e	; 62
	becker_increase();
 77c:	61 df       	rcall	.-318    	; 0x640 <becker_increase>
	pioneer_increase();
 77e:	bc df       	rcall	.-136    	; 0x6f8 <pioneer_increase>
	controller_release();
 780:	e5 df       	rcall	.-54     	; 0x74c <controller_release>
 782:	00 00       	nop
}
 784:	df 91       	pop	r29
 786:	cf 91       	pop	r28
 788:	08 95       	ret

0000078a <controller_decrease>:
 78a:	cf 93       	push	r28

void controller_decrease (void)
{
 78c:	df 93       	push	r29
 78e:	cd b7       	in	r28, 0x3d	; 61
 790:	de b7       	in	r29, 0x3e	; 62
	becker_decrease();
 792:	77 df       	rcall	.-274    	; 0x682 <becker_decrease>
	pioneer_decrease();
 794:	bf df       	rcall	.-130    	; 0x714 <pioneer_decrease>
	controller_release();
 796:	da df       	rcall	.-76     	; 0x74c <controller_release>
 798:	00 00       	nop
}
 79a:	df 91       	pop	r29
 79c:	cf 91       	pop	r28
 79e:	08 95       	ret

000007a0 <spi_init>:
 7a0:	cf 93       	push	r28
 */

#include "spi.h"

void spi_init(void)
{
 7a2:	df 93       	push	r29
 7a4:	cd b7       	in	r28, 0x3d	; 61
 7a6:	de b7       	in	r29, 0x3e	; 62
	// spi master, 16 divider = 921,6kHz spi freq
	DDR_SPI |= (1 << DD_MOSI)|(1 << DD_SCK)|(1 << DD_CS);
 7a8:	84 e2       	ldi	r24, 0x24	; 36
 7aa:	90 e0       	ldi	r25, 0x00	; 0
 7ac:	24 e2       	ldi	r18, 0x24	; 36
 7ae:	30 e0       	ldi	r19, 0x00	; 0
 7b0:	f9 01       	movw	r30, r18
 7b2:	20 81       	ld	r18, Z
 7b4:	27 60       	ori	r18, 0x07	; 7
 7b6:	fc 01       	movw	r30, r24
 7b8:	20 83       	st	Z, r18
	SELECT_CS();
 7ba:	85 e2       	ldi	r24, 0x25	; 37
 7bc:	90 e0       	ldi	r25, 0x00	; 0
 7be:	25 e2       	ldi	r18, 0x25	; 37
 7c0:	30 e0       	ldi	r19, 0x00	; 0
 7c2:	f9 01       	movw	r30, r18
 7c4:	20 81       	ld	r18, Z
 7c6:	21 60       	ori	r18, 0x01	; 1
 7c8:	fc 01       	movw	r30, r24
 7ca:	20 83       	st	Z, r18
	SPCR |= (1 << SPE)|(1 << MSTR)|(1 << SPR0);
 7cc:	8c e4       	ldi	r24, 0x4C	; 76
 7ce:	90 e0       	ldi	r25, 0x00	; 0
 7d0:	2c e4       	ldi	r18, 0x4C	; 76
 7d2:	30 e0       	ldi	r19, 0x00	; 0
 7d4:	f9 01       	movw	r30, r18
 7d6:	20 81       	ld	r18, Z
 7d8:	21 65       	ori	r18, 0x51	; 81
 7da:	fc 01       	movw	r30, r24
 7dc:	20 83       	st	Z, r18
}
 7de:	00 00       	nop
 7e0:	df 91       	pop	r29
 7e2:	cf 91       	pop	r28
 7e4:	08 95       	ret

000007e6 <spi_write>:

void spi_write (uint8_t data)
{
 7e6:	cf 93       	push	r28
 7e8:	df 93       	push	r29
 7ea:	1f 92       	push	r1
 7ec:	cd b7       	in	r28, 0x3d	; 61
 7ee:	de b7       	in	r29, 0x3e	; 62
 7f0:	89 83       	std	Y+1, r24	; 0x01
	SPDR=data;
 7f2:	8e e4       	ldi	r24, 0x4E	; 78
 7f4:	90 e0       	ldi	r25, 0x00	; 0
 7f6:	29 81       	ldd	r18, Y+1	; 0x01
 7f8:	fc 01       	movw	r30, r24
 7fa:	20 83       	st	Z, r18
	while(!(SPSR & (1<<SPIF)));
 7fc:	00 00       	nop
 7fe:	8d e4       	ldi	r24, 0x4D	; 77
 800:	90 e0       	ldi	r25, 0x00	; 0
 802:	fc 01       	movw	r30, r24
 804:	80 81       	ld	r24, Z
 806:	88 23       	and	r24, r24
 808:	d4 f7       	brge	.-12     	; 0x7fe <spi_write+0x18>
 80a:	00 00       	nop
 80c:	0f 90       	pop	r0
 80e:	df 91       	pop	r29
 810:	cf 91       	pop	r28
 812:	08 95       	ret

00000814 <timer0_init>:
void becker_release_timer (void)
{
	TCNT4 = 64286;
	TCCR4B |= (1 << CS42)|(1 << CS40);
	TIMSK4 |= (1 << TOIE4);
}
 814:	cf 93       	push	r28
 816:	df 93       	push	r29
 818:	cd b7       	in	r28, 0x3d	; 61
 81a:	de b7       	in	r29, 0x3e	; 62
 81c:	85 e4       	ldi	r24, 0x45	; 69
 81e:	90 e0       	ldi	r25, 0x00	; 0
 820:	25 e0       	ldi	r18, 0x05	; 5
 822:	fc 01       	movw	r30, r24
 824:	20 83       	st	Z, r18
 826:	00 00       	nop
 828:	df 91       	pop	r29
 82a:	cf 91       	pop	r28
 82c:	08 95       	ret

0000082e <timer0_getValue>:
 82e:	cf 93       	push	r28
 830:	df 93       	push	r29
 832:	cd b7       	in	r28, 0x3d	; 61
 834:	de b7       	in	r29, 0x3e	; 62
 836:	85 e3       	ldi	r24, 0x35	; 53
 838:	90 e0       	ldi	r25, 0x00	; 0
 83a:	fc 01       	movw	r30, r24
 83c:	80 81       	ld	r24, Z
 83e:	88 2f       	mov	r24, r24
 840:	90 e0       	ldi	r25, 0x00	; 0
 842:	81 70       	andi	r24, 0x01	; 1
 844:	99 27       	eor	r25, r25
 846:	89 2b       	or	r24, r25
 848:	11 f0       	breq	.+4      	; 0x84e <timer0_getValue+0x20>
 84a:	8f ef       	ldi	r24, 0xFF	; 255
 84c:	04 c0       	rjmp	.+8      	; 0x856 <timer0_getValue+0x28>
 84e:	86 e4       	ldi	r24, 0x46	; 70
 850:	90 e0       	ldi	r25, 0x00	; 0
 852:	fc 01       	movw	r30, r24
 854:	80 81       	ld	r24, Z
 856:	df 91       	pop	r29
 858:	cf 91       	pop	r28
 85a:	08 95       	ret

0000085c <timer0_reset>:
 85c:	cf 93       	push	r28
 85e:	df 93       	push	r29
 860:	cd b7       	in	r28, 0x3d	; 61
 862:	de b7       	in	r29, 0x3e	; 62
 864:	85 e3       	ldi	r24, 0x35	; 53
 866:	90 e0       	ldi	r25, 0x00	; 0
 868:	21 e0       	ldi	r18, 0x01	; 1
 86a:	fc 01       	movw	r30, r24
 86c:	20 83       	st	Z, r18
 86e:	86 e4       	ldi	r24, 0x46	; 70
 870:	90 e0       	ldi	r25, 0x00	; 0
 872:	fc 01       	movw	r30, r24
 874:	10 82       	st	Z, r1
 876:	00 00       	nop
 878:	df 91       	pop	r29
 87a:	cf 91       	pop	r28
 87c:	08 95       	ret

0000087e <timer_delay_ms>:
 87e:	cf 93       	push	r28
 880:	df 93       	push	r29
 882:	1f 92       	push	r1
 884:	1f 92       	push	r1
 886:	cd b7       	in	r28, 0x3d	; 61
 888:	de b7       	in	r29, 0x3e	; 62
 88a:	9a 83       	std	Y+2, r25	; 0x02
 88c:	89 83       	std	Y+1, r24	; 0x01
 88e:	84 e2       	ldi	r24, 0x24	; 36
 890:	91 e0       	ldi	r25, 0x01	; 1
 892:	20 e8       	ldi	r18, 0x80	; 128
 894:	31 ec       	ldi	r19, 0xC1	; 193
 896:	fc 01       	movw	r30, r24
 898:	31 83       	std	Z+1, r19	; 0x01
 89a:	20 83       	st	Z, r18
 89c:	81 e2       	ldi	r24, 0x21	; 33
 89e:	91 e0       	ldi	r25, 0x01	; 1
 8a0:	21 e2       	ldi	r18, 0x21	; 33
 8a2:	31 e0       	ldi	r19, 0x01	; 1
 8a4:	f9 01       	movw	r30, r18
 8a6:	20 81       	ld	r18, Z
 8a8:	21 60       	ori	r18, 0x01	; 1
 8aa:	fc 01       	movw	r30, r24
 8ac:	20 83       	st	Z, r18
 8ae:	00 00       	nop
 8b0:	8a e3       	ldi	r24, 0x3A	; 58
 8b2:	90 e0       	ldi	r25, 0x00	; 0
 8b4:	fc 01       	movw	r30, r24
 8b6:	80 81       	ld	r24, Z
 8b8:	88 2f       	mov	r24, r24
 8ba:	90 e0       	ldi	r25, 0x00	; 0
 8bc:	81 70       	andi	r24, 0x01	; 1
 8be:	99 27       	eor	r25, r25
 8c0:	89 2b       	or	r24, r25
 8c2:	b1 f3       	breq	.-20     	; 0x8b0 <timer_delay_ms+0x32>
 8c4:	8a e3       	ldi	r24, 0x3A	; 58
 8c6:	90 e0       	ldi	r25, 0x00	; 0
 8c8:	2a e3       	ldi	r18, 0x3A	; 58
 8ca:	30 e0       	ldi	r19, 0x00	; 0
 8cc:	f9 01       	movw	r30, r18
 8ce:	20 81       	ld	r18, Z
 8d0:	21 60       	ori	r18, 0x01	; 1
 8d2:	fc 01       	movw	r30, r24
 8d4:	20 83       	st	Z, r18
 8d6:	89 81       	ldd	r24, Y+1	; 0x01
 8d8:	9a 81       	ldd	r25, Y+2	; 0x02
 8da:	01 97       	sbiw	r24, 0x01	; 1
 8dc:	9a 83       	std	Y+2, r25	; 0x02
 8de:	89 83       	std	Y+1, r24	; 0x01
 8e0:	89 81       	ldd	r24, Y+1	; 0x01
 8e2:	9a 81       	ldd	r25, Y+2	; 0x02
 8e4:	89 2b       	or	r24, r25
 8e6:	99 f6       	brne	.-90     	; 0x88e <timer_delay_ms+0x10>
 8e8:	00 00       	nop
 8ea:	0f 90       	pop	r0
 8ec:	0f 90       	pop	r0
 8ee:	df 91       	pop	r29
 8f0:	cf 91       	pop	r28
 8f2:	08 95       	ret

000008f4 <becker_init_timer>:
 8f4:	cf 93       	push	r28
 8f6:	df 93       	push	r29
 8f8:	cd b7       	in	r28, 0x3d	; 61
 8fa:	de b7       	in	r29, 0x3e	; 62
 8fc:	84 ea       	ldi	r24, 0xA4	; 164
 8fe:	90 e0       	ldi	r25, 0x00	; 0
 900:	2e ee       	ldi	r18, 0xEE	; 238
 902:	35 e8       	ldi	r19, 0x85	; 133
 904:	fc 01       	movw	r30, r24
 906:	31 83       	std	Z+1, r19	; 0x01
 908:	20 83       	st	Z, r18
 90a:	81 ea       	ldi	r24, 0xA1	; 161
 90c:	90 e0       	ldi	r25, 0x00	; 0
 90e:	21 ea       	ldi	r18, 0xA1	; 161
 910:	30 e0       	ldi	r19, 0x00	; 0
 912:	f9 01       	movw	r30, r18
 914:	20 81       	ld	r18, Z
 916:	24 60       	ori	r18, 0x04	; 4
 918:	fc 01       	movw	r30, r24
 91a:	20 83       	st	Z, r18
 91c:	82 e7       	ldi	r24, 0x72	; 114
 91e:	90 e0       	ldi	r25, 0x00	; 0
 920:	22 e7       	ldi	r18, 0x72	; 114
 922:	30 e0       	ldi	r19, 0x00	; 0
 924:	f9 01       	movw	r30, r18
 926:	20 81       	ld	r18, Z
 928:	21 60       	ori	r18, 0x01	; 1
 92a:	fc 01       	movw	r30, r24
 92c:	20 83       	st	Z, r18
 92e:	00 00       	nop
 930:	df 91       	pop	r29
 932:	cf 91       	pop	r28
 934:	08 95       	ret

00000936 <becker_disable_init_timer>:

void becker_disable_init_timer (void)
{
 936:	cf 93       	push	r28
 938:	df 93       	push	r29
 93a:	cd b7       	in	r28, 0x3d	; 61
 93c:	de b7       	in	r29, 0x3e	; 62
	TCCR4B &= ~(0 << CS42);
 93e:	81 ea       	ldi	r24, 0xA1	; 161
 940:	90 e0       	ldi	r25, 0x00	; 0
 942:	21 ea       	ldi	r18, 0xA1	; 161
 944:	30 e0       	ldi	r19, 0x00	; 0
 946:	f9 01       	movw	r30, r18
 948:	20 81       	ld	r18, Z
 94a:	fc 01       	movw	r30, r24
 94c:	20 83       	st	Z, r18
}
 94e:	00 00       	nop
 950:	df 91       	pop	r29
 952:	cf 91       	pop	r28
 954:	08 95       	ret

00000956 <becker_disable_release_timer>:

void becker_disable_release_timer (void)
{
 956:	cf 93       	push	r28
 958:	df 93       	push	r29
 95a:	cd b7       	in	r28, 0x3d	; 61
 95c:	de b7       	in	r29, 0x3e	; 62
	TCCR4B &= ~((1 << CS42)|(1 << CS40));
 95e:	81 ea       	ldi	r24, 0xA1	; 161
 960:	90 e0       	ldi	r25, 0x00	; 0
 962:	21 ea       	ldi	r18, 0xA1	; 161
 964:	30 e0       	ldi	r19, 0x00	; 0
 966:	f9 01       	movw	r30, r18
 968:	20 81       	ld	r18, Z
 96a:	2a 7f       	andi	r18, 0xFA	; 250
 96c:	fc 01       	movw	r30, r24
 96e:	20 83       	st	Z, r18
}
 970:	00 00       	nop
 972:	df 91       	pop	r29
 974:	cf 91       	pop	r28
 976:	08 95       	ret

00000978 <__vector_45>:

ISR(TIMER4_OVF_vect)
{
 978:	1f 92       	push	r1
 97a:	0f 92       	push	r0
 97c:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
 980:	0f 92       	push	r0
 982:	11 24       	eor	r1, r1
 984:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
 988:	0f 92       	push	r0
 98a:	2f 93       	push	r18
 98c:	3f 93       	push	r19
 98e:	4f 93       	push	r20
 990:	5f 93       	push	r21
 992:	6f 93       	push	r22
 994:	7f 93       	push	r23
 996:	8f 93       	push	r24
 998:	9f 93       	push	r25
 99a:	af 93       	push	r26
 99c:	bf 93       	push	r27
 99e:	ef 93       	push	r30
 9a0:	ff 93       	push	r31
 9a2:	cf 93       	push	r28
 9a4:	df 93       	push	r29
 9a6:	cd b7       	in	r28, 0x3d	; 61
 9a8:	de b7       	in	r29, 0x3e	; 62
	static uint8_t msgCounter = 0;
	
	if(is_in_init)
 9aa:	80 91 59 02 	lds	r24, 0x0259	; 0x800259 <is_in_init>
 9ae:	88 23       	and	r24, r24
 9b0:	71 f0       	breq	.+28     	; 0x9ce <__vector_45+0x56>
	{
		if (msgCounter < 8)
 9b2:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <msgCounter.1694>
 9b6:	88 30       	cpi	r24, 0x08	; 8
 9b8:	38 f4       	brcc	.+14     	; 0x9c8 <__vector_45+0x50>
		{
			becker_init();
 9ba:	36 de       	rcall	.-916    	; 0x628 <becker_init>
			msgCounter++;
 9bc:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <msgCounter.1694>
 9c0:	8f 5f       	subi	r24, 0xFF	; 255
 9c2:	80 93 5b 02 	sts	0x025B, r24	; 0x80025b <msgCounter.1694>
 9c6:	03 c0       	rjmp	.+6      	; 0x9ce <__vector_45+0x56>
		}
		else
		{
			is_in_init = false;
 9c8:	10 92 59 02 	sts	0x0259, r1	; 0x800259 <is_in_init>
			becker_disable_init_timer();
 9cc:	b4 df       	rcall	.-152    	; 0x936 <becker_disable_init_timer>
		}
	}
	
	if(to_be_released)
 9ce:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <to_be_released>
 9d2:	88 23       	and	r24, r24
	{
		becker_send_release();
 9d4:	21 f0       	breq	.+8      	; 0x9de <__vector_45+0x66>
		to_be_released = false;
 9d6:	76 de       	rcall	.-788    	; 0x6c4 <becker_send_release>
 9d8:	10 92 5a 02 	sts	0x025A, r1	; 0x80025a <to_be_released>
		becker_disable_release_timer();
 9dc:	bc df       	rcall	.-136    	; 0x956 <becker_disable_release_timer>
	}
 9de:	00 00       	nop
 9e0:	df 91       	pop	r29
 9e2:	cf 91       	pop	r28
 9e4:	ff 91       	pop	r31
 9e6:	ef 91       	pop	r30
 9e8:	bf 91       	pop	r27
 9ea:	af 91       	pop	r26
 9ec:	9f 91       	pop	r25
 9ee:	8f 91       	pop	r24
 9f0:	7f 91       	pop	r23
 9f2:	6f 91       	pop	r22
 9f4:	5f 91       	pop	r21
 9f6:	4f 91       	pop	r20
 9f8:	3f 91       	pop	r19
 9fa:	2f 91       	pop	r18
 9fc:	0f 90       	pop	r0
 9fe:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
 a02:	0f 90       	pop	r0
 a04:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
 a08:	0f 90       	pop	r0
 a0a:	1f 90       	pop	r1
 a0c:	18 95       	reti

00000a0e <uart0_init>:
	uint8_t dummy = 0;
	UBRR1 = UBRR0_REG;
	UCSR1B = (1 << TXEN0);	// receiver and transceiver enabled
	UCSR1C = (1 << UCSZ11)|(1 << UCSZ10);	// 8n1
	dummy = UDR0;	
}
 a0e:	cf 93       	push	r28
 a10:	df 93       	push	r29
 a12:	1f 92       	push	r1
 a14:	cd b7       	in	r28, 0x3d	; 61
 a16:	de b7       	in	r29, 0x3e	; 62
 a18:	19 82       	std	Y+1, r1	; 0x01
 a1a:	84 ec       	ldi	r24, 0xC4	; 196
 a1c:	90 e0       	ldi	r25, 0x00	; 0
 a1e:	27 e6       	ldi	r18, 0x67	; 103
 a20:	30 e0       	ldi	r19, 0x00	; 0
 a22:	fc 01       	movw	r30, r24
 a24:	31 83       	std	Z+1, r19	; 0x01
 a26:	20 83       	st	Z, r18
 a28:	81 ec       	ldi	r24, 0xC1	; 193
 a2a:	90 e0       	ldi	r25, 0x00	; 0
 a2c:	28 e9       	ldi	r18, 0x98	; 152
 a2e:	fc 01       	movw	r30, r24
 a30:	20 83       	st	Z, r18
 a32:	82 ec       	ldi	r24, 0xC2	; 194
 a34:	90 e0       	ldi	r25, 0x00	; 0
 a36:	26 e2       	ldi	r18, 0x26	; 38
 a38:	fc 01       	movw	r30, r24
 a3a:	20 83       	st	Z, r18
 a3c:	86 ec       	ldi	r24, 0xC6	; 198
 a3e:	90 e0       	ldi	r25, 0x00	; 0
 a40:	fc 01       	movw	r30, r24
 a42:	80 81       	ld	r24, Z
 a44:	89 83       	std	Y+1, r24	; 0x01
 a46:	00 00       	nop
 a48:	0f 90       	pop	r0
 a4a:	df 91       	pop	r29
 a4c:	cf 91       	pop	r28
 a4e:	08 95       	ret

00000a50 <uart0_sendChar>:
 a50:	cf 93       	push	r28
 a52:	df 93       	push	r29
 a54:	1f 92       	push	r1
 a56:	cd b7       	in	r28, 0x3d	; 61
 a58:	de b7       	in	r29, 0x3e	; 62
 a5a:	89 83       	std	Y+1, r24	; 0x01
 a5c:	00 00       	nop
 a5e:	80 ec       	ldi	r24, 0xC0	; 192
 a60:	90 e0       	ldi	r25, 0x00	; 0
 a62:	fc 01       	movw	r30, r24
 a64:	80 81       	ld	r24, Z
 a66:	88 2f       	mov	r24, r24
 a68:	90 e0       	ldi	r25, 0x00	; 0
 a6a:	80 72       	andi	r24, 0x20	; 32
 a6c:	99 27       	eor	r25, r25
 a6e:	89 2b       	or	r24, r25
 a70:	b1 f3       	breq	.-20     	; 0xa5e <uart0_sendChar+0xe>
 a72:	86 ec       	ldi	r24, 0xC6	; 198
 a74:	90 e0       	ldi	r25, 0x00	; 0
 a76:	29 81       	ldd	r18, Y+1	; 0x01
 a78:	fc 01       	movw	r30, r24
 a7a:	20 83       	st	Z, r18
 a7c:	00 00       	nop
 a7e:	0f 90       	pop	r0
 a80:	df 91       	pop	r29
 a82:	cf 91       	pop	r28
 a84:	08 95       	ret

00000a86 <uart0_tx>:
 a86:	cf 93       	push	r28
 a88:	df 93       	push	r29
 a8a:	cd b7       	in	r28, 0x3d	; 61
 a8c:	de b7       	in	r29, 0x3e	; 62
 a8e:	81 ec       	ldi	r24, 0xC1	; 193
 a90:	90 e0       	ldi	r25, 0x00	; 0
 a92:	21 ec       	ldi	r18, 0xC1	; 193
 a94:	30 e0       	ldi	r19, 0x00	; 0
 a96:	f9 01       	movw	r30, r18
 a98:	20 81       	ld	r18, Z
 a9a:	2f 7e       	andi	r18, 0xEF	; 239
 a9c:	fc 01       	movw	r30, r24
 a9e:	20 83       	st	Z, r18
 aa0:	00 00       	nop
 aa2:	df 91       	pop	r29
 aa4:	cf 91       	pop	r28
 aa6:	08 95       	ret

00000aa8 <uart0_rtx>:
 aa8:	cf 93       	push	r28
 aaa:	df 93       	push	r29
 aac:	cd b7       	in	r28, 0x3d	; 61
 aae:	de b7       	in	r29, 0x3e	; 62
 ab0:	81 ec       	ldi	r24, 0xC1	; 193
 ab2:	90 e0       	ldi	r25, 0x00	; 0
 ab4:	28 e9       	ldi	r18, 0x98	; 152
 ab6:	fc 01       	movw	r30, r24
 ab8:	20 83       	st	Z, r18
 aba:	00 00       	nop
 abc:	df 91       	pop	r29
 abe:	cf 91       	pop	r28
 ac0:	08 95       	ret

00000ac2 <uart1_sendChar>:

void uart1_sendChar(uint8_t data)
{
 ac2:	cf 93       	push	r28
 ac4:	df 93       	push	r29
 ac6:	1f 92       	push	r1
 ac8:	cd b7       	in	r28, 0x3d	; 61
 aca:	de b7       	in	r29, 0x3e	; 62
 acc:	89 83       	std	Y+1, r24	; 0x01
	while (!( UCSR1A & (1<<UDRE1)));
 ace:	00 00       	nop
 ad0:	88 ec       	ldi	r24, 0xC8	; 200
 ad2:	90 e0       	ldi	r25, 0x00	; 0
 ad4:	fc 01       	movw	r30, r24
 ad6:	80 81       	ld	r24, Z
 ad8:	88 2f       	mov	r24, r24
 ada:	90 e0       	ldi	r25, 0x00	; 0
 adc:	80 72       	andi	r24, 0x20	; 32
 ade:	99 27       	eor	r25, r25
 ae0:	89 2b       	or	r24, r25
 ae2:	b1 f3       	breq	.-20     	; 0xad0 <uart1_sendChar+0xe>
	UDR1 = data;
 ae4:	8e ec       	ldi	r24, 0xCE	; 206
 ae6:	90 e0       	ldi	r25, 0x00	; 0
 ae8:	29 81       	ldd	r18, Y+1	; 0x01
 aea:	fc 01       	movw	r30, r24
 aec:	20 83       	st	Z, r18
}
 aee:	00 00       	nop
 af0:	0f 90       	pop	r0
 af2:	df 91       	pop	r29
 af4:	cf 91       	pop	r28
 af6:	08 95       	ret

00000af8 <uart1_sendCommand>:

void uart1_sendCommand (uint8_t *data)
{
 af8:	cf 93       	push	r28
 afa:	df 93       	push	r29
 afc:	00 d0       	rcall	.+0      	; 0xafe <uart1_sendCommand+0x6>
 afe:	1f 92       	push	r1
 b00:	cd b7       	in	r28, 0x3d	; 61
 b02:	de b7       	in	r29, 0x3e	; 62
 b04:	9c 83       	std	Y+4, r25	; 0x04
 b06:	8b 83       	std	Y+3, r24	; 0x03
	int i = 0;
 b08:	1a 82       	std	Y+2, r1	; 0x02
 b0a:	19 82       	std	Y+1, r1	; 0x01
	
	while(data[i] != CR)
 b0c:	0e c0       	rjmp	.+28     	; 0xb2a <uart1_sendCommand+0x32>
	{
		uart1_sendChar(data[i]);
 b0e:	89 81       	ldd	r24, Y+1	; 0x01
 b10:	9a 81       	ldd	r25, Y+2	; 0x02
 b12:	2b 81       	ldd	r18, Y+3	; 0x03
 b14:	3c 81       	ldd	r19, Y+4	; 0x04
 b16:	82 0f       	add	r24, r18
 b18:	93 1f       	adc	r25, r19
 b1a:	fc 01       	movw	r30, r24
 b1c:	80 81       	ld	r24, Z
 b1e:	d1 df       	rcall	.-94     	; 0xac2 <uart1_sendChar>
		i++;
 b20:	89 81       	ldd	r24, Y+1	; 0x01
 b22:	9a 81       	ldd	r25, Y+2	; 0x02
 b24:	01 96       	adiw	r24, 0x01	; 1
 b26:	9a 83       	std	Y+2, r25	; 0x02
 b28:	89 83       	std	Y+1, r24	; 0x01

void uart1_sendCommand (uint8_t *data)
{
	int i = 0;
	
	while(data[i] != CR)
 b2a:	89 81       	ldd	r24, Y+1	; 0x01
 b2c:	9a 81       	ldd	r25, Y+2	; 0x02
 b2e:	2b 81       	ldd	r18, Y+3	; 0x03
 b30:	3c 81       	ldd	r19, Y+4	; 0x04
 b32:	82 0f       	add	r24, r18
 b34:	93 1f       	adc	r25, r19
 b36:	fc 01       	movw	r30, r24
 b38:	80 81       	ld	r24, Z
 b3a:	8d 30       	cpi	r24, 0x0D	; 13
 b3c:	41 f7       	brne	.-48     	; 0xb0e <uart1_sendCommand+0x16>
	{
		uart1_sendChar(data[i]);
		i++;
	}
 b3e:	00 00       	nop
 b40:	0f 90       	pop	r0
 b42:	0f 90       	pop	r0
 b44:	0f 90       	pop	r0
 b46:	0f 90       	pop	r0
 b48:	df 91       	pop	r29
 b4a:	cf 91       	pop	r28
 b4c:	08 95       	ret

00000b4e <_exit>:
 b4e:	f8 94       	cli

00000b50 <__stop_program>:
 b50:	ff cf       	rjmp	.-2      	; 0xb50 <__stop_program>
