

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Nov 21 13:07:14 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        start_prj
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   1.00|     2.298|        0.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  265|  287|  265|  287|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |  264|  286|  24 ~ 26 |          -|          -|    11|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|    26|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      4|    630|   104|
|Memory           |        0|      -|     64|     6|
|Multiplexer      |        -|      -|      -|   207|
|Register         |        -|      -|    230|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      4|    924|   343|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|     10|      5|     4|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |fir_add_32ns_32nscud_U2  |fir_add_32ns_32nscud  |        0|      0|  153|  37|
    |fir_mul_32s_32s_3bkb_U1  |fir_mul_32s_32s_3bkb  |        0|      4|  477|  67|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      4|  630| 104|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |shift_reg_U  |fir_shift_reg  |        0|  64|   6|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |Total        |               |        0|  64|   6|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |grp_fu_125_p2    |     +    |      0|  0|  15|           5|           2|
    |tmp_1_fu_149_p2  |   icmp   |      0|  0|  11|           5|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  26|          10|           3|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |acc_reg_90          |    9|          2|   32|         64|
    |ap_NS_fsm           |  129|         28|    1|         28|
    |data1_reg_115       |    9|          2|   32|         64|
    |grp_fu_125_p0       |   15|          3|    5|         15|
    |i_reg_103           |    9|          2|    5|         10|
    |shift_reg_address0  |   21|          4|    4|         16|
    |shift_reg_d0        |   15|          3|   32|         96|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  207|         44|  111|        293|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |acc_reg_90      |  32|   0|   32|          0|
    |ap_CS_fsm       |  27|   0|   27|          0|
    |c_load_reg_213  |  32|   0|   32|          0|
    |data1_reg_115   |  32|   0|   32|          0|
    |data_reg_202    |  32|   0|   32|          0|
    |i_cast_reg_184  |  32|   0|   32|          0|
    |i_reg_103       |   5|   0|    5|          0|
    |reg_132         |   5|   0|    5|          0|
    |tmp_1_reg_193   |   1|   0|    1|          0|
    |tmp_6_reg_218   |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 230|   0|  230|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y           | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld    | out |    1|   ap_vld   |       y      |    pointer   |
|c_address0  | out |    4|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|x           |  in |   32|   ap_none  |       x      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

