{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748283584823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748283584824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 15:19:44 2025 " "Processing started: Mon May 26 15:19:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748283584824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283584824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cooprocessor -c MI_SD " "Command: quartus_map --read_settings_files=on --write_settings_files=off cooprocessor -c MI_SD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283584824 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748283585111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748283585111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle/br.v 1 1 " "Found 1 design units, including 1 entities, in source file controle/br.v" { { "Info" "ISGN_ENTITY_NAME" "1 br " "Found entity 1: br" {  } { { "controle/br.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/br.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file controle/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "controle/decoder.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592142 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(90) " "Verilog HDL information at top.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748283592143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle/top.v 1 1 " "Found 1 design units, including 1 entities, in source file controle/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memory_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memory_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_mod " "Found entity 1: memory_mod" {  } { { "memoria/memory_mod.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/memory_mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/ram16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/ram16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram16bits " "Found entity 1: ram16bits" {  } { { "memoria/ram16bits.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/ram16bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592144 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(30) " "Verilog HDL information at alu.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748283592145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_soma.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_soma.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_soma " "Found entity 1: matriz_soma" {  } { { "ula/matriz_soma.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_soma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_subtracao.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_subtracao.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_subtracao " "Found entity 1: matriz_subtracao" {  } { { "ula/matriz_subtracao.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_subtracao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_transposta.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_transposta.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_transposta " "Found entity 1: matriz_transposta" {  } { { "ula/matriz_transposta.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_transposta.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592146 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matriz_multi.v(16) " "Verilog HDL information at matriz_multi.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "ula/matriz_multi.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_multi.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748283592147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_multi " "Found entity 1: matriz_multi" {  } { { "ula/matriz_multi.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_multi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_escalar.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_escalar.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_escalar " "Found entity 1: matriz_escalar" {  } { { "ula/matriz_escalar.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_escalar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_oposta.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_oposta.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_oposta " "Found entity 1: matriz_oposta" {  } { { "ula/matriz_oposta.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_oposta.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_determ2x2.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_determ2x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_determ2x2 " "Found entity 1: matriz_determ2x2" {  } { { "ula/matriz_determ2x2.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ2x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_determ3x3.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_determ3x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_determ3x3 " "Found entity 1: matriz_determ3x3" {  } { { "ula/matriz_determ3x3.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ3x3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592149 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matriz_determ4x4.v(31) " "Verilog HDL information at matriz_determ4x4.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748283592149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_determ4x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_determ4x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_determ4x4 " "Found entity 1: matriz_determ4x4" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_determ5x5.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_determ5x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_determ5x5 " "Found entity 1: matriz_determ5x5" {  } { { "ula/matriz_determ5x5.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ5x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/debounce.v 3 3 " "Found 3 design units, including 3 entities, in source file testes/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "testes/debounce.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592150 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_div " "Found entity 2: clock_div" {  } { { "testes/debounce.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592150 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff " "Found entity 3: my_dff" {  } { { "testes/debounce.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/debounce.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/decod7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file testes/decod7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "testes/decod7seg.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/decod7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/test_top.v 1 1 " "Found 1 design units, including 1 entities, in source file testes/test_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_top " "Found entity 1: test_top" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592151 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done4x4 alu.v(26) " "Verilog HDL Implicit Net warning at alu.v(26): created implicit net for \"done4x4\"" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done5x5 alu.v(27) " "Verilog HDL Implicit Net warning at alu.v(27): created implicit net for \"done5x5\"" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow matriz_multi.v(66) " "Verilog HDL Implicit Net warning at matriz_multi.v(66): created implicit net for \"overflow\"" {  } { { "ula/matriz_multi.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_multi.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done4x4 matriz_determ5x5.v(13) " "Verilog HDL Implicit Net warning at matriz_determ5x5.v(13): created implicit net for \"done4x4\"" {  } { { "ula/matriz_determ5x5.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ5x5.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done_pulse matriz_determ5x5.v(18) " "Verilog HDL Implicit Net warning at matriz_determ5x5.v(18): created implicit net for \"done_pulse\"" {  } { { "ula/matriz_determ5x5.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ5x5.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "db1 test_top.v(49) " "Verilog HDL Implicit Net warning at test_top.v(49): created implicit net for \"db1\"" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "db0 test_top.v(58) " "Verilog HDL Implicit Net warning at test_top.v(58): created implicit net for \"db0\"" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592152 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(53) " "Verilog HDL Instantiation warning at top.v(53): instance has no name" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592152 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "memory_mod.v(21) " "Verilog HDL Instantiation warning at memory_mod.v(21): instance has no name" {  } { { "memoria/memory_mod.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/memory_mod.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592152 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(63) " "Verilog HDL Instantiation warning at top.v(63): instance has no name" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592152 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(17) " "Verilog HDL Instantiation warning at alu.v(17): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592152 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(18) " "Verilog HDL Instantiation warning at alu.v(18): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592152 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(19) " "Verilog HDL Instantiation warning at alu.v(19): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592153 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(20) " "Verilog HDL Instantiation warning at alu.v(20): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592153 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(21) " "Verilog HDL Instantiation warning at alu.v(21): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592153 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(22) " "Verilog HDL Instantiation warning at alu.v(22): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592153 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(24) " "Verilog HDL Instantiation warning at alu.v(24): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592153 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(25) " "Verilog HDL Instantiation warning at alu.v(25): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592153 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(26) " "Verilog HDL Instantiation warning at alu.v(26): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592153 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matriz_determ5x5.v(15) " "Verilog HDL Instantiation warning at matriz_determ5x5.v(15): instance has no name" {  } { { "ula/matriz_determ5x5.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ5x5.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592154 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(27) " "Verilog HDL Instantiation warning at alu.v(27): instance has no name" {  } { { "ula/alu.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592154 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(74) " "Verilog HDL Instantiation warning at top.v(74): instance has no name" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592154 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(84) " "Verilog HDL Instantiation warning at top.v(84): instance has no name" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592154 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_top.v(49) " "Verilog HDL Instantiation warning at test_top.v(49): instance has no name" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_top.v(52) " "Verilog HDL Instantiation warning at test_top.v(52): instance has no name" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_top.v(53) " "Verilog HDL Instantiation warning at test_top.v(53): instance has no name" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_top.v(54) " "Verilog HDL Instantiation warning at test_top.v(54): instance has no name" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_top.v(55) " "Verilog HDL Instantiation warning at test_top.v(55): instance has no name" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_top.v(58) " "Verilog HDL Instantiation warning at test_top.v(58): instance has no name" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_top.v(59) " "Verilog HDL Instantiation warning at test_top.v(59): instance has no name" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1748283592155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_top " "Elaborating entity \"test_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748283592195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 test_top.v(64) " "Verilog HDL assignment warning at test_top.v(64): truncated value with size 32 to match size of target (5)" {  } { { "testes/test_top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283592198 "|test_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:comb_3 " "Elaborating entity \"top\" for hierarchy \"top:comb_3\"" {  } { { "testes/test_top.v" "comb_3" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.v(149) " "Verilog HDL assignment warning at top.v(149): truncated value with size 32 to match size of target (2)" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283592241 "|test_top|top:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(152) " "Verilog HDL assignment warning at top.v(152): truncated value with size 32 to match size of target (4)" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283592241 "|test_top|top:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder top:comb_3\|decoder:comb_19 " "Elaborating entity \"decoder\" for hierarchy \"top:comb_3\|decoder:comb_19\"" {  } { { "controle/top.v" "comb_19" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_mod top:comb_3\|memory_mod:comb_20 " "Elaborating entity \"memory_mod\" for hierarchy \"top:comb_3\|memory_mod:comb_20\"" {  } { { "controle/top.v" "comb_20" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 memory_mod.v(27) " "Verilog HDL assignment warning at memory_mod.v(27): truncated value with size 32 to match size of target (3)" {  } { { "memoria/memory_mod.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/memory_mod.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283592265 "|test_top|top:comb_3|memory_mod:comb_20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram16bits top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3 " "Elaborating entity \"ram16bits\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\"" {  } { { "memoria/memory_mod.v" "comb_3" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/memory_mod.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\"" {  } { { "memoria/ram16bits.v" "altsyncram_component" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/ram16bits.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\"" {  } { { "memoria/ram16bits.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/ram16bits.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592308 ""}  } { { "memoria/ram16bits.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/memoria/ram16bits.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748283592308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnn1 " "Found entity 1: altsyncram_bnn1" {  } { { "db/altsyncram_bnn1.tdf" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/altsyncram_bnn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bnn1 top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated " "Elaborating entity \"altsyncram_bnn1\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/marcelo/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ud2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ud2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ud2 " "Found entity 1: altsyncram_8ud2" {  } { { "db/altsyncram_8ud2.tdf" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/altsyncram_8ud2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283592370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283592370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ud2 top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|altsyncram_8ud2:altsyncram1 " "Elaborating entity \"altsyncram_8ud2\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|altsyncram_8ud2:altsyncram1\"" {  } { { "db/altsyncram_bnn1.tdf" "altsyncram1" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/altsyncram_bnn1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_bnn1.tdf" "mgl_prim2" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/altsyncram_bnn1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_bnn1.tdf" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/altsyncram_bnn1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283592864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283592864 ""}  } { { "db/altsyncram_bnn1.tdf" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/altsyncram_bnn1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748283592864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/marcelo/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/marcelo/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/home/marcelo/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:comb_3\|alu:comb_21 " "Elaborating entity \"alu\" for hierarchy \"top:comb_3\|alu:comb_21\"" {  } { { "controle/top.v" "comb_21" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_soma top:comb_3\|alu:comb_21\|matriz_soma:comb_3 " "Elaborating entity \"matriz_soma\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_soma:comb_3\"" {  } { { "ula/alu.v" "comb_3" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_subtracao top:comb_3\|alu:comb_21\|matriz_subtracao:comb_4 " "Elaborating entity \"matriz_subtracao\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_subtracao:comb_4\"" {  } { { "ula/alu.v" "comb_4" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_multi top:comb_3\|alu:comb_21\|matriz_multi:comb_5 " "Elaborating entity \"matriz_multi\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_multi:comb_5\"" {  } { { "ula/alu.v" "comb_5" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593557 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow matriz_multi.v(66) " "Verilog HDL or VHDL warning at matriz_multi.v(66): object \"overflow\" assigned a value but never read" {  } { { "ula/matriz_multi.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_multi.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748283593558 "|test_top|top:comb_3|alu:comb_21|matriz_multi:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_transposta top:comb_3\|alu:comb_21\|matriz_transposta:comb_6 " "Elaborating entity \"matriz_transposta\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_transposta:comb_6\"" {  } { { "ula/alu.v" "comb_6" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_oposta top:comb_3\|alu:comb_21\|matriz_oposta:comb_7 " "Elaborating entity \"matriz_oposta\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_oposta:comb_7\"" {  } { { "ula/alu.v" "comb_7" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_escalar top:comb_3\|alu:comb_21\|matriz_escalar:comb_8 " "Elaborating entity \"matriz_escalar\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_escalar:comb_8\"" {  } { { "ula/alu.v" "comb_8" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_determ2x2 top:comb_3\|alu:comb_21\|matriz_determ2x2:comb_9 " "Elaborating entity \"matriz_determ2x2\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_determ2x2:comb_9\"" {  } { { "ula/alu.v" "comb_9" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593615 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1748283593618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_determ3x3 top:comb_3\|alu:comb_21\|matriz_determ3x3:comb_10 " "Elaborating entity \"matriz_determ3x3\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_determ3x3:comb_10\"" {  } { { "ula/alu.v" "comb_10" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593620 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1748283593625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_determ4x4 top:comb_3\|alu:comb_21\|matriz_determ4x4:comb_11 " "Elaborating entity \"matriz_determ4x4\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_determ4x4:comb_11\"" {  } { { "ula/alu.v" "comb_11" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593627 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "matriz_determ4x4.v(35) " "Verilog HDL or VHDL warning at the matriz_determ4x4.v(35): index expression is not wide enough to address all of the elements in the array" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 35 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1748283593630 "|test_top|top:comb_3|alu:comb_21|matriz_determ4x4:comb_11"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "matriz_determ4x4.v(36) " "Verilog HDL or VHDL warning at the matriz_determ4x4.v(36): index expression is not wide enough to address all of the elements in the array" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 36 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1748283593630 "|test_top|top:comb_3|alu:comb_21|matriz_determ4x4:comb_11"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "matriz_determ4x4.v(37) " "Verilog HDL or VHDL warning at the matriz_determ4x4.v(37): index expression is not wide enough to address all of the elements in the array" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 37 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1748283593630 "|test_top|top:comb_3|alu:comb_21|matriz_determ4x4:comb_11"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "matriz_determ4x4.v(38) " "Verilog HDL or VHDL warning at the matriz_determ4x4.v(38): index expression is not wide enough to address all of the elements in the array" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 38 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1748283593630 "|test_top|top:comb_3|alu:comb_21|matriz_determ4x4:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 matriz_determ4x4.v(40) " "Verilog HDL assignment warning at matriz_determ4x4.v(40): truncated value with size 32 to match size of target (8)" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283593631 "|test_top|top:comb_3|alu:comb_21|matriz_determ4x4:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 matriz_determ4x4.v(44) " "Verilog HDL assignment warning at matriz_determ4x4.v(44): truncated value with size 32 to match size of target (5)" {  } { { "ula/matriz_determ4x4.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ4x4.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283593632 "|test_top|top:comb_3|alu:comb_21|matriz_determ4x4:comb_11"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1748283593643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_determ5x5 top:comb_3\|alu:comb_21\|matriz_determ5x5:comb_12 " "Elaborating entity \"matriz_determ5x5\" for hierarchy \"top:comb_3\|alu:comb_21\|matriz_determ5x5:comb_12\"" {  } { { "ula/alu.v" "comb_12" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matriz_determ5x5.v(98) " "Verilog HDL assignment warning at matriz_determ5x5.v(98): truncated value with size 32 to match size of target (3)" {  } { { "ula/matriz_determ5x5.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/ula/matriz_determ5x5.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283593653 "|test_top|top:comb_3|alu:comb_21|matriz_determ5x5:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br top:comb_3\|br:comb_22 " "Elaborating entity \"br\" for hierarchy \"top:comb_3\|br:comb_22\"" {  } { { "controle/top.v" "comb_22" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7seg decod7seg:comb_4 " "Elaborating entity \"decod7seg\" for hierarchy \"decod7seg:comb_4\"" {  } { { "testes/test_top.v" "comb_4" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:comb_8 " "Elaborating entity \"debounce\" for hierarchy \"debounce:comb_8\"" {  } { { "testes/test_top.v" "comb_8" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/test_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div debounce:comb_8\|clock_div:u1 " "Elaborating entity \"clock_div\" for hierarchy \"debounce:comb_8\|clock_div:u1\"" {  } { { "testes/debounce.v" "u1" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/debounce.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 debounce.v(19) " "Verilog HDL assignment warning at debounce.v(19): truncated value with size 32 to match size of target (27)" {  } { { "testes/debounce.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/debounce.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748283593788 "|test_top|debounce:comb_8|clock_div:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff debounce:comb_8\|my_dff:d0 " "Elaborating entity \"my_dff\" for hierarchy \"debounce:comb_8\|my_dff:d0\"" {  } { { "testes/debounce.v" "d0" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/testes/debounce.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283593791 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1748283594284 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.05.26.15:19:57 Progress: Loading sldbc16ccc6/alt_sld_fab_wrapper_hw.tcl " "2025.05.26.15:19:57 Progress: Loading sldbc16ccc6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283597326 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283599056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283599193 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283600261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283600456 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283600650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283600860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283600862 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283600863 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1748283601511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc16ccc6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc16ccc6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbc16ccc6/alt_sld_fab.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/ip/sldbc16ccc6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283601814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283601814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283601942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283601942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283601942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283601942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283602059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283602059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283602191 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283602191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283602191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/ip/sldbc16ccc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283602309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283602309 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top:comb_3\|done " "Found clock multiplexer top:comb_3\|done" {  } { { "controle/top.v" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/controle/top.v" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1748283603636 "|test_top|top:comb_3|done"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1748283603636 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Mux1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Mux1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748283605052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748283605052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748283605052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748283605052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748283605052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748283605052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE cooprocessor.test_top0.rtl.mif " "Parameter INIT_FILE set to cooprocessor.test_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748283605052 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748283605052 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1748283605052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:Mux1_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:Mux1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283605085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:Mux1_rtl_0 " "Instantiated megafunction \"altsyncram:Mux1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283605085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283605085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283605085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283605085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283605085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283605085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE cooprocessor.test_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"cooprocessor.test_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748283605085 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748283605085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pj61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pj61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pj61 " "Found entity 1: altsyncram_pj61" {  } { { "db/altsyncram_pj61.tdf" "" { Text "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/db/altsyncram_pj61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748283605116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283605116 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748283605397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283606472 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748283607366 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/output_files/MI_SD.map.smsg " "Generated suppressed messages file /home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/output_files/MI_SD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283607760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748283609410 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748283609410 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2150 " "Implemented 2150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748283609668 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748283609668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2006 " "Implemented 2006 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748283609668 ""} { "Info" "ICUT_CUT_TM_RAMS" "38 " "Implemented 38 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1748283609668 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "70 " "Implemented 70 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1748283609668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748283609668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "653 " "Peak virtual memory: 653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748283609691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 15:20:09 2025 " "Processing ended: Mon May 26 15:20:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748283609691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748283609691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748283609691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748283609691 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1748283610865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748283610865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 15:20:10 2025 " "Processing started: Mon May 26 15:20:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748283610865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1748283610865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cooprocessor -c MI_SD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cooprocessor -c MI_SD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1748283610865 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1748283610896 ""}
{ "Info" "0" "" "Project  = cooprocessor" {  } {  } 0 0 "Project  = cooprocessor" 0 0 "Fitter" 0 0 1748283610897 ""}
{ "Info" "0" "" "Revision = MI_SD" {  } {  } 0 0 "Revision = MI_SD" 0 0 "Fitter" 0 0 1748283610897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1748283611089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1748283611089 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MI_SD 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MI_SD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1748283611113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1748283611168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1748283611168 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1748283611576 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1748283611593 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1748283611783 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1748283611957 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1748283620905 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 569 global CLKCTRL_G5 " "clk~inputCLKENA0 with 569 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1748283621013 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1748283621013 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748283621013 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1748283621096 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748283621099 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748283621107 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1748283621113 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1748283622034 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1748283622034 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1748283622034 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1748283622034 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1748283622034 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MI_SD.sdc " "Synopsys Design Constraints File file not found: 'MI_SD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1748283622044 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|altsyncram_8ud2:altsyncram1\|q_a\[15\] clk " "Register top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|altsyncram_8ud2:altsyncram1\|q_a\[15\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283622050 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1748283622050 "|test_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce:comb_10\|clock_div:u1\|slow_clk " "Node: debounce:comb_10\|clock_div:u1\|slow_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register debounce:comb_10\|my_dff:d2\|Q debounce:comb_10\|clock_div:u1\|slow_clk " "Register debounce:comb_10\|my_dff:d2\|Q is being clocked by debounce:comb_10\|clock_div:u1\|slow_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283622050 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1748283622050 "|test_top|debounce:comb_10|clock_div:u1|slow_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce:comb_8\|my_dff:d1\|Q " "Node: debounce:comb_8\|my_dff:d1\|Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altsyncram:Mux1_rtl_0\|altsyncram_pj61:auto_generated\|ram_block1a0~porta_address_reg0 debounce:comb_8\|my_dff:d1\|Q " "Register altsyncram:Mux1_rtl_0\|altsyncram_pj61:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by debounce:comb_8\|my_dff:d1\|Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283622050 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1748283622050 "|test_top|debounce:comb_8|my_dff:d1|Q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce:comb_8\|clock_div:u1\|slow_clk " "Node: debounce:comb_8\|clock_div:u1\|slow_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register debounce:comb_8\|my_dff:d2\|Q debounce:comb_8\|clock_div:u1\|slow_clk " "Register debounce:comb_8\|my_dff:d2\|Q is being clocked by debounce:comb_8\|clock_div:u1\|slow_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283622050 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1748283622050 "|test_top|debounce:comb_8|clock_div:u1|slow_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:comb_3\|alu:comb_21\|done " "Node: top:comb_3\|alu:comb_21\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:comb_3\|br:comb_22\|data_out\[15\] top:comb_3\|alu:comb_21\|done " "Register top:comb_3\|br:comb_22\|data_out\[15\] is being clocked by top:comb_3\|alu:comb_21\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283622050 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1748283622050 "|test_top|top:comb_3|alu:comb_21|done"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1748283622064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1748283622064 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1748283622066 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748283622066 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748283622066 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748283622066 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1748283622066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1748283622170 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1748283622173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1748283622729 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "22 Block RAM " "Packed 22 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1748283622733 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "757 DSP block " "Packed 757 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1748283622733 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "749 " "Created 749 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1748283622733 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1748283622733 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748283622971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1748283627391 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1748283627894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748283634746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1748283641927 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1748283645537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748283645537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1748283647008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1748283652400 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1748283652400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1748283655208 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1748283655208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748283655212 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.48 " "Total time spent on timing analysis during the Fitter is 1.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1748283657841 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748283657927 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748283659247 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748283659249 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748283660504 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748283666034 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/output_files/MI_SD.fit.smsg " "Generated suppressed messages file /home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/output_files/MI_SD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1748283666655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2861 " "Peak virtual memory: 2861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748283667744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 15:21:07 2025 " "Processing ended: Mon May 26 15:21:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748283667744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748283667744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:20 " "Total CPU time (on all processors): 00:03:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748283667744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1748283667744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1748283669050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748283669050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 15:21:08 2025 " "Processing started: Mon May 26 15:21:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748283669050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1748283669050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cooprocessor -c MI_SD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cooprocessor -c MI_SD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1748283669050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1748283669681 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1748283675812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748283676028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 15:21:16 2025 " "Processing ended: Mon May 26 15:21:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748283676028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748283676028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748283676028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1748283676028 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1748283676702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1748283677222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748283677222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 15:21:17 2025 " "Processing started: Mon May 26 15:21:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748283677222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1748283677222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cooprocessor -c MI_SD " "Command: quartus_sta cooprocessor -c MI_SD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1748283677222 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1748283677256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1748283677775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1748283677775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283677832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283677832 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1748283678667 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1748283678667 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1748283678667 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1748283678667 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1748283678667 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MI_SD.sdc " "Synopsys Design Constraints File file not found: 'MI_SD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1748283678680 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|altsyncram_8ud2:altsyncram1\|ram_block3a0~porta_datain_reg14 clk " "Register top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|altsyncram_8ud2:altsyncram1\|ram_block3a0~porta_datain_reg14 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283678686 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283678686 "|test_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce:comb_8\|my_dff:d1\|Q " "Node: debounce:comb_8\|my_dff:d1\|Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altsyncram:Mux1_rtl_0\|altsyncram_pj61:auto_generated\|ram_block1a0~porta_address_reg9 debounce:comb_8\|my_dff:d1\|Q " "Register altsyncram:Mux1_rtl_0\|altsyncram_pj61:auto_generated\|ram_block1a0~porta_address_reg9 is being clocked by debounce:comb_8\|my_dff:d1\|Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283678687 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283678687 "|test_top|debounce:comb_8|my_dff:d1|Q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce:comb_8\|clock_div:u1\|slow_clk " "Node: debounce:comb_8\|clock_div:u1\|slow_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register debounce:comb_8\|my_dff:d2\|Q debounce:comb_8\|clock_div:u1\|slow_clk " "Register debounce:comb_8\|my_dff:d2\|Q is being clocked by debounce:comb_8\|clock_div:u1\|slow_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283678687 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283678687 "|test_top|debounce:comb_8|clock_div:u1|slow_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce:comb_10\|clock_div:u1\|slow_clk " "Node: debounce:comb_10\|clock_div:u1\|slow_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register debounce:comb_10\|my_dff:d2\|Q debounce:comb_10\|clock_div:u1\|slow_clk " "Register debounce:comb_10\|my_dff:d2\|Q is being clocked by debounce:comb_10\|clock_div:u1\|slow_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283678687 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283678687 "|test_top|debounce:comb_10|clock_div:u1|slow_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:comb_3\|alu:comb_21\|done " "Node: top:comb_3\|alu:comb_21\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:comb_3\|br:comb_22\|data_out\[11\] top:comb_3\|alu:comb_21\|done " "Register top:comb_3\|br:comb_22\|data_out\[11\] is being clocked by top:comb_3\|alu:comb_21\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283678687 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283678687 "|test_top|top:comb_3|alu:comb_21|done"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1748283678690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748283678725 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1748283678730 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748283678740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.468 " "Worst-case setup slack is 12.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283678751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283678751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.468               0.000 altera_reserved_tck  " "   12.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283678751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283678751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.579 " "Worst-case hold slack is 0.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283678753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283678753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 altera_reserved_tck  " "    0.579               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283678753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283678753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.622 " "Worst-case recovery slack is 29.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283678755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283678755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.622               0.000 altera_reserved_tck  " "   29.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283678755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283678755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.825 " "Worst-case removal slack is 0.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283678756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283678756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 altera_reserved_tck  " "    0.825               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283678756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283678756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.436 " "Worst-case minimum pulse width slack is 15.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283678757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283678757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.436               0.000 altera_reserved_tck  " "   15.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283678757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283678757 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748283678783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748283678823 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748283680811 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|altsyncram_8ud2:altsyncram1\|ram_block3a0~porta_datain_reg14 clk " "Register top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|altsyncram_8ud2:altsyncram1\|ram_block3a0~porta_datain_reg14 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283680989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283680989 "|test_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce:comb_8\|my_dff:d1\|Q " "Node: debounce:comb_8\|my_dff:d1\|Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altsyncram:Mux1_rtl_0\|altsyncram_pj61:auto_generated\|ram_block1a0~porta_address_reg9 debounce:comb_8\|my_dff:d1\|Q " "Register altsyncram:Mux1_rtl_0\|altsyncram_pj61:auto_generated\|ram_block1a0~porta_address_reg9 is being clocked by debounce:comb_8\|my_dff:d1\|Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283680989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283680989 "|test_top|debounce:comb_8|my_dff:d1|Q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce:comb_8\|clock_div:u1\|slow_clk " "Node: debounce:comb_8\|clock_div:u1\|slow_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register debounce:comb_8\|my_dff:d2\|Q debounce:comb_8\|clock_div:u1\|slow_clk " "Register debounce:comb_8\|my_dff:d2\|Q is being clocked by debounce:comb_8\|clock_div:u1\|slow_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283680989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283680989 "|test_top|debounce:comb_8|clock_div:u1|slow_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce:comb_10\|clock_div:u1\|slow_clk " "Node: debounce:comb_10\|clock_div:u1\|slow_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register debounce:comb_10\|my_dff:d2\|Q debounce:comb_10\|clock_div:u1\|slow_clk " "Register debounce:comb_10\|my_dff:d2\|Q is being clocked by debounce:comb_10\|clock_div:u1\|slow_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283680989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283680989 "|test_top|debounce:comb_10|clock_div:u1|slow_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:comb_3\|alu:comb_21\|done " "Node: top:comb_3\|alu:comb_21\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:comb_3\|br:comb_22\|data_out\[11\] top:comb_3\|alu:comb_21\|done " "Register top:comb_3\|br:comb_22\|data_out\[11\] is being clocked by top:comb_3\|alu:comb_21\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283680989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283680989 "|test_top|top:comb_3|alu:comb_21|done"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748283681024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.541 " "Worst-case setup slack is 12.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283681034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283681034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.541               0.000 altera_reserved_tck  " "   12.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283681034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283681034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.522 " "Worst-case hold slack is 0.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283681036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283681036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522               0.000 altera_reserved_tck  " "    0.522               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283681036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283681036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.766 " "Worst-case recovery slack is 29.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283681037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283681037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.766               0.000 altera_reserved_tck  " "   29.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283681037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283681037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.777 " "Worst-case removal slack is 0.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283681038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283681038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 altera_reserved_tck  " "    0.777               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283681038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283681038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.455 " "Worst-case minimum pulse width slack is 15.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283681039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283681039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.455               0.000 altera_reserved_tck  " "   15.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283681039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283681039 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748283681066 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748283681207 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748283683013 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|altsyncram_8ud2:altsyncram1\|ram_block3a0~porta_datain_reg14 clk " "Register top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|altsyncram_8ud2:altsyncram1\|ram_block3a0~porta_datain_reg14 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283683202 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283683202 "|test_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce:comb_8\|my_dff:d1\|Q " "Node: debounce:comb_8\|my_dff:d1\|Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altsyncram:Mux1_rtl_0\|altsyncram_pj61:auto_generated\|ram_block1a0~porta_address_reg9 debounce:comb_8\|my_dff:d1\|Q " "Register altsyncram:Mux1_rtl_0\|altsyncram_pj61:auto_generated\|ram_block1a0~porta_address_reg9 is being clocked by debounce:comb_8\|my_dff:d1\|Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283683202 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283683202 "|test_top|debounce:comb_8|my_dff:d1|Q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce:comb_8\|clock_div:u1\|slow_clk " "Node: debounce:comb_8\|clock_div:u1\|slow_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register debounce:comb_8\|my_dff:d2\|Q debounce:comb_8\|clock_div:u1\|slow_clk " "Register debounce:comb_8\|my_dff:d2\|Q is being clocked by debounce:comb_8\|clock_div:u1\|slow_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283683202 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283683202 "|test_top|debounce:comb_8|clock_div:u1|slow_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce:comb_10\|clock_div:u1\|slow_clk " "Node: debounce:comb_10\|clock_div:u1\|slow_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register debounce:comb_10\|my_dff:d2\|Q debounce:comb_10\|clock_div:u1\|slow_clk " "Register debounce:comb_10\|my_dff:d2\|Q is being clocked by debounce:comb_10\|clock_div:u1\|slow_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283683202 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283683202 "|test_top|debounce:comb_10|clock_div:u1|slow_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:comb_3\|alu:comb_21\|done " "Node: top:comb_3\|alu:comb_21\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:comb_3\|br:comb_22\|data_out\[11\] top:comb_3\|alu:comb_21\|done " "Register top:comb_3\|br:comb_22\|data_out\[11\] is being clocked by top:comb_3\|alu:comb_21\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283683202 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283683202 "|test_top|top:comb_3|alu:comb_21|done"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748283683236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.238 " "Worst-case setup slack is 14.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.238               0.000 altera_reserved_tck  " "   14.238               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283683242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 altera_reserved_tck  " "    0.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283683245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.783 " "Worst-case recovery slack is 30.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.783               0.000 altera_reserved_tck  " "   30.783               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283683246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.382 " "Worst-case removal slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 altera_reserved_tck  " "    0.382               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283683247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.193 " "Worst-case minimum pulse width slack is 15.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.193               0.000 altera_reserved_tck  " "   15.193               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283683248 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748283683275 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|altsyncram_8ud2:altsyncram1\|ram_block3a0~porta_datain_reg14 clk " "Register top:comb_3\|memory_mod:comb_20\|ram16bits:comb_3\|altsyncram:altsyncram_component\|altsyncram_bnn1:auto_generated\|altsyncram_8ud2:altsyncram1\|ram_block3a0~porta_datain_reg14 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283683492 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283683492 "|test_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce:comb_8\|my_dff:d1\|Q " "Node: debounce:comb_8\|my_dff:d1\|Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altsyncram:Mux1_rtl_0\|altsyncram_pj61:auto_generated\|ram_block1a0~porta_address_reg9 debounce:comb_8\|my_dff:d1\|Q " "Register altsyncram:Mux1_rtl_0\|altsyncram_pj61:auto_generated\|ram_block1a0~porta_address_reg9 is being clocked by debounce:comb_8\|my_dff:d1\|Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283683493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283683493 "|test_top|debounce:comb_8|my_dff:d1|Q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce:comb_8\|clock_div:u1\|slow_clk " "Node: debounce:comb_8\|clock_div:u1\|slow_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register debounce:comb_8\|my_dff:d2\|Q debounce:comb_8\|clock_div:u1\|slow_clk " "Register debounce:comb_8\|my_dff:d2\|Q is being clocked by debounce:comb_8\|clock_div:u1\|slow_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283683493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283683493 "|test_top|debounce:comb_8|clock_div:u1|slow_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce:comb_10\|clock_div:u1\|slow_clk " "Node: debounce:comb_10\|clock_div:u1\|slow_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register debounce:comb_10\|my_dff:d2\|Q debounce:comb_10\|clock_div:u1\|slow_clk " "Register debounce:comb_10\|my_dff:d2\|Q is being clocked by debounce:comb_10\|clock_div:u1\|slow_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283683493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283683493 "|test_top|debounce:comb_10|clock_div:u1|slow_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:comb_3\|alu:comb_21\|done " "Node: top:comb_3\|alu:comb_21\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:comb_3\|br:comb_22\|data_out\[11\] top:comb_3\|alu:comb_21\|done " "Register top:comb_3\|br:comb_22\|data_out\[11\] is being clocked by top:comb_3\|alu:comb_21\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748283683493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748283683493 "|test_top|top:comb_3|alu:comb_21|done"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748283683527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.520 " "Worst-case setup slack is 14.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.520               0.000 altera_reserved_tck  " "   14.520               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283683534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.219 " "Worst-case hold slack is 0.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 altera_reserved_tck  " "    0.219               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283683536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.043 " "Worst-case recovery slack is 31.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.043               0.000 altera_reserved_tck  " "   31.043               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283683538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.336 " "Worst-case removal slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 altera_reserved_tck  " "    0.336               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283683539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.202 " "Worst-case minimum pulse width slack is 15.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.202               0.000 altera_reserved_tck  " "   15.202               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748283683540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748283683540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748283684778 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748283684779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1031 " "Peak virtual memory: 1031 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748283684829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 15:21:24 2025 " "Processing ended: Mon May 26 15:21:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748283684829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748283684829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748283684829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748283684829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1748283686078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748283686079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 15:21:25 2025 " "Processing started: Mon May 26 15:21:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748283686079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1748283686079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cooprocessor -c MI_SD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cooprocessor -c MI_SD" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1748283686079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1748283686786 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MI_SD.vo /home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/simulation/questa/ simulation " "Generated file MI_SD.vo in folder \"/home/marcelo/Documentos/MI_SD/P1/SistemasDigitais_Problema1/cooprocessorFiles/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1748283687844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748283689201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 15:21:29 2025 " "Processing ended: Mon May 26 15:21:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748283689201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748283689201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748283689201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1748283689201 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus Prime Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1748283689863 ""}
