===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.6497 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2869 ( 10.3%)    0.2869 ( 17.4%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2394 (  8.6%)    0.2394 ( 14.5%)    Parse modules
    0.0437 (  1.6%)    0.0437 (  2.7%)    Verify circuit
    2.3572 ( 84.6%)    1.2190 ( 73.9%)  'firrtl.circuit' Pipeline
    0.0434 (  1.6%)    0.0434 (  2.6%)    LowerFIRRTLAnnotations
    0.2423 (  8.7%)    0.1216 (  7.4%)    'firrtl.module' Pipeline
    0.0862 (  3.1%)    0.0481 (  2.9%)      DropName
    0.1561 (  5.6%)    0.0835 (  5.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0111 (  0.4%)    0.0065 (  0.4%)    'firrtl.module' Pipeline
    0.0111 (  0.4%)    0.0065 (  0.4%)      LowerCHIRRTLPass
    0.0164 (  0.6%)    0.0164 (  1.0%)    InferWidths
    0.0450 (  1.6%)    0.0450 (  2.7%)    MemToRegOfVec
    0.0741 (  2.7%)    0.0741 (  4.5%)    InferResets
    0.0061 (  0.2%)    0.0061 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0141 (  0.5%)    0.0141 (  0.9%)    WireDFT
    0.0805 (  2.9%)    0.0805 (  4.9%)    LowerFIRRTLTypes
    0.0823 (  3.0%)    0.0447 (  2.7%)    'firrtl.module' Pipeline
    0.0804 (  2.9%)    0.0437 (  2.6%)      ExpandWhens
    0.0018 (  0.1%)    0.0010 (  0.1%)      SFCCompat
    0.0180 (  0.6%)    0.0180 (  1.1%)    CheckCombCycles
    0.0056 (  0.2%)    0.0056 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.8025 ( 28.8%)    0.4389 ( 26.6%)    'firrtl.module' Pipeline
    0.7656 ( 27.5%)    0.4192 ( 25.4%)      Canonicalizer
    0.0368 (  1.3%)    0.0198 (  1.2%)      InferReadWrite
    0.0169 (  0.6%)    0.0169 (  1.0%)    PrefixModules
    0.0044 (  0.2%)    0.0044 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0304 (  1.1%)    0.0304 (  1.8%)    Inliner
    0.0346 (  1.2%)    0.0346 (  2.1%)    IMConstProp
    0.0012 (  0.0%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0012 (  0.0%)    0.0012 (  0.1%)    AddSeqMemPorts
    0.0012 (  0.0%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0128 (  0.5%)    0.0128 (  0.8%)    CreateSiFiveMetadata
    0.0005 (  0.0%)    0.0005 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1516 (  5.4%)    0.1516 (  9.2%)    'firrtl.module' Pipeline
    0.0099 (  0.4%)    0.0099 (  0.6%)      DropName
    0.1416 (  5.1%)    0.1416 (  8.6%)      Canonicalizer
    0.0156 (  0.6%)    0.0156 (  0.9%)    IMDeadCodeElim
    0.0012 (  0.0%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0368 (  1.3%)    0.0368 (  2.2%)  LowerFIRRTLToHW
    0.0008 (  0.0%)    0.0008 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0183 (  0.7%)    0.0183 (  1.1%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0465 (  1.7%)    0.0465 (  2.8%)  'hw.module' Pipeline
    0.0124 (  0.4%)    0.0124 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0212 (  0.8%)    0.0212 (  1.3%)    Canonicalizer
    0.0086 (  0.3%)    0.0086 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0042 (  0.1%)    0.0042 (  0.3%)    HWCleanup
    0.0051 (  0.2%)    0.0051 (  0.3%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0049 (  0.2%)    0.0049 (  0.3%)    PrettifyVerilog
    0.0045 (  0.2%)    0.0045 (  0.3%)  StripDebugInfoWithPred
    0.0300 (  1.1%)    0.0300 (  1.8%)  ExportVerilog
    0.0014 (  0.0%)    0.0014 (  0.1%)  Rest
    2.7878 (100.0%)    1.6497 (100.0%)  Total

{
  totalTime: 1.664,
  maxMemory: 73248768
}
