{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637391907659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637391907667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 23:05:07 2021 " "Processing started: Fri Nov 19 23:05:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637391907667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637391907667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637391907667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637391908269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637391908269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdff.v 1 1 " "Found 1 design units, including 1 entities, in source file vdff.v" { { "Info" "ISGN_ENTITY_NAME" "1 vDFF " "Found entity 1: vDFF" {  } { { "vDFF.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/vDFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637391919880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637391919880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637391919888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637391919888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637391919894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637391919894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vDFF_w_Load " "Found entity 1: vDFF_w_Load" {  } { { "RAM.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637391919900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637391919900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_top.v 3 3 " "Found 3 design units, including 3 entities, in source file lab6_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_top " "Found entity 1: lab6_top" {  } { { "lab6_top.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/lab6_top.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637391919906 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "lab6_top.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/lab6_top.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637391919906 ""} { "Info" "ISGN_ENTITY_NAME" "3 sseg " "Found entity 3: sseg" {  } { { "lab6_top.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/lab6_top.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637391919906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637391919906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucreg.v 1 1 " "Found 1 design units, including 1 entities, in source file instrucreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrucreg " "Found entity 1: instrucreg" {  } { { "instrucreg.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/instrucreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637391919912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637391919912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucdec.v 1 1 " "Found 1 design units, including 1 entities, in source file instrucdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrucDec " "Found entity 1: instrucDec" {  } { { "instrucDec.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/instrucDec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637391919919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637391919919 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Dec38 Dec38.v " "Entity \"Dec38\" obtained from \"Dec38.v\" instead of from Quartus Prime megafunction library" {  } { { "Dec38.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/Dec38.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1637391919925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec38.v 1 1 " "Found 1 design units, including 1 entities, in source file dec38.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec38 " "Found entity 1: Dec38" {  } { { "Dec38.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/Dec38.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637391919926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637391919926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637391919931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637391919931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637391919938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637391919938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_fsm " "Found entity 1: controller_fsm" {  } { { "controller_fsm.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/controller_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637391919945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637391919945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637391919952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637391919952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637391919991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucreg instrucreg:instrucreg_1 " "Elaborating entity \"instrucreg\" for hierarchy \"instrucreg:instrucreg_1\"" {  } { { "cpu.v" "instrucreg_1" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/cpu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637391919994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucDec instrucDec:instrucDec_1 " "Elaborating entity \"instrucDec\" for hierarchy \"instrucDec:instrucDec_1\"" {  } { { "cpu.v" "instrucDec_1" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/cpu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637391919997 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "instrucDec.v(28) " "Verilog HDL Case Statement information at instrucDec.v(28): all case item expressions in this case statement are onehot" {  } { { "instrucDec.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/instrucDec.v" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1637391919998 "|cpu|instrucDec:instrucDec_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_1 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_1\"" {  } { { "cpu.v" "datapath_1" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/cpu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637391920001 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath.v(17) " "Verilog HDL Case Statement information at datapath.v(17): all case item expressions in this case statement are onehot" {  } { { "datapath.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/datapath.v" 17 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1637391920003 "|cpu|datapath:datapath_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:datapath_1\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"datapath:datapath_1\|regfile:REGFILE\"" {  } { { "datapath.v" "REGFILE" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637391920004 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "regfile.v(29) " "Verilog HDL Case Statement information at regfile.v(29): all case item expressions in this case statement are onehot" {  } { { "regfile.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/regfile.v" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1637391920011 "|cpu|datapath:datapath_1|regfile:REGFILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec38 datapath:datapath_1\|regfile:REGFILE\|Dec38:reg_Dec38_1 " "Elaborating entity \"Dec38\" for hierarchy \"datapath:datapath_1\|regfile:REGFILE\|Dec38:reg_Dec38_1\"" {  } { { "regfile.v" "reg_Dec38_1" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/regfile.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637391920013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Dec38.v(5) " "Verilog HDL assignment warning at Dec38.v(5): truncated value with size 32 to match size of target (8)" {  } { { "Dec38.v" "" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/Dec38.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637391920014 "|cpu|datapath:datapath_1|regfile:REGFILE|Dec38:reg_Dec38_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF_w_Load datapath:datapath_1\|regfile:REGFILE\|vDFF_w_Load:Reg7 " "Elaborating entity \"vDFF_w_Load\" for hierarchy \"datapath:datapath_1\|regfile:REGFILE\|vDFF_w_Load:Reg7\"" {  } { { "regfile.v" "Reg7" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/regfile.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637391920017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter datapath:datapath_1\|shifter:U1 " "Elaborating entity \"shifter\" for hierarchy \"datapath:datapath_1\|shifter:U1\"" {  } { { "datapath.v" "U1" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637391920028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:datapath_1\|ALU:U2 " "Elaborating entity \"ALU\" for hierarchy \"datapath:datapath_1\|ALU:U2\"" {  } { { "datapath.v" "U2" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/datapath.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637391920031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF_w_Load datapath:datapath_1\|vDFF_w_Load:status " "Elaborating entity \"vDFF_w_Load\" for hierarchy \"datapath:datapath_1\|vDFF_w_Load:status\"" {  } { { "datapath.v" "status" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637391920035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_fsm controller_fsm:controller_fsm_1 " "Elaborating entity \"controller_fsm\" for hierarchy \"controller_fsm:controller_fsm_1\"" {  } { { "cpu.v" "controller_fsm_1" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/cpu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637391920037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF controller_fsm:controller_fsm_1\|vDFF:STATE " "Elaborating entity \"vDFF\" for hierarchy \"controller_fsm:controller_fsm_1\|vDFF:STATE\"" {  } { { "controller_fsm.v" "STATE" { Text "C:/Users/jadan/OneDrive/Desktop/CPEN Labs/controller_fsm.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637391920040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637391921009 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637391921662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637391921662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "414 " "Implemented 414 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637391921729 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637391921729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "374 " "Implemented 374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637391921729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637391921729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637391921758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 23:05:21 2021 " "Processing ended: Fri Nov 19 23:05:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637391921758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637391921758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637391921758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637391921758 ""}
