
VCU2025.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097f0  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  080099a0  080099a0  0000a9a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ac8  08009ac8  0000b060  2**0
                  CONTENTS
  4 .ARM          00000000  08009ac8  08009ac8  0000b060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009ac8  08009ac8  0000b060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ac8  08009ac8  0000aac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009acc  08009acc  0000aacc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08009ad0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ce4  20000060  08009b30  0000b060  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001d44  08009b30  0000bd44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001eed0  00000000  00000000  0000b090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040fd  00000000  00000000  00029f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001aa0  00000000  00000000  0002e060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014a9  00000000  00000000  0002fb00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bb2a  00000000  00000000  00030fa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e37c  00000000  00000000  0005cad3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010e3f1  00000000  00000000  0007ae4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00189240  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000074d8  00000000  00000000  00189284  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0019075c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000060 	.word	0x20000060
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009988 	.word	0x08009988

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000064 	.word	0x20000064
 80001ec:	08009988 	.word	0x08009988

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	@ 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__aeabi_d2uiz>:
 800098c:	004a      	lsls	r2, r1, #1
 800098e:	d211      	bcs.n	80009b4 <__aeabi_d2uiz+0x28>
 8000990:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000994:	d211      	bcs.n	80009ba <__aeabi_d2uiz+0x2e>
 8000996:	d50d      	bpl.n	80009b4 <__aeabi_d2uiz+0x28>
 8000998:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800099c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009a0:	d40e      	bmi.n	80009c0 <__aeabi_d2uiz+0x34>
 80009a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ae:	fa23 f002 	lsr.w	r0, r3, r2
 80009b2:	4770      	bx	lr
 80009b4:	f04f 0000 	mov.w	r0, #0
 80009b8:	4770      	bx	lr
 80009ba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009be:	d102      	bne.n	80009c6 <__aeabi_d2uiz+0x3a>
 80009c0:	f04f 30ff 	mov.w	r0, #4294967295
 80009c4:	4770      	bx	lr
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	4770      	bx	lr

080009cc <__aeabi_d2f>:
 80009cc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009d0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009d4:	bf24      	itt	cs
 80009d6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009da:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009de:	d90d      	bls.n	80009fc <__aeabi_d2f+0x30>
 80009e0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009e4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009e8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009ec:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009f0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009f4:	bf08      	it	eq
 80009f6:	f020 0001 	biceq.w	r0, r0, #1
 80009fa:	4770      	bx	lr
 80009fc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a00:	d121      	bne.n	8000a46 <__aeabi_d2f+0x7a>
 8000a02:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a06:	bfbc      	itt	lt
 8000a08:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a0c:	4770      	bxlt	lr
 8000a0e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a16:	f1c2 0218 	rsb	r2, r2, #24
 8000a1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a22:	fa20 f002 	lsr.w	r0, r0, r2
 8000a26:	bf18      	it	ne
 8000a28:	f040 0001 	orrne.w	r0, r0, #1
 8000a2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a38:	ea40 000c 	orr.w	r0, r0, ip
 8000a3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a44:	e7cc      	b.n	80009e0 <__aeabi_d2f+0x14>
 8000a46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a4a:	d107      	bne.n	8000a5c <__aeabi_d2f+0x90>
 8000a4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a50:	bf1e      	ittt	ne
 8000a52:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a56:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a5a:	4770      	bxne	lr
 8000a5c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a60:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a64:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	0000      	movs	r0, r0
	...

08000a70 <INA226_Initialize>:
#include <INA226.h>
#include <stdio.h>
#include <math.h>

//Initialize INA226 Component using max current expected and resistance of shunt resistor.
HAL_StatusTypeDef  INA226_Initialize(INA226_t *dev, I2C_HandleTypeDef *i2cHandle, float maxCurrent, float shuntResistance ){
 8000a70:	b5b0      	push	{r4, r5, r7, lr}
 8000a72:	b086      	sub	sp, #24
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	60f8      	str	r0, [r7, #12]
 8000a78:	60b9      	str	r1, [r7, #8]
 8000a7a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000a7e:	edc7 0a00 	vstr	s1, [r7]
	dev->i2cHandle = i2cHandle;
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	68ba      	ldr	r2, [r7, #8]
 8000a86:	601a      	str	r2, [r3, #0]
	dev->config = 0;
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	829a      	strh	r2, [r3, #20]
	dev->shuntVoltage = 0; //max is 81.92mV
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	2200      	movs	r2, #0
 8000a92:	82da      	strh	r2, [r3, #22]
	dev->busVoltage = 0;
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	2200      	movs	r2, #0
 8000a98:	831a      	strh	r2, [r3, #24]
	dev->power = 0;
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	f04f 0200 	mov.w	r2, #0
 8000aa0:	61da      	str	r2, [r3, #28]
	dev->current = 0;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	f04f 0200 	mov.w	r2, #0
 8000aa8:	621a      	str	r2, [r3, #32]
	dev->calibration = 0;
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	f04f 0200 	mov.w	r2, #0
 8000ab0:	625a      	str	r2, [r3, #36]	@ 0x24

	//Current LSB = (Maximum Expected Current)/2^15
	dev->current_LSB = (maxCurrent) / pow(2, 15); // 10A
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	f7ff fd00 	bl	80004b8 <__aeabi_f2d>
 8000ab8:	f04f 0200 	mov.w	r2, #0
 8000abc:	4b46      	ldr	r3, [pc, #280]	@ (8000bd8 <INA226_Initialize+0x168>)
 8000abe:	f7ff fe7d 	bl	80007bc <__aeabi_ddiv>
 8000ac2:	4602      	mov	r2, r0
 8000ac4:	460b      	mov	r3, r1
 8000ac6:	68f9      	ldr	r1, [r7, #12]
 8000ac8:	e9c1 2302 	strd	r2, r3, [r1, #8]
	dev->rShunt = shuntResistance; //20 mOHM
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	683a      	ldr	r2, [r7, #0]
 8000ad0:	611a      	str	r2, [r3, #16]

	//store # of errors to check for issues
	uint8_t errNum = 0;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	75fb      	strb	r3, [r7, #23]


	//Check device manufacturing and DIE ID


	status = INA226_ReadRegister(dev,INA226_MANUF_ID_REG , &regData);
 8000ad6:	f107 0314 	add.w	r3, r7, #20
 8000ada:	461a      	mov	r2, r3
 8000adc:	21fe      	movs	r1, #254	@ 0xfe
 8000ade:	68f8      	ldr	r0, [r7, #12]
 8000ae0:	f000 f87c 	bl	8000bdc <INA226_ReadRegister>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	75bb      	strb	r3, [r7, #22]

	if(regData != INA226_MANUF_ID){
 8000ae8:	8abb      	ldrh	r3, [r7, #20]
 8000aea:	f245 4249 	movw	r2, #21577	@ 0x5449
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d001      	beq.n	8000af6 <INA226_Initialize+0x86>
		//leave since ID doesn't match
		return 255;
 8000af2:	23ff      	movs	r3, #255	@ 0xff
 8000af4:	e066      	b.n	8000bc4 <INA226_Initialize+0x154>
	}

	status = INA226_ReadRegister(dev,INA226_DIE_ID_REG, &regData);
 8000af6:	f107 0314 	add.w	r3, r7, #20
 8000afa:	461a      	mov	r2, r3
 8000afc:	21ff      	movs	r1, #255	@ 0xff
 8000afe:	68f8      	ldr	r0, [r7, #12]
 8000b00:	f000 f86c 	bl	8000bdc <INA226_ReadRegister>
 8000b04:	4603      	mov	r3, r0
 8000b06:	75bb      	strb	r3, [r7, #22]

	if(regData != INA226_DIE_ID){
 8000b08:	8abb      	ldrh	r3, [r7, #20]
 8000b0a:	f242 2260 	movw	r2, #8800	@ 0x2260
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d001      	beq.n	8000b16 <INA226_Initialize+0xa6>
		//leave since ID doesn't match
		return 255;
 8000b12:	23ff      	movs	r3, #255	@ 0xff
 8000b14:	e056      	b.n	8000bc4 <INA226_Initialize+0x154>

	//Configutation Register: Sets different measuring parameters (Page 22-23)
	  // Bit(B)15 -> reset, B11-B9 -> determines average # of samples taken, B8-6 -> Bus Voltage Conversion Time(CT)
	  // B5-B3 -> Shunt Voltage CT, B2-B0 -> Operating Mode (probing timeframe)

	status = INA226_ReadRegister(dev,INA226_CONFIG_REG , &regData);
 8000b16:	f107 0314 	add.w	r3, r7, #20
 8000b1a:	461a      	mov	r2, r3
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	68f8      	ldr	r0, [r7, #12]
 8000b20:	f000 f85c 	bl	8000bdc <INA226_ReadRegister>
 8000b24:	4603      	mov	r3, r0
 8000b26:	75bb      	strb	r3, [r7, #22]
	errNum += (status != HAL_OK);
 8000b28:	7dbb      	ldrb	r3, [r7, #22]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	bf14      	ite	ne
 8000b2e:	2301      	movne	r3, #1
 8000b30:	2300      	moveq	r3, #0
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	461a      	mov	r2, r3
 8000b36:	7dfb      	ldrb	r3, [r7, #23]
 8000b38:	4413      	add	r3, r2
 8000b3a:	75fb      	strb	r3, [r7, #23]
	dev->config = regData;
 8000b3c:	8aba      	ldrh	r2, [r7, #20]
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	829a      	strh	r2, [r3, #20]


	//calibration register value (page 15)
	CAL = (0.00512)/(dev->current_LSB * shuntResistance);
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8000b48:	6838      	ldr	r0, [r7, #0]
 8000b4a:	f7ff fcb5 	bl	80004b8 <__aeabi_f2d>
 8000b4e:	4602      	mov	r2, r0
 8000b50:	460b      	mov	r3, r1
 8000b52:	4620      	mov	r0, r4
 8000b54:	4629      	mov	r1, r5
 8000b56:	f7ff fd07 	bl	8000568 <__aeabi_dmul>
 8000b5a:	4602      	mov	r2, r0
 8000b5c:	460b      	mov	r3, r1
 8000b5e:	a11c      	add	r1, pc, #112	@ (adr r1, 8000bd0 <INA226_Initialize+0x160>)
 8000b60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000b64:	f7ff fe2a 	bl	80007bc <__aeabi_ddiv>
 8000b68:	4602      	mov	r2, r0
 8000b6a:	460b      	mov	r3, r1
 8000b6c:	4610      	mov	r0, r2
 8000b6e:	4619      	mov	r1, r3
 8000b70:	f7ff ff0c 	bl	800098c <__aeabi_d2uiz>
 8000b74:	4603      	mov	r3, r0
 8000b76:	b29b      	uxth	r3, r3
 8000b78:	827b      	strh	r3, [r7, #18]
	status = INA226_WriteRegister(dev, INA226_CALIB_REG, &CAL);
 8000b7a:	f107 0312 	add.w	r3, r7, #18
 8000b7e:	461a      	mov	r2, r3
 8000b80:	2105      	movs	r1, #5
 8000b82:	68f8      	ldr	r0, [r7, #12]
 8000b84:	f000 f855 	bl	8000c32 <INA226_WriteRegister>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	75bb      	strb	r3, [r7, #22]
	status = INA226_ReadRegister(dev,INA226_CALIB_REG , &regData);
 8000b8c:	f107 0314 	add.w	r3, r7, #20
 8000b90:	461a      	mov	r2, r3
 8000b92:	2105      	movs	r1, #5
 8000b94:	68f8      	ldr	r0, [r7, #12]
 8000b96:	f000 f821 	bl	8000bdc <INA226_ReadRegister>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	75bb      	strb	r3, [r7, #22]
	errNum += (status != HAL_OK);
 8000b9e:	7dbb      	ldrb	r3, [r7, #22]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	bf14      	ite	ne
 8000ba4:	2301      	movne	r3, #1
 8000ba6:	2300      	moveq	r3, #0
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	461a      	mov	r2, r3
 8000bac:	7dfb      	ldrb	r3, [r7, #23]
 8000bae:	4413      	add	r3, r2
 8000bb0:	75fb      	strb	r3, [r7, #23]
	dev->calibration = regData;
 8000bb2:	8abb      	ldrh	r3, [r7, #20]
 8000bb4:	ee07 3a90 	vmov	s15, r3
 8000bb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	return HAL_OK;
 8000bc2:	2300      	movs	r3, #0
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3718      	adds	r7, #24
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bdb0      	pop	{r4, r5, r7, pc}
 8000bcc:	f3af 8000 	nop.w
 8000bd0:	88e368f1 	.word	0x88e368f1
 8000bd4:	3f74f8b5 	.word	0x3f74f8b5
 8000bd8:	40e00000 	.word	0x40e00000

08000bdc <INA226_ReadRegister>:



//Low Level Functions

HAL_StatusTypeDef INA226_ReadRegister(INA226_t *dev, uint8_t reg, uint16_t *data){
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b08a      	sub	sp, #40	@ 0x28
 8000be0:	af04      	add	r7, sp, #16
 8000be2:	60f8      	str	r0, [r7, #12]
 8000be4:	460b      	mov	r3, r1
 8000be6:	607a      	str	r2, [r7, #4]
 8000be8:	72fb      	strb	r3, [r7, #11]
    // Read 2 bytes (16 bits) from the register
	uint8_t temp[2];
	HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Read(dev->i2cHandle, INA226_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT,temp, 2, HAL_MAX_DELAY);
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	6818      	ldr	r0, [r3, #0]
 8000bee:	7afb      	ldrb	r3, [r7, #11]
 8000bf0:	b29a      	uxth	r2, r3
 8000bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bf6:	9302      	str	r3, [sp, #8]
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	9301      	str	r3, [sp, #4]
 8000bfc:	f107 0310 	add.w	r3, r7, #16
 8000c00:	9300      	str	r3, [sp, #0]
 8000c02:	2301      	movs	r3, #1
 8000c04:	2188      	movs	r1, #136	@ 0x88
 8000c06:	f003 f875 	bl	8003cf4 <HAL_I2C_Mem_Read>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	75fb      	strb	r3, [r7, #23]
    //temp is full rn
    uint16_t alldata;

    //Index first, beacause it reads LSB first
    alldata = (uint16_t)temp[0];
 8000c0e:	7c3b      	ldrb	r3, [r7, #16]
 8000c10:	82bb      	strh	r3, [r7, #20]

    //shift regdata left 8 so # is xxxxxxxx00000000
    alldata = (alldata << 8);
 8000c12:	8abb      	ldrh	r3, [r7, #20]
 8000c14:	021b      	lsls	r3, r3, #8
 8000c16:	82bb      	strh	r3, [r7, #20]
    alldata = alldata | (uint16_t)temp[1];
 8000c18:	7c7b      	ldrb	r3, [r7, #17]
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	8abb      	ldrh	r3, [r7, #20]
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	82bb      	strh	r3, [r7, #20]
    *data = alldata;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	8aba      	ldrh	r2, [r7, #20]
 8000c26:	801a      	strh	r2, [r3, #0]
    return status;
 8000c28:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3718      	adds	r7, #24
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <INA226_WriteRegister>:

HAL_StatusTypeDef INA226_WriteRegister(INA226_t *dev, uint8_t reg, uint16_t *data){
 8000c32:	b580      	push	{r7, lr}
 8000c34:	b08a      	sub	sp, #40	@ 0x28
 8000c36:	af04      	add	r7, sp, #16
 8000c38:	60f8      	str	r0, [r7, #12]
 8000c3a:	460b      	mov	r3, r1
 8000c3c:	607a      	str	r2, [r7, #4]
 8000c3e:	72fb      	strb	r3, [r7, #11]
    // Write 2 bytes (16 bits) to the specified register
	uint16_t passData = ((*data >> 8) | (*data << 8));
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	881b      	ldrh	r3, [r3, #0]
 8000c44:	0a1b      	lsrs	r3, r3, #8
 8000c46:	b29b      	uxth	r3, r3
 8000c48:	b21a      	sxth	r2, r3
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	881b      	ldrh	r3, [r3, #0]
 8000c4e:	021b      	lsls	r3, r3, #8
 8000c50:	b21b      	sxth	r3, r3
 8000c52:	4313      	orrs	r3, r2
 8000c54:	b21b      	sxth	r3, r3
 8000c56:	b29b      	uxth	r3, r3
 8000c58:	82bb      	strh	r3, [r7, #20]
	HAL_StatusTypeDef status;



	//Pass in a pointer to the 16 bit # as an 8 bit pointer, but use length 2 to write 2 bits.
    status = HAL_I2C_Mem_Write(dev->i2cHandle, INA226_I2C_ADDR, (uint16_t)reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&passData, 2, HAL_MAX_DELAY);
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	6818      	ldr	r0, [r3, #0]
 8000c5e:	7afb      	ldrb	r3, [r7, #11]
 8000c60:	b29a      	uxth	r2, r3
 8000c62:	f04f 33ff 	mov.w	r3, #4294967295
 8000c66:	9302      	str	r3, [sp, #8]
 8000c68:	2302      	movs	r3, #2
 8000c6a:	9301      	str	r3, [sp, #4]
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	9300      	str	r3, [sp, #0]
 8000c72:	2301      	movs	r3, #1
 8000c74:	2188      	movs	r1, #136	@ 0x88
 8000c76:	f002 ff29 	bl	8003acc <HAL_I2C_Mem_Write>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	75fb      	strb	r3, [r7, #23]
    return status;
 8000c7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	3718      	adds	r7, #24
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}

08000c88 <getCurrentAmp>:

// return current value after multiplication
float getCurrentAmp(INA226_t *dev){
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b086      	sub	sp, #24
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
	uint16_t regData;
	float currentData;
	float rawVoltage;
	INA226_ReadRegister(dev, INA226_SHUNT_VOLT_REG, &regData);
 8000c90:	f107 030e 	add.w	r3, r7, #14
 8000c94:	461a      	mov	r2, r3
 8000c96:	2101      	movs	r1, #1
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f7ff ff9f 	bl	8000bdc <INA226_ReadRegister>
	rawVoltage = (float)regData * 81.82 / 32768;
 8000c9e:	89fb      	ldrh	r3, [r7, #14]
 8000ca0:	ee07 3a90 	vmov	s15, r3
 8000ca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ca8:	ee17 0a90 	vmov	r0, s15
 8000cac:	f7ff fc04 	bl	80004b8 <__aeabi_f2d>
 8000cb0:	a321      	add	r3, pc, #132	@ (adr r3, 8000d38 <getCurrentAmp+0xb0>)
 8000cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cb6:	f7ff fc57 	bl	8000568 <__aeabi_dmul>
 8000cba:	4602      	mov	r2, r0
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	4610      	mov	r0, r2
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	f04f 0200 	mov.w	r2, #0
 8000cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d30 <getCurrentAmp+0xa8>)
 8000cc8:	f7ff fd78 	bl	80007bc <__aeabi_ddiv>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	460b      	mov	r3, r1
 8000cd0:	4610      	mov	r0, r2
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	f7ff fe7a 	bl	80009cc <__aeabi_d2f>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	617b      	str	r3, [r7, #20]
	currentData = ((rawVoltage/0.02)/1000); //mA to A
 8000cdc:	6978      	ldr	r0, [r7, #20]
 8000cde:	f7ff fbeb 	bl	80004b8 <__aeabi_f2d>
 8000ce2:	a311      	add	r3, pc, #68	@ (adr r3, 8000d28 <getCurrentAmp+0xa0>)
 8000ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ce8:	f7ff fd68 	bl	80007bc <__aeabi_ddiv>
 8000cec:	4602      	mov	r2, r0
 8000cee:	460b      	mov	r3, r1
 8000cf0:	4610      	mov	r0, r2
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	f04f 0200 	mov.w	r2, #0
 8000cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8000d34 <getCurrentAmp+0xac>)
 8000cfa:	f7ff fd5f 	bl	80007bc <__aeabi_ddiv>
 8000cfe:	4602      	mov	r2, r0
 8000d00:	460b      	mov	r3, r1
 8000d02:	4610      	mov	r0, r2
 8000d04:	4619      	mov	r1, r3
 8000d06:	f7ff fe61 	bl	80009cc <__aeabi_d2f>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	613b      	str	r3, [r7, #16]
	dev->current = currentData;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	693a      	ldr	r2, [r7, #16]
 8000d12:	621a      	str	r2, [r3, #32]
	return currentData;
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	ee07 3a90 	vmov	s15, r3
}
 8000d1a:	eeb0 0a67 	vmov.f32	s0, s15
 8000d1e:	3718      	adds	r7, #24
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	f3af 8000 	nop.w
 8000d28:	47ae147b 	.word	0x47ae147b
 8000d2c:	3f947ae1 	.word	0x3f947ae1
 8000d30:	40e00000 	.word	0x40e00000
 8000d34:	408f4000 	.word	0x408f4000
 8000d38:	e147ae14 	.word	0xe147ae14
 8000d3c:	4054747a 	.word	0x4054747a

08000d40 <getPowerWatt>:

// return power value after multiplication
float getPowerWatt(INA226_t *dev){
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
	uint16_t regData;
	float rawBusVoltage;
	float powerData;
	INA226_ReadRegister(dev, INA226_BUS_VOLT_REG,&regData);
 8000d48:	f107 030e 	add.w	r3, r7, #14
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	2102      	movs	r1, #2
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f7ff ff43 	bl	8000bdc <INA226_ReadRegister>
	rawBusVoltage = (float)regData * 40.96 / 32768;
 8000d56:	89fb      	ldrh	r3, [r7, #14]
 8000d58:	ee07 3a90 	vmov	s15, r3
 8000d5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d60:	ee17 0a90 	vmov	r0, s15
 8000d64:	f7ff fba8 	bl	80004b8 <__aeabi_f2d>
 8000d68:	a314      	add	r3, pc, #80	@ (adr r3, 8000dbc <getPowerWatt+0x7c>)
 8000d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d6e:	f7ff fbfb 	bl	8000568 <__aeabi_dmul>
 8000d72:	4602      	mov	r2, r0
 8000d74:	460b      	mov	r3, r1
 8000d76:	4610      	mov	r0, r2
 8000d78:	4619      	mov	r1, r3
 8000d7a:	f04f 0200 	mov.w	r2, #0
 8000d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000db8 <getPowerWatt+0x78>)
 8000d80:	f7ff fd1c 	bl	80007bc <__aeabi_ddiv>
 8000d84:	4602      	mov	r2, r0
 8000d86:	460b      	mov	r3, r1
 8000d88:	4610      	mov	r0, r2
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	f7ff fe1e 	bl	80009cc <__aeabi_d2f>
 8000d90:	4603      	mov	r3, r0
 8000d92:	617b      	str	r3, [r7, #20]
	powerData = (rawBusVoltage*dev->current);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	edd3 7a08 	vldr	s15, [r3, #32]
 8000d9a:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000da2:	edc7 7a04 	vstr	s15, [r7, #16]
	return powerData;
 8000da6:	693b      	ldr	r3, [r7, #16]
 8000da8:	ee07 3a90 	vmov	s15, r3
}
 8000dac:	eeb0 0a67 	vmov.f32	s0, s15
 8000db0:	3718      	adds	r7, #24
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40e00000 	.word	0x40e00000
 8000dbc:	47ae147b 	.word	0x47ae147b
 8000dc0:	40447ae1 	.word	0x40447ae1

08000dc4 <HAL_GPIO_EXTI_Callback>:
uint8_t TxData_status[8] = { 0 };
uint32_t TxMailbox_status = { 0 };

//CAN transmission
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
{
 8000dc4:	b5b0      	push	{r4, r5, r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	80fb      	strh	r3, [r7, #6]
	if (GPIO_PIN == GPIO_PIN_13) {
 8000dce:	88fb      	ldrh	r3, [r7, #6]
 8000dd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000dd4:	d149      	bne.n	8000e6a <HAL_GPIO_EXTI_Callback+0xa6>
    TxData_status[1] = 0; // Reset status byte
 8000dd6:	4b27      	ldr	r3, [pc, #156]	@ (8000e74 <HAL_GPIO_EXTI_Callback+0xb0>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	705a      	strb	r2, [r3, #1]
    // for byte 1, bit 0 = mc, bit 1 = array, bit 2 = kill switch
    if (mc_main_ctrl)
 8000ddc:	4b26      	ldr	r3, [pc, #152]	@ (8000e78 <HAL_GPIO_EXTI_Callback+0xb4>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d006      	beq.n	8000df2 <HAL_GPIO_EXTI_Callback+0x2e>
        TxData_status[1] |= (1 << 0); // Bit 0 = MC status
 8000de4:	4b23      	ldr	r3, [pc, #140]	@ (8000e74 <HAL_GPIO_EXTI_Callback+0xb0>)
 8000de6:	785b      	ldrb	r3, [r3, #1]
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	b2da      	uxtb	r2, r3
 8000dee:	4b21      	ldr	r3, [pc, #132]	@ (8000e74 <HAL_GPIO_EXTI_Callback+0xb0>)
 8000df0:	705a      	strb	r2, [r3, #1]
    if (array)
 8000df2:	4b22      	ldr	r3, [pc, #136]	@ (8000e7c <HAL_GPIO_EXTI_Callback+0xb8>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d006      	beq.n	8000e08 <HAL_GPIO_EXTI_Callback+0x44>
        TxData_status[1] |= (1 << 1); // Bit 1 = Array status
 8000dfa:	4b1e      	ldr	r3, [pc, #120]	@ (8000e74 <HAL_GPIO_EXTI_Callback+0xb0>)
 8000dfc:	785b      	ldrb	r3, [r3, #1]
 8000dfe:	f043 0302 	orr.w	r3, r3, #2
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	4b1b      	ldr	r3, [pc, #108]	@ (8000e74 <HAL_GPIO_EXTI_Callback+0xb0>)
 8000e06:	705a      	strb	r2, [r3, #1]
    if (direction)
 8000e08:	4b1d      	ldr	r3, [pc, #116]	@ (8000e80 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d006      	beq.n	8000e1e <HAL_GPIO_EXTI_Callback+0x5a>
        TxData_status[1] |= (1 << 3); // Bit 3 = Direction status
 8000e10:	4b18      	ldr	r3, [pc, #96]	@ (8000e74 <HAL_GPIO_EXTI_Callback+0xb0>)
 8000e12:	785b      	ldrb	r3, [r3, #1]
 8000e14:	f043 0308 	orr.w	r3, r3, #8
 8000e18:	b2da      	uxtb	r2, r3
 8000e1a:	4b16      	ldr	r3, [pc, #88]	@ (8000e74 <HAL_GPIO_EXTI_Callback+0xb0>)
 8000e1c:	705a      	strb	r2, [r3, #1]
    // kill switch?

		while(!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1));
 8000e1e:	bf00      	nop
 8000e20:	4818      	ldr	r0, [pc, #96]	@ (8000e84 <HAL_GPIO_EXTI_Callback+0xc0>)
 8000e22:	f001 fd23 	bl	800286c <HAL_CAN_GetTxMailboxesFreeLevel>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d0f9      	beq.n	8000e20 <HAL_GPIO_EXTI_Callback+0x5c>
		HAL_StatusTypeDef status;
		status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader_status, TxData_status, &TxMailbox_status);
 8000e2c:	4b16      	ldr	r3, [pc, #88]	@ (8000e88 <HAL_GPIO_EXTI_Callback+0xc4>)
 8000e2e:	4a11      	ldr	r2, [pc, #68]	@ (8000e74 <HAL_GPIO_EXTI_Callback+0xb0>)
 8000e30:	4916      	ldr	r1, [pc, #88]	@ (8000e8c <HAL_GPIO_EXTI_Callback+0xc8>)
 8000e32:	4814      	ldr	r0, [pc, #80]	@ (8000e84 <HAL_GPIO_EXTI_Callback+0xc0>)
 8000e34:	f001 fc4a 	bl	80026cc <HAL_CAN_AddTxMessage>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	73fb      	strb	r3, [r7, #15]
		messages_sent++;
 8000e3c:	4b14      	ldr	r3, [pc, #80]	@ (8000e90 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e42:	1c54      	adds	r4, r2, #1
 8000e44:	f143 0500 	adc.w	r5, r3, #0
 8000e48:	4b11      	ldr	r3, [pc, #68]	@ (8000e90 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000e4a:	e9c3 4500 	strd	r4, r5, [r3]
		if (status == HAL_ERROR){
 8000e4e:	7bfb      	ldrb	r3, [r7, #15]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d102      	bne.n	8000e5a <HAL_GPIO_EXTI_Callback+0x96>
			Error_Handler();
 8000e54:	f000 fed2 	bl	8001bfc <Error_Handler>
		}
		else if(status == HAL_BUSY){
			HAL_CAN_BUSY++;
		}
	}
}
 8000e58:	e007      	b.n	8000e6a <HAL_GPIO_EXTI_Callback+0xa6>
		else if(status == HAL_BUSY){
 8000e5a:	7bfb      	ldrb	r3, [r7, #15]
 8000e5c:	2b02      	cmp	r3, #2
 8000e5e:	d104      	bne.n	8000e6a <HAL_GPIO_EXTI_Callback+0xa6>
			HAL_CAN_BUSY++;
 8000e60:	4b0c      	ldr	r3, [pc, #48]	@ (8000e94 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	3301      	adds	r3, #1
 8000e66:	4a0b      	ldr	r2, [pc, #44]	@ (8000e94 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000e68:	6013      	str	r3, [r2, #0]
}
 8000e6a:	bf00      	nop
 8000e6c:	3710      	adds	r7, #16
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bdb0      	pop	{r4, r5, r7, pc}
 8000e72:	bf00      	nop
 8000e74:	200001d8 	.word	0x200001d8
 8000e78:	200001a1 	.word	0x200001a1
 8000e7c:	200001a2 	.word	0x200001a2
 8000e80:	200001a0 	.word	0x200001a0
 8000e84:	2000007c 	.word	0x2000007c
 8000e88:	200001e0 	.word	0x200001e0
 8000e8c:	200001c0 	.word	0x200001c0
 8000e90:	200001b8 	.word	0x200001b8
 8000e94:	200001b4 	.word	0x200001b4

08000e98 <HAL_CAN_RxFifo0MsgPendingCallback>:

// Can reception
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08c      	sub	sp, #48	@ 0x30
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  uint8_t RxData[8] = { 0 };  // Array to store the received data
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  CAN_RxHeaderTypeDef RxHeader;
  if (HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8000ea8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000eac:	f107 020c 	add.w	r2, r7, #12
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	6878      	ldr	r0, [r7, #4]
 8000eb4:	f001 fd0f 	bl	80028d6 <HAL_CAN_GetRxMessage>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
  {
    Error_Handler();
 8000ebe:	f000 fe9d 	bl	8001bfc <Error_Handler>
  }
  if (RxHeader.StdId == 0x000 && RxHeader.IDE == CAN_ID_STD)
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d117      	bne.n	8000ef8 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d114      	bne.n	8000ef8 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>
  {
	  if (RxData[0] == 0) {
 8000ece:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d110      	bne.n	8000ef8 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>
      last_throttle_recieved_tick = HAL_GetTick();
 8000ed6:	f001 f9a9 	bl	800222c <HAL_GetTick>
 8000eda:	4603      	mov	r3, r0
 8000edc:	4a64      	ldr	r2, [pc, #400]	@ (8001070 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d8>)
 8000ede:	6013      	str	r3, [r2, #0]
		  throttle = (uint16_t)RxData[2]<<8 | RxData[1];
 8000ee0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000ee4:	021b      	lsls	r3, r3, #8
 8000ee6:	b21a      	sxth	r2, r3
 8000ee8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8000eec:	b21b      	sxth	r3, r3
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	b21b      	sxth	r3, r3
 8000ef2:	b29a      	uxth	r2, r3
 8000ef4:	4b5f      	ldr	r3, [pc, #380]	@ (8001074 <HAL_CAN_RxFifo0MsgPendingCallback+0x1dc>)
 8000ef6:	801a      	strh	r2, [r3, #0]
	  }
  }
  if (RxHeader.StdId == 0x7FF && RxHeader.IDE == CAN_ID_STD) {
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000efe:	4293      	cmp	r3, r2
 8000f00:	f040 80b1 	bne.w	8001066 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ce>
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	f040 80ad 	bne.w	8001066 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ce>
	  if(RxData[0] == 1){
 8000f0c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	f040 80a8 	bne.w	8001066 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ce>
		  //ignition switch
		  if((RxData[1] & 0x01) != 0x00){

		  }

		  if((RxData[1] & 0x02) != 0x00){
 8000f16:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8000f1a:	f003 0302 	and.w	r3, r3, #2
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d003      	beq.n	8000f2a <HAL_CAN_RxFifo0MsgPendingCallback+0x92>
			  brakes_active = true; // turn brakes on
 8000f22:	4b55      	ldr	r3, [pc, #340]	@ (8001078 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e0>)
 8000f24:	2201      	movs	r2, #1
 8000f26:	701a      	strb	r2, [r3, #0]
 8000f28:	e002      	b.n	8000f30 <HAL_CAN_RxFifo0MsgPendingCallback+0x98>
		  }else{
			  brakes_active = false; // turn breaks off
 8000f2a:	4b53      	ldr	r3, [pc, #332]	@ (8001078 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e0>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	701a      	strb	r2, [r3, #0]
		  }

		  if((RxData[1] & 0x20) != 0x00){
 8000f30:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8000f34:	f003 0320 	and.w	r3, r3, #32
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d003      	beq.n	8000f44 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
			  direction = true; //Forward
 8000f3c:	4b4f      	ldr	r3, [pc, #316]	@ (800107c <HAL_CAN_RxFifo0MsgPendingCallback+0x1e4>)
 8000f3e:	2201      	movs	r2, #1
 8000f40:	701a      	strb	r2, [r3, #0]
 8000f42:	e002      	b.n	8000f4a <HAL_CAN_RxFifo0MsgPendingCallback+0xb2>
		  }else{
			  direction = false; // Reverse
 8000f44:	4b4d      	ldr	r3, [pc, #308]	@ (800107c <HAL_CAN_RxFifo0MsgPendingCallback+0x1e4>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	701a      	strb	r2, [r3, #0]
		  }

		  if((RxData[1] & 0x10) != 0x00){
 8000f4a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8000f4e:	f003 0310 	and.w	r3, r3, #16
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d003      	beq.n	8000f5e <HAL_CAN_RxFifo0MsgPendingCallback+0xc6>
			  mc_main_ctrl = true;
 8000f56:	4b4a      	ldr	r3, [pc, #296]	@ (8001080 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	701a      	strb	r2, [r3, #0]
 8000f5c:	e002      	b.n	8000f64 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>
		  }else{
			  mc_main_ctrl = false;
 8000f5e:	4b48      	ldr	r3, [pc, #288]	@ (8001080 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	701a      	strb	r2, [r3, #0]
		  }

		  if((RxData[1] & 0x04) != 0x00){
 8000f64:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8000f68:	f003 0304 	and.w	r3, r3, #4
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d00c      	beq.n	8000f8a <HAL_CAN_RxFifo0MsgPendingCallback+0xf2>
			  array = true;
 8000f70:	4b44      	ldr	r3, [pc, #272]	@ (8001084 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000f72:	2201      	movs	r2, #1
 8000f74:	701a      	strb	r2, [r3, #0]
        if (array != old_array) {
 8000f76:	4b43      	ldr	r3, [pc, #268]	@ (8001084 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000f78:	781a      	ldrb	r2, [r3, #0]
 8000f7a:	4b43      	ldr	r3, [pc, #268]	@ (8001088 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d00f      	beq.n	8000fa2 <HAL_CAN_RxFifo0MsgPendingCallback+0x10a>
          start_array_process = true;
 8000f82:	4b42      	ldr	r3, [pc, #264]	@ (800108c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 8000f84:	2201      	movs	r2, #1
 8000f86:	701a      	strb	r2, [r3, #0]
 8000f88:	e00b      	b.n	8000fa2 <HAL_CAN_RxFifo0MsgPendingCallback+0x10a>
        }
		  }else{
			  array = false;
 8000f8a:	4b3e      	ldr	r3, [pc, #248]	@ (8001084 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]
        if (array != old_array) {
 8000f90:	4b3c      	ldr	r3, [pc, #240]	@ (8001084 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000f92:	781a      	ldrb	r2, [r3, #0]
 8000f94:	4b3c      	ldr	r3, [pc, #240]	@ (8001088 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d002      	beq.n	8000fa2 <HAL_CAN_RxFifo0MsgPendingCallback+0x10a>
          start_array_process = true;
 8000f9c:	4b3b      	ldr	r3, [pc, #236]	@ (800108c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	701a      	strb	r2, [r3, #0]
        }
		  }
      old_array = array;
 8000fa2:	4b38      	ldr	r3, [pc, #224]	@ (8001084 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000fa4:	781a      	ldrb	r2, [r3, #0]
 8000fa6:	4b38      	ldr	r3, [pc, #224]	@ (8001088 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000fa8:	701a      	strb	r2, [r3, #0]

		  //byte #2
		  if((RxData[2] & 0x01) != 0x00){
 8000faa:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d010      	beq.n	8000fd8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>
			  if (blinkers_active != true) {
 8000fb6:	4b36      	ldr	r3, [pc, #216]	@ (8001090 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	f083 0301 	eor.w	r3, r3, #1
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d005      	beq.n	8000fd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>
				  blinkers_active = true;
 8000fc4:	4b32      	ldr	r3, [pc, #200]	@ (8001090 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	701a      	strb	r2, [r3, #0]
				  signal_counter = 0;
 8000fca:	4b32      	ldr	r3, [pc, #200]	@ (8001094 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
			  }
			  blinkers_active = true; // turn brakes on
 8000fd0:	4b2f      	ldr	r3, [pc, #188]	@ (8001090 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	701a      	strb	r2, [r3, #0]
 8000fd6:	e002      	b.n	8000fde <HAL_CAN_RxFifo0MsgPendingCallback+0x146>

		  }else{
			  blinkers_active = false;
 8000fd8:	4b2d      	ldr	r3, [pc, #180]	@ (8001090 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	701a      	strb	r2, [r3, #0]
		  }

		  if((RxData[2] & 0x02) != 0x00){
 8000fde:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000fe2:	f003 0302 	and.w	r3, r3, #2
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d010      	beq.n	800100c <HAL_CAN_RxFifo0MsgPendingCallback+0x174>
			  if (left_turn_active != true) {
 8000fea:	4b2b      	ldr	r3, [pc, #172]	@ (8001098 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	f083 0301 	eor.w	r3, r3, #1
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d005      	beq.n	8001004 <HAL_CAN_RxFifo0MsgPendingCallback+0x16c>
				  left_turn_active = true;
 8000ff8:	4b27      	ldr	r3, [pc, #156]	@ (8001098 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	701a      	strb	r2, [r3, #0]
				  signal_counter = 0;
 8000ffe:	4b25      	ldr	r3, [pc, #148]	@ (8001094 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
			  }
			  left_turn_active = true; // turn brakes on
 8001004:	4b24      	ldr	r3, [pc, #144]	@ (8001098 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8001006:	2201      	movs	r2, #1
 8001008:	701a      	strb	r2, [r3, #0]
 800100a:	e002      	b.n	8001012 <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>


		  }else{
			  left_turn_active = false; // turn brakes off
 800100c:	4b22      	ldr	r3, [pc, #136]	@ (8001098 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 800100e:	2200      	movs	r2, #0
 8001010:	701a      	strb	r2, [r3, #0]
		  }

		  if((RxData[2] & 0x04) != 0x00){
 8001012:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001016:	f003 0304 	and.w	r3, r3, #4
 800101a:	2b00      	cmp	r3, #0
 800101c:	d013      	beq.n	8001046 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ae>
			  if(right_turn_active != true){
 800101e:	4b1f      	ldr	r3, [pc, #124]	@ (800109c <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	f083 0301 	eor.w	r3, r3, #1
 8001026:	b2db      	uxtb	r3, r3
 8001028:	2b00      	cmp	r3, #0
 800102a:	d008      	beq.n	800103e <HAL_CAN_RxFifo0MsgPendingCallback+0x1a6>
				  right_turn_active = true; // Turn on right
 800102c:	4b1b      	ldr	r3, [pc, #108]	@ (800109c <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800102e:	2201      	movs	r2, #1
 8001030:	701a      	strb	r2, [r3, #0]
				  left_turn_active = false; //Turn off left
 8001032:	4b19      	ldr	r3, [pc, #100]	@ (8001098 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8001034:	2200      	movs	r2, #0
 8001036:	701a      	strb	r2, [r3, #0]
				  signal_counter = 0;
 8001038:	4b16      	ldr	r3, [pc, #88]	@ (8001094 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
			  }
			  right_turn_active = true;
 800103e:	4b17      	ldr	r3, [pc, #92]	@ (800109c <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 8001040:	2201      	movs	r2, #1
 8001042:	701a      	strb	r2, [r3, #0]
 8001044:	e002      	b.n	800104c <HAL_CAN_RxFifo0MsgPendingCallback+0x1b4>
		  }else{
			  right_turn_active = false;
 8001046:	4b15      	ldr	r3, [pc, #84]	@ (800109c <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]
		  }

      if((RxData[2] & 0x10) != 0x00){
 800104c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001050:	f003 0310 	and.w	r3, r3, #16
 8001054:	2b00      	cmp	r3, #0
 8001056:	d003      	beq.n	8001060 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>
        regen_enable = 1;
 8001058:	4b11      	ldr	r3, [pc, #68]	@ (80010a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800105a:	2201      	movs	r2, #1
 800105c:	701a      	strb	r2, [r3, #0]
        regen_enable = 0;
      }

	  }
  }
}
 800105e:	e002      	b.n	8001066 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ce>
        regen_enable = 0;
 8001060:	4b0f      	ldr	r3, [pc, #60]	@ (80010a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 8001062:	2200      	movs	r2, #0
 8001064:	701a      	strb	r2, [r3, #0]
}
 8001066:	bf00      	nop
 8001068:	3730      	adds	r7, #48	@ 0x30
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000198 	.word	0x20000198
 8001074:	20000190 	.word	0x20000190
 8001078:	2000019c 	.word	0x2000019c
 800107c:	200001a0 	.word	0x200001a0
 8001080:	200001a1 	.word	0x200001a1
 8001084:	200001a2 	.word	0x200001a2
 8001088:	200001a3 	.word	0x200001a3
 800108c:	200001a4 	.word	0x200001a4
 8001090:	2000019d 	.word	0x2000019d
 8001094:	200001b0 	.word	0x200001b0
 8001098:	2000019e 	.word	0x2000019e
 800109c:	2000019f 	.word	0x2000019f
 80010a0:	20000194 	.word	0x20000194

080010a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

  brakes_active = false;
 80010a8:	4b3f      	ldr	r3, [pc, #252]	@ (80011a8 <main+0x104>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	701a      	strb	r2, [r3, #0]
  blinkers_active = false;
 80010ae:	4b3f      	ldr	r3, [pc, #252]	@ (80011ac <main+0x108>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	701a      	strb	r2, [r3, #0]
  left_turn_active = false;
 80010b4:	4b3e      	ldr	r3, [pc, #248]	@ (80011b0 <main+0x10c>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	701a      	strb	r2, [r3, #0]
  right_turn_active = true;
 80010ba:	4b3e      	ldr	r3, [pc, #248]	@ (80011b4 <main+0x110>)
 80010bc:	2201      	movs	r2, #1
 80010be:	701a      	strb	r2, [r3, #0]


  direction = false;
 80010c0:	4b3d      	ldr	r3, [pc, #244]	@ (80011b8 <main+0x114>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	701a      	strb	r2, [r3, #0]
  mc_pwreco_ctrl = false;
 80010c6:	4b3d      	ldr	r3, [pc, #244]	@ (80011bc <main+0x118>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	701a      	strb	r2, [r3, #0]
  mc_main_ctrl = false;
 80010cc:	4b3c      	ldr	r3, [pc, #240]	@ (80011c0 <main+0x11c>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
  array = false;
 80010d2:	4b3c      	ldr	r3, [pc, #240]	@ (80011c4 <main+0x120>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010d8:	f001 f87b 	bl	80021d2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010dc:	f000 f898 	bl	8001210 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010e0:	f000 fa70 	bl	80015c4 <MX_GPIO_Init>
  MX_DAC1_Init();
 80010e4:	f000 f962 	bl	80013ac <MX_DAC1_Init>
  MX_CAN1_Init();
 80010e8:	f000 f8d8 	bl	800129c <MX_CAN1_Init>
  MX_CAN2_Init();
 80010ec:	f000 f928 	bl	8001340 <MX_CAN2_Init>
  MX_TIM1_Init();
 80010f0:	f000 f9d8 	bl	80014a4 <MX_TIM1_Init>
  MX_I2C2_Init();
 80010f4:	f000 f996 	bl	8001424 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan1);
 80010f8:	4833      	ldr	r0, [pc, #204]	@ (80011c8 <main+0x124>)
 80010fa:	f001 faa3 	bl	8002644 <HAL_CAN_Start>

  //intalize can RX interupt
  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80010fe:	2102      	movs	r1, #2
 8001100:	4831      	ldr	r0, [pc, #196]	@ (80011c8 <main+0x124>)
 8001102:	f001 fd0a 	bl	8002b1a <HAL_CAN_ActivateNotification>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <main+0x6c>
  {
	  Error_Handler();
 800110c:	f000 fd76 	bl	8001bfc <Error_Handler>
  }

  TxHeader_status.IDE = CAN_ID_STD; // Standard ID (not extended)
 8001110:	4b2e      	ldr	r3, [pc, #184]	@ (80011cc <main+0x128>)
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]
  TxHeader_status.StdId = 0x02; // 11 bit Identifier
 8001116:	4b2d      	ldr	r3, [pc, #180]	@ (80011cc <main+0x128>)
 8001118:	2202      	movs	r2, #2
 800111a:	601a      	str	r2, [r3, #0]
  TxData_status[0] = 0x02; // 0x02 is the ID for the status message
 800111c:	4b2c      	ldr	r3, [pc, #176]	@ (80011d0 <main+0x12c>)
 800111e:	2202      	movs	r2, #2
 8001120:	701a      	strb	r2, [r3, #0]
  TxHeader_status.RTR = CAN_RTR_DATA; // Std RTR Data frame
 8001122:	4b2a      	ldr	r3, [pc, #168]	@ (80011cc <main+0x128>)
 8001124:	2200      	movs	r2, #0
 8001126:	60da      	str	r2, [r3, #12]
  TxHeader_status.DLC = 8; // 8 bytes being transmitted
 8001128:	4b28      	ldr	r3, [pc, #160]	@ (80011cc <main+0x128>)
 800112a:	2208      	movs	r2, #8
 800112c:	611a      	str	r2, [r3, #16]

  if(INA226_Initialize(&INA226_IVP, &hi2c2, 10, 20) != HAL_OK){ Error_Handler();}
 800112e:	eef3 0a04 	vmov.f32	s1, #52	@ 0x41a00000  20.0
 8001132:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8001136:	4927      	ldr	r1, [pc, #156]	@ (80011d4 <main+0x130>)
 8001138:	4827      	ldr	r0, [pc, #156]	@ (80011d8 <main+0x134>)
 800113a:	f7ff fc99 	bl	8000a70 <INA226_Initialize>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <main+0xa4>
 8001144:	f000 fd5a 	bl	8001bfc <Error_Handler>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 8001148:	2200      	movs	r2, #0
 800114a:	2104      	movs	r1, #4
 800114c:	4823      	ldr	r0, [pc, #140]	@ (80011dc <main+0x138>)
 800114e:	f002 fbd7 	bl	8003900 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);
 8001152:	2200      	movs	r2, #0
 8001154:	2108      	movs	r1, #8
 8001156:	4821      	ldr	r0, [pc, #132]	@ (80011dc <main+0x138>)
 8001158:	f002 fbd2 	bl	8003900 <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800115c:	f005 fd7c 	bl	8006c58 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of HeartBeat */
  HeartBeatHandle = osThreadNew(Heart_Beat, NULL, &HeartBeat_attributes);
 8001160:	4a1f      	ldr	r2, [pc, #124]	@ (80011e0 <main+0x13c>)
 8001162:	2100      	movs	r1, #0
 8001164:	481f      	ldr	r0, [pc, #124]	@ (80011e4 <main+0x140>)
 8001166:	f005 fdc1 	bl	8006cec <osThreadNew>
 800116a:	4603      	mov	r3, r0
 800116c:	4a1e      	ldr	r2, [pc, #120]	@ (80011e8 <main+0x144>)
 800116e:	6013      	str	r3, [r2, #0]

  /* creation of UpdateThrottle */
  UpdateThrottleHandle = osThreadNew(Update_Throttle, NULL, &UpdateThrottle_attributes);
 8001170:	4a1e      	ldr	r2, [pc, #120]	@ (80011ec <main+0x148>)
 8001172:	2100      	movs	r1, #0
 8001174:	481e      	ldr	r0, [pc, #120]	@ (80011f0 <main+0x14c>)
 8001176:	f005 fdb9 	bl	8006cec <osThreadNew>
 800117a:	4603      	mov	r3, r0
 800117c:	4a1d      	ldr	r2, [pc, #116]	@ (80011f4 <main+0x150>)
 800117e:	6013      	str	r3, [r2, #0]

  /* creation of LightsControl */
  LightsControlHandle = osThreadNew(Lights_Control, NULL, &LightsControl_attributes);
 8001180:	4a1d      	ldr	r2, [pc, #116]	@ (80011f8 <main+0x154>)
 8001182:	2100      	movs	r1, #0
 8001184:	481d      	ldr	r0, [pc, #116]	@ (80011fc <main+0x158>)
 8001186:	f005 fdb1 	bl	8006cec <osThreadNew>
 800118a:	4603      	mov	r3, r0
 800118c:	4a1c      	ldr	r2, [pc, #112]	@ (8001200 <main+0x15c>)
 800118e:	6013      	str	r3, [r2, #0]

  /* creation of ReadSensors */
  ReadSensorsHandle = osThreadNew(Read_Sensors, NULL, &ReadSensors_attributes);
 8001190:	4a1c      	ldr	r2, [pc, #112]	@ (8001204 <main+0x160>)
 8001192:	2100      	movs	r1, #0
 8001194:	481c      	ldr	r0, [pc, #112]	@ (8001208 <main+0x164>)
 8001196:	f005 fda9 	bl	8006cec <osThreadNew>
 800119a:	4603      	mov	r3, r0
 800119c:	4a1b      	ldr	r2, [pc, #108]	@ (800120c <main+0x168>)
 800119e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80011a0:	f005 fd7e 	bl	8006ca0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <main+0x100>
 80011a8:	2000019c 	.word	0x2000019c
 80011ac:	2000019d 	.word	0x2000019d
 80011b0:	2000019e 	.word	0x2000019e
 80011b4:	2000019f 	.word	0x2000019f
 80011b8:	200001a0 	.word	0x200001a0
 80011bc:	200001ac 	.word	0x200001ac
 80011c0:	200001a1 	.word	0x200001a1
 80011c4:	200001a2 	.word	0x200001a2
 80011c8:	2000007c 	.word	0x2000007c
 80011cc:	200001c0 	.word	0x200001c0
 80011d0:	200001d8 	.word	0x200001d8
 80011d4:	200000e0 	.word	0x200000e0
 80011d8:	200001e8 	.word	0x200001e8
 80011dc:	48000800 	.word	0x48000800
 80011e0:	080099f0 	.word	0x080099f0
 80011e4:	080016ed 	.word	0x080016ed
 80011e8:	20000180 	.word	0x20000180
 80011ec:	08009a14 	.word	0x08009a14
 80011f0:	08001711 	.word	0x08001711
 80011f4:	20000184 	.word	0x20000184
 80011f8:	08009a38 	.word	0x08009a38
 80011fc:	080018c1 	.word	0x080018c1
 8001200:	20000188 	.word	0x20000188
 8001204:	08009a5c 	.word	0x08009a5c
 8001208:	08001a41 	.word	0x08001a41
 800120c:	2000018c 	.word	0x2000018c

08001210 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b096      	sub	sp, #88	@ 0x58
 8001214:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001216:	f107 0314 	add.w	r3, r7, #20
 800121a:	2244      	movs	r2, #68	@ 0x44
 800121c:	2100      	movs	r1, #0
 800121e:	4618      	mov	r0, r3
 8001220:	f008 faca 	bl	80097b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001224:	463b      	mov	r3, r7
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	605a      	str	r2, [r3, #4]
 800122c:	609a      	str	r2, [r3, #8]
 800122e:	60da      	str	r2, [r3, #12]
 8001230:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001232:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001236:	f003 f9df 	bl	80045f8 <HAL_PWREx_ControlVoltageScaling>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001240:	f000 fcdc 	bl	8001bfc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001244:	2310      	movs	r3, #16
 8001246:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001248:	2301      	movs	r3, #1
 800124a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800124c:	2300      	movs	r3, #0
 800124e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001250:	2360      	movs	r3, #96	@ 0x60
 8001252:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001254:	2300      	movs	r3, #0
 8001256:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	4618      	mov	r0, r3
 800125e:	f003 fa21 	bl	80046a4 <HAL_RCC_OscConfig>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001268:	f000 fcc8 	bl	8001bfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800126c:	230f      	movs	r3, #15
 800126e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001270:	2300      	movs	r3, #0
 8001272:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001274:	2300      	movs	r3, #0
 8001276:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001278:	2300      	movs	r3, #0
 800127a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800127c:	2300      	movs	r3, #0
 800127e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001280:	463b      	mov	r3, r7
 8001282:	2100      	movs	r1, #0
 8001284:	4618      	mov	r0, r3
 8001286:	f003 fe27 	bl	8004ed8 <HAL_RCC_ClockConfig>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001290:	f000 fcb4 	bl	8001bfc <Error_Handler>
  }
}
 8001294:	bf00      	nop
 8001296:	3758      	adds	r7, #88	@ 0x58
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08a      	sub	sp, #40	@ 0x28
 80012a0:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80012a2:	4b25      	ldr	r3, [pc, #148]	@ (8001338 <MX_CAN1_Init+0x9c>)
 80012a4:	4a25      	ldr	r2, [pc, #148]	@ (800133c <MX_CAN1_Init+0xa0>)
 80012a6:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 80012a8:	4b23      	ldr	r3, [pc, #140]	@ (8001338 <MX_CAN1_Init+0x9c>)
 80012aa:	2202      	movs	r2, #2
 80012ac:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80012ae:	4b22      	ldr	r3, [pc, #136]	@ (8001338 <MX_CAN1_Init+0x9c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80012b4:	4b20      	ldr	r3, [pc, #128]	@ (8001338 <MX_CAN1_Init+0x9c>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80012ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001338 <MX_CAN1_Init+0x9c>)
 80012bc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80012c0:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80012c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001338 <MX_CAN1_Init+0x9c>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80012c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001338 <MX_CAN1_Init+0x9c>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80012ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001338 <MX_CAN1_Init+0x9c>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80012d4:	4b18      	ldr	r3, [pc, #96]	@ (8001338 <MX_CAN1_Init+0x9c>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80012da:	4b17      	ldr	r3, [pc, #92]	@ (8001338 <MX_CAN1_Init+0x9c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80012e0:	4b15      	ldr	r3, [pc, #84]	@ (8001338 <MX_CAN1_Init+0x9c>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80012e6:	4b14      	ldr	r3, [pc, #80]	@ (8001338 <MX_CAN1_Init+0x9c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80012ec:	4812      	ldr	r0, [pc, #72]	@ (8001338 <MX_CAN1_Init+0x9c>)
 80012ee:	f000 ffcd 	bl	800228c <HAL_CAN_Init>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80012f8:	f000 fc80 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef canfilterconfig;

	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80012fc:	2301      	movs	r3, #1
 80012fe:	623b      	str	r3, [r7, #32]
	canfilterconfig.FilterBank = 18;  // which filter bank to use from the assigned ones
 8001300:	2312      	movs	r3, #18
 8001302:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001304:	2300      	movs	r3, #0
 8001306:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterIdHigh = 0x000<<5;
 8001308:	2300      	movs	r3, #0
 800130a:	603b      	str	r3, [r7, #0]
	canfilterconfig.FilterIdLow = 0;
 800130c:	2300      	movs	r3, #0
 800130e:	607b      	str	r3, [r7, #4]
	canfilterconfig.FilterMaskIdHigh = 0x000<<5;
 8001310:	2300      	movs	r3, #0
 8001312:	60bb      	str	r3, [r7, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 8001314:	2300      	movs	r3, #0
 8001316:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001318:	2300      	movs	r3, #0
 800131a:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800131c:	2301      	movs	r3, #1
 800131e:	61fb      	str	r3, [r7, #28]
	canfilterconfig.SlaveStartFilterBank = 20;  // how many filters to assign to the CAN1 (master can)
 8001320:	2314      	movs	r3, #20
 8001322:	627b      	str	r3, [r7, #36]	@ 0x24

	HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8001324:	463b      	mov	r3, r7
 8001326:	4619      	mov	r1, r3
 8001328:	4803      	ldr	r0, [pc, #12]	@ (8001338 <MX_CAN1_Init+0x9c>)
 800132a:	f001 f8ab 	bl	8002484 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 800132e:	bf00      	nop
 8001330:	3728      	adds	r7, #40	@ 0x28
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	2000007c 	.word	0x2000007c
 800133c:	40006400 	.word	0x40006400

08001340 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001344:	4b17      	ldr	r3, [pc, #92]	@ (80013a4 <MX_CAN2_Init+0x64>)
 8001346:	4a18      	ldr	r2, [pc, #96]	@ (80013a8 <MX_CAN2_Init+0x68>)
 8001348:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 2;
 800134a:	4b16      	ldr	r3, [pc, #88]	@ (80013a4 <MX_CAN2_Init+0x64>)
 800134c:	2202      	movs	r2, #2
 800134e:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001350:	4b14      	ldr	r3, [pc, #80]	@ (80013a4 <MX_CAN2_Init+0x64>)
 8001352:	2200      	movs	r2, #0
 8001354:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001356:	4b13      	ldr	r3, [pc, #76]	@ (80013a4 <MX_CAN2_Init+0x64>)
 8001358:	2200      	movs	r2, #0
 800135a:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 800135c:	4b11      	ldr	r3, [pc, #68]	@ (80013a4 <MX_CAN2_Init+0x64>)
 800135e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001362:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001364:	4b0f      	ldr	r3, [pc, #60]	@ (80013a4 <MX_CAN2_Init+0x64>)
 8001366:	2200      	movs	r2, #0
 8001368:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800136a:	4b0e      	ldr	r3, [pc, #56]	@ (80013a4 <MX_CAN2_Init+0x64>)
 800136c:	2200      	movs	r2, #0
 800136e:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001370:	4b0c      	ldr	r3, [pc, #48]	@ (80013a4 <MX_CAN2_Init+0x64>)
 8001372:	2200      	movs	r2, #0
 8001374:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001376:	4b0b      	ldr	r3, [pc, #44]	@ (80013a4 <MX_CAN2_Init+0x64>)
 8001378:	2200      	movs	r2, #0
 800137a:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 800137c:	4b09      	ldr	r3, [pc, #36]	@ (80013a4 <MX_CAN2_Init+0x64>)
 800137e:	2200      	movs	r2, #0
 8001380:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001382:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <MX_CAN2_Init+0x64>)
 8001384:	2200      	movs	r2, #0
 8001386:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001388:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <MX_CAN2_Init+0x64>)
 800138a:	2200      	movs	r2, #0
 800138c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800138e:	4805      	ldr	r0, [pc, #20]	@ (80013a4 <MX_CAN2_Init+0x64>)
 8001390:	f000 ff7c 	bl	800228c <HAL_CAN_Init>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 800139a:	f000 fc2f 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200000a4 	.word	0x200000a4
 80013a8:	40006800 	.word	0x40006800

080013ac <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08a      	sub	sp, #40	@ 0x28
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	2224      	movs	r2, #36	@ 0x24
 80013b6:	2100      	movs	r1, #0
 80013b8:	4618      	mov	r0, r3
 80013ba:	f008 f9fd 	bl	80097b8 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80013be:	4b17      	ldr	r3, [pc, #92]	@ (800141c <MX_DAC1_Init+0x70>)
 80013c0:	4a17      	ldr	r2, [pc, #92]	@ (8001420 <MX_DAC1_Init+0x74>)
 80013c2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80013c4:	4815      	ldr	r0, [pc, #84]	@ (800141c <MX_DAC1_Init+0x70>)
 80013c6:	f001 fedf 	bl	8003188 <HAL_DAC_Init>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80013d0:	f000 fc14 	bl	8001bfc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80013d4:	2300      	movs	r3, #0
 80013d6:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80013d8:	2300      	movs	r3, #0
 80013da:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80013dc:	2300      	movs	r3, #0
 80013de:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80013e0:	2300      	movs	r3, #0
 80013e2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80013e8:	1d3b      	adds	r3, r7, #4
 80013ea:	2200      	movs	r2, #0
 80013ec:	4619      	mov	r1, r3
 80013ee:	480b      	ldr	r0, [pc, #44]	@ (800141c <MX_DAC1_Init+0x70>)
 80013f0:	f001 ffc2 	bl	8003378 <HAL_DAC_ConfigChannel>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 80013fa:	f000 fbff 	bl	8001bfc <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	2210      	movs	r2, #16
 8001402:	4619      	mov	r1, r3
 8001404:	4805      	ldr	r0, [pc, #20]	@ (800141c <MX_DAC1_Init+0x70>)
 8001406:	f001 ffb7 	bl	8003378 <HAL_DAC_ConfigChannel>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 8001410:	f000 fbf4 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001414:	bf00      	nop
 8001416:	3728      	adds	r7, #40	@ 0x28
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	200000cc 	.word	0x200000cc
 8001420:	40007400 	.word	0x40007400

08001424 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001428:	4b1b      	ldr	r3, [pc, #108]	@ (8001498 <MX_I2C2_Init+0x74>)
 800142a:	4a1c      	ldr	r2, [pc, #112]	@ (800149c <MX_I2C2_Init+0x78>)
 800142c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00100D14;
 800142e:	4b1a      	ldr	r3, [pc, #104]	@ (8001498 <MX_I2C2_Init+0x74>)
 8001430:	4a1b      	ldr	r2, [pc, #108]	@ (80014a0 <MX_I2C2_Init+0x7c>)
 8001432:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001434:	4b18      	ldr	r3, [pc, #96]	@ (8001498 <MX_I2C2_Init+0x74>)
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800143a:	4b17      	ldr	r3, [pc, #92]	@ (8001498 <MX_I2C2_Init+0x74>)
 800143c:	2201      	movs	r2, #1
 800143e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001440:	4b15      	ldr	r3, [pc, #84]	@ (8001498 <MX_I2C2_Init+0x74>)
 8001442:	2200      	movs	r2, #0
 8001444:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001446:	4b14      	ldr	r3, [pc, #80]	@ (8001498 <MX_I2C2_Init+0x74>)
 8001448:	2200      	movs	r2, #0
 800144a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800144c:	4b12      	ldr	r3, [pc, #72]	@ (8001498 <MX_I2C2_Init+0x74>)
 800144e:	2200      	movs	r2, #0
 8001450:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001452:	4b11      	ldr	r3, [pc, #68]	@ (8001498 <MX_I2C2_Init+0x74>)
 8001454:	2200      	movs	r2, #0
 8001456:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001458:	4b0f      	ldr	r3, [pc, #60]	@ (8001498 <MX_I2C2_Init+0x74>)
 800145a:	2200      	movs	r2, #0
 800145c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800145e:	480e      	ldr	r0, [pc, #56]	@ (8001498 <MX_I2C2_Init+0x74>)
 8001460:	f002 fa98 	bl	8003994 <HAL_I2C_Init>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800146a:	f000 fbc7 	bl	8001bfc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800146e:	2100      	movs	r1, #0
 8001470:	4809      	ldr	r0, [pc, #36]	@ (8001498 <MX_I2C2_Init+0x74>)
 8001472:	f003 f81b 	bl	80044ac <HAL_I2CEx_ConfigAnalogFilter>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800147c:	f000 fbbe 	bl	8001bfc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001480:	2100      	movs	r1, #0
 8001482:	4805      	ldr	r0, [pc, #20]	@ (8001498 <MX_I2C2_Init+0x74>)
 8001484:	f003 f85d 	bl	8004542 <HAL_I2CEx_ConfigDigitalFilter>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800148e:	f000 fbb5 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	200000e0 	.word	0x200000e0
 800149c:	40005800 	.word	0x40005800
 80014a0:	00100d14 	.word	0x00100d14

080014a4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b096      	sub	sp, #88	@ 0x58
 80014a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014aa:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014b6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]
 80014c0:	609a      	str	r2, [r3, #8]
 80014c2:	60da      	str	r2, [r3, #12]
 80014c4:	611a      	str	r2, [r3, #16]
 80014c6:	615a      	str	r2, [r3, #20]
 80014c8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014ca:	1d3b      	adds	r3, r7, #4
 80014cc:	222c      	movs	r2, #44	@ 0x2c
 80014ce:	2100      	movs	r1, #0
 80014d0:	4618      	mov	r0, r3
 80014d2:	f008 f971 	bl	80097b8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014d6:	4b39      	ldr	r3, [pc, #228]	@ (80015bc <MX_TIM1_Init+0x118>)
 80014d8:	4a39      	ldr	r2, [pc, #228]	@ (80015c0 <MX_TIM1_Init+0x11c>)
 80014da:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80014dc:	4b37      	ldr	r3, [pc, #220]	@ (80015bc <MX_TIM1_Init+0x118>)
 80014de:	2200      	movs	r2, #0
 80014e0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e2:	4b36      	ldr	r3, [pc, #216]	@ (80015bc <MX_TIM1_Init+0x118>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80014e8:	4b34      	ldr	r3, [pc, #208]	@ (80015bc <MX_TIM1_Init+0x118>)
 80014ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014ee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f0:	4b32      	ldr	r3, [pc, #200]	@ (80015bc <MX_TIM1_Init+0x118>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014f6:	4b31      	ldr	r3, [pc, #196]	@ (80015bc <MX_TIM1_Init+0x118>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014fc:	4b2f      	ldr	r3, [pc, #188]	@ (80015bc <MX_TIM1_Init+0x118>)
 80014fe:	2200      	movs	r2, #0
 8001500:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001502:	482e      	ldr	r0, [pc, #184]	@ (80015bc <MX_TIM1_Init+0x118>)
 8001504:	f004 fcc4 	bl	8005e90 <HAL_TIM_OC_Init>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800150e:	f000 fb75 	bl	8001bfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001512:	2300      	movs	r3, #0
 8001514:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001516:	2300      	movs	r3, #0
 8001518:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800151a:	2300      	movs	r3, #0
 800151c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800151e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001522:	4619      	mov	r1, r3
 8001524:	4825      	ldr	r0, [pc, #148]	@ (80015bc <MX_TIM1_Init+0x118>)
 8001526:	f005 fa2f 	bl	8006988 <HAL_TIMEx_MasterConfigSynchronization>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001530:	f000 fb64 	bl	8001bfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001534:	2300      	movs	r3, #0
 8001536:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 100;
 8001538:	2364      	movs	r3, #100	@ 0x64
 800153a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800153c:	2300      	movs	r3, #0
 800153e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001540:	2300      	movs	r3, #0
 8001542:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001544:	2300      	movs	r3, #0
 8001546:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001548:	2300      	movs	r3, #0
 800154a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800154c:	2300      	movs	r3, #0
 800154e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001550:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001554:	2200      	movs	r2, #0
 8001556:	4619      	mov	r1, r3
 8001558:	4818      	ldr	r0, [pc, #96]	@ (80015bc <MX_TIM1_Init+0x118>)
 800155a:	f004 fdf7 	bl	800614c <HAL_TIM_OC_ConfigChannel>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001564:	f000 fb4a 	bl	8001bfc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001568:	2300      	movs	r3, #0
 800156a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800156c:	2300      	movs	r3, #0
 800156e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001570:	2300      	movs	r3, #0
 8001572:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001574:	2300      	movs	r3, #0
 8001576:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800157c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001580:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001582:	2300      	movs	r3, #0
 8001584:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001586:	2300      	movs	r3, #0
 8001588:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800158a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800158e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001590:	2300      	movs	r3, #0
 8001592:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001594:	2300      	movs	r3, #0
 8001596:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001598:	1d3b      	adds	r3, r7, #4
 800159a:	4619      	mov	r1, r3
 800159c:	4807      	ldr	r0, [pc, #28]	@ (80015bc <MX_TIM1_Init+0x118>)
 800159e:	f005 fa7b 	bl	8006a98 <HAL_TIMEx_ConfigBreakDeadTime>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80015a8:	f000 fb28 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80015ac:	4803      	ldr	r0, [pc, #12]	@ (80015bc <MX_TIM1_Init+0x118>)
 80015ae:	f000 fcdd 	bl	8001f6c <HAL_TIM_MspPostInit>

}
 80015b2:	bf00      	nop
 80015b4:	3758      	adds	r7, #88	@ 0x58
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20000134 	.word	0x20000134
 80015c0:	40012c00 	.word	0x40012c00

080015c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b088      	sub	sp, #32
 80015c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ca:	f107 030c 	add.w	r3, r7, #12
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	605a      	str	r2, [r3, #4]
 80015d4:	609a      	str	r2, [r3, #8]
 80015d6:	60da      	str	r2, [r3, #12]
 80015d8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015da:	4b41      	ldr	r3, [pc, #260]	@ (80016e0 <MX_GPIO_Init+0x11c>)
 80015dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015de:	4a40      	ldr	r2, [pc, #256]	@ (80016e0 <MX_GPIO_Init+0x11c>)
 80015e0:	f043 0304 	orr.w	r3, r3, #4
 80015e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015e6:	4b3e      	ldr	r3, [pc, #248]	@ (80016e0 <MX_GPIO_Init+0x11c>)
 80015e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ea:	f003 0304 	and.w	r3, r3, #4
 80015ee:	60bb      	str	r3, [r7, #8]
 80015f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f2:	4b3b      	ldr	r3, [pc, #236]	@ (80016e0 <MX_GPIO_Init+0x11c>)
 80015f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f6:	4a3a      	ldr	r2, [pc, #232]	@ (80016e0 <MX_GPIO_Init+0x11c>)
 80015f8:	f043 0301 	orr.w	r3, r3, #1
 80015fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015fe:	4b38      	ldr	r3, [pc, #224]	@ (80016e0 <MX_GPIO_Init+0x11c>)
 8001600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800160a:	4b35      	ldr	r3, [pc, #212]	@ (80016e0 <MX_GPIO_Init+0x11c>)
 800160c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160e:	4a34      	ldr	r2, [pc, #208]	@ (80016e0 <MX_GPIO_Init+0x11c>)
 8001610:	f043 0302 	orr.w	r3, r3, #2
 8001614:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001616:	4b32      	ldr	r3, [pc, #200]	@ (80016e0 <MX_GPIO_Init+0x11c>)
 8001618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	603b      	str	r3, [r7, #0]
 8001620:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8001622:	2200      	movs	r2, #0
 8001624:	f24c 010f 	movw	r1, #49167	@ 0xc00f
 8001628:	482e      	ldr	r0, [pc, #184]	@ (80016e4 <MX_GPIO_Init+0x120>)
 800162a:	f002 f969 	bl	8003900 <HAL_GPIO_WritePin>
                          |GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MC_Main_Pin|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 800162e:	2200      	movs	r2, #0
 8001630:	2107      	movs	r1, #7
 8001632:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001636:	f002 f963 	bl	8003900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_13, GPIO_PIN_RESET);
 800163a:	2200      	movs	r2, #0
 800163c:	f242 0102 	movw	r1, #8194	@ 0x2002
 8001640:	4829      	ldr	r0, [pc, #164]	@ (80016e8 <MX_GPIO_Init+0x124>)
 8001642:	f002 f95d 	bl	8003900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001646:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800164a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800164c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001650:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001656:	f107 030c 	add.w	r3, r7, #12
 800165a:	4619      	mov	r1, r3
 800165c:	4821      	ldr	r0, [pc, #132]	@ (80016e4 <MX_GPIO_Init+0x120>)
 800165e:	f001 ffbd 	bl	80035dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1
                           PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8001662:	f24c 030f 	movw	r3, #49167	@ 0xc00f
 8001666:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_2|GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001668:	2301      	movs	r3, #1
 800166a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	2300      	movs	r3, #0
 800166e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001670:	2300      	movs	r3, #0
 8001672:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001674:	f107 030c 	add.w	r3, r7, #12
 8001678:	4619      	mov	r1, r3
 800167a:	481a      	ldr	r0, [pc, #104]	@ (80016e4 <MX_GPIO_Init+0x120>)
 800167c:	f001 ffae 	bl	80035dc <HAL_GPIO_Init>

  /*Configure GPIO pins : MC_Main_Pin PA1 PA2 */
  GPIO_InitStruct.Pin = MC_Main_Pin|GPIO_PIN_1|GPIO_PIN_2;
 8001680:	2307      	movs	r3, #7
 8001682:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001684:	2301      	movs	r3, #1
 8001686:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168c:	2300      	movs	r3, #0
 800168e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001690:	f107 030c 	add.w	r3, r7, #12
 8001694:	4619      	mov	r1, r3
 8001696:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800169a:	f001 ff9f 	bl	80035dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_13;
 800169e:	f242 0302 	movw	r3, #8194	@ 0x2002
 80016a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a4:	2301      	movs	r3, #1
 80016a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ac:	2300      	movs	r3, #0
 80016ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b0:	f107 030c 	add.w	r3, r7, #12
 80016b4:	4619      	mov	r1, r3
 80016b6:	480c      	ldr	r0, [pc, #48]	@ (80016e8 <MX_GPIO_Init+0x124>)
 80016b8:	f001 ff90 	bl	80035dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80016bc:	2200      	movs	r2, #0
 80016be:	2105      	movs	r1, #5
 80016c0:	2028      	movs	r0, #40	@ 0x28
 80016c2:	f001 fd37 	bl	8003134 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016c6:	2028      	movs	r0, #40	@ 0x28
 80016c8:	f001 fd50 	bl	800316c <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 80016cc:	2201      	movs	r2, #1
 80016ce:	2101      	movs	r1, #1
 80016d0:	4804      	ldr	r0, [pc, #16]	@ (80016e4 <MX_GPIO_Init+0x120>)
 80016d2:	f002 f915 	bl	8003900 <HAL_GPIO_WritePin>

/* USER CODE END MX_GPIO_Init_2 */
}
 80016d6:	bf00      	nop
 80016d8:	3720      	adds	r7, #32
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40021000 	.word	0x40021000
 80016e4:	48000800 	.word	0x48000800
 80016e8:	48000400 	.word	0x48000400

080016ec <Heart_Beat>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Heart_Beat */
void Heart_Beat(void *argument)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]


  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 80016f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016f8:	4804      	ldr	r0, [pc, #16]	@ (800170c <Heart_Beat+0x20>)
 80016fa:	f002 f919 	bl	8003930 <HAL_GPIO_TogglePin>
    osDelay(500);
 80016fe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001702:	f005 fb85 	bl	8006e10 <osDelay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8001706:	bf00      	nop
 8001708:	e7f4      	b.n	80016f4 <Heart_Beat+0x8>
 800170a:	bf00      	nop
 800170c:	48000400 	.word	0x48000400

08001710 <Update_Throttle>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Update_Throttle */
void Update_Throttle(void *argument)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Update_Throttle */

  HAL_DAC_Start(&hdac1,DAC_CHANNEL_1); //Start DAC 1 and 2
 8001718:	2100      	movs	r1, #0
 800171a:	485c      	ldr	r0, [pc, #368]	@ (800188c <Update_Throttle+0x17c>)
 800171c:	f001 fd56 	bl	80031cc <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1,DAC_CHANNEL_2);
 8001720:	2110      	movs	r1, #16
 8001722:	485a      	ldr	r0, [pc, #360]	@ (800188c <Update_Throttle+0x17c>)
 8001724:	f001 fd52 	bl	80031cc <HAL_DAC_Start>

  /* Infinite loop */
  for(;;)
  {
    if (HAL_GetTick() - last_throttle_recieved_tick > 300) {
 8001728:	f000 fd80 	bl	800222c <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	4b58      	ldr	r3, [pc, #352]	@ (8001890 <Update_Throttle+0x180>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001738:	d902      	bls.n	8001740 <Update_Throttle+0x30>
      throttle = 0; // Set throttle to 0 if no message received for .3 second
 800173a:	4b56      	ldr	r3, [pc, #344]	@ (8001894 <Update_Throttle+0x184>)
 800173c:	2200      	movs	r2, #0
 800173e:	801a      	strh	r2, [r3, #0]
    }
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, throttle);
 8001740:	4b54      	ldr	r3, [pc, #336]	@ (8001894 <Update_Throttle+0x184>)
 8001742:	881b      	ldrh	r3, [r3, #0]
 8001744:	2200      	movs	r2, #0
 8001746:	2110      	movs	r1, #16
 8001748:	4850      	ldr	r0, [pc, #320]	@ (800188c <Update_Throttle+0x17c>)
 800174a:	f001 fde6 	bl	800331a <HAL_DAC_SetValue>
    
    if (regen_enable && throttle == 0) {
 800174e:	4b52      	ldr	r3, [pc, #328]	@ (8001898 <Update_Throttle+0x188>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d008      	beq.n	8001768 <Update_Throttle+0x58>
 8001756:	4b4f      	ldr	r3, [pc, #316]	@ (8001894 <Update_Throttle+0x184>)
 8001758:	881b      	ldrh	r3, [r3, #0]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d104      	bne.n	8001768 <Update_Throttle+0x58>
      regen = 2500; // also try 2048
 800175e:	4b4f      	ldr	r3, [pc, #316]	@ (800189c <Update_Throttle+0x18c>)
 8001760:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001764:	801a      	strh	r2, [r3, #0]
 8001766:	e002      	b.n	800176e <Update_Throttle+0x5e>
    } else {
      regen = 0;
 8001768:	4b4c      	ldr	r3, [pc, #304]	@ (800189c <Update_Throttle+0x18c>)
 800176a:	2200      	movs	r2, #0
 800176c:	801a      	strh	r2, [r3, #0]
    }
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, regen);
 800176e:	4b4b      	ldr	r3, [pc, #300]	@ (800189c <Update_Throttle+0x18c>)
 8001770:	881b      	ldrh	r3, [r3, #0]
 8001772:	2200      	movs	r2, #0
 8001774:	2100      	movs	r1, #0
 8001776:	4845      	ldr	r0, [pc, #276]	@ (800188c <Update_Throttle+0x17c>)
 8001778:	f001 fdcf 	bl	800331a <HAL_DAC_SetValue>

	  //change for bistable relay
	  //gonna have to think about this section

    // i think these are active low (at least this top one is most likely, so im assuming the next one is too)
	  if(mc_main_ctrl){
 800177c:	4b48      	ldr	r3, [pc, #288]	@ (80018a0 <Update_Throttle+0x190>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d006      	beq.n	8001792 <Update_Throttle+0x82>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8001784:	2200      	movs	r2, #0
 8001786:	2101      	movs	r1, #1
 8001788:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800178c:	f002 f8b8 	bl	8003900 <HAL_GPIO_WritePin>
 8001790:	e005      	b.n	800179e <Update_Throttle+0x8e>
	  }else{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8001792:	2201      	movs	r2, #1
 8001794:	2101      	movs	r1, #1
 8001796:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800179a:	f002 f8b1 	bl	8003900 <HAL_GPIO_WritePin>
	  }

	  if(mc_pwreco_ctrl){
 800179e:	4b41      	ldr	r3, [pc, #260]	@ (80018a4 <Update_Throttle+0x194>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d006      	beq.n	80017b4 <Update_Throttle+0xa4>
		  //closed power
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80017a6:	2200      	movs	r2, #0
 80017a8:	2102      	movs	r1, #2
 80017aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017ae:	f002 f8a7 	bl	8003900 <HAL_GPIO_WritePin>
 80017b2:	e005      	b.n	80017c0 <Update_Throttle+0xb0>
	  }else{
		  //open eco
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 80017b4:	2201      	movs	r2, #1
 80017b6:	2102      	movs	r1, #2
 80017b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017bc:	f002 f8a0 	bl	8003900 <HAL_GPIO_WritePin>
	  }

	  if(direction == true){
 80017c0:	4b39      	ldr	r3, [pc, #228]	@ (80018a8 <Update_Throttle+0x198>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d006      	beq.n	80017d6 <Update_Throttle+0xc6>
		  //closed forward
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, RESET);
 80017c8:	2200      	movs	r2, #0
 80017ca:	2104      	movs	r1, #4
 80017cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017d0:	f002 f896 	bl	8003900 <HAL_GPIO_WritePin>
 80017d4:	e005      	b.n	80017e2 <Update_Throttle+0xd2>
	  }else{
		  //open backward
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, SET);
 80017d6:	2201      	movs	r2, #1
 80017d8:	2104      	movs	r1, #4
 80017da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017de:	f002 f88f 	bl	8003900 <HAL_GPIO_WritePin>
	  }

    // enable precharger for 250ms before enabling array contactor
    if (array && start_array_process && precharge_start_tick == 0) {
 80017e2:	4b32      	ldr	r3, [pc, #200]	@ (80018ac <Update_Throttle+0x19c>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d014      	beq.n	8001814 <Update_Throttle+0x104>
 80017ea:	4b31      	ldr	r3, [pc, #196]	@ (80018b0 <Update_Throttle+0x1a0>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d010      	beq.n	8001814 <Update_Throttle+0x104>
 80017f2:	4b30      	ldr	r3, [pc, #192]	@ (80018b4 <Update_Throttle+0x1a4>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d10c      	bne.n	8001814 <Update_Throttle+0x104>
        array_precharge_contactor_en = true;
 80017fa:	4b2f      	ldr	r3, [pc, #188]	@ (80018b8 <Update_Throttle+0x1a8>)
 80017fc:	2201      	movs	r2, #1
 80017fe:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, SET); // enable precharge contactor
 8001800:	2201      	movs	r2, #1
 8001802:	2104      	movs	r1, #4
 8001804:	482d      	ldr	r0, [pc, #180]	@ (80018bc <Update_Throttle+0x1ac>)
 8001806:	f002 f87b 	bl	8003900 <HAL_GPIO_WritePin>
        precharge_start_tick = HAL_GetTick();
 800180a:	f000 fd0f 	bl	800222c <HAL_GetTick>
 800180e:	4603      	mov	r3, r0
 8001810:	4a28      	ldr	r2, [pc, #160]	@ (80018b4 <Update_Throttle+0x1a4>)
 8001812:	6013      	str	r3, [r2, #0]
    }
    if (precharge_start_tick && (HAL_GetTick() - precharge_start_tick > 250)) {
 8001814:	4b27      	ldr	r3, [pc, #156]	@ (80018b4 <Update_Throttle+0x1a4>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d017      	beq.n	800184c <Update_Throttle+0x13c>
 800181c:	f000 fd06 	bl	800222c <HAL_GetTick>
 8001820:	4602      	mov	r2, r0
 8001822:	4b24      	ldr	r3, [pc, #144]	@ (80018b4 <Update_Throttle+0x1a4>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	2bfa      	cmp	r3, #250	@ 0xfa
 800182a:	d90f      	bls.n	800184c <Update_Throttle+0x13c>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, SET); // enable array contactor
 800182c:	2201      	movs	r2, #1
 800182e:	2108      	movs	r1, #8
 8001830:	4822      	ldr	r0, [pc, #136]	@ (80018bc <Update_Throttle+0x1ac>)
 8001832:	f002 f865 	bl	8003900 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET); // disable precharge contactor
 8001836:	2200      	movs	r2, #0
 8001838:	2104      	movs	r1, #4
 800183a:	4820      	ldr	r0, [pc, #128]	@ (80018bc <Update_Throttle+0x1ac>)
 800183c:	f002 f860 	bl	8003900 <HAL_GPIO_WritePin>
        start_array_process = false;
 8001840:	4b1b      	ldr	r3, [pc, #108]	@ (80018b0 <Update_Throttle+0x1a0>)
 8001842:	2200      	movs	r2, #0
 8001844:	701a      	strb	r2, [r3, #0]
        precharge_start_tick = 0;
 8001846:	4b1b      	ldr	r3, [pc, #108]	@ (80018b4 <Update_Throttle+0x1a4>)
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
    }

    if (!array && start_array_process) {
 800184c:	4b17      	ldr	r3, [pc, #92]	@ (80018ac <Update_Throttle+0x19c>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	f083 0301 	eor.w	r3, r3, #1
 8001854:	b2db      	uxtb	r3, r3
 8001856:	2b00      	cmp	r3, #0
 8001858:	d013      	beq.n	8001882 <Update_Throttle+0x172>
 800185a:	4b15      	ldr	r3, [pc, #84]	@ (80018b0 <Update_Throttle+0x1a0>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d00f      	beq.n	8001882 <Update_Throttle+0x172>
        array_precharge_contactor_en = false;
 8001862:	4b15      	ldr	r3, [pc, #84]	@ (80018b8 <Update_Throttle+0x1a8>)
 8001864:	2200      	movs	r2, #0
 8001866:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET); // disable precharge contactor
 8001868:	2200      	movs	r2, #0
 800186a:	2104      	movs	r1, #4
 800186c:	4813      	ldr	r0, [pc, #76]	@ (80018bc <Update_Throttle+0x1ac>)
 800186e:	f002 f847 	bl	8003900 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET); // disable array contactor
 8001872:	2200      	movs	r2, #0
 8001874:	2108      	movs	r1, #8
 8001876:	4811      	ldr	r0, [pc, #68]	@ (80018bc <Update_Throttle+0x1ac>)
 8001878:	f002 f842 	bl	8003900 <HAL_GPIO_WritePin>
        start_array_process = false;
 800187c:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <Update_Throttle+0x1a0>)
 800187e:	2200      	movs	r2, #0
 8001880:	701a      	strb	r2, [r3, #0]
    }

	  osDelay(20);
 8001882:	2014      	movs	r0, #20
 8001884:	f005 fac4 	bl	8006e10 <osDelay>
    if (HAL_GetTick() - last_throttle_recieved_tick > 300) {
 8001888:	e74e      	b.n	8001728 <Update_Throttle+0x18>
 800188a:	bf00      	nop
 800188c:	200000cc 	.word	0x200000cc
 8001890:	20000198 	.word	0x20000198
 8001894:	20000190 	.word	0x20000190
 8001898:	20000194 	.word	0x20000194
 800189c:	20000192 	.word	0x20000192
 80018a0:	200001a1 	.word	0x200001a1
 80018a4:	200001ac 	.word	0x200001ac
 80018a8:	200001a0 	.word	0x200001a0
 80018ac:	200001a2 	.word	0x200001a2
 80018b0:	200001a4 	.word	0x200001a4
 80018b4:	200001a8 	.word	0x200001a8
 80018b8:	200001a5 	.word	0x200001a5
 80018bc:	48000800 	.word	0x48000800

080018c0 <Lights_Control>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Lights_Control */
void Lights_Control(void *argument)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  //left_turn_active = true;

  /* Infinite loop */
  for(;;)
  {
	  if (blinkers_active) {
 80018c8:	4b56      	ldr	r3, [pc, #344]	@ (8001a24 <Lights_Control+0x164>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d032      	beq.n	8001936 <Lights_Control+0x76>
		  if (signal_counter < 5) {
 80018d0:	4b55      	ldr	r3, [pc, #340]	@ (8001a28 <Lights_Control+0x168>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2b04      	cmp	r3, #4
 80018d6:	dc0b      	bgt.n	80018f0 <Lights_Control+0x30>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, RESET);
 80018d8:	2200      	movs	r2, #0
 80018da:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80018de:	4853      	ldr	r0, [pc, #332]	@ (8001a2c <Lights_Control+0x16c>)
 80018e0:	f002 f80e 	bl	8003900 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 80018e4:	2200      	movs	r2, #0
 80018e6:	2102      	movs	r1, #2
 80018e8:	4850      	ldr	r0, [pc, #320]	@ (8001a2c <Lights_Control+0x16c>)
 80018ea:	f002 f809 	bl	8003900 <HAL_GPIO_WritePin>
 80018ee:	e00a      	b.n	8001906 <Lights_Control+0x46>
		  }
		  else {
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, SET);
 80018f0:	2201      	movs	r2, #1
 80018f2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80018f6:	484d      	ldr	r0, [pc, #308]	@ (8001a2c <Lights_Control+0x16c>)
 80018f8:	f002 f802 	bl	8003900 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, SET);
 80018fc:	2201      	movs	r2, #1
 80018fe:	2102      	movs	r1, #2
 8001900:	484a      	ldr	r0, [pc, #296]	@ (8001a2c <Lights_Control+0x16c>)
 8001902:	f001 fffd 	bl	8003900 <HAL_GPIO_WritePin>
		  }
		  signal_counter++;
 8001906:	4b48      	ldr	r3, [pc, #288]	@ (8001a28 <Lights_Control+0x168>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	3301      	adds	r3, #1
 800190c:	4a46      	ldr	r2, [pc, #280]	@ (8001a28 <Lights_Control+0x168>)
 800190e:	6013      	str	r3, [r2, #0]
		  signal_counter = signal_counter%10;
 8001910:	4b45      	ldr	r3, [pc, #276]	@ (8001a28 <Lights_Control+0x168>)
 8001912:	6819      	ldr	r1, [r3, #0]
 8001914:	4b46      	ldr	r3, [pc, #280]	@ (8001a30 <Lights_Control+0x170>)
 8001916:	fb83 2301 	smull	r2, r3, r3, r1
 800191a:	109a      	asrs	r2, r3, #2
 800191c:	17cb      	asrs	r3, r1, #31
 800191e:	1ad2      	subs	r2, r2, r3
 8001920:	4613      	mov	r3, r2
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	4413      	add	r3, r2
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	1aca      	subs	r2, r1, r3
 800192a:	4b3f      	ldr	r3, [pc, #252]	@ (8001a28 <Lights_Control+0x168>)
 800192c:	601a      	str	r2, [r3, #0]
		  osDelay(100);
 800192e:	2064      	movs	r0, #100	@ 0x64
 8001930:	f005 fa6e 	bl	8006e10 <osDelay>
		  continue;
 8001934:	e074      	b.n	8001a20 <Lights_Control+0x160>
	  }

	  if(left_turn_active){
 8001936:	4b3f      	ldr	r3, [pc, #252]	@ (8001a34 <Lights_Control+0x174>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d016      	beq.n	800196c <Lights_Control+0xac>
		  if(signal_counter < 5){
 800193e:	4b3a      	ldr	r3, [pc, #232]	@ (8001a28 <Lights_Control+0x168>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	2b04      	cmp	r3, #4
 8001944:	dc06      	bgt.n	8001954 <Lights_Control+0x94>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, RESET);
 8001946:	2200      	movs	r2, #0
 8001948:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800194c:	4837      	ldr	r0, [pc, #220]	@ (8001a2c <Lights_Control+0x16c>)
 800194e:	f001 ffd7 	bl	8003900 <HAL_GPIO_WritePin>
 8001952:	e005      	b.n	8001960 <Lights_Control+0xa0>
		  }else{
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, SET);
 8001954:	2201      	movs	r2, #1
 8001956:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800195a:	4834      	ldr	r0, [pc, #208]	@ (8001a2c <Lights_Control+0x16c>)
 800195c:	f001 ffd0 	bl	8003900 <HAL_GPIO_WritePin>
		  }
		  signal_counter++;
 8001960:	4b31      	ldr	r3, [pc, #196]	@ (8001a28 <Lights_Control+0x168>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	3301      	adds	r3, #1
 8001966:	4a30      	ldr	r2, [pc, #192]	@ (8001a28 <Lights_Control+0x168>)
 8001968:	6013      	str	r3, [r2, #0]
 800196a:	e010      	b.n	800198e <Lights_Control+0xce>

	  }else{
		  if(brakes_active){
 800196c:	4b32      	ldr	r3, [pc, #200]	@ (8001a38 <Lights_Control+0x178>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d006      	beq.n	8001982 <Lights_Control+0xc2>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, SET);
 8001974:	2201      	movs	r2, #1
 8001976:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800197a:	482c      	ldr	r0, [pc, #176]	@ (8001a2c <Lights_Control+0x16c>)
 800197c:	f001 ffc0 	bl	8003900 <HAL_GPIO_WritePin>
 8001980:	e005      	b.n	800198e <Lights_Control+0xce>
		  }
		  else{
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, RESET);
 8001982:	2200      	movs	r2, #0
 8001984:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001988:	4828      	ldr	r0, [pc, #160]	@ (8001a2c <Lights_Control+0x16c>)
 800198a:	f001 ffb9 	bl	8003900 <HAL_GPIO_WritePin>
		  }
	  }

	  if(right_turn_active){
 800198e:	4b2b      	ldr	r3, [pc, #172]	@ (8001a3c <Lights_Control+0x17c>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d014      	beq.n	80019c0 <Lights_Control+0x100>
		  if(signal_counter < 5){
 8001996:	4b24      	ldr	r3, [pc, #144]	@ (8001a28 <Lights_Control+0x168>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	2b04      	cmp	r3, #4
 800199c:	dc05      	bgt.n	80019aa <Lights_Control+0xea>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 800199e:	2200      	movs	r2, #0
 80019a0:	2102      	movs	r1, #2
 80019a2:	4822      	ldr	r0, [pc, #136]	@ (8001a2c <Lights_Control+0x16c>)
 80019a4:	f001 ffac 	bl	8003900 <HAL_GPIO_WritePin>
 80019a8:	e004      	b.n	80019b4 <Lights_Control+0xf4>
		  }else{
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, SET);
 80019aa:	2201      	movs	r2, #1
 80019ac:	2102      	movs	r1, #2
 80019ae:	481f      	ldr	r0, [pc, #124]	@ (8001a2c <Lights_Control+0x16c>)
 80019b0:	f001 ffa6 	bl	8003900 <HAL_GPIO_WritePin>
		  }
		  signal_counter++;
 80019b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001a28 <Lights_Control+0x168>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	3301      	adds	r3, #1
 80019ba:	4a1b      	ldr	r2, [pc, #108]	@ (8001a28 <Lights_Control+0x168>)
 80019bc:	6013      	str	r3, [r2, #0]
 80019be:	e00e      	b.n	80019de <Lights_Control+0x11e>
	  }
	  else{
		  if(brakes_active){
 80019c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a38 <Lights_Control+0x178>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d005      	beq.n	80019d4 <Lights_Control+0x114>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, SET);
 80019c8:	2201      	movs	r2, #1
 80019ca:	2102      	movs	r1, #2
 80019cc:	4817      	ldr	r0, [pc, #92]	@ (8001a2c <Lights_Control+0x16c>)
 80019ce:	f001 ff97 	bl	8003900 <HAL_GPIO_WritePin>
 80019d2:	e004      	b.n	80019de <Lights_Control+0x11e>
		  }
		  else{
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 80019d4:	2200      	movs	r2, #0
 80019d6:	2102      	movs	r1, #2
 80019d8:	4814      	ldr	r0, [pc, #80]	@ (8001a2c <Lights_Control+0x16c>)
 80019da:	f001 ff91 	bl	8003900 <HAL_GPIO_WritePin>
		  }
	  }

	  if(brakes_active){
 80019de:	4b16      	ldr	r3, [pc, #88]	@ (8001a38 <Lights_Control+0x178>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d005      	beq.n	80019f2 <Lights_Control+0x132>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET); //sets center rear light (brake light)
 80019e6:	2201      	movs	r2, #1
 80019e8:	2101      	movs	r1, #1
 80019ea:	4810      	ldr	r0, [pc, #64]	@ (8001a2c <Lights_Control+0x16c>)
 80019ec:	f001 ff88 	bl	8003900 <HAL_GPIO_WritePin>
 80019f0:	e004      	b.n	80019fc <Lights_Control+0x13c>
	  }else{
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 80019f2:	2200      	movs	r2, #0
 80019f4:	2101      	movs	r1, #1
 80019f6:	480d      	ldr	r0, [pc, #52]	@ (8001a2c <Lights_Control+0x16c>)
 80019f8:	f001 ff82 	bl	8003900 <HAL_GPIO_WritePin>
	  }
	  signal_counter = signal_counter%10;
 80019fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001a28 <Lights_Control+0x168>)
 80019fe:	6819      	ldr	r1, [r3, #0]
 8001a00:	4b0b      	ldr	r3, [pc, #44]	@ (8001a30 <Lights_Control+0x170>)
 8001a02:	fb83 2301 	smull	r2, r3, r3, r1
 8001a06:	109a      	asrs	r2, r3, #2
 8001a08:	17cb      	asrs	r3, r1, #31
 8001a0a:	1ad2      	subs	r2, r2, r3
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	009b      	lsls	r3, r3, #2
 8001a10:	4413      	add	r3, r2
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	1aca      	subs	r2, r1, r3
 8001a16:	4b04      	ldr	r3, [pc, #16]	@ (8001a28 <Lights_Control+0x168>)
 8001a18:	601a      	str	r2, [r3, #0]
	  osDelay(100);
 8001a1a:	2064      	movs	r0, #100	@ 0x64
 8001a1c:	f005 f9f8 	bl	8006e10 <osDelay>
	  if (blinkers_active) {
 8001a20:	e752      	b.n	80018c8 <Lights_Control+0x8>
 8001a22:	bf00      	nop
 8001a24:	2000019d 	.word	0x2000019d
 8001a28:	200001b0 	.word	0x200001b0
 8001a2c:	48000800 	.word	0x48000800
 8001a30:	66666667 	.word	0x66666667
 8001a34:	2000019e 	.word	0x2000019e
 8001a38:	2000019c 	.word	0x2000019c
 8001a3c:	2000019f 	.word	0x2000019f

08001a40 <Read_Sensors>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Read_Sensors */
void Read_Sensors(void *argument)
{
 8001a40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a44:	b08e      	sub	sp, #56	@ 0x38
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Read_Sensors */

	CAN_TxHeaderTypeDef TxHeader;
	uint8_t TxData[8] = { 0 };
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	617b      	str	r3, [r7, #20]
 8001a4e:	2300      	movs	r3, #0
 8001a50:	61bb      	str	r3, [r7, #24]
	uint32_t TxMailbox = { 0 };
 8001a52:	2300      	movs	r3, #0
 8001a54:	613b      	str	r3, [r7, #16]

	TxHeader.IDE = CAN_ID_STD; // Standard ID (not extended)
 8001a56:	2300      	movs	r3, #0
 8001a58:	627b      	str	r3, [r7, #36]	@ 0x24
	TxHeader.StdId = 0x07; // 11 bit Identifier
 8001a5a:	2307      	movs	r3, #7
 8001a5c:	61fb      	str	r3, [r7, #28]
	TxHeader.RTR = CAN_RTR_DATA; // Std RTR Data frame
 8001a5e:	2300      	movs	r3, #0
 8001a60:	62bb      	str	r3, [r7, #40]	@ 0x28
	TxHeader.DLC = 8; // 8 bytes being transmitted
 8001a62:	2308      	movs	r3, #8
 8001a64:	62fb      	str	r3, [r7, #44]	@ 0x2c

	//Message ID 2 for VCU
	TxData[0] = 7;
 8001a66:	2307      	movs	r3, #7
 8001a68:	753b      	strb	r3, [r7, #20]

	HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 8001a6a:	f107 0310 	add.w	r3, r7, #16
 8001a6e:	f107 0214 	add.w	r2, r7, #20
 8001a72:	f107 011c 	add.w	r1, r7, #28
 8001a76:	484e      	ldr	r0, [pc, #312]	@ (8001bb0 <Read_Sensors+0x170>)
 8001a78:	f000 fe28 	bl	80026cc <HAL_CAN_AddTxMessage>

  /* Infinite loop */
  for(;;)
  {
	  //INA226_t *data = (INA226_t *)argument;
	  INA226_IVP.current = getCurrentAmp(&INA226_IVP);
 8001a7c:	484d      	ldr	r0, [pc, #308]	@ (8001bb4 <Read_Sensors+0x174>)
 8001a7e:	f7ff f903 	bl	8000c88 <getCurrentAmp>
 8001a82:	eef0 7a40 	vmov.f32	s15, s0
 8001a86:	4b4b      	ldr	r3, [pc, #300]	@ (8001bb4 <Read_Sensors+0x174>)
 8001a88:	edc3 7a08 	vstr	s15, [r3, #32]
	  INA226_IVP.power = getPowerWatt(&INA226_IVP);
 8001a8c:	4849      	ldr	r0, [pc, #292]	@ (8001bb4 <Read_Sensors+0x174>)
 8001a8e:	f7ff f957 	bl	8000d40 <getPowerWatt>
 8001a92:	eef0 7a40 	vmov.f32	s15, s0
 8001a96:	4b47      	ldr	r3, [pc, #284]	@ (8001bb4 <Read_Sensors+0x174>)
 8001a98:	edc3 7a07 	vstr	s15, [r3, #28]

    union FloatBytes power;
    power.f = INA226_IVP.power;
 8001a9c:	4b45      	ldr	r3, [pc, #276]	@ (8001bb4 <Read_Sensors+0x174>)
 8001a9e:	69db      	ldr	r3, [r3, #28]
 8001aa0:	60fb      	str	r3, [r7, #12]

	  //Assign CAN message
	  TxData[1] = power.bytes[0]; //LSB
 8001aa2:	7b3b      	ldrb	r3, [r7, #12]
 8001aa4:	757b      	strb	r3, [r7, #21]
	  TxData[2] = power.bytes[1];
 8001aa6:	7b7b      	ldrb	r3, [r7, #13]
 8001aa8:	75bb      	strb	r3, [r7, #22]
    TxData[3] = power.bytes[2];
 8001aaa:	7bbb      	ldrb	r3, [r7, #14]
 8001aac:	75fb      	strb	r3, [r7, #23]
    TxData[4] = power.bytes[3]; //MSB 
 8001aae:	7bfb      	ldrb	r3, [r7, #15]
 8001ab0:	763b      	strb	r3, [r7, #24]

	  while(!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1));
 8001ab2:	bf00      	nop
 8001ab4:	483e      	ldr	r0, [pc, #248]	@ (8001bb0 <Read_Sensors+0x170>)
 8001ab6:	f000 fed9 	bl	800286c <HAL_CAN_GetTxMailboxesFreeLevel>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0f9      	beq.n	8001ab4 <Read_Sensors+0x74>
	  HAL_StatusTypeDef status;
	  status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 8001ac0:	f107 0310 	add.w	r3, r7, #16
 8001ac4:	f107 0214 	add.w	r2, r7, #20
 8001ac8:	f107 011c 	add.w	r1, r7, #28
 8001acc:	4838      	ldr	r0, [pc, #224]	@ (8001bb0 <Read_Sensors+0x170>)
 8001ace:	f000 fdfd 	bl	80026cc <HAL_CAN_AddTxMessage>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	  messages_sent++;
 8001ad8:	4b37      	ldr	r3, [pc, #220]	@ (8001bb8 <Read_Sensors+0x178>)
 8001ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ade:	1c54      	adds	r4, r2, #1
 8001ae0:	f143 0500 	adc.w	r5, r3, #0
 8001ae4:	4b34      	ldr	r3, [pc, #208]	@ (8001bb8 <Read_Sensors+0x178>)
 8001ae6:	e9c3 4500 	strd	r4, r5, [r3]
	  if (status == HAL_ERROR){
 8001aea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d102      	bne.n	8001af8 <Read_Sensors+0xb8>
		  Error_Handler();
 8001af2:	f000 f883 	bl	8001bfc <Error_Handler>
 8001af6:	e008      	b.n	8001b0a <Read_Sensors+0xca>
	  }
	  else if(status == HAL_BUSY){
 8001af8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d104      	bne.n	8001b0a <Read_Sensors+0xca>
		  HAL_CAN_BUSY++;
 8001b00:	4b2e      	ldr	r3, [pc, #184]	@ (8001bbc <Read_Sensors+0x17c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	3301      	adds	r3, #1
 8001b06:	4a2d      	ldr	r2, [pc, #180]	@ (8001bbc <Read_Sensors+0x17c>)
 8001b08:	6013      	str	r3, [r2, #0]
	  }

    // also send status message
    TxData_status[1] = 0; // Reset status byte
 8001b0a:	4b2d      	ldr	r3, [pc, #180]	@ (8001bc0 <Read_Sensors+0x180>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	705a      	strb	r2, [r3, #1]
    // for byte 1, bit 0 = mc, bit 1 = array, bit 2 = kill switch
    if (mc_main_ctrl)
 8001b10:	4b2c      	ldr	r3, [pc, #176]	@ (8001bc4 <Read_Sensors+0x184>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d006      	beq.n	8001b26 <Read_Sensors+0xe6>
        TxData_status[1] |= (1 << 0); // Bit 0 = MC status
 8001b18:	4b29      	ldr	r3, [pc, #164]	@ (8001bc0 <Read_Sensors+0x180>)
 8001b1a:	785b      	ldrb	r3, [r3, #1]
 8001b1c:	f043 0301 	orr.w	r3, r3, #1
 8001b20:	b2da      	uxtb	r2, r3
 8001b22:	4b27      	ldr	r3, [pc, #156]	@ (8001bc0 <Read_Sensors+0x180>)
 8001b24:	705a      	strb	r2, [r3, #1]
    if (array)
 8001b26:	4b28      	ldr	r3, [pc, #160]	@ (8001bc8 <Read_Sensors+0x188>)
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d006      	beq.n	8001b3c <Read_Sensors+0xfc>
        TxData_status[1] |= (1 << 2); // Bit 2 = array status 
 8001b2e:	4b24      	ldr	r3, [pc, #144]	@ (8001bc0 <Read_Sensors+0x180>)
 8001b30:	785b      	ldrb	r3, [r3, #1]
 8001b32:	f043 0304 	orr.w	r3, r3, #4
 8001b36:	b2da      	uxtb	r2, r3
 8001b38:	4b21      	ldr	r3, [pc, #132]	@ (8001bc0 <Read_Sensors+0x180>)
 8001b3a:	705a      	strb	r2, [r3, #1]
    if (direction)
 8001b3c:	4b23      	ldr	r3, [pc, #140]	@ (8001bcc <Read_Sensors+0x18c>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d006      	beq.n	8001b52 <Read_Sensors+0x112>
        TxData_status[1] |= (1 << 3); // Bit 3 = Direction status
 8001b44:	4b1e      	ldr	r3, [pc, #120]	@ (8001bc0 <Read_Sensors+0x180>)
 8001b46:	785b      	ldrb	r3, [r3, #1]
 8001b48:	f043 0308 	orr.w	r3, r3, #8
 8001b4c:	b2da      	uxtb	r2, r3
 8001b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001bc0 <Read_Sensors+0x180>)
 8001b50:	705a      	strb	r2, [r3, #1]
    // kill switch?
    while(!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1));
 8001b52:	bf00      	nop
 8001b54:	4816      	ldr	r0, [pc, #88]	@ (8001bb0 <Read_Sensors+0x170>)
 8001b56:	f000 fe89 	bl	800286c <HAL_CAN_GetTxMailboxesFreeLevel>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d0f9      	beq.n	8001b54 <Read_Sensors+0x114>
    HAL_StatusTypeDef status2;
    status2 = HAL_CAN_AddTxMessage(&hcan1, &TxHeader_status, TxData_status, &TxMailbox_status);
 8001b60:	4b1b      	ldr	r3, [pc, #108]	@ (8001bd0 <Read_Sensors+0x190>)
 8001b62:	4a17      	ldr	r2, [pc, #92]	@ (8001bc0 <Read_Sensors+0x180>)
 8001b64:	491b      	ldr	r1, [pc, #108]	@ (8001bd4 <Read_Sensors+0x194>)
 8001b66:	4812      	ldr	r0, [pc, #72]	@ (8001bb0 <Read_Sensors+0x170>)
 8001b68:	f000 fdb0 	bl	80026cc <HAL_CAN_AddTxMessage>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    messages_sent++;
 8001b72:	4b11      	ldr	r3, [pc, #68]	@ (8001bb8 <Read_Sensors+0x178>)
 8001b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b78:	f112 0801 	adds.w	r8, r2, #1
 8001b7c:	f143 0900 	adc.w	r9, r3, #0
 8001b80:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb8 <Read_Sensors+0x178>)
 8001b82:	e9c3 8900 	strd	r8, r9, [r3]
    if (status2 == HAL_ERROR){
 8001b86:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d102      	bne.n	8001b94 <Read_Sensors+0x154>
        Error_Handler();
 8001b8e:	f000 f835 	bl	8001bfc <Error_Handler>
 8001b92:	e008      	b.n	8001ba6 <Read_Sensors+0x166>
    }
    else if(status2 == HAL_BUSY){
 8001b94:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d104      	bne.n	8001ba6 <Read_Sensors+0x166>
        HAL_CAN_BUSY++;
 8001b9c:	4b07      	ldr	r3, [pc, #28]	@ (8001bbc <Read_Sensors+0x17c>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	4a06      	ldr	r2, [pc, #24]	@ (8001bbc <Read_Sensors+0x17c>)
 8001ba4:	6013      	str	r3, [r2, #0]
    }

    osDelay(10);
 8001ba6:	200a      	movs	r0, #10
 8001ba8:	f005 f932 	bl	8006e10 <osDelay>
  {
 8001bac:	e766      	b.n	8001a7c <Read_Sensors+0x3c>
 8001bae:	bf00      	nop
 8001bb0:	2000007c 	.word	0x2000007c
 8001bb4:	200001e8 	.word	0x200001e8
 8001bb8:	200001b8 	.word	0x200001b8
 8001bbc:	200001b4 	.word	0x200001b4
 8001bc0:	200001d8 	.word	0x200001d8
 8001bc4:	200001a1 	.word	0x200001a1
 8001bc8:	200001a2 	.word	0x200001a2
 8001bcc:	200001a0 	.word	0x200001a0
 8001bd0:	200001e0 	.word	0x200001e0
 8001bd4:	200001c0 	.word	0x200001c0

08001bd8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a04      	ldr	r2, [pc, #16]	@ (8001bf8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d101      	bne.n	8001bee <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001bea:	f000 fb0b 	bl	8002204 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40001000 	.word	0x40001000

08001bfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c00:	b672      	cpsid	i
}
 8001c02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c04:	bf00      	nop
 8001c06:	e7fd      	b.n	8001c04 <Error_Handler+0x8>

08001c08 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0e:	4b11      	ldr	r3, [pc, #68]	@ (8001c54 <HAL_MspInit+0x4c>)
 8001c10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c12:	4a10      	ldr	r2, [pc, #64]	@ (8001c54 <HAL_MspInit+0x4c>)
 8001c14:	f043 0301 	orr.w	r3, r3, #1
 8001c18:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c54 <HAL_MspInit+0x4c>)
 8001c1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	607b      	str	r3, [r7, #4]
 8001c24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c26:	4b0b      	ldr	r3, [pc, #44]	@ (8001c54 <HAL_MspInit+0x4c>)
 8001c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c54 <HAL_MspInit+0x4c>)
 8001c2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c30:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c32:	4b08      	ldr	r3, [pc, #32]	@ (8001c54 <HAL_MspInit+0x4c>)
 8001c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c3a:	603b      	str	r3, [r7, #0]
 8001c3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	210f      	movs	r1, #15
 8001c42:	f06f 0001 	mvn.w	r0, #1
 8001c46:	f001 fa75 	bl	8003134 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000

08001c58 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b08c      	sub	sp, #48	@ 0x30
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c60:	f107 031c 	add.w	r3, r7, #28
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
 8001c6e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a56      	ldr	r2, [pc, #344]	@ (8001dd0 <HAL_CAN_MspInit+0x178>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d14b      	bne.n	8001d12 <HAL_CAN_MspInit+0xba>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001c7a:	4b56      	ldr	r3, [pc, #344]	@ (8001dd4 <HAL_CAN_MspInit+0x17c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	3301      	adds	r3, #1
 8001c80:	4a54      	ldr	r2, [pc, #336]	@ (8001dd4 <HAL_CAN_MspInit+0x17c>)
 8001c82:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001c84:	4b53      	ldr	r3, [pc, #332]	@ (8001dd4 <HAL_CAN_MspInit+0x17c>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d10b      	bne.n	8001ca4 <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001c8c:	4b52      	ldr	r3, [pc, #328]	@ (8001dd8 <HAL_CAN_MspInit+0x180>)
 8001c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c90:	4a51      	ldr	r2, [pc, #324]	@ (8001dd8 <HAL_CAN_MspInit+0x180>)
 8001c92:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001c96:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c98:	4b4f      	ldr	r3, [pc, #316]	@ (8001dd8 <HAL_CAN_MspInit+0x180>)
 8001c9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ca0:	61bb      	str	r3, [r7, #24]
 8001ca2:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ca4:	4b4c      	ldr	r3, [pc, #304]	@ (8001dd8 <HAL_CAN_MspInit+0x180>)
 8001ca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca8:	4a4b      	ldr	r2, [pc, #300]	@ (8001dd8 <HAL_CAN_MspInit+0x180>)
 8001caa:	f043 0302 	orr.w	r3, r3, #2
 8001cae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cb0:	4b49      	ldr	r3, [pc, #292]	@ (8001dd8 <HAL_CAN_MspInit+0x180>)
 8001cb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb4:	f003 0302 	and.w	r3, r3, #2
 8001cb8:	617b      	str	r3, [r7, #20]
 8001cba:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001cbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001cce:	2309      	movs	r3, #9
 8001cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd2:	f107 031c 	add.w	r3, r7, #28
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4840      	ldr	r0, [pc, #256]	@ (8001ddc <HAL_CAN_MspInit+0x184>)
 8001cda:	f001 fc7f 	bl	80035dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001cde:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ce2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cec:	2303      	movs	r3, #3
 8001cee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001cf0:	2309      	movs	r3, #9
 8001cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf4:	f107 031c 	add.w	r3, r7, #28
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4838      	ldr	r0, [pc, #224]	@ (8001ddc <HAL_CAN_MspInit+0x184>)
 8001cfc:	f001 fc6e 	bl	80035dc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001d00:	2200      	movs	r2, #0
 8001d02:	2105      	movs	r1, #5
 8001d04:	2014      	movs	r0, #20
 8001d06:	f001 fa15 	bl	8003134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001d0a:	2014      	movs	r0, #20
 8001d0c:	f001 fa2e 	bl	800316c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8001d10:	e059      	b.n	8001dc6 <HAL_CAN_MspInit+0x16e>
  else if(hcan->Instance==CAN2)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a32      	ldr	r2, [pc, #200]	@ (8001de0 <HAL_CAN_MspInit+0x188>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d154      	bne.n	8001dc6 <HAL_CAN_MspInit+0x16e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001d1c:	4b2e      	ldr	r3, [pc, #184]	@ (8001dd8 <HAL_CAN_MspInit+0x180>)
 8001d1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d20:	4a2d      	ldr	r2, [pc, #180]	@ (8001dd8 <HAL_CAN_MspInit+0x180>)
 8001d22:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001d26:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d28:	4b2b      	ldr	r3, [pc, #172]	@ (8001dd8 <HAL_CAN_MspInit+0x180>)
 8001d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d2c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001d30:	613b      	str	r3, [r7, #16]
 8001d32:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001d34:	4b27      	ldr	r3, [pc, #156]	@ (8001dd4 <HAL_CAN_MspInit+0x17c>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	4a26      	ldr	r2, [pc, #152]	@ (8001dd4 <HAL_CAN_MspInit+0x17c>)
 8001d3c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001d3e:	4b25      	ldr	r3, [pc, #148]	@ (8001dd4 <HAL_CAN_MspInit+0x17c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d10b      	bne.n	8001d5e <HAL_CAN_MspInit+0x106>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001d46:	4b24      	ldr	r3, [pc, #144]	@ (8001dd8 <HAL_CAN_MspInit+0x180>)
 8001d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d4a:	4a23      	ldr	r2, [pc, #140]	@ (8001dd8 <HAL_CAN_MspInit+0x180>)
 8001d4c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d50:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d52:	4b21      	ldr	r3, [pc, #132]	@ (8001dd8 <HAL_CAN_MspInit+0x180>)
 8001d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d5e:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd8 <HAL_CAN_MspInit+0x180>)
 8001d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d62:	4a1d      	ldr	r2, [pc, #116]	@ (8001dd8 <HAL_CAN_MspInit+0x180>)
 8001d64:	f043 0302 	orr.w	r3, r3, #2
 8001d68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d6a:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd8 <HAL_CAN_MspInit+0x180>)
 8001d6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	60bb      	str	r3, [r7, #8]
 8001d74:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001d76:	2320      	movs	r3, #32
 8001d78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d82:	2303      	movs	r3, #3
 8001d84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_CAN2;
 8001d86:	2303      	movs	r3, #3
 8001d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d8a:	f107 031c 	add.w	r3, r7, #28
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4812      	ldr	r0, [pc, #72]	@ (8001ddc <HAL_CAN_MspInit+0x184>)
 8001d92:	f001 fc23 	bl	80035dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d96:	2340      	movs	r3, #64	@ 0x40
 8001d98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da2:	2303      	movs	r3, #3
 8001da4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_CAN2;
 8001da6:	2308      	movs	r3, #8
 8001da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001daa:	f107 031c 	add.w	r3, r7, #28
 8001dae:	4619      	mov	r1, r3
 8001db0:	480a      	ldr	r0, [pc, #40]	@ (8001ddc <HAL_CAN_MspInit+0x184>)
 8001db2:	f001 fc13 	bl	80035dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 8001db6:	2200      	movs	r2, #0
 8001db8:	2105      	movs	r1, #5
 8001dba:	2057      	movs	r0, #87	@ 0x57
 8001dbc:	f001 f9ba 	bl	8003134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8001dc0:	2057      	movs	r0, #87	@ 0x57
 8001dc2:	f001 f9d3 	bl	800316c <HAL_NVIC_EnableIRQ>
}
 8001dc6:	bf00      	nop
 8001dc8:	3730      	adds	r7, #48	@ 0x30
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40006400 	.word	0x40006400
 8001dd4:	20000210 	.word	0x20000210
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	48000400 	.word	0x48000400
 8001de0:	40006800 	.word	0x40006800

08001de4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b08a      	sub	sp, #40	@ 0x28
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dec:	f107 0314 	add.w	r3, r7, #20
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	609a      	str	r2, [r3, #8]
 8001df8:	60da      	str	r2, [r3, #12]
 8001dfa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a19      	ldr	r2, [pc, #100]	@ (8001e68 <HAL_DAC_MspInit+0x84>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d12c      	bne.n	8001e60 <HAL_DAC_MspInit+0x7c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001e06:	4b19      	ldr	r3, [pc, #100]	@ (8001e6c <HAL_DAC_MspInit+0x88>)
 8001e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e0a:	4a18      	ldr	r2, [pc, #96]	@ (8001e6c <HAL_DAC_MspInit+0x88>)
 8001e0c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001e10:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e12:	4b16      	ldr	r3, [pc, #88]	@ (8001e6c <HAL_DAC_MspInit+0x88>)
 8001e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e16:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001e1a:	613b      	str	r3, [r7, #16]
 8001e1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1e:	4b13      	ldr	r3, [pc, #76]	@ (8001e6c <HAL_DAC_MspInit+0x88>)
 8001e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e22:	4a12      	ldr	r2, [pc, #72]	@ (8001e6c <HAL_DAC_MspInit+0x88>)
 8001e24:	f043 0301 	orr.w	r3, r3, #1
 8001e28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e2a:	4b10      	ldr	r3, [pc, #64]	@ (8001e6c <HAL_DAC_MspInit+0x88>)
 8001e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001e36:	2330      	movs	r3, #48	@ 0x30
 8001e38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e42:	f107 0314 	add.w	r3, r7, #20
 8001e46:	4619      	mov	r1, r3
 8001e48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e4c:	f001 fbc6 	bl	80035dc <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8001e50:	2200      	movs	r2, #0
 8001e52:	210f      	movs	r1, #15
 8001e54:	2036      	movs	r0, #54	@ 0x36
 8001e56:	f001 f96d 	bl	8003134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e5a:	2036      	movs	r0, #54	@ 0x36
 8001e5c:	f001 f986 	bl	800316c <HAL_NVIC_EnableIRQ>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001e60:	bf00      	nop
 8001e62:	3728      	adds	r7, #40	@ 0x28
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40007400 	.word	0x40007400
 8001e6c:	40021000 	.word	0x40021000

08001e70 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b0ac      	sub	sp, #176	@ 0xb0
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e78:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e88:	f107 0310 	add.w	r3, r7, #16
 8001e8c:	228c      	movs	r2, #140	@ 0x8c
 8001e8e:	2100      	movs	r1, #0
 8001e90:	4618      	mov	r0, r3
 8001e92:	f007 fc91 	bl	80097b8 <memset>
  if(hi2c->Instance==I2C2)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a21      	ldr	r2, [pc, #132]	@ (8001f20 <HAL_I2C_MspInit+0xb0>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d13b      	bne.n	8001f18 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001ea0:	2380      	movs	r3, #128	@ 0x80
 8001ea2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ea8:	f107 0310 	add.w	r3, r7, #16
 8001eac:	4618      	mov	r0, r3
 8001eae:	f003 fa53 	bl	8005358 <HAL_RCCEx_PeriphCLKConfig>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001eb8:	f7ff fea0 	bl	8001bfc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ebc:	4b19      	ldr	r3, [pc, #100]	@ (8001f24 <HAL_I2C_MspInit+0xb4>)
 8001ebe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec0:	4a18      	ldr	r2, [pc, #96]	@ (8001f24 <HAL_I2C_MspInit+0xb4>)
 8001ec2:	f043 0302 	orr.w	r3, r3, #2
 8001ec6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ec8:	4b16      	ldr	r3, [pc, #88]	@ (8001f24 <HAL_I2C_MspInit+0xb4>)
 8001eca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ecc:	f003 0302 	and.w	r3, r3, #2
 8001ed0:	60fb      	str	r3, [r7, #12]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001ed4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ed8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001edc:	2312      	movs	r3, #18
 8001ede:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001eee:	2304      	movs	r3, #4
 8001ef0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ef4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ef8:	4619      	mov	r1, r3
 8001efa:	480b      	ldr	r0, [pc, #44]	@ (8001f28 <HAL_I2C_MspInit+0xb8>)
 8001efc:	f001 fb6e 	bl	80035dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f00:	4b08      	ldr	r3, [pc, #32]	@ (8001f24 <HAL_I2C_MspInit+0xb4>)
 8001f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f04:	4a07      	ldr	r2, [pc, #28]	@ (8001f24 <HAL_I2C_MspInit+0xb4>)
 8001f06:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f0c:	4b05      	ldr	r3, [pc, #20]	@ (8001f24 <HAL_I2C_MspInit+0xb4>)
 8001f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f14:	60bb      	str	r3, [r7, #8]
 8001f16:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001f18:	bf00      	nop
 8001f1a:	37b0      	adds	r7, #176	@ 0xb0
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40005800 	.word	0x40005800
 8001f24:	40021000 	.word	0x40021000
 8001f28:	48000400 	.word	0x48000400

08001f2c <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM1)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a0a      	ldr	r2, [pc, #40]	@ (8001f64 <HAL_TIM_OC_MspInit+0x38>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d10b      	bne.n	8001f56 <HAL_TIM_OC_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f68 <HAL_TIM_OC_MspInit+0x3c>)
 8001f40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f42:	4a09      	ldr	r2, [pc, #36]	@ (8001f68 <HAL_TIM_OC_MspInit+0x3c>)
 8001f44:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f48:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f4a:	4b07      	ldr	r3, [pc, #28]	@ (8001f68 <HAL_TIM_OC_MspInit+0x3c>)
 8001f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f4e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001f56:	bf00      	nop
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	40012c00 	.word	0x40012c00
 8001f68:	40021000 	.word	0x40021000

08001f6c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b088      	sub	sp, #32
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f74:	f107 030c 	add.w	r3, r7, #12
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	609a      	str	r2, [r3, #8]
 8001f80:	60da      	str	r2, [r3, #12]
 8001f82:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a12      	ldr	r2, [pc, #72]	@ (8001fd4 <HAL_TIM_MspPostInit+0x68>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d11d      	bne.n	8001fca <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f8e:	4b12      	ldr	r3, [pc, #72]	@ (8001fd8 <HAL_TIM_MspPostInit+0x6c>)
 8001f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f92:	4a11      	ldr	r2, [pc, #68]	@ (8001fd8 <HAL_TIM_MspPostInit+0x6c>)
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f9a:	4b0f      	ldr	r3, [pc, #60]	@ (8001fd8 <HAL_TIM_MspPostInit+0x6c>)
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	60bb      	str	r3, [r7, #8]
 8001fa4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001fa6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001faa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fac:	2302      	movs	r3, #2
 8001fae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fbc:	f107 030c 	add.w	r3, r7, #12
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fc6:	f001 fb09 	bl	80035dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001fca:	bf00      	nop
 8001fcc:	3720      	adds	r7, #32
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40012c00 	.word	0x40012c00
 8001fd8:	40021000 	.word	0x40021000

08001fdc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b08e      	sub	sp, #56	@ 0x38
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001fea:	4b34      	ldr	r3, [pc, #208]	@ (80020bc <HAL_InitTick+0xe0>)
 8001fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fee:	4a33      	ldr	r2, [pc, #204]	@ (80020bc <HAL_InitTick+0xe0>)
 8001ff0:	f043 0310 	orr.w	r3, r3, #16
 8001ff4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ff6:	4b31      	ldr	r3, [pc, #196]	@ (80020bc <HAL_InitTick+0xe0>)
 8001ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ffa:	f003 0310 	and.w	r3, r3, #16
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002002:	f107 0210 	add.w	r2, r7, #16
 8002006:	f107 0314 	add.w	r3, r7, #20
 800200a:	4611      	mov	r1, r2
 800200c:	4618      	mov	r0, r3
 800200e:	f003 f911 	bl	8005234 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002012:	6a3b      	ldr	r3, [r7, #32]
 8002014:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002018:	2b00      	cmp	r3, #0
 800201a:	d103      	bne.n	8002024 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800201c:	f003 f8f4 	bl	8005208 <HAL_RCC_GetPCLK1Freq>
 8002020:	6378      	str	r0, [r7, #52]	@ 0x34
 8002022:	e004      	b.n	800202e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002024:	f003 f8f0 	bl	8005208 <HAL_RCC_GetPCLK1Freq>
 8002028:	4603      	mov	r3, r0
 800202a:	005b      	lsls	r3, r3, #1
 800202c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800202e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002030:	4a23      	ldr	r2, [pc, #140]	@ (80020c0 <HAL_InitTick+0xe4>)
 8002032:	fba2 2303 	umull	r2, r3, r2, r3
 8002036:	0c9b      	lsrs	r3, r3, #18
 8002038:	3b01      	subs	r3, #1
 800203a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800203c:	4b21      	ldr	r3, [pc, #132]	@ (80020c4 <HAL_InitTick+0xe8>)
 800203e:	4a22      	ldr	r2, [pc, #136]	@ (80020c8 <HAL_InitTick+0xec>)
 8002040:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002042:	4b20      	ldr	r3, [pc, #128]	@ (80020c4 <HAL_InitTick+0xe8>)
 8002044:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002048:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800204a:	4a1e      	ldr	r2, [pc, #120]	@ (80020c4 <HAL_InitTick+0xe8>)
 800204c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800204e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002050:	4b1c      	ldr	r3, [pc, #112]	@ (80020c4 <HAL_InitTick+0xe8>)
 8002052:	2200      	movs	r2, #0
 8002054:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002056:	4b1b      	ldr	r3, [pc, #108]	@ (80020c4 <HAL_InitTick+0xe8>)
 8002058:	2200      	movs	r2, #0
 800205a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800205c:	4b19      	ldr	r3, [pc, #100]	@ (80020c4 <HAL_InitTick+0xe8>)
 800205e:	2200      	movs	r2, #0
 8002060:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002062:	4818      	ldr	r0, [pc, #96]	@ (80020c4 <HAL_InitTick+0xe8>)
 8002064:	f003 fe42 	bl	8005cec <HAL_TIM_Base_Init>
 8002068:	4603      	mov	r3, r0
 800206a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800206e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002072:	2b00      	cmp	r3, #0
 8002074:	d11b      	bne.n	80020ae <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002076:	4813      	ldr	r0, [pc, #76]	@ (80020c4 <HAL_InitTick+0xe8>)
 8002078:	f003 fe9a 	bl	8005db0 <HAL_TIM_Base_Start_IT>
 800207c:	4603      	mov	r3, r0
 800207e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002082:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002086:	2b00      	cmp	r3, #0
 8002088:	d111      	bne.n	80020ae <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800208a:	2036      	movs	r0, #54	@ 0x36
 800208c:	f001 f86e 	bl	800316c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2b0f      	cmp	r3, #15
 8002094:	d808      	bhi.n	80020a8 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002096:	2200      	movs	r2, #0
 8002098:	6879      	ldr	r1, [r7, #4]
 800209a:	2036      	movs	r0, #54	@ 0x36
 800209c:	f001 f84a 	bl	8003134 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020a0:	4a0a      	ldr	r2, [pc, #40]	@ (80020cc <HAL_InitTick+0xf0>)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6013      	str	r3, [r2, #0]
 80020a6:	e002      	b.n	80020ae <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80020ae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3738      	adds	r7, #56	@ 0x38
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	40021000 	.word	0x40021000
 80020c0:	431bde83 	.word	0x431bde83
 80020c4:	20000214 	.word	0x20000214
 80020c8:	40001000 	.word	0x40001000
 80020cc:	20000004 	.word	0x20000004

080020d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020d4:	bf00      	nop
 80020d6:	e7fd      	b.n	80020d4 <NMI_Handler+0x4>

080020d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020dc:	bf00      	nop
 80020de:	e7fd      	b.n	80020dc <HardFault_Handler+0x4>

080020e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020e4:	bf00      	nop
 80020e6:	e7fd      	b.n	80020e4 <MemManage_Handler+0x4>

080020e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020ec:	bf00      	nop
 80020ee:	e7fd      	b.n	80020ec <BusFault_Handler+0x4>

080020f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020f4:	bf00      	nop
 80020f6:	e7fd      	b.n	80020f4 <UsageFault_Handler+0x4>

080020f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020fc:	bf00      	nop
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
	...

08002108 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800210c:	4802      	ldr	r0, [pc, #8]	@ (8002118 <CAN1_RX0_IRQHandler+0x10>)
 800210e:	f000 fd2a 	bl	8002b66 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002112:	bf00      	nop
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	2000007c 	.word	0x2000007c

0800211c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002120:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002124:	f001 fc1e 	bl	8003964 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002128:	bf00      	nop
 800212a:	bd80      	pop	{r7, pc}

0800212c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002130:	4803      	ldr	r0, [pc, #12]	@ (8002140 <TIM6_DAC_IRQHandler+0x14>)
 8002132:	f003 ff04 	bl	8005f3e <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8002136:	4803      	ldr	r0, [pc, #12]	@ (8002144 <TIM6_DAC_IRQHandler+0x18>)
 8002138:	f001 f895 	bl	8003266 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800213c:	bf00      	nop
 800213e:	bd80      	pop	{r7, pc}
 8002140:	20000214 	.word	0x20000214
 8002144:	200000cc 	.word	0x200000cc

08002148 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupt.
  */
void CAN2_RX0_IRQHandler(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 800214c:	4802      	ldr	r0, [pc, #8]	@ (8002158 <CAN2_RX0_IRQHandler+0x10>)
 800214e:	f000 fd0a 	bl	8002b66 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8002152:	bf00      	nop
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	200000a4 	.word	0x200000a4

0800215c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002160:	4b06      	ldr	r3, [pc, #24]	@ (800217c <SystemInit+0x20>)
 8002162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002166:	4a05      	ldr	r2, [pc, #20]	@ (800217c <SystemInit+0x20>)
 8002168:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800216c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002170:	bf00      	nop
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002180:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021b8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002184:	f7ff ffea 	bl	800215c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002188:	480c      	ldr	r0, [pc, #48]	@ (80021bc <LoopForever+0x6>)
  ldr r1, =_edata
 800218a:	490d      	ldr	r1, [pc, #52]	@ (80021c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800218c:	4a0d      	ldr	r2, [pc, #52]	@ (80021c4 <LoopForever+0xe>)
  movs r3, #0
 800218e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002190:	e002      	b.n	8002198 <LoopCopyDataInit>

08002192 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002192:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002194:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002196:	3304      	adds	r3, #4

08002198 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002198:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800219a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800219c:	d3f9      	bcc.n	8002192 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800219e:	4a0a      	ldr	r2, [pc, #40]	@ (80021c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80021a0:	4c0a      	ldr	r4, [pc, #40]	@ (80021cc <LoopForever+0x16>)
  movs r3, #0
 80021a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021a4:	e001      	b.n	80021aa <LoopFillZerobss>

080021a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021a8:	3204      	adds	r2, #4

080021aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021ac:	d3fb      	bcc.n	80021a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021ae:	f007 fb61 	bl	8009874 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80021b2:	f7fe ff77 	bl	80010a4 <main>

080021b6 <LoopForever>:

LoopForever:
    b LoopForever
 80021b6:	e7fe      	b.n	80021b6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80021b8:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80021bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021c0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80021c4:	08009ad0 	.word	0x08009ad0
  ldr r2, =_sbss
 80021c8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80021cc:	20001d44 	.word	0x20001d44

080021d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021d0:	e7fe      	b.n	80021d0 <ADC1_2_IRQHandler>

080021d2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b082      	sub	sp, #8
 80021d6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021d8:	2300      	movs	r3, #0
 80021da:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021dc:	2003      	movs	r0, #3
 80021de:	f000 ff9e 	bl	800311e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021e2:	200f      	movs	r0, #15
 80021e4:	f7ff fefa 	bl	8001fdc <HAL_InitTick>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d002      	beq.n	80021f4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	71fb      	strb	r3, [r7, #7]
 80021f2:	e001      	b.n	80021f8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021f4:	f7ff fd08 	bl	8001c08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021f8:	79fb      	ldrb	r3, [r7, #7]
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
	...

08002204 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002208:	4b06      	ldr	r3, [pc, #24]	@ (8002224 <HAL_IncTick+0x20>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	461a      	mov	r2, r3
 800220e:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <HAL_IncTick+0x24>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4413      	add	r3, r2
 8002214:	4a04      	ldr	r2, [pc, #16]	@ (8002228 <HAL_IncTick+0x24>)
 8002216:	6013      	str	r3, [r2, #0]
}
 8002218:	bf00      	nop
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	20000008 	.word	0x20000008
 8002228:	20000260 	.word	0x20000260

0800222c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  return uwTick;
 8002230:	4b03      	ldr	r3, [pc, #12]	@ (8002240 <HAL_GetTick+0x14>)
 8002232:	681b      	ldr	r3, [r3, #0]
}
 8002234:	4618      	mov	r0, r3
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	20000260 	.word	0x20000260

08002244 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800224c:	f7ff ffee 	bl	800222c <HAL_GetTick>
 8002250:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800225c:	d005      	beq.n	800226a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800225e:	4b0a      	ldr	r3, [pc, #40]	@ (8002288 <HAL_Delay+0x44>)
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	461a      	mov	r2, r3
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	4413      	add	r3, r2
 8002268:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800226a:	bf00      	nop
 800226c:	f7ff ffde 	bl	800222c <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	429a      	cmp	r2, r3
 800227a:	d8f7      	bhi.n	800226c <HAL_Delay+0x28>
  {
  }
}
 800227c:	bf00      	nop
 800227e:	bf00      	nop
 8002280:	3710      	adds	r7, #16
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20000008 	.word	0x20000008

0800228c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e0ed      	b.n	800247a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d102      	bne.n	80022b0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f7ff fcd4 	bl	8001c58 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f042 0201 	orr.w	r2, r2, #1
 80022be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022c0:	f7ff ffb4 	bl	800222c <HAL_GetTick>
 80022c4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80022c6:	e012      	b.n	80022ee <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80022c8:	f7ff ffb0 	bl	800222c <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	2b0a      	cmp	r3, #10
 80022d4:	d90b      	bls.n	80022ee <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022da:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2205      	movs	r2, #5
 80022e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e0c5      	b.n	800247a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d0e5      	beq.n	80022c8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 0202 	bic.w	r2, r2, #2
 800230a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800230c:	f7ff ff8e 	bl	800222c <HAL_GetTick>
 8002310:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002312:	e012      	b.n	800233a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002314:	f7ff ff8a 	bl	800222c <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b0a      	cmp	r3, #10
 8002320:	d90b      	bls.n	800233a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002326:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2205      	movs	r2, #5
 8002332:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e09f      	b.n	800247a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f003 0302 	and.w	r3, r3, #2
 8002344:	2b00      	cmp	r3, #0
 8002346:	d1e5      	bne.n	8002314 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	7e1b      	ldrb	r3, [r3, #24]
 800234c:	2b01      	cmp	r3, #1
 800234e:	d108      	bne.n	8002362 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	e007      	b.n	8002372 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002370:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	7e5b      	ldrb	r3, [r3, #25]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d108      	bne.n	800238c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002388:	601a      	str	r2, [r3, #0]
 800238a:	e007      	b.n	800239c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800239a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	7e9b      	ldrb	r3, [r3, #26]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d108      	bne.n	80023b6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f042 0220 	orr.w	r2, r2, #32
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	e007      	b.n	80023c6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f022 0220 	bic.w	r2, r2, #32
 80023c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	7edb      	ldrb	r3, [r3, #27]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d108      	bne.n	80023e0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f022 0210 	bic.w	r2, r2, #16
 80023dc:	601a      	str	r2, [r3, #0]
 80023de:	e007      	b.n	80023f0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f042 0210 	orr.w	r2, r2, #16
 80023ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	7f1b      	ldrb	r3, [r3, #28]
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d108      	bne.n	800240a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f042 0208 	orr.w	r2, r2, #8
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	e007      	b.n	800241a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f022 0208 	bic.w	r2, r2, #8
 8002418:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	7f5b      	ldrb	r3, [r3, #29]
 800241e:	2b01      	cmp	r3, #1
 8002420:	d108      	bne.n	8002434 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f042 0204 	orr.w	r2, r2, #4
 8002430:	601a      	str	r2, [r3, #0]
 8002432:	e007      	b.n	8002444 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f022 0204 	bic.w	r2, r2, #4
 8002442:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689a      	ldr	r2, [r3, #8]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	431a      	orrs	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	431a      	orrs	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	695b      	ldr	r3, [r3, #20]
 8002458:	ea42 0103 	orr.w	r1, r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	1e5a      	subs	r2, r3, #1
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	430a      	orrs	r2, r1
 8002468:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2201      	movs	r2, #1
 8002474:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
	...

08002484 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002484:	b480      	push	{r7}
 8002486:	b087      	sub	sp, #28
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f893 3020 	ldrb.w	r3, [r3, #32]
 800249a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800249c:	7cfb      	ldrb	r3, [r7, #19]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d003      	beq.n	80024aa <HAL_CAN_ConfigFilter+0x26>
 80024a2:	7cfb      	ldrb	r3, [r7, #19]
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	f040 80be 	bne.w	8002626 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80024aa:	4b65      	ldr	r3, [pc, #404]	@ (8002640 <HAL_CAN_ConfigFilter+0x1bc>)
 80024ac:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80024b4:	f043 0201 	orr.w	r2, r3, #1
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80024c4:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d8:	021b      	lsls	r3, r3, #8
 80024da:	431a      	orrs	r2, r3
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	695b      	ldr	r3, [r3, #20]
 80024e6:	f003 031f 	and.w	r3, r3, #31
 80024ea:	2201      	movs	r2, #1
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	43db      	mvns	r3, r3
 80024fc:	401a      	ands	r2, r3
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	69db      	ldr	r3, [r3, #28]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d123      	bne.n	8002554 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	43db      	mvns	r3, r3
 8002516:	401a      	ands	r2, r3
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800252e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	3248      	adds	r2, #72	@ 0x48
 8002534:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002548:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800254a:	6979      	ldr	r1, [r7, #20]
 800254c:	3348      	adds	r3, #72	@ 0x48
 800254e:	00db      	lsls	r3, r3, #3
 8002550:	440b      	add	r3, r1
 8002552:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	69db      	ldr	r3, [r3, #28]
 8002558:	2b01      	cmp	r3, #1
 800255a:	d122      	bne.n	80025a2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	431a      	orrs	r2, r3
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002578:	683a      	ldr	r2, [r7, #0]
 800257a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800257c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	3248      	adds	r2, #72	@ 0x48
 8002582:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002596:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002598:	6979      	ldr	r1, [r7, #20]
 800259a:	3348      	adds	r3, #72	@ 0x48
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	440b      	add	r3, r1
 80025a0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	699b      	ldr	r3, [r3, #24]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d109      	bne.n	80025be <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	43db      	mvns	r3, r3
 80025b4:	401a      	ands	r2, r3
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80025bc:	e007      	b.n	80025ce <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	431a      	orrs	r2, r3
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d109      	bne.n	80025ea <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	43db      	mvns	r3, r3
 80025e0:	401a      	ands	r2, r3
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80025e8:	e007      	b.n	80025fa <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	431a      	orrs	r2, r3
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	6a1b      	ldr	r3, [r3, #32]
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d107      	bne.n	8002612 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	431a      	orrs	r2, r3
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002618:	f023 0201 	bic.w	r2, r3, #1
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002622:	2300      	movs	r3, #0
 8002624:	e006      	b.n	8002634 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
  }
}
 8002634:	4618      	mov	r0, r3
 8002636:	371c      	adds	r7, #28
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr
 8002640:	40006400 	.word	0x40006400

08002644 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002652:	b2db      	uxtb	r3, r3
 8002654:	2b01      	cmp	r3, #1
 8002656:	d12e      	bne.n	80026b6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2202      	movs	r2, #2
 800265c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f022 0201 	bic.w	r2, r2, #1
 800266e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002670:	f7ff fddc 	bl	800222c <HAL_GetTick>
 8002674:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002676:	e012      	b.n	800269e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002678:	f7ff fdd8 	bl	800222c <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b0a      	cmp	r3, #10
 8002684:	d90b      	bls.n	800269e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800268a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2205      	movs	r2, #5
 8002696:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e012      	b.n	80026c4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f003 0301 	and.w	r3, r3, #1
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d1e5      	bne.n	8002678 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2200      	movs	r2, #0
 80026b0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80026b2:	2300      	movs	r3, #0
 80026b4:	e006      	b.n	80026c4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ba:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
  }
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3710      	adds	r7, #16
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b089      	sub	sp, #36	@ 0x24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
 80026d8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026e0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80026ea:	7ffb      	ldrb	r3, [r7, #31]
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d003      	beq.n	80026f8 <HAL_CAN_AddTxMessage+0x2c>
 80026f0:	7ffb      	ldrb	r3, [r7, #31]
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	f040 80ad 	bne.w	8002852 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d10a      	bne.n	8002718 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002708:	2b00      	cmp	r3, #0
 800270a:	d105      	bne.n	8002718 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002712:	2b00      	cmp	r3, #0
 8002714:	f000 8095 	beq.w	8002842 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	0e1b      	lsrs	r3, r3, #24
 800271c:	f003 0303 	and.w	r3, r3, #3
 8002720:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002722:	2201      	movs	r2, #1
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	409a      	lsls	r2, r3
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d10d      	bne.n	8002750 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800273e:	68f9      	ldr	r1, [r7, #12]
 8002740:	6809      	ldr	r1, [r1, #0]
 8002742:	431a      	orrs	r2, r3
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	3318      	adds	r3, #24
 8002748:	011b      	lsls	r3, r3, #4
 800274a:	440b      	add	r3, r1
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	e00f      	b.n	8002770 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800275a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002760:	68f9      	ldr	r1, [r7, #12]
 8002762:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002764:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	3318      	adds	r3, #24
 800276a:	011b      	lsls	r3, r3, #4
 800276c:	440b      	add	r3, r1
 800276e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6819      	ldr	r1, [r3, #0]
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	691a      	ldr	r2, [r3, #16]
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	3318      	adds	r3, #24
 800277c:	011b      	lsls	r3, r3, #4
 800277e:	440b      	add	r3, r1
 8002780:	3304      	adds	r3, #4
 8002782:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	7d1b      	ldrb	r3, [r3, #20]
 8002788:	2b01      	cmp	r3, #1
 800278a:	d111      	bne.n	80027b0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	3318      	adds	r3, #24
 8002794:	011b      	lsls	r3, r3, #4
 8002796:	4413      	add	r3, r2
 8002798:	3304      	adds	r3, #4
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	68fa      	ldr	r2, [r7, #12]
 800279e:	6811      	ldr	r1, [r2, #0]
 80027a0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	3318      	adds	r3, #24
 80027a8:	011b      	lsls	r3, r3, #4
 80027aa:	440b      	add	r3, r1
 80027ac:	3304      	adds	r3, #4
 80027ae:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	3307      	adds	r3, #7
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	061a      	lsls	r2, r3, #24
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	3306      	adds	r3, #6
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	041b      	lsls	r3, r3, #16
 80027c0:	431a      	orrs	r2, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	3305      	adds	r3, #5
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	021b      	lsls	r3, r3, #8
 80027ca:	4313      	orrs	r3, r2
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	3204      	adds	r2, #4
 80027d0:	7812      	ldrb	r2, [r2, #0]
 80027d2:	4610      	mov	r0, r2
 80027d4:	68fa      	ldr	r2, [r7, #12]
 80027d6:	6811      	ldr	r1, [r2, #0]
 80027d8:	ea43 0200 	orr.w	r2, r3, r0
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	011b      	lsls	r3, r3, #4
 80027e0:	440b      	add	r3, r1
 80027e2:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80027e6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3303      	adds	r3, #3
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	061a      	lsls	r2, r3, #24
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	3302      	adds	r3, #2
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	041b      	lsls	r3, r3, #16
 80027f8:	431a      	orrs	r2, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	3301      	adds	r3, #1
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	021b      	lsls	r3, r3, #8
 8002802:	4313      	orrs	r3, r2
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	7812      	ldrb	r2, [r2, #0]
 8002808:	4610      	mov	r0, r2
 800280a:	68fa      	ldr	r2, [r7, #12]
 800280c:	6811      	ldr	r1, [r2, #0]
 800280e:	ea43 0200 	orr.w	r2, r3, r0
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	011b      	lsls	r3, r3, #4
 8002816:	440b      	add	r3, r1
 8002818:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800281c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	3318      	adds	r3, #24
 8002826:	011b      	lsls	r3, r3, #4
 8002828:	4413      	add	r3, r2
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	68fa      	ldr	r2, [r7, #12]
 800282e:	6811      	ldr	r1, [r2, #0]
 8002830:	f043 0201 	orr.w	r2, r3, #1
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	3318      	adds	r3, #24
 8002838:	011b      	lsls	r3, r3, #4
 800283a:	440b      	add	r3, r1
 800283c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800283e:	2300      	movs	r3, #0
 8002840:	e00e      	b.n	8002860 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002846:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e006      	b.n	8002860 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002856:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
  }
}
 8002860:	4618      	mov	r0, r3
 8002862:	3724      	adds	r7, #36	@ 0x24
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr

0800286c <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002874:	2300      	movs	r3, #0
 8002876:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800287e:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002880:	7afb      	ldrb	r3, [r7, #11]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d002      	beq.n	800288c <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002886:	7afb      	ldrb	r3, [r7, #11]
 8002888:	2b02      	cmp	r3, #2
 800288a:	d11d      	bne.n	80028c8 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d002      	beq.n	80028a0 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	3301      	adds	r3, #1
 800289e:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d002      	beq.n	80028b4 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	3301      	adds	r3, #1
 80028b2:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d002      	beq.n	80028c8 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	3301      	adds	r3, #1
 80028c6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80028c8:	68fb      	ldr	r3, [r7, #12]
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3714      	adds	r7, #20
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80028d6:	b480      	push	{r7}
 80028d8:	b087      	sub	sp, #28
 80028da:	af00      	add	r7, sp, #0
 80028dc:	60f8      	str	r0, [r7, #12]
 80028de:	60b9      	str	r1, [r7, #8]
 80028e0:	607a      	str	r2, [r7, #4]
 80028e2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028ea:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80028ec:	7dfb      	ldrb	r3, [r7, #23]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d003      	beq.n	80028fa <HAL_CAN_GetRxMessage+0x24>
 80028f2:	7dfb      	ldrb	r3, [r7, #23]
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	f040 8103 	bne.w	8002b00 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d10e      	bne.n	800291e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	f003 0303 	and.w	r3, r3, #3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d116      	bne.n	800293c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002912:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e0f7      	b.n	8002b0e <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	691b      	ldr	r3, [r3, #16]
 8002924:	f003 0303 	and.w	r3, r3, #3
 8002928:	2b00      	cmp	r3, #0
 800292a:	d107      	bne.n	800293c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002930:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e0e8      	b.n	8002b0e <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	331b      	adds	r3, #27
 8002944:	011b      	lsls	r3, r3, #4
 8002946:	4413      	add	r3, r2
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0204 	and.w	r2, r3, #4
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10c      	bne.n	8002974 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	331b      	adds	r3, #27
 8002962:	011b      	lsls	r3, r3, #4
 8002964:	4413      	add	r3, r2
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	0d5b      	lsrs	r3, r3, #21
 800296a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	601a      	str	r2, [r3, #0]
 8002972:	e00b      	b.n	800298c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	331b      	adds	r3, #27
 800297c:	011b      	lsls	r3, r3, #4
 800297e:	4413      	add	r3, r2
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	08db      	lsrs	r3, r3, #3
 8002984:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	331b      	adds	r3, #27
 8002994:	011b      	lsls	r3, r3, #4
 8002996:	4413      	add	r3, r2
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0202 	and.w	r2, r3, #2
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	331b      	adds	r3, #27
 80029aa:	011b      	lsls	r3, r3, #4
 80029ac:	4413      	add	r3, r2
 80029ae:	3304      	adds	r3, #4
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0308 	and.w	r3, r3, #8
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d003      	beq.n	80029c2 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2208      	movs	r2, #8
 80029be:	611a      	str	r2, [r3, #16]
 80029c0:	e00b      	b.n	80029da <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	331b      	adds	r3, #27
 80029ca:	011b      	lsls	r3, r3, #4
 80029cc:	4413      	add	r3, r2
 80029ce:	3304      	adds	r3, #4
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 020f 	and.w	r2, r3, #15
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	331b      	adds	r3, #27
 80029e2:	011b      	lsls	r3, r3, #4
 80029e4:	4413      	add	r3, r2
 80029e6:	3304      	adds	r3, #4
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	0a1b      	lsrs	r3, r3, #8
 80029ec:	b2da      	uxtb	r2, r3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	331b      	adds	r3, #27
 80029fa:	011b      	lsls	r3, r3, #4
 80029fc:	4413      	add	r3, r2
 80029fe:	3304      	adds	r3, #4
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	0c1b      	lsrs	r3, r3, #16
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	011b      	lsls	r3, r3, #4
 8002a12:	4413      	add	r3, r2
 8002a14:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	b2da      	uxtb	r2, r3
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	011b      	lsls	r3, r3, #4
 8002a28:	4413      	add	r3, r2
 8002a2a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	0a1a      	lsrs	r2, r3, #8
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	3301      	adds	r3, #1
 8002a36:	b2d2      	uxtb	r2, r2
 8002a38:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	011b      	lsls	r3, r3, #4
 8002a42:	4413      	add	r3, r2
 8002a44:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	0c1a      	lsrs	r2, r3, #16
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	3302      	adds	r3, #2
 8002a50:	b2d2      	uxtb	r2, r2
 8002a52:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	011b      	lsls	r3, r3, #4
 8002a5c:	4413      	add	r3, r2
 8002a5e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	0e1a      	lsrs	r2, r3, #24
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	3303      	adds	r3, #3
 8002a6a:	b2d2      	uxtb	r2, r2
 8002a6c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	011b      	lsls	r3, r3, #4
 8002a76:	4413      	add	r3, r2
 8002a78:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	3304      	adds	r3, #4
 8002a82:	b2d2      	uxtb	r2, r2
 8002a84:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	011b      	lsls	r3, r3, #4
 8002a8e:	4413      	add	r3, r2
 8002a90:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	0a1a      	lsrs	r2, r3, #8
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	3305      	adds	r3, #5
 8002a9c:	b2d2      	uxtb	r2, r2
 8002a9e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	011b      	lsls	r3, r3, #4
 8002aa8:	4413      	add	r3, r2
 8002aaa:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	0c1a      	lsrs	r2, r3, #16
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	3306      	adds	r3, #6
 8002ab6:	b2d2      	uxtb	r2, r2
 8002ab8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	011b      	lsls	r3, r3, #4
 8002ac2:	4413      	add	r3, r2
 8002ac4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	0e1a      	lsrs	r2, r3, #24
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	3307      	adds	r3, #7
 8002ad0:	b2d2      	uxtb	r2, r2
 8002ad2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d108      	bne.n	8002aec <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	68da      	ldr	r2, [r3, #12]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f042 0220 	orr.w	r2, r2, #32
 8002ae8:	60da      	str	r2, [r3, #12]
 8002aea:	e007      	b.n	8002afc <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	691a      	ldr	r2, [r3, #16]
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f042 0220 	orr.w	r2, r2, #32
 8002afa:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002afc:	2300      	movs	r3, #0
 8002afe:	e006      	b.n	8002b0e <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b04:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
  }
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	371c      	adds	r7, #28
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr

08002b1a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002b1a:	b480      	push	{r7}
 8002b1c:	b085      	sub	sp, #20
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
 8002b22:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b2a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002b2c:	7bfb      	ldrb	r3, [r7, #15]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d002      	beq.n	8002b38 <HAL_CAN_ActivateNotification+0x1e>
 8002b32:	7bfb      	ldrb	r3, [r7, #15]
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d109      	bne.n	8002b4c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6959      	ldr	r1, [r3, #20]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	430a      	orrs	r2, r1
 8002b46:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	e006      	b.n	8002b5a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b50:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
  }
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3714      	adds	r7, #20
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr

08002b66 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b08a      	sub	sp, #40	@ 0x28
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	695b      	ldr	r3, [r3, #20]
 8002b78:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	691b      	ldr	r3, [r3, #16]
 8002b98:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002ba2:	6a3b      	ldr	r3, [r7, #32]
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d07c      	beq.n	8002ca6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d023      	beq.n	8002bfe <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	f003 0302 	and.w	r3, r3, #2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d003      	beq.n	8002bd0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 f983 	bl	8002ed4 <HAL_CAN_TxMailbox0CompleteCallback>
 8002bce:	e016      	b.n	8002bfe <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	f003 0304 	and.w	r3, r3, #4
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d004      	beq.n	8002be4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bdc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002be0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002be2:	e00c      	b.n	8002bfe <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	f003 0308 	and.w	r3, r3, #8
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d004      	beq.n	8002bf8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002bf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bf6:	e002      	b.n	8002bfe <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 f989 	bl	8002f10 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d024      	beq.n	8002c52 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c10:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d003      	beq.n	8002c24 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 f963 	bl	8002ee8 <HAL_CAN_TxMailbox1CompleteCallback>
 8002c22:	e016      	b.n	8002c52 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d004      	beq.n	8002c38 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c30:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002c34:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c36:	e00c      	b.n	8002c52 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002c38:	69bb      	ldr	r3, [r7, #24]
 8002c3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d004      	beq.n	8002c4c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c48:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c4a:	e002      	b.n	8002c52 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 f969 	bl	8002f24 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d024      	beq.n	8002ca6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002c64:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d003      	beq.n	8002c78 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 f943 	bl	8002efc <HAL_CAN_TxMailbox2CompleteCallback>
 8002c76:	e016      	b.n	8002ca6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d004      	beq.n	8002c8c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c88:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c8a:	e00c      	b.n	8002ca6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d004      	beq.n	8002ca0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c9e:	e002      	b.n	8002ca6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f000 f949 	bl	8002f38 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002ca6:	6a3b      	ldr	r3, [r7, #32]
 8002ca8:	f003 0308 	and.w	r3, r3, #8
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d00c      	beq.n	8002cca <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	f003 0310 	and.w	r3, r3, #16
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d007      	beq.n	8002cca <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cbc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002cc0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2210      	movs	r2, #16
 8002cc8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002cca:	6a3b      	ldr	r3, [r7, #32]
 8002ccc:	f003 0304 	and.w	r3, r3, #4
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00b      	beq.n	8002cec <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	f003 0308 	and.w	r3, r3, #8
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d006      	beq.n	8002cec <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	2208      	movs	r2, #8
 8002ce4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f000 f930 	bl	8002f4c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002cec:	6a3b      	ldr	r3, [r7, #32]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d009      	beq.n	8002d0a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	f003 0303 	and.w	r3, r3, #3
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d002      	beq.n	8002d0a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f7fe f8c7 	bl	8000e98 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002d0a:	6a3b      	ldr	r3, [r7, #32]
 8002d0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d00c      	beq.n	8002d2e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	f003 0310 	and.w	r3, r3, #16
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d007      	beq.n	8002d2e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d20:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d24:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2210      	movs	r2, #16
 8002d2c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002d2e:	6a3b      	ldr	r3, [r7, #32]
 8002d30:	f003 0320 	and.w	r3, r3, #32
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d00b      	beq.n	8002d50 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	f003 0308 	and.w	r3, r3, #8
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d006      	beq.n	8002d50 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2208      	movs	r2, #8
 8002d48:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f000 f912 	bl	8002f74 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002d50:	6a3b      	ldr	r3, [r7, #32]
 8002d52:	f003 0310 	and.w	r3, r3, #16
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d009      	beq.n	8002d6e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	f003 0303 	and.w	r3, r3, #3
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d002      	beq.n	8002d6e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 f8f9 	bl	8002f60 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002d6e:	6a3b      	ldr	r3, [r7, #32]
 8002d70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00b      	beq.n	8002d90 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	f003 0310 	and.w	r3, r3, #16
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d006      	beq.n	8002d90 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	2210      	movs	r2, #16
 8002d88:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 f8fc 	bl	8002f88 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002d90:	6a3b      	ldr	r3, [r7, #32]
 8002d92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00b      	beq.n	8002db2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	f003 0308 	and.w	r3, r3, #8
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d006      	beq.n	8002db2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2208      	movs	r2, #8
 8002daa:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f000 f8f5 	bl	8002f9c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002db2:	6a3b      	ldr	r3, [r7, #32]
 8002db4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d07b      	beq.n	8002eb4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	f003 0304 	and.w	r3, r3, #4
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d072      	beq.n	8002eac <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002dc6:	6a3b      	ldr	r3, [r7, #32]
 8002dc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d008      	beq.n	8002de2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d003      	beq.n	8002de2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ddc:	f043 0301 	orr.w	r3, r3, #1
 8002de0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002de2:	6a3b      	ldr	r3, [r7, #32]
 8002de4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d008      	beq.n	8002dfe <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d003      	beq.n	8002dfe <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df8:	f043 0302 	orr.w	r3, r3, #2
 8002dfc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002dfe:	6a3b      	ldr	r3, [r7, #32]
 8002e00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d008      	beq.n	8002e1a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e14:	f043 0304 	orr.w	r3, r3, #4
 8002e18:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002e1a:	6a3b      	ldr	r3, [r7, #32]
 8002e1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d043      	beq.n	8002eac <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d03e      	beq.n	8002eac <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e34:	2b60      	cmp	r3, #96	@ 0x60
 8002e36:	d02b      	beq.n	8002e90 <HAL_CAN_IRQHandler+0x32a>
 8002e38:	2b60      	cmp	r3, #96	@ 0x60
 8002e3a:	d82e      	bhi.n	8002e9a <HAL_CAN_IRQHandler+0x334>
 8002e3c:	2b50      	cmp	r3, #80	@ 0x50
 8002e3e:	d022      	beq.n	8002e86 <HAL_CAN_IRQHandler+0x320>
 8002e40:	2b50      	cmp	r3, #80	@ 0x50
 8002e42:	d82a      	bhi.n	8002e9a <HAL_CAN_IRQHandler+0x334>
 8002e44:	2b40      	cmp	r3, #64	@ 0x40
 8002e46:	d019      	beq.n	8002e7c <HAL_CAN_IRQHandler+0x316>
 8002e48:	2b40      	cmp	r3, #64	@ 0x40
 8002e4a:	d826      	bhi.n	8002e9a <HAL_CAN_IRQHandler+0x334>
 8002e4c:	2b30      	cmp	r3, #48	@ 0x30
 8002e4e:	d010      	beq.n	8002e72 <HAL_CAN_IRQHandler+0x30c>
 8002e50:	2b30      	cmp	r3, #48	@ 0x30
 8002e52:	d822      	bhi.n	8002e9a <HAL_CAN_IRQHandler+0x334>
 8002e54:	2b10      	cmp	r3, #16
 8002e56:	d002      	beq.n	8002e5e <HAL_CAN_IRQHandler+0x2f8>
 8002e58:	2b20      	cmp	r3, #32
 8002e5a:	d005      	beq.n	8002e68 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002e5c:	e01d      	b.n	8002e9a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e60:	f043 0308 	orr.w	r3, r3, #8
 8002e64:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002e66:	e019      	b.n	8002e9c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e6a:	f043 0310 	orr.w	r3, r3, #16
 8002e6e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002e70:	e014      	b.n	8002e9c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e74:	f043 0320 	orr.w	r3, r3, #32
 8002e78:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002e7a:	e00f      	b.n	8002e9c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e82:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002e84:	e00a      	b.n	8002e9c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e8c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002e8e:	e005      	b.n	8002e9c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e96:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002e98:	e000      	b.n	8002e9c <HAL_CAN_IRQHandler+0x336>
            break;
 8002e9a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	699a      	ldr	r2, [r3, #24]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002eaa:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2204      	movs	r2, #4
 8002eb2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d008      	beq.n	8002ecc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec0:	431a      	orrs	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 f872 	bl	8002fb0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002ecc:	bf00      	nop
 8002ece:	3728      	adds	r7, #40	@ 0x28
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr

08002f24 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002f90:	bf00      	nop
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002fa4:	bf00      	nop
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002fb8:	bf00      	nop
 8002fba:	370c      	adds	r7, #12
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b085      	sub	sp, #20
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f003 0307 	and.w	r3, r3, #7
 8002fd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8003008 <__NVIC_SetPriorityGrouping+0x44>)
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fda:	68ba      	ldr	r2, [r7, #8]
 8002fdc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ff0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ff4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ff6:	4a04      	ldr	r2, [pc, #16]	@ (8003008 <__NVIC_SetPriorityGrouping+0x44>)
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	60d3      	str	r3, [r2, #12]
}
 8002ffc:	bf00      	nop
 8002ffe:	3714      	adds	r7, #20
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr
 8003008:	e000ed00 	.word	0xe000ed00

0800300c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003010:	4b04      	ldr	r3, [pc, #16]	@ (8003024 <__NVIC_GetPriorityGrouping+0x18>)
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	0a1b      	lsrs	r3, r3, #8
 8003016:	f003 0307 	and.w	r3, r3, #7
}
 800301a:	4618      	mov	r0, r3
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr
 8003024:	e000ed00 	.word	0xe000ed00

08003028 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	4603      	mov	r3, r0
 8003030:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003036:	2b00      	cmp	r3, #0
 8003038:	db0b      	blt.n	8003052 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800303a:	79fb      	ldrb	r3, [r7, #7]
 800303c:	f003 021f 	and.w	r2, r3, #31
 8003040:	4907      	ldr	r1, [pc, #28]	@ (8003060 <__NVIC_EnableIRQ+0x38>)
 8003042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003046:	095b      	lsrs	r3, r3, #5
 8003048:	2001      	movs	r0, #1
 800304a:	fa00 f202 	lsl.w	r2, r0, r2
 800304e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003052:	bf00      	nop
 8003054:	370c      	adds	r7, #12
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	e000e100 	.word	0xe000e100

08003064 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	4603      	mov	r3, r0
 800306c:	6039      	str	r1, [r7, #0]
 800306e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003070:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003074:	2b00      	cmp	r3, #0
 8003076:	db0a      	blt.n	800308e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	b2da      	uxtb	r2, r3
 800307c:	490c      	ldr	r1, [pc, #48]	@ (80030b0 <__NVIC_SetPriority+0x4c>)
 800307e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003082:	0112      	lsls	r2, r2, #4
 8003084:	b2d2      	uxtb	r2, r2
 8003086:	440b      	add	r3, r1
 8003088:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800308c:	e00a      	b.n	80030a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	b2da      	uxtb	r2, r3
 8003092:	4908      	ldr	r1, [pc, #32]	@ (80030b4 <__NVIC_SetPriority+0x50>)
 8003094:	79fb      	ldrb	r3, [r7, #7]
 8003096:	f003 030f 	and.w	r3, r3, #15
 800309a:	3b04      	subs	r3, #4
 800309c:	0112      	lsls	r2, r2, #4
 800309e:	b2d2      	uxtb	r2, r2
 80030a0:	440b      	add	r3, r1
 80030a2:	761a      	strb	r2, [r3, #24]
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	e000e100 	.word	0xe000e100
 80030b4:	e000ed00 	.word	0xe000ed00

080030b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b089      	sub	sp, #36	@ 0x24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f003 0307 	and.w	r3, r3, #7
 80030ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	f1c3 0307 	rsb	r3, r3, #7
 80030d2:	2b04      	cmp	r3, #4
 80030d4:	bf28      	it	cs
 80030d6:	2304      	movcs	r3, #4
 80030d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	3304      	adds	r3, #4
 80030de:	2b06      	cmp	r3, #6
 80030e0:	d902      	bls.n	80030e8 <NVIC_EncodePriority+0x30>
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	3b03      	subs	r3, #3
 80030e6:	e000      	b.n	80030ea <NVIC_EncodePriority+0x32>
 80030e8:	2300      	movs	r3, #0
 80030ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030ec:	f04f 32ff 	mov.w	r2, #4294967295
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	fa02 f303 	lsl.w	r3, r2, r3
 80030f6:	43da      	mvns	r2, r3
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	401a      	ands	r2, r3
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003100:	f04f 31ff 	mov.w	r1, #4294967295
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	fa01 f303 	lsl.w	r3, r1, r3
 800310a:	43d9      	mvns	r1, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003110:	4313      	orrs	r3, r2
         );
}
 8003112:	4618      	mov	r0, r3
 8003114:	3724      	adds	r7, #36	@ 0x24
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr

0800311e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b082      	sub	sp, #8
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f7ff ff4c 	bl	8002fc4 <__NVIC_SetPriorityGrouping>
}
 800312c:	bf00      	nop
 800312e:	3708      	adds	r7, #8
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	607a      	str	r2, [r7, #4]
 8003140:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003142:	2300      	movs	r3, #0
 8003144:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003146:	f7ff ff61 	bl	800300c <__NVIC_GetPriorityGrouping>
 800314a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	68b9      	ldr	r1, [r7, #8]
 8003150:	6978      	ldr	r0, [r7, #20]
 8003152:	f7ff ffb1 	bl	80030b8 <NVIC_EncodePriority>
 8003156:	4602      	mov	r2, r0
 8003158:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800315c:	4611      	mov	r1, r2
 800315e:	4618      	mov	r0, r3
 8003160:	f7ff ff80 	bl	8003064 <__NVIC_SetPriority>
}
 8003164:	bf00      	nop
 8003166:	3718      	adds	r7, #24
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317a:	4618      	mov	r0, r3
 800317c:	f7ff ff54 	bl	8003028 <__NVIC_EnableIRQ>
}
 8003180:	bf00      	nop
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e014      	b.n	80031c4 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	791b      	ldrb	r3, [r3, #4]
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d105      	bne.n	80031b0 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2200      	movs	r2, #0
 80031a8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7fe fe1a 	bl	8001de4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2202      	movs	r2, #2
 80031b4:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80031c2:	2300      	movs	r3, #0
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3708      	adds	r7, #8
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}

080031cc <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	795b      	ldrb	r3, [r3, #5]
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d101      	bne.n	80031e2 <HAL_DAC_Start+0x16>
 80031de:	2302      	movs	r3, #2
 80031e0:	e03b      	b.n	800325a <HAL_DAC_Start+0x8e>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2201      	movs	r2, #1
 80031e6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2202      	movs	r2, #2
 80031ec:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	6819      	ldr	r1, [r3, #0]
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	f003 0310 	and.w	r3, r3, #16
 80031fa:	2201      	movs	r2, #1
 80031fc:	409a      	lsls	r2, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	430a      	orrs	r2, r1
 8003204:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d10f      	bne.n	800322c <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8003216:	2b04      	cmp	r3, #4
 8003218:	d118      	bne.n	800324c <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	685a      	ldr	r2, [r3, #4]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f042 0201 	orr.w	r2, r2, #1
 8003228:	605a      	str	r2, [r3, #4]
 800322a:	e00f      	b.n	800324c <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003236:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800323a:	d107      	bne.n	800324c <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	685a      	ldr	r2, [r3, #4]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0202 	orr.w	r2, r2, #2
 800324a:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2201      	movs	r2, #1
 8003250:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr

08003266 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8003266:	b580      	push	{r7, lr}
 8003268:	b082      	sub	sp, #8
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003278:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800327c:	d120      	bne.n	80032c0 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003284:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003288:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800328c:	d118      	bne.n	80032c0 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2204      	movs	r2, #4
 8003292:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	f043 0201 	orr.w	r2, r3, #1
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80032a8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80032b8:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f000 f852 	bl	8003364 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80032ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032ce:	d120      	bne.n	8003312 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80032da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032de:	d118      	bne.n	8003312 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2204      	movs	r2, #4
 80032e4:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	f043 0202 	orr.w	r2, r3, #2
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80032fa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800330a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f000 f95a 	bl	80035c6 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8003312:	bf00      	nop
 8003314:	3708      	adds	r7, #8
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}

0800331a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800331a:	b480      	push	{r7}
 800331c:	b087      	sub	sp, #28
 800331e:	af00      	add	r7, sp, #0
 8003320:	60f8      	str	r0, [r7, #12]
 8003322:	60b9      	str	r1, [r7, #8]
 8003324:	607a      	str	r2, [r7, #4]
 8003326:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8003328:	2300      	movs	r3, #0
 800332a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d105      	bne.n	8003344 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4413      	add	r3, r2
 800333e:	3308      	adds	r3, #8
 8003340:	617b      	str	r3, [r7, #20]
 8003342:	e004      	b.n	800334e <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4413      	add	r3, r2
 800334a:	3314      	adds	r3, #20
 800334c:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	461a      	mov	r2, r3
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	371c      	adds	r7, #28
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b088      	sub	sp, #32
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003384:	2300      	movs	r3, #0
 8003386:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	795b      	ldrb	r3, [r3, #5]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d101      	bne.n	8003394 <HAL_DAC_ConfigChannel+0x1c>
 8003390:	2302      	movs	r3, #2
 8003392:	e114      	b.n	80035be <HAL_DAC_ConfigChannel+0x246>
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2201      	movs	r2, #1
 8003398:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2202      	movs	r2, #2
 800339e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2b04      	cmp	r3, #4
 80033a6:	f040 8081 	bne.w	80034ac <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80033aa:	f7fe ff3f 	bl	800222c <HAL_GetTick>
 80033ae:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d140      	bne.n	8003438 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80033b6:	e018      	b.n	80033ea <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80033b8:	f7fe ff38 	bl	800222c <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d911      	bls.n	80033ea <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00a      	beq.n	80033ea <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	691b      	ldr	r3, [r3, #16]
 80033d8:	f043 0208 	orr.w	r2, r3, #8
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2203      	movs	r2, #3
 80033e4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e0e9      	b.n	80035be <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d1df      	bne.n	80033b8 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80033f8:	2001      	movs	r0, #1
 80033fa:	f7fe ff23 	bl	8002244 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68ba      	ldr	r2, [r7, #8]
 8003404:	6992      	ldr	r2, [r2, #24]
 8003406:	641a      	str	r2, [r3, #64]	@ 0x40
 8003408:	e023      	b.n	8003452 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800340a:	f7fe ff0f 	bl	800222c <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b01      	cmp	r3, #1
 8003416:	d90f      	bls.n	8003438 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800341e:	2b00      	cmp	r3, #0
 8003420:	da0a      	bge.n	8003438 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	691b      	ldr	r3, [r3, #16]
 8003426:	f043 0208 	orr.w	r2, r3, #8
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2203      	movs	r2, #3
 8003432:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003434:	2303      	movs	r3, #3
 8003436:	e0c2      	b.n	80035be <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800343e:	2b00      	cmp	r3, #0
 8003440:	dbe3      	blt.n	800340a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8003442:	2001      	movs	r0, #1
 8003444:	f7fe fefe 	bl	8002244 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68ba      	ldr	r2, [r7, #8]
 800344e:	6992      	ldr	r2, [r2, #24]
 8003450:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f003 0310 	and.w	r3, r3, #16
 800345e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003462:	fa01 f303 	lsl.w	r3, r1, r3
 8003466:	43db      	mvns	r3, r3
 8003468:	ea02 0103 	and.w	r1, r2, r3
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	69da      	ldr	r2, [r3, #28]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f003 0310 	and.w	r3, r3, #16
 8003476:	409a      	lsls	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	430a      	orrs	r2, r1
 800347e:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f003 0310 	and.w	r3, r3, #16
 800348c:	21ff      	movs	r1, #255	@ 0xff
 800348e:	fa01 f303 	lsl.w	r3, r1, r3
 8003492:	43db      	mvns	r3, r3
 8003494:	ea02 0103 	and.w	r1, r2, r3
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	6a1a      	ldr	r2, [r3, #32]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f003 0310 	and.w	r3, r3, #16
 80034a2:	409a      	lsls	r2, r3
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	430a      	orrs	r2, r1
 80034aa:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	691b      	ldr	r3, [r3, #16]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d11d      	bne.n	80034f0 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ba:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f003 0310 	and.w	r3, r3, #16
 80034c2:	221f      	movs	r2, #31
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	43db      	mvns	r3, r3
 80034ca:	69ba      	ldr	r2, [r7, #24]
 80034cc:	4013      	ands	r3, r2
 80034ce:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	695b      	ldr	r3, [r3, #20]
 80034d4:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f003 0310 	and.w	r3, r3, #16
 80034dc:	697a      	ldr	r2, [r7, #20]
 80034de:	fa02 f303 	lsl.w	r3, r2, r3
 80034e2:	69ba      	ldr	r2, [r7, #24]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034f6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f003 0310 	and.w	r3, r3, #16
 80034fe:	2207      	movs	r2, #7
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	43db      	mvns	r3, r3
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	4013      	ands	r3, r2
 800350a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	431a      	orrs	r2, r3
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	4313      	orrs	r3, r2
 800351c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f003 0310 	and.w	r3, r3, #16
 8003524:	697a      	ldr	r2, [r7, #20]
 8003526:	fa02 f303 	lsl.w	r3, r2, r3
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	4313      	orrs	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6819      	ldr	r1, [r3, #0]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f003 0310 	and.w	r3, r3, #16
 8003544:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003548:	fa02 f303 	lsl.w	r3, r2, r3
 800354c:	43da      	mvns	r2, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	400a      	ands	r2, r1
 8003554:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f003 0310 	and.w	r3, r3, #16
 8003564:	f640 72fc 	movw	r2, #4092	@ 0xffc
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	43db      	mvns	r3, r3
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	4013      	ands	r3, r2
 8003572:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f003 0310 	and.w	r3, r3, #16
 8003580:	697a      	ldr	r2, [r7, #20]
 8003582:	fa02 f303 	lsl.w	r3, r2, r3
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	4313      	orrs	r3, r2
 800358a:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	69ba      	ldr	r2, [r7, #24]
 8003592:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6819      	ldr	r1, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f003 0310 	and.w	r3, r3, #16
 80035a0:	22c0      	movs	r2, #192	@ 0xc0
 80035a2:	fa02 f303 	lsl.w	r3, r2, r3
 80035a6:	43da      	mvns	r2, r3
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	400a      	ands	r2, r1
 80035ae:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2201      	movs	r2, #1
 80035b4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2200      	movs	r2, #0
 80035ba:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3720      	adds	r7, #32
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80035c6:	b480      	push	{r7}
 80035c8:	b083      	sub	sp, #12
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80035ce:	bf00      	nop
 80035d0:	370c      	adds	r7, #12
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr
	...

080035dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035dc:	b480      	push	{r7}
 80035de:	b087      	sub	sp, #28
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80035e6:	2300      	movs	r3, #0
 80035e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035ea:	e166      	b.n	80038ba <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	2101      	movs	r1, #1
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	fa01 f303 	lsl.w	r3, r1, r3
 80035f8:	4013      	ands	r3, r2
 80035fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	f000 8158 	beq.w	80038b4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f003 0303 	and.w	r3, r3, #3
 800360c:	2b01      	cmp	r3, #1
 800360e:	d005      	beq.n	800361c <HAL_GPIO_Init+0x40>
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f003 0303 	and.w	r3, r3, #3
 8003618:	2b02      	cmp	r3, #2
 800361a:	d130      	bne.n	800367e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	2203      	movs	r2, #3
 8003628:	fa02 f303 	lsl.w	r3, r2, r3
 800362c:	43db      	mvns	r3, r3
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	4013      	ands	r3, r2
 8003632:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	68da      	ldr	r2, [r3, #12]
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	693a      	ldr	r2, [r7, #16]
 8003642:	4313      	orrs	r3, r2
 8003644:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003652:	2201      	movs	r2, #1
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	fa02 f303 	lsl.w	r3, r2, r3
 800365a:	43db      	mvns	r3, r3
 800365c:	693a      	ldr	r2, [r7, #16]
 800365e:	4013      	ands	r3, r2
 8003660:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	091b      	lsrs	r3, r3, #4
 8003668:	f003 0201 	and.w	r2, r3, #1
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	fa02 f303 	lsl.w	r3, r2, r3
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	4313      	orrs	r3, r2
 8003676:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f003 0303 	and.w	r3, r3, #3
 8003686:	2b03      	cmp	r3, #3
 8003688:	d017      	beq.n	80036ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	005b      	lsls	r3, r3, #1
 8003694:	2203      	movs	r2, #3
 8003696:	fa02 f303 	lsl.w	r3, r2, r3
 800369a:	43db      	mvns	r3, r3
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	4013      	ands	r3, r2
 80036a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	689a      	ldr	r2, [r3, #8]
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	005b      	lsls	r3, r3, #1
 80036aa:	fa02 f303 	lsl.w	r3, r2, r3
 80036ae:	693a      	ldr	r2, [r7, #16]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f003 0303 	and.w	r3, r3, #3
 80036c2:	2b02      	cmp	r3, #2
 80036c4:	d123      	bne.n	800370e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	08da      	lsrs	r2, r3, #3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	3208      	adds	r2, #8
 80036ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	f003 0307 	and.w	r3, r3, #7
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	220f      	movs	r2, #15
 80036de:	fa02 f303 	lsl.w	r3, r2, r3
 80036e2:	43db      	mvns	r3, r3
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	4013      	ands	r3, r2
 80036e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	691a      	ldr	r2, [r3, #16]
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	f003 0307 	and.w	r3, r3, #7
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	fa02 f303 	lsl.w	r3, r2, r3
 80036fa:	693a      	ldr	r2, [r7, #16]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	08da      	lsrs	r2, r3, #3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	3208      	adds	r2, #8
 8003708:	6939      	ldr	r1, [r7, #16]
 800370a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	005b      	lsls	r3, r3, #1
 8003718:	2203      	movs	r2, #3
 800371a:	fa02 f303 	lsl.w	r3, r2, r3
 800371e:	43db      	mvns	r3, r3
 8003720:	693a      	ldr	r2, [r7, #16]
 8003722:	4013      	ands	r3, r2
 8003724:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f003 0203 	and.w	r2, r3, #3
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	005b      	lsls	r3, r3, #1
 8003732:	fa02 f303 	lsl.w	r3, r2, r3
 8003736:	693a      	ldr	r2, [r7, #16]
 8003738:	4313      	orrs	r3, r2
 800373a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	693a      	ldr	r2, [r7, #16]
 8003740:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800374a:	2b00      	cmp	r3, #0
 800374c:	f000 80b2 	beq.w	80038b4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003750:	4b61      	ldr	r3, [pc, #388]	@ (80038d8 <HAL_GPIO_Init+0x2fc>)
 8003752:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003754:	4a60      	ldr	r2, [pc, #384]	@ (80038d8 <HAL_GPIO_Init+0x2fc>)
 8003756:	f043 0301 	orr.w	r3, r3, #1
 800375a:	6613      	str	r3, [r2, #96]	@ 0x60
 800375c:	4b5e      	ldr	r3, [pc, #376]	@ (80038d8 <HAL_GPIO_Init+0x2fc>)
 800375e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003760:	f003 0301 	and.w	r3, r3, #1
 8003764:	60bb      	str	r3, [r7, #8]
 8003766:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003768:	4a5c      	ldr	r2, [pc, #368]	@ (80038dc <HAL_GPIO_Init+0x300>)
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	089b      	lsrs	r3, r3, #2
 800376e:	3302      	adds	r3, #2
 8003770:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003774:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	f003 0303 	and.w	r3, r3, #3
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	220f      	movs	r2, #15
 8003780:	fa02 f303 	lsl.w	r3, r2, r3
 8003784:	43db      	mvns	r3, r3
 8003786:	693a      	ldr	r2, [r7, #16]
 8003788:	4013      	ands	r3, r2
 800378a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003792:	d02b      	beq.n	80037ec <HAL_GPIO_Init+0x210>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	4a52      	ldr	r2, [pc, #328]	@ (80038e0 <HAL_GPIO_Init+0x304>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d025      	beq.n	80037e8 <HAL_GPIO_Init+0x20c>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	4a51      	ldr	r2, [pc, #324]	@ (80038e4 <HAL_GPIO_Init+0x308>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d01f      	beq.n	80037e4 <HAL_GPIO_Init+0x208>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	4a50      	ldr	r2, [pc, #320]	@ (80038e8 <HAL_GPIO_Init+0x30c>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d019      	beq.n	80037e0 <HAL_GPIO_Init+0x204>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	4a4f      	ldr	r2, [pc, #316]	@ (80038ec <HAL_GPIO_Init+0x310>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d013      	beq.n	80037dc <HAL_GPIO_Init+0x200>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	4a4e      	ldr	r2, [pc, #312]	@ (80038f0 <HAL_GPIO_Init+0x314>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d00d      	beq.n	80037d8 <HAL_GPIO_Init+0x1fc>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	4a4d      	ldr	r2, [pc, #308]	@ (80038f4 <HAL_GPIO_Init+0x318>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d007      	beq.n	80037d4 <HAL_GPIO_Init+0x1f8>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	4a4c      	ldr	r2, [pc, #304]	@ (80038f8 <HAL_GPIO_Init+0x31c>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d101      	bne.n	80037d0 <HAL_GPIO_Init+0x1f4>
 80037cc:	2307      	movs	r3, #7
 80037ce:	e00e      	b.n	80037ee <HAL_GPIO_Init+0x212>
 80037d0:	2308      	movs	r3, #8
 80037d2:	e00c      	b.n	80037ee <HAL_GPIO_Init+0x212>
 80037d4:	2306      	movs	r3, #6
 80037d6:	e00a      	b.n	80037ee <HAL_GPIO_Init+0x212>
 80037d8:	2305      	movs	r3, #5
 80037da:	e008      	b.n	80037ee <HAL_GPIO_Init+0x212>
 80037dc:	2304      	movs	r3, #4
 80037de:	e006      	b.n	80037ee <HAL_GPIO_Init+0x212>
 80037e0:	2303      	movs	r3, #3
 80037e2:	e004      	b.n	80037ee <HAL_GPIO_Init+0x212>
 80037e4:	2302      	movs	r3, #2
 80037e6:	e002      	b.n	80037ee <HAL_GPIO_Init+0x212>
 80037e8:	2301      	movs	r3, #1
 80037ea:	e000      	b.n	80037ee <HAL_GPIO_Init+0x212>
 80037ec:	2300      	movs	r3, #0
 80037ee:	697a      	ldr	r2, [r7, #20]
 80037f0:	f002 0203 	and.w	r2, r2, #3
 80037f4:	0092      	lsls	r2, r2, #2
 80037f6:	4093      	lsls	r3, r2
 80037f8:	693a      	ldr	r2, [r7, #16]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80037fe:	4937      	ldr	r1, [pc, #220]	@ (80038dc <HAL_GPIO_Init+0x300>)
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	089b      	lsrs	r3, r3, #2
 8003804:	3302      	adds	r3, #2
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800380c:	4b3b      	ldr	r3, [pc, #236]	@ (80038fc <HAL_GPIO_Init+0x320>)
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	43db      	mvns	r3, r3
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	4013      	ands	r3, r2
 800381a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d003      	beq.n	8003830 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003828:	693a      	ldr	r2, [r7, #16]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	4313      	orrs	r3, r2
 800382e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003830:	4a32      	ldr	r2, [pc, #200]	@ (80038fc <HAL_GPIO_Init+0x320>)
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003836:	4b31      	ldr	r3, [pc, #196]	@ (80038fc <HAL_GPIO_Init+0x320>)
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	43db      	mvns	r3, r3
 8003840:	693a      	ldr	r2, [r7, #16]
 8003842:	4013      	ands	r3, r2
 8003844:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d003      	beq.n	800385a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003852:	693a      	ldr	r2, [r7, #16]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	4313      	orrs	r3, r2
 8003858:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800385a:	4a28      	ldr	r2, [pc, #160]	@ (80038fc <HAL_GPIO_Init+0x320>)
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003860:	4b26      	ldr	r3, [pc, #152]	@ (80038fc <HAL_GPIO_Init+0x320>)
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	43db      	mvns	r3, r3
 800386a:	693a      	ldr	r2, [r7, #16]
 800386c:	4013      	ands	r3, r2
 800386e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d003      	beq.n	8003884 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800387c:	693a      	ldr	r2, [r7, #16]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	4313      	orrs	r3, r2
 8003882:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003884:	4a1d      	ldr	r2, [pc, #116]	@ (80038fc <HAL_GPIO_Init+0x320>)
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800388a:	4b1c      	ldr	r3, [pc, #112]	@ (80038fc <HAL_GPIO_Init+0x320>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	43db      	mvns	r3, r3
 8003894:	693a      	ldr	r2, [r7, #16]
 8003896:	4013      	ands	r3, r2
 8003898:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d003      	beq.n	80038ae <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80038a6:	693a      	ldr	r2, [r7, #16]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80038ae:	4a13      	ldr	r2, [pc, #76]	@ (80038fc <HAL_GPIO_Init+0x320>)
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	3301      	adds	r3, #1
 80038b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	fa22 f303 	lsr.w	r3, r2, r3
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	f47f ae91 	bne.w	80035ec <HAL_GPIO_Init+0x10>
  }
}
 80038ca:	bf00      	nop
 80038cc:	bf00      	nop
 80038ce:	371c      	adds	r7, #28
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr
 80038d8:	40021000 	.word	0x40021000
 80038dc:	40010000 	.word	0x40010000
 80038e0:	48000400 	.word	0x48000400
 80038e4:	48000800 	.word	0x48000800
 80038e8:	48000c00 	.word	0x48000c00
 80038ec:	48001000 	.word	0x48001000
 80038f0:	48001400 	.word	0x48001400
 80038f4:	48001800 	.word	0x48001800
 80038f8:	48001c00 	.word	0x48001c00
 80038fc:	40010400 	.word	0x40010400

08003900 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	460b      	mov	r3, r1
 800390a:	807b      	strh	r3, [r7, #2]
 800390c:	4613      	mov	r3, r2
 800390e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003910:	787b      	ldrb	r3, [r7, #1]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d003      	beq.n	800391e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003916:	887a      	ldrh	r2, [r7, #2]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800391c:	e002      	b.n	8003924 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800391e:	887a      	ldrh	r2, [r7, #2]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003930:	b480      	push	{r7}
 8003932:	b085      	sub	sp, #20
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	460b      	mov	r3, r1
 800393a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003942:	887a      	ldrh	r2, [r7, #2]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	4013      	ands	r3, r2
 8003948:	041a      	lsls	r2, r3, #16
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	43d9      	mvns	r1, r3
 800394e:	887b      	ldrh	r3, [r7, #2]
 8003950:	400b      	ands	r3, r1
 8003952:	431a      	orrs	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	619a      	str	r2, [r3, #24]
}
 8003958:	bf00      	nop
 800395a:	3714      	adds	r7, #20
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr

08003964 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b082      	sub	sp, #8
 8003968:	af00      	add	r7, sp, #0
 800396a:	4603      	mov	r3, r0
 800396c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800396e:	4b08      	ldr	r3, [pc, #32]	@ (8003990 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003970:	695a      	ldr	r2, [r3, #20]
 8003972:	88fb      	ldrh	r3, [r7, #6]
 8003974:	4013      	ands	r3, r2
 8003976:	2b00      	cmp	r3, #0
 8003978:	d006      	beq.n	8003988 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800397a:	4a05      	ldr	r2, [pc, #20]	@ (8003990 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800397c:	88fb      	ldrh	r3, [r7, #6]
 800397e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003980:	88fb      	ldrh	r3, [r7, #6]
 8003982:	4618      	mov	r0, r3
 8003984:	f7fd fa1e 	bl	8000dc4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003988:	bf00      	nop
 800398a:	3708      	adds	r7, #8
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	40010400 	.word	0x40010400

08003994 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e08d      	b.n	8003ac2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d106      	bne.n	80039c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f7fe fa58 	bl	8001e70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2224      	movs	r2, #36	@ 0x24
 80039c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f022 0201 	bic.w	r2, r2, #1
 80039d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685a      	ldr	r2, [r3, #4]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80039e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	689a      	ldr	r2, [r3, #8]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80039f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	68db      	ldr	r3, [r3, #12]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d107      	bne.n	8003a0e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	689a      	ldr	r2, [r3, #8]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a0a:	609a      	str	r2, [r3, #8]
 8003a0c:	e006      	b.n	8003a1c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	689a      	ldr	r2, [r3, #8]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003a1a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d108      	bne.n	8003a36 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	685a      	ldr	r2, [r3, #4]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a32:	605a      	str	r2, [r3, #4]
 8003a34:	e007      	b.n	8003a46 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	685a      	ldr	r2, [r3, #4]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a44:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	6812      	ldr	r2, [r2, #0]
 8003a50:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003a54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a58:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	68da      	ldr	r2, [r3, #12]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a68:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	691a      	ldr	r2, [r3, #16]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	695b      	ldr	r3, [r3, #20]
 8003a72:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	699b      	ldr	r3, [r3, #24]
 8003a7a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	430a      	orrs	r2, r1
 8003a82:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	69d9      	ldr	r1, [r3, #28]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a1a      	ldr	r2, [r3, #32]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	430a      	orrs	r2, r1
 8003a92:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f042 0201 	orr.w	r2, r2, #1
 8003aa2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2220      	movs	r2, #32
 8003aae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003ac0:	2300      	movs	r3, #0
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3708      	adds	r7, #8
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
	...

08003acc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b088      	sub	sp, #32
 8003ad0:	af02      	add	r7, sp, #8
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	4608      	mov	r0, r1
 8003ad6:	4611      	mov	r1, r2
 8003ad8:	461a      	mov	r2, r3
 8003ada:	4603      	mov	r3, r0
 8003adc:	817b      	strh	r3, [r7, #10]
 8003ade:	460b      	mov	r3, r1
 8003ae0:	813b      	strh	r3, [r7, #8]
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b20      	cmp	r3, #32
 8003af0:	f040 80f9 	bne.w	8003ce6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003af4:	6a3b      	ldr	r3, [r7, #32]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d002      	beq.n	8003b00 <HAL_I2C_Mem_Write+0x34>
 8003afa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d105      	bne.n	8003b0c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b06:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e0ed      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d101      	bne.n	8003b1a <HAL_I2C_Mem_Write+0x4e>
 8003b16:	2302      	movs	r3, #2
 8003b18:	e0e6      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003b22:	f7fe fb83 	bl	800222c <HAL_GetTick>
 8003b26:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	9300      	str	r3, [sp, #0]
 8003b2c:	2319      	movs	r3, #25
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003b34:	68f8      	ldr	r0, [r7, #12]
 8003b36:	f000 fac3 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d001      	beq.n	8003b44 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e0d1      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2221      	movs	r2, #33	@ 0x21
 8003b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2240      	movs	r2, #64	@ 0x40
 8003b50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6a3a      	ldr	r2, [r7, #32]
 8003b5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003b64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b6c:	88f8      	ldrh	r0, [r7, #6]
 8003b6e:	893a      	ldrh	r2, [r7, #8]
 8003b70:	8979      	ldrh	r1, [r7, #10]
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	9301      	str	r3, [sp, #4]
 8003b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b78:	9300      	str	r3, [sp, #0]
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f000 f9d3 	bl	8003f28 <I2C_RequestMemoryWrite>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d005      	beq.n	8003b94 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e0a9      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	2bff      	cmp	r3, #255	@ 0xff
 8003b9c:	d90e      	bls.n	8003bbc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	22ff      	movs	r2, #255	@ 0xff
 8003ba2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ba8:	b2da      	uxtb	r2, r3
 8003baa:	8979      	ldrh	r1, [r7, #10]
 8003bac:	2300      	movs	r3, #0
 8003bae:	9300      	str	r3, [sp, #0]
 8003bb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003bb4:	68f8      	ldr	r0, [r7, #12]
 8003bb6:	f000 fc47 	bl	8004448 <I2C_TransferConfig>
 8003bba:	e00f      	b.n	8003bdc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc0:	b29a      	uxth	r2, r3
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bca:	b2da      	uxtb	r2, r3
 8003bcc:	8979      	ldrh	r1, [r7, #10]
 8003bce:	2300      	movs	r3, #0
 8003bd0:	9300      	str	r3, [sp, #0]
 8003bd2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 fc36 	bl	8004448 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f000 fac6 	bl	8004172 <I2C_WaitOnTXISFlagUntilTimeout>
 8003be6:	4603      	mov	r3, r0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d001      	beq.n	8003bf0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e07b      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf4:	781a      	ldrb	r2, [r3, #0]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c00:	1c5a      	adds	r2, r3, #1
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d034      	beq.n	8003c94 <HAL_I2C_Mem_Write+0x1c8>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d130      	bne.n	8003c94 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	9300      	str	r3, [sp, #0]
 8003c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c38:	2200      	movs	r2, #0
 8003c3a:	2180      	movs	r1, #128	@ 0x80
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f000 fa3f 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e04d      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	2bff      	cmp	r3, #255	@ 0xff
 8003c54:	d90e      	bls.n	8003c74 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	22ff      	movs	r2, #255	@ 0xff
 8003c5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c60:	b2da      	uxtb	r2, r3
 8003c62:	8979      	ldrh	r1, [r7, #10]
 8003c64:	2300      	movs	r3, #0
 8003c66:	9300      	str	r3, [sp, #0]
 8003c68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f000 fbeb 	bl	8004448 <I2C_TransferConfig>
 8003c72:	e00f      	b.n	8003c94 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c78:	b29a      	uxth	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c82:	b2da      	uxtb	r2, r3
 8003c84:	8979      	ldrh	r1, [r7, #10]
 8003c86:	2300      	movs	r3, #0
 8003c88:	9300      	str	r3, [sp, #0]
 8003c8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	f000 fbda 	bl	8004448 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d19e      	bne.n	8003bdc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ca2:	68f8      	ldr	r0, [r7, #12]
 8003ca4:	f000 faac 	bl	8004200 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d001      	beq.n	8003cb2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e01a      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2220      	movs	r2, #32
 8003cb8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	6859      	ldr	r1, [r3, #4]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8003cf0 <HAL_I2C_Mem_Write+0x224>)
 8003cc6:	400b      	ands	r3, r1
 8003cc8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2220      	movs	r2, #32
 8003cce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	e000      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003ce6:	2302      	movs	r3, #2
  }
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3718      	adds	r7, #24
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	fe00e800 	.word	0xfe00e800

08003cf4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b088      	sub	sp, #32
 8003cf8:	af02      	add	r7, sp, #8
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	4608      	mov	r0, r1
 8003cfe:	4611      	mov	r1, r2
 8003d00:	461a      	mov	r2, r3
 8003d02:	4603      	mov	r3, r0
 8003d04:	817b      	strh	r3, [r7, #10]
 8003d06:	460b      	mov	r3, r1
 8003d08:	813b      	strh	r3, [r7, #8]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	2b20      	cmp	r3, #32
 8003d18:	f040 80fd 	bne.w	8003f16 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d1c:	6a3b      	ldr	r3, [r7, #32]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d002      	beq.n	8003d28 <HAL_I2C_Mem_Read+0x34>
 8003d22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d105      	bne.n	8003d34 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d2e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e0f1      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d101      	bne.n	8003d42 <HAL_I2C_Mem_Read+0x4e>
 8003d3e:	2302      	movs	r3, #2
 8003d40:	e0ea      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2201      	movs	r2, #1
 8003d46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d4a:	f7fe fa6f 	bl	800222c <HAL_GetTick>
 8003d4e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	9300      	str	r3, [sp, #0]
 8003d54:	2319      	movs	r3, #25
 8003d56:	2201      	movs	r2, #1
 8003d58:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d5c:	68f8      	ldr	r0, [r7, #12]
 8003d5e:	f000 f9af 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d001      	beq.n	8003d6c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e0d5      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2222      	movs	r2, #34	@ 0x22
 8003d70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2240      	movs	r2, #64	@ 0x40
 8003d78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6a3a      	ldr	r2, [r7, #32]
 8003d86:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003d8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d94:	88f8      	ldrh	r0, [r7, #6]
 8003d96:	893a      	ldrh	r2, [r7, #8]
 8003d98:	8979      	ldrh	r1, [r7, #10]
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	9301      	str	r3, [sp, #4]
 8003d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003da0:	9300      	str	r3, [sp, #0]
 8003da2:	4603      	mov	r3, r0
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f000 f913 	bl	8003fd0 <I2C_RequestMemoryRead>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d005      	beq.n	8003dbc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e0ad      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	2bff      	cmp	r3, #255	@ 0xff
 8003dc4:	d90e      	bls.n	8003de4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dd0:	b2da      	uxtb	r2, r3
 8003dd2:	8979      	ldrh	r1, [r7, #10]
 8003dd4:	4b52      	ldr	r3, [pc, #328]	@ (8003f20 <HAL_I2C_Mem_Read+0x22c>)
 8003dd6:	9300      	str	r3, [sp, #0]
 8003dd8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f000 fb33 	bl	8004448 <I2C_TransferConfig>
 8003de2:	e00f      	b.n	8003e04 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de8:	b29a      	uxth	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003df2:	b2da      	uxtb	r2, r3
 8003df4:	8979      	ldrh	r1, [r7, #10]
 8003df6:	4b4a      	ldr	r3, [pc, #296]	@ (8003f20 <HAL_I2C_Mem_Read+0x22c>)
 8003df8:	9300      	str	r3, [sp, #0]
 8003dfa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	f000 fb22 	bl	8004448 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	9300      	str	r3, [sp, #0]
 8003e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	2104      	movs	r1, #4
 8003e0e:	68f8      	ldr	r0, [r7, #12]
 8003e10:	f000 f956 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d001      	beq.n	8003e1e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e07c      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e28:	b2d2      	uxtb	r2, r2
 8003e2a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e30:	1c5a      	adds	r2, r3, #1
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	b29a      	uxth	r2, r3
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	b29a      	uxth	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d034      	beq.n	8003ec4 <HAL_I2C_Mem_Read+0x1d0>
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d130      	bne.n	8003ec4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	9300      	str	r3, [sp, #0]
 8003e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e68:	2200      	movs	r2, #0
 8003e6a:	2180      	movs	r1, #128	@ 0x80
 8003e6c:	68f8      	ldr	r0, [r7, #12]
 8003e6e:	f000 f927 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d001      	beq.n	8003e7c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e04d      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	2bff      	cmp	r3, #255	@ 0xff
 8003e84:	d90e      	bls.n	8003ea4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e90:	b2da      	uxtb	r2, r3
 8003e92:	8979      	ldrh	r1, [r7, #10]
 8003e94:	2300      	movs	r3, #0
 8003e96:	9300      	str	r3, [sp, #0]
 8003e98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e9c:	68f8      	ldr	r0, [r7, #12]
 8003e9e:	f000 fad3 	bl	8004448 <I2C_TransferConfig>
 8003ea2:	e00f      	b.n	8003ec4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea8:	b29a      	uxth	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb2:	b2da      	uxtb	r2, r3
 8003eb4:	8979      	ldrh	r1, [r7, #10]
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	9300      	str	r3, [sp, #0]
 8003eba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ebe:	68f8      	ldr	r0, [r7, #12]
 8003ec0:	f000 fac2 	bl	8004448 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d19a      	bne.n	8003e04 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f000 f994 	bl	8004200 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e01a      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	6859      	ldr	r1, [r3, #4]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8003f24 <HAL_I2C_Mem_Read+0x230>)
 8003ef6:	400b      	ands	r3, r1
 8003ef8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2220      	movs	r2, #32
 8003efe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003f12:	2300      	movs	r3, #0
 8003f14:	e000      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003f16:	2302      	movs	r3, #2
  }
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3718      	adds	r7, #24
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	80002400 	.word	0x80002400
 8003f24:	fe00e800 	.word	0xfe00e800

08003f28 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b086      	sub	sp, #24
 8003f2c:	af02      	add	r7, sp, #8
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	4608      	mov	r0, r1
 8003f32:	4611      	mov	r1, r2
 8003f34:	461a      	mov	r2, r3
 8003f36:	4603      	mov	r3, r0
 8003f38:	817b      	strh	r3, [r7, #10]
 8003f3a:	460b      	mov	r3, r1
 8003f3c:	813b      	strh	r3, [r7, #8]
 8003f3e:	4613      	mov	r3, r2
 8003f40:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003f42:	88fb      	ldrh	r3, [r7, #6]
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	8979      	ldrh	r1, [r7, #10]
 8003f48:	4b20      	ldr	r3, [pc, #128]	@ (8003fcc <I2C_RequestMemoryWrite+0xa4>)
 8003f4a:	9300      	str	r3, [sp, #0]
 8003f4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f50:	68f8      	ldr	r0, [r7, #12]
 8003f52:	f000 fa79 	bl	8004448 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f56:	69fa      	ldr	r2, [r7, #28]
 8003f58:	69b9      	ldr	r1, [r7, #24]
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f000 f909 	bl	8004172 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e02c      	b.n	8003fc4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f6a:	88fb      	ldrh	r3, [r7, #6]
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d105      	bne.n	8003f7c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003f70:	893b      	ldrh	r3, [r7, #8]
 8003f72:	b2da      	uxtb	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	629a      	str	r2, [r3, #40]	@ 0x28
 8003f7a:	e015      	b.n	8003fa8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003f7c:	893b      	ldrh	r3, [r7, #8]
 8003f7e:	0a1b      	lsrs	r3, r3, #8
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	b2da      	uxtb	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f8a:	69fa      	ldr	r2, [r7, #28]
 8003f8c:	69b9      	ldr	r1, [r7, #24]
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f000 f8ef 	bl	8004172 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d001      	beq.n	8003f9e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e012      	b.n	8003fc4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003f9e:	893b      	ldrh	r3, [r7, #8]
 8003fa0:	b2da      	uxtb	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	9300      	str	r3, [sp, #0]
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	2180      	movs	r1, #128	@ 0x80
 8003fb2:	68f8      	ldr	r0, [r7, #12]
 8003fb4:	f000 f884 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d001      	beq.n	8003fc2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e000      	b.n	8003fc4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3710      	adds	r7, #16
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}
 8003fcc:	80002000 	.word	0x80002000

08003fd0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af02      	add	r7, sp, #8
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	4608      	mov	r0, r1
 8003fda:	4611      	mov	r1, r2
 8003fdc:	461a      	mov	r2, r3
 8003fde:	4603      	mov	r3, r0
 8003fe0:	817b      	strh	r3, [r7, #10]
 8003fe2:	460b      	mov	r3, r1
 8003fe4:	813b      	strh	r3, [r7, #8]
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003fea:	88fb      	ldrh	r3, [r7, #6]
 8003fec:	b2da      	uxtb	r2, r3
 8003fee:	8979      	ldrh	r1, [r7, #10]
 8003ff0:	4b20      	ldr	r3, [pc, #128]	@ (8004074 <I2C_RequestMemoryRead+0xa4>)
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	68f8      	ldr	r0, [r7, #12]
 8003ff8:	f000 fa26 	bl	8004448 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ffc:	69fa      	ldr	r2, [r7, #28]
 8003ffe:	69b9      	ldr	r1, [r7, #24]
 8004000:	68f8      	ldr	r0, [r7, #12]
 8004002:	f000 f8b6 	bl	8004172 <I2C_WaitOnTXISFlagUntilTimeout>
 8004006:	4603      	mov	r3, r0
 8004008:	2b00      	cmp	r3, #0
 800400a:	d001      	beq.n	8004010 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e02c      	b.n	800406a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004010:	88fb      	ldrh	r3, [r7, #6]
 8004012:	2b01      	cmp	r3, #1
 8004014:	d105      	bne.n	8004022 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004016:	893b      	ldrh	r3, [r7, #8]
 8004018:	b2da      	uxtb	r2, r3
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004020:	e015      	b.n	800404e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004022:	893b      	ldrh	r3, [r7, #8]
 8004024:	0a1b      	lsrs	r3, r3, #8
 8004026:	b29b      	uxth	r3, r3
 8004028:	b2da      	uxtb	r2, r3
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004030:	69fa      	ldr	r2, [r7, #28]
 8004032:	69b9      	ldr	r1, [r7, #24]
 8004034:	68f8      	ldr	r0, [r7, #12]
 8004036:	f000 f89c 	bl	8004172 <I2C_WaitOnTXISFlagUntilTimeout>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d001      	beq.n	8004044 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e012      	b.n	800406a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004044:	893b      	ldrh	r3, [r7, #8]
 8004046:	b2da      	uxtb	r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	9300      	str	r3, [sp, #0]
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	2200      	movs	r2, #0
 8004056:	2140      	movs	r1, #64	@ 0x40
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f000 f831 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d001      	beq.n	8004068 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e000      	b.n	800406a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	3710      	adds	r7, #16
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	80002000 	.word	0x80002000

08004078 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b02      	cmp	r3, #2
 800408c:	d103      	bne.n	8004096 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2200      	movs	r2, #0
 8004094:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	699b      	ldr	r3, [r3, #24]
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d007      	beq.n	80040b4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	699a      	ldr	r2, [r3, #24]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f042 0201 	orr.w	r2, r2, #1
 80040b2:	619a      	str	r2, [r3, #24]
  }
}
 80040b4:	bf00      	nop
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	603b      	str	r3, [r7, #0]
 80040cc:	4613      	mov	r3, r2
 80040ce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040d0:	e03b      	b.n	800414a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80040d2:	69ba      	ldr	r2, [r7, #24]
 80040d4:	6839      	ldr	r1, [r7, #0]
 80040d6:	68f8      	ldr	r0, [r7, #12]
 80040d8:	f000 f8d6 	bl	8004288 <I2C_IsErrorOccurred>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e041      	b.n	800416a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ec:	d02d      	beq.n	800414a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040ee:	f7fe f89d 	bl	800222c <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	683a      	ldr	r2, [r7, #0]
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d302      	bcc.n	8004104 <I2C_WaitOnFlagUntilTimeout+0x44>
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d122      	bne.n	800414a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	699a      	ldr	r2, [r3, #24]
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	4013      	ands	r3, r2
 800410e:	68ba      	ldr	r2, [r7, #8]
 8004110:	429a      	cmp	r2, r3
 8004112:	bf0c      	ite	eq
 8004114:	2301      	moveq	r3, #1
 8004116:	2300      	movne	r3, #0
 8004118:	b2db      	uxtb	r3, r3
 800411a:	461a      	mov	r2, r3
 800411c:	79fb      	ldrb	r3, [r7, #7]
 800411e:	429a      	cmp	r2, r3
 8004120:	d113      	bne.n	800414a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004126:	f043 0220 	orr.w	r2, r3, #32
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2220      	movs	r2, #32
 8004132:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e00f      	b.n	800416a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	699a      	ldr	r2, [r3, #24]
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	4013      	ands	r3, r2
 8004154:	68ba      	ldr	r2, [r7, #8]
 8004156:	429a      	cmp	r2, r3
 8004158:	bf0c      	ite	eq
 800415a:	2301      	moveq	r3, #1
 800415c:	2300      	movne	r3, #0
 800415e:	b2db      	uxtb	r3, r3
 8004160:	461a      	mov	r2, r3
 8004162:	79fb      	ldrb	r3, [r7, #7]
 8004164:	429a      	cmp	r2, r3
 8004166:	d0b4      	beq.n	80040d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004168:	2300      	movs	r3, #0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3710      	adds	r7, #16
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}

08004172 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004172:	b580      	push	{r7, lr}
 8004174:	b084      	sub	sp, #16
 8004176:	af00      	add	r7, sp, #0
 8004178:	60f8      	str	r0, [r7, #12]
 800417a:	60b9      	str	r1, [r7, #8]
 800417c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800417e:	e033      	b.n	80041e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	68b9      	ldr	r1, [r7, #8]
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	f000 f87f 	bl	8004288 <I2C_IsErrorOccurred>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e031      	b.n	80041f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800419a:	d025      	beq.n	80041e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800419c:	f7fe f846 	bl	800222c <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	68ba      	ldr	r2, [r7, #8]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d302      	bcc.n	80041b2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d11a      	bne.n	80041e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d013      	beq.n	80041e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041c4:	f043 0220 	orr.w	r2, r3, #32
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2220      	movs	r2, #32
 80041d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e007      	b.n	80041f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d1c4      	bne.n	8004180 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3710      	adds	r7, #16
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800420c:	e02f      	b.n	800426e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	68b9      	ldr	r1, [r7, #8]
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f000 f838 	bl	8004288 <I2C_IsErrorOccurred>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d001      	beq.n	8004222 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e02d      	b.n	800427e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004222:	f7fe f803 	bl	800222c <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	68ba      	ldr	r2, [r7, #8]
 800422e:	429a      	cmp	r2, r3
 8004230:	d302      	bcc.n	8004238 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d11a      	bne.n	800426e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	f003 0320 	and.w	r3, r3, #32
 8004242:	2b20      	cmp	r3, #32
 8004244:	d013      	beq.n	800426e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424a:	f043 0220 	orr.w	r2, r3, #32
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2220      	movs	r2, #32
 8004256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2200      	movs	r2, #0
 800425e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e007      	b.n	800427e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	699b      	ldr	r3, [r3, #24]
 8004274:	f003 0320 	and.w	r3, r3, #32
 8004278:	2b20      	cmp	r3, #32
 800427a:	d1c8      	bne.n	800420e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800427c:	2300      	movs	r3, #0
}
 800427e:	4618      	mov	r0, r3
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
	...

08004288 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b08a      	sub	sp, #40	@ 0x28
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004294:	2300      	movs	r3, #0
 8004296:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	699b      	ldr	r3, [r3, #24]
 80042a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80042a2:	2300      	movs	r3, #0
 80042a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	f003 0310 	and.w	r3, r3, #16
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d068      	beq.n	8004386 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2210      	movs	r2, #16
 80042ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80042bc:	e049      	b.n	8004352 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042c4:	d045      	beq.n	8004352 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80042c6:	f7fd ffb1 	bl	800222c <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	68ba      	ldr	r2, [r7, #8]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d302      	bcc.n	80042dc <I2C_IsErrorOccurred+0x54>
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d13a      	bne.n	8004352 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	699b      	ldr	r3, [r3, #24]
 80042f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042fe:	d121      	bne.n	8004344 <I2C_IsErrorOccurred+0xbc>
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004306:	d01d      	beq.n	8004344 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004308:	7cfb      	ldrb	r3, [r7, #19]
 800430a:	2b20      	cmp	r3, #32
 800430c:	d01a      	beq.n	8004344 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	685a      	ldr	r2, [r3, #4]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800431c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800431e:	f7fd ff85 	bl	800222c <HAL_GetTick>
 8004322:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004324:	e00e      	b.n	8004344 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004326:	f7fd ff81 	bl	800222c <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	2b19      	cmp	r3, #25
 8004332:	d907      	bls.n	8004344 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004334:	6a3b      	ldr	r3, [r7, #32]
 8004336:	f043 0320 	orr.w	r3, r3, #32
 800433a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004342:	e006      	b.n	8004352 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	f003 0320 	and.w	r3, r3, #32
 800434e:	2b20      	cmp	r3, #32
 8004350:	d1e9      	bne.n	8004326 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	699b      	ldr	r3, [r3, #24]
 8004358:	f003 0320 	and.w	r3, r3, #32
 800435c:	2b20      	cmp	r3, #32
 800435e:	d003      	beq.n	8004368 <I2C_IsErrorOccurred+0xe0>
 8004360:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004364:	2b00      	cmp	r3, #0
 8004366:	d0aa      	beq.n	80042be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004368:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800436c:	2b00      	cmp	r3, #0
 800436e:	d103      	bne.n	8004378 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2220      	movs	r2, #32
 8004376:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004378:	6a3b      	ldr	r3, [r7, #32]
 800437a:	f043 0304 	orr.w	r3, r3, #4
 800437e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00b      	beq.n	80043b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004398:	6a3b      	ldr	r3, [r7, #32]
 800439a:	f043 0301 	orr.w	r3, r3, #1
 800439e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00b      	beq.n	80043d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80043ba:	6a3b      	ldr	r3, [r7, #32]
 80043bc:	f043 0308 	orr.w	r3, r3, #8
 80043c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d00b      	beq.n	80043f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80043dc:	6a3b      	ldr	r3, [r7, #32]
 80043de:	f043 0302 	orr.w	r3, r3, #2
 80043e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80043f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d01c      	beq.n	8004436 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80043fc:	68f8      	ldr	r0, [r7, #12]
 80043fe:	f7ff fe3b 	bl	8004078 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	6859      	ldr	r1, [r3, #4]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	4b0d      	ldr	r3, [pc, #52]	@ (8004444 <I2C_IsErrorOccurred+0x1bc>)
 800440e:	400b      	ands	r3, r1
 8004410:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004416:	6a3b      	ldr	r3, [r7, #32]
 8004418:	431a      	orrs	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2220      	movs	r2, #32
 8004422:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004436:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800443a:	4618      	mov	r0, r3
 800443c:	3728      	adds	r7, #40	@ 0x28
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	fe00e800 	.word	0xfe00e800

08004448 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004448:	b480      	push	{r7}
 800444a:	b087      	sub	sp, #28
 800444c:	af00      	add	r7, sp, #0
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	607b      	str	r3, [r7, #4]
 8004452:	460b      	mov	r3, r1
 8004454:	817b      	strh	r3, [r7, #10]
 8004456:	4613      	mov	r3, r2
 8004458:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800445a:	897b      	ldrh	r3, [r7, #10]
 800445c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004460:	7a7b      	ldrb	r3, [r7, #9]
 8004462:	041b      	lsls	r3, r3, #16
 8004464:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004468:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800446e:	6a3b      	ldr	r3, [r7, #32]
 8004470:	4313      	orrs	r3, r2
 8004472:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004476:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	685a      	ldr	r2, [r3, #4]
 800447e:	6a3b      	ldr	r3, [r7, #32]
 8004480:	0d5b      	lsrs	r3, r3, #21
 8004482:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004486:	4b08      	ldr	r3, [pc, #32]	@ (80044a8 <I2C_TransferConfig+0x60>)
 8004488:	430b      	orrs	r3, r1
 800448a:	43db      	mvns	r3, r3
 800448c:	ea02 0103 	and.w	r1, r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	697a      	ldr	r2, [r7, #20]
 8004496:	430a      	orrs	r2, r1
 8004498:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800449a:	bf00      	nop
 800449c:	371c      	adds	r7, #28
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	03ff63ff 	.word	0x03ff63ff

080044ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b20      	cmp	r3, #32
 80044c0:	d138      	bne.n	8004534 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d101      	bne.n	80044d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80044cc:	2302      	movs	r3, #2
 80044ce:	e032      	b.n	8004536 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2224      	movs	r2, #36	@ 0x24
 80044dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f022 0201 	bic.w	r2, r2, #1
 80044ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80044fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	6819      	ldr	r1, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	683a      	ldr	r2, [r7, #0]
 800450c:	430a      	orrs	r2, r1
 800450e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f042 0201 	orr.w	r2, r2, #1
 800451e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2220      	movs	r2, #32
 8004524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004530:	2300      	movs	r3, #0
 8004532:	e000      	b.n	8004536 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004534:	2302      	movs	r3, #2
  }
}
 8004536:	4618      	mov	r0, r3
 8004538:	370c      	adds	r7, #12
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr

08004542 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004542:	b480      	push	{r7}
 8004544:	b085      	sub	sp, #20
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
 800454a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004552:	b2db      	uxtb	r3, r3
 8004554:	2b20      	cmp	r3, #32
 8004556:	d139      	bne.n	80045cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800455e:	2b01      	cmp	r3, #1
 8004560:	d101      	bne.n	8004566 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004562:	2302      	movs	r3, #2
 8004564:	e033      	b.n	80045ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2201      	movs	r2, #1
 800456a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2224      	movs	r2, #36	@ 0x24
 8004572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f022 0201 	bic.w	r2, r2, #1
 8004584:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004594:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	021b      	lsls	r3, r3, #8
 800459a:	68fa      	ldr	r2, [r7, #12]
 800459c:	4313      	orrs	r3, r2
 800459e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	68fa      	ldr	r2, [r7, #12]
 80045a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f042 0201 	orr.w	r2, r2, #1
 80045b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2220      	movs	r2, #32
 80045bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80045c8:	2300      	movs	r3, #0
 80045ca:	e000      	b.n	80045ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80045cc:	2302      	movs	r3, #2
  }
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3714      	adds	r7, #20
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr
	...

080045dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80045dc:	b480      	push	{r7}
 80045de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80045e0:	4b04      	ldr	r3, [pc, #16]	@ (80045f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	40007000 	.word	0x40007000

080045f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b085      	sub	sp, #20
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004606:	d130      	bne.n	800466a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004608:	4b23      	ldr	r3, [pc, #140]	@ (8004698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004610:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004614:	d038      	beq.n	8004688 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004616:	4b20      	ldr	r3, [pc, #128]	@ (8004698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800461e:	4a1e      	ldr	r2, [pc, #120]	@ (8004698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004620:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004624:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004626:	4b1d      	ldr	r3, [pc, #116]	@ (800469c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2232      	movs	r2, #50	@ 0x32
 800462c:	fb02 f303 	mul.w	r3, r2, r3
 8004630:	4a1b      	ldr	r2, [pc, #108]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004632:	fba2 2303 	umull	r2, r3, r2, r3
 8004636:	0c9b      	lsrs	r3, r3, #18
 8004638:	3301      	adds	r3, #1
 800463a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800463c:	e002      	b.n	8004644 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	3b01      	subs	r3, #1
 8004642:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004644:	4b14      	ldr	r3, [pc, #80]	@ (8004698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004646:	695b      	ldr	r3, [r3, #20]
 8004648:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800464c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004650:	d102      	bne.n	8004658 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d1f2      	bne.n	800463e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004658:	4b0f      	ldr	r3, [pc, #60]	@ (8004698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800465a:	695b      	ldr	r3, [r3, #20]
 800465c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004660:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004664:	d110      	bne.n	8004688 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e00f      	b.n	800468a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800466a:	4b0b      	ldr	r3, [pc, #44]	@ (8004698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004672:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004676:	d007      	beq.n	8004688 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004678:	4b07      	ldr	r3, [pc, #28]	@ (8004698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004680:	4a05      	ldr	r2, [pc, #20]	@ (8004698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004682:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004686:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3714      	adds	r7, #20
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr
 8004696:	bf00      	nop
 8004698:	40007000 	.word	0x40007000
 800469c:	20000000 	.word	0x20000000
 80046a0:	431bde83 	.word	0x431bde83

080046a4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b088      	sub	sp, #32
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d102      	bne.n	80046b8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	f000 bc08 	b.w	8004ec8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046b8:	4b96      	ldr	r3, [pc, #600]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	f003 030c 	and.w	r3, r3, #12
 80046c0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046c2:	4b94      	ldr	r3, [pc, #592]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	f003 0303 	and.w	r3, r3, #3
 80046ca:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0310 	and.w	r3, r3, #16
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	f000 80e4 	beq.w	80048a2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d007      	beq.n	80046f0 <HAL_RCC_OscConfig+0x4c>
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	2b0c      	cmp	r3, #12
 80046e4:	f040 808b 	bne.w	80047fe <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	f040 8087 	bne.w	80047fe <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80046f0:	4b88      	ldr	r3, [pc, #544]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0302 	and.w	r3, r3, #2
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d005      	beq.n	8004708 <HAL_RCC_OscConfig+0x64>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	699b      	ldr	r3, [r3, #24]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d101      	bne.n	8004708 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e3df      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6a1a      	ldr	r2, [r3, #32]
 800470c:	4b81      	ldr	r3, [pc, #516]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0308 	and.w	r3, r3, #8
 8004714:	2b00      	cmp	r3, #0
 8004716:	d004      	beq.n	8004722 <HAL_RCC_OscConfig+0x7e>
 8004718:	4b7e      	ldr	r3, [pc, #504]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004720:	e005      	b.n	800472e <HAL_RCC_OscConfig+0x8a>
 8004722:	4b7c      	ldr	r3, [pc, #496]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004724:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004728:	091b      	lsrs	r3, r3, #4
 800472a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800472e:	4293      	cmp	r3, r2
 8004730:	d223      	bcs.n	800477a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a1b      	ldr	r3, [r3, #32]
 8004736:	4618      	mov	r0, r3
 8004738:	f000 fdae 	bl	8005298 <RCC_SetFlashLatencyFromMSIRange>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d001      	beq.n	8004746 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e3c0      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004746:	4b73      	ldr	r3, [pc, #460]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a72      	ldr	r2, [pc, #456]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 800474c:	f043 0308 	orr.w	r3, r3, #8
 8004750:	6013      	str	r3, [r2, #0]
 8004752:	4b70      	ldr	r3, [pc, #448]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	496d      	ldr	r1, [pc, #436]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004760:	4313      	orrs	r3, r2
 8004762:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004764:	4b6b      	ldr	r3, [pc, #428]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	69db      	ldr	r3, [r3, #28]
 8004770:	021b      	lsls	r3, r3, #8
 8004772:	4968      	ldr	r1, [pc, #416]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004774:	4313      	orrs	r3, r2
 8004776:	604b      	str	r3, [r1, #4]
 8004778:	e025      	b.n	80047c6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800477a:	4b66      	ldr	r3, [pc, #408]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a65      	ldr	r2, [pc, #404]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004780:	f043 0308 	orr.w	r3, r3, #8
 8004784:	6013      	str	r3, [r2, #0]
 8004786:	4b63      	ldr	r3, [pc, #396]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6a1b      	ldr	r3, [r3, #32]
 8004792:	4960      	ldr	r1, [pc, #384]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004794:	4313      	orrs	r3, r2
 8004796:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004798:	4b5e      	ldr	r3, [pc, #376]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	69db      	ldr	r3, [r3, #28]
 80047a4:	021b      	lsls	r3, r3, #8
 80047a6:	495b      	ldr	r1, [pc, #364]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 80047a8:	4313      	orrs	r3, r2
 80047aa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d109      	bne.n	80047c6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a1b      	ldr	r3, [r3, #32]
 80047b6:	4618      	mov	r0, r3
 80047b8:	f000 fd6e 	bl	8005298 <RCC_SetFlashLatencyFromMSIRange>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d001      	beq.n	80047c6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e380      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80047c6:	f000 fc87 	bl	80050d8 <HAL_RCC_GetSysClockFreq>
 80047ca:	4602      	mov	r2, r0
 80047cc:	4b51      	ldr	r3, [pc, #324]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	091b      	lsrs	r3, r3, #4
 80047d2:	f003 030f 	and.w	r3, r3, #15
 80047d6:	4950      	ldr	r1, [pc, #320]	@ (8004918 <HAL_RCC_OscConfig+0x274>)
 80047d8:	5ccb      	ldrb	r3, [r1, r3]
 80047da:	f003 031f 	and.w	r3, r3, #31
 80047de:	fa22 f303 	lsr.w	r3, r2, r3
 80047e2:	4a4e      	ldr	r2, [pc, #312]	@ (800491c <HAL_RCC_OscConfig+0x278>)
 80047e4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80047e6:	4b4e      	ldr	r3, [pc, #312]	@ (8004920 <HAL_RCC_OscConfig+0x27c>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7fd fbf6 	bl	8001fdc <HAL_InitTick>
 80047f0:	4603      	mov	r3, r0
 80047f2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80047f4:	7bfb      	ldrb	r3, [r7, #15]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d052      	beq.n	80048a0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80047fa:	7bfb      	ldrb	r3, [r7, #15]
 80047fc:	e364      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	699b      	ldr	r3, [r3, #24]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d032      	beq.n	800486c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004806:	4b43      	ldr	r3, [pc, #268]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a42      	ldr	r2, [pc, #264]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 800480c:	f043 0301 	orr.w	r3, r3, #1
 8004810:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004812:	f7fd fd0b 	bl	800222c <HAL_GetTick>
 8004816:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004818:	e008      	b.n	800482c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800481a:	f7fd fd07 	bl	800222c <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	2b02      	cmp	r3, #2
 8004826:	d901      	bls.n	800482c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004828:	2303      	movs	r3, #3
 800482a:	e34d      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800482c:	4b39      	ldr	r3, [pc, #228]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d0f0      	beq.n	800481a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004838:	4b36      	ldr	r3, [pc, #216]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a35      	ldr	r2, [pc, #212]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 800483e:	f043 0308 	orr.w	r3, r3, #8
 8004842:	6013      	str	r3, [r2, #0]
 8004844:	4b33      	ldr	r3, [pc, #204]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6a1b      	ldr	r3, [r3, #32]
 8004850:	4930      	ldr	r1, [pc, #192]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004852:	4313      	orrs	r3, r2
 8004854:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004856:	4b2f      	ldr	r3, [pc, #188]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	69db      	ldr	r3, [r3, #28]
 8004862:	021b      	lsls	r3, r3, #8
 8004864:	492b      	ldr	r1, [pc, #172]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004866:	4313      	orrs	r3, r2
 8004868:	604b      	str	r3, [r1, #4]
 800486a:	e01a      	b.n	80048a2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800486c:	4b29      	ldr	r3, [pc, #164]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a28      	ldr	r2, [pc, #160]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004872:	f023 0301 	bic.w	r3, r3, #1
 8004876:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004878:	f7fd fcd8 	bl	800222c <HAL_GetTick>
 800487c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800487e:	e008      	b.n	8004892 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004880:	f7fd fcd4 	bl	800222c <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	2b02      	cmp	r3, #2
 800488c:	d901      	bls.n	8004892 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	e31a      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004892:	4b20      	ldr	r3, [pc, #128]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 0302 	and.w	r3, r3, #2
 800489a:	2b00      	cmp	r3, #0
 800489c:	d1f0      	bne.n	8004880 <HAL_RCC_OscConfig+0x1dc>
 800489e:	e000      	b.n	80048a2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80048a0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d073      	beq.n	8004996 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80048ae:	69bb      	ldr	r3, [r7, #24]
 80048b0:	2b08      	cmp	r3, #8
 80048b2:	d005      	beq.n	80048c0 <HAL_RCC_OscConfig+0x21c>
 80048b4:	69bb      	ldr	r3, [r7, #24]
 80048b6:	2b0c      	cmp	r3, #12
 80048b8:	d10e      	bne.n	80048d8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	2b03      	cmp	r3, #3
 80048be:	d10b      	bne.n	80048d8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048c0:	4b14      	ldr	r3, [pc, #80]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d063      	beq.n	8004994 <HAL_RCC_OscConfig+0x2f0>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d15f      	bne.n	8004994 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e2f7      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048e0:	d106      	bne.n	80048f0 <HAL_RCC_OscConfig+0x24c>
 80048e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a0b      	ldr	r2, [pc, #44]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 80048e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048ec:	6013      	str	r3, [r2, #0]
 80048ee:	e025      	b.n	800493c <HAL_RCC_OscConfig+0x298>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048f8:	d114      	bne.n	8004924 <HAL_RCC_OscConfig+0x280>
 80048fa:	4b06      	ldr	r3, [pc, #24]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a05      	ldr	r2, [pc, #20]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004900:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004904:	6013      	str	r3, [r2, #0]
 8004906:	4b03      	ldr	r3, [pc, #12]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a02      	ldr	r2, [pc, #8]	@ (8004914 <HAL_RCC_OscConfig+0x270>)
 800490c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004910:	6013      	str	r3, [r2, #0]
 8004912:	e013      	b.n	800493c <HAL_RCC_OscConfig+0x298>
 8004914:	40021000 	.word	0x40021000
 8004918:	08009a80 	.word	0x08009a80
 800491c:	20000000 	.word	0x20000000
 8004920:	20000004 	.word	0x20000004
 8004924:	4ba0      	ldr	r3, [pc, #640]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a9f      	ldr	r2, [pc, #636]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 800492a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800492e:	6013      	str	r3, [r2, #0]
 8004930:	4b9d      	ldr	r3, [pc, #628]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a9c      	ldr	r2, [pc, #624]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004936:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800493a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d013      	beq.n	800496c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004944:	f7fd fc72 	bl	800222c <HAL_GetTick>
 8004948:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800494a:	e008      	b.n	800495e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800494c:	f7fd fc6e 	bl	800222c <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	2b64      	cmp	r3, #100	@ 0x64
 8004958:	d901      	bls.n	800495e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e2b4      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800495e:	4b92      	ldr	r3, [pc, #584]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d0f0      	beq.n	800494c <HAL_RCC_OscConfig+0x2a8>
 800496a:	e014      	b.n	8004996 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800496c:	f7fd fc5e 	bl	800222c <HAL_GetTick>
 8004970:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004972:	e008      	b.n	8004986 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004974:	f7fd fc5a 	bl	800222c <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	2b64      	cmp	r3, #100	@ 0x64
 8004980:	d901      	bls.n	8004986 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004982:	2303      	movs	r3, #3
 8004984:	e2a0      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004986:	4b88      	ldr	r3, [pc, #544]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d1f0      	bne.n	8004974 <HAL_RCC_OscConfig+0x2d0>
 8004992:	e000      	b.n	8004996 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004994:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d060      	beq.n	8004a64 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	2b04      	cmp	r3, #4
 80049a6:	d005      	beq.n	80049b4 <HAL_RCC_OscConfig+0x310>
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	2b0c      	cmp	r3, #12
 80049ac:	d119      	bne.n	80049e2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	d116      	bne.n	80049e2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049b4:	4b7c      	ldr	r3, [pc, #496]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d005      	beq.n	80049cc <HAL_RCC_OscConfig+0x328>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d101      	bne.n	80049cc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e27d      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049cc:	4b76      	ldr	r3, [pc, #472]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	691b      	ldr	r3, [r3, #16]
 80049d8:	061b      	lsls	r3, r3, #24
 80049da:	4973      	ldr	r1, [pc, #460]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049e0:	e040      	b.n	8004a64 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d023      	beq.n	8004a32 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049ea:	4b6f      	ldr	r3, [pc, #444]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a6e      	ldr	r2, [pc, #440]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 80049f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f6:	f7fd fc19 	bl	800222c <HAL_GetTick>
 80049fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049fc:	e008      	b.n	8004a10 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049fe:	f7fd fc15 	bl	800222c <HAL_GetTick>
 8004a02:	4602      	mov	r2, r0
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	d901      	bls.n	8004a10 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	e25b      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a10:	4b65      	ldr	r3, [pc, #404]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d0f0      	beq.n	80049fe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a1c:	4b62      	ldr	r3, [pc, #392]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	061b      	lsls	r3, r3, #24
 8004a2a:	495f      	ldr	r1, [pc, #380]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	604b      	str	r3, [r1, #4]
 8004a30:	e018      	b.n	8004a64 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a32:	4b5d      	ldr	r3, [pc, #372]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a5c      	ldr	r2, [pc, #368]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004a38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a3e:	f7fd fbf5 	bl	800222c <HAL_GetTick>
 8004a42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a44:	e008      	b.n	8004a58 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a46:	f7fd fbf1 	bl	800222c <HAL_GetTick>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d901      	bls.n	8004a58 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004a54:	2303      	movs	r3, #3
 8004a56:	e237      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a58:	4b53      	ldr	r3, [pc, #332]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d1f0      	bne.n	8004a46 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0308 	and.w	r3, r3, #8
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d03c      	beq.n	8004aea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	695b      	ldr	r3, [r3, #20]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d01c      	beq.n	8004ab2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a78:	4b4b      	ldr	r3, [pc, #300]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004a7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a7e:	4a4a      	ldr	r2, [pc, #296]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004a80:	f043 0301 	orr.w	r3, r3, #1
 8004a84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a88:	f7fd fbd0 	bl	800222c <HAL_GetTick>
 8004a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a8e:	e008      	b.n	8004aa2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a90:	f7fd fbcc 	bl	800222c <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	d901      	bls.n	8004aa2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e212      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004aa2:	4b41      	ldr	r3, [pc, #260]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004aa4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aa8:	f003 0302 	and.w	r3, r3, #2
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d0ef      	beq.n	8004a90 <HAL_RCC_OscConfig+0x3ec>
 8004ab0:	e01b      	b.n	8004aea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ab2:	4b3d      	ldr	r3, [pc, #244]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004ab4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ab8:	4a3b      	ldr	r2, [pc, #236]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004aba:	f023 0301 	bic.w	r3, r3, #1
 8004abe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ac2:	f7fd fbb3 	bl	800222c <HAL_GetTick>
 8004ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ac8:	e008      	b.n	8004adc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004aca:	f7fd fbaf 	bl	800222c <HAL_GetTick>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	1ad3      	subs	r3, r2, r3
 8004ad4:	2b02      	cmp	r3, #2
 8004ad6:	d901      	bls.n	8004adc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004ad8:	2303      	movs	r3, #3
 8004ada:	e1f5      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004adc:	4b32      	ldr	r3, [pc, #200]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004ade:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ae2:	f003 0302 	and.w	r3, r3, #2
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d1ef      	bne.n	8004aca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0304 	and.w	r3, r3, #4
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	f000 80a6 	beq.w	8004c44 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004af8:	2300      	movs	r3, #0
 8004afa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004afc:	4b2a      	ldr	r3, [pc, #168]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d10d      	bne.n	8004b24 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b08:	4b27      	ldr	r3, [pc, #156]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b0c:	4a26      	ldr	r2, [pc, #152]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004b0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b12:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b14:	4b24      	ldr	r3, [pc, #144]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b1c:	60bb      	str	r3, [r7, #8]
 8004b1e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b20:	2301      	movs	r3, #1
 8004b22:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b24:	4b21      	ldr	r3, [pc, #132]	@ (8004bac <HAL_RCC_OscConfig+0x508>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d118      	bne.n	8004b62 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b30:	4b1e      	ldr	r3, [pc, #120]	@ (8004bac <HAL_RCC_OscConfig+0x508>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a1d      	ldr	r2, [pc, #116]	@ (8004bac <HAL_RCC_OscConfig+0x508>)
 8004b36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b3a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b3c:	f7fd fb76 	bl	800222c <HAL_GetTick>
 8004b40:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b42:	e008      	b.n	8004b56 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b44:	f7fd fb72 	bl	800222c <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e1b8      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b56:	4b15      	ldr	r3, [pc, #84]	@ (8004bac <HAL_RCC_OscConfig+0x508>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d0f0      	beq.n	8004b44 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d108      	bne.n	8004b7c <HAL_RCC_OscConfig+0x4d8>
 8004b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b70:	4a0d      	ldr	r2, [pc, #52]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004b72:	f043 0301 	orr.w	r3, r3, #1
 8004b76:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b7a:	e029      	b.n	8004bd0 <HAL_RCC_OscConfig+0x52c>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	2b05      	cmp	r3, #5
 8004b82:	d115      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x50c>
 8004b84:	4b08      	ldr	r3, [pc, #32]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b8a:	4a07      	ldr	r2, [pc, #28]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004b8c:	f043 0304 	orr.w	r3, r3, #4
 8004b90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b94:	4b04      	ldr	r3, [pc, #16]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b9a:	4a03      	ldr	r2, [pc, #12]	@ (8004ba8 <HAL_RCC_OscConfig+0x504>)
 8004b9c:	f043 0301 	orr.w	r3, r3, #1
 8004ba0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ba4:	e014      	b.n	8004bd0 <HAL_RCC_OscConfig+0x52c>
 8004ba6:	bf00      	nop
 8004ba8:	40021000 	.word	0x40021000
 8004bac:	40007000 	.word	0x40007000
 8004bb0:	4b9d      	ldr	r3, [pc, #628]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bb6:	4a9c      	ldr	r2, [pc, #624]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004bb8:	f023 0301 	bic.w	r3, r3, #1
 8004bbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004bc0:	4b99      	ldr	r3, [pc, #612]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bc6:	4a98      	ldr	r2, [pc, #608]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004bc8:	f023 0304 	bic.w	r3, r3, #4
 8004bcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d016      	beq.n	8004c06 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd8:	f7fd fb28 	bl	800222c <HAL_GetTick>
 8004bdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bde:	e00a      	b.n	8004bf6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004be0:	f7fd fb24 	bl	800222c <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d901      	bls.n	8004bf6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e168      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bf6:	4b8c      	ldr	r3, [pc, #560]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004bf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bfc:	f003 0302 	and.w	r3, r3, #2
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d0ed      	beq.n	8004be0 <HAL_RCC_OscConfig+0x53c>
 8004c04:	e015      	b.n	8004c32 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c06:	f7fd fb11 	bl	800222c <HAL_GetTick>
 8004c0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c0c:	e00a      	b.n	8004c24 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c0e:	f7fd fb0d 	bl	800222c <HAL_GetTick>
 8004c12:	4602      	mov	r2, r0
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d901      	bls.n	8004c24 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e151      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c24:	4b80      	ldr	r3, [pc, #512]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c2a:	f003 0302 	and.w	r3, r3, #2
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1ed      	bne.n	8004c0e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c32:	7ffb      	ldrb	r3, [r7, #31]
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d105      	bne.n	8004c44 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c38:	4b7b      	ldr	r3, [pc, #492]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c3c:	4a7a      	ldr	r2, [pc, #488]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004c3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c42:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0320 	and.w	r3, r3, #32
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d03c      	beq.n	8004cca <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d01c      	beq.n	8004c92 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004c58:	4b73      	ldr	r3, [pc, #460]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004c5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c5e:	4a72      	ldr	r2, [pc, #456]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004c60:	f043 0301 	orr.w	r3, r3, #1
 8004c64:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c68:	f7fd fae0 	bl	800222c <HAL_GetTick>
 8004c6c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c6e:	e008      	b.n	8004c82 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c70:	f7fd fadc 	bl	800222c <HAL_GetTick>
 8004c74:	4602      	mov	r2, r0
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	d901      	bls.n	8004c82 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	e122      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c82:	4b69      	ldr	r3, [pc, #420]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004c84:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c88:	f003 0302 	and.w	r3, r3, #2
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d0ef      	beq.n	8004c70 <HAL_RCC_OscConfig+0x5cc>
 8004c90:	e01b      	b.n	8004cca <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c92:	4b65      	ldr	r3, [pc, #404]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004c94:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c98:	4a63      	ldr	r2, [pc, #396]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004c9a:	f023 0301 	bic.w	r3, r3, #1
 8004c9e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ca2:	f7fd fac3 	bl	800222c <HAL_GetTick>
 8004ca6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ca8:	e008      	b.n	8004cbc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004caa:	f7fd fabf 	bl	800222c <HAL_GetTick>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d901      	bls.n	8004cbc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e105      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004cbc:	4b5a      	ldr	r3, [pc, #360]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004cbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d1ef      	bne.n	8004caa <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	f000 80f9 	beq.w	8004ec6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	f040 80cf 	bne.w	8004e7c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004cde:	4b52      	ldr	r3, [pc, #328]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	f003 0203 	and.w	r2, r3, #3
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d12c      	bne.n	8004d4c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cfc:	3b01      	subs	r3, #1
 8004cfe:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d123      	bne.n	8004d4c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d0e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d11b      	bne.n	8004d4c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d1e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d113      	bne.n	8004d4c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d2e:	085b      	lsrs	r3, r3, #1
 8004d30:	3b01      	subs	r3, #1
 8004d32:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d109      	bne.n	8004d4c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d42:	085b      	lsrs	r3, r3, #1
 8004d44:	3b01      	subs	r3, #1
 8004d46:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d071      	beq.n	8004e30 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	2b0c      	cmp	r3, #12
 8004d50:	d068      	beq.n	8004e24 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004d52:	4b35      	ldr	r3, [pc, #212]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d105      	bne.n	8004d6a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004d5e:	4b32      	ldr	r3, [pc, #200]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d001      	beq.n	8004d6e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e0ac      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004d6e:	4b2e      	ldr	r3, [pc, #184]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a2d      	ldr	r2, [pc, #180]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004d74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d78:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004d7a:	f7fd fa57 	bl	800222c <HAL_GetTick>
 8004d7e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d80:	e008      	b.n	8004d94 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d82:	f7fd fa53 	bl	800222c <HAL_GetTick>
 8004d86:	4602      	mov	r2, r0
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d901      	bls.n	8004d94 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e099      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d94:	4b24      	ldr	r3, [pc, #144]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d1f0      	bne.n	8004d82 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004da0:	4b21      	ldr	r3, [pc, #132]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004da2:	68da      	ldr	r2, [r3, #12]
 8004da4:	4b21      	ldr	r3, [pc, #132]	@ (8004e2c <HAL_RCC_OscConfig+0x788>)
 8004da6:	4013      	ands	r3, r2
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004dac:	687a      	ldr	r2, [r7, #4]
 8004dae:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004db0:	3a01      	subs	r2, #1
 8004db2:	0112      	lsls	r2, r2, #4
 8004db4:	4311      	orrs	r1, r2
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004dba:	0212      	lsls	r2, r2, #8
 8004dbc:	4311      	orrs	r1, r2
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004dc2:	0852      	lsrs	r2, r2, #1
 8004dc4:	3a01      	subs	r2, #1
 8004dc6:	0552      	lsls	r2, r2, #21
 8004dc8:	4311      	orrs	r1, r2
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004dce:	0852      	lsrs	r2, r2, #1
 8004dd0:	3a01      	subs	r2, #1
 8004dd2:	0652      	lsls	r2, r2, #25
 8004dd4:	4311      	orrs	r1, r2
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004dda:	06d2      	lsls	r2, r2, #27
 8004ddc:	430a      	orrs	r2, r1
 8004dde:	4912      	ldr	r1, [pc, #72]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004de0:	4313      	orrs	r3, r2
 8004de2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004de4:	4b10      	ldr	r3, [pc, #64]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a0f      	ldr	r2, [pc, #60]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004dea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004dee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004df0:	4b0d      	ldr	r3, [pc, #52]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	4a0c      	ldr	r2, [pc, #48]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004df6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004dfa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004dfc:	f7fd fa16 	bl	800222c <HAL_GetTick>
 8004e00:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e02:	e008      	b.n	8004e16 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e04:	f7fd fa12 	bl	800222c <HAL_GetTick>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	2b02      	cmp	r3, #2
 8004e10:	d901      	bls.n	8004e16 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e058      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e16:	4b04      	ldr	r3, [pc, #16]	@ (8004e28 <HAL_RCC_OscConfig+0x784>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d0f0      	beq.n	8004e04 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e22:	e050      	b.n	8004ec6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e04f      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
 8004e28:	40021000 	.word	0x40021000
 8004e2c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e30:	4b27      	ldr	r3, [pc, #156]	@ (8004ed0 <HAL_RCC_OscConfig+0x82c>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d144      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004e3c:	4b24      	ldr	r3, [pc, #144]	@ (8004ed0 <HAL_RCC_OscConfig+0x82c>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a23      	ldr	r2, [pc, #140]	@ (8004ed0 <HAL_RCC_OscConfig+0x82c>)
 8004e42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e46:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e48:	4b21      	ldr	r3, [pc, #132]	@ (8004ed0 <HAL_RCC_OscConfig+0x82c>)
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	4a20      	ldr	r2, [pc, #128]	@ (8004ed0 <HAL_RCC_OscConfig+0x82c>)
 8004e4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e52:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004e54:	f7fd f9ea 	bl	800222c <HAL_GetTick>
 8004e58:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e5a:	e008      	b.n	8004e6e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e5c:	f7fd f9e6 	bl	800222c <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d901      	bls.n	8004e6e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e02c      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e6e:	4b18      	ldr	r3, [pc, #96]	@ (8004ed0 <HAL_RCC_OscConfig+0x82c>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d0f0      	beq.n	8004e5c <HAL_RCC_OscConfig+0x7b8>
 8004e7a:	e024      	b.n	8004ec6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	2b0c      	cmp	r3, #12
 8004e80:	d01f      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e82:	4b13      	ldr	r3, [pc, #76]	@ (8004ed0 <HAL_RCC_OscConfig+0x82c>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a12      	ldr	r2, [pc, #72]	@ (8004ed0 <HAL_RCC_OscConfig+0x82c>)
 8004e88:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e8e:	f7fd f9cd 	bl	800222c <HAL_GetTick>
 8004e92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e94:	e008      	b.n	8004ea8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e96:	f7fd f9c9 	bl	800222c <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d901      	bls.n	8004ea8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e00f      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ea8:	4b09      	ldr	r3, [pc, #36]	@ (8004ed0 <HAL_RCC_OscConfig+0x82c>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d1f0      	bne.n	8004e96 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004eb4:	4b06      	ldr	r3, [pc, #24]	@ (8004ed0 <HAL_RCC_OscConfig+0x82c>)
 8004eb6:	68da      	ldr	r2, [r3, #12]
 8004eb8:	4905      	ldr	r1, [pc, #20]	@ (8004ed0 <HAL_RCC_OscConfig+0x82c>)
 8004eba:	4b06      	ldr	r3, [pc, #24]	@ (8004ed4 <HAL_RCC_OscConfig+0x830>)
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	60cb      	str	r3, [r1, #12]
 8004ec0:	e001      	b.n	8004ec6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e000      	b.n	8004ec8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3720      	adds	r7, #32
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	40021000 	.word	0x40021000
 8004ed4:	feeefffc 	.word	0xfeeefffc

08004ed8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d101      	bne.n	8004eec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e0e7      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004eec:	4b75      	ldr	r3, [pc, #468]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0307 	and.w	r3, r3, #7
 8004ef4:	683a      	ldr	r2, [r7, #0]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d910      	bls.n	8004f1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004efa:	4b72      	ldr	r3, [pc, #456]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f023 0207 	bic.w	r2, r3, #7
 8004f02:	4970      	ldr	r1, [pc, #448]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f0a:	4b6e      	ldr	r3, [pc, #440]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0307 	and.w	r3, r3, #7
 8004f12:	683a      	ldr	r2, [r7, #0]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d001      	beq.n	8004f1c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e0cf      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0302 	and.w	r3, r3, #2
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d010      	beq.n	8004f4a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	689a      	ldr	r2, [r3, #8]
 8004f2c:	4b66      	ldr	r3, [pc, #408]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d908      	bls.n	8004f4a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f38:	4b63      	ldr	r3, [pc, #396]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	4960      	ldr	r1, [pc, #384]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d04c      	beq.n	8004ff0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	2b03      	cmp	r3, #3
 8004f5c:	d107      	bne.n	8004f6e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f5e:	4b5a      	ldr	r3, [pc, #360]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d121      	bne.n	8004fae <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e0a6      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d107      	bne.n	8004f86 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f76:	4b54      	ldr	r3, [pc, #336]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d115      	bne.n	8004fae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e09a      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d107      	bne.n	8004f9e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f8e:	4b4e      	ldr	r3, [pc, #312]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0302 	and.w	r3, r3, #2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d109      	bne.n	8004fae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e08e      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f9e:	4b4a      	ldr	r3, [pc, #296]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d101      	bne.n	8004fae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e086      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004fae:	4b46      	ldr	r3, [pc, #280]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f023 0203 	bic.w	r2, r3, #3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	4943      	ldr	r1, [pc, #268]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fc0:	f7fd f934 	bl	800222c <HAL_GetTick>
 8004fc4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fc6:	e00a      	b.n	8004fde <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fc8:	f7fd f930 	bl	800222c <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d901      	bls.n	8004fde <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e06e      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fde:	4b3a      	ldr	r3, [pc, #232]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f003 020c 	and.w	r2, r3, #12
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d1eb      	bne.n	8004fc8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 0302 	and.w	r3, r3, #2
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d010      	beq.n	800501e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	689a      	ldr	r2, [r3, #8]
 8005000:	4b31      	ldr	r3, [pc, #196]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005008:	429a      	cmp	r2, r3
 800500a:	d208      	bcs.n	800501e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800500c:	4b2e      	ldr	r3, [pc, #184]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	492b      	ldr	r1, [pc, #172]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 800501a:	4313      	orrs	r3, r2
 800501c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800501e:	4b29      	ldr	r3, [pc, #164]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0307 	and.w	r3, r3, #7
 8005026:	683a      	ldr	r2, [r7, #0]
 8005028:	429a      	cmp	r2, r3
 800502a:	d210      	bcs.n	800504e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800502c:	4b25      	ldr	r3, [pc, #148]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f023 0207 	bic.w	r2, r3, #7
 8005034:	4923      	ldr	r1, [pc, #140]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	4313      	orrs	r3, r2
 800503a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800503c:	4b21      	ldr	r3, [pc, #132]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0307 	and.w	r3, r3, #7
 8005044:	683a      	ldr	r2, [r7, #0]
 8005046:	429a      	cmp	r2, r3
 8005048:	d001      	beq.n	800504e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e036      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0304 	and.w	r3, r3, #4
 8005056:	2b00      	cmp	r3, #0
 8005058:	d008      	beq.n	800506c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800505a:	4b1b      	ldr	r3, [pc, #108]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	4918      	ldr	r1, [pc, #96]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005068:	4313      	orrs	r3, r2
 800506a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 0308 	and.w	r3, r3, #8
 8005074:	2b00      	cmp	r3, #0
 8005076:	d009      	beq.n	800508c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005078:	4b13      	ldr	r3, [pc, #76]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	691b      	ldr	r3, [r3, #16]
 8005084:	00db      	lsls	r3, r3, #3
 8005086:	4910      	ldr	r1, [pc, #64]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005088:	4313      	orrs	r3, r2
 800508a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800508c:	f000 f824 	bl	80050d8 <HAL_RCC_GetSysClockFreq>
 8005090:	4602      	mov	r2, r0
 8005092:	4b0d      	ldr	r3, [pc, #52]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	091b      	lsrs	r3, r3, #4
 8005098:	f003 030f 	and.w	r3, r3, #15
 800509c:	490b      	ldr	r1, [pc, #44]	@ (80050cc <HAL_RCC_ClockConfig+0x1f4>)
 800509e:	5ccb      	ldrb	r3, [r1, r3]
 80050a0:	f003 031f 	and.w	r3, r3, #31
 80050a4:	fa22 f303 	lsr.w	r3, r2, r3
 80050a8:	4a09      	ldr	r2, [pc, #36]	@ (80050d0 <HAL_RCC_ClockConfig+0x1f8>)
 80050aa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80050ac:	4b09      	ldr	r3, [pc, #36]	@ (80050d4 <HAL_RCC_ClockConfig+0x1fc>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4618      	mov	r0, r3
 80050b2:	f7fc ff93 	bl	8001fdc <HAL_InitTick>
 80050b6:	4603      	mov	r3, r0
 80050b8:	72fb      	strb	r3, [r7, #11]

  return status;
 80050ba:	7afb      	ldrb	r3, [r7, #11]
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3710      	adds	r7, #16
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	40022000 	.word	0x40022000
 80050c8:	40021000 	.word	0x40021000
 80050cc:	08009a80 	.word	0x08009a80
 80050d0:	20000000 	.word	0x20000000
 80050d4:	20000004 	.word	0x20000004

080050d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050d8:	b480      	push	{r7}
 80050da:	b089      	sub	sp, #36	@ 0x24
 80050dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80050de:	2300      	movs	r3, #0
 80050e0:	61fb      	str	r3, [r7, #28]
 80050e2:	2300      	movs	r3, #0
 80050e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050e6:	4b3e      	ldr	r3, [pc, #248]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f003 030c 	and.w	r3, r3, #12
 80050ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050f0:	4b3b      	ldr	r3, [pc, #236]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	f003 0303 	and.w	r3, r3, #3
 80050f8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d005      	beq.n	800510c <HAL_RCC_GetSysClockFreq+0x34>
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	2b0c      	cmp	r3, #12
 8005104:	d121      	bne.n	800514a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2b01      	cmp	r3, #1
 800510a:	d11e      	bne.n	800514a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800510c:	4b34      	ldr	r3, [pc, #208]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0308 	and.w	r3, r3, #8
 8005114:	2b00      	cmp	r3, #0
 8005116:	d107      	bne.n	8005128 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005118:	4b31      	ldr	r3, [pc, #196]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800511a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800511e:	0a1b      	lsrs	r3, r3, #8
 8005120:	f003 030f 	and.w	r3, r3, #15
 8005124:	61fb      	str	r3, [r7, #28]
 8005126:	e005      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005128:	4b2d      	ldr	r3, [pc, #180]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	091b      	lsrs	r3, r3, #4
 800512e:	f003 030f 	and.w	r3, r3, #15
 8005132:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005134:	4a2b      	ldr	r2, [pc, #172]	@ (80051e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800513c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d10d      	bne.n	8005160 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005144:	69fb      	ldr	r3, [r7, #28]
 8005146:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005148:	e00a      	b.n	8005160 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	2b04      	cmp	r3, #4
 800514e:	d102      	bne.n	8005156 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005150:	4b25      	ldr	r3, [pc, #148]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005152:	61bb      	str	r3, [r7, #24]
 8005154:	e004      	b.n	8005160 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	2b08      	cmp	r3, #8
 800515a:	d101      	bne.n	8005160 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800515c:	4b23      	ldr	r3, [pc, #140]	@ (80051ec <HAL_RCC_GetSysClockFreq+0x114>)
 800515e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	2b0c      	cmp	r3, #12
 8005164:	d134      	bne.n	80051d0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005166:	4b1e      	ldr	r3, [pc, #120]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	f003 0303 	and.w	r3, r3, #3
 800516e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	2b02      	cmp	r3, #2
 8005174:	d003      	beq.n	800517e <HAL_RCC_GetSysClockFreq+0xa6>
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	2b03      	cmp	r3, #3
 800517a:	d003      	beq.n	8005184 <HAL_RCC_GetSysClockFreq+0xac>
 800517c:	e005      	b.n	800518a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800517e:	4b1a      	ldr	r3, [pc, #104]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005180:	617b      	str	r3, [r7, #20]
      break;
 8005182:	e005      	b.n	8005190 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005184:	4b19      	ldr	r3, [pc, #100]	@ (80051ec <HAL_RCC_GetSysClockFreq+0x114>)
 8005186:	617b      	str	r3, [r7, #20]
      break;
 8005188:	e002      	b.n	8005190 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	617b      	str	r3, [r7, #20]
      break;
 800518e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005190:	4b13      	ldr	r3, [pc, #76]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	091b      	lsrs	r3, r3, #4
 8005196:	f003 0307 	and.w	r3, r3, #7
 800519a:	3301      	adds	r3, #1
 800519c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800519e:	4b10      	ldr	r3, [pc, #64]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	0a1b      	lsrs	r3, r3, #8
 80051a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051a8:	697a      	ldr	r2, [r7, #20]
 80051aa:	fb03 f202 	mul.w	r2, r3, r2
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051b4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051b6:	4b0a      	ldr	r3, [pc, #40]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	0e5b      	lsrs	r3, r3, #25
 80051bc:	f003 0303 	and.w	r3, r3, #3
 80051c0:	3301      	adds	r3, #1
 80051c2:	005b      	lsls	r3, r3, #1
 80051c4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80051d0:	69bb      	ldr	r3, [r7, #24]
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3724      	adds	r7, #36	@ 0x24
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop
 80051e0:	40021000 	.word	0x40021000
 80051e4:	08009a98 	.word	0x08009a98
 80051e8:	00f42400 	.word	0x00f42400
 80051ec:	007a1200 	.word	0x007a1200

080051f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051f0:	b480      	push	{r7}
 80051f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051f4:	4b03      	ldr	r3, [pc, #12]	@ (8005204 <HAL_RCC_GetHCLKFreq+0x14>)
 80051f6:	681b      	ldr	r3, [r3, #0]
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr
 8005202:	bf00      	nop
 8005204:	20000000 	.word	0x20000000

08005208 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800520c:	f7ff fff0 	bl	80051f0 <HAL_RCC_GetHCLKFreq>
 8005210:	4602      	mov	r2, r0
 8005212:	4b06      	ldr	r3, [pc, #24]	@ (800522c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	0a1b      	lsrs	r3, r3, #8
 8005218:	f003 0307 	and.w	r3, r3, #7
 800521c:	4904      	ldr	r1, [pc, #16]	@ (8005230 <HAL_RCC_GetPCLK1Freq+0x28>)
 800521e:	5ccb      	ldrb	r3, [r1, r3]
 8005220:	f003 031f 	and.w	r3, r3, #31
 8005224:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005228:	4618      	mov	r0, r3
 800522a:	bd80      	pop	{r7, pc}
 800522c:	40021000 	.word	0x40021000
 8005230:	08009a90 	.word	0x08009a90

08005234 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	220f      	movs	r2, #15
 8005242:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005244:	4b12      	ldr	r3, [pc, #72]	@ (8005290 <HAL_RCC_GetClockConfig+0x5c>)
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f003 0203 	and.w	r2, r3, #3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005250:	4b0f      	ldr	r3, [pc, #60]	@ (8005290 <HAL_RCC_GetClockConfig+0x5c>)
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800525c:	4b0c      	ldr	r3, [pc, #48]	@ (8005290 <HAL_RCC_GetClockConfig+0x5c>)
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005268:	4b09      	ldr	r3, [pc, #36]	@ (8005290 <HAL_RCC_GetClockConfig+0x5c>)
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	08db      	lsrs	r3, r3, #3
 800526e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005276:	4b07      	ldr	r3, [pc, #28]	@ (8005294 <HAL_RCC_GetClockConfig+0x60>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0207 	and.w	r2, r3, #7
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	601a      	str	r2, [r3, #0]
}
 8005282:	bf00      	nop
 8005284:	370c      	adds	r7, #12
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr
 800528e:	bf00      	nop
 8005290:	40021000 	.word	0x40021000
 8005294:	40022000 	.word	0x40022000

08005298 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80052a0:	2300      	movs	r3, #0
 80052a2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80052a4:	4b2a      	ldr	r3, [pc, #168]	@ (8005350 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d003      	beq.n	80052b8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80052b0:	f7ff f994 	bl	80045dc <HAL_PWREx_GetVoltageRange>
 80052b4:	6178      	str	r0, [r7, #20]
 80052b6:	e014      	b.n	80052e2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80052b8:	4b25      	ldr	r3, [pc, #148]	@ (8005350 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052bc:	4a24      	ldr	r2, [pc, #144]	@ (8005350 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80052c4:	4b22      	ldr	r3, [pc, #136]	@ (8005350 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052cc:	60fb      	str	r3, [r7, #12]
 80052ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80052d0:	f7ff f984 	bl	80045dc <HAL_PWREx_GetVoltageRange>
 80052d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80052d6:	4b1e      	ldr	r3, [pc, #120]	@ (8005350 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052da:	4a1d      	ldr	r2, [pc, #116]	@ (8005350 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052e8:	d10b      	bne.n	8005302 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2b80      	cmp	r3, #128	@ 0x80
 80052ee:	d919      	bls.n	8005324 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2ba0      	cmp	r3, #160	@ 0xa0
 80052f4:	d902      	bls.n	80052fc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052f6:	2302      	movs	r3, #2
 80052f8:	613b      	str	r3, [r7, #16]
 80052fa:	e013      	b.n	8005324 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052fc:	2301      	movs	r3, #1
 80052fe:	613b      	str	r3, [r7, #16]
 8005300:	e010      	b.n	8005324 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2b80      	cmp	r3, #128	@ 0x80
 8005306:	d902      	bls.n	800530e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005308:	2303      	movs	r3, #3
 800530a:	613b      	str	r3, [r7, #16]
 800530c:	e00a      	b.n	8005324 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2b80      	cmp	r3, #128	@ 0x80
 8005312:	d102      	bne.n	800531a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005314:	2302      	movs	r3, #2
 8005316:	613b      	str	r3, [r7, #16]
 8005318:	e004      	b.n	8005324 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2b70      	cmp	r3, #112	@ 0x70
 800531e:	d101      	bne.n	8005324 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005320:	2301      	movs	r3, #1
 8005322:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005324:	4b0b      	ldr	r3, [pc, #44]	@ (8005354 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f023 0207 	bic.w	r2, r3, #7
 800532c:	4909      	ldr	r1, [pc, #36]	@ (8005354 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	4313      	orrs	r3, r2
 8005332:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005334:	4b07      	ldr	r3, [pc, #28]	@ (8005354 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0307 	and.w	r3, r3, #7
 800533c:	693a      	ldr	r2, [r7, #16]
 800533e:	429a      	cmp	r2, r3
 8005340:	d001      	beq.n	8005346 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e000      	b.n	8005348 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005346:	2300      	movs	r3, #0
}
 8005348:	4618      	mov	r0, r3
 800534a:	3718      	adds	r7, #24
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}
 8005350:	40021000 	.word	0x40021000
 8005354:	40022000 	.word	0x40022000

08005358 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b086      	sub	sp, #24
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005360:	2300      	movs	r3, #0
 8005362:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005364:	2300      	movs	r3, #0
 8005366:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005370:	2b00      	cmp	r3, #0
 8005372:	d041      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005378:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800537c:	d02a      	beq.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800537e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005382:	d824      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005384:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005388:	d008      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800538a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800538e:	d81e      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005390:	2b00      	cmp	r3, #0
 8005392:	d00a      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005394:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005398:	d010      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x64>
 800539a:	e018      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800539c:	4b86      	ldr	r3, [pc, #536]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	4a85      	ldr	r2, [pc, #532]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053a6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80053a8:	e015      	b.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	3304      	adds	r3, #4
 80053ae:	2100      	movs	r1, #0
 80053b0:	4618      	mov	r0, r3
 80053b2:	f000 facd 	bl	8005950 <RCCEx_PLLSAI1_Config>
 80053b6:	4603      	mov	r3, r0
 80053b8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80053ba:	e00c      	b.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	3320      	adds	r3, #32
 80053c0:	2100      	movs	r1, #0
 80053c2:	4618      	mov	r0, r3
 80053c4:	f000 fbb6 	bl	8005b34 <RCCEx_PLLSAI2_Config>
 80053c8:	4603      	mov	r3, r0
 80053ca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80053cc:	e003      	b.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	74fb      	strb	r3, [r7, #19]
      break;
 80053d2:	e000      	b.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80053d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80053d6:	7cfb      	ldrb	r3, [r7, #19]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d10b      	bne.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80053dc:	4b76      	ldr	r3, [pc, #472]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053e2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053ea:	4973      	ldr	r1, [pc, #460]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053ec:	4313      	orrs	r3, r2
 80053ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80053f2:	e001      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053f4:	7cfb      	ldrb	r3, [r7, #19]
 80053f6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005400:	2b00      	cmp	r3, #0
 8005402:	d041      	beq.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005408:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800540c:	d02a      	beq.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800540e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005412:	d824      	bhi.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005414:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005418:	d008      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800541a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800541e:	d81e      	bhi.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005420:	2b00      	cmp	r3, #0
 8005422:	d00a      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005424:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005428:	d010      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800542a:	e018      	b.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800542c:	4b62      	ldr	r3, [pc, #392]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	4a61      	ldr	r2, [pc, #388]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005432:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005436:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005438:	e015      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	3304      	adds	r3, #4
 800543e:	2100      	movs	r1, #0
 8005440:	4618      	mov	r0, r3
 8005442:	f000 fa85 	bl	8005950 <RCCEx_PLLSAI1_Config>
 8005446:	4603      	mov	r3, r0
 8005448:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800544a:	e00c      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	3320      	adds	r3, #32
 8005450:	2100      	movs	r1, #0
 8005452:	4618      	mov	r0, r3
 8005454:	f000 fb6e 	bl	8005b34 <RCCEx_PLLSAI2_Config>
 8005458:	4603      	mov	r3, r0
 800545a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800545c:	e003      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	74fb      	strb	r3, [r7, #19]
      break;
 8005462:	e000      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005464:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005466:	7cfb      	ldrb	r3, [r7, #19]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d10b      	bne.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800546c:	4b52      	ldr	r3, [pc, #328]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800546e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005472:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800547a:	494f      	ldr	r1, [pc, #316]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800547c:	4313      	orrs	r3, r2
 800547e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005482:	e001      	b.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005484:	7cfb      	ldrb	r3, [r7, #19]
 8005486:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005490:	2b00      	cmp	r3, #0
 8005492:	f000 80a0 	beq.w	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005496:	2300      	movs	r3, #0
 8005498:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800549a:	4b47      	ldr	r3, [pc, #284]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800549c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800549e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d101      	bne.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x152>
 80054a6:	2301      	movs	r3, #1
 80054a8:	e000      	b.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x154>
 80054aa:	2300      	movs	r3, #0
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00d      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054b0:	4b41      	ldr	r3, [pc, #260]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054b4:	4a40      	ldr	r2, [pc, #256]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80054bc:	4b3e      	ldr	r3, [pc, #248]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054c4:	60bb      	str	r3, [r7, #8]
 80054c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054c8:	2301      	movs	r3, #1
 80054ca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80054cc:	4b3b      	ldr	r3, [pc, #236]	@ (80055bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a3a      	ldr	r2, [pc, #232]	@ (80055bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80054d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80054d8:	f7fc fea8 	bl	800222c <HAL_GetTick>
 80054dc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80054de:	e009      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054e0:	f7fc fea4 	bl	800222c <HAL_GetTick>
 80054e4:	4602      	mov	r2, r0
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d902      	bls.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80054ee:	2303      	movs	r3, #3
 80054f0:	74fb      	strb	r3, [r7, #19]
        break;
 80054f2:	e005      	b.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80054f4:	4b31      	ldr	r3, [pc, #196]	@ (80055bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d0ef      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005500:	7cfb      	ldrb	r3, [r7, #19]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d15c      	bne.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005506:	4b2c      	ldr	r3, [pc, #176]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005508:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800550c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005510:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d01f      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800551e:	697a      	ldr	r2, [r7, #20]
 8005520:	429a      	cmp	r2, r3
 8005522:	d019      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005524:	4b24      	ldr	r3, [pc, #144]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800552a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800552e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005530:	4b21      	ldr	r3, [pc, #132]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005536:	4a20      	ldr	r2, [pc, #128]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005538:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800553c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005540:	4b1d      	ldr	r3, [pc, #116]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005542:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005546:	4a1c      	ldr	r2, [pc, #112]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005548:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800554c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005550:	4a19      	ldr	r2, [pc, #100]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	f003 0301 	and.w	r3, r3, #1
 800555e:	2b00      	cmp	r3, #0
 8005560:	d016      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005562:	f7fc fe63 	bl	800222c <HAL_GetTick>
 8005566:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005568:	e00b      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800556a:	f7fc fe5f 	bl	800222c <HAL_GetTick>
 800556e:	4602      	mov	r2, r0
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	1ad3      	subs	r3, r2, r3
 8005574:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005578:	4293      	cmp	r3, r2
 800557a:	d902      	bls.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800557c:	2303      	movs	r3, #3
 800557e:	74fb      	strb	r3, [r7, #19]
            break;
 8005580:	e006      	b.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005582:	4b0d      	ldr	r3, [pc, #52]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005584:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005588:	f003 0302 	and.w	r3, r3, #2
 800558c:	2b00      	cmp	r3, #0
 800558e:	d0ec      	beq.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005590:	7cfb      	ldrb	r3, [r7, #19]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d10c      	bne.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005596:	4b08      	ldr	r3, [pc, #32]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005598:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800559c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055a6:	4904      	ldr	r1, [pc, #16]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055a8:	4313      	orrs	r3, r2
 80055aa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80055ae:	e009      	b.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80055b0:	7cfb      	ldrb	r3, [r7, #19]
 80055b2:	74bb      	strb	r3, [r7, #18]
 80055b4:	e006      	b.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80055b6:	bf00      	nop
 80055b8:	40021000 	.word	0x40021000
 80055bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055c0:	7cfb      	ldrb	r3, [r7, #19]
 80055c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80055c4:	7c7b      	ldrb	r3, [r7, #17]
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d105      	bne.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055ca:	4ba6      	ldr	r3, [pc, #664]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80055cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ce:	4aa5      	ldr	r2, [pc, #660]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80055d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055d4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 0301 	and.w	r3, r3, #1
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d00a      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80055e2:	4ba0      	ldr	r3, [pc, #640]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80055e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055e8:	f023 0203 	bic.w	r2, r3, #3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055f0:	499c      	ldr	r1, [pc, #624]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 0302 	and.w	r3, r3, #2
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00a      	beq.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005604:	4b97      	ldr	r3, [pc, #604]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800560a:	f023 020c 	bic.w	r2, r3, #12
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005612:	4994      	ldr	r1, [pc, #592]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005614:	4313      	orrs	r3, r2
 8005616:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 0304 	and.w	r3, r3, #4
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00a      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005626:	4b8f      	ldr	r3, [pc, #572]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800562c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005634:	498b      	ldr	r1, [pc, #556]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005636:	4313      	orrs	r3, r2
 8005638:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f003 0308 	and.w	r3, r3, #8
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00a      	beq.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005648:	4b86      	ldr	r3, [pc, #536]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800564a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800564e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005656:	4983      	ldr	r1, [pc, #524]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005658:	4313      	orrs	r3, r2
 800565a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 0310 	and.w	r3, r3, #16
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00a      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800566a:	4b7e      	ldr	r3, [pc, #504]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800566c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005670:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005678:	497a      	ldr	r1, [pc, #488]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800567a:	4313      	orrs	r3, r2
 800567c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0320 	and.w	r3, r3, #32
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00a      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800568c:	4b75      	ldr	r3, [pc, #468]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800568e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005692:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800569a:	4972      	ldr	r1, [pc, #456]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800569c:	4313      	orrs	r3, r2
 800569e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d00a      	beq.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056ae:	4b6d      	ldr	r3, [pc, #436]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80056b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056b4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056bc:	4969      	ldr	r1, [pc, #420]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80056be:	4313      	orrs	r3, r2
 80056c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d00a      	beq.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80056d0:	4b64      	ldr	r3, [pc, #400]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80056d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056de:	4961      	ldr	r1, [pc, #388]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80056e0:	4313      	orrs	r3, r2
 80056e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d00a      	beq.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056f2:	4b5c      	ldr	r3, [pc, #368]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80056f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056f8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005700:	4958      	ldr	r1, [pc, #352]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005702:	4313      	orrs	r3, r2
 8005704:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005710:	2b00      	cmp	r3, #0
 8005712:	d00a      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005714:	4b53      	ldr	r3, [pc, #332]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800571a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005722:	4950      	ldr	r1, [pc, #320]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005724:	4313      	orrs	r3, r2
 8005726:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005732:	2b00      	cmp	r3, #0
 8005734:	d00a      	beq.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005736:	4b4b      	ldr	r3, [pc, #300]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800573c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005744:	4947      	ldr	r1, [pc, #284]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005746:	4313      	orrs	r3, r2
 8005748:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00a      	beq.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005758:	4b42      	ldr	r3, [pc, #264]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800575a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800575e:	f023 0203 	bic.w	r2, r3, #3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005766:	493f      	ldr	r1, [pc, #252]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005768:	4313      	orrs	r3, r2
 800576a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005776:	2b00      	cmp	r3, #0
 8005778:	d028      	beq.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800577a:	4b3a      	ldr	r3, [pc, #232]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800577c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005780:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005788:	4936      	ldr	r1, [pc, #216]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800578a:	4313      	orrs	r3, r2
 800578c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005794:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005798:	d106      	bne.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800579a:	4b32      	ldr	r3, [pc, #200]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	4a31      	ldr	r2, [pc, #196]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80057a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057a4:	60d3      	str	r3, [r2, #12]
 80057a6:	e011      	b.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80057b0:	d10c      	bne.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	3304      	adds	r3, #4
 80057b6:	2101      	movs	r1, #1
 80057b8:	4618      	mov	r0, r3
 80057ba:	f000 f8c9 	bl	8005950 <RCCEx_PLLSAI1_Config>
 80057be:	4603      	mov	r3, r0
 80057c0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80057c2:	7cfb      	ldrb	r3, [r7, #19]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d001      	beq.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 80057c8:	7cfb      	ldrb	r3, [r7, #19]
 80057ca:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d028      	beq.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80057d8:	4b22      	ldr	r3, [pc, #136]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80057da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057e6:	491f      	ldr	r1, [pc, #124]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80057e8:	4313      	orrs	r3, r2
 80057ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057f6:	d106      	bne.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057f8:	4b1a      	ldr	r3, [pc, #104]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	4a19      	ldr	r2, [pc, #100]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80057fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005802:	60d3      	str	r3, [r2, #12]
 8005804:	e011      	b.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800580a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800580e:	d10c      	bne.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	3304      	adds	r3, #4
 8005814:	2101      	movs	r1, #1
 8005816:	4618      	mov	r0, r3
 8005818:	f000 f89a 	bl	8005950 <RCCEx_PLLSAI1_Config>
 800581c:	4603      	mov	r3, r0
 800581e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005820:	7cfb      	ldrb	r3, [r7, #19]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d001      	beq.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8005826:	7cfb      	ldrb	r3, [r7, #19]
 8005828:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005832:	2b00      	cmp	r3, #0
 8005834:	d02a      	beq.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005836:	4b0b      	ldr	r3, [pc, #44]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005838:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800583c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005844:	4907      	ldr	r1, [pc, #28]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005846:	4313      	orrs	r3, r2
 8005848:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005850:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005854:	d108      	bne.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005856:	4b03      	ldr	r3, [pc, #12]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	4a02      	ldr	r2, [pc, #8]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800585c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005860:	60d3      	str	r3, [r2, #12]
 8005862:	e013      	b.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x534>
 8005864:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800586c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005870:	d10c      	bne.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	3304      	adds	r3, #4
 8005876:	2101      	movs	r1, #1
 8005878:	4618      	mov	r0, r3
 800587a:	f000 f869 	bl	8005950 <RCCEx_PLLSAI1_Config>
 800587e:	4603      	mov	r3, r0
 8005880:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005882:	7cfb      	ldrb	r3, [r7, #19]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d001      	beq.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8005888:	7cfb      	ldrb	r3, [r7, #19]
 800588a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005894:	2b00      	cmp	r3, #0
 8005896:	d02f      	beq.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005898:	4b2c      	ldr	r3, [pc, #176]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800589a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800589e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058a6:	4929      	ldr	r1, [pc, #164]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80058a8:	4313      	orrs	r3, r2
 80058aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058b6:	d10d      	bne.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	3304      	adds	r3, #4
 80058bc:	2102      	movs	r1, #2
 80058be:	4618      	mov	r0, r3
 80058c0:	f000 f846 	bl	8005950 <RCCEx_PLLSAI1_Config>
 80058c4:	4603      	mov	r3, r0
 80058c6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80058c8:	7cfb      	ldrb	r3, [r7, #19]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d014      	beq.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80058ce:	7cfb      	ldrb	r3, [r7, #19]
 80058d0:	74bb      	strb	r3, [r7, #18]
 80058d2:	e011      	b.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058dc:	d10c      	bne.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	3320      	adds	r3, #32
 80058e2:	2102      	movs	r1, #2
 80058e4:	4618      	mov	r0, r3
 80058e6:	f000 f925 	bl	8005b34 <RCCEx_PLLSAI2_Config>
 80058ea:	4603      	mov	r3, r0
 80058ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80058ee:	7cfb      	ldrb	r3, [r7, #19]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d001      	beq.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80058f4:	7cfb      	ldrb	r3, [r7, #19]
 80058f6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005900:	2b00      	cmp	r3, #0
 8005902:	d00b      	beq.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005904:	4b11      	ldr	r3, [pc, #68]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8005906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800590a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005914:	490d      	ldr	r1, [pc, #52]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8005916:	4313      	orrs	r3, r2
 8005918:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005924:	2b00      	cmp	r3, #0
 8005926:	d00b      	beq.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005928:	4b08      	ldr	r3, [pc, #32]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800592a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800592e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005938:	4904      	ldr	r1, [pc, #16]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800593a:	4313      	orrs	r3, r2
 800593c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005940:	7cbb      	ldrb	r3, [r7, #18]
}
 8005942:	4618      	mov	r0, r3
 8005944:	3718      	adds	r7, #24
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	40021000 	.word	0x40021000

08005950 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b084      	sub	sp, #16
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800595a:	2300      	movs	r3, #0
 800595c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800595e:	4b74      	ldr	r3, [pc, #464]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	f003 0303 	and.w	r3, r3, #3
 8005966:	2b00      	cmp	r3, #0
 8005968:	d018      	beq.n	800599c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800596a:	4b71      	ldr	r3, [pc, #452]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	f003 0203 	and.w	r2, r3, #3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	429a      	cmp	r2, r3
 8005978:	d10d      	bne.n	8005996 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
       ||
 800597e:	2b00      	cmp	r3, #0
 8005980:	d009      	beq.n	8005996 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005982:	4b6b      	ldr	r3, [pc, #428]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	091b      	lsrs	r3, r3, #4
 8005988:	f003 0307 	and.w	r3, r3, #7
 800598c:	1c5a      	adds	r2, r3, #1
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	685b      	ldr	r3, [r3, #4]
       ||
 8005992:	429a      	cmp	r2, r3
 8005994:	d047      	beq.n	8005a26 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	73fb      	strb	r3, [r7, #15]
 800599a:	e044      	b.n	8005a26 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	2b03      	cmp	r3, #3
 80059a2:	d018      	beq.n	80059d6 <RCCEx_PLLSAI1_Config+0x86>
 80059a4:	2b03      	cmp	r3, #3
 80059a6:	d825      	bhi.n	80059f4 <RCCEx_PLLSAI1_Config+0xa4>
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d002      	beq.n	80059b2 <RCCEx_PLLSAI1_Config+0x62>
 80059ac:	2b02      	cmp	r3, #2
 80059ae:	d009      	beq.n	80059c4 <RCCEx_PLLSAI1_Config+0x74>
 80059b0:	e020      	b.n	80059f4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80059b2:	4b5f      	ldr	r3, [pc, #380]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0302 	and.w	r3, r3, #2
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d11d      	bne.n	80059fa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059c2:	e01a      	b.n	80059fa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80059c4:	4b5a      	ldr	r3, [pc, #360]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d116      	bne.n	80059fe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059d4:	e013      	b.n	80059fe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80059d6:	4b56      	ldr	r3, [pc, #344]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d10f      	bne.n	8005a02 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80059e2:	4b53      	ldr	r3, [pc, #332]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d109      	bne.n	8005a02 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80059f2:	e006      	b.n	8005a02 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	73fb      	strb	r3, [r7, #15]
      break;
 80059f8:	e004      	b.n	8005a04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059fa:	bf00      	nop
 80059fc:	e002      	b.n	8005a04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059fe:	bf00      	nop
 8005a00:	e000      	b.n	8005a04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005a02:	bf00      	nop
    }

    if(status == HAL_OK)
 8005a04:	7bfb      	ldrb	r3, [r7, #15]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d10d      	bne.n	8005a26 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005a0a:	4b49      	ldr	r3, [pc, #292]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6819      	ldr	r1, [r3, #0]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	3b01      	subs	r3, #1
 8005a1c:	011b      	lsls	r3, r3, #4
 8005a1e:	430b      	orrs	r3, r1
 8005a20:	4943      	ldr	r1, [pc, #268]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a22:	4313      	orrs	r3, r2
 8005a24:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005a26:	7bfb      	ldrb	r3, [r7, #15]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d17c      	bne.n	8005b26 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005a2c:	4b40      	ldr	r3, [pc, #256]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a3f      	ldr	r2, [pc, #252]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005a36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a38:	f7fc fbf8 	bl	800222c <HAL_GetTick>
 8005a3c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a3e:	e009      	b.n	8005a54 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a40:	f7fc fbf4 	bl	800222c <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d902      	bls.n	8005a54 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	73fb      	strb	r3, [r7, #15]
        break;
 8005a52:	e005      	b.n	8005a60 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a54:	4b36      	ldr	r3, [pc, #216]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d1ef      	bne.n	8005a40 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005a60:	7bfb      	ldrb	r3, [r7, #15]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d15f      	bne.n	8005b26 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d110      	bne.n	8005a8e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a6c:	4b30      	ldr	r3, [pc, #192]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a6e:	691b      	ldr	r3, [r3, #16]
 8005a70:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005a74:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	6892      	ldr	r2, [r2, #8]
 8005a7c:	0211      	lsls	r1, r2, #8
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	68d2      	ldr	r2, [r2, #12]
 8005a82:	06d2      	lsls	r2, r2, #27
 8005a84:	430a      	orrs	r2, r1
 8005a86:	492a      	ldr	r1, [pc, #168]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	610b      	str	r3, [r1, #16]
 8005a8c:	e027      	b.n	8005ade <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d112      	bne.n	8005aba <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a94:	4b26      	ldr	r3, [pc, #152]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005a9c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	6892      	ldr	r2, [r2, #8]
 8005aa4:	0211      	lsls	r1, r2, #8
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	6912      	ldr	r2, [r2, #16]
 8005aaa:	0852      	lsrs	r2, r2, #1
 8005aac:	3a01      	subs	r2, #1
 8005aae:	0552      	lsls	r2, r2, #21
 8005ab0:	430a      	orrs	r2, r1
 8005ab2:	491f      	ldr	r1, [pc, #124]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	610b      	str	r3, [r1, #16]
 8005ab8:	e011      	b.n	8005ade <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005aba:	4b1d      	ldr	r3, [pc, #116]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005abc:	691b      	ldr	r3, [r3, #16]
 8005abe:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005ac2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	6892      	ldr	r2, [r2, #8]
 8005aca:	0211      	lsls	r1, r2, #8
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	6952      	ldr	r2, [r2, #20]
 8005ad0:	0852      	lsrs	r2, r2, #1
 8005ad2:	3a01      	subs	r2, #1
 8005ad4:	0652      	lsls	r2, r2, #25
 8005ad6:	430a      	orrs	r2, r1
 8005ad8:	4915      	ldr	r1, [pc, #84]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ada:	4313      	orrs	r3, r2
 8005adc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005ade:	4b14      	ldr	r3, [pc, #80]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a13      	ldr	r2, [pc, #76]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ae4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005ae8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aea:	f7fc fb9f 	bl	800222c <HAL_GetTick>
 8005aee:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005af0:	e009      	b.n	8005b06 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005af2:	f7fc fb9b 	bl	800222c <HAL_GetTick>
 8005af6:	4602      	mov	r2, r0
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	1ad3      	subs	r3, r2, r3
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	d902      	bls.n	8005b06 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005b00:	2303      	movs	r3, #3
 8005b02:	73fb      	strb	r3, [r7, #15]
          break;
 8005b04:	e005      	b.n	8005b12 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005b06:	4b0a      	ldr	r3, [pc, #40]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d0ef      	beq.n	8005af2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005b12:	7bfb      	ldrb	r3, [r7, #15]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d106      	bne.n	8005b26 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005b18:	4b05      	ldr	r3, [pc, #20]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b1a:	691a      	ldr	r2, [r3, #16]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	699b      	ldr	r3, [r3, #24]
 8005b20:	4903      	ldr	r1, [pc, #12]	@ (8005b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b22:	4313      	orrs	r3, r2
 8005b24:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	40021000 	.word	0x40021000

08005b34 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b084      	sub	sp, #16
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005b42:	4b69      	ldr	r3, [pc, #420]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	f003 0303 	and.w	r3, r3, #3
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d018      	beq.n	8005b80 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005b4e:	4b66      	ldr	r3, [pc, #408]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	f003 0203 	and.w	r2, r3, #3
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d10d      	bne.n	8005b7a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
       ||
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d009      	beq.n	8005b7a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005b66:	4b60      	ldr	r3, [pc, #384]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	091b      	lsrs	r3, r3, #4
 8005b6c:	f003 0307 	and.w	r3, r3, #7
 8005b70:	1c5a      	adds	r2, r3, #1
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	685b      	ldr	r3, [r3, #4]
       ||
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d047      	beq.n	8005c0a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	73fb      	strb	r3, [r7, #15]
 8005b7e:	e044      	b.n	8005c0a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	2b03      	cmp	r3, #3
 8005b86:	d018      	beq.n	8005bba <RCCEx_PLLSAI2_Config+0x86>
 8005b88:	2b03      	cmp	r3, #3
 8005b8a:	d825      	bhi.n	8005bd8 <RCCEx_PLLSAI2_Config+0xa4>
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d002      	beq.n	8005b96 <RCCEx_PLLSAI2_Config+0x62>
 8005b90:	2b02      	cmp	r3, #2
 8005b92:	d009      	beq.n	8005ba8 <RCCEx_PLLSAI2_Config+0x74>
 8005b94:	e020      	b.n	8005bd8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005b96:	4b54      	ldr	r3, [pc, #336]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0302 	and.w	r3, r3, #2
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d11d      	bne.n	8005bde <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ba6:	e01a      	b.n	8005bde <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005ba8:	4b4f      	ldr	r3, [pc, #316]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d116      	bne.n	8005be2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bb8:	e013      	b.n	8005be2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005bba:	4b4b      	ldr	r3, [pc, #300]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d10f      	bne.n	8005be6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005bc6:	4b48      	ldr	r3, [pc, #288]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d109      	bne.n	8005be6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005bd6:	e006      	b.n	8005be6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	73fb      	strb	r3, [r7, #15]
      break;
 8005bdc:	e004      	b.n	8005be8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005bde:	bf00      	nop
 8005be0:	e002      	b.n	8005be8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005be2:	bf00      	nop
 8005be4:	e000      	b.n	8005be8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005be6:	bf00      	nop
    }

    if(status == HAL_OK)
 8005be8:	7bfb      	ldrb	r3, [r7, #15]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d10d      	bne.n	8005c0a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005bee:	4b3e      	ldr	r3, [pc, #248]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6819      	ldr	r1, [r3, #0]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	011b      	lsls	r3, r3, #4
 8005c02:	430b      	orrs	r3, r1
 8005c04:	4938      	ldr	r1, [pc, #224]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005c06:	4313      	orrs	r3, r2
 8005c08:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005c0a:	7bfb      	ldrb	r3, [r7, #15]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d166      	bne.n	8005cde <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005c10:	4b35      	ldr	r3, [pc, #212]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a34      	ldr	r2, [pc, #208]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005c16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c1c:	f7fc fb06 	bl	800222c <HAL_GetTick>
 8005c20:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005c22:	e009      	b.n	8005c38 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005c24:	f7fc fb02 	bl	800222c <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	d902      	bls.n	8005c38 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005c32:	2303      	movs	r3, #3
 8005c34:	73fb      	strb	r3, [r7, #15]
        break;
 8005c36:	e005      	b.n	8005c44 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005c38:	4b2b      	ldr	r3, [pc, #172]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d1ef      	bne.n	8005c24 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005c44:	7bfb      	ldrb	r3, [r7, #15]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d149      	bne.n	8005cde <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d110      	bne.n	8005c72 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c50:	4b25      	ldr	r3, [pc, #148]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005c58:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005c5c:	687a      	ldr	r2, [r7, #4]
 8005c5e:	6892      	ldr	r2, [r2, #8]
 8005c60:	0211      	lsls	r1, r2, #8
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	68d2      	ldr	r2, [r2, #12]
 8005c66:	06d2      	lsls	r2, r2, #27
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	491f      	ldr	r1, [pc, #124]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	614b      	str	r3, [r1, #20]
 8005c70:	e011      	b.n	8005c96 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c72:	4b1d      	ldr	r3, [pc, #116]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005c74:	695b      	ldr	r3, [r3, #20]
 8005c76:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005c7a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005c7e:	687a      	ldr	r2, [r7, #4]
 8005c80:	6892      	ldr	r2, [r2, #8]
 8005c82:	0211      	lsls	r1, r2, #8
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	6912      	ldr	r2, [r2, #16]
 8005c88:	0852      	lsrs	r2, r2, #1
 8005c8a:	3a01      	subs	r2, #1
 8005c8c:	0652      	lsls	r2, r2, #25
 8005c8e:	430a      	orrs	r2, r1
 8005c90:	4915      	ldr	r1, [pc, #84]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005c92:	4313      	orrs	r3, r2
 8005c94:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005c96:	4b14      	ldr	r3, [pc, #80]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a13      	ldr	r2, [pc, #76]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005c9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ca0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ca2:	f7fc fac3 	bl	800222c <HAL_GetTick>
 8005ca6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005ca8:	e009      	b.n	8005cbe <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005caa:	f7fc fabf 	bl	800222c <HAL_GetTick>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	1ad3      	subs	r3, r2, r3
 8005cb4:	2b02      	cmp	r3, #2
 8005cb6:	d902      	bls.n	8005cbe <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8005cb8:	2303      	movs	r3, #3
 8005cba:	73fb      	strb	r3, [r7, #15]
          break;
 8005cbc:	e005      	b.n	8005cca <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d0ef      	beq.n	8005caa <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8005cca:	7bfb      	ldrb	r3, [r7, #15]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d106      	bne.n	8005cde <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005cd0:	4b05      	ldr	r3, [pc, #20]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005cd2:	695a      	ldr	r2, [r3, #20]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	695b      	ldr	r3, [r3, #20]
 8005cd8:	4903      	ldr	r1, [pc, #12]	@ (8005ce8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005cde:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3710      	adds	r7, #16
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}
 8005ce8:	40021000 	.word	0x40021000

08005cec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d101      	bne.n	8005cfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e049      	b.n	8005d92 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d106      	bne.n	8005d18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 f841 	bl	8005d9a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2202      	movs	r2, #2
 8005d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	3304      	adds	r3, #4
 8005d28:	4619      	mov	r1, r3
 8005d2a:	4610      	mov	r0, r2
 8005d2c:	f000 fab0 	bl	8006290 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3708      	adds	r7, #8
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}

08005d9a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005d9a:	b480      	push	{r7}
 8005d9c:	b083      	sub	sp, #12
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005da2:	bf00      	nop
 8005da4:	370c      	adds	r7, #12
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
	...

08005db0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b085      	sub	sp, #20
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d001      	beq.n	8005dc8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	e04f      	b.n	8005e68 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2202      	movs	r2, #2
 8005dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	68da      	ldr	r2, [r3, #12]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f042 0201 	orr.w	r2, r2, #1
 8005dde:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a23      	ldr	r2, [pc, #140]	@ (8005e74 <HAL_TIM_Base_Start_IT+0xc4>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d01d      	beq.n	8005e26 <HAL_TIM_Base_Start_IT+0x76>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005df2:	d018      	beq.n	8005e26 <HAL_TIM_Base_Start_IT+0x76>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a1f      	ldr	r2, [pc, #124]	@ (8005e78 <HAL_TIM_Base_Start_IT+0xc8>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d013      	beq.n	8005e26 <HAL_TIM_Base_Start_IT+0x76>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a1e      	ldr	r2, [pc, #120]	@ (8005e7c <HAL_TIM_Base_Start_IT+0xcc>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d00e      	beq.n	8005e26 <HAL_TIM_Base_Start_IT+0x76>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a1c      	ldr	r2, [pc, #112]	@ (8005e80 <HAL_TIM_Base_Start_IT+0xd0>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d009      	beq.n	8005e26 <HAL_TIM_Base_Start_IT+0x76>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a1b      	ldr	r2, [pc, #108]	@ (8005e84 <HAL_TIM_Base_Start_IT+0xd4>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d004      	beq.n	8005e26 <HAL_TIM_Base_Start_IT+0x76>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a19      	ldr	r2, [pc, #100]	@ (8005e88 <HAL_TIM_Base_Start_IT+0xd8>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d115      	bne.n	8005e52 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	689a      	ldr	r2, [r3, #8]
 8005e2c:	4b17      	ldr	r3, [pc, #92]	@ (8005e8c <HAL_TIM_Base_Start_IT+0xdc>)
 8005e2e:	4013      	ands	r3, r2
 8005e30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2b06      	cmp	r3, #6
 8005e36:	d015      	beq.n	8005e64 <HAL_TIM_Base_Start_IT+0xb4>
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e3e:	d011      	beq.n	8005e64 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f042 0201 	orr.w	r2, r2, #1
 8005e4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e50:	e008      	b.n	8005e64 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f042 0201 	orr.w	r2, r2, #1
 8005e60:	601a      	str	r2, [r3, #0]
 8005e62:	e000      	b.n	8005e66 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e64:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005e66:	2300      	movs	r3, #0
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3714      	adds	r7, #20
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr
 8005e74:	40012c00 	.word	0x40012c00
 8005e78:	40000400 	.word	0x40000400
 8005e7c:	40000800 	.word	0x40000800
 8005e80:	40000c00 	.word	0x40000c00
 8005e84:	40013400 	.word	0x40013400
 8005e88:	40014000 	.word	0x40014000
 8005e8c:	00010007 	.word	0x00010007

08005e90 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b082      	sub	sp, #8
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d101      	bne.n	8005ea2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e049      	b.n	8005f36 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d106      	bne.n	8005ebc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f7fc f838 	bl	8001f2c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2202      	movs	r2, #2
 8005ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	3304      	adds	r3, #4
 8005ecc:	4619      	mov	r1, r3
 8005ece:	4610      	mov	r0, r2
 8005ed0:	f000 f9de 	bl	8006290 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f34:	2300      	movs	r3, #0
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3708      	adds	r7, #8
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}

08005f3e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f3e:	b580      	push	{r7, lr}
 8005f40:	b084      	sub	sp, #16
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	691b      	ldr	r3, [r3, #16]
 8005f54:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	f003 0302 	and.w	r3, r3, #2
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d020      	beq.n	8005fa2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f003 0302 	and.w	r3, r3, #2
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d01b      	beq.n	8005fa2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f06f 0202 	mvn.w	r2, #2
 8005f72:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	699b      	ldr	r3, [r3, #24]
 8005f80:	f003 0303 	and.w	r3, r3, #3
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d003      	beq.n	8005f90 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f000 f963 	bl	8006254 <HAL_TIM_IC_CaptureCallback>
 8005f8e:	e005      	b.n	8005f9c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f90:	6878      	ldr	r0, [r7, #4]
 8005f92:	f000 f955 	bl	8006240 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f000 f966 	bl	8006268 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	f003 0304 	and.w	r3, r3, #4
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d020      	beq.n	8005fee <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f003 0304 	and.w	r3, r3, #4
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d01b      	beq.n	8005fee <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f06f 0204 	mvn.w	r2, #4
 8005fbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2202      	movs	r2, #2
 8005fc4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	699b      	ldr	r3, [r3, #24]
 8005fcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d003      	beq.n	8005fdc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 f93d 	bl	8006254 <HAL_TIM_IC_CaptureCallback>
 8005fda:	e005      	b.n	8005fe8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f000 f92f 	bl	8006240 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f000 f940 	bl	8006268 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	f003 0308 	and.w	r3, r3, #8
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d020      	beq.n	800603a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f003 0308 	and.w	r3, r3, #8
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d01b      	beq.n	800603a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f06f 0208 	mvn.w	r2, #8
 800600a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2204      	movs	r2, #4
 8006010:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	69db      	ldr	r3, [r3, #28]
 8006018:	f003 0303 	and.w	r3, r3, #3
 800601c:	2b00      	cmp	r3, #0
 800601e:	d003      	beq.n	8006028 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f000 f917 	bl	8006254 <HAL_TIM_IC_CaptureCallback>
 8006026:	e005      	b.n	8006034 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f000 f909 	bl	8006240 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f000 f91a 	bl	8006268 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2200      	movs	r2, #0
 8006038:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	f003 0310 	and.w	r3, r3, #16
 8006040:	2b00      	cmp	r3, #0
 8006042:	d020      	beq.n	8006086 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f003 0310 	and.w	r3, r3, #16
 800604a:	2b00      	cmp	r3, #0
 800604c:	d01b      	beq.n	8006086 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f06f 0210 	mvn.w	r2, #16
 8006056:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2208      	movs	r2, #8
 800605c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	69db      	ldr	r3, [r3, #28]
 8006064:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006068:	2b00      	cmp	r3, #0
 800606a:	d003      	beq.n	8006074 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f000 f8f1 	bl	8006254 <HAL_TIM_IC_CaptureCallback>
 8006072:	e005      	b.n	8006080 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f000 f8e3 	bl	8006240 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f000 f8f4 	bl	8006268 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	f003 0301 	and.w	r3, r3, #1
 800608c:	2b00      	cmp	r3, #0
 800608e:	d00c      	beq.n	80060aa <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f003 0301 	and.w	r3, r3, #1
 8006096:	2b00      	cmp	r3, #0
 8006098:	d007      	beq.n	80060aa <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f06f 0201 	mvn.w	r2, #1
 80060a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f7fb fd97 	bl	8001bd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d104      	bne.n	80060be <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d00c      	beq.n	80060d8 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d007      	beq.n	80060d8 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80060d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 fd68 	bl	8006ba8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d00c      	beq.n	80060fc <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d007      	beq.n	80060fc <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80060f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 fd60 	bl	8006bbc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006102:	2b00      	cmp	r3, #0
 8006104:	d00c      	beq.n	8006120 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800610c:	2b00      	cmp	r3, #0
 800610e:	d007      	beq.n	8006120 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006118:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f000 f8ae 	bl	800627c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	f003 0320 	and.w	r3, r3, #32
 8006126:	2b00      	cmp	r3, #0
 8006128:	d00c      	beq.n	8006144 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f003 0320 	and.w	r3, r3, #32
 8006130:	2b00      	cmp	r3, #0
 8006132:	d007      	beq.n	8006144 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f06f 0220 	mvn.w	r2, #32
 800613c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f000 fd28 	bl	8006b94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006144:	bf00      	nop
 8006146:	3710      	adds	r7, #16
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}

0800614c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b086      	sub	sp, #24
 8006150:	af00      	add	r7, sp, #0
 8006152:	60f8      	str	r0, [r7, #12]
 8006154:	60b9      	str	r1, [r7, #8]
 8006156:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006158:	2300      	movs	r3, #0
 800615a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006162:	2b01      	cmp	r3, #1
 8006164:	d101      	bne.n	800616a <HAL_TIM_OC_ConfigChannel+0x1e>
 8006166:	2302      	movs	r3, #2
 8006168:	e066      	b.n	8006238 <HAL_TIM_OC_ConfigChannel+0xec>
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2201      	movs	r2, #1
 800616e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2b14      	cmp	r3, #20
 8006176:	d857      	bhi.n	8006228 <HAL_TIM_OC_ConfigChannel+0xdc>
 8006178:	a201      	add	r2, pc, #4	@ (adr r2, 8006180 <HAL_TIM_OC_ConfigChannel+0x34>)
 800617a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800617e:	bf00      	nop
 8006180:	080061d5 	.word	0x080061d5
 8006184:	08006229 	.word	0x08006229
 8006188:	08006229 	.word	0x08006229
 800618c:	08006229 	.word	0x08006229
 8006190:	080061e3 	.word	0x080061e3
 8006194:	08006229 	.word	0x08006229
 8006198:	08006229 	.word	0x08006229
 800619c:	08006229 	.word	0x08006229
 80061a0:	080061f1 	.word	0x080061f1
 80061a4:	08006229 	.word	0x08006229
 80061a8:	08006229 	.word	0x08006229
 80061ac:	08006229 	.word	0x08006229
 80061b0:	080061ff 	.word	0x080061ff
 80061b4:	08006229 	.word	0x08006229
 80061b8:	08006229 	.word	0x08006229
 80061bc:	08006229 	.word	0x08006229
 80061c0:	0800620d 	.word	0x0800620d
 80061c4:	08006229 	.word	0x08006229
 80061c8:	08006229 	.word	0x08006229
 80061cc:	08006229 	.word	0x08006229
 80061d0:	0800621b 	.word	0x0800621b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	68b9      	ldr	r1, [r7, #8]
 80061da:	4618      	mov	r0, r3
 80061dc:	f000 f8fe 	bl	80063dc <TIM_OC1_SetConfig>
      break;
 80061e0:	e025      	b.n	800622e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	68b9      	ldr	r1, [r7, #8]
 80061e8:	4618      	mov	r0, r3
 80061ea:	f000 f987 	bl	80064fc <TIM_OC2_SetConfig>
      break;
 80061ee:	e01e      	b.n	800622e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	68b9      	ldr	r1, [r7, #8]
 80061f6:	4618      	mov	r0, r3
 80061f8:	f000 fa0a 	bl	8006610 <TIM_OC3_SetConfig>
      break;
 80061fc:	e017      	b.n	800622e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68b9      	ldr	r1, [r7, #8]
 8006204:	4618      	mov	r0, r3
 8006206:	f000 fa8b 	bl	8006720 <TIM_OC4_SetConfig>
      break;
 800620a:	e010      	b.n	800622e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	68b9      	ldr	r1, [r7, #8]
 8006212:	4618      	mov	r0, r3
 8006214:	f000 faee 	bl	80067f4 <TIM_OC5_SetConfig>
      break;
 8006218:	e009      	b.n	800622e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68b9      	ldr	r1, [r7, #8]
 8006220:	4618      	mov	r0, r3
 8006222:	f000 fb4b 	bl	80068bc <TIM_OC6_SetConfig>
      break;
 8006226:	e002      	b.n	800622e <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	75fb      	strb	r3, [r7, #23]
      break;
 800622c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006236:	7dfb      	ldrb	r3, [r7, #23]
}
 8006238:	4618      	mov	r0, r3
 800623a:	3718      	adds	r7, #24
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}

08006240 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006248:	bf00      	nop
 800624a:	370c      	adds	r7, #12
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006254:	b480      	push	{r7}
 8006256:	b083      	sub	sp, #12
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800625c:	bf00      	nop
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr

08006268 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006270:	bf00      	nop
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr

0800627c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006284:	bf00      	nop
 8006286:	370c      	adds	r7, #12
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr

08006290 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006290:	b480      	push	{r7}
 8006292:	b085      	sub	sp, #20
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	4a46      	ldr	r2, [pc, #280]	@ (80063bc <TIM_Base_SetConfig+0x12c>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d013      	beq.n	80062d0 <TIM_Base_SetConfig+0x40>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062ae:	d00f      	beq.n	80062d0 <TIM_Base_SetConfig+0x40>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a43      	ldr	r2, [pc, #268]	@ (80063c0 <TIM_Base_SetConfig+0x130>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d00b      	beq.n	80062d0 <TIM_Base_SetConfig+0x40>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a42      	ldr	r2, [pc, #264]	@ (80063c4 <TIM_Base_SetConfig+0x134>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d007      	beq.n	80062d0 <TIM_Base_SetConfig+0x40>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	4a41      	ldr	r2, [pc, #260]	@ (80063c8 <TIM_Base_SetConfig+0x138>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d003      	beq.n	80062d0 <TIM_Base_SetConfig+0x40>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	4a40      	ldr	r2, [pc, #256]	@ (80063cc <TIM_Base_SetConfig+0x13c>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d108      	bne.n	80062e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	68fa      	ldr	r2, [r7, #12]
 80062de:	4313      	orrs	r3, r2
 80062e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	4a35      	ldr	r2, [pc, #212]	@ (80063bc <TIM_Base_SetConfig+0x12c>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d01f      	beq.n	800632a <TIM_Base_SetConfig+0x9a>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062f0:	d01b      	beq.n	800632a <TIM_Base_SetConfig+0x9a>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	4a32      	ldr	r2, [pc, #200]	@ (80063c0 <TIM_Base_SetConfig+0x130>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d017      	beq.n	800632a <TIM_Base_SetConfig+0x9a>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a31      	ldr	r2, [pc, #196]	@ (80063c4 <TIM_Base_SetConfig+0x134>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d013      	beq.n	800632a <TIM_Base_SetConfig+0x9a>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a30      	ldr	r2, [pc, #192]	@ (80063c8 <TIM_Base_SetConfig+0x138>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d00f      	beq.n	800632a <TIM_Base_SetConfig+0x9a>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	4a2f      	ldr	r2, [pc, #188]	@ (80063cc <TIM_Base_SetConfig+0x13c>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d00b      	beq.n	800632a <TIM_Base_SetConfig+0x9a>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4a2e      	ldr	r2, [pc, #184]	@ (80063d0 <TIM_Base_SetConfig+0x140>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d007      	beq.n	800632a <TIM_Base_SetConfig+0x9a>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	4a2d      	ldr	r2, [pc, #180]	@ (80063d4 <TIM_Base_SetConfig+0x144>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d003      	beq.n	800632a <TIM_Base_SetConfig+0x9a>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a2c      	ldr	r2, [pc, #176]	@ (80063d8 <TIM_Base_SetConfig+0x148>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d108      	bne.n	800633c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006330:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	68db      	ldr	r3, [r3, #12]
 8006336:	68fa      	ldr	r2, [r7, #12]
 8006338:	4313      	orrs	r3, r2
 800633a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	695b      	ldr	r3, [r3, #20]
 8006346:	4313      	orrs	r3, r2
 8006348:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	68fa      	ldr	r2, [r7, #12]
 800634e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	689a      	ldr	r2, [r3, #8]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	4a16      	ldr	r2, [pc, #88]	@ (80063bc <TIM_Base_SetConfig+0x12c>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d00f      	beq.n	8006388 <TIM_Base_SetConfig+0xf8>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a18      	ldr	r2, [pc, #96]	@ (80063cc <TIM_Base_SetConfig+0x13c>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d00b      	beq.n	8006388 <TIM_Base_SetConfig+0xf8>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	4a17      	ldr	r2, [pc, #92]	@ (80063d0 <TIM_Base_SetConfig+0x140>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d007      	beq.n	8006388 <TIM_Base_SetConfig+0xf8>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	4a16      	ldr	r2, [pc, #88]	@ (80063d4 <TIM_Base_SetConfig+0x144>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d003      	beq.n	8006388 <TIM_Base_SetConfig+0xf8>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a15      	ldr	r2, [pc, #84]	@ (80063d8 <TIM_Base_SetConfig+0x148>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d103      	bne.n	8006390 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	691a      	ldr	r2, [r3, #16]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2201      	movs	r2, #1
 8006394:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	f003 0301 	and.w	r3, r3, #1
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d105      	bne.n	80063ae <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	f023 0201 	bic.w	r2, r3, #1
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	611a      	str	r2, [r3, #16]
  }
}
 80063ae:	bf00      	nop
 80063b0:	3714      	adds	r7, #20
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr
 80063ba:	bf00      	nop
 80063bc:	40012c00 	.word	0x40012c00
 80063c0:	40000400 	.word	0x40000400
 80063c4:	40000800 	.word	0x40000800
 80063c8:	40000c00 	.word	0x40000c00
 80063cc:	40013400 	.word	0x40013400
 80063d0:	40014000 	.word	0x40014000
 80063d4:	40014400 	.word	0x40014400
 80063d8:	40014800 	.word	0x40014800

080063dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063dc:	b480      	push	{r7}
 80063de:	b087      	sub	sp, #28
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a1b      	ldr	r3, [r3, #32]
 80063ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6a1b      	ldr	r3, [r3, #32]
 80063f0:	f023 0201 	bic.w	r2, r3, #1
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800640a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800640e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f023 0303 	bic.w	r3, r3, #3
 8006416:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	68fa      	ldr	r2, [r7, #12]
 800641e:	4313      	orrs	r3, r2
 8006420:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	f023 0302 	bic.w	r3, r3, #2
 8006428:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	697a      	ldr	r2, [r7, #20]
 8006430:	4313      	orrs	r3, r2
 8006432:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	4a2c      	ldr	r2, [pc, #176]	@ (80064e8 <TIM_OC1_SetConfig+0x10c>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d00f      	beq.n	800645c <TIM_OC1_SetConfig+0x80>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	4a2b      	ldr	r2, [pc, #172]	@ (80064ec <TIM_OC1_SetConfig+0x110>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d00b      	beq.n	800645c <TIM_OC1_SetConfig+0x80>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	4a2a      	ldr	r2, [pc, #168]	@ (80064f0 <TIM_OC1_SetConfig+0x114>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d007      	beq.n	800645c <TIM_OC1_SetConfig+0x80>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	4a29      	ldr	r2, [pc, #164]	@ (80064f4 <TIM_OC1_SetConfig+0x118>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d003      	beq.n	800645c <TIM_OC1_SetConfig+0x80>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	4a28      	ldr	r2, [pc, #160]	@ (80064f8 <TIM_OC1_SetConfig+0x11c>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d10c      	bne.n	8006476 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	f023 0308 	bic.w	r3, r3, #8
 8006462:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	697a      	ldr	r2, [r7, #20]
 800646a:	4313      	orrs	r3, r2
 800646c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	f023 0304 	bic.w	r3, r3, #4
 8006474:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	4a1b      	ldr	r2, [pc, #108]	@ (80064e8 <TIM_OC1_SetConfig+0x10c>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d00f      	beq.n	800649e <TIM_OC1_SetConfig+0xc2>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	4a1a      	ldr	r2, [pc, #104]	@ (80064ec <TIM_OC1_SetConfig+0x110>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d00b      	beq.n	800649e <TIM_OC1_SetConfig+0xc2>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	4a19      	ldr	r2, [pc, #100]	@ (80064f0 <TIM_OC1_SetConfig+0x114>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d007      	beq.n	800649e <TIM_OC1_SetConfig+0xc2>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	4a18      	ldr	r2, [pc, #96]	@ (80064f4 <TIM_OC1_SetConfig+0x118>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d003      	beq.n	800649e <TIM_OC1_SetConfig+0xc2>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	4a17      	ldr	r2, [pc, #92]	@ (80064f8 <TIM_OC1_SetConfig+0x11c>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d111      	bne.n	80064c2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80064ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	695b      	ldr	r3, [r3, #20]
 80064b2:	693a      	ldr	r2, [r7, #16]
 80064b4:	4313      	orrs	r3, r2
 80064b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	699b      	ldr	r3, [r3, #24]
 80064bc:	693a      	ldr	r2, [r7, #16]
 80064be:	4313      	orrs	r3, r2
 80064c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	693a      	ldr	r2, [r7, #16]
 80064c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	68fa      	ldr	r2, [r7, #12]
 80064cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	685a      	ldr	r2, [r3, #4]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	697a      	ldr	r2, [r7, #20]
 80064da:	621a      	str	r2, [r3, #32]
}
 80064dc:	bf00      	nop
 80064de:	371c      	adds	r7, #28
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr
 80064e8:	40012c00 	.word	0x40012c00
 80064ec:	40013400 	.word	0x40013400
 80064f0:	40014000 	.word	0x40014000
 80064f4:	40014400 	.word	0x40014400
 80064f8:	40014800 	.word	0x40014800

080064fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b087      	sub	sp, #28
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6a1b      	ldr	r3, [r3, #32]
 800650a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6a1b      	ldr	r3, [r3, #32]
 8006510:	f023 0210 	bic.w	r2, r3, #16
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	699b      	ldr	r3, [r3, #24]
 8006522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800652a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800652e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006536:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	021b      	lsls	r3, r3, #8
 800653e:	68fa      	ldr	r2, [r7, #12]
 8006540:	4313      	orrs	r3, r2
 8006542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	f023 0320 	bic.w	r3, r3, #32
 800654a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	011b      	lsls	r3, r3, #4
 8006552:	697a      	ldr	r2, [r7, #20]
 8006554:	4313      	orrs	r3, r2
 8006556:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a28      	ldr	r2, [pc, #160]	@ (80065fc <TIM_OC2_SetConfig+0x100>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d003      	beq.n	8006568 <TIM_OC2_SetConfig+0x6c>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a27      	ldr	r2, [pc, #156]	@ (8006600 <TIM_OC2_SetConfig+0x104>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d10d      	bne.n	8006584 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800656e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	011b      	lsls	r3, r3, #4
 8006576:	697a      	ldr	r2, [r7, #20]
 8006578:	4313      	orrs	r3, r2
 800657a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006582:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	4a1d      	ldr	r2, [pc, #116]	@ (80065fc <TIM_OC2_SetConfig+0x100>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d00f      	beq.n	80065ac <TIM_OC2_SetConfig+0xb0>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4a1c      	ldr	r2, [pc, #112]	@ (8006600 <TIM_OC2_SetConfig+0x104>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d00b      	beq.n	80065ac <TIM_OC2_SetConfig+0xb0>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4a1b      	ldr	r2, [pc, #108]	@ (8006604 <TIM_OC2_SetConfig+0x108>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d007      	beq.n	80065ac <TIM_OC2_SetConfig+0xb0>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a1a      	ldr	r2, [pc, #104]	@ (8006608 <TIM_OC2_SetConfig+0x10c>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d003      	beq.n	80065ac <TIM_OC2_SetConfig+0xb0>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4a19      	ldr	r2, [pc, #100]	@ (800660c <TIM_OC2_SetConfig+0x110>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d113      	bne.n	80065d4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80065b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80065ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	695b      	ldr	r3, [r3, #20]
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	693a      	ldr	r2, [r7, #16]
 80065c4:	4313      	orrs	r3, r2
 80065c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	699b      	ldr	r3, [r3, #24]
 80065cc:	009b      	lsls	r3, r3, #2
 80065ce:	693a      	ldr	r2, [r7, #16]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	693a      	ldr	r2, [r7, #16]
 80065d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	685a      	ldr	r2, [r3, #4]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	697a      	ldr	r2, [r7, #20]
 80065ec:	621a      	str	r2, [r3, #32]
}
 80065ee:	bf00      	nop
 80065f0:	371c      	adds	r7, #28
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr
 80065fa:	bf00      	nop
 80065fc:	40012c00 	.word	0x40012c00
 8006600:	40013400 	.word	0x40013400
 8006604:	40014000 	.word	0x40014000
 8006608:	40014400 	.word	0x40014400
 800660c:	40014800 	.word	0x40014800

08006610 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006610:	b480      	push	{r7}
 8006612:	b087      	sub	sp, #28
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a1b      	ldr	r3, [r3, #32]
 800661e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a1b      	ldr	r3, [r3, #32]
 8006624:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	69db      	ldr	r3, [r3, #28]
 8006636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800663e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006642:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f023 0303 	bic.w	r3, r3, #3
 800664a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	4313      	orrs	r3, r2
 8006654:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800665c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	021b      	lsls	r3, r3, #8
 8006664:	697a      	ldr	r2, [r7, #20]
 8006666:	4313      	orrs	r3, r2
 8006668:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a27      	ldr	r2, [pc, #156]	@ (800670c <TIM_OC3_SetConfig+0xfc>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d003      	beq.n	800667a <TIM_OC3_SetConfig+0x6a>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a26      	ldr	r2, [pc, #152]	@ (8006710 <TIM_OC3_SetConfig+0x100>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d10d      	bne.n	8006696 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006680:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	68db      	ldr	r3, [r3, #12]
 8006686:	021b      	lsls	r3, r3, #8
 8006688:	697a      	ldr	r2, [r7, #20]
 800668a:	4313      	orrs	r3, r2
 800668c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006694:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a1c      	ldr	r2, [pc, #112]	@ (800670c <TIM_OC3_SetConfig+0xfc>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d00f      	beq.n	80066be <TIM_OC3_SetConfig+0xae>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	4a1b      	ldr	r2, [pc, #108]	@ (8006710 <TIM_OC3_SetConfig+0x100>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d00b      	beq.n	80066be <TIM_OC3_SetConfig+0xae>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4a1a      	ldr	r2, [pc, #104]	@ (8006714 <TIM_OC3_SetConfig+0x104>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d007      	beq.n	80066be <TIM_OC3_SetConfig+0xae>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	4a19      	ldr	r2, [pc, #100]	@ (8006718 <TIM_OC3_SetConfig+0x108>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d003      	beq.n	80066be <TIM_OC3_SetConfig+0xae>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	4a18      	ldr	r2, [pc, #96]	@ (800671c <TIM_OC3_SetConfig+0x10c>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d113      	bne.n	80066e6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	695b      	ldr	r3, [r3, #20]
 80066d2:	011b      	lsls	r3, r3, #4
 80066d4:	693a      	ldr	r2, [r7, #16]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	699b      	ldr	r3, [r3, #24]
 80066de:	011b      	lsls	r3, r3, #4
 80066e0:	693a      	ldr	r2, [r7, #16]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	693a      	ldr	r2, [r7, #16]
 80066ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	685a      	ldr	r2, [r3, #4]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	697a      	ldr	r2, [r7, #20]
 80066fe:	621a      	str	r2, [r3, #32]
}
 8006700:	bf00      	nop
 8006702:	371c      	adds	r7, #28
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr
 800670c:	40012c00 	.word	0x40012c00
 8006710:	40013400 	.word	0x40013400
 8006714:	40014000 	.word	0x40014000
 8006718:	40014400 	.word	0x40014400
 800671c:	40014800 	.word	0x40014800

08006720 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006720:	b480      	push	{r7}
 8006722:	b087      	sub	sp, #28
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a1b      	ldr	r3, [r3, #32]
 800672e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6a1b      	ldr	r3, [r3, #32]
 8006734:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800674e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006752:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800675a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	021b      	lsls	r3, r3, #8
 8006762:	68fa      	ldr	r2, [r7, #12]
 8006764:	4313      	orrs	r3, r2
 8006766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800676e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	031b      	lsls	r3, r3, #12
 8006776:	693a      	ldr	r2, [r7, #16]
 8006778:	4313      	orrs	r3, r2
 800677a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4a18      	ldr	r2, [pc, #96]	@ (80067e0 <TIM_OC4_SetConfig+0xc0>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d00f      	beq.n	80067a4 <TIM_OC4_SetConfig+0x84>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	4a17      	ldr	r2, [pc, #92]	@ (80067e4 <TIM_OC4_SetConfig+0xc4>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d00b      	beq.n	80067a4 <TIM_OC4_SetConfig+0x84>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	4a16      	ldr	r2, [pc, #88]	@ (80067e8 <TIM_OC4_SetConfig+0xc8>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d007      	beq.n	80067a4 <TIM_OC4_SetConfig+0x84>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a15      	ldr	r2, [pc, #84]	@ (80067ec <TIM_OC4_SetConfig+0xcc>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d003      	beq.n	80067a4 <TIM_OC4_SetConfig+0x84>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	4a14      	ldr	r2, [pc, #80]	@ (80067f0 <TIM_OC4_SetConfig+0xd0>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d109      	bne.n	80067b8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80067aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	695b      	ldr	r3, [r3, #20]
 80067b0:	019b      	lsls	r3, r3, #6
 80067b2:	697a      	ldr	r2, [r7, #20]
 80067b4:	4313      	orrs	r3, r2
 80067b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	697a      	ldr	r2, [r7, #20]
 80067bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	68fa      	ldr	r2, [r7, #12]
 80067c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	685a      	ldr	r2, [r3, #4]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	693a      	ldr	r2, [r7, #16]
 80067d0:	621a      	str	r2, [r3, #32]
}
 80067d2:	bf00      	nop
 80067d4:	371c      	adds	r7, #28
 80067d6:	46bd      	mov	sp, r7
 80067d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067dc:	4770      	bx	lr
 80067de:	bf00      	nop
 80067e0:	40012c00 	.word	0x40012c00
 80067e4:	40013400 	.word	0x40013400
 80067e8:	40014000 	.word	0x40014000
 80067ec:	40014400 	.word	0x40014400
 80067f0:	40014800 	.word	0x40014800

080067f4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b087      	sub	sp, #28
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6a1b      	ldr	r3, [r3, #32]
 8006802:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6a1b      	ldr	r3, [r3, #32]
 8006808:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800681a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006822:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006826:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	68fa      	ldr	r2, [r7, #12]
 800682e:	4313      	orrs	r3, r2
 8006830:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006838:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	041b      	lsls	r3, r3, #16
 8006840:	693a      	ldr	r2, [r7, #16]
 8006842:	4313      	orrs	r3, r2
 8006844:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a17      	ldr	r2, [pc, #92]	@ (80068a8 <TIM_OC5_SetConfig+0xb4>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d00f      	beq.n	800686e <TIM_OC5_SetConfig+0x7a>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4a16      	ldr	r2, [pc, #88]	@ (80068ac <TIM_OC5_SetConfig+0xb8>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d00b      	beq.n	800686e <TIM_OC5_SetConfig+0x7a>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a15      	ldr	r2, [pc, #84]	@ (80068b0 <TIM_OC5_SetConfig+0xbc>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d007      	beq.n	800686e <TIM_OC5_SetConfig+0x7a>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a14      	ldr	r2, [pc, #80]	@ (80068b4 <TIM_OC5_SetConfig+0xc0>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d003      	beq.n	800686e <TIM_OC5_SetConfig+0x7a>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	4a13      	ldr	r2, [pc, #76]	@ (80068b8 <TIM_OC5_SetConfig+0xc4>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d109      	bne.n	8006882 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006874:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	695b      	ldr	r3, [r3, #20]
 800687a:	021b      	lsls	r3, r3, #8
 800687c:	697a      	ldr	r2, [r7, #20]
 800687e:	4313      	orrs	r3, r2
 8006880:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	697a      	ldr	r2, [r7, #20]
 8006886:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	68fa      	ldr	r2, [r7, #12]
 800688c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	685a      	ldr	r2, [r3, #4]
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	693a      	ldr	r2, [r7, #16]
 800689a:	621a      	str	r2, [r3, #32]
}
 800689c:	bf00      	nop
 800689e:	371c      	adds	r7, #28
 80068a0:	46bd      	mov	sp, r7
 80068a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a6:	4770      	bx	lr
 80068a8:	40012c00 	.word	0x40012c00
 80068ac:	40013400 	.word	0x40013400
 80068b0:	40014000 	.word	0x40014000
 80068b4:	40014400 	.word	0x40014400
 80068b8:	40014800 	.word	0x40014800

080068bc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80068bc:	b480      	push	{r7}
 80068be:	b087      	sub	sp, #28
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
 80068c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6a1b      	ldr	r3, [r3, #32]
 80068ca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6a1b      	ldr	r3, [r3, #32]
 80068d0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	021b      	lsls	r3, r3, #8
 80068f6:	68fa      	ldr	r2, [r7, #12]
 80068f8:	4313      	orrs	r3, r2
 80068fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006902:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	051b      	lsls	r3, r3, #20
 800690a:	693a      	ldr	r2, [r7, #16]
 800690c:	4313      	orrs	r3, r2
 800690e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a18      	ldr	r2, [pc, #96]	@ (8006974 <TIM_OC6_SetConfig+0xb8>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d00f      	beq.n	8006938 <TIM_OC6_SetConfig+0x7c>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a17      	ldr	r2, [pc, #92]	@ (8006978 <TIM_OC6_SetConfig+0xbc>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d00b      	beq.n	8006938 <TIM_OC6_SetConfig+0x7c>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	4a16      	ldr	r2, [pc, #88]	@ (800697c <TIM_OC6_SetConfig+0xc0>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d007      	beq.n	8006938 <TIM_OC6_SetConfig+0x7c>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	4a15      	ldr	r2, [pc, #84]	@ (8006980 <TIM_OC6_SetConfig+0xc4>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d003      	beq.n	8006938 <TIM_OC6_SetConfig+0x7c>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	4a14      	ldr	r2, [pc, #80]	@ (8006984 <TIM_OC6_SetConfig+0xc8>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d109      	bne.n	800694c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800693e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	695b      	ldr	r3, [r3, #20]
 8006944:	029b      	lsls	r3, r3, #10
 8006946:	697a      	ldr	r2, [r7, #20]
 8006948:	4313      	orrs	r3, r2
 800694a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	697a      	ldr	r2, [r7, #20]
 8006950:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	68fa      	ldr	r2, [r7, #12]
 8006956:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	685a      	ldr	r2, [r3, #4]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	693a      	ldr	r2, [r7, #16]
 8006964:	621a      	str	r2, [r3, #32]
}
 8006966:	bf00      	nop
 8006968:	371c      	adds	r7, #28
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop
 8006974:	40012c00 	.word	0x40012c00
 8006978:	40013400 	.word	0x40013400
 800697c:	40014000 	.word	0x40014000
 8006980:	40014400 	.word	0x40014400
 8006984:	40014800 	.word	0x40014800

08006988 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006988:	b480      	push	{r7}
 800698a:	b085      	sub	sp, #20
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006998:	2b01      	cmp	r3, #1
 800699a:	d101      	bne.n	80069a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800699c:	2302      	movs	r3, #2
 800699e:	e068      	b.n	8006a72 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2202      	movs	r2, #2
 80069ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a2e      	ldr	r2, [pc, #184]	@ (8006a80 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d004      	beq.n	80069d4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a2d      	ldr	r2, [pc, #180]	@ (8006a84 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d108      	bne.n	80069e6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80069da:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069ec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	68fa      	ldr	r2, [r7, #12]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	68fa      	ldr	r2, [r7, #12]
 80069fe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a1e      	ldr	r2, [pc, #120]	@ (8006a80 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d01d      	beq.n	8006a46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a12:	d018      	beq.n	8006a46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a1b      	ldr	r2, [pc, #108]	@ (8006a88 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d013      	beq.n	8006a46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a1a      	ldr	r2, [pc, #104]	@ (8006a8c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d00e      	beq.n	8006a46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a18      	ldr	r2, [pc, #96]	@ (8006a90 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d009      	beq.n	8006a46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a13      	ldr	r2, [pc, #76]	@ (8006a84 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d004      	beq.n	8006a46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a14      	ldr	r2, [pc, #80]	@ (8006a94 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d10c      	bne.n	8006a60 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	68ba      	ldr	r2, [r7, #8]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	68ba      	ldr	r2, [r7, #8]
 8006a5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3714      	adds	r7, #20
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr
 8006a7e:	bf00      	nop
 8006a80:	40012c00 	.word	0x40012c00
 8006a84:	40013400 	.word	0x40013400
 8006a88:	40000400 	.word	0x40000400
 8006a8c:	40000800 	.word	0x40000800
 8006a90:	40000c00 	.word	0x40000c00
 8006a94:	40014000 	.word	0x40014000

08006a98 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b085      	sub	sp, #20
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d101      	bne.n	8006ab4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006ab0:	2302      	movs	r3, #2
 8006ab2:	e065      	b.n	8006b80 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4313      	orrs	r3, r2
 8006af2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	691b      	ldr	r3, [r3, #16]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	695b      	ldr	r3, [r3, #20]
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	699b      	ldr	r3, [r3, #24]
 8006b28:	041b      	lsls	r3, r3, #16
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a16      	ldr	r2, [pc, #88]	@ (8006b8c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d004      	beq.n	8006b42 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a14      	ldr	r2, [pc, #80]	@ (8006b90 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d115      	bne.n	8006b6e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b4c:	051b      	lsls	r3, r3, #20
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	69db      	ldr	r3, [r3, #28]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	6a1b      	ldr	r3, [r3, #32]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b7e:	2300      	movs	r3, #0
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3714      	adds	r7, #20
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr
 8006b8c:	40012c00 	.word	0x40012c00
 8006b90:	40013400 	.word	0x40013400

08006b94 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b083      	sub	sp, #12
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b9c:	bf00      	nop
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b083      	sub	sp, #12
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006bb0:	bf00      	nop
 8006bb2:	370c      	adds	r7, #12
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr

08006bbc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b083      	sub	sp, #12
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006bc4:	bf00      	nop
 8006bc6:	370c      	adds	r7, #12
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr

08006bd0 <__NVIC_SetPriority>:
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b083      	sub	sp, #12
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	6039      	str	r1, [r7, #0]
 8006bda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	db0a      	blt.n	8006bfa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	b2da      	uxtb	r2, r3
 8006be8:	490c      	ldr	r1, [pc, #48]	@ (8006c1c <__NVIC_SetPriority+0x4c>)
 8006bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bee:	0112      	lsls	r2, r2, #4
 8006bf0:	b2d2      	uxtb	r2, r2
 8006bf2:	440b      	add	r3, r1
 8006bf4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006bf8:	e00a      	b.n	8006c10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	b2da      	uxtb	r2, r3
 8006bfe:	4908      	ldr	r1, [pc, #32]	@ (8006c20 <__NVIC_SetPriority+0x50>)
 8006c00:	79fb      	ldrb	r3, [r7, #7]
 8006c02:	f003 030f 	and.w	r3, r3, #15
 8006c06:	3b04      	subs	r3, #4
 8006c08:	0112      	lsls	r2, r2, #4
 8006c0a:	b2d2      	uxtb	r2, r2
 8006c0c:	440b      	add	r3, r1
 8006c0e:	761a      	strb	r2, [r3, #24]
}
 8006c10:	bf00      	nop
 8006c12:	370c      	adds	r7, #12
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr
 8006c1c:	e000e100 	.word	0xe000e100
 8006c20:	e000ed00 	.word	0xe000ed00

08006c24 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006c24:	b580      	push	{r7, lr}
 8006c26:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006c28:	4b05      	ldr	r3, [pc, #20]	@ (8006c40 <SysTick_Handler+0x1c>)
 8006c2a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006c2c:	f001 fd46 	bl	80086bc <xTaskGetSchedulerState>
 8006c30:	4603      	mov	r3, r0
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	d001      	beq.n	8006c3a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006c36:	f002 fb3f 	bl	80092b8 <xPortSysTickHandler>
  }
}
 8006c3a:	bf00      	nop
 8006c3c:	bd80      	pop	{r7, pc}
 8006c3e:	bf00      	nop
 8006c40:	e000e010 	.word	0xe000e010

08006c44 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006c44:	b580      	push	{r7, lr}
 8006c46:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006c48:	2100      	movs	r1, #0
 8006c4a:	f06f 0004 	mvn.w	r0, #4
 8006c4e:	f7ff ffbf 	bl	8006bd0 <__NVIC_SetPriority>
#endif
}
 8006c52:	bf00      	nop
 8006c54:	bd80      	pop	{r7, pc}
	...

08006c58 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006c58:	b480      	push	{r7}
 8006c5a:	b083      	sub	sp, #12
 8006c5c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c5e:	f3ef 8305 	mrs	r3, IPSR
 8006c62:	603b      	str	r3, [r7, #0]
  return(result);
 8006c64:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d003      	beq.n	8006c72 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006c6a:	f06f 0305 	mvn.w	r3, #5
 8006c6e:	607b      	str	r3, [r7, #4]
 8006c70:	e00c      	b.n	8006c8c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006c72:	4b0a      	ldr	r3, [pc, #40]	@ (8006c9c <osKernelInitialize+0x44>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d105      	bne.n	8006c86 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006c7a:	4b08      	ldr	r3, [pc, #32]	@ (8006c9c <osKernelInitialize+0x44>)
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006c80:	2300      	movs	r3, #0
 8006c82:	607b      	str	r3, [r7, #4]
 8006c84:	e002      	b.n	8006c8c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006c86:	f04f 33ff 	mov.w	r3, #4294967295
 8006c8a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006c8c:	687b      	ldr	r3, [r7, #4]
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	370c      	adds	r7, #12
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop
 8006c9c:	20000264 	.word	0x20000264

08006ca0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b082      	sub	sp, #8
 8006ca4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ca6:	f3ef 8305 	mrs	r3, IPSR
 8006caa:	603b      	str	r3, [r7, #0]
  return(result);
 8006cac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d003      	beq.n	8006cba <osKernelStart+0x1a>
    stat = osErrorISR;
 8006cb2:	f06f 0305 	mvn.w	r3, #5
 8006cb6:	607b      	str	r3, [r7, #4]
 8006cb8:	e010      	b.n	8006cdc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006cba:	4b0b      	ldr	r3, [pc, #44]	@ (8006ce8 <osKernelStart+0x48>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	2b01      	cmp	r3, #1
 8006cc0:	d109      	bne.n	8006cd6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006cc2:	f7ff ffbf 	bl	8006c44 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006cc6:	4b08      	ldr	r3, [pc, #32]	@ (8006ce8 <osKernelStart+0x48>)
 8006cc8:	2202      	movs	r2, #2
 8006cca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006ccc:	f001 f892 	bl	8007df4 <vTaskStartScheduler>
      stat = osOK;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	607b      	str	r3, [r7, #4]
 8006cd4:	e002      	b.n	8006cdc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8006cda:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006cdc:	687b      	ldr	r3, [r7, #4]
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3708      	adds	r7, #8
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	bf00      	nop
 8006ce8:	20000264 	.word	0x20000264

08006cec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b08e      	sub	sp, #56	@ 0x38
 8006cf0:	af04      	add	r7, sp, #16
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006cfc:	f3ef 8305 	mrs	r3, IPSR
 8006d00:	617b      	str	r3, [r7, #20]
  return(result);
 8006d02:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d17e      	bne.n	8006e06 <osThreadNew+0x11a>
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d07b      	beq.n	8006e06 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006d0e:	2380      	movs	r3, #128	@ 0x80
 8006d10:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006d12:	2318      	movs	r3, #24
 8006d14:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006d16:	2300      	movs	r3, #0
 8006d18:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8006d1e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d045      	beq.n	8006db2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d002      	beq.n	8006d34 <osThreadNew+0x48>
        name = attr->name;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	699b      	ldr	r3, [r3, #24]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d002      	beq.n	8006d42 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	699b      	ldr	r3, [r3, #24]
 8006d40:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006d42:	69fb      	ldr	r3, [r7, #28]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d008      	beq.n	8006d5a <osThreadNew+0x6e>
 8006d48:	69fb      	ldr	r3, [r7, #28]
 8006d4a:	2b38      	cmp	r3, #56	@ 0x38
 8006d4c:	d805      	bhi.n	8006d5a <osThreadNew+0x6e>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	f003 0301 	and.w	r3, r3, #1
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d001      	beq.n	8006d5e <osThreadNew+0x72>
        return (NULL);
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	e054      	b.n	8006e08 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	695b      	ldr	r3, [r3, #20]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d003      	beq.n	8006d6e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	695b      	ldr	r3, [r3, #20]
 8006d6a:	089b      	lsrs	r3, r3, #2
 8006d6c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d00e      	beq.n	8006d94 <osThreadNew+0xa8>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	68db      	ldr	r3, [r3, #12]
 8006d7a:	2ba7      	cmp	r3, #167	@ 0xa7
 8006d7c:	d90a      	bls.n	8006d94 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d006      	beq.n	8006d94 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	695b      	ldr	r3, [r3, #20]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d002      	beq.n	8006d94 <osThreadNew+0xa8>
        mem = 1;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	61bb      	str	r3, [r7, #24]
 8006d92:	e010      	b.n	8006db6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d10c      	bne.n	8006db6 <osThreadNew+0xca>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d108      	bne.n	8006db6 <osThreadNew+0xca>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d104      	bne.n	8006db6 <osThreadNew+0xca>
          mem = 0;
 8006dac:	2300      	movs	r3, #0
 8006dae:	61bb      	str	r3, [r7, #24]
 8006db0:	e001      	b.n	8006db6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006db2:	2300      	movs	r3, #0
 8006db4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006db6:	69bb      	ldr	r3, [r7, #24]
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d110      	bne.n	8006dde <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006dc4:	9202      	str	r2, [sp, #8]
 8006dc6:	9301      	str	r3, [sp, #4]
 8006dc8:	69fb      	ldr	r3, [r7, #28]
 8006dca:	9300      	str	r3, [sp, #0]
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	6a3a      	ldr	r2, [r7, #32]
 8006dd0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006dd2:	68f8      	ldr	r0, [r7, #12]
 8006dd4:	f000 fe1a 	bl	8007a0c <xTaskCreateStatic>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	613b      	str	r3, [r7, #16]
 8006ddc:	e013      	b.n	8006e06 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d110      	bne.n	8006e06 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006de4:	6a3b      	ldr	r3, [r7, #32]
 8006de6:	b29a      	uxth	r2, r3
 8006de8:	f107 0310 	add.w	r3, r7, #16
 8006dec:	9301      	str	r3, [sp, #4]
 8006dee:	69fb      	ldr	r3, [r7, #28]
 8006df0:	9300      	str	r3, [sp, #0]
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006df6:	68f8      	ldr	r0, [r7, #12]
 8006df8:	f000 fe68 	bl	8007acc <xTaskCreate>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d001      	beq.n	8006e06 <osThreadNew+0x11a>
            hTask = NULL;
 8006e02:	2300      	movs	r3, #0
 8006e04:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006e06:	693b      	ldr	r3, [r7, #16]
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3728      	adds	r7, #40	@ 0x28
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e18:	f3ef 8305 	mrs	r3, IPSR
 8006e1c:	60bb      	str	r3, [r7, #8]
  return(result);
 8006e1e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d003      	beq.n	8006e2c <osDelay+0x1c>
    stat = osErrorISR;
 8006e24:	f06f 0305 	mvn.w	r3, #5
 8006e28:	60fb      	str	r3, [r7, #12]
 8006e2a:	e007      	b.n	8006e3c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d002      	beq.n	8006e3c <osDelay+0x2c>
      vTaskDelay(ticks);
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 ffa6 	bl	8007d88 <vTaskDelay>
    }
  }

  return (stat);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3710      	adds	r7, #16
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
	...

08006e48 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006e48:	b480      	push	{r7}
 8006e4a:	b085      	sub	sp, #20
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	60f8      	str	r0, [r7, #12]
 8006e50:	60b9      	str	r1, [r7, #8]
 8006e52:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	4a07      	ldr	r2, [pc, #28]	@ (8006e74 <vApplicationGetIdleTaskMemory+0x2c>)
 8006e58:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	4a06      	ldr	r2, [pc, #24]	@ (8006e78 <vApplicationGetIdleTaskMemory+0x30>)
 8006e5e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2280      	movs	r2, #128	@ 0x80
 8006e64:	601a      	str	r2, [r3, #0]
}
 8006e66:	bf00      	nop
 8006e68:	3714      	adds	r7, #20
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr
 8006e72:	bf00      	nop
 8006e74:	20000268 	.word	0x20000268
 8006e78:	20000310 	.word	0x20000310

08006e7c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006e7c:	b480      	push	{r7}
 8006e7e:	b085      	sub	sp, #20
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	60b9      	str	r1, [r7, #8]
 8006e86:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	4a07      	ldr	r2, [pc, #28]	@ (8006ea8 <vApplicationGetTimerTaskMemory+0x2c>)
 8006e8c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	4a06      	ldr	r2, [pc, #24]	@ (8006eac <vApplicationGetTimerTaskMemory+0x30>)
 8006e92:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006e9a:	601a      	str	r2, [r3, #0]
}
 8006e9c:	bf00      	nop
 8006e9e:	3714      	adds	r7, #20
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea6:	4770      	bx	lr
 8006ea8:	20000510 	.word	0x20000510
 8006eac:	200005b8 	.word	0x200005b8

08006eb0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b083      	sub	sp, #12
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f103 0208 	add.w	r2, r3, #8
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ec8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f103 0208 	add.w	r2, r3, #8
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f103 0208 	add.w	r2, r3, #8
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006ee4:	bf00      	nop
 8006ee6:	370c      	adds	r7, #12
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr

08006ef0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b083      	sub	sp, #12
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2200      	movs	r2, #0
 8006efc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006efe:	bf00      	nop
 8006f00:	370c      	adds	r7, #12
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr

08006f0a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006f0a:	b480      	push	{r7}
 8006f0c:	b085      	sub	sp, #20
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
 8006f12:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	68fa      	ldr	r2, [r7, #12]
 8006f1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	689a      	ldr	r2, [r3, #8]
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	689b      	ldr	r3, [r3, #8]
 8006f2c:	683a      	ldr	r2, [r7, #0]
 8006f2e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	683a      	ldr	r2, [r7, #0]
 8006f34:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	1c5a      	adds	r2, r3, #1
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	601a      	str	r2, [r3, #0]
}
 8006f46:	bf00      	nop
 8006f48:	3714      	adds	r7, #20
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr

08006f52 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006f52:	b480      	push	{r7}
 8006f54:	b085      	sub	sp, #20
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
 8006f5a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f68:	d103      	bne.n	8006f72 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	691b      	ldr	r3, [r3, #16]
 8006f6e:	60fb      	str	r3, [r7, #12]
 8006f70:	e00c      	b.n	8006f8c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	3308      	adds	r3, #8
 8006f76:	60fb      	str	r3, [r7, #12]
 8006f78:	e002      	b.n	8006f80 <vListInsert+0x2e>
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	60fb      	str	r3, [r7, #12]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	68ba      	ldr	r2, [r7, #8]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d2f6      	bcs.n	8006f7a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	685a      	ldr	r2, [r3, #4]
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	683a      	ldr	r2, [r7, #0]
 8006f9a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	68fa      	ldr	r2, [r7, #12]
 8006fa0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	683a      	ldr	r2, [r7, #0]
 8006fa6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	687a      	ldr	r2, [r7, #4]
 8006fac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	1c5a      	adds	r2, r3, #1
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	601a      	str	r2, [r3, #0]
}
 8006fb8:	bf00      	nop
 8006fba:	3714      	adds	r7, #20
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr

08006fc4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b085      	sub	sp, #20
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	691b      	ldr	r3, [r3, #16]
 8006fd0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	6892      	ldr	r2, [r2, #8]
 8006fda:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	687a      	ldr	r2, [r7, #4]
 8006fe2:	6852      	ldr	r2, [r2, #4]
 8006fe4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	687a      	ldr	r2, [r7, #4]
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d103      	bne.n	8006ff8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	689a      	ldr	r2, [r3, #8]
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	1e5a      	subs	r2, r3, #1
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
}
 800700c:	4618      	mov	r0, r3
 800700e:	3714      	adds	r7, #20
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr

08007018 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b084      	sub	sp, #16
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d10b      	bne.n	8007044 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800702c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007030:	f383 8811 	msr	BASEPRI, r3
 8007034:	f3bf 8f6f 	isb	sy
 8007038:	f3bf 8f4f 	dsb	sy
 800703c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800703e:	bf00      	nop
 8007040:	bf00      	nop
 8007042:	e7fd      	b.n	8007040 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007044:	f002 f8a8 	bl	8009198 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007050:	68f9      	ldr	r1, [r7, #12]
 8007052:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007054:	fb01 f303 	mul.w	r3, r1, r3
 8007058:	441a      	add	r2, r3
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2200      	movs	r2, #0
 8007062:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681a      	ldr	r2, [r3, #0]
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007074:	3b01      	subs	r3, #1
 8007076:	68f9      	ldr	r1, [r7, #12]
 8007078:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800707a:	fb01 f303 	mul.w	r3, r1, r3
 800707e:	441a      	add	r2, r3
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	22ff      	movs	r2, #255	@ 0xff
 8007088:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	22ff      	movs	r2, #255	@ 0xff
 8007090:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d114      	bne.n	80070c4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d01a      	beq.n	80070d8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	3310      	adds	r3, #16
 80070a6:	4618      	mov	r0, r3
 80070a8:	f001 f942 	bl	8008330 <xTaskRemoveFromEventList>
 80070ac:	4603      	mov	r3, r0
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d012      	beq.n	80070d8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80070b2:	4b0d      	ldr	r3, [pc, #52]	@ (80070e8 <xQueueGenericReset+0xd0>)
 80070b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070b8:	601a      	str	r2, [r3, #0]
 80070ba:	f3bf 8f4f 	dsb	sy
 80070be:	f3bf 8f6f 	isb	sy
 80070c2:	e009      	b.n	80070d8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	3310      	adds	r3, #16
 80070c8:	4618      	mov	r0, r3
 80070ca:	f7ff fef1 	bl	8006eb0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	3324      	adds	r3, #36	@ 0x24
 80070d2:	4618      	mov	r0, r3
 80070d4:	f7ff feec 	bl	8006eb0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80070d8:	f002 f890 	bl	80091fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80070dc:	2301      	movs	r3, #1
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3710      	adds	r7, #16
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
 80070e6:	bf00      	nop
 80070e8:	e000ed04 	.word	0xe000ed04

080070ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b08e      	sub	sp, #56	@ 0x38
 80070f0:	af02      	add	r7, sp, #8
 80070f2:	60f8      	str	r0, [r7, #12]
 80070f4:	60b9      	str	r1, [r7, #8]
 80070f6:	607a      	str	r2, [r7, #4]
 80070f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d10b      	bne.n	8007118 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007104:	f383 8811 	msr	BASEPRI, r3
 8007108:	f3bf 8f6f 	isb	sy
 800710c:	f3bf 8f4f 	dsb	sy
 8007110:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007112:	bf00      	nop
 8007114:	bf00      	nop
 8007116:	e7fd      	b.n	8007114 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d10b      	bne.n	8007136 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800711e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007122:	f383 8811 	msr	BASEPRI, r3
 8007126:	f3bf 8f6f 	isb	sy
 800712a:	f3bf 8f4f 	dsb	sy
 800712e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007130:	bf00      	nop
 8007132:	bf00      	nop
 8007134:	e7fd      	b.n	8007132 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d002      	beq.n	8007142 <xQueueGenericCreateStatic+0x56>
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d001      	beq.n	8007146 <xQueueGenericCreateStatic+0x5a>
 8007142:	2301      	movs	r3, #1
 8007144:	e000      	b.n	8007148 <xQueueGenericCreateStatic+0x5c>
 8007146:	2300      	movs	r3, #0
 8007148:	2b00      	cmp	r3, #0
 800714a:	d10b      	bne.n	8007164 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800714c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007150:	f383 8811 	msr	BASEPRI, r3
 8007154:	f3bf 8f6f 	isb	sy
 8007158:	f3bf 8f4f 	dsb	sy
 800715c:	623b      	str	r3, [r7, #32]
}
 800715e:	bf00      	nop
 8007160:	bf00      	nop
 8007162:	e7fd      	b.n	8007160 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d102      	bne.n	8007170 <xQueueGenericCreateStatic+0x84>
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d101      	bne.n	8007174 <xQueueGenericCreateStatic+0x88>
 8007170:	2301      	movs	r3, #1
 8007172:	e000      	b.n	8007176 <xQueueGenericCreateStatic+0x8a>
 8007174:	2300      	movs	r3, #0
 8007176:	2b00      	cmp	r3, #0
 8007178:	d10b      	bne.n	8007192 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800717a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800717e:	f383 8811 	msr	BASEPRI, r3
 8007182:	f3bf 8f6f 	isb	sy
 8007186:	f3bf 8f4f 	dsb	sy
 800718a:	61fb      	str	r3, [r7, #28]
}
 800718c:	bf00      	nop
 800718e:	bf00      	nop
 8007190:	e7fd      	b.n	800718e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007192:	2350      	movs	r3, #80	@ 0x50
 8007194:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	2b50      	cmp	r3, #80	@ 0x50
 800719a:	d00b      	beq.n	80071b4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800719c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a0:	f383 8811 	msr	BASEPRI, r3
 80071a4:	f3bf 8f6f 	isb	sy
 80071a8:	f3bf 8f4f 	dsb	sy
 80071ac:	61bb      	str	r3, [r7, #24]
}
 80071ae:	bf00      	nop
 80071b0:	bf00      	nop
 80071b2:	e7fd      	b.n	80071b0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80071b4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80071ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d00d      	beq.n	80071dc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80071c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071c2:	2201      	movs	r2, #1
 80071c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80071c8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80071cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ce:	9300      	str	r3, [sp, #0]
 80071d0:	4613      	mov	r3, r2
 80071d2:	687a      	ldr	r2, [r7, #4]
 80071d4:	68b9      	ldr	r1, [r7, #8]
 80071d6:	68f8      	ldr	r0, [r7, #12]
 80071d8:	f000 f805 	bl	80071e6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80071dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80071de:	4618      	mov	r0, r3
 80071e0:	3730      	adds	r7, #48	@ 0x30
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80071e6:	b580      	push	{r7, lr}
 80071e8:	b084      	sub	sp, #16
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	60f8      	str	r0, [r7, #12]
 80071ee:	60b9      	str	r1, [r7, #8]
 80071f0:	607a      	str	r2, [r7, #4]
 80071f2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d103      	bne.n	8007202 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80071fa:	69bb      	ldr	r3, [r7, #24]
 80071fc:	69ba      	ldr	r2, [r7, #24]
 80071fe:	601a      	str	r2, [r3, #0]
 8007200:	e002      	b.n	8007208 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007202:	69bb      	ldr	r3, [r7, #24]
 8007204:	687a      	ldr	r2, [r7, #4]
 8007206:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007208:	69bb      	ldr	r3, [r7, #24]
 800720a:	68fa      	ldr	r2, [r7, #12]
 800720c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800720e:	69bb      	ldr	r3, [r7, #24]
 8007210:	68ba      	ldr	r2, [r7, #8]
 8007212:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007214:	2101      	movs	r1, #1
 8007216:	69b8      	ldr	r0, [r7, #24]
 8007218:	f7ff fefe 	bl	8007018 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800721c:	69bb      	ldr	r3, [r7, #24]
 800721e:	78fa      	ldrb	r2, [r7, #3]
 8007220:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007224:	bf00      	nop
 8007226:	3710      	adds	r7, #16
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}

0800722c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b08e      	sub	sp, #56	@ 0x38
 8007230:	af00      	add	r7, sp, #0
 8007232:	60f8      	str	r0, [r7, #12]
 8007234:	60b9      	str	r1, [r7, #8]
 8007236:	607a      	str	r2, [r7, #4]
 8007238:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800723a:	2300      	movs	r3, #0
 800723c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007244:	2b00      	cmp	r3, #0
 8007246:	d10b      	bne.n	8007260 <xQueueGenericSend+0x34>
	__asm volatile
 8007248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800724c:	f383 8811 	msr	BASEPRI, r3
 8007250:	f3bf 8f6f 	isb	sy
 8007254:	f3bf 8f4f 	dsb	sy
 8007258:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800725a:	bf00      	nop
 800725c:	bf00      	nop
 800725e:	e7fd      	b.n	800725c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d103      	bne.n	800726e <xQueueGenericSend+0x42>
 8007266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800726a:	2b00      	cmp	r3, #0
 800726c:	d101      	bne.n	8007272 <xQueueGenericSend+0x46>
 800726e:	2301      	movs	r3, #1
 8007270:	e000      	b.n	8007274 <xQueueGenericSend+0x48>
 8007272:	2300      	movs	r3, #0
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10b      	bne.n	8007290 <xQueueGenericSend+0x64>
	__asm volatile
 8007278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727c:	f383 8811 	msr	BASEPRI, r3
 8007280:	f3bf 8f6f 	isb	sy
 8007284:	f3bf 8f4f 	dsb	sy
 8007288:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800728a:	bf00      	nop
 800728c:	bf00      	nop
 800728e:	e7fd      	b.n	800728c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	2b02      	cmp	r3, #2
 8007294:	d103      	bne.n	800729e <xQueueGenericSend+0x72>
 8007296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007298:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800729a:	2b01      	cmp	r3, #1
 800729c:	d101      	bne.n	80072a2 <xQueueGenericSend+0x76>
 800729e:	2301      	movs	r3, #1
 80072a0:	e000      	b.n	80072a4 <xQueueGenericSend+0x78>
 80072a2:	2300      	movs	r3, #0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d10b      	bne.n	80072c0 <xQueueGenericSend+0x94>
	__asm volatile
 80072a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ac:	f383 8811 	msr	BASEPRI, r3
 80072b0:	f3bf 8f6f 	isb	sy
 80072b4:	f3bf 8f4f 	dsb	sy
 80072b8:	623b      	str	r3, [r7, #32]
}
 80072ba:	bf00      	nop
 80072bc:	bf00      	nop
 80072be:	e7fd      	b.n	80072bc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80072c0:	f001 f9fc 	bl	80086bc <xTaskGetSchedulerState>
 80072c4:	4603      	mov	r3, r0
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d102      	bne.n	80072d0 <xQueueGenericSend+0xa4>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d101      	bne.n	80072d4 <xQueueGenericSend+0xa8>
 80072d0:	2301      	movs	r3, #1
 80072d2:	e000      	b.n	80072d6 <xQueueGenericSend+0xaa>
 80072d4:	2300      	movs	r3, #0
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d10b      	bne.n	80072f2 <xQueueGenericSend+0xc6>
	__asm volatile
 80072da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072de:	f383 8811 	msr	BASEPRI, r3
 80072e2:	f3bf 8f6f 	isb	sy
 80072e6:	f3bf 8f4f 	dsb	sy
 80072ea:	61fb      	str	r3, [r7, #28]
}
 80072ec:	bf00      	nop
 80072ee:	bf00      	nop
 80072f0:	e7fd      	b.n	80072ee <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80072f2:	f001 ff51 	bl	8009198 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80072f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072fe:	429a      	cmp	r2, r3
 8007300:	d302      	bcc.n	8007308 <xQueueGenericSend+0xdc>
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	2b02      	cmp	r3, #2
 8007306:	d129      	bne.n	800735c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007308:	683a      	ldr	r2, [r7, #0]
 800730a:	68b9      	ldr	r1, [r7, #8]
 800730c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800730e:	f000 fa0f 	bl	8007730 <prvCopyDataToQueue>
 8007312:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007318:	2b00      	cmp	r3, #0
 800731a:	d010      	beq.n	800733e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800731c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731e:	3324      	adds	r3, #36	@ 0x24
 8007320:	4618      	mov	r0, r3
 8007322:	f001 f805 	bl	8008330 <xTaskRemoveFromEventList>
 8007326:	4603      	mov	r3, r0
 8007328:	2b00      	cmp	r3, #0
 800732a:	d013      	beq.n	8007354 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800732c:	4b3f      	ldr	r3, [pc, #252]	@ (800742c <xQueueGenericSend+0x200>)
 800732e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007332:	601a      	str	r2, [r3, #0]
 8007334:	f3bf 8f4f 	dsb	sy
 8007338:	f3bf 8f6f 	isb	sy
 800733c:	e00a      	b.n	8007354 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800733e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007340:	2b00      	cmp	r3, #0
 8007342:	d007      	beq.n	8007354 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007344:	4b39      	ldr	r3, [pc, #228]	@ (800742c <xQueueGenericSend+0x200>)
 8007346:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800734a:	601a      	str	r2, [r3, #0]
 800734c:	f3bf 8f4f 	dsb	sy
 8007350:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007354:	f001 ff52 	bl	80091fc <vPortExitCritical>
				return pdPASS;
 8007358:	2301      	movs	r3, #1
 800735a:	e063      	b.n	8007424 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d103      	bne.n	800736a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007362:	f001 ff4b 	bl	80091fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007366:	2300      	movs	r3, #0
 8007368:	e05c      	b.n	8007424 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800736a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800736c:	2b00      	cmp	r3, #0
 800736e:	d106      	bne.n	800737e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007370:	f107 0314 	add.w	r3, r7, #20
 8007374:	4618      	mov	r0, r3
 8007376:	f001 f83f 	bl	80083f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800737a:	2301      	movs	r3, #1
 800737c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800737e:	f001 ff3d 	bl	80091fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007382:	f000 fda7 	bl	8007ed4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007386:	f001 ff07 	bl	8009198 <vPortEnterCritical>
 800738a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800738c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007390:	b25b      	sxtb	r3, r3
 8007392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007396:	d103      	bne.n	80073a0 <xQueueGenericSend+0x174>
 8007398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800739a:	2200      	movs	r2, #0
 800739c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80073a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80073a6:	b25b      	sxtb	r3, r3
 80073a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073ac:	d103      	bne.n	80073b6 <xQueueGenericSend+0x18a>
 80073ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b0:	2200      	movs	r2, #0
 80073b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80073b6:	f001 ff21 	bl	80091fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80073ba:	1d3a      	adds	r2, r7, #4
 80073bc:	f107 0314 	add.w	r3, r7, #20
 80073c0:	4611      	mov	r1, r2
 80073c2:	4618      	mov	r0, r3
 80073c4:	f001 f82e 	bl	8008424 <xTaskCheckForTimeOut>
 80073c8:	4603      	mov	r3, r0
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d124      	bne.n	8007418 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80073ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80073d0:	f000 faa6 	bl	8007920 <prvIsQueueFull>
 80073d4:	4603      	mov	r3, r0
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d018      	beq.n	800740c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80073da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073dc:	3310      	adds	r3, #16
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	4611      	mov	r1, r2
 80073e2:	4618      	mov	r0, r3
 80073e4:	f000 ff52 	bl	800828c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80073e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80073ea:	f000 fa31 	bl	8007850 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80073ee:	f000 fd7f 	bl	8007ef0 <xTaskResumeAll>
 80073f2:	4603      	mov	r3, r0
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	f47f af7c 	bne.w	80072f2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80073fa:	4b0c      	ldr	r3, [pc, #48]	@ (800742c <xQueueGenericSend+0x200>)
 80073fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007400:	601a      	str	r2, [r3, #0]
 8007402:	f3bf 8f4f 	dsb	sy
 8007406:	f3bf 8f6f 	isb	sy
 800740a:	e772      	b.n	80072f2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800740c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800740e:	f000 fa1f 	bl	8007850 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007412:	f000 fd6d 	bl	8007ef0 <xTaskResumeAll>
 8007416:	e76c      	b.n	80072f2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007418:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800741a:	f000 fa19 	bl	8007850 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800741e:	f000 fd67 	bl	8007ef0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007422:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007424:	4618      	mov	r0, r3
 8007426:	3738      	adds	r7, #56	@ 0x38
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}
 800742c:	e000ed04 	.word	0xe000ed04

08007430 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b090      	sub	sp, #64	@ 0x40
 8007434:	af00      	add	r7, sp, #0
 8007436:	60f8      	str	r0, [r7, #12]
 8007438:	60b9      	str	r1, [r7, #8]
 800743a:	607a      	str	r2, [r7, #4]
 800743c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007444:	2b00      	cmp	r3, #0
 8007446:	d10b      	bne.n	8007460 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800744c:	f383 8811 	msr	BASEPRI, r3
 8007450:	f3bf 8f6f 	isb	sy
 8007454:	f3bf 8f4f 	dsb	sy
 8007458:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800745a:	bf00      	nop
 800745c:	bf00      	nop
 800745e:	e7fd      	b.n	800745c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d103      	bne.n	800746e <xQueueGenericSendFromISR+0x3e>
 8007466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800746a:	2b00      	cmp	r3, #0
 800746c:	d101      	bne.n	8007472 <xQueueGenericSendFromISR+0x42>
 800746e:	2301      	movs	r3, #1
 8007470:	e000      	b.n	8007474 <xQueueGenericSendFromISR+0x44>
 8007472:	2300      	movs	r3, #0
 8007474:	2b00      	cmp	r3, #0
 8007476:	d10b      	bne.n	8007490 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800747c:	f383 8811 	msr	BASEPRI, r3
 8007480:	f3bf 8f6f 	isb	sy
 8007484:	f3bf 8f4f 	dsb	sy
 8007488:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800748a:	bf00      	nop
 800748c:	bf00      	nop
 800748e:	e7fd      	b.n	800748c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	2b02      	cmp	r3, #2
 8007494:	d103      	bne.n	800749e <xQueueGenericSendFromISR+0x6e>
 8007496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800749a:	2b01      	cmp	r3, #1
 800749c:	d101      	bne.n	80074a2 <xQueueGenericSendFromISR+0x72>
 800749e:	2301      	movs	r3, #1
 80074a0:	e000      	b.n	80074a4 <xQueueGenericSendFromISR+0x74>
 80074a2:	2300      	movs	r3, #0
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d10b      	bne.n	80074c0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80074a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ac:	f383 8811 	msr	BASEPRI, r3
 80074b0:	f3bf 8f6f 	isb	sy
 80074b4:	f3bf 8f4f 	dsb	sy
 80074b8:	623b      	str	r3, [r7, #32]
}
 80074ba:	bf00      	nop
 80074bc:	bf00      	nop
 80074be:	e7fd      	b.n	80074bc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80074c0:	f001 ff4a 	bl	8009358 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80074c4:	f3ef 8211 	mrs	r2, BASEPRI
 80074c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074cc:	f383 8811 	msr	BASEPRI, r3
 80074d0:	f3bf 8f6f 	isb	sy
 80074d4:	f3bf 8f4f 	dsb	sy
 80074d8:	61fa      	str	r2, [r7, #28]
 80074da:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80074dc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80074de:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80074e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d302      	bcc.n	80074f2 <xQueueGenericSendFromISR+0xc2>
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	2b02      	cmp	r3, #2
 80074f0:	d12f      	bne.n	8007552 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80074f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80074f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80074fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007500:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007502:	683a      	ldr	r2, [r7, #0]
 8007504:	68b9      	ldr	r1, [r7, #8]
 8007506:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007508:	f000 f912 	bl	8007730 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800750c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007514:	d112      	bne.n	800753c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800751a:	2b00      	cmp	r3, #0
 800751c:	d016      	beq.n	800754c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800751e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007520:	3324      	adds	r3, #36	@ 0x24
 8007522:	4618      	mov	r0, r3
 8007524:	f000 ff04 	bl	8008330 <xTaskRemoveFromEventList>
 8007528:	4603      	mov	r3, r0
 800752a:	2b00      	cmp	r3, #0
 800752c:	d00e      	beq.n	800754c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d00b      	beq.n	800754c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2201      	movs	r2, #1
 8007538:	601a      	str	r2, [r3, #0]
 800753a:	e007      	b.n	800754c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800753c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007540:	3301      	adds	r3, #1
 8007542:	b2db      	uxtb	r3, r3
 8007544:	b25a      	sxtb	r2, r3
 8007546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007548:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800754c:	2301      	movs	r3, #1
 800754e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007550:	e001      	b.n	8007556 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007552:	2300      	movs	r3, #0
 8007554:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007556:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007558:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007560:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007564:	4618      	mov	r0, r3
 8007566:	3740      	adds	r7, #64	@ 0x40
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}

0800756c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b08c      	sub	sp, #48	@ 0x30
 8007570:	af00      	add	r7, sp, #0
 8007572:	60f8      	str	r0, [r7, #12]
 8007574:	60b9      	str	r1, [r7, #8]
 8007576:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007578:	2300      	movs	r3, #0
 800757a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007582:	2b00      	cmp	r3, #0
 8007584:	d10b      	bne.n	800759e <xQueueReceive+0x32>
	__asm volatile
 8007586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800758a:	f383 8811 	msr	BASEPRI, r3
 800758e:	f3bf 8f6f 	isb	sy
 8007592:	f3bf 8f4f 	dsb	sy
 8007596:	623b      	str	r3, [r7, #32]
}
 8007598:	bf00      	nop
 800759a:	bf00      	nop
 800759c:	e7fd      	b.n	800759a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d103      	bne.n	80075ac <xQueueReceive+0x40>
 80075a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d101      	bne.n	80075b0 <xQueueReceive+0x44>
 80075ac:	2301      	movs	r3, #1
 80075ae:	e000      	b.n	80075b2 <xQueueReceive+0x46>
 80075b0:	2300      	movs	r3, #0
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d10b      	bne.n	80075ce <xQueueReceive+0x62>
	__asm volatile
 80075b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ba:	f383 8811 	msr	BASEPRI, r3
 80075be:	f3bf 8f6f 	isb	sy
 80075c2:	f3bf 8f4f 	dsb	sy
 80075c6:	61fb      	str	r3, [r7, #28]
}
 80075c8:	bf00      	nop
 80075ca:	bf00      	nop
 80075cc:	e7fd      	b.n	80075ca <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80075ce:	f001 f875 	bl	80086bc <xTaskGetSchedulerState>
 80075d2:	4603      	mov	r3, r0
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d102      	bne.n	80075de <xQueueReceive+0x72>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d101      	bne.n	80075e2 <xQueueReceive+0x76>
 80075de:	2301      	movs	r3, #1
 80075e0:	e000      	b.n	80075e4 <xQueueReceive+0x78>
 80075e2:	2300      	movs	r3, #0
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d10b      	bne.n	8007600 <xQueueReceive+0x94>
	__asm volatile
 80075e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ec:	f383 8811 	msr	BASEPRI, r3
 80075f0:	f3bf 8f6f 	isb	sy
 80075f4:	f3bf 8f4f 	dsb	sy
 80075f8:	61bb      	str	r3, [r7, #24]
}
 80075fa:	bf00      	nop
 80075fc:	bf00      	nop
 80075fe:	e7fd      	b.n	80075fc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007600:	f001 fdca 	bl	8009198 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007608:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800760a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800760c:	2b00      	cmp	r3, #0
 800760e:	d01f      	beq.n	8007650 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007610:	68b9      	ldr	r1, [r7, #8]
 8007612:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007614:	f000 f8f6 	bl	8007804 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800761a:	1e5a      	subs	r2, r3, #1
 800761c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800761e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007622:	691b      	ldr	r3, [r3, #16]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d00f      	beq.n	8007648 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800762a:	3310      	adds	r3, #16
 800762c:	4618      	mov	r0, r3
 800762e:	f000 fe7f 	bl	8008330 <xTaskRemoveFromEventList>
 8007632:	4603      	mov	r3, r0
 8007634:	2b00      	cmp	r3, #0
 8007636:	d007      	beq.n	8007648 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007638:	4b3c      	ldr	r3, [pc, #240]	@ (800772c <xQueueReceive+0x1c0>)
 800763a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800763e:	601a      	str	r2, [r3, #0]
 8007640:	f3bf 8f4f 	dsb	sy
 8007644:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007648:	f001 fdd8 	bl	80091fc <vPortExitCritical>
				return pdPASS;
 800764c:	2301      	movs	r3, #1
 800764e:	e069      	b.n	8007724 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d103      	bne.n	800765e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007656:	f001 fdd1 	bl	80091fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800765a:	2300      	movs	r3, #0
 800765c:	e062      	b.n	8007724 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800765e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007660:	2b00      	cmp	r3, #0
 8007662:	d106      	bne.n	8007672 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007664:	f107 0310 	add.w	r3, r7, #16
 8007668:	4618      	mov	r0, r3
 800766a:	f000 fec5 	bl	80083f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800766e:	2301      	movs	r3, #1
 8007670:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007672:	f001 fdc3 	bl	80091fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007676:	f000 fc2d 	bl	8007ed4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800767a:	f001 fd8d 	bl	8009198 <vPortEnterCritical>
 800767e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007680:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007684:	b25b      	sxtb	r3, r3
 8007686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800768a:	d103      	bne.n	8007694 <xQueueReceive+0x128>
 800768c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800768e:	2200      	movs	r2, #0
 8007690:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007696:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800769a:	b25b      	sxtb	r3, r3
 800769c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076a0:	d103      	bne.n	80076aa <xQueueReceive+0x13e>
 80076a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076a4:	2200      	movs	r2, #0
 80076a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80076aa:	f001 fda7 	bl	80091fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80076ae:	1d3a      	adds	r2, r7, #4
 80076b0:	f107 0310 	add.w	r3, r7, #16
 80076b4:	4611      	mov	r1, r2
 80076b6:	4618      	mov	r0, r3
 80076b8:	f000 feb4 	bl	8008424 <xTaskCheckForTimeOut>
 80076bc:	4603      	mov	r3, r0
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d123      	bne.n	800770a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80076c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076c4:	f000 f916 	bl	80078f4 <prvIsQueueEmpty>
 80076c8:	4603      	mov	r3, r0
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d017      	beq.n	80076fe <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80076ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076d0:	3324      	adds	r3, #36	@ 0x24
 80076d2:	687a      	ldr	r2, [r7, #4]
 80076d4:	4611      	mov	r1, r2
 80076d6:	4618      	mov	r0, r3
 80076d8:	f000 fdd8 	bl	800828c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80076dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076de:	f000 f8b7 	bl	8007850 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80076e2:	f000 fc05 	bl	8007ef0 <xTaskResumeAll>
 80076e6:	4603      	mov	r3, r0
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d189      	bne.n	8007600 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80076ec:	4b0f      	ldr	r3, [pc, #60]	@ (800772c <xQueueReceive+0x1c0>)
 80076ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076f2:	601a      	str	r2, [r3, #0]
 80076f4:	f3bf 8f4f 	dsb	sy
 80076f8:	f3bf 8f6f 	isb	sy
 80076fc:	e780      	b.n	8007600 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80076fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007700:	f000 f8a6 	bl	8007850 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007704:	f000 fbf4 	bl	8007ef0 <xTaskResumeAll>
 8007708:	e77a      	b.n	8007600 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800770a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800770c:	f000 f8a0 	bl	8007850 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007710:	f000 fbee 	bl	8007ef0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007714:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007716:	f000 f8ed 	bl	80078f4 <prvIsQueueEmpty>
 800771a:	4603      	mov	r3, r0
 800771c:	2b00      	cmp	r3, #0
 800771e:	f43f af6f 	beq.w	8007600 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007722:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007724:	4618      	mov	r0, r3
 8007726:	3730      	adds	r7, #48	@ 0x30
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}
 800772c:	e000ed04 	.word	0xe000ed04

08007730 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b086      	sub	sp, #24
 8007734:	af00      	add	r7, sp, #0
 8007736:	60f8      	str	r0, [r7, #12]
 8007738:	60b9      	str	r1, [r7, #8]
 800773a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800773c:	2300      	movs	r3, #0
 800773e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007744:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800774a:	2b00      	cmp	r3, #0
 800774c:	d10d      	bne.n	800776a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d14d      	bne.n	80077f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	689b      	ldr	r3, [r3, #8]
 800775a:	4618      	mov	r0, r3
 800775c:	f000 ffcc 	bl	80086f8 <xTaskPriorityDisinherit>
 8007760:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2200      	movs	r2, #0
 8007766:	609a      	str	r2, [r3, #8]
 8007768:	e043      	b.n	80077f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d119      	bne.n	80077a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6858      	ldr	r0, [r3, #4]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007778:	461a      	mov	r2, r3
 800777a:	68b9      	ldr	r1, [r7, #8]
 800777c:	f002 f8a0 	bl	80098c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	685a      	ldr	r2, [r3, #4]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007788:	441a      	add	r2, r3
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	685a      	ldr	r2, [r3, #4]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	689b      	ldr	r3, [r3, #8]
 8007796:	429a      	cmp	r2, r3
 8007798:	d32b      	bcc.n	80077f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	605a      	str	r2, [r3, #4]
 80077a2:	e026      	b.n	80077f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	68d8      	ldr	r0, [r3, #12]
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077ac:	461a      	mov	r2, r3
 80077ae:	68b9      	ldr	r1, [r7, #8]
 80077b0:	f002 f886 	bl	80098c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	68da      	ldr	r2, [r3, #12]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077bc:	425b      	negs	r3, r3
 80077be:	441a      	add	r2, r3
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	68da      	ldr	r2, [r3, #12]
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d207      	bcs.n	80077e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	689a      	ldr	r2, [r3, #8]
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077d8:	425b      	negs	r3, r3
 80077da:	441a      	add	r2, r3
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2b02      	cmp	r3, #2
 80077e4:	d105      	bne.n	80077f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d002      	beq.n	80077f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	3b01      	subs	r3, #1
 80077f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	1c5a      	adds	r2, r3, #1
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80077fa:	697b      	ldr	r3, [r7, #20]
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3718      	adds	r7, #24
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b082      	sub	sp, #8
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007812:	2b00      	cmp	r3, #0
 8007814:	d018      	beq.n	8007848 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	68da      	ldr	r2, [r3, #12]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800781e:	441a      	add	r2, r3
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	68da      	ldr	r2, [r3, #12]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	429a      	cmp	r2, r3
 800782e:	d303      	bcc.n	8007838 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	68d9      	ldr	r1, [r3, #12]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007840:	461a      	mov	r2, r3
 8007842:	6838      	ldr	r0, [r7, #0]
 8007844:	f002 f83c 	bl	80098c0 <memcpy>
	}
}
 8007848:	bf00      	nop
 800784a:	3708      	adds	r7, #8
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}

08007850 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b084      	sub	sp, #16
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007858:	f001 fc9e 	bl	8009198 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007862:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007864:	e011      	b.n	800788a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800786a:	2b00      	cmp	r3, #0
 800786c:	d012      	beq.n	8007894 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	3324      	adds	r3, #36	@ 0x24
 8007872:	4618      	mov	r0, r3
 8007874:	f000 fd5c 	bl	8008330 <xTaskRemoveFromEventList>
 8007878:	4603      	mov	r3, r0
 800787a:	2b00      	cmp	r3, #0
 800787c:	d001      	beq.n	8007882 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800787e:	f000 fe35 	bl	80084ec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007882:	7bfb      	ldrb	r3, [r7, #15]
 8007884:	3b01      	subs	r3, #1
 8007886:	b2db      	uxtb	r3, r3
 8007888:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800788a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800788e:	2b00      	cmp	r3, #0
 8007890:	dce9      	bgt.n	8007866 <prvUnlockQueue+0x16>
 8007892:	e000      	b.n	8007896 <prvUnlockQueue+0x46>
					break;
 8007894:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	22ff      	movs	r2, #255	@ 0xff
 800789a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800789e:	f001 fcad 	bl	80091fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80078a2:	f001 fc79 	bl	8009198 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80078ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80078ae:	e011      	b.n	80078d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	691b      	ldr	r3, [r3, #16]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d012      	beq.n	80078de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	3310      	adds	r3, #16
 80078bc:	4618      	mov	r0, r3
 80078be:	f000 fd37 	bl	8008330 <xTaskRemoveFromEventList>
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d001      	beq.n	80078cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80078c8:	f000 fe10 	bl	80084ec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80078cc:	7bbb      	ldrb	r3, [r7, #14]
 80078ce:	3b01      	subs	r3, #1
 80078d0:	b2db      	uxtb	r3, r3
 80078d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80078d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	dce9      	bgt.n	80078b0 <prvUnlockQueue+0x60>
 80078dc:	e000      	b.n	80078e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80078de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	22ff      	movs	r2, #255	@ 0xff
 80078e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80078e8:	f001 fc88 	bl	80091fc <vPortExitCritical>
}
 80078ec:	bf00      	nop
 80078ee:	3710      	adds	r7, #16
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}

080078f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b084      	sub	sp, #16
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80078fc:	f001 fc4c 	bl	8009198 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007904:	2b00      	cmp	r3, #0
 8007906:	d102      	bne.n	800790e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007908:	2301      	movs	r3, #1
 800790a:	60fb      	str	r3, [r7, #12]
 800790c:	e001      	b.n	8007912 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800790e:	2300      	movs	r3, #0
 8007910:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007912:	f001 fc73 	bl	80091fc <vPortExitCritical>

	return xReturn;
 8007916:	68fb      	ldr	r3, [r7, #12]
}
 8007918:	4618      	mov	r0, r3
 800791a:	3710      	adds	r7, #16
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}

08007920 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b084      	sub	sp, #16
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007928:	f001 fc36 	bl	8009198 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007934:	429a      	cmp	r2, r3
 8007936:	d102      	bne.n	800793e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007938:	2301      	movs	r3, #1
 800793a:	60fb      	str	r3, [r7, #12]
 800793c:	e001      	b.n	8007942 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800793e:	2300      	movs	r3, #0
 8007940:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007942:	f001 fc5b 	bl	80091fc <vPortExitCritical>

	return xReturn;
 8007946:	68fb      	ldr	r3, [r7, #12]
}
 8007948:	4618      	mov	r0, r3
 800794a:	3710      	adds	r7, #16
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}

08007950 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007950:	b480      	push	{r7}
 8007952:	b085      	sub	sp, #20
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800795a:	2300      	movs	r3, #0
 800795c:	60fb      	str	r3, [r7, #12]
 800795e:	e014      	b.n	800798a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007960:	4a0f      	ldr	r2, [pc, #60]	@ (80079a0 <vQueueAddToRegistry+0x50>)
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d10b      	bne.n	8007984 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800796c:	490c      	ldr	r1, [pc, #48]	@ (80079a0 <vQueueAddToRegistry+0x50>)
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	683a      	ldr	r2, [r7, #0]
 8007972:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007976:	4a0a      	ldr	r2, [pc, #40]	@ (80079a0 <vQueueAddToRegistry+0x50>)
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	00db      	lsls	r3, r3, #3
 800797c:	4413      	add	r3, r2
 800797e:	687a      	ldr	r2, [r7, #4]
 8007980:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007982:	e006      	b.n	8007992 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	3301      	adds	r3, #1
 8007988:	60fb      	str	r3, [r7, #12]
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2b07      	cmp	r3, #7
 800798e:	d9e7      	bls.n	8007960 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007990:	bf00      	nop
 8007992:	bf00      	nop
 8007994:	3714      	adds	r7, #20
 8007996:	46bd      	mov	sp, r7
 8007998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799c:	4770      	bx	lr
 800799e:	bf00      	nop
 80079a0:	200009b8 	.word	0x200009b8

080079a4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b086      	sub	sp, #24
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	60f8      	str	r0, [r7, #12]
 80079ac:	60b9      	str	r1, [r7, #8]
 80079ae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80079b4:	f001 fbf0 	bl	8009198 <vPortEnterCritical>
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80079be:	b25b      	sxtb	r3, r3
 80079c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079c4:	d103      	bne.n	80079ce <vQueueWaitForMessageRestricted+0x2a>
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	2200      	movs	r2, #0
 80079ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80079d4:	b25b      	sxtb	r3, r3
 80079d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079da:	d103      	bne.n	80079e4 <vQueueWaitForMessageRestricted+0x40>
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	2200      	movs	r2, #0
 80079e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80079e4:	f001 fc0a 	bl	80091fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d106      	bne.n	80079fe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	3324      	adds	r3, #36	@ 0x24
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	68b9      	ldr	r1, [r7, #8]
 80079f8:	4618      	mov	r0, r3
 80079fa:	f000 fc6d 	bl	80082d8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80079fe:	6978      	ldr	r0, [r7, #20]
 8007a00:	f7ff ff26 	bl	8007850 <prvUnlockQueue>
	}
 8007a04:	bf00      	nop
 8007a06:	3718      	adds	r7, #24
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b08e      	sub	sp, #56	@ 0x38
 8007a10:	af04      	add	r7, sp, #16
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	60b9      	str	r1, [r7, #8]
 8007a16:	607a      	str	r2, [r7, #4]
 8007a18:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007a1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d10b      	bne.n	8007a38 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a24:	f383 8811 	msr	BASEPRI, r3
 8007a28:	f3bf 8f6f 	isb	sy
 8007a2c:	f3bf 8f4f 	dsb	sy
 8007a30:	623b      	str	r3, [r7, #32]
}
 8007a32:	bf00      	nop
 8007a34:	bf00      	nop
 8007a36:	e7fd      	b.n	8007a34 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d10b      	bne.n	8007a56 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a42:	f383 8811 	msr	BASEPRI, r3
 8007a46:	f3bf 8f6f 	isb	sy
 8007a4a:	f3bf 8f4f 	dsb	sy
 8007a4e:	61fb      	str	r3, [r7, #28]
}
 8007a50:	bf00      	nop
 8007a52:	bf00      	nop
 8007a54:	e7fd      	b.n	8007a52 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007a56:	23a8      	movs	r3, #168	@ 0xa8
 8007a58:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	2ba8      	cmp	r3, #168	@ 0xa8
 8007a5e:	d00b      	beq.n	8007a78 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a64:	f383 8811 	msr	BASEPRI, r3
 8007a68:	f3bf 8f6f 	isb	sy
 8007a6c:	f3bf 8f4f 	dsb	sy
 8007a70:	61bb      	str	r3, [r7, #24]
}
 8007a72:	bf00      	nop
 8007a74:	bf00      	nop
 8007a76:	e7fd      	b.n	8007a74 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007a78:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d01e      	beq.n	8007abe <xTaskCreateStatic+0xb2>
 8007a80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d01b      	beq.n	8007abe <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a88:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007a8e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a92:	2202      	movs	r2, #2
 8007a94:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007a98:	2300      	movs	r3, #0
 8007a9a:	9303      	str	r3, [sp, #12]
 8007a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a9e:	9302      	str	r3, [sp, #8]
 8007aa0:	f107 0314 	add.w	r3, r7, #20
 8007aa4:	9301      	str	r3, [sp, #4]
 8007aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa8:	9300      	str	r3, [sp, #0]
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	687a      	ldr	r2, [r7, #4]
 8007aae:	68b9      	ldr	r1, [r7, #8]
 8007ab0:	68f8      	ldr	r0, [r7, #12]
 8007ab2:	f000 f851 	bl	8007b58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007ab6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007ab8:	f000 f8f6 	bl	8007ca8 <prvAddNewTaskToReadyList>
 8007abc:	e001      	b.n	8007ac2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007ac2:	697b      	ldr	r3, [r7, #20]
	}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3728      	adds	r7, #40	@ 0x28
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b08c      	sub	sp, #48	@ 0x30
 8007ad0:	af04      	add	r7, sp, #16
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	603b      	str	r3, [r7, #0]
 8007ad8:	4613      	mov	r3, r2
 8007ada:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007adc:	88fb      	ldrh	r3, [r7, #6]
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	f001 fc7b 	bl	80093dc <pvPortMalloc>
 8007ae6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d00e      	beq.n	8007b0c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007aee:	20a8      	movs	r0, #168	@ 0xa8
 8007af0:	f001 fc74 	bl	80093dc <pvPortMalloc>
 8007af4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007af6:	69fb      	ldr	r3, [r7, #28]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d003      	beq.n	8007b04 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007afc:	69fb      	ldr	r3, [r7, #28]
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	631a      	str	r2, [r3, #48]	@ 0x30
 8007b02:	e005      	b.n	8007b10 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007b04:	6978      	ldr	r0, [r7, #20]
 8007b06:	f001 fd37 	bl	8009578 <vPortFree>
 8007b0a:	e001      	b.n	8007b10 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d017      	beq.n	8007b46 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007b16:	69fb      	ldr	r3, [r7, #28]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007b1e:	88fa      	ldrh	r2, [r7, #6]
 8007b20:	2300      	movs	r3, #0
 8007b22:	9303      	str	r3, [sp, #12]
 8007b24:	69fb      	ldr	r3, [r7, #28]
 8007b26:	9302      	str	r3, [sp, #8]
 8007b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b2a:	9301      	str	r3, [sp, #4]
 8007b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b2e:	9300      	str	r3, [sp, #0]
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	68b9      	ldr	r1, [r7, #8]
 8007b34:	68f8      	ldr	r0, [r7, #12]
 8007b36:	f000 f80f 	bl	8007b58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b3a:	69f8      	ldr	r0, [r7, #28]
 8007b3c:	f000 f8b4 	bl	8007ca8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007b40:	2301      	movs	r3, #1
 8007b42:	61bb      	str	r3, [r7, #24]
 8007b44:	e002      	b.n	8007b4c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007b46:	f04f 33ff 	mov.w	r3, #4294967295
 8007b4a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007b4c:	69bb      	ldr	r3, [r7, #24]
	}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3720      	adds	r7, #32
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}
	...

08007b58 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b088      	sub	sp, #32
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	60f8      	str	r0, [r7, #12]
 8007b60:	60b9      	str	r1, [r7, #8]
 8007b62:	607a      	str	r2, [r7, #4]
 8007b64:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b68:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	009b      	lsls	r3, r3, #2
 8007b6e:	461a      	mov	r2, r3
 8007b70:	21a5      	movs	r1, #165	@ 0xa5
 8007b72:	f001 fe21 	bl	80097b8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007b80:	3b01      	subs	r3, #1
 8007b82:	009b      	lsls	r3, r3, #2
 8007b84:	4413      	add	r3, r2
 8007b86:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007b88:	69bb      	ldr	r3, [r7, #24]
 8007b8a:	f023 0307 	bic.w	r3, r3, #7
 8007b8e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007b90:	69bb      	ldr	r3, [r7, #24]
 8007b92:	f003 0307 	and.w	r3, r3, #7
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d00b      	beq.n	8007bb2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b9e:	f383 8811 	msr	BASEPRI, r3
 8007ba2:	f3bf 8f6f 	isb	sy
 8007ba6:	f3bf 8f4f 	dsb	sy
 8007baa:	617b      	str	r3, [r7, #20]
}
 8007bac:	bf00      	nop
 8007bae:	bf00      	nop
 8007bb0:	e7fd      	b.n	8007bae <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d01f      	beq.n	8007bf8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007bb8:	2300      	movs	r3, #0
 8007bba:	61fb      	str	r3, [r7, #28]
 8007bbc:	e012      	b.n	8007be4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007bbe:	68ba      	ldr	r2, [r7, #8]
 8007bc0:	69fb      	ldr	r3, [r7, #28]
 8007bc2:	4413      	add	r3, r2
 8007bc4:	7819      	ldrb	r1, [r3, #0]
 8007bc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bc8:	69fb      	ldr	r3, [r7, #28]
 8007bca:	4413      	add	r3, r2
 8007bcc:	3334      	adds	r3, #52	@ 0x34
 8007bce:	460a      	mov	r2, r1
 8007bd0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007bd2:	68ba      	ldr	r2, [r7, #8]
 8007bd4:	69fb      	ldr	r3, [r7, #28]
 8007bd6:	4413      	add	r3, r2
 8007bd8:	781b      	ldrb	r3, [r3, #0]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d006      	beq.n	8007bec <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007bde:	69fb      	ldr	r3, [r7, #28]
 8007be0:	3301      	adds	r3, #1
 8007be2:	61fb      	str	r3, [r7, #28]
 8007be4:	69fb      	ldr	r3, [r7, #28]
 8007be6:	2b0f      	cmp	r3, #15
 8007be8:	d9e9      	bls.n	8007bbe <prvInitialiseNewTask+0x66>
 8007bea:	e000      	b.n	8007bee <prvInitialiseNewTask+0x96>
			{
				break;
 8007bec:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007bf6:	e003      	b.n	8007c00 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c02:	2b37      	cmp	r3, #55	@ 0x37
 8007c04:	d901      	bls.n	8007c0a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007c06:	2337      	movs	r3, #55	@ 0x37
 8007c08:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c0e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c14:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c18:	2200      	movs	r2, #0
 8007c1a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c1e:	3304      	adds	r3, #4
 8007c20:	4618      	mov	r0, r3
 8007c22:	f7ff f965 	bl	8006ef0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c28:	3318      	adds	r3, #24
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f7ff f960 	bl	8006ef0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c34:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c38:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c44:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c50:	2200      	movs	r2, #0
 8007c52:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c58:	3354      	adds	r3, #84	@ 0x54
 8007c5a:	224c      	movs	r2, #76	@ 0x4c
 8007c5c:	2100      	movs	r1, #0
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f001 fdaa 	bl	80097b8 <memset>
 8007c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c66:	4a0d      	ldr	r2, [pc, #52]	@ (8007c9c <prvInitialiseNewTask+0x144>)
 8007c68:	659a      	str	r2, [r3, #88]	@ 0x58
 8007c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c6c:	4a0c      	ldr	r2, [pc, #48]	@ (8007ca0 <prvInitialiseNewTask+0x148>)
 8007c6e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c72:	4a0c      	ldr	r2, [pc, #48]	@ (8007ca4 <prvInitialiseNewTask+0x14c>)
 8007c74:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007c76:	683a      	ldr	r2, [r7, #0]
 8007c78:	68f9      	ldr	r1, [r7, #12]
 8007c7a:	69b8      	ldr	r0, [r7, #24]
 8007c7c:	f001 f95a 	bl	8008f34 <pxPortInitialiseStack>
 8007c80:	4602      	mov	r2, r0
 8007c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c84:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d002      	beq.n	8007c92 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c92:	bf00      	nop
 8007c94:	3720      	adds	r7, #32
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}
 8007c9a:	bf00      	nop
 8007c9c:	20001c04 	.word	0x20001c04
 8007ca0:	20001c6c 	.word	0x20001c6c
 8007ca4:	20001cd4 	.word	0x20001cd4

08007ca8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b082      	sub	sp, #8
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007cb0:	f001 fa72 	bl	8009198 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007cb4:	4b2d      	ldr	r3, [pc, #180]	@ (8007d6c <prvAddNewTaskToReadyList+0xc4>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	3301      	adds	r3, #1
 8007cba:	4a2c      	ldr	r2, [pc, #176]	@ (8007d6c <prvAddNewTaskToReadyList+0xc4>)
 8007cbc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007cbe:	4b2c      	ldr	r3, [pc, #176]	@ (8007d70 <prvAddNewTaskToReadyList+0xc8>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d109      	bne.n	8007cda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007cc6:	4a2a      	ldr	r2, [pc, #168]	@ (8007d70 <prvAddNewTaskToReadyList+0xc8>)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007ccc:	4b27      	ldr	r3, [pc, #156]	@ (8007d6c <prvAddNewTaskToReadyList+0xc4>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d110      	bne.n	8007cf6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007cd4:	f000 fc2e 	bl	8008534 <prvInitialiseTaskLists>
 8007cd8:	e00d      	b.n	8007cf6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007cda:	4b26      	ldr	r3, [pc, #152]	@ (8007d74 <prvAddNewTaskToReadyList+0xcc>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d109      	bne.n	8007cf6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007ce2:	4b23      	ldr	r3, [pc, #140]	@ (8007d70 <prvAddNewTaskToReadyList+0xc8>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cec:	429a      	cmp	r2, r3
 8007cee:	d802      	bhi.n	8007cf6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007cf0:	4a1f      	ldr	r2, [pc, #124]	@ (8007d70 <prvAddNewTaskToReadyList+0xc8>)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007cf6:	4b20      	ldr	r3, [pc, #128]	@ (8007d78 <prvAddNewTaskToReadyList+0xd0>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	3301      	adds	r3, #1
 8007cfc:	4a1e      	ldr	r2, [pc, #120]	@ (8007d78 <prvAddNewTaskToReadyList+0xd0>)
 8007cfe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007d00:	4b1d      	ldr	r3, [pc, #116]	@ (8007d78 <prvAddNewTaskToReadyList+0xd0>)
 8007d02:	681a      	ldr	r2, [r3, #0]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8007d7c <prvAddNewTaskToReadyList+0xd4>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d903      	bls.n	8007d1c <prvAddNewTaskToReadyList+0x74>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d18:	4a18      	ldr	r2, [pc, #96]	@ (8007d7c <prvAddNewTaskToReadyList+0xd4>)
 8007d1a:	6013      	str	r3, [r2, #0]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d20:	4613      	mov	r3, r2
 8007d22:	009b      	lsls	r3, r3, #2
 8007d24:	4413      	add	r3, r2
 8007d26:	009b      	lsls	r3, r3, #2
 8007d28:	4a15      	ldr	r2, [pc, #84]	@ (8007d80 <prvAddNewTaskToReadyList+0xd8>)
 8007d2a:	441a      	add	r2, r3
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	3304      	adds	r3, #4
 8007d30:	4619      	mov	r1, r3
 8007d32:	4610      	mov	r0, r2
 8007d34:	f7ff f8e9 	bl	8006f0a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007d38:	f001 fa60 	bl	80091fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007d3c:	4b0d      	ldr	r3, [pc, #52]	@ (8007d74 <prvAddNewTaskToReadyList+0xcc>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d00e      	beq.n	8007d62 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007d44:	4b0a      	ldr	r3, [pc, #40]	@ (8007d70 <prvAddNewTaskToReadyList+0xc8>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d4e:	429a      	cmp	r2, r3
 8007d50:	d207      	bcs.n	8007d62 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007d52:	4b0c      	ldr	r3, [pc, #48]	@ (8007d84 <prvAddNewTaskToReadyList+0xdc>)
 8007d54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d58:	601a      	str	r2, [r3, #0]
 8007d5a:	f3bf 8f4f 	dsb	sy
 8007d5e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d62:	bf00      	nop
 8007d64:	3708      	adds	r7, #8
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}
 8007d6a:	bf00      	nop
 8007d6c:	20000ecc 	.word	0x20000ecc
 8007d70:	200009f8 	.word	0x200009f8
 8007d74:	20000ed8 	.word	0x20000ed8
 8007d78:	20000ee8 	.word	0x20000ee8
 8007d7c:	20000ed4 	.word	0x20000ed4
 8007d80:	200009fc 	.word	0x200009fc
 8007d84:	e000ed04 	.word	0xe000ed04

08007d88 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b084      	sub	sp, #16
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007d90:	2300      	movs	r3, #0
 8007d92:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d018      	beq.n	8007dcc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007d9a:	4b14      	ldr	r3, [pc, #80]	@ (8007dec <vTaskDelay+0x64>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d00b      	beq.n	8007dba <vTaskDelay+0x32>
	__asm volatile
 8007da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007da6:	f383 8811 	msr	BASEPRI, r3
 8007daa:	f3bf 8f6f 	isb	sy
 8007dae:	f3bf 8f4f 	dsb	sy
 8007db2:	60bb      	str	r3, [r7, #8]
}
 8007db4:	bf00      	nop
 8007db6:	bf00      	nop
 8007db8:	e7fd      	b.n	8007db6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007dba:	f000 f88b 	bl	8007ed4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007dbe:	2100      	movs	r1, #0
 8007dc0:	6878      	ldr	r0, [r7, #4]
 8007dc2:	f000 fd09 	bl	80087d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007dc6:	f000 f893 	bl	8007ef0 <xTaskResumeAll>
 8007dca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d107      	bne.n	8007de2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007dd2:	4b07      	ldr	r3, [pc, #28]	@ (8007df0 <vTaskDelay+0x68>)
 8007dd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dd8:	601a      	str	r2, [r3, #0]
 8007dda:	f3bf 8f4f 	dsb	sy
 8007dde:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007de2:	bf00      	nop
 8007de4:	3710      	adds	r7, #16
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
 8007dea:	bf00      	nop
 8007dec:	20000ef4 	.word	0x20000ef4
 8007df0:	e000ed04 	.word	0xe000ed04

08007df4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b08a      	sub	sp, #40	@ 0x28
 8007df8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007e02:	463a      	mov	r2, r7
 8007e04:	1d39      	adds	r1, r7, #4
 8007e06:	f107 0308 	add.w	r3, r7, #8
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f7ff f81c 	bl	8006e48 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007e10:	6839      	ldr	r1, [r7, #0]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	68ba      	ldr	r2, [r7, #8]
 8007e16:	9202      	str	r2, [sp, #8]
 8007e18:	9301      	str	r3, [sp, #4]
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	9300      	str	r3, [sp, #0]
 8007e1e:	2300      	movs	r3, #0
 8007e20:	460a      	mov	r2, r1
 8007e22:	4924      	ldr	r1, [pc, #144]	@ (8007eb4 <vTaskStartScheduler+0xc0>)
 8007e24:	4824      	ldr	r0, [pc, #144]	@ (8007eb8 <vTaskStartScheduler+0xc4>)
 8007e26:	f7ff fdf1 	bl	8007a0c <xTaskCreateStatic>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	4a23      	ldr	r2, [pc, #140]	@ (8007ebc <vTaskStartScheduler+0xc8>)
 8007e2e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007e30:	4b22      	ldr	r3, [pc, #136]	@ (8007ebc <vTaskStartScheduler+0xc8>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d002      	beq.n	8007e3e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	617b      	str	r3, [r7, #20]
 8007e3c:	e001      	b.n	8007e42 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d102      	bne.n	8007e4e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007e48:	f000 fd1a 	bl	8008880 <xTimerCreateTimerTask>
 8007e4c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d11b      	bne.n	8007e8c <vTaskStartScheduler+0x98>
	__asm volatile
 8007e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e58:	f383 8811 	msr	BASEPRI, r3
 8007e5c:	f3bf 8f6f 	isb	sy
 8007e60:	f3bf 8f4f 	dsb	sy
 8007e64:	613b      	str	r3, [r7, #16]
}
 8007e66:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007e68:	4b15      	ldr	r3, [pc, #84]	@ (8007ec0 <vTaskStartScheduler+0xcc>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	3354      	adds	r3, #84	@ 0x54
 8007e6e:	4a15      	ldr	r2, [pc, #84]	@ (8007ec4 <vTaskStartScheduler+0xd0>)
 8007e70:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007e72:	4b15      	ldr	r3, [pc, #84]	@ (8007ec8 <vTaskStartScheduler+0xd4>)
 8007e74:	f04f 32ff 	mov.w	r2, #4294967295
 8007e78:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007e7a:	4b14      	ldr	r3, [pc, #80]	@ (8007ecc <vTaskStartScheduler+0xd8>)
 8007e7c:	2201      	movs	r2, #1
 8007e7e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007e80:	4b13      	ldr	r3, [pc, #76]	@ (8007ed0 <vTaskStartScheduler+0xdc>)
 8007e82:	2200      	movs	r2, #0
 8007e84:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007e86:	f001 f8e3 	bl	8009050 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007e8a:	e00f      	b.n	8007eac <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e92:	d10b      	bne.n	8007eac <vTaskStartScheduler+0xb8>
	__asm volatile
 8007e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e98:	f383 8811 	msr	BASEPRI, r3
 8007e9c:	f3bf 8f6f 	isb	sy
 8007ea0:	f3bf 8f4f 	dsb	sy
 8007ea4:	60fb      	str	r3, [r7, #12]
}
 8007ea6:	bf00      	nop
 8007ea8:	bf00      	nop
 8007eaa:	e7fd      	b.n	8007ea8 <vTaskStartScheduler+0xb4>
}
 8007eac:	bf00      	nop
 8007eae:	3718      	adds	r7, #24
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}
 8007eb4:	080099d8 	.word	0x080099d8
 8007eb8:	08008505 	.word	0x08008505
 8007ebc:	20000ef0 	.word	0x20000ef0
 8007ec0:	200009f8 	.word	0x200009f8
 8007ec4:	20000010 	.word	0x20000010
 8007ec8:	20000eec 	.word	0x20000eec
 8007ecc:	20000ed8 	.word	0x20000ed8
 8007ed0:	20000ed0 	.word	0x20000ed0

08007ed4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007ed8:	4b04      	ldr	r3, [pc, #16]	@ (8007eec <vTaskSuspendAll+0x18>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	3301      	adds	r3, #1
 8007ede:	4a03      	ldr	r2, [pc, #12]	@ (8007eec <vTaskSuspendAll+0x18>)
 8007ee0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007ee2:	bf00      	nop
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr
 8007eec:	20000ef4 	.word	0x20000ef4

08007ef0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b084      	sub	sp, #16
 8007ef4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007efa:	2300      	movs	r3, #0
 8007efc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007efe:	4b42      	ldr	r3, [pc, #264]	@ (8008008 <xTaskResumeAll+0x118>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d10b      	bne.n	8007f1e <xTaskResumeAll+0x2e>
	__asm volatile
 8007f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f0a:	f383 8811 	msr	BASEPRI, r3
 8007f0e:	f3bf 8f6f 	isb	sy
 8007f12:	f3bf 8f4f 	dsb	sy
 8007f16:	603b      	str	r3, [r7, #0]
}
 8007f18:	bf00      	nop
 8007f1a:	bf00      	nop
 8007f1c:	e7fd      	b.n	8007f1a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007f1e:	f001 f93b 	bl	8009198 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007f22:	4b39      	ldr	r3, [pc, #228]	@ (8008008 <xTaskResumeAll+0x118>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	3b01      	subs	r3, #1
 8007f28:	4a37      	ldr	r2, [pc, #220]	@ (8008008 <xTaskResumeAll+0x118>)
 8007f2a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f2c:	4b36      	ldr	r3, [pc, #216]	@ (8008008 <xTaskResumeAll+0x118>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d162      	bne.n	8007ffa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007f34:	4b35      	ldr	r3, [pc, #212]	@ (800800c <xTaskResumeAll+0x11c>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d05e      	beq.n	8007ffa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f3c:	e02f      	b.n	8007f9e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f3e:	4b34      	ldr	r3, [pc, #208]	@ (8008010 <xTaskResumeAll+0x120>)
 8007f40:	68db      	ldr	r3, [r3, #12]
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	3318      	adds	r3, #24
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	f7ff f83a 	bl	8006fc4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	3304      	adds	r3, #4
 8007f54:	4618      	mov	r0, r3
 8007f56:	f7ff f835 	bl	8006fc4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f5e:	4b2d      	ldr	r3, [pc, #180]	@ (8008014 <xTaskResumeAll+0x124>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d903      	bls.n	8007f6e <xTaskResumeAll+0x7e>
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f6a:	4a2a      	ldr	r2, [pc, #168]	@ (8008014 <xTaskResumeAll+0x124>)
 8007f6c:	6013      	str	r3, [r2, #0]
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f72:	4613      	mov	r3, r2
 8007f74:	009b      	lsls	r3, r3, #2
 8007f76:	4413      	add	r3, r2
 8007f78:	009b      	lsls	r3, r3, #2
 8007f7a:	4a27      	ldr	r2, [pc, #156]	@ (8008018 <xTaskResumeAll+0x128>)
 8007f7c:	441a      	add	r2, r3
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	3304      	adds	r3, #4
 8007f82:	4619      	mov	r1, r3
 8007f84:	4610      	mov	r0, r2
 8007f86:	f7fe ffc0 	bl	8006f0a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f8e:	4b23      	ldr	r3, [pc, #140]	@ (800801c <xTaskResumeAll+0x12c>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f94:	429a      	cmp	r2, r3
 8007f96:	d302      	bcc.n	8007f9e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007f98:	4b21      	ldr	r3, [pc, #132]	@ (8008020 <xTaskResumeAll+0x130>)
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f9e:	4b1c      	ldr	r3, [pc, #112]	@ (8008010 <xTaskResumeAll+0x120>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d1cb      	bne.n	8007f3e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d001      	beq.n	8007fb0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007fac:	f000 fb66 	bl	800867c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007fb0:	4b1c      	ldr	r3, [pc, #112]	@ (8008024 <xTaskResumeAll+0x134>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d010      	beq.n	8007fde <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007fbc:	f000 f846 	bl	800804c <xTaskIncrementTick>
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d002      	beq.n	8007fcc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007fc6:	4b16      	ldr	r3, [pc, #88]	@ (8008020 <xTaskResumeAll+0x130>)
 8007fc8:	2201      	movs	r2, #1
 8007fca:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	3b01      	subs	r3, #1
 8007fd0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d1f1      	bne.n	8007fbc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007fd8:	4b12      	ldr	r3, [pc, #72]	@ (8008024 <xTaskResumeAll+0x134>)
 8007fda:	2200      	movs	r2, #0
 8007fdc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007fde:	4b10      	ldr	r3, [pc, #64]	@ (8008020 <xTaskResumeAll+0x130>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d009      	beq.n	8007ffa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007fea:	4b0f      	ldr	r3, [pc, #60]	@ (8008028 <xTaskResumeAll+0x138>)
 8007fec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ff0:	601a      	str	r2, [r3, #0]
 8007ff2:	f3bf 8f4f 	dsb	sy
 8007ff6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007ffa:	f001 f8ff 	bl	80091fc <vPortExitCritical>

	return xAlreadyYielded;
 8007ffe:	68bb      	ldr	r3, [r7, #8]
}
 8008000:	4618      	mov	r0, r3
 8008002:	3710      	adds	r7, #16
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}
 8008008:	20000ef4 	.word	0x20000ef4
 800800c:	20000ecc 	.word	0x20000ecc
 8008010:	20000e8c 	.word	0x20000e8c
 8008014:	20000ed4 	.word	0x20000ed4
 8008018:	200009fc 	.word	0x200009fc
 800801c:	200009f8 	.word	0x200009f8
 8008020:	20000ee0 	.word	0x20000ee0
 8008024:	20000edc 	.word	0x20000edc
 8008028:	e000ed04 	.word	0xe000ed04

0800802c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800802c:	b480      	push	{r7}
 800802e:	b083      	sub	sp, #12
 8008030:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008032:	4b05      	ldr	r3, [pc, #20]	@ (8008048 <xTaskGetTickCount+0x1c>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008038:	687b      	ldr	r3, [r7, #4]
}
 800803a:	4618      	mov	r0, r3
 800803c:	370c      	adds	r7, #12
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr
 8008046:	bf00      	nop
 8008048:	20000ed0 	.word	0x20000ed0

0800804c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b086      	sub	sp, #24
 8008050:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008052:	2300      	movs	r3, #0
 8008054:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008056:	4b4f      	ldr	r3, [pc, #316]	@ (8008194 <xTaskIncrementTick+0x148>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	2b00      	cmp	r3, #0
 800805c:	f040 8090 	bne.w	8008180 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008060:	4b4d      	ldr	r3, [pc, #308]	@ (8008198 <xTaskIncrementTick+0x14c>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	3301      	adds	r3, #1
 8008066:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008068:	4a4b      	ldr	r2, [pc, #300]	@ (8008198 <xTaskIncrementTick+0x14c>)
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d121      	bne.n	80080b8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008074:	4b49      	ldr	r3, [pc, #292]	@ (800819c <xTaskIncrementTick+0x150>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d00b      	beq.n	8008096 <xTaskIncrementTick+0x4a>
	__asm volatile
 800807e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008082:	f383 8811 	msr	BASEPRI, r3
 8008086:	f3bf 8f6f 	isb	sy
 800808a:	f3bf 8f4f 	dsb	sy
 800808e:	603b      	str	r3, [r7, #0]
}
 8008090:	bf00      	nop
 8008092:	bf00      	nop
 8008094:	e7fd      	b.n	8008092 <xTaskIncrementTick+0x46>
 8008096:	4b41      	ldr	r3, [pc, #260]	@ (800819c <xTaskIncrementTick+0x150>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	60fb      	str	r3, [r7, #12]
 800809c:	4b40      	ldr	r3, [pc, #256]	@ (80081a0 <xTaskIncrementTick+0x154>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a3e      	ldr	r2, [pc, #248]	@ (800819c <xTaskIncrementTick+0x150>)
 80080a2:	6013      	str	r3, [r2, #0]
 80080a4:	4a3e      	ldr	r2, [pc, #248]	@ (80081a0 <xTaskIncrementTick+0x154>)
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	6013      	str	r3, [r2, #0]
 80080aa:	4b3e      	ldr	r3, [pc, #248]	@ (80081a4 <xTaskIncrementTick+0x158>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	3301      	adds	r3, #1
 80080b0:	4a3c      	ldr	r2, [pc, #240]	@ (80081a4 <xTaskIncrementTick+0x158>)
 80080b2:	6013      	str	r3, [r2, #0]
 80080b4:	f000 fae2 	bl	800867c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80080b8:	4b3b      	ldr	r3, [pc, #236]	@ (80081a8 <xTaskIncrementTick+0x15c>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	693a      	ldr	r2, [r7, #16]
 80080be:	429a      	cmp	r2, r3
 80080c0:	d349      	bcc.n	8008156 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080c2:	4b36      	ldr	r3, [pc, #216]	@ (800819c <xTaskIncrementTick+0x150>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d104      	bne.n	80080d6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080cc:	4b36      	ldr	r3, [pc, #216]	@ (80081a8 <xTaskIncrementTick+0x15c>)
 80080ce:	f04f 32ff 	mov.w	r2, #4294967295
 80080d2:	601a      	str	r2, [r3, #0]
					break;
 80080d4:	e03f      	b.n	8008156 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080d6:	4b31      	ldr	r3, [pc, #196]	@ (800819c <xTaskIncrementTick+0x150>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	68db      	ldr	r3, [r3, #12]
 80080dc:	68db      	ldr	r3, [r3, #12]
 80080de:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80080e6:	693a      	ldr	r2, [r7, #16]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d203      	bcs.n	80080f6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80080ee:	4a2e      	ldr	r2, [pc, #184]	@ (80081a8 <xTaskIncrementTick+0x15c>)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80080f4:	e02f      	b.n	8008156 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	3304      	adds	r3, #4
 80080fa:	4618      	mov	r0, r3
 80080fc:	f7fe ff62 	bl	8006fc4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008104:	2b00      	cmp	r3, #0
 8008106:	d004      	beq.n	8008112 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	3318      	adds	r3, #24
 800810c:	4618      	mov	r0, r3
 800810e:	f7fe ff59 	bl	8006fc4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008116:	4b25      	ldr	r3, [pc, #148]	@ (80081ac <xTaskIncrementTick+0x160>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	429a      	cmp	r2, r3
 800811c:	d903      	bls.n	8008126 <xTaskIncrementTick+0xda>
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008122:	4a22      	ldr	r2, [pc, #136]	@ (80081ac <xTaskIncrementTick+0x160>)
 8008124:	6013      	str	r3, [r2, #0]
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800812a:	4613      	mov	r3, r2
 800812c:	009b      	lsls	r3, r3, #2
 800812e:	4413      	add	r3, r2
 8008130:	009b      	lsls	r3, r3, #2
 8008132:	4a1f      	ldr	r2, [pc, #124]	@ (80081b0 <xTaskIncrementTick+0x164>)
 8008134:	441a      	add	r2, r3
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	3304      	adds	r3, #4
 800813a:	4619      	mov	r1, r3
 800813c:	4610      	mov	r0, r2
 800813e:	f7fe fee4 	bl	8006f0a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008146:	4b1b      	ldr	r3, [pc, #108]	@ (80081b4 <xTaskIncrementTick+0x168>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800814c:	429a      	cmp	r2, r3
 800814e:	d3b8      	bcc.n	80080c2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008150:	2301      	movs	r3, #1
 8008152:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008154:	e7b5      	b.n	80080c2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008156:	4b17      	ldr	r3, [pc, #92]	@ (80081b4 <xTaskIncrementTick+0x168>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800815c:	4914      	ldr	r1, [pc, #80]	@ (80081b0 <xTaskIncrementTick+0x164>)
 800815e:	4613      	mov	r3, r2
 8008160:	009b      	lsls	r3, r3, #2
 8008162:	4413      	add	r3, r2
 8008164:	009b      	lsls	r3, r3, #2
 8008166:	440b      	add	r3, r1
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	2b01      	cmp	r3, #1
 800816c:	d901      	bls.n	8008172 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800816e:	2301      	movs	r3, #1
 8008170:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008172:	4b11      	ldr	r3, [pc, #68]	@ (80081b8 <xTaskIncrementTick+0x16c>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d007      	beq.n	800818a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800817a:	2301      	movs	r3, #1
 800817c:	617b      	str	r3, [r7, #20]
 800817e:	e004      	b.n	800818a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008180:	4b0e      	ldr	r3, [pc, #56]	@ (80081bc <xTaskIncrementTick+0x170>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	3301      	adds	r3, #1
 8008186:	4a0d      	ldr	r2, [pc, #52]	@ (80081bc <xTaskIncrementTick+0x170>)
 8008188:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800818a:	697b      	ldr	r3, [r7, #20]
}
 800818c:	4618      	mov	r0, r3
 800818e:	3718      	adds	r7, #24
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}
 8008194:	20000ef4 	.word	0x20000ef4
 8008198:	20000ed0 	.word	0x20000ed0
 800819c:	20000e84 	.word	0x20000e84
 80081a0:	20000e88 	.word	0x20000e88
 80081a4:	20000ee4 	.word	0x20000ee4
 80081a8:	20000eec 	.word	0x20000eec
 80081ac:	20000ed4 	.word	0x20000ed4
 80081b0:	200009fc 	.word	0x200009fc
 80081b4:	200009f8 	.word	0x200009f8
 80081b8:	20000ee0 	.word	0x20000ee0
 80081bc:	20000edc 	.word	0x20000edc

080081c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80081c0:	b480      	push	{r7}
 80081c2:	b085      	sub	sp, #20
 80081c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80081c6:	4b2b      	ldr	r3, [pc, #172]	@ (8008274 <vTaskSwitchContext+0xb4>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d003      	beq.n	80081d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80081ce:	4b2a      	ldr	r3, [pc, #168]	@ (8008278 <vTaskSwitchContext+0xb8>)
 80081d0:	2201      	movs	r2, #1
 80081d2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80081d4:	e047      	b.n	8008266 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80081d6:	4b28      	ldr	r3, [pc, #160]	@ (8008278 <vTaskSwitchContext+0xb8>)
 80081d8:	2200      	movs	r2, #0
 80081da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081dc:	4b27      	ldr	r3, [pc, #156]	@ (800827c <vTaskSwitchContext+0xbc>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	60fb      	str	r3, [r7, #12]
 80081e2:	e011      	b.n	8008208 <vTaskSwitchContext+0x48>
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d10b      	bne.n	8008202 <vTaskSwitchContext+0x42>
	__asm volatile
 80081ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ee:	f383 8811 	msr	BASEPRI, r3
 80081f2:	f3bf 8f6f 	isb	sy
 80081f6:	f3bf 8f4f 	dsb	sy
 80081fa:	607b      	str	r3, [r7, #4]
}
 80081fc:	bf00      	nop
 80081fe:	bf00      	nop
 8008200:	e7fd      	b.n	80081fe <vTaskSwitchContext+0x3e>
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	3b01      	subs	r3, #1
 8008206:	60fb      	str	r3, [r7, #12]
 8008208:	491d      	ldr	r1, [pc, #116]	@ (8008280 <vTaskSwitchContext+0xc0>)
 800820a:	68fa      	ldr	r2, [r7, #12]
 800820c:	4613      	mov	r3, r2
 800820e:	009b      	lsls	r3, r3, #2
 8008210:	4413      	add	r3, r2
 8008212:	009b      	lsls	r3, r3, #2
 8008214:	440b      	add	r3, r1
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d0e3      	beq.n	80081e4 <vTaskSwitchContext+0x24>
 800821c:	68fa      	ldr	r2, [r7, #12]
 800821e:	4613      	mov	r3, r2
 8008220:	009b      	lsls	r3, r3, #2
 8008222:	4413      	add	r3, r2
 8008224:	009b      	lsls	r3, r3, #2
 8008226:	4a16      	ldr	r2, [pc, #88]	@ (8008280 <vTaskSwitchContext+0xc0>)
 8008228:	4413      	add	r3, r2
 800822a:	60bb      	str	r3, [r7, #8]
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	685b      	ldr	r3, [r3, #4]
 8008230:	685a      	ldr	r2, [r3, #4]
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	605a      	str	r2, [r3, #4]
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	685a      	ldr	r2, [r3, #4]
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	3308      	adds	r3, #8
 800823e:	429a      	cmp	r2, r3
 8008240:	d104      	bne.n	800824c <vTaskSwitchContext+0x8c>
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	685a      	ldr	r2, [r3, #4]
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	605a      	str	r2, [r3, #4]
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	68db      	ldr	r3, [r3, #12]
 8008252:	4a0c      	ldr	r2, [pc, #48]	@ (8008284 <vTaskSwitchContext+0xc4>)
 8008254:	6013      	str	r3, [r2, #0]
 8008256:	4a09      	ldr	r2, [pc, #36]	@ (800827c <vTaskSwitchContext+0xbc>)
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800825c:	4b09      	ldr	r3, [pc, #36]	@ (8008284 <vTaskSwitchContext+0xc4>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	3354      	adds	r3, #84	@ 0x54
 8008262:	4a09      	ldr	r2, [pc, #36]	@ (8008288 <vTaskSwitchContext+0xc8>)
 8008264:	6013      	str	r3, [r2, #0]
}
 8008266:	bf00      	nop
 8008268:	3714      	adds	r7, #20
 800826a:	46bd      	mov	sp, r7
 800826c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008270:	4770      	bx	lr
 8008272:	bf00      	nop
 8008274:	20000ef4 	.word	0x20000ef4
 8008278:	20000ee0 	.word	0x20000ee0
 800827c:	20000ed4 	.word	0x20000ed4
 8008280:	200009fc 	.word	0x200009fc
 8008284:	200009f8 	.word	0x200009f8
 8008288:	20000010 	.word	0x20000010

0800828c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b084      	sub	sp, #16
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d10b      	bne.n	80082b4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800829c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a0:	f383 8811 	msr	BASEPRI, r3
 80082a4:	f3bf 8f6f 	isb	sy
 80082a8:	f3bf 8f4f 	dsb	sy
 80082ac:	60fb      	str	r3, [r7, #12]
}
 80082ae:	bf00      	nop
 80082b0:	bf00      	nop
 80082b2:	e7fd      	b.n	80082b0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80082b4:	4b07      	ldr	r3, [pc, #28]	@ (80082d4 <vTaskPlaceOnEventList+0x48>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	3318      	adds	r3, #24
 80082ba:	4619      	mov	r1, r3
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f7fe fe48 	bl	8006f52 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80082c2:	2101      	movs	r1, #1
 80082c4:	6838      	ldr	r0, [r7, #0]
 80082c6:	f000 fa87 	bl	80087d8 <prvAddCurrentTaskToDelayedList>
}
 80082ca:	bf00      	nop
 80082cc:	3710      	adds	r7, #16
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
 80082d2:	bf00      	nop
 80082d4:	200009f8 	.word	0x200009f8

080082d8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b086      	sub	sp, #24
 80082dc:	af00      	add	r7, sp, #0
 80082de:	60f8      	str	r0, [r7, #12]
 80082e0:	60b9      	str	r1, [r7, #8]
 80082e2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d10b      	bne.n	8008302 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80082ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ee:	f383 8811 	msr	BASEPRI, r3
 80082f2:	f3bf 8f6f 	isb	sy
 80082f6:	f3bf 8f4f 	dsb	sy
 80082fa:	617b      	str	r3, [r7, #20]
}
 80082fc:	bf00      	nop
 80082fe:	bf00      	nop
 8008300:	e7fd      	b.n	80082fe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008302:	4b0a      	ldr	r3, [pc, #40]	@ (800832c <vTaskPlaceOnEventListRestricted+0x54>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	3318      	adds	r3, #24
 8008308:	4619      	mov	r1, r3
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	f7fe fdfd 	bl	8006f0a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d002      	beq.n	800831c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008316:	f04f 33ff 	mov.w	r3, #4294967295
 800831a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800831c:	6879      	ldr	r1, [r7, #4]
 800831e:	68b8      	ldr	r0, [r7, #8]
 8008320:	f000 fa5a 	bl	80087d8 <prvAddCurrentTaskToDelayedList>
	}
 8008324:	bf00      	nop
 8008326:	3718      	adds	r7, #24
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}
 800832c:	200009f8 	.word	0x200009f8

08008330 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b086      	sub	sp, #24
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	68db      	ldr	r3, [r3, #12]
 800833e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d10b      	bne.n	800835e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800834a:	f383 8811 	msr	BASEPRI, r3
 800834e:	f3bf 8f6f 	isb	sy
 8008352:	f3bf 8f4f 	dsb	sy
 8008356:	60fb      	str	r3, [r7, #12]
}
 8008358:	bf00      	nop
 800835a:	bf00      	nop
 800835c:	e7fd      	b.n	800835a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	3318      	adds	r3, #24
 8008362:	4618      	mov	r0, r3
 8008364:	f7fe fe2e 	bl	8006fc4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008368:	4b1d      	ldr	r3, [pc, #116]	@ (80083e0 <xTaskRemoveFromEventList+0xb0>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d11d      	bne.n	80083ac <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	3304      	adds	r3, #4
 8008374:	4618      	mov	r0, r3
 8008376:	f7fe fe25 	bl	8006fc4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800837e:	4b19      	ldr	r3, [pc, #100]	@ (80083e4 <xTaskRemoveFromEventList+0xb4>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	429a      	cmp	r2, r3
 8008384:	d903      	bls.n	800838e <xTaskRemoveFromEventList+0x5e>
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800838a:	4a16      	ldr	r2, [pc, #88]	@ (80083e4 <xTaskRemoveFromEventList+0xb4>)
 800838c:	6013      	str	r3, [r2, #0]
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008392:	4613      	mov	r3, r2
 8008394:	009b      	lsls	r3, r3, #2
 8008396:	4413      	add	r3, r2
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	4a13      	ldr	r2, [pc, #76]	@ (80083e8 <xTaskRemoveFromEventList+0xb8>)
 800839c:	441a      	add	r2, r3
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	3304      	adds	r3, #4
 80083a2:	4619      	mov	r1, r3
 80083a4:	4610      	mov	r0, r2
 80083a6:	f7fe fdb0 	bl	8006f0a <vListInsertEnd>
 80083aa:	e005      	b.n	80083b8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80083ac:	693b      	ldr	r3, [r7, #16]
 80083ae:	3318      	adds	r3, #24
 80083b0:	4619      	mov	r1, r3
 80083b2:	480e      	ldr	r0, [pc, #56]	@ (80083ec <xTaskRemoveFromEventList+0xbc>)
 80083b4:	f7fe fda9 	bl	8006f0a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083bc:	4b0c      	ldr	r3, [pc, #48]	@ (80083f0 <xTaskRemoveFromEventList+0xc0>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d905      	bls.n	80083d2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80083c6:	2301      	movs	r3, #1
 80083c8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80083ca:	4b0a      	ldr	r3, [pc, #40]	@ (80083f4 <xTaskRemoveFromEventList+0xc4>)
 80083cc:	2201      	movs	r2, #1
 80083ce:	601a      	str	r2, [r3, #0]
 80083d0:	e001      	b.n	80083d6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80083d2:	2300      	movs	r3, #0
 80083d4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80083d6:	697b      	ldr	r3, [r7, #20]
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3718      	adds	r7, #24
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}
 80083e0:	20000ef4 	.word	0x20000ef4
 80083e4:	20000ed4 	.word	0x20000ed4
 80083e8:	200009fc 	.word	0x200009fc
 80083ec:	20000e8c 	.word	0x20000e8c
 80083f0:	200009f8 	.word	0x200009f8
 80083f4:	20000ee0 	.word	0x20000ee0

080083f8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80083f8:	b480      	push	{r7}
 80083fa:	b083      	sub	sp, #12
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008400:	4b06      	ldr	r3, [pc, #24]	@ (800841c <vTaskInternalSetTimeOutState+0x24>)
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008408:	4b05      	ldr	r3, [pc, #20]	@ (8008420 <vTaskInternalSetTimeOutState+0x28>)
 800840a:	681a      	ldr	r2, [r3, #0]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	605a      	str	r2, [r3, #4]
}
 8008410:	bf00      	nop
 8008412:	370c      	adds	r7, #12
 8008414:	46bd      	mov	sp, r7
 8008416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841a:	4770      	bx	lr
 800841c:	20000ee4 	.word	0x20000ee4
 8008420:	20000ed0 	.word	0x20000ed0

08008424 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b088      	sub	sp, #32
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d10b      	bne.n	800844c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008438:	f383 8811 	msr	BASEPRI, r3
 800843c:	f3bf 8f6f 	isb	sy
 8008440:	f3bf 8f4f 	dsb	sy
 8008444:	613b      	str	r3, [r7, #16]
}
 8008446:	bf00      	nop
 8008448:	bf00      	nop
 800844a:	e7fd      	b.n	8008448 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d10b      	bne.n	800846a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008456:	f383 8811 	msr	BASEPRI, r3
 800845a:	f3bf 8f6f 	isb	sy
 800845e:	f3bf 8f4f 	dsb	sy
 8008462:	60fb      	str	r3, [r7, #12]
}
 8008464:	bf00      	nop
 8008466:	bf00      	nop
 8008468:	e7fd      	b.n	8008466 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800846a:	f000 fe95 	bl	8009198 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800846e:	4b1d      	ldr	r3, [pc, #116]	@ (80084e4 <xTaskCheckForTimeOut+0xc0>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	69ba      	ldr	r2, [r7, #24]
 800847a:	1ad3      	subs	r3, r2, r3
 800847c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008486:	d102      	bne.n	800848e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008488:	2300      	movs	r3, #0
 800848a:	61fb      	str	r3, [r7, #28]
 800848c:	e023      	b.n	80084d6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681a      	ldr	r2, [r3, #0]
 8008492:	4b15      	ldr	r3, [pc, #84]	@ (80084e8 <xTaskCheckForTimeOut+0xc4>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	429a      	cmp	r2, r3
 8008498:	d007      	beq.n	80084aa <xTaskCheckForTimeOut+0x86>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	69ba      	ldr	r2, [r7, #24]
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d302      	bcc.n	80084aa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80084a4:	2301      	movs	r3, #1
 80084a6:	61fb      	str	r3, [r7, #28]
 80084a8:	e015      	b.n	80084d6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	697a      	ldr	r2, [r7, #20]
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d20b      	bcs.n	80084cc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	1ad2      	subs	r2, r2, r3
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f7ff ff99 	bl	80083f8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80084c6:	2300      	movs	r3, #0
 80084c8:	61fb      	str	r3, [r7, #28]
 80084ca:	e004      	b.n	80084d6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	2200      	movs	r2, #0
 80084d0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80084d2:	2301      	movs	r3, #1
 80084d4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80084d6:	f000 fe91 	bl	80091fc <vPortExitCritical>

	return xReturn;
 80084da:	69fb      	ldr	r3, [r7, #28]
}
 80084dc:	4618      	mov	r0, r3
 80084de:	3720      	adds	r7, #32
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}
 80084e4:	20000ed0 	.word	0x20000ed0
 80084e8:	20000ee4 	.word	0x20000ee4

080084ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80084ec:	b480      	push	{r7}
 80084ee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80084f0:	4b03      	ldr	r3, [pc, #12]	@ (8008500 <vTaskMissedYield+0x14>)
 80084f2:	2201      	movs	r2, #1
 80084f4:	601a      	str	r2, [r3, #0]
}
 80084f6:	bf00      	nop
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr
 8008500:	20000ee0 	.word	0x20000ee0

08008504 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b082      	sub	sp, #8
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800850c:	f000 f852 	bl	80085b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008510:	4b06      	ldr	r3, [pc, #24]	@ (800852c <prvIdleTask+0x28>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	2b01      	cmp	r3, #1
 8008516:	d9f9      	bls.n	800850c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008518:	4b05      	ldr	r3, [pc, #20]	@ (8008530 <prvIdleTask+0x2c>)
 800851a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800851e:	601a      	str	r2, [r3, #0]
 8008520:	f3bf 8f4f 	dsb	sy
 8008524:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008528:	e7f0      	b.n	800850c <prvIdleTask+0x8>
 800852a:	bf00      	nop
 800852c:	200009fc 	.word	0x200009fc
 8008530:	e000ed04 	.word	0xe000ed04

08008534 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b082      	sub	sp, #8
 8008538:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800853a:	2300      	movs	r3, #0
 800853c:	607b      	str	r3, [r7, #4]
 800853e:	e00c      	b.n	800855a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008540:	687a      	ldr	r2, [r7, #4]
 8008542:	4613      	mov	r3, r2
 8008544:	009b      	lsls	r3, r3, #2
 8008546:	4413      	add	r3, r2
 8008548:	009b      	lsls	r3, r3, #2
 800854a:	4a12      	ldr	r2, [pc, #72]	@ (8008594 <prvInitialiseTaskLists+0x60>)
 800854c:	4413      	add	r3, r2
 800854e:	4618      	mov	r0, r3
 8008550:	f7fe fcae 	bl	8006eb0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	3301      	adds	r3, #1
 8008558:	607b      	str	r3, [r7, #4]
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2b37      	cmp	r3, #55	@ 0x37
 800855e:	d9ef      	bls.n	8008540 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008560:	480d      	ldr	r0, [pc, #52]	@ (8008598 <prvInitialiseTaskLists+0x64>)
 8008562:	f7fe fca5 	bl	8006eb0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008566:	480d      	ldr	r0, [pc, #52]	@ (800859c <prvInitialiseTaskLists+0x68>)
 8008568:	f7fe fca2 	bl	8006eb0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800856c:	480c      	ldr	r0, [pc, #48]	@ (80085a0 <prvInitialiseTaskLists+0x6c>)
 800856e:	f7fe fc9f 	bl	8006eb0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008572:	480c      	ldr	r0, [pc, #48]	@ (80085a4 <prvInitialiseTaskLists+0x70>)
 8008574:	f7fe fc9c 	bl	8006eb0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008578:	480b      	ldr	r0, [pc, #44]	@ (80085a8 <prvInitialiseTaskLists+0x74>)
 800857a:	f7fe fc99 	bl	8006eb0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800857e:	4b0b      	ldr	r3, [pc, #44]	@ (80085ac <prvInitialiseTaskLists+0x78>)
 8008580:	4a05      	ldr	r2, [pc, #20]	@ (8008598 <prvInitialiseTaskLists+0x64>)
 8008582:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008584:	4b0a      	ldr	r3, [pc, #40]	@ (80085b0 <prvInitialiseTaskLists+0x7c>)
 8008586:	4a05      	ldr	r2, [pc, #20]	@ (800859c <prvInitialiseTaskLists+0x68>)
 8008588:	601a      	str	r2, [r3, #0]
}
 800858a:	bf00      	nop
 800858c:	3708      	adds	r7, #8
 800858e:	46bd      	mov	sp, r7
 8008590:	bd80      	pop	{r7, pc}
 8008592:	bf00      	nop
 8008594:	200009fc 	.word	0x200009fc
 8008598:	20000e5c 	.word	0x20000e5c
 800859c:	20000e70 	.word	0x20000e70
 80085a0:	20000e8c 	.word	0x20000e8c
 80085a4:	20000ea0 	.word	0x20000ea0
 80085a8:	20000eb8 	.word	0x20000eb8
 80085ac:	20000e84 	.word	0x20000e84
 80085b0:	20000e88 	.word	0x20000e88

080085b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b082      	sub	sp, #8
 80085b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80085ba:	e019      	b.n	80085f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80085bc:	f000 fdec 	bl	8009198 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085c0:	4b10      	ldr	r3, [pc, #64]	@ (8008604 <prvCheckTasksWaitingTermination+0x50>)
 80085c2:	68db      	ldr	r3, [r3, #12]
 80085c4:	68db      	ldr	r3, [r3, #12]
 80085c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	3304      	adds	r3, #4
 80085cc:	4618      	mov	r0, r3
 80085ce:	f7fe fcf9 	bl	8006fc4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80085d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008608 <prvCheckTasksWaitingTermination+0x54>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	3b01      	subs	r3, #1
 80085d8:	4a0b      	ldr	r2, [pc, #44]	@ (8008608 <prvCheckTasksWaitingTermination+0x54>)
 80085da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80085dc:	4b0b      	ldr	r3, [pc, #44]	@ (800860c <prvCheckTasksWaitingTermination+0x58>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	3b01      	subs	r3, #1
 80085e2:	4a0a      	ldr	r2, [pc, #40]	@ (800860c <prvCheckTasksWaitingTermination+0x58>)
 80085e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80085e6:	f000 fe09 	bl	80091fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f000 f810 	bl	8008610 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80085f0:	4b06      	ldr	r3, [pc, #24]	@ (800860c <prvCheckTasksWaitingTermination+0x58>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d1e1      	bne.n	80085bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80085f8:	bf00      	nop
 80085fa:	bf00      	nop
 80085fc:	3708      	adds	r7, #8
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
 8008602:	bf00      	nop
 8008604:	20000ea0 	.word	0x20000ea0
 8008608:	20000ecc 	.word	0x20000ecc
 800860c:	20000eb4 	.word	0x20000eb4

08008610 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008610:	b580      	push	{r7, lr}
 8008612:	b084      	sub	sp, #16
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	3354      	adds	r3, #84	@ 0x54
 800861c:	4618      	mov	r0, r3
 800861e:	f001 f8d3 	bl	80097c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008628:	2b00      	cmp	r3, #0
 800862a:	d108      	bne.n	800863e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008630:	4618      	mov	r0, r3
 8008632:	f000 ffa1 	bl	8009578 <vPortFree>
				vPortFree( pxTCB );
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f000 ff9e 	bl	8009578 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800863c:	e019      	b.n	8008672 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008644:	2b01      	cmp	r3, #1
 8008646:	d103      	bne.n	8008650 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 ff95 	bl	8009578 <vPortFree>
	}
 800864e:	e010      	b.n	8008672 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008656:	2b02      	cmp	r3, #2
 8008658:	d00b      	beq.n	8008672 <prvDeleteTCB+0x62>
	__asm volatile
 800865a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800865e:	f383 8811 	msr	BASEPRI, r3
 8008662:	f3bf 8f6f 	isb	sy
 8008666:	f3bf 8f4f 	dsb	sy
 800866a:	60fb      	str	r3, [r7, #12]
}
 800866c:	bf00      	nop
 800866e:	bf00      	nop
 8008670:	e7fd      	b.n	800866e <prvDeleteTCB+0x5e>
	}
 8008672:	bf00      	nop
 8008674:	3710      	adds	r7, #16
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}
	...

0800867c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800867c:	b480      	push	{r7}
 800867e:	b083      	sub	sp, #12
 8008680:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008682:	4b0c      	ldr	r3, [pc, #48]	@ (80086b4 <prvResetNextTaskUnblockTime+0x38>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d104      	bne.n	8008696 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800868c:	4b0a      	ldr	r3, [pc, #40]	@ (80086b8 <prvResetNextTaskUnblockTime+0x3c>)
 800868e:	f04f 32ff 	mov.w	r2, #4294967295
 8008692:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008694:	e008      	b.n	80086a8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008696:	4b07      	ldr	r3, [pc, #28]	@ (80086b4 <prvResetNextTaskUnblockTime+0x38>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	68db      	ldr	r3, [r3, #12]
 800869c:	68db      	ldr	r3, [r3, #12]
 800869e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	4a04      	ldr	r2, [pc, #16]	@ (80086b8 <prvResetNextTaskUnblockTime+0x3c>)
 80086a6:	6013      	str	r3, [r2, #0]
}
 80086a8:	bf00      	nop
 80086aa:	370c      	adds	r7, #12
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr
 80086b4:	20000e84 	.word	0x20000e84
 80086b8:	20000eec 	.word	0x20000eec

080086bc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80086bc:	b480      	push	{r7}
 80086be:	b083      	sub	sp, #12
 80086c0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80086c2:	4b0b      	ldr	r3, [pc, #44]	@ (80086f0 <xTaskGetSchedulerState+0x34>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d102      	bne.n	80086d0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80086ca:	2301      	movs	r3, #1
 80086cc:	607b      	str	r3, [r7, #4]
 80086ce:	e008      	b.n	80086e2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086d0:	4b08      	ldr	r3, [pc, #32]	@ (80086f4 <xTaskGetSchedulerState+0x38>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d102      	bne.n	80086de <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80086d8:	2302      	movs	r3, #2
 80086da:	607b      	str	r3, [r7, #4]
 80086dc:	e001      	b.n	80086e2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80086de:	2300      	movs	r3, #0
 80086e0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80086e2:	687b      	ldr	r3, [r7, #4]
	}
 80086e4:	4618      	mov	r0, r3
 80086e6:	370c      	adds	r7, #12
 80086e8:	46bd      	mov	sp, r7
 80086ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ee:	4770      	bx	lr
 80086f0:	20000ed8 	.word	0x20000ed8
 80086f4:	20000ef4 	.word	0x20000ef4

080086f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b086      	sub	sp, #24
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008704:	2300      	movs	r3, #0
 8008706:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d058      	beq.n	80087c0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800870e:	4b2f      	ldr	r3, [pc, #188]	@ (80087cc <xTaskPriorityDisinherit+0xd4>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	693a      	ldr	r2, [r7, #16]
 8008714:	429a      	cmp	r2, r3
 8008716:	d00b      	beq.n	8008730 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800871c:	f383 8811 	msr	BASEPRI, r3
 8008720:	f3bf 8f6f 	isb	sy
 8008724:	f3bf 8f4f 	dsb	sy
 8008728:	60fb      	str	r3, [r7, #12]
}
 800872a:	bf00      	nop
 800872c:	bf00      	nop
 800872e:	e7fd      	b.n	800872c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008734:	2b00      	cmp	r3, #0
 8008736:	d10b      	bne.n	8008750 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800873c:	f383 8811 	msr	BASEPRI, r3
 8008740:	f3bf 8f6f 	isb	sy
 8008744:	f3bf 8f4f 	dsb	sy
 8008748:	60bb      	str	r3, [r7, #8]
}
 800874a:	bf00      	nop
 800874c:	bf00      	nop
 800874e:	e7fd      	b.n	800874c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008754:	1e5a      	subs	r2, r3, #1
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008762:	429a      	cmp	r2, r3
 8008764:	d02c      	beq.n	80087c0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800876a:	2b00      	cmp	r3, #0
 800876c:	d128      	bne.n	80087c0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	3304      	adds	r3, #4
 8008772:	4618      	mov	r0, r3
 8008774:	f7fe fc26 	bl	8006fc4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008784:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008788:	693b      	ldr	r3, [r7, #16]
 800878a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800878c:	693b      	ldr	r3, [r7, #16]
 800878e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008790:	4b0f      	ldr	r3, [pc, #60]	@ (80087d0 <xTaskPriorityDisinherit+0xd8>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	429a      	cmp	r2, r3
 8008796:	d903      	bls.n	80087a0 <xTaskPriorityDisinherit+0xa8>
 8008798:	693b      	ldr	r3, [r7, #16]
 800879a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800879c:	4a0c      	ldr	r2, [pc, #48]	@ (80087d0 <xTaskPriorityDisinherit+0xd8>)
 800879e:	6013      	str	r3, [r2, #0]
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087a4:	4613      	mov	r3, r2
 80087a6:	009b      	lsls	r3, r3, #2
 80087a8:	4413      	add	r3, r2
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	4a09      	ldr	r2, [pc, #36]	@ (80087d4 <xTaskPriorityDisinherit+0xdc>)
 80087ae:	441a      	add	r2, r3
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	3304      	adds	r3, #4
 80087b4:	4619      	mov	r1, r3
 80087b6:	4610      	mov	r0, r2
 80087b8:	f7fe fba7 	bl	8006f0a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80087bc:	2301      	movs	r3, #1
 80087be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80087c0:	697b      	ldr	r3, [r7, #20]
	}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3718      	adds	r7, #24
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}
 80087ca:	bf00      	nop
 80087cc:	200009f8 	.word	0x200009f8
 80087d0:	20000ed4 	.word	0x20000ed4
 80087d4:	200009fc 	.word	0x200009fc

080087d8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b084      	sub	sp, #16
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
 80087e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80087e2:	4b21      	ldr	r3, [pc, #132]	@ (8008868 <prvAddCurrentTaskToDelayedList+0x90>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087e8:	4b20      	ldr	r3, [pc, #128]	@ (800886c <prvAddCurrentTaskToDelayedList+0x94>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	3304      	adds	r3, #4
 80087ee:	4618      	mov	r0, r3
 80087f0:	f7fe fbe8 	bl	8006fc4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087fa:	d10a      	bne.n	8008812 <prvAddCurrentTaskToDelayedList+0x3a>
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d007      	beq.n	8008812 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008802:	4b1a      	ldr	r3, [pc, #104]	@ (800886c <prvAddCurrentTaskToDelayedList+0x94>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	3304      	adds	r3, #4
 8008808:	4619      	mov	r1, r3
 800880a:	4819      	ldr	r0, [pc, #100]	@ (8008870 <prvAddCurrentTaskToDelayedList+0x98>)
 800880c:	f7fe fb7d 	bl	8006f0a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008810:	e026      	b.n	8008860 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008812:	68fa      	ldr	r2, [r7, #12]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	4413      	add	r3, r2
 8008818:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800881a:	4b14      	ldr	r3, [pc, #80]	@ (800886c <prvAddCurrentTaskToDelayedList+0x94>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	68ba      	ldr	r2, [r7, #8]
 8008820:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008822:	68ba      	ldr	r2, [r7, #8]
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	429a      	cmp	r2, r3
 8008828:	d209      	bcs.n	800883e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800882a:	4b12      	ldr	r3, [pc, #72]	@ (8008874 <prvAddCurrentTaskToDelayedList+0x9c>)
 800882c:	681a      	ldr	r2, [r3, #0]
 800882e:	4b0f      	ldr	r3, [pc, #60]	@ (800886c <prvAddCurrentTaskToDelayedList+0x94>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	3304      	adds	r3, #4
 8008834:	4619      	mov	r1, r3
 8008836:	4610      	mov	r0, r2
 8008838:	f7fe fb8b 	bl	8006f52 <vListInsert>
}
 800883c:	e010      	b.n	8008860 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800883e:	4b0e      	ldr	r3, [pc, #56]	@ (8008878 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	4b0a      	ldr	r3, [pc, #40]	@ (800886c <prvAddCurrentTaskToDelayedList+0x94>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	3304      	adds	r3, #4
 8008848:	4619      	mov	r1, r3
 800884a:	4610      	mov	r0, r2
 800884c:	f7fe fb81 	bl	8006f52 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008850:	4b0a      	ldr	r3, [pc, #40]	@ (800887c <prvAddCurrentTaskToDelayedList+0xa4>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	68ba      	ldr	r2, [r7, #8]
 8008856:	429a      	cmp	r2, r3
 8008858:	d202      	bcs.n	8008860 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800885a:	4a08      	ldr	r2, [pc, #32]	@ (800887c <prvAddCurrentTaskToDelayedList+0xa4>)
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	6013      	str	r3, [r2, #0]
}
 8008860:	bf00      	nop
 8008862:	3710      	adds	r7, #16
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}
 8008868:	20000ed0 	.word	0x20000ed0
 800886c:	200009f8 	.word	0x200009f8
 8008870:	20000eb8 	.word	0x20000eb8
 8008874:	20000e88 	.word	0x20000e88
 8008878:	20000e84 	.word	0x20000e84
 800887c:	20000eec 	.word	0x20000eec

08008880 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b08a      	sub	sp, #40	@ 0x28
 8008884:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008886:	2300      	movs	r3, #0
 8008888:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800888a:	f000 fb13 	bl	8008eb4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800888e:	4b1d      	ldr	r3, [pc, #116]	@ (8008904 <xTimerCreateTimerTask+0x84>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d021      	beq.n	80088da <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008896:	2300      	movs	r3, #0
 8008898:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800889a:	2300      	movs	r3, #0
 800889c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800889e:	1d3a      	adds	r2, r7, #4
 80088a0:	f107 0108 	add.w	r1, r7, #8
 80088a4:	f107 030c 	add.w	r3, r7, #12
 80088a8:	4618      	mov	r0, r3
 80088aa:	f7fe fae7 	bl	8006e7c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80088ae:	6879      	ldr	r1, [r7, #4]
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	68fa      	ldr	r2, [r7, #12]
 80088b4:	9202      	str	r2, [sp, #8]
 80088b6:	9301      	str	r3, [sp, #4]
 80088b8:	2302      	movs	r3, #2
 80088ba:	9300      	str	r3, [sp, #0]
 80088bc:	2300      	movs	r3, #0
 80088be:	460a      	mov	r2, r1
 80088c0:	4911      	ldr	r1, [pc, #68]	@ (8008908 <xTimerCreateTimerTask+0x88>)
 80088c2:	4812      	ldr	r0, [pc, #72]	@ (800890c <xTimerCreateTimerTask+0x8c>)
 80088c4:	f7ff f8a2 	bl	8007a0c <xTaskCreateStatic>
 80088c8:	4603      	mov	r3, r0
 80088ca:	4a11      	ldr	r2, [pc, #68]	@ (8008910 <xTimerCreateTimerTask+0x90>)
 80088cc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80088ce:	4b10      	ldr	r3, [pc, #64]	@ (8008910 <xTimerCreateTimerTask+0x90>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d001      	beq.n	80088da <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80088d6:	2301      	movs	r3, #1
 80088d8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d10b      	bne.n	80088f8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80088e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e4:	f383 8811 	msr	BASEPRI, r3
 80088e8:	f3bf 8f6f 	isb	sy
 80088ec:	f3bf 8f4f 	dsb	sy
 80088f0:	613b      	str	r3, [r7, #16]
}
 80088f2:	bf00      	nop
 80088f4:	bf00      	nop
 80088f6:	e7fd      	b.n	80088f4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80088f8:	697b      	ldr	r3, [r7, #20]
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3718      	adds	r7, #24
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
 8008902:	bf00      	nop
 8008904:	20000f28 	.word	0x20000f28
 8008908:	080099e0 	.word	0x080099e0
 800890c:	08008a4d 	.word	0x08008a4d
 8008910:	20000f2c 	.word	0x20000f2c

08008914 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b08a      	sub	sp, #40	@ 0x28
 8008918:	af00      	add	r7, sp, #0
 800891a:	60f8      	str	r0, [r7, #12]
 800891c:	60b9      	str	r1, [r7, #8]
 800891e:	607a      	str	r2, [r7, #4]
 8008920:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008922:	2300      	movs	r3, #0
 8008924:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d10b      	bne.n	8008944 <xTimerGenericCommand+0x30>
	__asm volatile
 800892c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008930:	f383 8811 	msr	BASEPRI, r3
 8008934:	f3bf 8f6f 	isb	sy
 8008938:	f3bf 8f4f 	dsb	sy
 800893c:	623b      	str	r3, [r7, #32]
}
 800893e:	bf00      	nop
 8008940:	bf00      	nop
 8008942:	e7fd      	b.n	8008940 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008944:	4b19      	ldr	r3, [pc, #100]	@ (80089ac <xTimerGenericCommand+0x98>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d02a      	beq.n	80089a2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	2b05      	cmp	r3, #5
 800895c:	dc18      	bgt.n	8008990 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800895e:	f7ff fead 	bl	80086bc <xTaskGetSchedulerState>
 8008962:	4603      	mov	r3, r0
 8008964:	2b02      	cmp	r3, #2
 8008966:	d109      	bne.n	800897c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008968:	4b10      	ldr	r3, [pc, #64]	@ (80089ac <xTimerGenericCommand+0x98>)
 800896a:	6818      	ldr	r0, [r3, #0]
 800896c:	f107 0110 	add.w	r1, r7, #16
 8008970:	2300      	movs	r3, #0
 8008972:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008974:	f7fe fc5a 	bl	800722c <xQueueGenericSend>
 8008978:	6278      	str	r0, [r7, #36]	@ 0x24
 800897a:	e012      	b.n	80089a2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800897c:	4b0b      	ldr	r3, [pc, #44]	@ (80089ac <xTimerGenericCommand+0x98>)
 800897e:	6818      	ldr	r0, [r3, #0]
 8008980:	f107 0110 	add.w	r1, r7, #16
 8008984:	2300      	movs	r3, #0
 8008986:	2200      	movs	r2, #0
 8008988:	f7fe fc50 	bl	800722c <xQueueGenericSend>
 800898c:	6278      	str	r0, [r7, #36]	@ 0x24
 800898e:	e008      	b.n	80089a2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008990:	4b06      	ldr	r3, [pc, #24]	@ (80089ac <xTimerGenericCommand+0x98>)
 8008992:	6818      	ldr	r0, [r3, #0]
 8008994:	f107 0110 	add.w	r1, r7, #16
 8008998:	2300      	movs	r3, #0
 800899a:	683a      	ldr	r2, [r7, #0]
 800899c:	f7fe fd48 	bl	8007430 <xQueueGenericSendFromISR>
 80089a0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80089a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	3728      	adds	r7, #40	@ 0x28
 80089a8:	46bd      	mov	sp, r7
 80089aa:	bd80      	pop	{r7, pc}
 80089ac:	20000f28 	.word	0x20000f28

080089b0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b088      	sub	sp, #32
 80089b4:	af02      	add	r7, sp, #8
 80089b6:	6078      	str	r0, [r7, #4]
 80089b8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089ba:	4b23      	ldr	r3, [pc, #140]	@ (8008a48 <prvProcessExpiredTimer+0x98>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	68db      	ldr	r3, [r3, #12]
 80089c0:	68db      	ldr	r3, [r3, #12]
 80089c2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	3304      	adds	r3, #4
 80089c8:	4618      	mov	r0, r3
 80089ca:	f7fe fafb 	bl	8006fc4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089d4:	f003 0304 	and.w	r3, r3, #4
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d023      	beq.n	8008a24 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80089dc:	697b      	ldr	r3, [r7, #20]
 80089de:	699a      	ldr	r2, [r3, #24]
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	18d1      	adds	r1, r2, r3
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	683a      	ldr	r2, [r7, #0]
 80089e8:	6978      	ldr	r0, [r7, #20]
 80089ea:	f000 f8d5 	bl	8008b98 <prvInsertTimerInActiveList>
 80089ee:	4603      	mov	r3, r0
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d020      	beq.n	8008a36 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80089f4:	2300      	movs	r3, #0
 80089f6:	9300      	str	r3, [sp, #0]
 80089f8:	2300      	movs	r3, #0
 80089fa:	687a      	ldr	r2, [r7, #4]
 80089fc:	2100      	movs	r1, #0
 80089fe:	6978      	ldr	r0, [r7, #20]
 8008a00:	f7ff ff88 	bl	8008914 <xTimerGenericCommand>
 8008a04:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d114      	bne.n	8008a36 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a10:	f383 8811 	msr	BASEPRI, r3
 8008a14:	f3bf 8f6f 	isb	sy
 8008a18:	f3bf 8f4f 	dsb	sy
 8008a1c:	60fb      	str	r3, [r7, #12]
}
 8008a1e:	bf00      	nop
 8008a20:	bf00      	nop
 8008a22:	e7fd      	b.n	8008a20 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a2a:	f023 0301 	bic.w	r3, r3, #1
 8008a2e:	b2da      	uxtb	r2, r3
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	6a1b      	ldr	r3, [r3, #32]
 8008a3a:	6978      	ldr	r0, [r7, #20]
 8008a3c:	4798      	blx	r3
}
 8008a3e:	bf00      	nop
 8008a40:	3718      	adds	r7, #24
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}
 8008a46:	bf00      	nop
 8008a48:	20000f20 	.word	0x20000f20

08008a4c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b084      	sub	sp, #16
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008a54:	f107 0308 	add.w	r3, r7, #8
 8008a58:	4618      	mov	r0, r3
 8008a5a:	f000 f859 	bl	8008b10 <prvGetNextExpireTime>
 8008a5e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	4619      	mov	r1, r3
 8008a64:	68f8      	ldr	r0, [r7, #12]
 8008a66:	f000 f805 	bl	8008a74 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008a6a:	f000 f8d7 	bl	8008c1c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008a6e:	bf00      	nop
 8008a70:	e7f0      	b.n	8008a54 <prvTimerTask+0x8>
	...

08008a74 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b084      	sub	sp, #16
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008a7e:	f7ff fa29 	bl	8007ed4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008a82:	f107 0308 	add.w	r3, r7, #8
 8008a86:	4618      	mov	r0, r3
 8008a88:	f000 f866 	bl	8008b58 <prvSampleTimeNow>
 8008a8c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d130      	bne.n	8008af6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d10a      	bne.n	8008ab0 <prvProcessTimerOrBlockTask+0x3c>
 8008a9a:	687a      	ldr	r2, [r7, #4]
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	429a      	cmp	r2, r3
 8008aa0:	d806      	bhi.n	8008ab0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008aa2:	f7ff fa25 	bl	8007ef0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008aa6:	68f9      	ldr	r1, [r7, #12]
 8008aa8:	6878      	ldr	r0, [r7, #4]
 8008aaa:	f7ff ff81 	bl	80089b0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008aae:	e024      	b.n	8008afa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d008      	beq.n	8008ac8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008ab6:	4b13      	ldr	r3, [pc, #76]	@ (8008b04 <prvProcessTimerOrBlockTask+0x90>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d101      	bne.n	8008ac4 <prvProcessTimerOrBlockTask+0x50>
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	e000      	b.n	8008ac6 <prvProcessTimerOrBlockTask+0x52>
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8008b08 <prvProcessTimerOrBlockTask+0x94>)
 8008aca:	6818      	ldr	r0, [r3, #0]
 8008acc:	687a      	ldr	r2, [r7, #4]
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	1ad3      	subs	r3, r2, r3
 8008ad2:	683a      	ldr	r2, [r7, #0]
 8008ad4:	4619      	mov	r1, r3
 8008ad6:	f7fe ff65 	bl	80079a4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008ada:	f7ff fa09 	bl	8007ef0 <xTaskResumeAll>
 8008ade:	4603      	mov	r3, r0
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d10a      	bne.n	8008afa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008ae4:	4b09      	ldr	r3, [pc, #36]	@ (8008b0c <prvProcessTimerOrBlockTask+0x98>)
 8008ae6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008aea:	601a      	str	r2, [r3, #0]
 8008aec:	f3bf 8f4f 	dsb	sy
 8008af0:	f3bf 8f6f 	isb	sy
}
 8008af4:	e001      	b.n	8008afa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008af6:	f7ff f9fb 	bl	8007ef0 <xTaskResumeAll>
}
 8008afa:	bf00      	nop
 8008afc:	3710      	adds	r7, #16
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}
 8008b02:	bf00      	nop
 8008b04:	20000f24 	.word	0x20000f24
 8008b08:	20000f28 	.word	0x20000f28
 8008b0c:	e000ed04 	.word	0xe000ed04

08008b10 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008b10:	b480      	push	{r7}
 8008b12:	b085      	sub	sp, #20
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008b18:	4b0e      	ldr	r3, [pc, #56]	@ (8008b54 <prvGetNextExpireTime+0x44>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d101      	bne.n	8008b26 <prvGetNextExpireTime+0x16>
 8008b22:	2201      	movs	r2, #1
 8008b24:	e000      	b.n	8008b28 <prvGetNextExpireTime+0x18>
 8008b26:	2200      	movs	r2, #0
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d105      	bne.n	8008b40 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008b34:	4b07      	ldr	r3, [pc, #28]	@ (8008b54 <prvGetNextExpireTime+0x44>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	68db      	ldr	r3, [r3, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	60fb      	str	r3, [r7, #12]
 8008b3e:	e001      	b.n	8008b44 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008b40:	2300      	movs	r3, #0
 8008b42:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008b44:	68fb      	ldr	r3, [r7, #12]
}
 8008b46:	4618      	mov	r0, r3
 8008b48:	3714      	adds	r7, #20
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b50:	4770      	bx	lr
 8008b52:	bf00      	nop
 8008b54:	20000f20 	.word	0x20000f20

08008b58 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008b60:	f7ff fa64 	bl	800802c <xTaskGetTickCount>
 8008b64:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008b66:	4b0b      	ldr	r3, [pc, #44]	@ (8008b94 <prvSampleTimeNow+0x3c>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	68fa      	ldr	r2, [r7, #12]
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	d205      	bcs.n	8008b7c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008b70:	f000 f93a 	bl	8008de8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2201      	movs	r2, #1
 8008b78:	601a      	str	r2, [r3, #0]
 8008b7a:	e002      	b.n	8008b82 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008b82:	4a04      	ldr	r2, [pc, #16]	@ (8008b94 <prvSampleTimeNow+0x3c>)
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008b88:	68fb      	ldr	r3, [r7, #12]
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3710      	adds	r7, #16
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}
 8008b92:	bf00      	nop
 8008b94:	20000f30 	.word	0x20000f30

08008b98 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b086      	sub	sp, #24
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	60f8      	str	r0, [r7, #12]
 8008ba0:	60b9      	str	r1, [r7, #8]
 8008ba2:	607a      	str	r2, [r7, #4]
 8008ba4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	68ba      	ldr	r2, [r7, #8]
 8008bae:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	68fa      	ldr	r2, [r7, #12]
 8008bb4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008bb6:	68ba      	ldr	r2, [r7, #8]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	d812      	bhi.n	8008be4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008bbe:	687a      	ldr	r2, [r7, #4]
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	1ad2      	subs	r2, r2, r3
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	699b      	ldr	r3, [r3, #24]
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	d302      	bcc.n	8008bd2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008bcc:	2301      	movs	r3, #1
 8008bce:	617b      	str	r3, [r7, #20]
 8008bd0:	e01b      	b.n	8008c0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008bd2:	4b10      	ldr	r3, [pc, #64]	@ (8008c14 <prvInsertTimerInActiveList+0x7c>)
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	3304      	adds	r3, #4
 8008bda:	4619      	mov	r1, r3
 8008bdc:	4610      	mov	r0, r2
 8008bde:	f7fe f9b8 	bl	8006f52 <vListInsert>
 8008be2:	e012      	b.n	8008c0a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008be4:	687a      	ldr	r2, [r7, #4]
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d206      	bcs.n	8008bfa <prvInsertTimerInActiveList+0x62>
 8008bec:	68ba      	ldr	r2, [r7, #8]
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	429a      	cmp	r2, r3
 8008bf2:	d302      	bcc.n	8008bfa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	617b      	str	r3, [r7, #20]
 8008bf8:	e007      	b.n	8008c0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008bfa:	4b07      	ldr	r3, [pc, #28]	@ (8008c18 <prvInsertTimerInActiveList+0x80>)
 8008bfc:	681a      	ldr	r2, [r3, #0]
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	3304      	adds	r3, #4
 8008c02:	4619      	mov	r1, r3
 8008c04:	4610      	mov	r0, r2
 8008c06:	f7fe f9a4 	bl	8006f52 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008c0a:	697b      	ldr	r3, [r7, #20]
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	3718      	adds	r7, #24
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}
 8008c14:	20000f24 	.word	0x20000f24
 8008c18:	20000f20 	.word	0x20000f20

08008c1c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b08e      	sub	sp, #56	@ 0x38
 8008c20:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008c22:	e0ce      	b.n	8008dc2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	da19      	bge.n	8008c5e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008c2a:	1d3b      	adds	r3, r7, #4
 8008c2c:	3304      	adds	r3, #4
 8008c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d10b      	bne.n	8008c4e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c3a:	f383 8811 	msr	BASEPRI, r3
 8008c3e:	f3bf 8f6f 	isb	sy
 8008c42:	f3bf 8f4f 	dsb	sy
 8008c46:	61fb      	str	r3, [r7, #28]
}
 8008c48:	bf00      	nop
 8008c4a:	bf00      	nop
 8008c4c:	e7fd      	b.n	8008c4a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c54:	6850      	ldr	r0, [r2, #4]
 8008c56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c58:	6892      	ldr	r2, [r2, #8]
 8008c5a:	4611      	mov	r1, r2
 8008c5c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	f2c0 80ae 	blt.w	8008dc2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c6c:	695b      	ldr	r3, [r3, #20]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d004      	beq.n	8008c7c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c74:	3304      	adds	r3, #4
 8008c76:	4618      	mov	r0, r3
 8008c78:	f7fe f9a4 	bl	8006fc4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008c7c:	463b      	mov	r3, r7
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f7ff ff6a 	bl	8008b58 <prvSampleTimeNow>
 8008c84:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2b09      	cmp	r3, #9
 8008c8a:	f200 8097 	bhi.w	8008dbc <prvProcessReceivedCommands+0x1a0>
 8008c8e:	a201      	add	r2, pc, #4	@ (adr r2, 8008c94 <prvProcessReceivedCommands+0x78>)
 8008c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c94:	08008cbd 	.word	0x08008cbd
 8008c98:	08008cbd 	.word	0x08008cbd
 8008c9c:	08008cbd 	.word	0x08008cbd
 8008ca0:	08008d33 	.word	0x08008d33
 8008ca4:	08008d47 	.word	0x08008d47
 8008ca8:	08008d93 	.word	0x08008d93
 8008cac:	08008cbd 	.word	0x08008cbd
 8008cb0:	08008cbd 	.word	0x08008cbd
 8008cb4:	08008d33 	.word	0x08008d33
 8008cb8:	08008d47 	.word	0x08008d47
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cbe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008cc2:	f043 0301 	orr.w	r3, r3, #1
 8008cc6:	b2da      	uxtb	r2, r3
 8008cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008cce:	68ba      	ldr	r2, [r7, #8]
 8008cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cd2:	699b      	ldr	r3, [r3, #24]
 8008cd4:	18d1      	adds	r1, r2, r3
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cdc:	f7ff ff5c 	bl	8008b98 <prvInsertTimerInActiveList>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d06c      	beq.n	8008dc0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce8:	6a1b      	ldr	r3, [r3, #32]
 8008cea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cec:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cf0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008cf4:	f003 0304 	and.w	r3, r3, #4
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d061      	beq.n	8008dc0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008cfc:	68ba      	ldr	r2, [r7, #8]
 8008cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d00:	699b      	ldr	r3, [r3, #24]
 8008d02:	441a      	add	r2, r3
 8008d04:	2300      	movs	r3, #0
 8008d06:	9300      	str	r3, [sp, #0]
 8008d08:	2300      	movs	r3, #0
 8008d0a:	2100      	movs	r1, #0
 8008d0c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d0e:	f7ff fe01 	bl	8008914 <xTimerGenericCommand>
 8008d12:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008d14:	6a3b      	ldr	r3, [r7, #32]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d152      	bne.n	8008dc0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d1e:	f383 8811 	msr	BASEPRI, r3
 8008d22:	f3bf 8f6f 	isb	sy
 8008d26:	f3bf 8f4f 	dsb	sy
 8008d2a:	61bb      	str	r3, [r7, #24]
}
 8008d2c:	bf00      	nop
 8008d2e:	bf00      	nop
 8008d30:	e7fd      	b.n	8008d2e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008d38:	f023 0301 	bic.w	r3, r3, #1
 8008d3c:	b2da      	uxtb	r2, r3
 8008d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d40:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008d44:	e03d      	b.n	8008dc2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008d4c:	f043 0301 	orr.w	r3, r3, #1
 8008d50:	b2da      	uxtb	r2, r3
 8008d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d54:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008d58:	68ba      	ldr	r2, [r7, #8]
 8008d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d5c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d60:	699b      	ldr	r3, [r3, #24]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d10b      	bne.n	8008d7e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d6a:	f383 8811 	msr	BASEPRI, r3
 8008d6e:	f3bf 8f6f 	isb	sy
 8008d72:	f3bf 8f4f 	dsb	sy
 8008d76:	617b      	str	r3, [r7, #20]
}
 8008d78:	bf00      	nop
 8008d7a:	bf00      	nop
 8008d7c:	e7fd      	b.n	8008d7a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d80:	699a      	ldr	r2, [r3, #24]
 8008d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d84:	18d1      	adds	r1, r2, r3
 8008d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d8c:	f7ff ff04 	bl	8008b98 <prvInsertTimerInActiveList>
					break;
 8008d90:	e017      	b.n	8008dc2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008d98:	f003 0302 	and.w	r3, r3, #2
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d103      	bne.n	8008da8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008da0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008da2:	f000 fbe9 	bl	8009578 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008da6:	e00c      	b.n	8008dc2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008daa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008dae:	f023 0301 	bic.w	r3, r3, #1
 8008db2:	b2da      	uxtb	r2, r3
 8008db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008db6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008dba:	e002      	b.n	8008dc2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008dbc:	bf00      	nop
 8008dbe:	e000      	b.n	8008dc2 <prvProcessReceivedCommands+0x1a6>
					break;
 8008dc0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008dc2:	4b08      	ldr	r3, [pc, #32]	@ (8008de4 <prvProcessReceivedCommands+0x1c8>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	1d39      	adds	r1, r7, #4
 8008dc8:	2200      	movs	r2, #0
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f7fe fbce 	bl	800756c <xQueueReceive>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	f47f af26 	bne.w	8008c24 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008dd8:	bf00      	nop
 8008dda:	bf00      	nop
 8008ddc:	3730      	adds	r7, #48	@ 0x30
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}
 8008de2:	bf00      	nop
 8008de4:	20000f28 	.word	0x20000f28

08008de8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b088      	sub	sp, #32
 8008dec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008dee:	e049      	b.n	8008e84 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008df0:	4b2e      	ldr	r3, [pc, #184]	@ (8008eac <prvSwitchTimerLists+0xc4>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	68db      	ldr	r3, [r3, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dfa:	4b2c      	ldr	r3, [pc, #176]	@ (8008eac <prvSwitchTimerLists+0xc4>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	68db      	ldr	r3, [r3, #12]
 8008e00:	68db      	ldr	r3, [r3, #12]
 8008e02:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	3304      	adds	r3, #4
 8008e08:	4618      	mov	r0, r3
 8008e0a:	f7fe f8db 	bl	8006fc4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	6a1b      	ldr	r3, [r3, #32]
 8008e12:	68f8      	ldr	r0, [r7, #12]
 8008e14:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e1c:	f003 0304 	and.w	r3, r3, #4
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d02f      	beq.n	8008e84 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	699b      	ldr	r3, [r3, #24]
 8008e28:	693a      	ldr	r2, [r7, #16]
 8008e2a:	4413      	add	r3, r2
 8008e2c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008e2e:	68ba      	ldr	r2, [r7, #8]
 8008e30:	693b      	ldr	r3, [r7, #16]
 8008e32:	429a      	cmp	r2, r3
 8008e34:	d90e      	bls.n	8008e54 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	68ba      	ldr	r2, [r7, #8]
 8008e3a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	68fa      	ldr	r2, [r7, #12]
 8008e40:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008e42:	4b1a      	ldr	r3, [pc, #104]	@ (8008eac <prvSwitchTimerLists+0xc4>)
 8008e44:	681a      	ldr	r2, [r3, #0]
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	3304      	adds	r3, #4
 8008e4a:	4619      	mov	r1, r3
 8008e4c:	4610      	mov	r0, r2
 8008e4e:	f7fe f880 	bl	8006f52 <vListInsert>
 8008e52:	e017      	b.n	8008e84 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008e54:	2300      	movs	r3, #0
 8008e56:	9300      	str	r3, [sp, #0]
 8008e58:	2300      	movs	r3, #0
 8008e5a:	693a      	ldr	r2, [r7, #16]
 8008e5c:	2100      	movs	r1, #0
 8008e5e:	68f8      	ldr	r0, [r7, #12]
 8008e60:	f7ff fd58 	bl	8008914 <xTimerGenericCommand>
 8008e64:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d10b      	bne.n	8008e84 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e70:	f383 8811 	msr	BASEPRI, r3
 8008e74:	f3bf 8f6f 	isb	sy
 8008e78:	f3bf 8f4f 	dsb	sy
 8008e7c:	603b      	str	r3, [r7, #0]
}
 8008e7e:	bf00      	nop
 8008e80:	bf00      	nop
 8008e82:	e7fd      	b.n	8008e80 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008e84:	4b09      	ldr	r3, [pc, #36]	@ (8008eac <prvSwitchTimerLists+0xc4>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d1b0      	bne.n	8008df0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008e8e:	4b07      	ldr	r3, [pc, #28]	@ (8008eac <prvSwitchTimerLists+0xc4>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008e94:	4b06      	ldr	r3, [pc, #24]	@ (8008eb0 <prvSwitchTimerLists+0xc8>)
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	4a04      	ldr	r2, [pc, #16]	@ (8008eac <prvSwitchTimerLists+0xc4>)
 8008e9a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008e9c:	4a04      	ldr	r2, [pc, #16]	@ (8008eb0 <prvSwitchTimerLists+0xc8>)
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	6013      	str	r3, [r2, #0]
}
 8008ea2:	bf00      	nop
 8008ea4:	3718      	adds	r7, #24
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}
 8008eaa:	bf00      	nop
 8008eac:	20000f20 	.word	0x20000f20
 8008eb0:	20000f24 	.word	0x20000f24

08008eb4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b082      	sub	sp, #8
 8008eb8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008eba:	f000 f96d 	bl	8009198 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008ebe:	4b15      	ldr	r3, [pc, #84]	@ (8008f14 <prvCheckForValidListAndQueue+0x60>)
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d120      	bne.n	8008f08 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008ec6:	4814      	ldr	r0, [pc, #80]	@ (8008f18 <prvCheckForValidListAndQueue+0x64>)
 8008ec8:	f7fd fff2 	bl	8006eb0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008ecc:	4813      	ldr	r0, [pc, #76]	@ (8008f1c <prvCheckForValidListAndQueue+0x68>)
 8008ece:	f7fd ffef 	bl	8006eb0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008ed2:	4b13      	ldr	r3, [pc, #76]	@ (8008f20 <prvCheckForValidListAndQueue+0x6c>)
 8008ed4:	4a10      	ldr	r2, [pc, #64]	@ (8008f18 <prvCheckForValidListAndQueue+0x64>)
 8008ed6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008ed8:	4b12      	ldr	r3, [pc, #72]	@ (8008f24 <prvCheckForValidListAndQueue+0x70>)
 8008eda:	4a10      	ldr	r2, [pc, #64]	@ (8008f1c <prvCheckForValidListAndQueue+0x68>)
 8008edc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008ede:	2300      	movs	r3, #0
 8008ee0:	9300      	str	r3, [sp, #0]
 8008ee2:	4b11      	ldr	r3, [pc, #68]	@ (8008f28 <prvCheckForValidListAndQueue+0x74>)
 8008ee4:	4a11      	ldr	r2, [pc, #68]	@ (8008f2c <prvCheckForValidListAndQueue+0x78>)
 8008ee6:	2110      	movs	r1, #16
 8008ee8:	200a      	movs	r0, #10
 8008eea:	f7fe f8ff 	bl	80070ec <xQueueGenericCreateStatic>
 8008eee:	4603      	mov	r3, r0
 8008ef0:	4a08      	ldr	r2, [pc, #32]	@ (8008f14 <prvCheckForValidListAndQueue+0x60>)
 8008ef2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008ef4:	4b07      	ldr	r3, [pc, #28]	@ (8008f14 <prvCheckForValidListAndQueue+0x60>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d005      	beq.n	8008f08 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008efc:	4b05      	ldr	r3, [pc, #20]	@ (8008f14 <prvCheckForValidListAndQueue+0x60>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	490b      	ldr	r1, [pc, #44]	@ (8008f30 <prvCheckForValidListAndQueue+0x7c>)
 8008f02:	4618      	mov	r0, r3
 8008f04:	f7fe fd24 	bl	8007950 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008f08:	f000 f978 	bl	80091fc <vPortExitCritical>
}
 8008f0c:	bf00      	nop
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd80      	pop	{r7, pc}
 8008f12:	bf00      	nop
 8008f14:	20000f28 	.word	0x20000f28
 8008f18:	20000ef8 	.word	0x20000ef8
 8008f1c:	20000f0c 	.word	0x20000f0c
 8008f20:	20000f20 	.word	0x20000f20
 8008f24:	20000f24 	.word	0x20000f24
 8008f28:	20000fd4 	.word	0x20000fd4
 8008f2c:	20000f34 	.word	0x20000f34
 8008f30:	080099e8 	.word	0x080099e8

08008f34 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008f34:	b480      	push	{r7}
 8008f36:	b085      	sub	sp, #20
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	60f8      	str	r0, [r7, #12]
 8008f3c:	60b9      	str	r1, [r7, #8]
 8008f3e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	3b04      	subs	r3, #4
 8008f44:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008f4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	3b04      	subs	r3, #4
 8008f52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	f023 0201 	bic.w	r2, r3, #1
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	3b04      	subs	r3, #4
 8008f62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008f64:	4a0c      	ldr	r2, [pc, #48]	@ (8008f98 <pxPortInitialiseStack+0x64>)
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	3b14      	subs	r3, #20
 8008f6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008f70:	687a      	ldr	r2, [r7, #4]
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	3b04      	subs	r3, #4
 8008f7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f06f 0202 	mvn.w	r2, #2
 8008f82:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	3b20      	subs	r3, #32
 8008f88:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3714      	adds	r7, #20
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr
 8008f98:	08008f9d 	.word	0x08008f9d

08008f9c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b085      	sub	sp, #20
 8008fa0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008fa6:	4b13      	ldr	r3, [pc, #76]	@ (8008ff4 <prvTaskExitError+0x58>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fae:	d00b      	beq.n	8008fc8 <prvTaskExitError+0x2c>
	__asm volatile
 8008fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fb4:	f383 8811 	msr	BASEPRI, r3
 8008fb8:	f3bf 8f6f 	isb	sy
 8008fbc:	f3bf 8f4f 	dsb	sy
 8008fc0:	60fb      	str	r3, [r7, #12]
}
 8008fc2:	bf00      	nop
 8008fc4:	bf00      	nop
 8008fc6:	e7fd      	b.n	8008fc4 <prvTaskExitError+0x28>
	__asm volatile
 8008fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fcc:	f383 8811 	msr	BASEPRI, r3
 8008fd0:	f3bf 8f6f 	isb	sy
 8008fd4:	f3bf 8f4f 	dsb	sy
 8008fd8:	60bb      	str	r3, [r7, #8]
}
 8008fda:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008fdc:	bf00      	nop
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d0fc      	beq.n	8008fde <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008fe4:	bf00      	nop
 8008fe6:	bf00      	nop
 8008fe8:	3714      	adds	r7, #20
 8008fea:	46bd      	mov	sp, r7
 8008fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff0:	4770      	bx	lr
 8008ff2:	bf00      	nop
 8008ff4:	2000000c 	.word	0x2000000c
	...

08009000 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009000:	4b07      	ldr	r3, [pc, #28]	@ (8009020 <pxCurrentTCBConst2>)
 8009002:	6819      	ldr	r1, [r3, #0]
 8009004:	6808      	ldr	r0, [r1, #0]
 8009006:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800900a:	f380 8809 	msr	PSP, r0
 800900e:	f3bf 8f6f 	isb	sy
 8009012:	f04f 0000 	mov.w	r0, #0
 8009016:	f380 8811 	msr	BASEPRI, r0
 800901a:	4770      	bx	lr
 800901c:	f3af 8000 	nop.w

08009020 <pxCurrentTCBConst2>:
 8009020:	200009f8 	.word	0x200009f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009024:	bf00      	nop
 8009026:	bf00      	nop

08009028 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009028:	4808      	ldr	r0, [pc, #32]	@ (800904c <prvPortStartFirstTask+0x24>)
 800902a:	6800      	ldr	r0, [r0, #0]
 800902c:	6800      	ldr	r0, [r0, #0]
 800902e:	f380 8808 	msr	MSP, r0
 8009032:	f04f 0000 	mov.w	r0, #0
 8009036:	f380 8814 	msr	CONTROL, r0
 800903a:	b662      	cpsie	i
 800903c:	b661      	cpsie	f
 800903e:	f3bf 8f4f 	dsb	sy
 8009042:	f3bf 8f6f 	isb	sy
 8009046:	df00      	svc	0
 8009048:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800904a:	bf00      	nop
 800904c:	e000ed08 	.word	0xe000ed08

08009050 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b086      	sub	sp, #24
 8009054:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009056:	4b47      	ldr	r3, [pc, #284]	@ (8009174 <xPortStartScheduler+0x124>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4a47      	ldr	r2, [pc, #284]	@ (8009178 <xPortStartScheduler+0x128>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d10b      	bne.n	8009078 <xPortStartScheduler+0x28>
	__asm volatile
 8009060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009064:	f383 8811 	msr	BASEPRI, r3
 8009068:	f3bf 8f6f 	isb	sy
 800906c:	f3bf 8f4f 	dsb	sy
 8009070:	613b      	str	r3, [r7, #16]
}
 8009072:	bf00      	nop
 8009074:	bf00      	nop
 8009076:	e7fd      	b.n	8009074 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009078:	4b3e      	ldr	r3, [pc, #248]	@ (8009174 <xPortStartScheduler+0x124>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a3f      	ldr	r2, [pc, #252]	@ (800917c <xPortStartScheduler+0x12c>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d10b      	bne.n	800909a <xPortStartScheduler+0x4a>
	__asm volatile
 8009082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009086:	f383 8811 	msr	BASEPRI, r3
 800908a:	f3bf 8f6f 	isb	sy
 800908e:	f3bf 8f4f 	dsb	sy
 8009092:	60fb      	str	r3, [r7, #12]
}
 8009094:	bf00      	nop
 8009096:	bf00      	nop
 8009098:	e7fd      	b.n	8009096 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800909a:	4b39      	ldr	r3, [pc, #228]	@ (8009180 <xPortStartScheduler+0x130>)
 800909c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	781b      	ldrb	r3, [r3, #0]
 80090a2:	b2db      	uxtb	r3, r3
 80090a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80090a6:	697b      	ldr	r3, [r7, #20]
 80090a8:	22ff      	movs	r2, #255	@ 0xff
 80090aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80090ac:	697b      	ldr	r3, [r7, #20]
 80090ae:	781b      	ldrb	r3, [r3, #0]
 80090b0:	b2db      	uxtb	r3, r3
 80090b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80090b4:	78fb      	ldrb	r3, [r7, #3]
 80090b6:	b2db      	uxtb	r3, r3
 80090b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80090bc:	b2da      	uxtb	r2, r3
 80090be:	4b31      	ldr	r3, [pc, #196]	@ (8009184 <xPortStartScheduler+0x134>)
 80090c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80090c2:	4b31      	ldr	r3, [pc, #196]	@ (8009188 <xPortStartScheduler+0x138>)
 80090c4:	2207      	movs	r2, #7
 80090c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80090c8:	e009      	b.n	80090de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80090ca:	4b2f      	ldr	r3, [pc, #188]	@ (8009188 <xPortStartScheduler+0x138>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	3b01      	subs	r3, #1
 80090d0:	4a2d      	ldr	r2, [pc, #180]	@ (8009188 <xPortStartScheduler+0x138>)
 80090d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80090d4:	78fb      	ldrb	r3, [r7, #3]
 80090d6:	b2db      	uxtb	r3, r3
 80090d8:	005b      	lsls	r3, r3, #1
 80090da:	b2db      	uxtb	r3, r3
 80090dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80090de:	78fb      	ldrb	r3, [r7, #3]
 80090e0:	b2db      	uxtb	r3, r3
 80090e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090e6:	2b80      	cmp	r3, #128	@ 0x80
 80090e8:	d0ef      	beq.n	80090ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80090ea:	4b27      	ldr	r3, [pc, #156]	@ (8009188 <xPortStartScheduler+0x138>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f1c3 0307 	rsb	r3, r3, #7
 80090f2:	2b04      	cmp	r3, #4
 80090f4:	d00b      	beq.n	800910e <xPortStartScheduler+0xbe>
	__asm volatile
 80090f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090fa:	f383 8811 	msr	BASEPRI, r3
 80090fe:	f3bf 8f6f 	isb	sy
 8009102:	f3bf 8f4f 	dsb	sy
 8009106:	60bb      	str	r3, [r7, #8]
}
 8009108:	bf00      	nop
 800910a:	bf00      	nop
 800910c:	e7fd      	b.n	800910a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800910e:	4b1e      	ldr	r3, [pc, #120]	@ (8009188 <xPortStartScheduler+0x138>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	021b      	lsls	r3, r3, #8
 8009114:	4a1c      	ldr	r2, [pc, #112]	@ (8009188 <xPortStartScheduler+0x138>)
 8009116:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009118:	4b1b      	ldr	r3, [pc, #108]	@ (8009188 <xPortStartScheduler+0x138>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009120:	4a19      	ldr	r2, [pc, #100]	@ (8009188 <xPortStartScheduler+0x138>)
 8009122:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	b2da      	uxtb	r2, r3
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800912c:	4b17      	ldr	r3, [pc, #92]	@ (800918c <xPortStartScheduler+0x13c>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	4a16      	ldr	r2, [pc, #88]	@ (800918c <xPortStartScheduler+0x13c>)
 8009132:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009136:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009138:	4b14      	ldr	r3, [pc, #80]	@ (800918c <xPortStartScheduler+0x13c>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	4a13      	ldr	r2, [pc, #76]	@ (800918c <xPortStartScheduler+0x13c>)
 800913e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009142:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009144:	f000 f8da 	bl	80092fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009148:	4b11      	ldr	r3, [pc, #68]	@ (8009190 <xPortStartScheduler+0x140>)
 800914a:	2200      	movs	r2, #0
 800914c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800914e:	f000 f8f9 	bl	8009344 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009152:	4b10      	ldr	r3, [pc, #64]	@ (8009194 <xPortStartScheduler+0x144>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a0f      	ldr	r2, [pc, #60]	@ (8009194 <xPortStartScheduler+0x144>)
 8009158:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800915c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800915e:	f7ff ff63 	bl	8009028 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009162:	f7ff f82d 	bl	80081c0 <vTaskSwitchContext>
	prvTaskExitError();
 8009166:	f7ff ff19 	bl	8008f9c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800916a:	2300      	movs	r3, #0
}
 800916c:	4618      	mov	r0, r3
 800916e:	3718      	adds	r7, #24
 8009170:	46bd      	mov	sp, r7
 8009172:	bd80      	pop	{r7, pc}
 8009174:	e000ed00 	.word	0xe000ed00
 8009178:	410fc271 	.word	0x410fc271
 800917c:	410fc270 	.word	0x410fc270
 8009180:	e000e400 	.word	0xe000e400
 8009184:	20001024 	.word	0x20001024
 8009188:	20001028 	.word	0x20001028
 800918c:	e000ed20 	.word	0xe000ed20
 8009190:	2000000c 	.word	0x2000000c
 8009194:	e000ef34 	.word	0xe000ef34

08009198 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009198:	b480      	push	{r7}
 800919a:	b083      	sub	sp, #12
 800919c:	af00      	add	r7, sp, #0
	__asm volatile
 800919e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091a2:	f383 8811 	msr	BASEPRI, r3
 80091a6:	f3bf 8f6f 	isb	sy
 80091aa:	f3bf 8f4f 	dsb	sy
 80091ae:	607b      	str	r3, [r7, #4]
}
 80091b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80091b2:	4b10      	ldr	r3, [pc, #64]	@ (80091f4 <vPortEnterCritical+0x5c>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	3301      	adds	r3, #1
 80091b8:	4a0e      	ldr	r2, [pc, #56]	@ (80091f4 <vPortEnterCritical+0x5c>)
 80091ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80091bc:	4b0d      	ldr	r3, [pc, #52]	@ (80091f4 <vPortEnterCritical+0x5c>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	2b01      	cmp	r3, #1
 80091c2:	d110      	bne.n	80091e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80091c4:	4b0c      	ldr	r3, [pc, #48]	@ (80091f8 <vPortEnterCritical+0x60>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	b2db      	uxtb	r3, r3
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d00b      	beq.n	80091e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80091ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091d2:	f383 8811 	msr	BASEPRI, r3
 80091d6:	f3bf 8f6f 	isb	sy
 80091da:	f3bf 8f4f 	dsb	sy
 80091de:	603b      	str	r3, [r7, #0]
}
 80091e0:	bf00      	nop
 80091e2:	bf00      	nop
 80091e4:	e7fd      	b.n	80091e2 <vPortEnterCritical+0x4a>
	}
}
 80091e6:	bf00      	nop
 80091e8:	370c      	adds	r7, #12
 80091ea:	46bd      	mov	sp, r7
 80091ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f0:	4770      	bx	lr
 80091f2:	bf00      	nop
 80091f4:	2000000c 	.word	0x2000000c
 80091f8:	e000ed04 	.word	0xe000ed04

080091fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80091fc:	b480      	push	{r7}
 80091fe:	b083      	sub	sp, #12
 8009200:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009202:	4b12      	ldr	r3, [pc, #72]	@ (800924c <vPortExitCritical+0x50>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d10b      	bne.n	8009222 <vPortExitCritical+0x26>
	__asm volatile
 800920a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800920e:	f383 8811 	msr	BASEPRI, r3
 8009212:	f3bf 8f6f 	isb	sy
 8009216:	f3bf 8f4f 	dsb	sy
 800921a:	607b      	str	r3, [r7, #4]
}
 800921c:	bf00      	nop
 800921e:	bf00      	nop
 8009220:	e7fd      	b.n	800921e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009222:	4b0a      	ldr	r3, [pc, #40]	@ (800924c <vPortExitCritical+0x50>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	3b01      	subs	r3, #1
 8009228:	4a08      	ldr	r2, [pc, #32]	@ (800924c <vPortExitCritical+0x50>)
 800922a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800922c:	4b07      	ldr	r3, [pc, #28]	@ (800924c <vPortExitCritical+0x50>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d105      	bne.n	8009240 <vPortExitCritical+0x44>
 8009234:	2300      	movs	r3, #0
 8009236:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	f383 8811 	msr	BASEPRI, r3
}
 800923e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009240:	bf00      	nop
 8009242:	370c      	adds	r7, #12
 8009244:	46bd      	mov	sp, r7
 8009246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924a:	4770      	bx	lr
 800924c:	2000000c 	.word	0x2000000c

08009250 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009250:	f3ef 8009 	mrs	r0, PSP
 8009254:	f3bf 8f6f 	isb	sy
 8009258:	4b15      	ldr	r3, [pc, #84]	@ (80092b0 <pxCurrentTCBConst>)
 800925a:	681a      	ldr	r2, [r3, #0]
 800925c:	f01e 0f10 	tst.w	lr, #16
 8009260:	bf08      	it	eq
 8009262:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009266:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800926a:	6010      	str	r0, [r2, #0]
 800926c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009270:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009274:	f380 8811 	msr	BASEPRI, r0
 8009278:	f3bf 8f4f 	dsb	sy
 800927c:	f3bf 8f6f 	isb	sy
 8009280:	f7fe ff9e 	bl	80081c0 <vTaskSwitchContext>
 8009284:	f04f 0000 	mov.w	r0, #0
 8009288:	f380 8811 	msr	BASEPRI, r0
 800928c:	bc09      	pop	{r0, r3}
 800928e:	6819      	ldr	r1, [r3, #0]
 8009290:	6808      	ldr	r0, [r1, #0]
 8009292:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009296:	f01e 0f10 	tst.w	lr, #16
 800929a:	bf08      	it	eq
 800929c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80092a0:	f380 8809 	msr	PSP, r0
 80092a4:	f3bf 8f6f 	isb	sy
 80092a8:	4770      	bx	lr
 80092aa:	bf00      	nop
 80092ac:	f3af 8000 	nop.w

080092b0 <pxCurrentTCBConst>:
 80092b0:	200009f8 	.word	0x200009f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80092b4:	bf00      	nop
 80092b6:	bf00      	nop

080092b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b082      	sub	sp, #8
 80092bc:	af00      	add	r7, sp, #0
	__asm volatile
 80092be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092c2:	f383 8811 	msr	BASEPRI, r3
 80092c6:	f3bf 8f6f 	isb	sy
 80092ca:	f3bf 8f4f 	dsb	sy
 80092ce:	607b      	str	r3, [r7, #4]
}
 80092d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80092d2:	f7fe febb 	bl	800804c <xTaskIncrementTick>
 80092d6:	4603      	mov	r3, r0
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d003      	beq.n	80092e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80092dc:	4b06      	ldr	r3, [pc, #24]	@ (80092f8 <xPortSysTickHandler+0x40>)
 80092de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092e2:	601a      	str	r2, [r3, #0]
 80092e4:	2300      	movs	r3, #0
 80092e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	f383 8811 	msr	BASEPRI, r3
}
 80092ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80092f0:	bf00      	nop
 80092f2:	3708      	adds	r7, #8
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}
 80092f8:	e000ed04 	.word	0xe000ed04

080092fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80092fc:	b480      	push	{r7}
 80092fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009300:	4b0b      	ldr	r3, [pc, #44]	@ (8009330 <vPortSetupTimerInterrupt+0x34>)
 8009302:	2200      	movs	r2, #0
 8009304:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009306:	4b0b      	ldr	r3, [pc, #44]	@ (8009334 <vPortSetupTimerInterrupt+0x38>)
 8009308:	2200      	movs	r2, #0
 800930a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800930c:	4b0a      	ldr	r3, [pc, #40]	@ (8009338 <vPortSetupTimerInterrupt+0x3c>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	4a0a      	ldr	r2, [pc, #40]	@ (800933c <vPortSetupTimerInterrupt+0x40>)
 8009312:	fba2 2303 	umull	r2, r3, r2, r3
 8009316:	099b      	lsrs	r3, r3, #6
 8009318:	4a09      	ldr	r2, [pc, #36]	@ (8009340 <vPortSetupTimerInterrupt+0x44>)
 800931a:	3b01      	subs	r3, #1
 800931c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800931e:	4b04      	ldr	r3, [pc, #16]	@ (8009330 <vPortSetupTimerInterrupt+0x34>)
 8009320:	2207      	movs	r2, #7
 8009322:	601a      	str	r2, [r3, #0]
}
 8009324:	bf00      	nop
 8009326:	46bd      	mov	sp, r7
 8009328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932c:	4770      	bx	lr
 800932e:	bf00      	nop
 8009330:	e000e010 	.word	0xe000e010
 8009334:	e000e018 	.word	0xe000e018
 8009338:	20000000 	.word	0x20000000
 800933c:	10624dd3 	.word	0x10624dd3
 8009340:	e000e014 	.word	0xe000e014

08009344 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009344:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009354 <vPortEnableVFP+0x10>
 8009348:	6801      	ldr	r1, [r0, #0]
 800934a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800934e:	6001      	str	r1, [r0, #0]
 8009350:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009352:	bf00      	nop
 8009354:	e000ed88 	.word	0xe000ed88

08009358 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009358:	b480      	push	{r7}
 800935a:	b085      	sub	sp, #20
 800935c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800935e:	f3ef 8305 	mrs	r3, IPSR
 8009362:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	2b0f      	cmp	r3, #15
 8009368:	d915      	bls.n	8009396 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800936a:	4a18      	ldr	r2, [pc, #96]	@ (80093cc <vPortValidateInterruptPriority+0x74>)
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	4413      	add	r3, r2
 8009370:	781b      	ldrb	r3, [r3, #0]
 8009372:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009374:	4b16      	ldr	r3, [pc, #88]	@ (80093d0 <vPortValidateInterruptPriority+0x78>)
 8009376:	781b      	ldrb	r3, [r3, #0]
 8009378:	7afa      	ldrb	r2, [r7, #11]
 800937a:	429a      	cmp	r2, r3
 800937c:	d20b      	bcs.n	8009396 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800937e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009382:	f383 8811 	msr	BASEPRI, r3
 8009386:	f3bf 8f6f 	isb	sy
 800938a:	f3bf 8f4f 	dsb	sy
 800938e:	607b      	str	r3, [r7, #4]
}
 8009390:	bf00      	nop
 8009392:	bf00      	nop
 8009394:	e7fd      	b.n	8009392 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009396:	4b0f      	ldr	r3, [pc, #60]	@ (80093d4 <vPortValidateInterruptPriority+0x7c>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800939e:	4b0e      	ldr	r3, [pc, #56]	@ (80093d8 <vPortValidateInterruptPriority+0x80>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	429a      	cmp	r2, r3
 80093a4:	d90b      	bls.n	80093be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80093a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093aa:	f383 8811 	msr	BASEPRI, r3
 80093ae:	f3bf 8f6f 	isb	sy
 80093b2:	f3bf 8f4f 	dsb	sy
 80093b6:	603b      	str	r3, [r7, #0]
}
 80093b8:	bf00      	nop
 80093ba:	bf00      	nop
 80093bc:	e7fd      	b.n	80093ba <vPortValidateInterruptPriority+0x62>
	}
 80093be:	bf00      	nop
 80093c0:	3714      	adds	r7, #20
 80093c2:	46bd      	mov	sp, r7
 80093c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c8:	4770      	bx	lr
 80093ca:	bf00      	nop
 80093cc:	e000e3f0 	.word	0xe000e3f0
 80093d0:	20001024 	.word	0x20001024
 80093d4:	e000ed0c 	.word	0xe000ed0c
 80093d8:	20001028 	.word	0x20001028

080093dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b08a      	sub	sp, #40	@ 0x28
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80093e4:	2300      	movs	r3, #0
 80093e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80093e8:	f7fe fd74 	bl	8007ed4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80093ec:	4b5c      	ldr	r3, [pc, #368]	@ (8009560 <pvPortMalloc+0x184>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d101      	bne.n	80093f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80093f4:	f000 f924 	bl	8009640 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80093f8:	4b5a      	ldr	r3, [pc, #360]	@ (8009564 <pvPortMalloc+0x188>)
 80093fa:	681a      	ldr	r2, [r3, #0]
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	4013      	ands	r3, r2
 8009400:	2b00      	cmp	r3, #0
 8009402:	f040 8095 	bne.w	8009530 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d01e      	beq.n	800944a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800940c:	2208      	movs	r2, #8
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	4413      	add	r3, r2
 8009412:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f003 0307 	and.w	r3, r3, #7
 800941a:	2b00      	cmp	r3, #0
 800941c:	d015      	beq.n	800944a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f023 0307 	bic.w	r3, r3, #7
 8009424:	3308      	adds	r3, #8
 8009426:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f003 0307 	and.w	r3, r3, #7
 800942e:	2b00      	cmp	r3, #0
 8009430:	d00b      	beq.n	800944a <pvPortMalloc+0x6e>
	__asm volatile
 8009432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009436:	f383 8811 	msr	BASEPRI, r3
 800943a:	f3bf 8f6f 	isb	sy
 800943e:	f3bf 8f4f 	dsb	sy
 8009442:	617b      	str	r3, [r7, #20]
}
 8009444:	bf00      	nop
 8009446:	bf00      	nop
 8009448:	e7fd      	b.n	8009446 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d06f      	beq.n	8009530 <pvPortMalloc+0x154>
 8009450:	4b45      	ldr	r3, [pc, #276]	@ (8009568 <pvPortMalloc+0x18c>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	687a      	ldr	r2, [r7, #4]
 8009456:	429a      	cmp	r2, r3
 8009458:	d86a      	bhi.n	8009530 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800945a:	4b44      	ldr	r3, [pc, #272]	@ (800956c <pvPortMalloc+0x190>)
 800945c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800945e:	4b43      	ldr	r3, [pc, #268]	@ (800956c <pvPortMalloc+0x190>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009464:	e004      	b.n	8009470 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009468:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800946a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	687a      	ldr	r2, [r7, #4]
 8009476:	429a      	cmp	r2, r3
 8009478:	d903      	bls.n	8009482 <pvPortMalloc+0xa6>
 800947a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d1f1      	bne.n	8009466 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009482:	4b37      	ldr	r3, [pc, #220]	@ (8009560 <pvPortMalloc+0x184>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009488:	429a      	cmp	r2, r3
 800948a:	d051      	beq.n	8009530 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800948c:	6a3b      	ldr	r3, [r7, #32]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	2208      	movs	r2, #8
 8009492:	4413      	add	r3, r2
 8009494:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009498:	681a      	ldr	r2, [r3, #0]
 800949a:	6a3b      	ldr	r3, [r7, #32]
 800949c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800949e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094a0:	685a      	ldr	r2, [r3, #4]
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	1ad2      	subs	r2, r2, r3
 80094a6:	2308      	movs	r3, #8
 80094a8:	005b      	lsls	r3, r3, #1
 80094aa:	429a      	cmp	r2, r3
 80094ac:	d920      	bls.n	80094f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80094ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	4413      	add	r3, r2
 80094b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80094b6:	69bb      	ldr	r3, [r7, #24]
 80094b8:	f003 0307 	and.w	r3, r3, #7
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d00b      	beq.n	80094d8 <pvPortMalloc+0xfc>
	__asm volatile
 80094c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094c4:	f383 8811 	msr	BASEPRI, r3
 80094c8:	f3bf 8f6f 	isb	sy
 80094cc:	f3bf 8f4f 	dsb	sy
 80094d0:	613b      	str	r3, [r7, #16]
}
 80094d2:	bf00      	nop
 80094d4:	bf00      	nop
 80094d6:	e7fd      	b.n	80094d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80094d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094da:	685a      	ldr	r2, [r3, #4]
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	1ad2      	subs	r2, r2, r3
 80094e0:	69bb      	ldr	r3, [r7, #24]
 80094e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80094e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094e6:	687a      	ldr	r2, [r7, #4]
 80094e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80094ea:	69b8      	ldr	r0, [r7, #24]
 80094ec:	f000 f90a 	bl	8009704 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80094f0:	4b1d      	ldr	r3, [pc, #116]	@ (8009568 <pvPortMalloc+0x18c>)
 80094f2:	681a      	ldr	r2, [r3, #0]
 80094f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f6:	685b      	ldr	r3, [r3, #4]
 80094f8:	1ad3      	subs	r3, r2, r3
 80094fa:	4a1b      	ldr	r2, [pc, #108]	@ (8009568 <pvPortMalloc+0x18c>)
 80094fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80094fe:	4b1a      	ldr	r3, [pc, #104]	@ (8009568 <pvPortMalloc+0x18c>)
 8009500:	681a      	ldr	r2, [r3, #0]
 8009502:	4b1b      	ldr	r3, [pc, #108]	@ (8009570 <pvPortMalloc+0x194>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	429a      	cmp	r2, r3
 8009508:	d203      	bcs.n	8009512 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800950a:	4b17      	ldr	r3, [pc, #92]	@ (8009568 <pvPortMalloc+0x18c>)
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4a18      	ldr	r2, [pc, #96]	@ (8009570 <pvPortMalloc+0x194>)
 8009510:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009514:	685a      	ldr	r2, [r3, #4]
 8009516:	4b13      	ldr	r3, [pc, #76]	@ (8009564 <pvPortMalloc+0x188>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	431a      	orrs	r2, r3
 800951c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800951e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009522:	2200      	movs	r2, #0
 8009524:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009526:	4b13      	ldr	r3, [pc, #76]	@ (8009574 <pvPortMalloc+0x198>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	3301      	adds	r3, #1
 800952c:	4a11      	ldr	r2, [pc, #68]	@ (8009574 <pvPortMalloc+0x198>)
 800952e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009530:	f7fe fcde 	bl	8007ef0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009534:	69fb      	ldr	r3, [r7, #28]
 8009536:	f003 0307 	and.w	r3, r3, #7
 800953a:	2b00      	cmp	r3, #0
 800953c:	d00b      	beq.n	8009556 <pvPortMalloc+0x17a>
	__asm volatile
 800953e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009542:	f383 8811 	msr	BASEPRI, r3
 8009546:	f3bf 8f6f 	isb	sy
 800954a:	f3bf 8f4f 	dsb	sy
 800954e:	60fb      	str	r3, [r7, #12]
}
 8009550:	bf00      	nop
 8009552:	bf00      	nop
 8009554:	e7fd      	b.n	8009552 <pvPortMalloc+0x176>
	return pvReturn;
 8009556:	69fb      	ldr	r3, [r7, #28]
}
 8009558:	4618      	mov	r0, r3
 800955a:	3728      	adds	r7, #40	@ 0x28
 800955c:	46bd      	mov	sp, r7
 800955e:	bd80      	pop	{r7, pc}
 8009560:	20001bec 	.word	0x20001bec
 8009564:	20001c00 	.word	0x20001c00
 8009568:	20001bf0 	.word	0x20001bf0
 800956c:	20001be4 	.word	0x20001be4
 8009570:	20001bf4 	.word	0x20001bf4
 8009574:	20001bf8 	.word	0x20001bf8

08009578 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b086      	sub	sp, #24
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d04f      	beq.n	800962a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800958a:	2308      	movs	r3, #8
 800958c:	425b      	negs	r3, r3
 800958e:	697a      	ldr	r2, [r7, #20]
 8009590:	4413      	add	r3, r2
 8009592:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009594:	697b      	ldr	r3, [r7, #20]
 8009596:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009598:	693b      	ldr	r3, [r7, #16]
 800959a:	685a      	ldr	r2, [r3, #4]
 800959c:	4b25      	ldr	r3, [pc, #148]	@ (8009634 <vPortFree+0xbc>)
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4013      	ands	r3, r2
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d10b      	bne.n	80095be <vPortFree+0x46>
	__asm volatile
 80095a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095aa:	f383 8811 	msr	BASEPRI, r3
 80095ae:	f3bf 8f6f 	isb	sy
 80095b2:	f3bf 8f4f 	dsb	sy
 80095b6:	60fb      	str	r3, [r7, #12]
}
 80095b8:	bf00      	nop
 80095ba:	bf00      	nop
 80095bc:	e7fd      	b.n	80095ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d00b      	beq.n	80095de <vPortFree+0x66>
	__asm volatile
 80095c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ca:	f383 8811 	msr	BASEPRI, r3
 80095ce:	f3bf 8f6f 	isb	sy
 80095d2:	f3bf 8f4f 	dsb	sy
 80095d6:	60bb      	str	r3, [r7, #8]
}
 80095d8:	bf00      	nop
 80095da:	bf00      	nop
 80095dc:	e7fd      	b.n	80095da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80095de:	693b      	ldr	r3, [r7, #16]
 80095e0:	685a      	ldr	r2, [r3, #4]
 80095e2:	4b14      	ldr	r3, [pc, #80]	@ (8009634 <vPortFree+0xbc>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	4013      	ands	r3, r2
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d01e      	beq.n	800962a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80095ec:	693b      	ldr	r3, [r7, #16]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d11a      	bne.n	800962a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	685a      	ldr	r2, [r3, #4]
 80095f8:	4b0e      	ldr	r3, [pc, #56]	@ (8009634 <vPortFree+0xbc>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	43db      	mvns	r3, r3
 80095fe:	401a      	ands	r2, r3
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009604:	f7fe fc66 	bl	8007ed4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009608:	693b      	ldr	r3, [r7, #16]
 800960a:	685a      	ldr	r2, [r3, #4]
 800960c:	4b0a      	ldr	r3, [pc, #40]	@ (8009638 <vPortFree+0xc0>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	4413      	add	r3, r2
 8009612:	4a09      	ldr	r2, [pc, #36]	@ (8009638 <vPortFree+0xc0>)
 8009614:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009616:	6938      	ldr	r0, [r7, #16]
 8009618:	f000 f874 	bl	8009704 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800961c:	4b07      	ldr	r3, [pc, #28]	@ (800963c <vPortFree+0xc4>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	3301      	adds	r3, #1
 8009622:	4a06      	ldr	r2, [pc, #24]	@ (800963c <vPortFree+0xc4>)
 8009624:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009626:	f7fe fc63 	bl	8007ef0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800962a:	bf00      	nop
 800962c:	3718      	adds	r7, #24
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}
 8009632:	bf00      	nop
 8009634:	20001c00 	.word	0x20001c00
 8009638:	20001bf0 	.word	0x20001bf0
 800963c:	20001bfc 	.word	0x20001bfc

08009640 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009640:	b480      	push	{r7}
 8009642:	b085      	sub	sp, #20
 8009644:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009646:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800964a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800964c:	4b27      	ldr	r3, [pc, #156]	@ (80096ec <prvHeapInit+0xac>)
 800964e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f003 0307 	and.w	r3, r3, #7
 8009656:	2b00      	cmp	r3, #0
 8009658:	d00c      	beq.n	8009674 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	3307      	adds	r3, #7
 800965e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f023 0307 	bic.w	r3, r3, #7
 8009666:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009668:	68ba      	ldr	r2, [r7, #8]
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	1ad3      	subs	r3, r2, r3
 800966e:	4a1f      	ldr	r2, [pc, #124]	@ (80096ec <prvHeapInit+0xac>)
 8009670:	4413      	add	r3, r2
 8009672:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009678:	4a1d      	ldr	r2, [pc, #116]	@ (80096f0 <prvHeapInit+0xb0>)
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800967e:	4b1c      	ldr	r3, [pc, #112]	@ (80096f0 <prvHeapInit+0xb0>)
 8009680:	2200      	movs	r2, #0
 8009682:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	68ba      	ldr	r2, [r7, #8]
 8009688:	4413      	add	r3, r2
 800968a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800968c:	2208      	movs	r2, #8
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	1a9b      	subs	r3, r3, r2
 8009692:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	f023 0307 	bic.w	r3, r3, #7
 800969a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	4a15      	ldr	r2, [pc, #84]	@ (80096f4 <prvHeapInit+0xb4>)
 80096a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80096a2:	4b14      	ldr	r3, [pc, #80]	@ (80096f4 <prvHeapInit+0xb4>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	2200      	movs	r2, #0
 80096a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80096aa:	4b12      	ldr	r3, [pc, #72]	@ (80096f4 <prvHeapInit+0xb4>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	2200      	movs	r2, #0
 80096b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	68fa      	ldr	r2, [r7, #12]
 80096ba:	1ad2      	subs	r2, r2, r3
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80096c0:	4b0c      	ldr	r3, [pc, #48]	@ (80096f4 <prvHeapInit+0xb4>)
 80096c2:	681a      	ldr	r2, [r3, #0]
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	685b      	ldr	r3, [r3, #4]
 80096cc:	4a0a      	ldr	r2, [pc, #40]	@ (80096f8 <prvHeapInit+0xb8>)
 80096ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	4a09      	ldr	r2, [pc, #36]	@ (80096fc <prvHeapInit+0xbc>)
 80096d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80096d8:	4b09      	ldr	r3, [pc, #36]	@ (8009700 <prvHeapInit+0xc0>)
 80096da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80096de:	601a      	str	r2, [r3, #0]
}
 80096e0:	bf00      	nop
 80096e2:	3714      	adds	r7, #20
 80096e4:	46bd      	mov	sp, r7
 80096e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ea:	4770      	bx	lr
 80096ec:	2000102c 	.word	0x2000102c
 80096f0:	20001be4 	.word	0x20001be4
 80096f4:	20001bec 	.word	0x20001bec
 80096f8:	20001bf4 	.word	0x20001bf4
 80096fc:	20001bf0 	.word	0x20001bf0
 8009700:	20001c00 	.word	0x20001c00

08009704 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009704:	b480      	push	{r7}
 8009706:	b085      	sub	sp, #20
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800970c:	4b28      	ldr	r3, [pc, #160]	@ (80097b0 <prvInsertBlockIntoFreeList+0xac>)
 800970e:	60fb      	str	r3, [r7, #12]
 8009710:	e002      	b.n	8009718 <prvInsertBlockIntoFreeList+0x14>
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	60fb      	str	r3, [r7, #12]
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	687a      	ldr	r2, [r7, #4]
 800971e:	429a      	cmp	r2, r3
 8009720:	d8f7      	bhi.n	8009712 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	685b      	ldr	r3, [r3, #4]
 800972a:	68ba      	ldr	r2, [r7, #8]
 800972c:	4413      	add	r3, r2
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	429a      	cmp	r2, r3
 8009732:	d108      	bne.n	8009746 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	685a      	ldr	r2, [r3, #4]
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	685b      	ldr	r3, [r3, #4]
 800973c:	441a      	add	r2, r3
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	685b      	ldr	r3, [r3, #4]
 800974e:	68ba      	ldr	r2, [r7, #8]
 8009750:	441a      	add	r2, r3
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	429a      	cmp	r2, r3
 8009758:	d118      	bne.n	800978c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681a      	ldr	r2, [r3, #0]
 800975e:	4b15      	ldr	r3, [pc, #84]	@ (80097b4 <prvInsertBlockIntoFreeList+0xb0>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	429a      	cmp	r2, r3
 8009764:	d00d      	beq.n	8009782 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	685a      	ldr	r2, [r3, #4]
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	685b      	ldr	r3, [r3, #4]
 8009770:	441a      	add	r2, r3
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	681a      	ldr	r2, [r3, #0]
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	601a      	str	r2, [r3, #0]
 8009780:	e008      	b.n	8009794 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009782:	4b0c      	ldr	r3, [pc, #48]	@ (80097b4 <prvInsertBlockIntoFreeList+0xb0>)
 8009784:	681a      	ldr	r2, [r3, #0]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	601a      	str	r2, [r3, #0]
 800978a:	e003      	b.n	8009794 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681a      	ldr	r2, [r3, #0]
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009794:	68fa      	ldr	r2, [r7, #12]
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	429a      	cmp	r2, r3
 800979a:	d002      	beq.n	80097a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	687a      	ldr	r2, [r7, #4]
 80097a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80097a2:	bf00      	nop
 80097a4:	3714      	adds	r7, #20
 80097a6:	46bd      	mov	sp, r7
 80097a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ac:	4770      	bx	lr
 80097ae:	bf00      	nop
 80097b0:	20001be4 	.word	0x20001be4
 80097b4:	20001bec 	.word	0x20001bec

080097b8 <memset>:
 80097b8:	4402      	add	r2, r0
 80097ba:	4603      	mov	r3, r0
 80097bc:	4293      	cmp	r3, r2
 80097be:	d100      	bne.n	80097c2 <memset+0xa>
 80097c0:	4770      	bx	lr
 80097c2:	f803 1b01 	strb.w	r1, [r3], #1
 80097c6:	e7f9      	b.n	80097bc <memset+0x4>

080097c8 <_reclaim_reent>:
 80097c8:	4b29      	ldr	r3, [pc, #164]	@ (8009870 <_reclaim_reent+0xa8>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	4283      	cmp	r3, r0
 80097ce:	b570      	push	{r4, r5, r6, lr}
 80097d0:	4604      	mov	r4, r0
 80097d2:	d04b      	beq.n	800986c <_reclaim_reent+0xa4>
 80097d4:	69c3      	ldr	r3, [r0, #28]
 80097d6:	b1ab      	cbz	r3, 8009804 <_reclaim_reent+0x3c>
 80097d8:	68db      	ldr	r3, [r3, #12]
 80097da:	b16b      	cbz	r3, 80097f8 <_reclaim_reent+0x30>
 80097dc:	2500      	movs	r5, #0
 80097de:	69e3      	ldr	r3, [r4, #28]
 80097e0:	68db      	ldr	r3, [r3, #12]
 80097e2:	5959      	ldr	r1, [r3, r5]
 80097e4:	2900      	cmp	r1, #0
 80097e6:	d13b      	bne.n	8009860 <_reclaim_reent+0x98>
 80097e8:	3504      	adds	r5, #4
 80097ea:	2d80      	cmp	r5, #128	@ 0x80
 80097ec:	d1f7      	bne.n	80097de <_reclaim_reent+0x16>
 80097ee:	69e3      	ldr	r3, [r4, #28]
 80097f0:	4620      	mov	r0, r4
 80097f2:	68d9      	ldr	r1, [r3, #12]
 80097f4:	f000 f872 	bl	80098dc <_free_r>
 80097f8:	69e3      	ldr	r3, [r4, #28]
 80097fa:	6819      	ldr	r1, [r3, #0]
 80097fc:	b111      	cbz	r1, 8009804 <_reclaim_reent+0x3c>
 80097fe:	4620      	mov	r0, r4
 8009800:	f000 f86c 	bl	80098dc <_free_r>
 8009804:	6961      	ldr	r1, [r4, #20]
 8009806:	b111      	cbz	r1, 800980e <_reclaim_reent+0x46>
 8009808:	4620      	mov	r0, r4
 800980a:	f000 f867 	bl	80098dc <_free_r>
 800980e:	69e1      	ldr	r1, [r4, #28]
 8009810:	b111      	cbz	r1, 8009818 <_reclaim_reent+0x50>
 8009812:	4620      	mov	r0, r4
 8009814:	f000 f862 	bl	80098dc <_free_r>
 8009818:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800981a:	b111      	cbz	r1, 8009822 <_reclaim_reent+0x5a>
 800981c:	4620      	mov	r0, r4
 800981e:	f000 f85d 	bl	80098dc <_free_r>
 8009822:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009824:	b111      	cbz	r1, 800982c <_reclaim_reent+0x64>
 8009826:	4620      	mov	r0, r4
 8009828:	f000 f858 	bl	80098dc <_free_r>
 800982c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800982e:	b111      	cbz	r1, 8009836 <_reclaim_reent+0x6e>
 8009830:	4620      	mov	r0, r4
 8009832:	f000 f853 	bl	80098dc <_free_r>
 8009836:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009838:	b111      	cbz	r1, 8009840 <_reclaim_reent+0x78>
 800983a:	4620      	mov	r0, r4
 800983c:	f000 f84e 	bl	80098dc <_free_r>
 8009840:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009842:	b111      	cbz	r1, 800984a <_reclaim_reent+0x82>
 8009844:	4620      	mov	r0, r4
 8009846:	f000 f849 	bl	80098dc <_free_r>
 800984a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800984c:	b111      	cbz	r1, 8009854 <_reclaim_reent+0x8c>
 800984e:	4620      	mov	r0, r4
 8009850:	f000 f844 	bl	80098dc <_free_r>
 8009854:	6a23      	ldr	r3, [r4, #32]
 8009856:	b14b      	cbz	r3, 800986c <_reclaim_reent+0xa4>
 8009858:	4620      	mov	r0, r4
 800985a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800985e:	4718      	bx	r3
 8009860:	680e      	ldr	r6, [r1, #0]
 8009862:	4620      	mov	r0, r4
 8009864:	f000 f83a 	bl	80098dc <_free_r>
 8009868:	4631      	mov	r1, r6
 800986a:	e7bb      	b.n	80097e4 <_reclaim_reent+0x1c>
 800986c:	bd70      	pop	{r4, r5, r6, pc}
 800986e:	bf00      	nop
 8009870:	20000010 	.word	0x20000010

08009874 <__libc_init_array>:
 8009874:	b570      	push	{r4, r5, r6, lr}
 8009876:	4d0d      	ldr	r5, [pc, #52]	@ (80098ac <__libc_init_array+0x38>)
 8009878:	4c0d      	ldr	r4, [pc, #52]	@ (80098b0 <__libc_init_array+0x3c>)
 800987a:	1b64      	subs	r4, r4, r5
 800987c:	10a4      	asrs	r4, r4, #2
 800987e:	2600      	movs	r6, #0
 8009880:	42a6      	cmp	r6, r4
 8009882:	d109      	bne.n	8009898 <__libc_init_array+0x24>
 8009884:	4d0b      	ldr	r5, [pc, #44]	@ (80098b4 <__libc_init_array+0x40>)
 8009886:	4c0c      	ldr	r4, [pc, #48]	@ (80098b8 <__libc_init_array+0x44>)
 8009888:	f000 f87e 	bl	8009988 <_init>
 800988c:	1b64      	subs	r4, r4, r5
 800988e:	10a4      	asrs	r4, r4, #2
 8009890:	2600      	movs	r6, #0
 8009892:	42a6      	cmp	r6, r4
 8009894:	d105      	bne.n	80098a2 <__libc_init_array+0x2e>
 8009896:	bd70      	pop	{r4, r5, r6, pc}
 8009898:	f855 3b04 	ldr.w	r3, [r5], #4
 800989c:	4798      	blx	r3
 800989e:	3601      	adds	r6, #1
 80098a0:	e7ee      	b.n	8009880 <__libc_init_array+0xc>
 80098a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80098a6:	4798      	blx	r3
 80098a8:	3601      	adds	r6, #1
 80098aa:	e7f2      	b.n	8009892 <__libc_init_array+0x1e>
 80098ac:	08009ac8 	.word	0x08009ac8
 80098b0:	08009ac8 	.word	0x08009ac8
 80098b4:	08009ac8 	.word	0x08009ac8
 80098b8:	08009acc 	.word	0x08009acc

080098bc <__retarget_lock_acquire_recursive>:
 80098bc:	4770      	bx	lr

080098be <__retarget_lock_release_recursive>:
 80098be:	4770      	bx	lr

080098c0 <memcpy>:
 80098c0:	440a      	add	r2, r1
 80098c2:	4291      	cmp	r1, r2
 80098c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80098c8:	d100      	bne.n	80098cc <memcpy+0xc>
 80098ca:	4770      	bx	lr
 80098cc:	b510      	push	{r4, lr}
 80098ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098d6:	4291      	cmp	r1, r2
 80098d8:	d1f9      	bne.n	80098ce <memcpy+0xe>
 80098da:	bd10      	pop	{r4, pc}

080098dc <_free_r>:
 80098dc:	b538      	push	{r3, r4, r5, lr}
 80098de:	4605      	mov	r5, r0
 80098e0:	2900      	cmp	r1, #0
 80098e2:	d041      	beq.n	8009968 <_free_r+0x8c>
 80098e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098e8:	1f0c      	subs	r4, r1, #4
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	bfb8      	it	lt
 80098ee:	18e4      	addlt	r4, r4, r3
 80098f0:	f000 f83e 	bl	8009970 <__malloc_lock>
 80098f4:	4a1d      	ldr	r2, [pc, #116]	@ (800996c <_free_r+0x90>)
 80098f6:	6813      	ldr	r3, [r2, #0]
 80098f8:	b933      	cbnz	r3, 8009908 <_free_r+0x2c>
 80098fa:	6063      	str	r3, [r4, #4]
 80098fc:	6014      	str	r4, [r2, #0]
 80098fe:	4628      	mov	r0, r5
 8009900:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009904:	f000 b83a 	b.w	800997c <__malloc_unlock>
 8009908:	42a3      	cmp	r3, r4
 800990a:	d908      	bls.n	800991e <_free_r+0x42>
 800990c:	6820      	ldr	r0, [r4, #0]
 800990e:	1821      	adds	r1, r4, r0
 8009910:	428b      	cmp	r3, r1
 8009912:	bf01      	itttt	eq
 8009914:	6819      	ldreq	r1, [r3, #0]
 8009916:	685b      	ldreq	r3, [r3, #4]
 8009918:	1809      	addeq	r1, r1, r0
 800991a:	6021      	streq	r1, [r4, #0]
 800991c:	e7ed      	b.n	80098fa <_free_r+0x1e>
 800991e:	461a      	mov	r2, r3
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	b10b      	cbz	r3, 8009928 <_free_r+0x4c>
 8009924:	42a3      	cmp	r3, r4
 8009926:	d9fa      	bls.n	800991e <_free_r+0x42>
 8009928:	6811      	ldr	r1, [r2, #0]
 800992a:	1850      	adds	r0, r2, r1
 800992c:	42a0      	cmp	r0, r4
 800992e:	d10b      	bne.n	8009948 <_free_r+0x6c>
 8009930:	6820      	ldr	r0, [r4, #0]
 8009932:	4401      	add	r1, r0
 8009934:	1850      	adds	r0, r2, r1
 8009936:	4283      	cmp	r3, r0
 8009938:	6011      	str	r1, [r2, #0]
 800993a:	d1e0      	bne.n	80098fe <_free_r+0x22>
 800993c:	6818      	ldr	r0, [r3, #0]
 800993e:	685b      	ldr	r3, [r3, #4]
 8009940:	6053      	str	r3, [r2, #4]
 8009942:	4408      	add	r0, r1
 8009944:	6010      	str	r0, [r2, #0]
 8009946:	e7da      	b.n	80098fe <_free_r+0x22>
 8009948:	d902      	bls.n	8009950 <_free_r+0x74>
 800994a:	230c      	movs	r3, #12
 800994c:	602b      	str	r3, [r5, #0]
 800994e:	e7d6      	b.n	80098fe <_free_r+0x22>
 8009950:	6820      	ldr	r0, [r4, #0]
 8009952:	1821      	adds	r1, r4, r0
 8009954:	428b      	cmp	r3, r1
 8009956:	bf04      	itt	eq
 8009958:	6819      	ldreq	r1, [r3, #0]
 800995a:	685b      	ldreq	r3, [r3, #4]
 800995c:	6063      	str	r3, [r4, #4]
 800995e:	bf04      	itt	eq
 8009960:	1809      	addeq	r1, r1, r0
 8009962:	6021      	streq	r1, [r4, #0]
 8009964:	6054      	str	r4, [r2, #4]
 8009966:	e7ca      	b.n	80098fe <_free_r+0x22>
 8009968:	bd38      	pop	{r3, r4, r5, pc}
 800996a:	bf00      	nop
 800996c:	20001d40 	.word	0x20001d40

08009970 <__malloc_lock>:
 8009970:	4801      	ldr	r0, [pc, #4]	@ (8009978 <__malloc_lock+0x8>)
 8009972:	f7ff bfa3 	b.w	80098bc <__retarget_lock_acquire_recursive>
 8009976:	bf00      	nop
 8009978:	20001d3c 	.word	0x20001d3c

0800997c <__malloc_unlock>:
 800997c:	4801      	ldr	r0, [pc, #4]	@ (8009984 <__malloc_unlock+0x8>)
 800997e:	f7ff bf9e 	b.w	80098be <__retarget_lock_release_recursive>
 8009982:	bf00      	nop
 8009984:	20001d3c 	.word	0x20001d3c

08009988 <_init>:
 8009988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800998a:	bf00      	nop
 800998c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800998e:	bc08      	pop	{r3}
 8009990:	469e      	mov	lr, r3
 8009992:	4770      	bx	lr

08009994 <_fini>:
 8009994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009996:	bf00      	nop
 8009998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800999a:	bc08      	pop	{r3}
 800999c:	469e      	mov	lr, r3
 800999e:	4770      	bx	lr
