<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d')">rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.75</td>
<td class="s8 cl rt"><a href="mod1897.html#Line" > 83.33</a></td>
<td class="s8 cl rt"><a href="mod1897.html#Cond" > 83.33</a></td>
<td class="s9 cl rt"><a href="mod1897.html#Toggle" > 93.75</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1897.html#Branch" > 78.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1897.html#inst_tag_229797"  onclick="showContent('inst_tag_229797')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></td>
<td class="s7 cl rt"> 70.68</td>
<td class="s6 cl rt"><a href="mod1897.html#inst_tag_229797_Line" > 66.67</a></td>
<td class="s6 cl rt"><a href="mod1897.html#inst_tag_229797_Cond" > 66.67</a></td>
<td class="s9 cl rt"><a href="mod1897.html#inst_tag_229797_Toggle" > 92.26</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1897.html#inst_tag_229797_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1897.html#inst_tag_229796"  onclick="showContent('inst_tag_229796')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></td>
<td class="s8 cl rt"> 84.75</td>
<td class="s8 cl rt"><a href="mod1897.html#inst_tag_229796_Line" > 83.33</a></td>
<td class="s8 cl rt"><a href="mod1897.html#inst_tag_229796_Cond" > 83.33</a></td>
<td class="s9 cl rt"><a href="mod1897.html#inst_tag_229796_Toggle" > 93.75</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1897.html#inst_tag_229796_Branch" > 78.57</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_229797'>
<hr>
<a name="inst_tag_229797"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_229797" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.68</td>
<td class="s6 cl rt"><a href="mod1897.html#inst_tag_229797_Line" > 66.67</a></td>
<td class="s6 cl rt"><a href="mod1897.html#inst_tag_229797_Cond" > 66.67</a></td>
<td class="s9 cl rt"><a href="mod1897.html#inst_tag_229797_Toggle" > 92.26</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1897.html#inst_tag_229797_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.22</td>
<td class="s9 cl rt"> 90.48</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s9 cl rt"> 92.42</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.83</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.50</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1975.html#inst_tag_243217" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod155.html#inst_tag_13260" id="tag_urg_inst_13260">Bf</a></td>
<td class="s6 cl rt"> 64.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1913.html#inst_tag_231097" id="tag_urg_inst_231097">Bp</a></td>
<td class="s8 cl rt"> 89.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod158.html#inst_tag_13280" id="tag_urg_inst_13280">Rp</a></td>
<td class="s9 cl rt"> 98.28</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.84</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_115818" id="tag_urg_inst_115818">us72a3ed95</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_229796'>
<hr>
<a name="inst_tag_229796"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_229796" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.75</td>
<td class="s8 cl rt"><a href="mod1897.html#inst_tag_229796_Line" > 83.33</a></td>
<td class="s8 cl rt"><a href="mod1897.html#inst_tag_229796_Cond" > 83.33</a></td>
<td class="s9 cl rt"><a href="mod1897.html#inst_tag_229796_Toggle" > 93.75</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1897.html#inst_tag_229796_Branch" > 78.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.94</td>
<td class="s9 cl rt"> 95.24</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s9 cl rt"> 93.51</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.81</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1975.html#inst_tag_243216" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod155.html#inst_tag_13257" id="tag_urg_inst_13257">Bf</a></td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1913.html#inst_tag_231094" id="tag_urg_inst_231094">Bp</a></td>
<td class="s9 cl rt"> 90.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod158.html#inst_tag_13279" id="tag_urg_inst_13279">Rp</a></td>
<td class="s9 cl rt"> 98.49</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.48</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_115816" id="tag_urg_inst_115816">us72a3ed95</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1897.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>12</td><td>10</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>58373</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>58439</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
58372                   	) begin
58373      1/1          		if ( RspStatusIs_Err )
58374      1/1          			B1Resp = 2'b10 ;
58375      1/1          		else if ( RspStatusIs_Ok )
58376      1/1          			B1Resp = u_b16a ;
58377      1/1          		else if ( RspStatusIs_Fail )
58378      <font color = "red">0/1     ==>  			B1Resp = 2'b00 ;</font>
58379      1/1          		else	B1Resp = 2'b00 ;
58380                   	end
58381                   	rsnoc_z_H_R_U_F_U_674b4d87_A4200 Bf(
58382                   		.Rx_0( u_6fba_0 )
58383                   	,	.Rx_2( u_6fba_2 )
58384                   	,	.RxRdy( AxiB_Ready )
58385                   	,	.RxVld( AxiB_Valid )
58386                   	,	.Sys_Clk( Sys_Clk )
58387                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
58388                   	,	.Sys_Clk_En( Sys_Clk_En )
58389                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
58390                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
58391                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
58392                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
58393                   	,	.Sys_Pwr_Idle( BFifoPwr_Idle )
58394                   	,	.Sys_Pwr_WakeUp( BFifoPwr_WakeUp )
58395                   	,	.Tx_0( u_9440_0 )
58396                   	,	.Tx_2( u_9440_2 )
58397                   	,	.TxRdy( AxiBfifo_Ready )
58398                   	,	.TxVld( AxiBfifo_Valid )
58399                   	);
58400                   	assign AxiBfifo_Id = u_9440_0;
58401                   	assign u_850f_0 = AxiBfifo_Id;
58402                   	assign AxiBfifo_Resp = u_9440_2;
58403                   	assign u_850f_2 = AxiBfifo_Resp;
58404                   	rsnoc_z_H_R_U_P_F_a8d76a4e_A4200 Bp(
58405                   		.Rx_0( u_850f_0 )
58406                   	,	.Rx_2( u_850f_2 )
58407                   	,	.RxRdy( u_143 )
58408                   	,	.RxVld( AxiBfifo_Valid )
58409                   	,	.Sys_Clk( Sys_Clk )
58410                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
58411                   	,	.Sys_Clk_En( Sys_Clk_En )
58412                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
58413                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
58414                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
58415                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
58416                   	,	.Sys_Pwr_Idle( BPipePwr_Idle )
58417                   	,	.Sys_Pwr_WakeUp( BPipePwr_WakeUp )
58418                   	,	.Tx_0( u_dff1_0 )
58419                   	,	.Tx_2( u_dff1_2 )
58420                   	,	.TxRdy( Axi_b_ready )
58421                   	,	.TxVld( Axi_b_valid )
58422                   	);
58423                   	assign Axi_b_id = u_dff1_0;
58424                   	assign Axi_b_resp = u_dff1_2;
58425                   	assign u_5f1f_0 = AxiR_Data;
58426                   	assign AxiR_Id = FullId;
58427                   	assign u_5f1f_2 = AxiR_Id;
58428                   	assign AxiR_Last = Gen_Rsp_Last;
58429                   	assign u_5f1f_3 = AxiR_Last;
58430                   	assign RspOpcIs_Rdl = Gen_Rsp_Opc == 3'b010;
58431                   	assign u_e54 = RspOpcIs_Rdl ? 2'b01 : 2'b00;
58432                   	assign u_5f1f_5 = AxiR_Resp;
58433                   	assign Rd = Gen_Rsp_Opc == 3'b000 | Gen_Rsp_Opc == 3'b001 | Gen_Rsp_Opc == 3'b010;
58434                   	assign R1Vld = Rd &amp; Gen_Rsp_Vld;
58435                   	assign AxiR_Valid = R1Vld;
58436                   	rsnoc_z_T_C_S_C_L_R_S_72a3ed95_64 us72a3ed95( .I( Gen_Rsp_Data ) , .O( AxiR_Data ) );
58437                   	assign uAxiR_Resp_caseSel = { RspStatusIs_Ok , RspStatusIs_Fail , RspStatusIs_Err } ;
58438                   	always @( uAxiR_Resp_caseSel or u_e54 ) begin
58439      1/1          		case ( uAxiR_Resp_caseSel )
58440      1/1          			3'b001  : AxiR_Resp = 2'b10 ;
58441      <font color = "red">0/1     ==>  			3'b010  : AxiR_Resp = 2'b00 ;</font>
58442      1/1          			3'b100  : AxiR_Resp = u_e54 ;
58443      1/1          			default : AxiR_Resp = 2'b00 ;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1897.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58362
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58431
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58476
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1897.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">18</td>
<td class="rt">64.29 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">336</td>
<td class="rt">315</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">160</td>
<td class="rt">95.24 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">155</td>
<td class="rt">92.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">18</td>
<td class="rt">64.29 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">336</td>
<td class="rt">315</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">160</td>
<td class="rt">95.24 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">155</td>
<td class="rt">92.26 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_resp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_resp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1897.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">58362</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58431</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58476</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">58373</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">58439</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58362      	assign u_b16a = RspOpcIs_Wrc ? 2'b01 : 2'b00;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58431      	assign u_e54 = RspOpcIs_Rdl ? 2'b01 : 2'b00;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58476      	assign Gen_Rsp_Rdy = Wr ? B1Rdy : R1Rdy;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58373      		if ( RspStatusIs_Err )
           		<font color = "green">-1-</font>  
58374      			B1Resp = 2'b10 ;
           <font color = "green">			==></font>
58375      		else if ( RspStatusIs_Ok )
           		     <font color = "green">-2-</font>  
58376      			B1Resp = u_b16a ;
           <font color = "green">			==></font>
58377      		else if ( RspStatusIs_Fail )
           		     <font color = "red">-3-</font>  
58378      			B1Resp = 2'b00 ;
           <font color = "red">			==></font>
58379      		else	B1Resp = 2'b00 ;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58439      		case ( uAxiR_Resp_caseSel )
           		<font color = "red">-1-</font>                  
58440      			3'b001  : AxiR_Resp = 2'b10 ;
           <font color = "green">			==></font>
58441      			3'b010  : AxiR_Resp = 2'b00 ;
           <font color = "red">			==></font>
58442      			3'b100  : AxiR_Resp = u_e54 ;
           <font color = "green">			==></font>
58443      			default : AxiR_Resp = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_229797'>
<a name="inst_tag_229797_Line"></a>
<b>Line Coverage for Instance : <a href="mod1897.html#inst_tag_229797" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>58373</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>58439</td><td>5</td><td>3</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
58372                   	) begin
58373      1/1          		if ( RspStatusIs_Err )
58374      <font color = "red">0/1     ==>  			B1Resp = 2'b10 ;</font>
58375      1/1          		else if ( RspStatusIs_Ok )
58376      1/1          			B1Resp = u_b16a ;
58377      1/1          		else if ( RspStatusIs_Fail )
58378      <font color = "red">0/1     ==>  			B1Resp = 2'b00 ;</font>
58379      1/1          		else	B1Resp = 2'b00 ;
58380                   	end
58381                   	rsnoc_z_H_R_U_F_U_674b4d87_A4200 Bf(
58382                   		.Rx_0( u_6fba_0 )
58383                   	,	.Rx_2( u_6fba_2 )
58384                   	,	.RxRdy( AxiB_Ready )
58385                   	,	.RxVld( AxiB_Valid )
58386                   	,	.Sys_Clk( Sys_Clk )
58387                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
58388                   	,	.Sys_Clk_En( Sys_Clk_En )
58389                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
58390                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
58391                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
58392                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
58393                   	,	.Sys_Pwr_Idle( BFifoPwr_Idle )
58394                   	,	.Sys_Pwr_WakeUp( BFifoPwr_WakeUp )
58395                   	,	.Tx_0( u_9440_0 )
58396                   	,	.Tx_2( u_9440_2 )
58397                   	,	.TxRdy( AxiBfifo_Ready )
58398                   	,	.TxVld( AxiBfifo_Valid )
58399                   	);
58400                   	assign AxiBfifo_Id = u_9440_0;
58401                   	assign u_850f_0 = AxiBfifo_Id;
58402                   	assign AxiBfifo_Resp = u_9440_2;
58403                   	assign u_850f_2 = AxiBfifo_Resp;
58404                   	rsnoc_z_H_R_U_P_F_a8d76a4e_A4200 Bp(
58405                   		.Rx_0( u_850f_0 )
58406                   	,	.Rx_2( u_850f_2 )
58407                   	,	.RxRdy( u_143 )
58408                   	,	.RxVld( AxiBfifo_Valid )
58409                   	,	.Sys_Clk( Sys_Clk )
58410                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
58411                   	,	.Sys_Clk_En( Sys_Clk_En )
58412                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
58413                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
58414                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
58415                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
58416                   	,	.Sys_Pwr_Idle( BPipePwr_Idle )
58417                   	,	.Sys_Pwr_WakeUp( BPipePwr_WakeUp )
58418                   	,	.Tx_0( u_dff1_0 )
58419                   	,	.Tx_2( u_dff1_2 )
58420                   	,	.TxRdy( Axi_b_ready )
58421                   	,	.TxVld( Axi_b_valid )
58422                   	);
58423                   	assign Axi_b_id = u_dff1_0;
58424                   	assign Axi_b_resp = u_dff1_2;
58425                   	assign u_5f1f_0 = AxiR_Data;
58426                   	assign AxiR_Id = FullId;
58427                   	assign u_5f1f_2 = AxiR_Id;
58428                   	assign AxiR_Last = Gen_Rsp_Last;
58429                   	assign u_5f1f_3 = AxiR_Last;
58430                   	assign RspOpcIs_Rdl = Gen_Rsp_Opc == 3'b010;
58431                   	assign u_e54 = RspOpcIs_Rdl ? 2'b01 : 2'b00;
58432                   	assign u_5f1f_5 = AxiR_Resp;
58433                   	assign Rd = Gen_Rsp_Opc == 3'b000 | Gen_Rsp_Opc == 3'b001 | Gen_Rsp_Opc == 3'b010;
58434                   	assign R1Vld = Rd &amp; Gen_Rsp_Vld;
58435                   	assign AxiR_Valid = R1Vld;
58436                   	rsnoc_z_T_C_S_C_L_R_S_72a3ed95_64 us72a3ed95( .I( Gen_Rsp_Data ) , .O( AxiR_Data ) );
58437                   	assign uAxiR_Resp_caseSel = { RspStatusIs_Ok , RspStatusIs_Fail , RspStatusIs_Err } ;
58438                   	always @( uAxiR_Resp_caseSel or u_e54 ) begin
58439      1/1          		case ( uAxiR_Resp_caseSel )
58440      <font color = "red">0/1     ==>  			3'b001  : AxiR_Resp = 2'b10 ;</font>
58441      <font color = "red">0/1     ==>  			3'b010  : AxiR_Resp = 2'b00 ;</font>
58442      1/1          			3'b100  : AxiR_Resp = u_e54 ;
58443      1/1          			default : AxiR_Resp = 2'b00 ;
</pre>
<hr>
<a name="inst_tag_229797_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1897.html#inst_tag_229797" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58362
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58431
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58476
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_229797_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1897.html#inst_tag_229797" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">18</td>
<td class="rt">64.29 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">336</td>
<td class="rt">310</td>
<td class="rt">92.26 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">156</td>
<td class="rt">92.86 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">154</td>
<td class="rt">91.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">18</td>
<td class="rt">64.29 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">336</td>
<td class="rt">310</td>
<td class="rt">92.26 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">156</td>
<td class="rt">92.86 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">154</td>
<td class="rt">91.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_229797_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1897.html#inst_tag_229797" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">8</td>
<td class="rt">57.14 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">58362</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">58431</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58476</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">58373</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">58439</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58362      	assign u_b16a = RspOpcIs_Wrc ? 2'b01 : 2'b00;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58431      	assign u_e54 = RspOpcIs_Rdl ? 2'b01 : 2'b00;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58476      	assign Gen_Rsp_Rdy = Wr ? B1Rdy : R1Rdy;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58373      		if ( RspStatusIs_Err )
           		<font color = "red">-1-</font>  
58374      			B1Resp = 2'b10 ;
           <font color = "red">			==></font>
58375      		else if ( RspStatusIs_Ok )
           		     <font color = "green">-2-</font>  
58376      			B1Resp = u_b16a ;
           <font color = "green">			==></font>
58377      		else if ( RspStatusIs_Fail )
           		     <font color = "red">-3-</font>  
58378      			B1Resp = 2'b00 ;
           <font color = "red">			==></font>
58379      		else	B1Resp = 2'b00 ;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58439      		case ( uAxiR_Resp_caseSel )
           		<font color = "red">-1-</font>                  
58440      			3'b001  : AxiR_Resp = 2'b10 ;
           <font color = "red">			==></font>
58441      			3'b010  : AxiR_Resp = 2'b00 ;
           <font color = "red">			==></font>
58442      			3'b100  : AxiR_Resp = u_e54 ;
           <font color = "green">			==></font>
58443      			default : AxiR_Resp = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_229796'>
<a name="inst_tag_229796_Line"></a>
<b>Line Coverage for Instance : <a href="mod1897.html#inst_tag_229796" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>12</td><td>10</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>58373</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>58439</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
58372                   	) begin
58373      1/1          		if ( RspStatusIs_Err )
58374      1/1          			B1Resp = 2'b10 ;
58375      1/1          		else if ( RspStatusIs_Ok )
58376      1/1          			B1Resp = u_b16a ;
58377      1/1          		else if ( RspStatusIs_Fail )
58378      <font color = "red">0/1     ==>  			B1Resp = 2'b00 ;</font>
58379      1/1          		else	B1Resp = 2'b00 ;
58380                   	end
58381                   	rsnoc_z_H_R_U_F_U_674b4d87_A4200 Bf(
58382                   		.Rx_0( u_6fba_0 )
58383                   	,	.Rx_2( u_6fba_2 )
58384                   	,	.RxRdy( AxiB_Ready )
58385                   	,	.RxVld( AxiB_Valid )
58386                   	,	.Sys_Clk( Sys_Clk )
58387                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
58388                   	,	.Sys_Clk_En( Sys_Clk_En )
58389                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
58390                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
58391                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
58392                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
58393                   	,	.Sys_Pwr_Idle( BFifoPwr_Idle )
58394                   	,	.Sys_Pwr_WakeUp( BFifoPwr_WakeUp )
58395                   	,	.Tx_0( u_9440_0 )
58396                   	,	.Tx_2( u_9440_2 )
58397                   	,	.TxRdy( AxiBfifo_Ready )
58398                   	,	.TxVld( AxiBfifo_Valid )
58399                   	);
58400                   	assign AxiBfifo_Id = u_9440_0;
58401                   	assign u_850f_0 = AxiBfifo_Id;
58402                   	assign AxiBfifo_Resp = u_9440_2;
58403                   	assign u_850f_2 = AxiBfifo_Resp;
58404                   	rsnoc_z_H_R_U_P_F_a8d76a4e_A4200 Bp(
58405                   		.Rx_0( u_850f_0 )
58406                   	,	.Rx_2( u_850f_2 )
58407                   	,	.RxRdy( u_143 )
58408                   	,	.RxVld( AxiBfifo_Valid )
58409                   	,	.Sys_Clk( Sys_Clk )
58410                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
58411                   	,	.Sys_Clk_En( Sys_Clk_En )
58412                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
58413                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
58414                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
58415                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
58416                   	,	.Sys_Pwr_Idle( BPipePwr_Idle )
58417                   	,	.Sys_Pwr_WakeUp( BPipePwr_WakeUp )
58418                   	,	.Tx_0( u_dff1_0 )
58419                   	,	.Tx_2( u_dff1_2 )
58420                   	,	.TxRdy( Axi_b_ready )
58421                   	,	.TxVld( Axi_b_valid )
58422                   	);
58423                   	assign Axi_b_id = u_dff1_0;
58424                   	assign Axi_b_resp = u_dff1_2;
58425                   	assign u_5f1f_0 = AxiR_Data;
58426                   	assign AxiR_Id = FullId;
58427                   	assign u_5f1f_2 = AxiR_Id;
58428                   	assign AxiR_Last = Gen_Rsp_Last;
58429                   	assign u_5f1f_3 = AxiR_Last;
58430                   	assign RspOpcIs_Rdl = Gen_Rsp_Opc == 3'b010;
58431                   	assign u_e54 = RspOpcIs_Rdl ? 2'b01 : 2'b00;
58432                   	assign u_5f1f_5 = AxiR_Resp;
58433                   	assign Rd = Gen_Rsp_Opc == 3'b000 | Gen_Rsp_Opc == 3'b001 | Gen_Rsp_Opc == 3'b010;
58434                   	assign R1Vld = Rd &amp; Gen_Rsp_Vld;
58435                   	assign AxiR_Valid = R1Vld;
58436                   	rsnoc_z_T_C_S_C_L_R_S_72a3ed95_64 us72a3ed95( .I( Gen_Rsp_Data ) , .O( AxiR_Data ) );
58437                   	assign uAxiR_Resp_caseSel = { RspStatusIs_Ok , RspStatusIs_Fail , RspStatusIs_Err } ;
58438                   	always @( uAxiR_Resp_caseSel or u_e54 ) begin
58439      1/1          		case ( uAxiR_Resp_caseSel )
58440      1/1          			3'b001  : AxiR_Resp = 2'b10 ;
58441      <font color = "red">0/1     ==>  			3'b010  : AxiR_Resp = 2'b00 ;</font>
58442      1/1          			3'b100  : AxiR_Resp = u_e54 ;
58443      1/1          			default : AxiR_Resp = 2'b00 ;
</pre>
<hr>
<a name="inst_tag_229796_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1897.html#inst_tag_229796" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58362
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58431
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58476
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_229796_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1897.html#inst_tag_229796" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">18</td>
<td class="rt">64.29 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">336</td>
<td class="rt">315</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">160</td>
<td class="rt">95.24 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">155</td>
<td class="rt">92.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">18</td>
<td class="rt">64.29 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">336</td>
<td class="rt">315</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">160</td>
<td class="rt">95.24 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">155</td>
<td class="rt">92.26 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_resp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_resp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_229796_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1897.html#inst_tag_229796" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">58362</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58431</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58476</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">58373</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">58439</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58362      	assign u_b16a = RspOpcIs_Wrc ? 2'b01 : 2'b00;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58431      	assign u_e54 = RspOpcIs_Rdl ? 2'b01 : 2'b00;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58476      	assign Gen_Rsp_Rdy = Wr ? B1Rdy : R1Rdy;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58373      		if ( RspStatusIs_Err )
           		<font color = "green">-1-</font>  
58374      			B1Resp = 2'b10 ;
           <font color = "green">			==></font>
58375      		else if ( RspStatusIs_Ok )
           		     <font color = "green">-2-</font>  
58376      			B1Resp = u_b16a ;
           <font color = "green">			==></font>
58377      		else if ( RspStatusIs_Fail )
           		     <font color = "red">-3-</font>  
58378      			B1Resp = 2'b00 ;
           <font color = "red">			==></font>
58379      		else	B1Resp = 2'b00 ;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58439      		case ( uAxiR_Resp_caseSel )
           		<font color = "red">-1-</font>                  
58440      			3'b001  : AxiR_Resp = 2'b10 ;
           <font color = "green">			==></font>
58441      			3'b010  : AxiR_Resp = 2'b00 ;
           <font color = "red">			==></font>
58442      			3'b100  : AxiR_Resp = u_e54 ;
           <font color = "green">			==></font>
58443      			default : AxiR_Resp = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_229796">
    <li>
      <a href="#inst_tag_229796_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_229796_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_229796_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_229796_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_229797">
    <li>
      <a href="#inst_tag_229797_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_229797_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_229797_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_229797_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
