$date
	Sat Feb 17 15:32:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter4bit_testbench $end
$var wire 4 ! count_behavioral [3:0] $end
$var wire 4 " count_rtl [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % reset $end
$scope module rtl_counter $end
$var wire 1 & clock $end
$var wire 1 ' enable $end
$var wire 1 ( reset $end
$var reg 4 ) count_next [3:0] $end
$var reg 4 * res_rtl [3:0] $end
$upscope $end
$scope module behavioral_counter $end
$var wire 1 & clock $end
$var wire 1 ' enable $end
$var wire 1 ( reset $end
$var reg 4 + res_behav [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
0(
0'
0&
0%
0$
0#
bx "
bx !
$end
#10000
1#
1&
#15000
b0 +
b0 !
b0 )
1%
1(
#20000
0#
0&
#30000
1#
1&
