{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725490039223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725490039255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 16:47:19 2024 " "Processing started: Wed Sep 04 16:47:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725490039255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725490039255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab-1 -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab-1 -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725490039255 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1725490039533 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725490039595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725490039595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i tb_Structural.v(5) " "Verilog HDL Declaration information at tb_Structural.v(5): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "Files/tb_Structural.v" "" { Text "C:/Users/Doxlet/Desktop/ECE-3700/Lab-1/Files/tb_Structural.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725490067362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tb_structural.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tb_structural.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Structural " "Found entity 1: tb_Structural" {  } { { "Files/tb_Structural.v" "" { Text "C:/Users/Doxlet/Desktop/ECE-3700/Lab-1/Files/tb_Structural.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725490067362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725490067362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file files/block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Files/Block1.bdf" "" { Schematic "C:/Users/Doxlet/Desktop/ECE-3700/Lab-1/Files/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725490067362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725490067362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/structural.v 1 1 " "Found 1 design units, including 1 entities, in source file files/structural.v" { { "Info" "ISGN_ENTITY_NAME" "1 Structural " "Found entity 1: Structural" {  } { { "Files/Structural.v" "" { Text "C:/Users/Doxlet/Desktop/ECE-3700/Lab-1/Files/Structural.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725490067377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725490067377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/top.v 1 1 " "Found 1 design units, including 1 entities, in source file files/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Files/Top.v" "" { Text "C:/Users/Doxlet/Desktop/ECE-3700/Lab-1/Files/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725490067377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725490067377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725490067441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Structural Structural:struct_inst " "Elaborating entity \"Structural\" for hierarchy \"Structural:struct_inst\"" {  } { { "Files/Top.v" "struct_inst" { Text "C:/Users/Doxlet/Desktop/ECE-3700/Lab-1/Files/Top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725490067455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725490067830 ""}
