<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DIY Logging Volt/Ampmeter: Cache Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DIY Logging Volt/Ampmeter
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__CMSIS__Core__CacheFunctions.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#groups">Modules</a>  </div>
  <div class="headertitle">
<div class="title">Cache Functions<div class="ingroups"><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo;  &#124; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo;  &#124; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo;  &#124; <a class="el" href="group__CMSIS__ITM.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group__CMSIS__DWT.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group__CMSIS__TPI.html">Trace Port Interface (TPI)</a><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo;  &#124; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo;  &#124; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo;  &#124; <a class="el" href="group__CMSIS__ITM.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group__CMSIS__DWT.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group__CMSIS__TPI.html">Trace Port Interface (TPI)</a> &raquo;  &#124; <a class="el" href="group__CMSIS__FPU.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group__CMSIS__CoreDebug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group__CMSIS__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group__CMSIS__core__base.html">Core Definitions</a><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo;  &#124; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo;  &#124; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo;  &#124; <a class="el" href="group__CMSIS__ITM.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group__CMSIS__DWT.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group__CMSIS__TPI.html">Trace Port Interface (TPI)</a><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo;  &#124; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo;  &#124; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo;  &#124; <a class="el" href="group__CMSIS__ITM.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group__CMSIS__DWT.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group__CMSIS__TPI.html">Trace Port Interface (TPI)</a> &raquo;  &#124; <a class="el" href="group__CMSIS__FPU.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group__CMSIS__CoreDebug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group__CMSIS__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group__CMSIS__core__base.html">Core Definitions</a> &raquo;  &#124; <a class="el" href="group__CMSIS__Core__FunctionInterface.html">Functions and Instructions Reference</a> &raquo; <a class="el" href="group__CMSIS__Core__NVICFunctions.html">NVIC Functions</a> &raquo; <a class="el" href="group__CMSIS__Core__FpuFunctions.html">FPU Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Functions that configure Instruction and Data cache.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__CMSIS__Core__SysTickFunctions"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__SysTickFunctions.html">SysTick Functions</a></td></tr>
<tr class="memdesc:group__CMSIS__Core__SysTickFunctions"><td class="mdescLeft">&#160;</td><td class="mdescRight">Functions that configure the System. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e7c6c8e16ada1f95e5bf5a03505b68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__CacheFunctions.html#gaf9e7c6c8e16ada1f95e5bf5a03505b68">SCB_EnableICache</a> (void)</td></tr>
<tr class="memdesc:gaf9e7c6c8e16ada1f95e5bf5a03505b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I-Cache.  <a href="group__CMSIS__Core__CacheFunctions.html#gaf9e7c6c8e16ada1f95e5bf5a03505b68">More...</a><br /></td></tr>
<tr class="separator:gaf9e7c6c8e16ada1f95e5bf5a03505b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba757390852f95b3ac2d8638c717d8d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__CacheFunctions.html#gaba757390852f95b3ac2d8638c717d8d8">SCB_DisableICache</a> (void)</td></tr>
<tr class="memdesc:gaba757390852f95b3ac2d8638c717d8d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I-Cache.  <a href="group__CMSIS__Core__CacheFunctions.html#gaba757390852f95b3ac2d8638c717d8d8">More...</a><br /></td></tr>
<tr class="separator:gaba757390852f95b3ac2d8638c717d8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50d373a785edd782c5de5a3b55e30ff3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__CacheFunctions.html#ga50d373a785edd782c5de5a3b55e30ff3">SCB_InvalidateICache</a> (void)</td></tr>
<tr class="memdesc:ga50d373a785edd782c5de5a3b55e30ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate I-Cache.  <a href="group__CMSIS__Core__CacheFunctions.html#ga50d373a785edd782c5de5a3b55e30ff3">More...</a><br /></td></tr>
<tr class="separator:ga50d373a785edd782c5de5a3b55e30ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63aa640d9006021a796a5dcf9c7180b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__CacheFunctions.html#ga63aa640d9006021a796a5dcf9c7180b6">SCB_EnableDCache</a> (void)</td></tr>
<tr class="memdesc:ga63aa640d9006021a796a5dcf9c7180b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable D-Cache.  <a href="group__CMSIS__Core__CacheFunctions.html#ga63aa640d9006021a796a5dcf9c7180b6">More...</a><br /></td></tr>
<tr class="separator:ga63aa640d9006021a796a5dcf9c7180b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6468170f90d270caab8116e7a4f0b5fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__CacheFunctions.html#ga6468170f90d270caab8116e7a4f0b5fe">SCB_DisableDCache</a> (void)</td></tr>
<tr class="memdesc:ga6468170f90d270caab8116e7a4f0b5fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable D-Cache.  <a href="group__CMSIS__Core__CacheFunctions.html#ga6468170f90d270caab8116e7a4f0b5fe">More...</a><br /></td></tr>
<tr class="separator:ga6468170f90d270caab8116e7a4f0b5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2d30db08887d0bdb818b8a785a5ce6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__CacheFunctions.html#gace2d30db08887d0bdb818b8a785a5ce6">SCB_InvalidateDCache</a> (void)</td></tr>
<tr class="memdesc:gace2d30db08887d0bdb818b8a785a5ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate D-Cache.  <a href="group__CMSIS__Core__CacheFunctions.html#gace2d30db08887d0bdb818b8a785a5ce6">More...</a><br /></td></tr>
<tr class="separator:gace2d30db08887d0bdb818b8a785a5ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55583e3065c6eabca204b8b89b121c4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__CacheFunctions.html#ga55583e3065c6eabca204b8b89b121c4c">SCB_CleanDCache</a> (void)</td></tr>
<tr class="memdesc:ga55583e3065c6eabca204b8b89b121c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean D-Cache.  <a href="group__CMSIS__Core__CacheFunctions.html#ga55583e3065c6eabca204b8b89b121c4c">More...</a><br /></td></tr>
<tr class="separator:ga55583e3065c6eabca204b8b89b121c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b741def9e3b2ca97dc9ea49b8ce505c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__CacheFunctions.html#ga1b741def9e3b2ca97dc9ea49b8ce505c">SCB_CleanInvalidateDCache</a> (void)</td></tr>
<tr class="memdesc:ga1b741def9e3b2ca97dc9ea49b8ce505c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean &amp; Invalidate D-Cache.  <a href="group__CMSIS__Core__CacheFunctions.html#ga1b741def9e3b2ca97dc9ea49b8ce505c">More...</a><br /></td></tr>
<tr class="separator:ga1b741def9e3b2ca97dc9ea49b8ce505c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503ef7ef58c0773defd15a82f6336c09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__CacheFunctions.html#ga503ef7ef58c0773defd15a82f6336c09">SCB_InvalidateDCache_by_Addr</a> (uint32_t *addr, int32_t dsize)</td></tr>
<tr class="memdesc:ga503ef7ef58c0773defd15a82f6336c09"><td class="mdescLeft">&#160;</td><td class="mdescRight">D-Cache Invalidate by address.  <a href="group__CMSIS__Core__CacheFunctions.html#ga503ef7ef58c0773defd15a82f6336c09">More...</a><br /></td></tr>
<tr class="separator:ga503ef7ef58c0773defd15a82f6336c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga696fadbf7b9cc71dad42fab61873a40d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__CacheFunctions.html#ga696fadbf7b9cc71dad42fab61873a40d">SCB_CleanDCache_by_Addr</a> (uint32_t *addr, int32_t dsize)</td></tr>
<tr class="memdesc:ga696fadbf7b9cc71dad42fab61873a40d"><td class="mdescLeft">&#160;</td><td class="mdescRight">D-Cache Clean by address.  <a href="group__CMSIS__Core__CacheFunctions.html#ga696fadbf7b9cc71dad42fab61873a40d">More...</a><br /></td></tr>
<tr class="separator:ga696fadbf7b9cc71dad42fab61873a40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga630131b2572eaa16b569ed364dfc895e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__CacheFunctions.html#ga630131b2572eaa16b569ed364dfc895e">SCB_CleanInvalidateDCache_by_Addr</a> (uint32_t *addr, int32_t dsize)</td></tr>
<tr class="memdesc:ga630131b2572eaa16b569ed364dfc895e"><td class="mdescLeft">&#160;</td><td class="mdescRight">D-Cache Clean and Invalidate by address.  <a href="group__CMSIS__Core__CacheFunctions.html#ga630131b2572eaa16b569ed364dfc895e">More...</a><br /></td></tr>
<tr class="separator:ga630131b2572eaa16b569ed364dfc895e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d672529cd193537fe2a0141931c6ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__CacheFunctions.html#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(x)&#160;&#160;&#160;(((x) &amp; <a class="el" href="group__CMSIS__SCB.html#gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</a>) &gt;&gt; <a class="el" href="group__CMSIS__SCB.html#gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</a>)</td></tr>
<tr class="separator:ga3d672529cd193537fe2a0141931c6ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20feee7c52fee32b48ee0d2ceaaf932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__CacheFunctions.html#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(x)&#160;&#160;&#160;(((x) &amp; <a class="el" href="group__CMSIS__SCB.html#ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</a>      ) &gt;&gt; <a class="el" href="group__CMSIS__SCB.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</a>      )</td></tr>
<tr class="separator:gaf20feee7c52fee32b48ee0d2ceaaf932"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions that configure Instruction and Data cache. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaf20feee7c52fee32b48ee0d2ceaaf932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf20feee7c52fee32b48ee0d2ceaaf932">&#9670;&nbsp;</a></span>CCSIDR_SETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCSIDR_SETS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; <a class="el" href="group__CMSIS__SCB.html#ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</a>      ) &gt;&gt; <a class="el" href="group__CMSIS__SCB.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</a>      )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02222">2222</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a id="ga3d672529cd193537fe2a0141931c6ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d672529cd193537fe2a0141931c6ad9">&#9670;&nbsp;</a></span>CCSIDR_WAYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCSIDR_WAYS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; <a class="el" href="group__CMSIS__SCB.html#gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</a>) &gt;&gt; <a class="el" href="group__CMSIS__SCB.html#gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02221">2221</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga55583e3065c6eabca204b8b89b121c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55583e3065c6eabca204b8b89b121c4c">&#9670;&nbsp;</a></span>SCB_CleanDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void SCB_CleanDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clean D-Cache. </p>
<p>Cleans D-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02392">2392</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;{</div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;    uint32_t ccsidr;</div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;    uint32_t sets;</div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;    uint32_t ways;</div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160; </div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;     <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U; <span class="comment">/*(0U &lt;&lt; 1U) | 0U;*/</span>  <span class="comment">/* Level 1 data cache */</span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;   <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160; </div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;    ccsidr = <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160; </div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;                                            <span class="comment">/* clean D-Cache */</span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;    sets = (uint32_t)(<a class="code" href="group__CMSIS__Core__CacheFunctions.html#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;    <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;      ways = (uint32_t)(<a class="code" href="group__CMSIS__Core__CacheFunctions.html#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;      <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;        <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCSW = (((sets &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</a>) |</div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;                      ((ways &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</a>)  );</div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;          __schedule_barrier();</div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160; </div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga696fadbf7b9cc71dad42fab61873a40d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga696fadbf7b9cc71dad42fab61873a40d">&#9670;&nbsp;</a></span>SCB_CleanDCache_by_Addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void SCB_CleanDCache_by_Addr </td>
          <td>(</td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>dsize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D-Cache Clean by address. </p>
<p>Cleans D-Cache for the given address </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>address (aligned to 32-byte boundary) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dsize</td><td>size of memory block (in number of bytes) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02491">2491</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;{</div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;     int32_t op_size = dsize;</div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;    uint32_t op_addr = (uint32_t) addr;</div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;     int32_t linesize = 32;                <span class="comment">/* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */</span></div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160; </div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160; </div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;    <span class="keywordflow">while</span> (op_size &gt; 0) {</div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;      <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCMVAC = op_addr;</div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;      op_addr += (uint32_t)linesize;</div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;      op_size -=           linesize;</div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;    }</div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160; </div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga1b741def9e3b2ca97dc9ea49b8ce505c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b741def9e3b2ca97dc9ea49b8ce505c">&#9670;&nbsp;</a></span>SCB_CleanInvalidateDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void SCB_CleanInvalidateDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clean &amp; Invalidate D-Cache. </p>
<p>Cleans and Invalidates D-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02427">2427</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;{</div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;    uint32_t ccsidr;</div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;    uint32_t sets;</div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;    uint32_t ways;</div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160; </div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U; <span class="comment">/*(0U &lt;&lt; 1U) | 0U;*/</span>  <span class="comment">/* Level 1 data cache */</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160; </div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;    ccsidr = <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160; </div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;                                            <span class="comment">/* clean &amp; invalidate D-Cache */</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;    sets = (uint32_t)(<a class="code" href="group__CMSIS__Core__CacheFunctions.html#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;    <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;      ways = (uint32_t)(<a class="code" href="group__CMSIS__Core__CacheFunctions.html#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;      <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;        <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCISW = (((sets &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a>) |</div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;                       ((ways &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a>)  );</div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;          __schedule_barrier();</div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160; </div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga630131b2572eaa16b569ed364dfc895e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga630131b2572eaa16b569ed364dfc895e">&#9670;&nbsp;</a></span>SCB_CleanInvalidateDCache_by_Addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void SCB_CleanInvalidateDCache_by_Addr </td>
          <td>(</td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>dsize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D-Cache Clean and Invalidate by address. </p>
<p>Cleans and invalidates D_Cache for the given address </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>address (aligned to 32-byte boundary) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dsize</td><td>size of memory block (in number of bytes) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02518">2518</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;{</div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;     int32_t op_size = dsize;</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;    uint32_t op_addr = (uint32_t) addr;</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;     int32_t linesize = 32;                <span class="comment">/* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */</span></div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160; </div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160; </div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;    <span class="keywordflow">while</span> (op_size &gt; 0) {</div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;      <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCIMVAC = op_addr;</div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;      op_addr += (uint32_t)linesize;</div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;      op_size -=           linesize;</div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;    }</div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160; </div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga6468170f90d270caab8116e7a4f0b5fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6468170f90d270caab8116e7a4f0b5fe">&#9670;&nbsp;</a></span>SCB_DisableDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void SCB_DisableDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable D-Cache. </p>
<p>Turns off D-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02319">2319</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;{</div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;    uint32_t ccsidr;</div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;    uint32_t sets;</div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;    uint32_t ways;</div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160; </div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U; <span class="comment">/*(0U &lt;&lt; 1U) | 0U;*/</span>  <span class="comment">/* Level 1 data cache */</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160; </div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp;= ~(uint32_t)<a class="code" href="group__CMSIS__SCB.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>;  <span class="comment">/* disable D-Cache */</span></div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160; </div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;    ccsidr = <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160; </div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;                                            <span class="comment">/* clean &amp; invalidate D-Cache */</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;    sets = (uint32_t)(<a class="code" href="group__CMSIS__Core__CacheFunctions.html#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;    <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;      ways = (uint32_t)(<a class="code" href="group__CMSIS__Core__CacheFunctions.html#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;      <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;        <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCISW = (((sets &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a>) |</div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;                       ((ways &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a>)  );</div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;          __schedule_barrier();</div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160; </div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaba757390852f95b3ac2d8638c717d8d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba757390852f95b3ac2d8638c717d8d8">&#9670;&nbsp;</a></span>SCB_DisableICache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void SCB_DisableICache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable I-Cache. </p>
<p>Turns off I-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02248">2248</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;{</div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">  #if defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp;= ~(uint32_t)<a class="code" href="group__CMSIS__SCB.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>;  <span class="comment">/* disable I-Cache */</span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;                     <span class="comment">/* invalidate I-Cache */</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga63aa640d9006021a796a5dcf9c7180b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63aa640d9006021a796a5dcf9c7180b6">&#9670;&nbsp;</a></span>SCB_EnableDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void SCB_EnableDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable D-Cache. </p>
<p>Turns on D-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02281">2281</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;{</div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;    uint32_t ccsidr;</div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;    uint32_t sets;</div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;    uint32_t ways;</div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160; </div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U; <span class="comment">/*(0U &lt;&lt; 1U) | 0U;*/</span>  <span class="comment">/* Level 1 data cache */</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160; </div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;    ccsidr = <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160; </div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;                                            <span class="comment">/* invalidate D-Cache */</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    sets = (uint32_t)(<a class="code" href="group__CMSIS__Core__CacheFunctions.html#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;    <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;      ways = (uint32_t)(<a class="code" href="group__CMSIS__Core__CacheFunctions.html#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;      <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;        <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCISW = (((sets &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a>) |</div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;                      ((ways &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a>)  );</div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;          __schedule_barrier();</div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160; </div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR |=  (uint32_t)<a class="code" href="group__CMSIS__SCB.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>;  <span class="comment">/* enable D-Cache */</span></div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160; </div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf9e7c6c8e16ada1f95e5bf5a03505b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9e7c6c8e16ada1f95e5bf5a03505b68">&#9670;&nbsp;</a></span>SCB_EnableICache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void SCB_EnableICache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable I-Cache. </p>
<p>Turns on I-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02229">2229</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;{</div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">  #if defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)</span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;                     <span class="comment">/* invalidate I-Cache */</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR |=  (uint32_t)<a class="code" href="group__CMSIS__SCB.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>;  <span class="comment">/* enable I-Cache */</span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gace2d30db08887d0bdb818b8a785a5ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace2d30db08887d0bdb818b8a785a5ce6">&#9670;&nbsp;</a></span>SCB_InvalidateDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void SCB_InvalidateDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate D-Cache. </p>
<p>Invalidates D-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02357">2357</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;{</div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;    uint32_t ccsidr;</div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;    uint32_t sets;</div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;    uint32_t ways;</div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160; </div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U; <span class="comment">/*(0U &lt;&lt; 1U) | 0U;*/</span>  <span class="comment">/* Level 1 data cache */</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160; </div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;    ccsidr = <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160; </div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;                                            <span class="comment">/* invalidate D-Cache */</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;    sets = (uint32_t)(<a class="code" href="group__CMSIS__Core__CacheFunctions.html#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;    <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;      ways = (uint32_t)(<a class="code" href="group__CMSIS__Core__CacheFunctions.html#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;      <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;        <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCISW = (((sets &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a>) |</div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;                      ((ways &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a>)  );</div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;          __schedule_barrier();</div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160; </div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga503ef7ef58c0773defd15a82f6336c09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga503ef7ef58c0773defd15a82f6336c09">&#9670;&nbsp;</a></span>SCB_InvalidateDCache_by_Addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void SCB_InvalidateDCache_by_Addr </td>
          <td>(</td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>dsize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D-Cache Invalidate by address. </p>
<p>Invalidates D-Cache for the given address </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>address (aligned to 32-byte boundary) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dsize</td><td>size of memory block (in number of bytes) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02464">2464</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;{</div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;     int32_t op_size = dsize;</div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;    uint32_t op_addr = (uint32_t)addr;</div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;     int32_t linesize = 32;                <span class="comment">/* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160; </div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160; </div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;    <span class="keywordflow">while</span> (op_size &gt; 0) {</div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;      <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCIMVAC = op_addr;</div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;      op_addr += (uint32_t)linesize;</div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;      op_size -=           linesize;</div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;    }</div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160; </div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga50d373a785edd782c5de5a3b55e30ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50d373a785edd782c5de5a3b55e30ff3">&#9670;&nbsp;</a></span>SCB_InvalidateICache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void SCB_InvalidateICache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate I-Cache. </p>
<p>Invalidates I-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02265">2265</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;{</div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">  #if defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;</div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__CMSIS__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l01772">core_cm7.h:1772</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gaa6a2a5e1707c9ef277e67dacd4e247fd"><div class="ttname"><a href="group__CMSIS__SCB.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a></div><div class="ttdeci">#define SCB_DCISW_WAY_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00816">core_cm7.h:816</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_ga8374e67655ac524284c9bb59eb2efa23"><div class="ttname"><a href="group__CMSIS__SCB.html#ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</a></div><div class="ttdeci">#define SCB_DCCSW_WAY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00824">core_cm7.h:824</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_ga57b3909dff40a9c28ec50991e4202678"><div class="ttname"><a href="group__CMSIS__SCB.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a></div><div class="ttdeci">#define SCB_CCR_DC_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00600">core_cm7.h:600</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_ga669e16d98c8ea0e66afb04641971d98c"><div class="ttname"><a href="group__CMSIS__SCB.html#ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</a></div><div class="ttdeci">#define SCB_DCCSW_SET_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00827">core_cm7.h:827</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gaea6bd5b7d1c47c7db06afdecc6e49281"><div class="ttname"><a href="group__CMSIS__SCB.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a></div><div class="ttdeci">#define SCB_DCISW_SET_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00819">core_cm7.h:819</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_ga525f1bb9849e89b3eafbd53dcd51e296"><div class="ttname"><a href="group__CMSIS__SCB.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a></div><div class="ttdeci">#define SCB_DCCISW_SET_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00833">core_cm7.h:833</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__CacheFunctions_html_ga3d672529cd193537fe2a0141931c6ad9"><div class="ttname"><a href="group__CMSIS__Core__CacheFunctions.html#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a></div><div class="ttdeci">#define CCSIDR_WAYS(x)</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l02221">core_cm7.h:2221</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gabfe6096a36807e0b7e1d09a06ef1d750"><div class="ttname"><a href="group__CMSIS__SCB.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a></div><div class="ttdeci">#define SCB_DCISW_WAY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00817">core_cm7.h:817</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_gaad233022e850a009fc6f7602be1182f6"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a></div><div class="ttdeci">#define __ISB()</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00418">cmsis_armcc.h:418</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_ga6cac2d69791e13af276d8306c796925f"><div class="ttname"><a href="group__CMSIS__SCB.html#ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</a></div><div class="ttdeci">#define SCB_DCCSW_WAY_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00823">core_cm7.h:823</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gae93985adc38a127bc8dc909ac58e8fea"><div class="ttname"><a href="group__CMSIS__SCB.html#gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</a></div><div class="ttdeci">#define SCB_DCCSW_SET_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00826">core_cm7.h:826</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__CacheFunctions_html_gaf20feee7c52fee32b48ee0d2ceaaf932"><div class="ttname"><a href="group__CMSIS__Core__CacheFunctions.html#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a></div><div class="ttdeci">#define CCSIDR_SETS(x)</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l02222">core_cm7.h:2222</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gaf2ff8f5957edac919e28b536aa6c0a59"><div class="ttname"><a href="group__CMSIS__SCB.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a></div><div class="ttdeci">#define SCB_CCR_IC_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00597">core_cm7.h:597</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gab08fbef94f7d068a7c0217e074c697f9"><div class="ttname"><a href="group__CMSIS__SCB.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a></div><div class="ttdeci">#define SCB_DCISW_SET_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00820">core_cm7.h:820</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gaf2269bbe0bc7705e1da8f5ee0f581054"><div class="ttname"><a href="group__CMSIS__SCB.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a></div><div class="ttdeci">#define SCB_DCCISW_WAY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00831">core_cm7.h:831</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_ga067d257a2b34565410acefb5afef2203"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00429">cmsis_armcc.h:429</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gaa90bd0b36679219d6a2144eba6eb96cd"><div class="ttname"><a href="group__CMSIS__SCB.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a></div><div class="ttdeci">#define SCB_DCCISW_WAY_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00830">core_cm7.h:830</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gaf1b0bea5ab77d4ad7d5c21e77ca463ad"><div class="ttname"><a href="group__CMSIS__SCB.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a></div><div class="ttdeci">#define SCB_DCCISW_SET_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00834">core_cm7.h:834</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Sep 3 2021 17:37:13 for DIY Logging Volt/Ampmeter by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
