Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Feb 11 16:12:22 2024
| Host         : yihongliu-SER running 64-bit Linux Mint 21.2
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       38          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (90)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: clk_div_1/internal_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (90)
-------------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.868        0.000                      0                 1522        0.051        0.000                      0                 1522        2.000        0.000                       0                   789  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_fpga_0                  {0.000 10.000}       20.000          50.000          
instance_name/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0        {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0        {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                       13.868        0.000                      0                 1517        0.051        0.000                      0                 1517        9.020        0.000                       0                   778  
instance_name/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0             48.050        0.000                      0                    5        0.282        0.000                      0                    5       24.500        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                         12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_fpga_0                              
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.868ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 1.396ns (25.996%)  route 3.974ns (74.004%))
  Logic Levels:           6  (LUT2=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 23.310 - 20.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.684     3.723    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X9Y46          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.456     4.179 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/Q
                         net (fo=2, routed)           0.765     4.945    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[56]
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.069 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.483     5.551    d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     5.675 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.403     6.078    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/s_axi_wvalid
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.118     6.196 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.575     6.771    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_wvalid
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.326     7.097 f  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.590     7.688    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I3_O)        0.124     7.812 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.402     8.214    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.124     8.338 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=2, routed)           0.755     9.093    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y9          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.553    23.310    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.707    
                         clock uncertainty           -0.302    23.405    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.962    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.962    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                 13.868    

Slack (MET) :             13.915ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.952ns (18.169%)  route 4.288ns (81.831%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 23.309 - 20.000 ) 
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X7Y36          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     4.174 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=4, routed)           1.007     5.181    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X8Y40          LUT2 (Prop_lut2_I1_O)        0.124     5.305 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.583     5.888    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.012 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.487     6.499    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.623 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=25, routed)          0.901     7.524    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.648 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[12]_INST_0/O
                         net (fo=2, routed)           1.310     8.958    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.552    23.309    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.432    23.741    
                         clock uncertainty           -0.302    23.439    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    22.873    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.873    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                 13.915    

Slack (MET) :             13.921ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 1.264ns (25.163%)  route 3.759ns (74.837%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 23.309 - 20.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.684     3.723    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X9Y46          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.456     4.179 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/Q
                         net (fo=2, routed)           0.765     4.945    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[56]
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.069 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.483     5.551    d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     5.675 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.403     6.078    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/s_axi_wvalid
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.118     6.196 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.575     6.771    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_wvalid
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.326     7.097 f  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.809     7.906    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.116     8.022 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_we_a[0]_INST_0/O
                         net (fo=1, routed)           0.725     8.747    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.552    23.309    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.706    
                         clock uncertainty           -0.302    23.404    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736    22.668    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.668    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                 13.921    

Slack (MET) :             13.963ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.642ns (12.766%)  route 4.387ns (87.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 23.252 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.677     3.716    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X8Y34          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     4.234 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=119, routed)         3.687     7.921    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/areset
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.124     8.045 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1/O
                         net (fo=9, routed)           0.700     8.745    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.495    23.252    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X10Y50         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[2]/C
                         clock pessimism              0.282    23.534    
                         clock uncertainty           -0.302    23.232    
    SLICE_X10Y50         FDRE (Setup_fdre_C_R)       -0.524    22.708    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.708    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 13.963    

Slack (MET) :             13.963ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.642ns (12.766%)  route 4.387ns (87.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 23.252 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.677     3.716    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X8Y34          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     4.234 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=119, routed)         3.687     7.921    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/areset
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.124     8.045 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1/O
                         net (fo=9, routed)           0.700     8.745    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.495    23.252    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X10Y50         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[3]/C
                         clock pessimism              0.282    23.534    
                         clock uncertainty           -0.302    23.232    
    SLICE_X10Y50         FDRE (Setup_fdre_C_R)       -0.524    22.708    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.708    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 13.963    

Slack (MET) :             13.963ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.642ns (12.766%)  route 4.387ns (87.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 23.252 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.677     3.716    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X8Y34          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     4.234 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=119, routed)         3.687     7.921    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/areset
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.124     8.045 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1/O
                         net (fo=9, routed)           0.700     8.745    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.495    23.252    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X10Y50         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[4]/C
                         clock pessimism              0.282    23.534    
                         clock uncertainty           -0.302    23.232    
    SLICE_X10Y50         FDRE (Setup_fdre_C_R)       -0.524    22.708    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.708    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 13.963    

Slack (MET) :             13.963ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.642ns (12.766%)  route 4.387ns (87.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 23.252 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.677     3.716    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X8Y34          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     4.234 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=119, routed)         3.687     7.921    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/areset
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.124     8.045 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1/O
                         net (fo=9, routed)           0.700     8.745    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.495    23.252    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X10Y50         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[5]/C
                         clock pessimism              0.282    23.534    
                         clock uncertainty           -0.302    23.232    
    SLICE_X10Y50         FDRE (Setup_fdre_C_R)       -0.524    22.708    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         22.708    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 13.963    

Slack (MET) :             13.966ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 1.396ns (26.481%)  route 3.876ns (73.519%))
  Logic Levels:           6  (LUT2=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 23.309 - 20.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.684     3.723    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X9Y46          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.456     4.179 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/Q
                         net (fo=2, routed)           0.765     4.945    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[56]
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.069 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.483     5.551    d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     5.675 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.403     6.078    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/s_axi_wvalid
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.118     6.196 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.575     6.771    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_wvalid
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.326     7.097 f  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.590     7.688    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I3_O)        0.124     7.812 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.402     8.214    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.124     8.338 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=2, routed)           0.657     8.995    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.552    23.309    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.706    
                         clock uncertainty           -0.302    23.404    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.961    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.961    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                 13.966    

Slack (MET) :             14.032ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.952ns (18.583%)  route 4.171ns (81.417%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 23.310 - 20.000 ) 
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X7Y36          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     4.174 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=4, routed)           1.007     5.181    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X8Y40          LUT2 (Prop_lut2_I1_O)        0.124     5.305 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.583     5.888    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.012 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.487     6.499    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.623 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=25, routed)          1.112     7.735    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.859 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=2, routed)           0.982     8.841    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y9          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.553    23.310    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.432    23.742    
                         clock uncertainty           -0.302    23.440    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    22.874    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.874    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                 14.032    

Slack (MET) :             14.042ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 1.552ns (29.819%)  route 3.653ns (70.181%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 23.252 - 20.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.668     3.707    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X10Y50         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.478     4.185 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[4]/Q
                         net (fo=5, routed)           1.122     5.307    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[4]
    SLICE_X10Y50         LUT6 (Prop_lut6_I0_O)        0.301     5.608 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_4/O
                         net (fo=5, routed)           0.478     6.086    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.210 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bready_i1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.210    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bready_i1_carry_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.611 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bready_i1_carry/CO[3]
                         net (fo=1, routed)           0.877     7.488    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bready_i142_in
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     7.612 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_2/O
                         net (fo=3, routed)           0.476     8.088    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i33_out
    SLICE_X8Y49          LUT4 (Prop_lut4_I3_O)        0.124     8.212 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1/O
                         net (fo=9, routed)           0.700     8.912    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.495    23.252    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X11Y50         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[0]/C
                         clock pessimism              0.433    23.685    
                         clock uncertainty           -0.302    23.383    
    SLICE_X11Y50         FDRE (Setup_fdre_C_R)       -0.429    22.954    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.954    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 14.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.366%)  route 0.224ns (63.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.568     1.398    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X7Y43          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.128     1.526 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/Q
                         net (fo=1, routed)           0.224     1.750    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.878     1.827    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.370     1.456    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.243     1.699    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.782%)  route 0.262ns (67.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.568     1.398    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X7Y45          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.128     1.526 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[39]/Q
                         net (fo=1, routed)           0.262     1.788    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y9          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.879     1.828    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.370     1.457    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.242     1.699    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid2vector_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.821%)  route 0.303ns (59.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.582     1.412    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X4Y50          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid2vector_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.576 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid2vector_q_reg/Q
                         net (fo=29, routed)          0.303     1.879    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid2vector_q
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.045     1.924 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.924    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1]_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.854     1.802    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X0Y47          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1]/C
                         clock pessimism             -0.118     1.684    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.121     1.805    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.569     1.399    d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y47         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141     1.540 r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.596    d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X11Y47         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.837     1.785    d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y47         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.386     1.399    
    SLICE_X11Y47         FDCE (Hold_fdce_C_D)         0.075     1.474    d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.563     1.393    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y39         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141     1.534 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.590    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X15Y39         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.831     1.779    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y39         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.386     1.393    
    SLICE_X15Y39         FDCE (Hold_fdce_C_D)         0.075     1.468    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.565     1.395    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y45         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.592    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X17Y45         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.833     1.781    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y45         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.386     1.395    
    SLICE_X17Y45         FDCE (Hold_fdce_C_D)         0.075     1.470    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.565     1.395    d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y37         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.592    d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X13Y37         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.832     1.780    d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y37         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.385     1.395    
    SLICE_X13Y37         FDCE (Hold_fdce_C_D)         0.075     1.470    d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.568     1.398    d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y44         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141     1.539 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.595    d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X13Y44         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.836     1.784    d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y44         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.386     1.398    
    SLICE_X13Y44         FDCE (Hold_fdce_C_D)         0.075     1.473    d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.564     1.394    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.141     1.535 r  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.591    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X11Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.831     1.779    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.385     1.394    
    SLICE_X11Y36         FDCE (Hold_fdce_C_D)         0.075     1.469    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.564     1.394    d1/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y42         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.141     1.535 r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.591    d1/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X15Y42         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.832     1.780    d1/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y42         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.386     1.394    
    SLICE_X15Y42         FDCE (Hold_fdce_C_D)         0.075     1.469    d1/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X11Y42    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y42    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y42    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y41    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y41    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y41    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y41    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d2_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y43    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y43    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y39    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y39    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y39    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y39    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X11Y42    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X11Y42    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y42    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y42    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y43    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y43    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y39    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y39    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y39    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y39    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X11Y42    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X11Y42    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y42    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y42    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       48.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.050ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.580ns (32.017%)  route 1.232ns (67.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.198ns = ( 46.802 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.609ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306     1.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.749    -3.609    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -3.153 r  clk_div_1/counter_reg[1]/Q
                         net (fo=4, routed)           1.232    -1.921    clk_div_1/counter_reg[1]
    SLICE_X41Y33         LUT4 (Prop_lut4_I0_O)        0.124    -1.797 r  clk_div_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.797    clk_div_1/counter[3]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    51.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    43.544 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    45.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.229 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.572    46.802    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism             -0.411    46.391    
                         clock uncertainty           -0.169    46.222    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)        0.031    46.253    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         46.253    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                 48.050    

Slack (MET) :             48.053ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.580ns (32.106%)  route 1.227ns (67.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.198ns = ( 46.802 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.609ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306     1.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.749    -3.609    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -3.153 r  clk_div_1/counter_reg[1]/Q
                         net (fo=4, routed)           1.227    -1.926    clk_div_1/counter_reg[1]
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.124    -1.802 r  clk_div_1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.802    clk_div_1/counter[1]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    51.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    43.544 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    45.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.229 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.572    46.802    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism             -0.411    46.391    
                         clock uncertainty           -0.169    46.222    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)        0.029    46.251    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         46.251    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                 48.053    

Slack (MET) :             48.066ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.608ns (33.052%)  route 1.232ns (66.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.198ns = ( 46.802 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.609ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306     1.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.749    -3.609    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -3.153 r  clk_div_1/counter_reg[1]/Q
                         net (fo=4, routed)           1.232    -1.921    clk_div_1/counter_reg[1]
    SLICE_X41Y33         LUT5 (Prop_lut5_I2_O)        0.152    -1.769 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000    -1.769    clk_div_1/internal_clk_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    51.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    43.544 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    45.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.229 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.572    46.802    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism             -0.411    46.391    
                         clock uncertainty           -0.169    46.222    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)        0.075    46.297    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                         46.297    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                 48.066    

Slack (MET) :             48.073ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.606ns (33.069%)  route 1.227ns (66.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.198ns = ( 46.802 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.609ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306     1.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.749    -3.609    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -3.153 r  clk_div_1/counter_reg[1]/Q
                         net (fo=4, routed)           1.227    -1.926    clk_div_1/counter_reg[1]
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.150    -1.776 r  clk_div_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.776    clk_div_1/counter[2]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    51.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    43.544 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    45.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.229 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.572    46.802    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism             -0.411    46.391    
                         clock uncertainty           -0.169    46.222    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)        0.075    46.297    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         46.297    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                 48.073    

Slack (MET) :             48.615ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.580ns (46.512%)  route 0.667ns (53.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.198ns = ( 46.802 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.609ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306     1.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.749    -3.609    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -3.153 f  clk_div_1/counter_reg[0]/Q
                         net (fo=5, routed)           0.667    -2.486    clk_div_1/counter_reg[0]
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    -2.362 r  clk_div_1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -2.362    clk_div_1/counter[0]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    51.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    43.544 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    45.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.229 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.572    46.802    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism             -0.411    46.391    
                         clock uncertainty           -0.169    46.222    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)        0.031    46.253    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         46.253    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                 48.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.231ns (59.367%)  route 0.158ns (40.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.589    -0.679    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.551 r  clk_div_1/counter_reg[2]/Q
                         net (fo=3, routed)           0.158    -0.393    clk_div_1/counter_reg[2]
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.103    -0.290 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.290    clk_div_1/internal_clk_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.856    -0.633    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism             -0.046    -0.679    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.107    -0.572    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.227ns (58.945%)  route 0.158ns (41.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.589    -0.679    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.551 r  clk_div_1/counter_reg[2]/Q
                         net (fo=3, routed)           0.158    -0.393    clk_div_1/counter_reg[2]
    SLICE_X41Y33         LUT4 (Prop_lut4_I2_O)        0.099    -0.294 r  clk_div_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    clk_div_1/counter[3]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.856    -0.633    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism             -0.046    -0.679    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.092    -0.587    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.604%)  route 0.231ns (55.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.589    -0.679    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.538 f  clk_div_1/counter_reg[0]/Q
                         net (fo=5, routed)           0.231    -0.307    clk_div_1/counter_reg[0]
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.262 r  clk_div_1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    clk_div_1/counter[0]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.856    -0.633    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism             -0.046    -0.679    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.092    -0.587    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.185ns (37.835%)  route 0.304ns (62.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.589    -0.679    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  clk_div_1/counter_reg[0]/Q
                         net (fo=5, routed)           0.304    -0.234    clk_div_1/counter_reg[0]
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.044    -0.190 r  clk_div_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    clk_div_1/counter[2]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.856    -0.633    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism             -0.046    -0.679    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.107    -0.572    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.962%)  route 0.304ns (62.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.589    -0.679    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  clk_div_1/counter_reg[0]/Q
                         net (fo=5, routed)           0.304    -0.234    clk_div_1/counter_reg[0]
    SLICE_X41Y33         LUT2 (Prop_lut2_I0_O)        0.045    -0.189 r  clk_div_1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    clk_div_1/counter[1]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.856    -0.633    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism             -0.046    -0.679    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.091    -0.588    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.399    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X41Y33    clk_div_1/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X41Y33    clk_div_1/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X41Y33    clk_div_1/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X41Y33    clk_div_1/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X41Y33    clk_div_1/internal_clk_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/internal_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/internal_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/internal_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X41Y33    clk_div_1/internal_clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.050ns  (logic 0.124ns (11.806%)  route 0.926ns (88.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.926     0.926    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.050 r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.050    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X13Y39         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.508     3.266    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y39         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.045ns (10.337%)  route 0.390ns (89.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.390     0.390    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.435 r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.435    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X13Y39         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.834     1.782    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y39         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.302ns  (logic 0.609ns (18.445%)  route 2.693ns (81.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     4.174 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     6.206    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.153     6.359 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     7.020    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X10Y36         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.505     3.263    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.302ns  (logic 0.609ns (18.445%)  route 2.693ns (81.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     4.174 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     6.206    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.153     6.359 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     7.020    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X10Y36         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.505     3.263    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.302ns  (logic 0.609ns (18.445%)  route 2.693ns (81.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     4.174 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     6.206    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.153     6.359 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     7.020    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X10Y36         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.505     3.263    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.224ns  (logic 0.580ns (17.990%)  route 2.644ns (82.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     4.174 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.035     6.209    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     6.333 f  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.609     6.942    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X15Y39         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.502     3.260    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y39         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.224ns  (logic 0.580ns (17.990%)  route 2.644ns (82.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     4.174 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.035     6.209    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     6.333 f  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.609     6.942    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X15Y39         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.502     3.260    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y39         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.224ns  (logic 0.580ns (17.990%)  route 2.644ns (82.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     4.174 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.035     6.209    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     6.333 f  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.609     6.942    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X15Y39         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.502     3.260    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y39         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.188ns  (logic 0.580ns (18.191%)  route 2.608ns (81.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     4.174 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     6.206    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.330 f  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     6.907    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y36         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.505     3.263    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.188ns  (logic 0.580ns (18.191%)  route 2.608ns (81.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     4.174 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     6.206    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.330 f  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     6.907    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y36         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.505     3.263    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.188ns  (logic 0.580ns (18.191%)  route 2.608ns (81.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     4.174 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     6.206    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.330 f  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     6.907    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y36         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.505     3.263    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 0.609ns (19.175%)  route 2.567ns (80.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     4.174 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.035     6.209    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.153     6.362 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.894    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X12Y38         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.507     3.265    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y38         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.078%)  route 0.387ns (64.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.567     1.397    d1/design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X12Y41         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.561 f  d1/design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.225     1.785    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X11Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.162     1.993    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X12Y40         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.835     1.783    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X12Y40         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.439%)  route 0.446ns (70.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.271     1.807    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.852 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.174     2.027    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y42         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.832     1.780    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y42         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.439%)  route 0.446ns (70.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.271     1.807    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.852 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.174     2.027    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y42         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.832     1.780    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y42         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.439%)  route 0.446ns (70.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.271     1.807    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.852 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.174     2.027    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y42         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.832     1.780    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y42         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.192ns (28.933%)  route 0.472ns (71.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.247     1.782    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.051     1.833 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.225     2.059    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y45         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.833     1.781    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y45         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.192ns (28.933%)  route 0.472ns (71.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.247     1.782    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.051     1.833 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.225     2.059    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y45         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.833     1.781    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y45         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.192ns (28.933%)  route 0.472ns (71.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.247     1.782    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.051     1.833 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.225     2.059    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y45         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.833     1.781    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y45         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.184ns (26.785%)  route 0.503ns (73.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.271     1.807    d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.043     1.850 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.232     2.082    d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.833     1.781    d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.184ns (26.785%)  route 0.503ns (73.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.271     1.807    d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.043     1.850 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.232     2.082    d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.833     1.781    d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.184ns (26.785%)  route 0.503ns (73.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.271     1.807    d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.043     1.850 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.232     2.082    d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.833     1.781    d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi/internal_shift_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.582ns  (logic 4.556ns (47.547%)  route 5.026ns (52.453%))
  Logic Levels:           5  (FDSE=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDSE                         0.000     0.000 r  spi/internal_shift_reg[3]/C
    SLICE_X43Y35         FDSE (Prop_fdse_C_Q)         0.631     0.631 r  spi/internal_shift_reg[3]/Q
                         net (fo=2, routed)           1.094     1.725    spi/p_1_in[4]
    SLICE_X43Y35         LUT4 (Prop_lut4_I1_O)        0.124     1.849 r  spi/spi_clk_INST_0_i_5/O
                         net (fo=1, routed)           0.670     2.519    spi/spi_clk_INST_0_i_5_n_0
    SLICE_X43Y35         LUT5 (Prop_lut5_I4_O)        0.124     2.643 r  spi/spi_clk_INST_0_i_2/O
                         net (fo=2, routed)           0.958     3.601    spi/spi_clk_INST_0_i_2_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     3.725 r  spi/spi_clk_INST_0/O
                         net (fo=1, routed)           2.304     6.029    spi_clk_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.553     9.582 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     9.582    spi_clk
    Y18                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/test_ram_2_0/inst/t_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            t[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.082ns  (logic 4.120ns (50.980%)  route 3.962ns (49.020%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDSE                         0.000     0.000 r  d1/design_1_i/test_ram_2_0/inst/t_reg[4]/C
    SLICE_X9Y39          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  d1/design_1_i/test_ram_2_0/inst/t_reg[4]/Q
                         net (fo=1, routed)           3.962     4.381    t_OBUF[4]
    W19                  OBUF (Prop_obuf_I_O)         3.701     8.082 r  t_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.082    t[4]
    W19                                                               r  t[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/test_ram_2_0/inst/t_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            t[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 3.984ns (49.810%)  route 4.014ns (50.190%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDSE                         0.000     0.000 r  d1/design_1_i/test_ram_2_0/inst/t_reg[3]/C
    SLICE_X9Y39          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  d1/design_1_i/test_ram_2_0/inst/t_reg[3]/Q
                         net (fo=1, routed)           4.014     4.470    t_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         3.528     7.998 r  t_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.998    t[3]
    W18                                                               r  t[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi/begin_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.471ns  (logic 4.301ns (57.575%)  route 3.169ns (42.425%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  spi/begin_out_reg/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  spi/begin_out_reg/Q
                         net (fo=2, routed)           0.722     1.353    spi/begin_out
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124     1.477 r  spi/sdi_INST_0/O
                         net (fo=1, routed)           2.447     3.924    sdi_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.546     7.471 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000     7.471    sdi
    Y19                                                               r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/test_ram_2_0/inst/t_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            t[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 4.039ns (54.928%)  route 3.314ns (45.072%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDSE                         0.000     0.000 r  d1/design_1_i/test_ram_2_0/inst/t_reg[2]/C
    SLICE_X9Y39          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  d1/design_1_i/test_ram_2_0/inst/t_reg[2]/Q
                         net (fo=1, routed)           3.314     3.770    t_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.583     7.353 r  t_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.353    t[2]
    U19                                                               r  t[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi/tx_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.318ns  (logic 4.605ns (62.920%)  route 2.714ns (37.080%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  spi/tx_reg/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  spi/tx_reg/Q
                         net (fo=6, routed)           0.907     1.538    spi/tx_reg_n_0
    SLICE_X43Y34         LUT1 (Prop_lut1_I0_O)        0.150     1.688 r  spi/LD_INST_0/O
                         net (fo=1, routed)           1.807     3.495    LD_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.824     7.318 r  LD_OBUF_inst/O
                         net (fo=0)                   0.000     7.318    LD
    Y16                                                               r  LD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/test_ram_2_0/inst/t_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            t[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.305ns  (logic 4.041ns (55.320%)  route 3.264ns (44.680%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDSE                         0.000     0.000 r  d1/design_1_i/test_ram_2_0/inst/t_reg[1]/C
    SLICE_X9Y39          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  d1/design_1_i/test_ram_2_0/inst/t_reg[1]/Q
                         net (fo=1, routed)           3.264     3.720    t_OBUF[1]
    U18                  OBUF (Prop_obuf_I_O)         3.585     7.305 r  t_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.305    t[1]
    U18                                                               r  t[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/test_ram_2_0/inst/t_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            t[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.110ns  (logic 4.071ns (57.255%)  route 3.039ns (42.745%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDSE                         0.000     0.000 r  d1/design_1_i/test_ram_2_0/inst/t_reg[0]/C
    SLICE_X9Y39          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  d1/design_1_i/test_ram_2_0/inst/t_reg[0]/Q
                         net (fo=1, routed)           3.039     3.495    t_OBUF[0]
    Y17                  OBUF (Prop_obuf_I_O)         3.615     7.110 r  t_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.110    t[0]
    Y17                                                               r  t[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.815ns  (logic 1.629ns (28.019%)  route 4.185ns (71.981%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           3.490     4.968    spi/start_tx
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.152     5.120 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.695     5.815    spi/internal_shift[24]_i_2_n_0
    SLICE_X42Y34         FDRE                                         r  spi/internal_shift_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.815ns  (logic 1.629ns (28.019%)  route 4.185ns (71.981%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           3.490     4.968    spi/start_tx
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.152     5.120 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.695     5.815    spi/internal_shift[24]_i_2_n_0
    SLICE_X42Y34         FDRE                                         r  spi/internal_shift_reg[24]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi/internal_shift_reg[9]/C
                            (rising edge-triggered cell FDSE)
  Destination:            spi/internal_shift_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.583%)  route 0.085ns (31.417%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDSE                         0.000     0.000 r  spi/internal_shift_reg[9]/C
    SLICE_X43Y33         FDSE (Prop_fdse_C_Q)         0.186     0.186 r  spi/internal_shift_reg[9]/Q
                         net (fo=2, routed)           0.085     0.271    spi/p_1_in[10]
    SLICE_X43Y33         FDSE                                         r  spi/internal_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi/internal_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi/internal_shift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.220ns (70.241%)  route 0.093ns (29.759%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  spi/internal_shift_reg[0]/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.220     0.220 r  spi/internal_shift_reg[0]/Q
                         net (fo=3, routed)           0.093     0.313    spi/p_1_in[1]
    SLICE_X43Y35         FDSE                                         r  spi/internal_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi/internal_shift_reg[10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            spi/internal_shift_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.199ns (63.320%)  route 0.115ns (36.680%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDSE                         0.000     0.000 r  spi/internal_shift_reg[10]/C
    SLICE_X43Y33         FDSE (Prop_fdse_C_Q)         0.199     0.199 r  spi/internal_shift_reg[10]/Q
                         net (fo=2, routed)           0.115     0.314    spi/p_1_in[11]
    SLICE_X43Y33         FDSE                                         r  spi/internal_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi/internal_shift_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            spi/internal_shift_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.199ns (63.320%)  route 0.115ns (36.680%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDSE                         0.000     0.000 r  spi/internal_shift_reg[1]/C
    SLICE_X43Y35         FDSE (Prop_fdse_C_Q)         0.199     0.199 r  spi/internal_shift_reg[1]/Q
                         net (fo=2, routed)           0.115     0.314    spi/p_1_in[2]
    SLICE_X43Y35         FDSE                                         r  spi/internal_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi/internal_shift_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            spi/internal_shift_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.112%)  route 0.134ns (41.888%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDSE                         0.000     0.000 r  spi/internal_shift_reg[6]/C
    SLICE_X43Y35         FDSE (Prop_fdse_C_Q)         0.186     0.186 r  spi/internal_shift_reg[6]/Q
                         net (fo=2, routed)           0.134     0.320    spi/p_1_in[7]
    SLICE_X43Y35         FDSE                                         r  spi/internal_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE                         0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.075     0.223    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.098     0.321 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000     0.321    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi/internal_shift_reg[8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            spi/internal_shift_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.220ns (66.666%)  route 0.110ns (33.334%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDSE                         0.000     0.000 r  spi/internal_shift_reg[8]/C
    SLICE_X42Y34         FDSE (Prop_fdse_C_Q)         0.220     0.220 r  spi/internal_shift_reg[8]/Q
                         net (fo=2, routed)           0.110     0.330    spi/p_1_in[9]
    SLICE_X43Y33         FDSE                                         r  spi/internal_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi/internal_shift_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi/internal_shift_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.204ns (60.875%)  route 0.131ns (39.125%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  spi/internal_shift_reg[22]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  spi/internal_shift_reg[22]/Q
                         net (fo=2, routed)           0.131     0.335    spi/p_1_in[23]
    SLICE_X42Y34         FDRE                                         r  spi/internal_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi/internal_shift_reg[21]/C
                            (rising edge-triggered cell FDSE)
  Destination:            spi/internal_shift_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.204ns (60.261%)  route 0.135ns (39.739%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDSE                         0.000     0.000 r  spi/internal_shift_reg[21]/C
    SLICE_X42Y33         FDSE (Prop_fdse_C_Q)         0.204     0.204 r  spi/internal_shift_reg[21]/Q
                         net (fo=2, routed)           0.135     0.339    spi/p_1_in[22]
    SLICE_X42Y33         FDRE                                         r  spi/internal_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi/internal_shift_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi/internal_shift_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.220ns (64.508%)  route 0.121ns (35.492%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  spi/internal_shift_reg[19]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.220     0.220 r  spi/internal_shift_reg[19]/Q
                         net (fo=2, routed)           0.121     0.341    spi/p_1_in[20]
    SLICE_X42Y33         FDSE                                         r  spi/internal_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.198ns  (logic 0.580ns (26.391%)  route 1.618ns (73.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.682     3.721    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     4.177 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.975     5.153    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X6Y41          LUT1 (Prop_lut1_I0_O)        0.124     5.277 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.643     5.919    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X9Y39          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.198ns  (logic 0.580ns (26.391%)  route 1.618ns (73.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.682     3.721    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     4.177 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.975     5.153    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X6Y41          LUT1 (Prop_lut1_I0_O)        0.124     5.277 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.643     5.919    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X9Y39          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.198ns  (logic 0.580ns (26.391%)  route 1.618ns (73.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.682     3.721    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     4.177 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.975     5.153    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X6Y41          LUT1 (Prop_lut1_I0_O)        0.124     5.277 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.643     5.919    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X9Y39          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.198ns  (logic 0.580ns (26.391%)  route 1.618ns (73.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.682     3.721    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     4.177 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.975     5.153    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X6Y41          LUT1 (Prop_lut1_I0_O)        0.124     5.277 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.643     5.919    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X9Y39          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.198ns  (logic 0.580ns (26.391%)  route 1.618ns (73.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.682     3.721    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     4.177 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.975     5.153    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X6Y41          LUT1 (Prop_lut1_I0_O)        0.124     5.277 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.643     5.919    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X9Y39          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[4]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.186ns (23.947%)  route 0.591ns (76.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.566     1.396    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.537 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.358     1.895    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X6Y41          LUT1 (Prop_lut1_I0_O)        0.045     1.940 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.233     2.173    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X9Y39          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[1]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.186ns (23.947%)  route 0.591ns (76.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.566     1.396    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.537 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.358     1.895    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X6Y41          LUT1 (Prop_lut1_I0_O)        0.045     1.940 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.233     2.173    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X9Y39          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[2]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.186ns (23.947%)  route 0.591ns (76.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.566     1.396    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.537 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.358     1.895    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X6Y41          LUT1 (Prop_lut1_I0_O)        0.045     1.940 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.233     2.173    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X9Y39          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[3]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.186ns (23.947%)  route 0.591ns (76.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.566     1.396    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.537 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.358     1.895    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X6Y41          LUT1 (Prop_lut1_I0_O)        0.045     1.940 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.233     2.173    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X9Y39          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[4]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.186ns (23.947%)  route 0.591ns (76.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.566     1.396    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.537 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.358     1.895    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X6Y41          LUT1 (Prop_lut1_I0_O)        0.045     1.940 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.233     2.173    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X9Y39          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[4]/S
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.305ns  (logic 4.268ns (58.431%)  route 3.036ns (41.569%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306     1.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.749    -3.609    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.419    -3.190 r  clk_div_1/internal_clk_reg/Q
                         net (fo=29, routed)          0.733    -2.457    spi/clk
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.296    -2.161 r  spi/spi_clk_INST_0/O
                         net (fo=1, routed)           2.304     0.142    spi_clk_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.553     3.696 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.696    spi_clk
    Y18                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.480ns (62.537%)  route 0.886ns (37.463%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.589    -0.679    clk_div_1/in_clk
    SLICE_X41Y33         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.551 r  clk_div_1/internal_clk_reg/Q
                         net (fo=29, routed)          0.266    -0.285    spi/clk
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.098    -0.187 r  spi/spi_clk_INST_0/O
                         net (fo=1, routed)           0.621     0.434    spi_clk_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.254     1.687 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     1.687    spi_clk
    Y18                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 0.029ns (2.091%)  route 1.358ns (97.909%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    H16                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    20.481    instance_name/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.543    17.938 f  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    18.482    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    18.511 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.814    19.325    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.181ns  (logic 0.091ns (2.861%)  route 3.090ns (97.139%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181     1.181    instance_name/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.637    -6.456 r  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.594    -4.862    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.771 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.496    -3.275    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





