Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Nov 30 14:56:27 2022
| Host         : naipaul.encs.concordia.ca running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file twos_complementor_control_sets_placed.rpt
| Design       : twos_complementor
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      8 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               8 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------+------------------+------------------+----------------+
|    Clock Signal    |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+----------------------+------------------+------------------+----------------+
|  D_reg_i_2_n_0     |                      |                  |                1 |              2 |
|  clk_IBUF_BUFG     | clr_done             | id_done          |                1 |              2 |
|  first_reg_i_2_n_0 |                      |                  |                1 |              2 |
|  clk_IBUF_BUFG     |                      | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG     | shift                | counter          |                1 |              8 |
|  clk_IBUF_BUFG     | shift_reg[7]_i_1_n_0 |                  |                2 |             16 |
+--------------------+----------------------+------------------+------------------+----------------+


