module RCA_tb();
reg [15:0]i;
reg [3:0]s;
wire y;
mux dut(i,s,y);
initial begin
s=4'b0000;i=16'b0000000000000001;
#50 s=4'b0001;i=16'b0000000000000010;
#50 s=4'b0010;i=16'b0000000000000100;
#50 s=4'b0011;i=16'b0000000000001000;
#50 s=4'b0100;i=16'b0000000000010000;
#50 s=4'b0101;i=16'b0000000000100000;
end
