TimeQuest Timing Analyzer report for MIPS_System
Sun Mar 24 16:18:09 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk_sys'
 13. Slow Model Setup: 'pll0|altpll_component|pll|clk[2]'
 14. Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'
 15. Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'clk_sys'
 17. Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'pll0|altpll_component|pll|clk[2]'
 20. Slow Model Recovery: 'pll0|altpll_component|pll|clk[0]'
 21. Slow Model Removal: 'pll0|altpll_component|pll|clk[0]'
 22. Slow Model Minimum Pulse Width: 'clk_sys'
 23. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 24. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'
 25. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 26. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'clk_sys'
 37. Fast Model Setup: 'pll0|altpll_component|pll|clk[2]'
 38. Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'
 39. Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'
 40. Fast Model Hold: 'clk_sys'
 41. Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'
 42. Fast Model Hold: 'pll0|altpll_component|pll|clk[2]'
 43. Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'
 44. Fast Model Recovery: 'pll0|altpll_component|pll|clk[0]'
 45. Fast Model Removal: 'pll0|altpll_component|pll|clk[0]'
 46. Fast Model Minimum Pulse Width: 'clk_sys'
 47. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 48. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'
 49. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 50. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Multicorner Timing Analysis Summary
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Setup Transfers
 61. Hold Transfers
 62. Recovery Transfers
 63. Removal Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MIPS_System                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; MIPS_System.sdc ; OK     ; Sun Mar 24 16:18:07 2024 ;
+-----------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+----------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                    ; { altera_reserved_tck }              ;
; clk_sys                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                    ; { CLOCK_50 }                         ;
; pll0|altpll_component|pll|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk_sys ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[0] } ;
; pll0|altpll_component|pll|clk[1] ; Generated ; 100.000 ; 10.0 MHz  ; 25.000 ; 75.000  ; 50.00      ; 5         ; 1           ; 90.0  ;        ;           ;            ; false    ; clk_sys ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[1] } ;
; pll0|altpll_component|pll|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 50.000 ; 100.000 ; 50.00      ; 5         ; 1           ; 180.0 ;        ;           ;            ; false    ; clk_sys ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[2] } ;
+----------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                  ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; 45.05 MHz  ; 45.05 MHz       ; pll0|altpll_component|pll|clk[0] ;                                                       ;
; 122.65 MHz ; 122.65 MHz      ; clk_sys                          ;                                                       ;
; 343.05 MHz ; 180.05 MHz      ; pll0|altpll_component|pll|clk[2] ; limit due to high minimum pulse width violation (tch) ;
; 343.17 MHz ; 180.05 MHz      ; pll0|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; -1.935 ; -195.976      ;
; pll0|altpll_component|pll|clk[2] ; 5.877  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 21.238 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 36.094 ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; -1.863 ; -73.882       ;
; pll0|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.645  ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 2.646  ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[0] ; 97.762 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 1.035 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; 7.620  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 49.000 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_sys'                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.935 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.292     ;
; -1.935 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.292     ;
; -1.935 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.292     ;
; -1.935 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.292     ;
; -1.935 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.292     ;
; -1.935 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.292     ;
; -1.935 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.292     ;
; -1.935 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.292     ;
; -1.935 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.292     ;
; -1.935 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.292     ;
; -1.935 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.292     ;
; -1.934 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.291     ;
; -1.934 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.291     ;
; -1.934 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.291     ;
; -1.934 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.291     ;
; -1.934 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.291     ;
; -1.934 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.291     ;
; -1.934 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.291     ;
; -1.934 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.291     ;
; -1.934 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.291     ;
; -1.934 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.291     ;
; -1.934 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.321      ; 19.291     ;
; -1.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.275     ;
; -1.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.275     ;
; -1.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.275     ;
; -1.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.275     ;
; -1.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.275     ;
; -1.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.275     ;
; -1.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.275     ;
; -1.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.275     ;
; -1.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.275     ;
; -1.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.275     ;
; -1.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.275     ;
; -1.905 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.274     ;
; -1.905 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.274     ;
; -1.905 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.274     ;
; -1.905 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.274     ;
; -1.905 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.274     ;
; -1.905 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.274     ;
; -1.905 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.274     ;
; -1.905 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.274     ;
; -1.905 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.274     ;
; -1.905 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.274     ;
; -1.905 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.333      ; 19.274     ;
; -1.892 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.220     ;
; -1.892 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.220     ;
; -1.892 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.220     ;
; -1.892 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.220     ;
; -1.892 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.220     ;
; -1.892 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.220     ;
; -1.892 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.220     ;
; -1.892 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.220     ;
; -1.892 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.220     ;
; -1.892 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.220     ;
; -1.892 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.220     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.302      ; 19.229     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.237     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.302      ; 19.229     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.302      ; 19.229     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.302      ; 19.229     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.302      ; 19.229     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.302      ; 19.229     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.302      ; 19.229     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.302      ; 19.229     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.302      ; 19.229     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.302      ; 19.229     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.302      ; 19.229     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.237     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.237     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.237     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.237     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.237     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.237     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.237     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.237     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.237     ;
; -1.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.237     ;
; -1.890 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.236     ;
; -1.890 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.236     ;
; -1.890 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.236     ;
; -1.890 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.236     ;
; -1.890 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.236     ;
; -1.890 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.236     ;
; -1.890 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.236     ;
; -1.890 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.236     ;
; -1.890 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.236     ;
; -1.890 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.236     ;
; -1.890 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.310      ; 19.236     ;
; -1.889 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.217     ;
; -1.889 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[160] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.217     ;
; -1.889 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.217     ;
; -1.889 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.217     ;
; -1.889 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.217     ;
; -1.889 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.217     ;
; -1.889 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.217     ;
; -1.889 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.217     ;
; -1.889 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.217     ;
; -1.889 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.217     ;
; -1.889 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.217     ;
; -1.889 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.292      ; 19.217     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 19.089     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg2  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg1  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 19.089     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_we_reg        ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 19.089     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 19.089     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 19.089     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 19.089     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 19.089     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 19.089     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 19.089     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 19.089     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 19.089     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 19.089     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
; 5.877 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 19.105     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 21.238 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.042      ; 3.769      ;
; 21.248 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 3.765      ;
; 21.274 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.054      ; 3.745      ;
; 21.473 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.563      ;
; 21.475 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.091      ; 3.581      ;
; 21.590 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 3.432      ;
; 21.604 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.060      ; 3.421      ;
; 21.634 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 3.395      ;
; 21.641 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 3.386      ;
; 21.649 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 3.372      ;
; 21.676 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.083      ; 3.372      ;
; 21.678 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.060      ; 3.347      ;
; 21.683 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 3.344      ;
; 21.689 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 3.339      ;
; 21.761 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.083      ; 3.287      ;
; 21.764 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 3.278      ;
; 21.796 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.083      ; 3.252      ;
; 21.802 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 3.249      ;
; 21.813 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.089      ; 3.241      ;
; 21.959 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 3.092      ;
; 21.967 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 3.061      ;
; 21.969 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.089      ; 3.085      ;
; 21.999 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.093      ; 3.059      ;
; 22.001 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 3.020      ;
; 22.012 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 3.017      ;
; 22.017 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 3.010      ;
; 22.027 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.060      ; 2.998      ;
; 22.032 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 2.990      ;
; 22.054 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 2.963      ;
; 22.061 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 2.952      ;
; 22.070 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.089      ; 2.984      ;
; 22.130 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.091      ; 2.926      ;
; 22.146 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.092      ; 2.911      ;
; 22.148 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.093      ; 2.910      ;
; 22.278 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.042      ; 2.729      ;
; 22.282 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.060      ; 2.743      ;
; 22.294 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.092      ; 2.763      ;
; 22.308 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.091      ; 2.748      ;
; 22.324 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 2.703      ;
; 22.331 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.054      ; 2.688      ;
; 22.333 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.085      ; 2.717      ;
; 22.338 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 2.696      ;
; 22.354 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 2.668      ;
; 22.356 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.047      ; 2.656      ;
; 22.362 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 2.660      ;
; 22.363 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.054      ; 2.656      ;
; 22.367 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 2.646      ;
; 22.367 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 2.667      ;
; 22.373 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.054      ; 2.646      ;
; 22.376 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 2.637      ;
; 22.390 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 2.656      ;
; 22.488 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 2.539      ;
; 22.491 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 2.538      ;
; 22.496 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.042      ; 2.511      ;
; 22.501 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 2.527      ;
; 22.501 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 2.535      ;
; 22.508 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 2.519      ;
; 22.517 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 2.512      ;
; 22.524 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 2.504      ;
; 22.524 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 2.489      ;
; 22.527 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 2.515      ;
; 22.542 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.083      ; 2.506      ;
; 22.580 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 2.456      ;
; 22.585 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 2.432      ;
; 22.592 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 2.450      ;
; 22.609 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.040      ; 2.396      ;
; 22.614 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 2.432      ;
; 22.616 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 2.425      ;
; 22.620 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.033      ; 2.378      ;
; 22.626 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.093      ; 2.432      ;
; 22.630 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.091      ; 2.426      ;
; 22.631 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 2.405      ;
; 22.636 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 2.410      ;
; 22.640 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 2.387      ;
; 22.646 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 2.395      ;
; 22.647 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 2.395      ;
; 22.659 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 2.375      ;
; 22.664 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.042      ; 2.343      ;
; 22.670 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.091      ; 2.386      ;
; 22.670 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 2.357      ;
; 22.671 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.042      ; 2.336      ;
; 22.704 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.089      ; 2.350      ;
; 22.705 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.091      ; 2.351      ;
; 22.771 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.042      ; 2.236      ;
; 22.787 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 2.226      ;
; 22.794 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 2.233      ;
; 22.795 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.060      ; 2.230      ;
; 22.796 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.042      ; 2.211      ;
; 22.800 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.060      ; 2.225      ;
; 22.804 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 2.223      ;
; 22.808 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.023      ; 2.180      ;
; 22.812 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 2.201      ;
; 22.819 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.054      ; 2.200      ;
; 22.819 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 2.202      ;
; 22.825 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.054      ; 2.194      ;
; 22.830 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 2.192      ;
; 22.834 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 2.193      ;
; 22.844 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.060      ; 2.181      ;
; 22.847 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.060      ; 2.178      ;
; 22.849 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 2.202      ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 36.094 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.862     ;
; 36.094 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.862     ;
; 36.094 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.862     ;
; 36.094 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.862     ;
; 36.094 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.862     ;
; 36.094 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.862     ;
; 36.094 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.862     ;
; 36.094 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.862     ;
; 36.094 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.862     ;
; 36.094 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.862     ;
; 36.094 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.862     ;
; 36.094 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.862     ;
; 36.097 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.859     ;
; 36.097 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.859     ;
; 36.097 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.859     ;
; 36.097 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.859     ;
; 36.097 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.859     ;
; 36.097 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.859     ;
; 36.097 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.859     ;
; 36.097 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.859     ;
; 36.097 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.859     ;
; 36.097 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.859     ;
; 36.097 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.859     ;
; 36.097 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 13.859     ;
; 36.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.464     ;
; 36.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.464     ;
; 36.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.464     ;
; 36.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.464     ;
; 36.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.464     ;
; 36.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.464     ;
; 36.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.464     ;
; 36.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.464     ;
; 36.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.464     ;
; 36.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.464     ;
; 36.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.464     ;
; 36.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.464     ;
; 36.491 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.463     ;
; 36.491 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.463     ;
; 36.491 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.463     ;
; 36.491 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.463     ;
; 36.491 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.463     ;
; 36.491 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.463     ;
; 36.491 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.463     ;
; 36.491 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.463     ;
; 36.491 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.463     ;
; 36.491 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.463     ;
; 36.491 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.463     ;
; 36.491 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.082     ; 13.463     ;
; 36.590 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.347     ;
; 36.590 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.347     ;
; 36.590 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.347     ;
; 36.590 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.347     ;
; 36.590 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.347     ;
; 36.590 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.347     ;
; 36.590 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.347     ;
; 36.590 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.347     ;
; 36.590 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.347     ;
; 36.590 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.347     ;
; 36.590 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.347     ;
; 36.590 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.347     ;
; 36.592 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.345     ;
; 36.592 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.345     ;
; 36.592 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.345     ;
; 36.592 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.345     ;
; 36.592 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.345     ;
; 36.592 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.345     ;
; 36.592 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.345     ;
; 36.592 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.345     ;
; 36.592 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.345     ;
; 36.592 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.345     ;
; 36.592 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.345     ;
; 36.592 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.345     ;
; 36.647 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.311     ;
; 36.647 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.311     ;
; 36.647 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.311     ;
; 36.647 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.311     ;
; 36.647 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.311     ;
; 36.647 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.311     ;
; 36.647 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.311     ;
; 36.647 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.311     ;
; 36.647 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.311     ;
; 36.647 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.311     ;
; 36.647 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.311     ;
; 36.647 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.311     ;
; 36.649 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.309     ;
; 36.649 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.309     ;
; 36.649 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.309     ;
; 36.649 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.309     ;
; 36.649 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.309     ;
; 36.649 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.309     ;
; 36.649 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.309     ;
; 36.649 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.309     ;
; 36.649 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.309     ;
; 36.649 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.309     ;
; 36.649 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.309     ;
; 36.649 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.309     ;
; 36.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~991 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.112     ; 13.169     ;
; 36.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~991 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.112     ; 13.169     ;
; 36.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~991 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.112     ; 13.169     ;
; 36.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~991 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.112     ; 13.169     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_sys'                                                                                                                                                                              ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.863 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[317] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.789      ;
; -1.863 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[339]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.789      ;
; -1.859 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[319]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.793      ;
; -1.855 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[319] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.797      ;
; -1.850 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[343]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.802      ;
; -1.673 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[330] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.387      ; 0.980      ;
; -1.671 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[330]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.387      ; 0.982      ;
; -1.458 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[327]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.202      ;
; -1.457 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[327] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.389      ; 1.198      ;
; -1.456 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[325] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.204      ;
; -1.439 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[323]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 1.213      ;
; -1.437 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[323] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 1.215      ;
; -1.369 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[337] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.379      ; 1.276      ;
; -1.369 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[337]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.379      ; 1.276      ;
; -1.359 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[331]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.379      ; 1.286      ;
; -1.355 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[331] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.379      ; 1.290      ;
; -1.338 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[318]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.393      ; 1.321      ;
; -1.336 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[341] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.362      ; 1.292      ;
; -1.335 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[341]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.362      ; 1.293      ;
; -1.328 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[316] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.362      ; 1.300      ;
; -1.326 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[314] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.362      ; 1.302      ;
; -1.321 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[315] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.362      ; 1.307      ;
; -1.314 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[329] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.346      ;
; -1.313 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[342] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.362      ; 1.315      ;
; -1.306 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[326] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.389      ; 1.349      ;
; -1.302 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[326]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.389      ; 1.353      ;
; -1.236 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[336] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.379      ; 1.409      ;
; -1.231 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[332] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.379      ; 1.414      ;
; -1.231 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[328] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.429      ;
; -1.229 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[328]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.398      ; 1.435      ;
; -1.228 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[329]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.398      ; 1.436      ;
; -1.223 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[333] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.379      ; 1.422      ;
; -1.221 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[333]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.379      ; 1.424      ;
; -1.211 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[318] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.370      ; 1.425      ;
; -1.196 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[342]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.393      ; 1.463      ;
; -1.174 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[320] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.482      ;
; -1.160 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[334] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.350      ; 1.456      ;
; -1.145 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[320]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.422      ; 1.543      ;
; -1.142 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[314]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.418      ; 1.542      ;
; -1.129 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[322] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.383      ; 1.520      ;
; -1.127 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[322]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.383      ; 1.522      ;
; -1.124 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[334]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.345      ; 1.487      ;
; -1.106 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[343] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.370      ; 1.530      ;
; -1.098 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[338]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.362      ; 1.530      ;
; -1.071 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[344]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.370      ; 1.565      ;
; -1.029 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[340]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.383      ; 1.620      ;
; -0.965 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[317]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.407      ; 1.708      ;
; -0.921 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[336]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.392      ; 1.737      ;
; -0.880 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[332]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.353      ; 1.739      ;
; -0.865 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[321]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.387      ; 1.788      ;
; -0.864 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[321] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.387      ; 1.789      ;
; -0.851 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[344] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.370      ; 1.785      ;
; -0.812 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[339] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.362      ; 1.816      ;
; -0.784 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[338] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.353      ; 1.835      ;
; -0.767 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[316]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.417      ; 1.916      ;
; -0.745 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[335] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 1.903      ;
; -0.744 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[335]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 1.904      ;
; -0.652 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[315]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.408      ; 2.022      ;
; -0.476 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[325]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.395      ; 2.185      ;
; -0.432 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[340] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.391      ; 2.225      ;
; -0.302 ; TimerCounter:Timer|CounterR[30]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[213] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 2.346      ;
; -0.302 ; TimerCounter:Timer|CounterR[30]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[181]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 2.346      ;
; -0.299 ; TimerCounter:Timer|CounterR[30]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[213]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 2.349      ;
; -0.298 ; TimerCounter:Timer|CounterR[30]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[181] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 2.350      ;
; -0.260 ; TimerCounter:Timer|CompareR[30]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[213] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 2.388      ;
; -0.260 ; TimerCounter:Timer|CompareR[30]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[181]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 2.388      ;
; -0.257 ; TimerCounter:Timer|CompareR[30]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[213]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 2.391      ;
; -0.256 ; TimerCounter:Timer|CompareR[30]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[181] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 2.392      ;
; -0.014 ; TimerCounter:Timer|CompareR[26]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[175]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.383      ; 2.635      ;
; -0.013 ; TimerCounter:Timer|CompareR[26]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[207] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.383      ; 2.636      ;
; -0.009 ; TimerCounter:Timer|CompareR[26]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[207]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.383      ; 2.640      ;
; -0.007 ; TimerCounter:Timer|CompareR[29]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.371      ; 2.630      ;
; -0.006 ; TimerCounter:Timer|CompareR[29]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.371      ; 2.631      ;
; -0.006 ; TimerCounter:Timer|CompareR[29]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.371      ; 2.631      ;
; -0.005 ; TimerCounter:Timer|CompareR[29]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.371      ; 2.632      ;
; 0.018  ; TimerCounter:Timer|CompareR[28]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.365      ; 2.649      ;
; 0.019  ; TimerCounter:Timer|CompareR[28]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[211] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.365      ; 2.650      ;
; 0.023  ; TimerCounter:Timer|CompareR[28]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[179] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.365      ; 2.654      ;
; 0.023  ; TimerCounter:Timer|CompareR[28]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[211]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.365      ; 2.654      ;
; 0.120  ; TimerCounter:Timer|CompareR[27]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[210]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 2.770      ;
; 0.122  ; TimerCounter:Timer|CompareR[27]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[178] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 2.772      ;
; 0.123  ; TimerCounter:Timer|CompareR[27]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[178]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 2.773      ;
; 0.124  ; TimerCounter:Timer|CompareR[3]              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[210]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 2.774      ;
; 0.126  ; TimerCounter:Timer|CompareR[3]              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[178] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 2.776      ;
; 0.127  ; TimerCounter:Timer|CompareR[3]              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[178]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 2.777      ;
; 0.158  ; TimerCounter:Timer|CompareR[5]              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 2.808      ;
; 0.159  ; TimerCounter:Timer|CompareR[5]              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 2.809      ;
; 0.159  ; TimerCounter:Timer|CompareR[5]              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 2.809      ;
; 0.160  ; TimerCounter:Timer|CompareR[5]              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 2.810      ;
; 0.178  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.348      ; 2.792      ;
; 0.192  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~444 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[237]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 2.844      ;
; 0.195  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~444 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[237] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 2.847      ;
; 0.258  ; TimerCounter:Timer|CounterR[29]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.371      ; 2.895      ;
; 0.259  ; TimerCounter:Timer|CounterR[29]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.371      ; 2.896      ;
; 0.259  ; TimerCounter:Timer|CounterR[29]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.371      ; 2.896      ;
; 0.260  ; TimerCounter:Timer|CounterR[29]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.371      ; 2.897      ;
; 0.266  ; TimerCounter:Timer|CompareR[26]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.388      ; 2.920      ;
; 0.302  ; TimerCounter:Timer|CounterR[28]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.365      ; 2.933      ;
; 0.303  ; TimerCounter:Timer|CounterR[28]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[211] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.365      ; 2.934      ;
; 0.307  ; TimerCounter:Timer|CounterR[28]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[179] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.365      ; 2.938      ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; GPIO:uGPIO|SW_StatusR[4]               ; GPIO:uGPIO|SW_StatusR[4]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[13]              ; GPIO:uGPIO|SW_StatusR[13]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[10]              ; GPIO:uGPIO|SW_StatusR[10]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[11]              ; GPIO:uGPIO|SW_StatusR[11]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[3]               ; GPIO:uGPIO|SW_StatusR[3]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[3]              ; GPIO:uGPIO|KEY_StatusR[3]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; TimerCounter:Timer|StatusR[0]          ; TimerCounter:Timer|StatusR[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[2]               ; GPIO:uGPIO|SW_StatusR[2]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[2]              ; GPIO:uGPIO|KEY_StatusR[2]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[5]               ; GPIO:uGPIO|SW_StatusR[5]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[12]              ; GPIO:uGPIO|SW_StatusR[12]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[6]               ; GPIO:uGPIO|SW_StatusR[6]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[14]              ; GPIO:uGPIO|SW_StatusR[14]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[15]              ; GPIO:uGPIO|SW_StatusR[15]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[7]               ; GPIO:uGPIO|SW_StatusR[7]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; GPIO:uGPIO|key_detect:sw6|c_state.S2   ; GPIO:uGPIO|key_detect:sw6|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; GPIO:uGPIO|key_detect:key3|c_state.S11 ; GPIO:uGPIO|key_detect:key3|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw2|c_state.S2   ; GPIO:uGPIO|key_detect:sw2|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:key2|c_state.S14 ; GPIO:uGPIO|KEY_StatusR[2]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.522 ; GPIO:uGPIO|key_detect:key3|c_state.S10 ; GPIO:uGPIO|key_detect:key3|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; GPIO:uGPIO|key_detect:key3|c_state.S0  ; GPIO:uGPIO|key_detect:key3|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.525 ; GPIO:uGPIO|key_detect:key3|c_state.S9  ; GPIO:uGPIO|key_detect:key3|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:key3|c_state.S12 ; GPIO:uGPIO|key_detect:key3|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:key3|c_state.S14 ; GPIO:uGPIO|KEY_StatusR[3]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; GPIO:uGPIO|key_detect:key3|c_state.S4  ; GPIO:uGPIO|key_detect:key3|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; GPIO:uGPIO|key_detect:sw4|c_state.S10  ; GPIO:uGPIO|key_detect:sw4|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.531 ; TimerCounter:Timer|CounterR[31]        ; TimerCounter:Timer|CounterR[31]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.652 ; GPIO:uGPIO|key_detect:sw4|c_state.S12  ; GPIO:uGPIO|key_detect:sw4|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.918      ;
; 0.652 ; GPIO:uGPIO|key_detect:key3|c_state.S3  ; GPIO:uGPIO|key_detect:key3|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.918      ;
; 0.653 ; GPIO:uGPIO|key_detect:sw6|c_state.S10  ; GPIO:uGPIO|key_detect:sw6|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.654 ; GPIO:uGPIO|key_detect:key3|c_state.S1  ; GPIO:uGPIO|key_detect:key3|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.920      ;
; 0.654 ; GPIO:uGPIO|key_detect:sw6|c_state.S1   ; GPIO:uGPIO|key_detect:sw6|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.920      ;
; 0.655 ; GPIO:uGPIO|key_detect:sw4|c_state.S6   ; GPIO:uGPIO|key_detect:sw4|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.921      ;
; 0.655 ; GPIO:uGPIO|key_detect:sw5|c_state.S0   ; GPIO:uGPIO|key_detect:sw5|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.921      ;
; 0.655 ; GPIO:uGPIO|key_detect:sw5|c_state.S4   ; GPIO:uGPIO|key_detect:sw5|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.921      ;
; 0.655 ; GPIO:uGPIO|key_detect:sw7|c_state.S0   ; GPIO:uGPIO|key_detect:sw7|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.921      ;
; 0.655 ; GPIO:uGPIO|key_detect:sw7|c_state.S6   ; GPIO:uGPIO|key_detect:sw7|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.921      ;
; 0.656 ; GPIO:uGPIO|key_detect:key3|c_state.S5  ; GPIO:uGPIO|key_detect:key3|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; GPIO:uGPIO|key_detect:key3|c_state.S7  ; GPIO:uGPIO|key_detect:key3|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; GPIO:uGPIO|key_detect:sw5|c_state.S1   ; GPIO:uGPIO|key_detect:sw5|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; GPIO:uGPIO|key_detect:sw6|c_state.S6   ; GPIO:uGPIO|key_detect:sw6|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; GPIO:uGPIO|key_detect:sw7|c_state.S2   ; GPIO:uGPIO|key_detect:sw7|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
; 0.658 ; GPIO:uGPIO|key_detect:sw4|c_state.S9   ; GPIO:uGPIO|key_detect:sw4|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; GPIO:uGPIO|key_detect:key3|c_state.S2  ; GPIO:uGPIO|key_detect:key3|c_state.S3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; GPIO:uGPIO|key_detect:sw6|c_state.S4   ; GPIO:uGPIO|key_detect:sw6|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; GPIO:uGPIO|key_detect:sw7|c_state.S1   ; GPIO:uGPIO|key_detect:sw7|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; GPIO:uGPIO|key_detect:sw4|c_state.S2   ; GPIO:uGPIO|key_detect:sw4|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.925      ;
; 0.659 ; GPIO:uGPIO|key_detect:sw5|c_state.S10  ; GPIO:uGPIO|key_detect:sw5|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.925      ;
; 0.659 ; GPIO:uGPIO|key_detect:sw5|c_state.S12  ; GPIO:uGPIO|key_detect:sw5|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.925      ;
; 0.659 ; GPIO:uGPIO|key_detect:sw6|c_state.S8   ; GPIO:uGPIO|key_detect:sw6|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.925      ;
; 0.659 ; GPIO:uGPIO|key_detect:sw7|c_state.S4   ; GPIO:uGPIO|key_detect:sw7|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.925      ;
; 0.745 ; GPIO:uGPIO|key_detect:sw4|c_state.S0   ; GPIO:uGPIO|key_detect:sw4|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.011      ;
; 0.751 ; GPIO:uGPIO|key_detect:sw13|c_state.S0  ; GPIO:uGPIO|key_detect:sw13|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.017      ;
; 0.757 ; GPIO:uGPIO|key_detect:sw12|c_state.S0  ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.023      ;
; 0.763 ; GPIO:uGPIO|key_detect:sw11|c_state.S6  ; GPIO:uGPIO|key_detect:sw11|c_state.S7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.029      ;
; 0.764 ; GPIO:uGPIO|key_detect:sw10|c_state.S4  ; GPIO:uGPIO|key_detect:sw10|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.030      ;
; 0.765 ; GPIO:uGPIO|key_detect:sw13|c_state.S12 ; GPIO:uGPIO|key_detect:sw13|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.031      ;
; 0.767 ; GPIO:uGPIO|key_detect:sw14|c_state.S12 ; GPIO:uGPIO|key_detect:sw14|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.033      ;
; 0.767 ; GPIO:uGPIO|key_detect:sw15|c_state.S6  ; GPIO:uGPIO|key_detect:sw15|c_state.S7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.033      ;
; 0.767 ; GPIO:uGPIO|key_detect:sw7|c_state.S10  ; GPIO:uGPIO|key_detect:sw7|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.033      ;
; 0.768 ; GPIO:uGPIO|key_detect:sw2|c_state.S6   ; GPIO:uGPIO|key_detect:sw2|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.034      ;
; 0.769 ; GPIO:uGPIO|key_detect:sw2|c_state.S13  ; GPIO:uGPIO|key_detect:sw2|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.035      ;
; 0.770 ; GPIO:uGPIO|key_detect:sw11|c_state.S1  ; GPIO:uGPIO|key_detect:sw11|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.036      ;
; 0.770 ; GPIO:uGPIO|key_detect:sw11|c_state.S4  ; GPIO:uGPIO|key_detect:sw11|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.036      ;
; 0.770 ; GPIO:uGPIO|key_detect:sw2|c_state.S9   ; GPIO:uGPIO|key_detect:sw2|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.036      ;
; 0.772 ; GPIO:uGPIO|key_detect:sw4|c_state.S13  ; GPIO:uGPIO|key_detect:sw4|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.038      ;
; 0.772 ; GPIO:uGPIO|key_detect:sw13|c_state.S2  ; GPIO:uGPIO|key_detect:sw13|c_state.S3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.038      ;
; 0.772 ; GPIO:uGPIO|key_detect:sw13|c_state.S10 ; GPIO:uGPIO|key_detect:sw13|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.038      ;
; 0.772 ; GPIO:uGPIO|key_detect:sw2|c_state.S3   ; GPIO:uGPIO|key_detect:sw2|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.038      ;
; 0.772 ; GPIO:uGPIO|key_detect:sw14|c_state.S13 ; GPIO:uGPIO|key_detect:sw14|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.038      ;
; 0.772 ; GPIO:uGPIO|key_detect:sw15|c_state.S12 ; GPIO:uGPIO|key_detect:sw15|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.038      ;
; 0.772 ; GPIO:uGPIO|key_detect:sw7|c_state.S8   ; GPIO:uGPIO|key_detect:sw7|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.038      ;
; 0.773 ; GPIO:uGPIO|key_detect:sw4|c_state.S4   ; GPIO:uGPIO|key_detect:sw4|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.039      ;
; 0.773 ; GPIO:uGPIO|key_detect:sw4|c_state.S5   ; GPIO:uGPIO|key_detect:sw4|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.039      ;
; 0.773 ; GPIO:uGPIO|key_detect:sw13|c_state.S5  ; GPIO:uGPIO|key_detect:sw13|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.039      ;
; 0.773 ; GPIO:uGPIO|key_detect:sw13|c_state.S7  ; GPIO:uGPIO|key_detect:sw13|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.039      ;
; 0.773 ; GPIO:uGPIO|key_detect:sw11|c_state.S9  ; GPIO:uGPIO|key_detect:sw11|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.039      ;
; 0.773 ; GPIO:uGPIO|key_detect:sw11|c_state.S12 ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.039      ;
; 0.773 ; GPIO:uGPIO|key_detect:sw3|c_state.S5   ; GPIO:uGPIO|key_detect:sw3|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.039      ;
; 0.773 ; GPIO:uGPIO|key_detect:sw3|c_state.S11  ; GPIO:uGPIO|key_detect:sw3|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.039      ;
; 0.773 ; GPIO:uGPIO|key_detect:sw14|c_state.S4  ; GPIO:uGPIO|key_detect:sw14|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.039      ;
; 0.773 ; GPIO:uGPIO|key_detect:sw14|c_state.S5  ; GPIO:uGPIO|key_detect:sw14|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.039      ;
; 0.773 ; GPIO:uGPIO|key_detect:sw15|c_state.S1  ; GPIO:uGPIO|key_detect:sw15|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.039      ;
; 0.773 ; GPIO:uGPIO|key_detect:sw15|c_state.S9  ; GPIO:uGPIO|key_detect:sw15|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.039      ;
; 0.774 ; GPIO:uGPIO|key_detect:sw4|c_state.S3   ; GPIO:uGPIO|key_detect:sw4|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.774 ; GPIO:uGPIO|key_detect:sw13|c_state.S13 ; GPIO:uGPIO|key_detect:sw13|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.774 ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; GPIO:uGPIO|key_detect:sw11|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.774 ; GPIO:uGPIO|key_detect:sw3|c_state.S3   ; GPIO:uGPIO|key_detect:sw3|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.774 ; GPIO:uGPIO|key_detect:sw3|c_state.S6   ; GPIO:uGPIO|key_detect:sw3|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.774 ; GPIO:uGPIO|key_detect:sw2|c_state.S11  ; GPIO:uGPIO|key_detect:sw2|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.774 ; GPIO:uGPIO|key_detect:sw14|c_state.S1  ; GPIO:uGPIO|key_detect:sw14|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.774 ; GPIO:uGPIO|key_detect:sw14|c_state.S3  ; GPIO:uGPIO|key_detect:sw14|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.774 ; GPIO:uGPIO|key_detect:sw14|c_state.S6  ; GPIO:uGPIO|key_detect:sw14|c_state.S7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.774 ; GPIO:uGPIO|key_detect:sw15|c_state.S7  ; GPIO:uGPIO|key_detect:sw15|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.774 ; GPIO:uGPIO|key_detect:sw15|c_state.S11 ; GPIO:uGPIO|key_detect:sw15|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.774 ; GPIO:uGPIO|key_detect:sw7|c_state.S3   ; GPIO:uGPIO|key_detect:sw7|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.774 ; GPIO:uGPIO|key_detect:sw7|c_state.S11  ; GPIO:uGPIO|key_detect:sw7|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.774 ; GPIO:uGPIO|key_detect:sw7|c_state.S13  ; GPIO:uGPIO|key_detect:sw7|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.775 ; GPIO:uGPIO|key_detect:sw4|c_state.S1   ; GPIO:uGPIO|key_detect:sw4|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.041      ;
; 0.775 ; GPIO:uGPIO|key_detect:sw13|c_state.S9  ; GPIO:uGPIO|key_detect:sw13|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.041      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 76.191 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.481      ;
; 76.191 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.052      ; 1.477      ;
; 76.198 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 1.517      ;
; 76.217 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.507      ;
; 76.238 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 1.532      ;
; 76.254 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 1.550      ;
; 76.257 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.052      ; 1.543      ;
; 76.257 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.052      ; 1.543      ;
; 76.266 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.063      ; 1.563      ;
; 76.268 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.558      ;
; 76.277 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 1.571      ;
; 76.279 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 1.598      ;
; 76.281 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 1.562      ;
; 76.281 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 1.562      ;
; 76.281 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 1.555      ;
; 76.287 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 1.568      ;
; 76.292 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.063      ; 1.589      ;
; 76.296 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 1.592      ;
; 76.300 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 1.574      ;
; 76.303 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.033      ; 1.570      ;
; 76.307 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 1.581      ;
; 76.312 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.064      ; 1.610      ;
; 76.321 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.033      ; 1.588      ;
; 76.489 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 1.783      ;
; 76.501 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 1.797      ;
; 76.502 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.091      ; 1.827      ;
; 76.504 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.089      ; 1.827      ;
; 76.512 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.092      ; 1.838      ;
; 76.514 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.092      ; 1.840      ;
; 76.521 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 1.817      ;
; 76.521 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.052      ; 1.807      ;
; 76.522 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.069      ; 1.825      ;
; 76.555 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.064      ; 1.853      ;
; 76.555 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.052      ; 1.841      ;
; 76.556 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 1.837      ;
; 76.562 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 1.836      ;
; 76.565 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 1.839      ;
; 76.569 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.033      ; 1.836      ;
; 76.575 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.064      ; 1.873      ;
; 76.577 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.033      ; 1.844      ;
; 76.578 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 1.859      ;
; 76.580 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.076      ; 1.890      ;
; 76.583 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 1.879      ;
; 76.594 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.023      ; 1.851      ;
; 76.595 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 1.876      ;
; 76.596 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 1.890      ;
; 76.603 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.023      ; 1.860      ;
; 76.607 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 1.881      ;
; 76.616 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 1.907      ;
; 76.637 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 1.928      ;
; 76.655 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.054      ; 1.943      ;
; 76.675 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 1.969      ;
; 76.684 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 1.978      ;
; 76.790 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.076      ; 2.100      ;
; 76.794 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 2.090      ;
; 76.800 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.052      ; 2.086      ;
; 76.802 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.089      ; 2.125      ;
; 76.811 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.081      ; 2.126      ;
; 76.815 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.052      ; 2.101      ;
; 76.821 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.089      ; 2.144      ;
; 76.828 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.052      ; 2.114      ;
; 76.828 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 2.147      ;
; 76.829 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 2.149      ;
; 76.831 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.023      ; 2.088      ;
; 76.839 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.023      ; 2.096      ;
; 76.843 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.033      ; 2.110      ;
; 76.846 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.091      ; 2.171      ;
; 76.847 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.093      ; 2.174      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 52.377 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~979                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 2.691      ;
; 52.542 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~761                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.082      ; 2.858      ;
; 52.656 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~505                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 2.961      ;
; 52.769 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~595                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 3.083      ;
; 52.792 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~444                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 3.094      ;
; 52.844 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~496                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 3.149      ;
; 52.960 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~412                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 3.263      ;
; 52.962 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~217                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 3.268      ;
; 52.972 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~953                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.086      ; 3.292      ;
; 52.979 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~304                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 3.280      ;
; 52.980 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1017                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.082      ; 3.296      ;
; 52.985 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~506                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 3.286      ;
; 52.986 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~435                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.108      ; 3.328      ;
; 53.010 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1011                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.109      ; 3.353      ;
; 53.078 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~193                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.077      ; 3.389      ;
; 53.106 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~765                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 3.419      ;
; 53.147 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~371                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 3.461      ;
; 53.187 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 3.487      ;
; 53.257 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~464                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 3.562      ;
; 53.278 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~793                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.106      ; 3.618      ;
; 53.293 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~251                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 3.595      ;
; 53.315 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~337                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.083      ; 3.632      ;
; 53.321 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~449                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.098      ; 3.653      ;
; 53.324 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~409                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 3.629      ;
; 53.359 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~569                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.086      ; 3.679      ;
; 53.364 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~153                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 3.670      ;
; 53.369 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~272                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 3.670      ;
; 53.385 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~915                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 3.687      ;
; 53.389 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1006                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 3.703      ;
; 53.392 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~686                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 3.700      ;
; 53.400 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~348                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 3.713      ;
; 53.409 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~509                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 3.724      ;
; 53.424 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~499                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.108      ; 3.766      ;
; 53.425 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~208                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.089      ; 3.748      ;
; 53.434 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~333                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.041      ; 3.709      ;
; 53.444 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~916                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 3.753      ;
; 53.447 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~745                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 3.754      ;
; 53.463 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~673                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 3.764      ;
; 53.464 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~455                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 3.774      ;
; 53.469 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~493                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.034      ; 3.737      ;
; 53.470 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~957                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 3.782      ;
; 53.479 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~723                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.102      ; 3.815      ;
; 53.502 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~231                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.060      ; 3.796      ;
; 53.513 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.084      ; 3.831      ;
; 53.527 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~238                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.091      ; 3.852      ;
; 53.527 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~846                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.099      ; 3.860      ;
; 53.535 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~462                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 3.842      ;
; 53.537 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~233                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 3.833      ;
; 53.543 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~681                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 3.852      ;
; 53.547 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.099      ; 3.880      ;
; 53.550 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~968                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.077      ; 3.861      ;
; 53.555 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~339                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 3.869      ;
; 53.557 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1019                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.089      ; 3.880      ;
; 53.567 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~72                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 3.870      ;
; 53.582 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~708                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 3.884      ;
; 53.585 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~724                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.094      ; 3.913      ;
; 53.597 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 3.897      ;
; 53.601 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~403                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.107      ; 3.942      ;
; 53.606 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~83                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 3.914      ;
; 53.607 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1009                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.112      ; 3.953      ;
; 53.609 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~955                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.082      ; 3.925      ;
; 53.610 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~666                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 3.918      ;
; 53.614 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~977                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.083      ; 3.931      ;
; 53.616 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~702                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.092      ; 3.942      ;
; 53.636 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.084      ; 3.954      ;
; 53.647 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~961                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 3.962      ;
; 53.655 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~105                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 3.958      ;
; 53.658 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~356                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 3.954      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 97.762 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.003     ; 2.271      ;
; 97.762 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.003     ; 2.271      ;
; 97.762 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.003     ; 2.271      ;
; 97.762 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.003     ; 2.271      ;
; 97.762 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.003     ; 2.271      ;
; 97.762 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.003     ; 2.271      ;
; 97.980 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.032     ; 2.024      ;
; 97.980 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.032     ; 2.024      ;
; 97.980 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.032     ; 2.024      ;
; 97.980 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.032     ; 2.024      ;
; 97.980 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.032     ; 2.024      ;
; 97.980 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.032     ; 2.024      ;
; 97.980 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.032     ; 2.024      ;
; 97.980 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.032     ; 2.024      ;
; 97.990 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.003     ; 2.043      ;
; 98.239 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.029     ; 1.768      ;
; 98.239 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.029     ; 1.768      ;
; 98.239 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.029     ; 1.768      ;
; 98.239 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.029     ; 1.768      ;
; 98.239 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.029     ; 1.768      ;
; 98.239 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.029     ; 1.768      ;
; 98.239 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.029     ; 1.768      ;
; 98.239 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.029     ; 1.768      ;
; 98.239 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.029     ; 1.768      ;
; 98.239 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.029     ; 1.768      ;
; 98.240 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.029     ; 1.767      ;
; 98.532 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.000      ; 1.504      ;
; 98.735 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.000      ; 1.301      ;
; 98.735 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.000      ; 1.301      ;
; 98.735 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.000      ; 1.301      ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.035 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.301      ;
; 1.238 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.504      ;
; 1.530 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.767      ;
; 1.531 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.768      ;
; 1.531 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.768      ;
; 1.531 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.768      ;
; 1.531 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.768      ;
; 1.531 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.768      ;
; 1.531 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.768      ;
; 1.531 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.768      ;
; 1.531 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.768      ;
; 1.531 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.768      ;
; 1.531 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.768      ;
; 1.780 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.043      ;
; 1.790 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 2.024      ;
; 1.790 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 2.024      ;
; 1.790 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 2.024      ;
; 1.790 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 2.024      ;
; 1.790 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 2.024      ;
; 1.790 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 2.024      ;
; 1.790 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 2.024      ;
; 1.790 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 2.024      ;
; 2.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.271      ;
; 2.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.271      ;
; 2.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.271      ;
; 2.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.271      ;
; 2.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.271      ;
; 2.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.271      ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_sys'                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg10   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg10   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg11   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg11   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg12   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg12   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg13   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg13   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg14   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg14   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg15   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg15   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg16   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg16   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg17   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg17   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg4    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg4    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg5    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg5    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg6    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg6    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg7    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg7    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg8    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg8    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg9    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg9    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a104~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a104~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a105~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a105~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a106~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a106~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a107~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a107~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg13 ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; 4.580 ; 4.580 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; 4.580 ; 4.580 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; 7.353 ; 7.353 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; 6.657 ; 6.657 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; 6.823 ; 6.823 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; 7.353 ; 7.353 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; 6.702 ; 6.702 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; 3.004 ; 3.004 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; 2.756 ; 2.756 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; 2.348 ; 2.348 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; 2.813 ; 2.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; 2.259 ; 2.259 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; 2.018 ; 2.018 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; 2.303 ; 2.303 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; 2.436 ; 2.436 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; 2.322 ; 2.322 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; 6.475 ; 6.475 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; 6.534 ; 6.534 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; 6.702 ; 6.702 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; -4.178 ; -4.178 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; -4.178 ; -4.178 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; -6.427 ; -6.427 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; -6.427 ; -6.427 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; -6.574 ; -6.574 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; -6.975 ; -6.975 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; -1.772 ; -1.772 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; -2.761 ; -2.761 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; -2.396 ; -2.396 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; -1.825 ; -1.825 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; -2.319 ; -2.319 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; -2.004 ; -2.004 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; -1.772 ; -1.772 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; -1.952 ; -1.952 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; -2.051 ; -2.051 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; -1.910 ; -1.910 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; -6.229 ; -6.229 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; -6.293 ; -6.293 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; -6.285 ; -6.285 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 4.873 ; 4.873 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 4.873 ; 4.873 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 4.826 ; 4.826 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 4.839 ; 4.839 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 4.654 ; 4.654 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 4.606 ; 4.606 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 4.624 ; 4.624 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 4.637 ; 4.637 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 5.723 ; 5.723 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 5.029 ; 5.029 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 5.723 ; 5.723 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 5.568 ; 5.568 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 5.062 ; 5.062 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 5.468 ; 5.468 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 4.813 ; 4.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 5.562 ; 5.562 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 6.043 ; 6.043 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 4.908 ; 4.908 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 5.035 ; 5.035 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 5.261 ; 5.261 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 6.043 ; 6.043 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 5.022 ; 5.022 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 5.281 ; 5.281 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 5.238 ; 5.238 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 5.659 ; 5.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 4.805 ; 4.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 4.841 ; 4.841 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 5.501 ; 5.501 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 4.918 ; 4.918 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 5.068 ; 5.068 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 5.265 ; 5.265 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 5.659 ; 5.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 3.999 ; 3.999 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 3.979 ; 3.979 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 3.988 ; 3.988 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 3.999 ; 3.999 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 3.971 ; 3.971 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 3.984 ; 3.984 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 3.858 ; 3.858 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 3.703 ; 3.703 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 3.985 ; 3.985 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 3.699 ; 3.699 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 3.673 ; 3.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 3.667 ; 3.667 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 3.985 ; 3.985 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 3.838 ; 3.838 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 3.965 ; 3.965 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 3.985 ; 3.985 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 4.246 ; 4.246 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 3.704 ; 3.704 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 3.686 ; 3.686 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 3.698 ; 3.698 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 4.246 ; 4.246 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 4.238 ; 4.238 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 4.209 ; 4.209 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 4.235 ; 4.235 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 4.271 ; 4.271 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 4.271 ; 4.271 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 4.262 ; 4.262 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 4.229 ; 4.229 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 4.238 ; 4.238 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 4.226 ; 4.226 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 4.253 ; 4.253 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 4.263 ; 4.263 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 7.481 ; 7.481 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 5.559 ; 5.559 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 6.614 ; 6.614 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 6.200 ; 6.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 7.152 ; 7.152 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 6.542 ; 6.542 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 7.481 ; 7.481 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 6.941 ; 6.941 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 6.997 ; 6.997 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 5.803 ; 5.803 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 7.986 ; 7.986 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 5.346 ; 5.346 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 5.945 ; 5.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 6.820 ; 6.820 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 7.986 ; 7.986 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 5.784 ; 5.784 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 6.579 ; 6.579 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 6.856 ; 6.856 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 6.956 ; 6.956 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 5.973 ; 5.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 5.072 ; 5.072 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 5.263 ; 5.263 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 4.922 ; 4.922 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 5.068 ; 5.068 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 4.909 ; 4.909 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 4.870 ; 4.870 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 4.736 ; 4.736 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 4.720 ; 4.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 4.836 ; 4.836 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 4.606 ; 4.606 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 4.873 ; 4.873 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 4.826 ; 4.826 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 4.839 ; 4.839 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 4.654 ; 4.654 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 4.606 ; 4.606 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 4.624 ; 4.624 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 4.637 ; 4.637 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 4.813 ; 4.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 5.029 ; 5.029 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 5.723 ; 5.723 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 5.568 ; 5.568 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 5.062 ; 5.062 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 5.468 ; 5.468 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 4.813 ; 4.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 5.562 ; 5.562 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 4.908 ; 4.908 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 4.908 ; 4.908 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 5.035 ; 5.035 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 5.261 ; 5.261 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 6.043 ; 6.043 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 5.022 ; 5.022 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 5.281 ; 5.281 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 5.238 ; 5.238 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 4.805 ; 4.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 4.805 ; 4.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 4.841 ; 4.841 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 5.501 ; 5.501 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 4.918 ; 4.918 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 5.068 ; 5.068 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 5.265 ; 5.265 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 5.659 ; 5.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 3.703 ; 3.703 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 3.979 ; 3.979 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 3.988 ; 3.988 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 3.999 ; 3.999 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 3.971 ; 3.971 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 3.984 ; 3.984 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 3.858 ; 3.858 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 3.703 ; 3.703 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 3.667 ; 3.667 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 3.699 ; 3.699 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 3.673 ; 3.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 3.667 ; 3.667 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 3.985 ; 3.985 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 3.838 ; 3.838 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 3.965 ; 3.965 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 3.985 ; 3.985 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 3.686 ; 3.686 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 3.704 ; 3.704 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 3.686 ; 3.686 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 3.698 ; 3.698 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 4.246 ; 4.246 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 4.238 ; 4.238 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 4.209 ; 4.209 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 4.235 ; 4.235 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 4.226 ; 4.226 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 4.271 ; 4.271 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 4.262 ; 4.262 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 4.229 ; 4.229 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 4.238 ; 4.238 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 4.226 ; 4.226 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 4.253 ; 4.253 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 4.263 ; 4.263 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 5.559 ; 5.559 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 5.559 ; 5.559 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 6.614 ; 6.614 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 6.200 ; 6.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 7.152 ; 7.152 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 6.542 ; 6.542 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 7.481 ; 7.481 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 6.941 ; 6.941 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 6.997 ; 6.997 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 5.803 ; 5.803 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 4.720 ; 4.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 5.346 ; 5.346 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 5.945 ; 5.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 6.820 ; 6.820 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 7.986 ; 7.986 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 5.784 ; 5.784 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 6.579 ; 6.579 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 6.856 ; 6.856 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 6.956 ; 6.956 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 5.973 ; 5.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 5.072 ; 5.072 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 5.263 ; 5.263 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 4.922 ; 4.922 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 5.068 ; 5.068 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 4.909 ; 4.909 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 4.870 ; 4.870 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 4.736 ; 4.736 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 4.720 ; 4.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 4.836 ; 4.836 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; 7.155  ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 15.585 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 23.201 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 43.079 ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; -1.366 ; -100.650      ;
; pll0|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 2.318  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.321  ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[0] ; 98.843 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.584 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; 7.620  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 49.000 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_sys'                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 7.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.410      ;
; 7.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.410      ;
; 7.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.410      ;
; 7.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.410      ;
; 7.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.410      ;
; 7.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.410      ;
; 7.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.410      ;
; 7.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.410      ;
; 7.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.410      ;
; 7.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.410      ;
; 7.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.410      ;
; 7.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.410      ;
; 7.182 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.383      ;
; 7.182 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.383      ;
; 7.182 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.383      ;
; 7.182 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.383      ;
; 7.182 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.383      ;
; 7.182 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.383      ;
; 7.182 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.383      ;
; 7.182 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.383      ;
; 7.182 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.383      ;
; 7.182 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.383      ;
; 7.182 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.383      ;
; 7.182 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.533      ; 4.383      ;
; 7.211 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.347      ;
; 7.211 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.347      ;
; 7.211 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.347      ;
; 7.211 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.347      ;
; 7.211 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.347      ;
; 7.211 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.347      ;
; 7.211 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.347      ;
; 7.211 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.347      ;
; 7.211 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.347      ;
; 7.211 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.347      ;
; 7.211 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.347      ;
; 7.211 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.347      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.212 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.346      ;
; 7.213 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.345      ;
; 7.213 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.345      ;
; 7.213 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.345      ;
; 7.213 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.345      ;
; 7.213 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.345      ;
; 7.213 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.345      ;
; 7.213 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.345      ;
; 7.213 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.345      ;
; 7.213 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.345      ;
; 7.213 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.345      ;
; 7.213 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.345      ;
; 7.213 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.526      ; 4.345      ;
; 7.220 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_we_reg        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.327      ;
; 7.220 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.327      ;
; 7.220 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.327      ;
; 7.220 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.327      ;
; 7.220 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.327      ;
; 7.220 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.327      ;
; 7.220 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.327      ;
; 7.220 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.327      ;
; 7.220 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.327      ;
; 7.220 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.327      ;
; 7.220 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.327      ;
; 7.220 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.327      ;
; 7.221 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_we_reg        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.326      ;
; 7.221 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.326      ;
; 7.221 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.326      ;
; 7.221 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.326      ;
; 7.221 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.326      ;
; 7.221 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.326      ;
; 7.221 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.326      ;
; 7.221 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.326      ;
; 7.221 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.326      ;
; 7.221 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.326      ;
; 7.221 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.326      ;
; 7.221 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.326      ;
; 7.222 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_we_reg        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[160] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.325      ;
; 7.222 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]    ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.524      ; 4.334      ;
; 7.222 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[160] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.325      ;
; 7.222 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[160] ; pll0|altpll_component|pll|clk[2] ; clk_sys     ; 10.000       ; 1.515      ; 4.325      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 9.405      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg2  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg1  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 9.405      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_we_reg        ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 9.405      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 9.405      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 9.405      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 9.405      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 9.405      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 9.405      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 9.405      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 9.405      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 9.405      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 9.405      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
; 15.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 9.407      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 23.201 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 1.846      ;
; 23.215 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.054      ; 1.838      ;
; 23.238 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 1.820      ;
; 23.359 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.712      ;
; 23.364 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 1.697      ;
; 23.372 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.091      ; 1.718      ;
; 23.381 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 1.682      ;
; 23.384 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 1.678      ;
; 23.389 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 1.676      ;
; 23.395 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 1.669      ;
; 23.402 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.665      ;
; 23.426 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 1.640      ;
; 23.428 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 1.640      ;
; 23.437 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.083      ; 1.645      ;
; 23.493 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.584      ;
; 23.496 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.083      ; 1.586      ;
; 23.514 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.083      ; 1.568      ;
; 23.525 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.087      ; 1.561      ;
; 23.540 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.089      ; 1.548      ;
; 23.552 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 1.516      ;
; 23.557 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 1.509      ;
; 23.567 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.087      ; 1.519      ;
; 23.567 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 1.497      ;
; 23.575 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.089      ; 1.513      ;
; 23.577 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 1.485      ;
; 23.585 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.482      ;
; 23.587 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.054      ; 1.466      ;
; 23.605 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.093      ; 1.487      ;
; 23.619 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 1.442      ;
; 23.628 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.055      ; 1.426      ;
; 23.653 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.088      ; 1.434      ;
; 23.663 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 1.384      ;
; 23.684 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.091      ; 1.406      ;
; 23.698 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.093      ; 1.394      ;
; 23.703 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 1.355      ;
; 23.704 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.092      ; 1.387      ;
; 23.717 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 1.345      ;
; 23.722 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 1.336      ;
; 23.724 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 1.338      ;
; 23.725 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.054      ; 1.328      ;
; 23.729 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 1.329      ;
; 23.731 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.054      ; 1.322      ;
; 23.738 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 1.325      ;
; 23.740 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.092      ; 1.351      ;
; 23.749 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.090      ; 1.340      ;
; 23.754 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 1.309      ;
; 23.767 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 1.303      ;
; 23.772 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 1.313      ;
; 23.775 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.053      ; 1.277      ;
; 23.781 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 1.289      ;
; 23.809 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.082      ; 1.272      ;
; 23.811 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 1.236      ;
; 23.812 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 1.254      ;
; 23.816 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.255      ;
; 23.817 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 1.251      ;
; 23.827 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.240      ;
; 23.827 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 1.239      ;
; 23.832 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.054      ; 1.221      ;
; 23.835 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 1.233      ;
; 23.836 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.241      ;
; 23.846 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.221      ;
; 23.852 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.083      ; 1.230      ;
; 23.859 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 1.188      ;
; 23.867 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 1.180      ;
; 23.871 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.200      ;
; 23.882 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 1.175      ;
; 23.883 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.194      ;
; 23.896 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.082      ; 1.185      ;
; 23.896 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.047      ; 1.150      ;
; 23.897 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.179      ;
; 23.899 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.172      ;
; 23.906 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.040      ; 1.133      ;
; 23.907 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.093      ; 1.185      ;
; 23.911 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.090      ; 1.178      ;
; 23.916 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 1.147      ;
; 23.916 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.082      ; 1.165      ;
; 23.917 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.160      ;
; 23.921 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.155      ;
; 23.930 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 1.140      ;
; 23.934 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.091      ; 1.156      ;
; 23.938 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 1.125      ;
; 23.945 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 1.102      ;
; 23.958 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.088      ; 1.129      ;
; 23.958 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 1.089      ;
; 23.959 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 1.106      ;
; 23.959 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.054      ; 1.094      ;
; 23.962 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.031      ; 1.068      ;
; 23.964 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 1.099      ;
; 23.965 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.090      ; 1.124      ;
; 23.967 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 1.091      ;
; 23.972 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.054      ; 1.081      ;
; 23.974 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 1.092      ;
; 23.974 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 1.090      ;
; 23.978 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 1.084      ;
; 23.980 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 1.081      ;
; 23.986 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 1.072      ;
; 23.988 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 1.077      ;
; 23.992 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 1.072      ;
; 23.993 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.087      ; 1.093      ;
; 23.993 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.031      ; 1.037      ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 43.079 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.892      ;
; 43.079 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.892      ;
; 43.079 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.892      ;
; 43.079 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.892      ;
; 43.079 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.892      ;
; 43.079 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.892      ;
; 43.079 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.892      ;
; 43.079 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.892      ;
; 43.079 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.892      ;
; 43.079 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.892      ;
; 43.079 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.892      ;
; 43.079 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~128 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.892      ;
; 43.081 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.890      ;
; 43.081 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.890      ;
; 43.081 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.890      ;
; 43.081 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.890      ;
; 43.081 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.890      ;
; 43.081 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.890      ;
; 43.081 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.890      ;
; 43.081 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.890      ;
; 43.081 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.890      ;
; 43.081 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.890      ;
; 43.081 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.890      ;
; 43.081 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~160 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.061     ; 6.890      ;
; 43.179 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.794      ;
; 43.179 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.794      ;
; 43.179 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.794      ;
; 43.179 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.794      ;
; 43.179 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.794      ;
; 43.179 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.794      ;
; 43.179 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.794      ;
; 43.179 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.794      ;
; 43.179 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.794      ;
; 43.179 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.794      ;
; 43.179 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.794      ;
; 43.179 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.794      ;
; 43.180 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.793      ;
; 43.180 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.793      ;
; 43.180 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.793      ;
; 43.180 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.793      ;
; 43.180 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.793      ;
; 43.180 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.793      ;
; 43.180 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.793      ;
; 43.180 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.793      ;
; 43.180 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.793      ;
; 43.180 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.793      ;
; 43.180 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.793      ;
; 43.180 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.793      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.772      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.755      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.772      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.772      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.772      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.772      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.772      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.772      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.772      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.772      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.772      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.772      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~288 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.772      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.755      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.755      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.755      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.755      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.755      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.755      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.755      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.755      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.755      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.755      ;
; 43.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~638 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.755      ;
; 43.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.754      ;
; 43.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.754      ;
; 43.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.754      ;
; 43.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.754      ;
; 43.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.754      ;
; 43.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.754      ;
; 43.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.754      ;
; 43.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.754      ;
; 43.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.754      ;
; 43.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.754      ;
; 43.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.754      ;
; 43.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.079     ; 6.754      ;
; 43.200 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.770      ;
; 43.200 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.770      ;
; 43.200 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.770      ;
; 43.200 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.770      ;
; 43.200 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.770      ;
; 43.200 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.770      ;
; 43.200 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.770      ;
; 43.200 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.770      ;
; 43.200 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.770      ;
; 43.200 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.770      ;
; 43.200 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.770      ;
; 43.200 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~256 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.062     ; 6.770      ;
; 43.268 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~991 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 6.693      ;
; 43.268 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~991 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 6.693      ;
; 43.268 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~991 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 6.693      ;
; 43.268 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~991 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 6.693      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_sys'                                                                                                                                                                              ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.366 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[317] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.391      ;
; -1.366 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[339]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.391      ;
; -1.364 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[319]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.393      ;
; -1.360 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[319] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.397      ;
; -1.359 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[343]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.398      ;
; -1.280 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[330] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.607      ; 0.479      ;
; -1.277 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[330]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.607      ; 0.482      ;
; -1.187 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[327]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.611      ; 0.576      ;
; -1.183 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[325] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.611      ; 0.580      ;
; -1.175 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[327] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.586      ;
; -1.174 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[323]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.606      ; 0.584      ;
; -1.173 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[323] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.606      ; 0.585      ;
; -1.134 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[337] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.599      ; 0.617      ;
; -1.133 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[337]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.599      ; 0.618      ;
; -1.132 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[331]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.598      ; 0.618      ;
; -1.127 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[331] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.598      ; 0.623      ;
; -1.115 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[318]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.611      ; 0.648      ;
; -1.107 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[341] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.583      ; 0.628      ;
; -1.106 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[341]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.583      ; 0.629      ;
; -1.100 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[314] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.583      ; 0.635      ;
; -1.100 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[316] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.583      ; 0.635      ;
; -1.097 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[315] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.583      ; 0.638      ;
; -1.096 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[329] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.611      ; 0.667      ;
; -1.094 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[326] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.667      ;
; -1.093 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[342] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.583      ; 0.642      ;
; -1.092 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[326]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.669      ;
; -1.086 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[328] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.611      ; 0.677      ;
; -1.086 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[328]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.615      ; 0.681      ;
; -1.085 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[329]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.615      ; 0.682      ;
; -1.056 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[336] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.599      ; 0.695      ;
; -1.056 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[320] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.607      ; 0.703      ;
; -1.049 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[332] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.598      ; 0.701      ;
; -1.047 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[314]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.632      ; 0.737      ;
; -1.046 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[333] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.599      ; 0.705      ;
; -1.044 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[333]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.599      ; 0.707      ;
; -1.041 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[320]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.635      ; 0.746      ;
; -1.030 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[318] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.590      ; 0.712      ;
; -1.030 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[322] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.602      ; 0.724      ;
; -1.030 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[322]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.602      ; 0.724      ;
; -1.028 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[342]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.612      ; 0.736      ;
; -1.011 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[343] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.590      ; 0.731      ;
; -1.004 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[338]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.585      ; 0.733      ;
; -0.995 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[334] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.574      ; 0.731      ;
; -0.988 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[344]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.590      ; 0.754      ;
; -0.969 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[340]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 0.786      ;
; -0.969 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[334]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.569      ; 0.752      ;
; -0.958 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[317]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.620      ; 0.814      ;
; -0.942 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[336]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.610      ; 0.820      ;
; -0.905 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[321]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.851      ;
; -0.905 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[332]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.577      ; 0.824      ;
; -0.903 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[321] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.853      ;
; -0.890 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[344] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.590      ; 0.852      ;
; -0.858 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[339] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.583      ; 0.877      ;
; -0.854 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[338] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.577      ; 0.875      ;
; -0.848 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[316]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.631      ; 0.935      ;
; -0.837 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[335] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.601      ; 0.916      ;
; -0.835 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[335]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.601      ; 0.918      ;
; -0.814 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[315]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.622      ; 0.960      ;
; -0.745 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[325]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.614      ; 1.021      ;
; -0.684 ; TimerCounter:Timer|CounterR[30]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[213] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.601      ; 1.069      ;
; -0.684 ; TimerCounter:Timer|CounterR[30]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[181]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.601      ; 1.069      ;
; -0.680 ; TimerCounter:Timer|CounterR[30]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[213]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.601      ; 1.073      ;
; -0.679 ; TimerCounter:Timer|CounterR[30]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[181] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.601      ; 1.074      ;
; -0.673 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[340] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.607      ; 1.086      ;
; -0.662 ; TimerCounter:Timer|CompareR[30]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[213] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.601      ; 1.091      ;
; -0.662 ; TimerCounter:Timer|CompareR[30]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[181]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.601      ; 1.091      ;
; -0.658 ; TimerCounter:Timer|CompareR[30]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[213]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.601      ; 1.095      ;
; -0.657 ; TimerCounter:Timer|CompareR[30]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[181] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.601      ; 1.096      ;
; -0.544 ; TimerCounter:Timer|CompareR[26]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[175]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.602      ; 1.210      ;
; -0.543 ; TimerCounter:Timer|CompareR[26]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[207] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.602      ; 1.211      ;
; -0.539 ; TimerCounter:Timer|CompareR[29]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.590      ; 1.203      ;
; -0.538 ; TimerCounter:Timer|CompareR[29]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.590      ; 1.204      ;
; -0.538 ; TimerCounter:Timer|CompareR[29]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.590      ; 1.204      ;
; -0.538 ; TimerCounter:Timer|CompareR[26]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[207]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.602      ; 1.216      ;
; -0.537 ; TimerCounter:Timer|CompareR[29]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.590      ; 1.205      ;
; -0.523 ; TimerCounter:Timer|CompareR[28]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[211] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.585      ; 1.214      ;
; -0.523 ; TimerCounter:Timer|CompareR[28]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.585      ; 1.214      ;
; -0.519 ; TimerCounter:Timer|CompareR[28]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[179] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.585      ; 1.218      ;
; -0.518 ; TimerCounter:Timer|CompareR[28]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[211]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.585      ; 1.219      ;
; -0.497 ; TimerCounter:Timer|CompareR[5]              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 1.258      ;
; -0.496 ; TimerCounter:Timer|CompareR[5]              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 1.259      ;
; -0.496 ; TimerCounter:Timer|CompareR[5]              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 1.259      ;
; -0.495 ; TimerCounter:Timer|CompareR[5]              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 1.260      ;
; -0.494 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~444 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[237]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 1.263      ;
; -0.493 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~444 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[237] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 1.264      ;
; -0.488 ; TimerCounter:Timer|CompareR[27]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[210]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 1.267      ;
; -0.485 ; TimerCounter:Timer|CompareR[27]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[178] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 1.270      ;
; -0.484 ; TimerCounter:Timer|CompareR[27]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[178]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 1.271      ;
; -0.482 ; TimerCounter:Timer|CompareR[3]              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[210]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 1.273      ;
; -0.479 ; TimerCounter:Timer|CompareR[3]              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[178] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 1.276      ;
; -0.478 ; TimerCounter:Timer|CompareR[3]              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[178]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 1.277      ;
; -0.444 ; TimerCounter:Timer|CompareR[26]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.607      ; 1.315      ;
; -0.426 ; TimerCounter:Timer|CounterR[29]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.590      ; 1.316      ;
; -0.425 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~766 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.569      ; 1.296      ;
; -0.425 ; TimerCounter:Timer|CounterR[29]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.590      ; 1.317      ;
; -0.425 ; TimerCounter:Timer|CounterR[29]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.590      ; 1.317      ;
; -0.424 ; TimerCounter:Timer|CounterR[29]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.590      ; 1.318      ;
; -0.396 ; TimerCounter:Timer|CounterR[28]             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[211] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.585      ; 1.341      ;
; -0.396 ; TimerCounter:Timer|CounterR[28]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.585      ; 1.341      ;
; -0.395 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~412 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[237]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.606      ; 1.363      ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; GPIO:uGPIO|SW_StatusR[4]               ; GPIO:uGPIO|SW_StatusR[4]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[13]              ; GPIO:uGPIO|SW_StatusR[13]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[10]              ; GPIO:uGPIO|SW_StatusR[10]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[11]              ; GPIO:uGPIO|SW_StatusR[11]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[3]               ; GPIO:uGPIO|SW_StatusR[3]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[3]              ; GPIO:uGPIO|KEY_StatusR[3]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TimerCounter:Timer|StatusR[0]          ; TimerCounter:Timer|StatusR[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[2]               ; GPIO:uGPIO|SW_StatusR[2]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[2]              ; GPIO:uGPIO|KEY_StatusR[2]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[5]               ; GPIO:uGPIO|SW_StatusR[5]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[12]              ; GPIO:uGPIO|SW_StatusR[12]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[6]               ; GPIO:uGPIO|SW_StatusR[6]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[14]              ; GPIO:uGPIO|SW_StatusR[14]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[15]              ; GPIO:uGPIO|SW_StatusR[15]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[7]               ; GPIO:uGPIO|SW_StatusR[7]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw6|c_state.S2   ; GPIO:uGPIO|key_detect:sw6|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; GPIO:uGPIO|key_detect:key3|c_state.S11 ; GPIO:uGPIO|key_detect:key3|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw2|c_state.S2   ; GPIO:uGPIO|key_detect:sw2|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key2|c_state.S14 ; GPIO:uGPIO|KEY_StatusR[2]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; GPIO:uGPIO|key_detect:key3|c_state.S10 ; GPIO:uGPIO|key_detect:key3|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; GPIO:uGPIO|key_detect:key3|c_state.S0  ; GPIO:uGPIO|key_detect:key3|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; GPIO:uGPIO|key_detect:key3|c_state.S14 ; GPIO:uGPIO|KEY_StatusR[3]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; TimerCounter:Timer|CounterR[31]        ; TimerCounter:Timer|CounterR[31]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:key3|c_state.S9  ; GPIO:uGPIO|key_detect:key3|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:key3|c_state.S12 ; GPIO:uGPIO|key_detect:key3|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; GPIO:uGPIO|key_detect:sw4|c_state.S10  ; GPIO:uGPIO|key_detect:sw4|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; GPIO:uGPIO|key_detect:key3|c_state.S4  ; GPIO:uGPIO|key_detect:key3|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.291 ; GPIO:uGPIO|key_detect:sw5|c_state.S0   ; GPIO:uGPIO|key_detect:sw5|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; GPIO:uGPIO|key_detect:sw7|c_state.S0   ; GPIO:uGPIO|key_detect:sw7|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.314 ; GPIO:uGPIO|key_detect:sw4|c_state.S12  ; GPIO:uGPIO|key_detect:sw4|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.466      ;
; 0.314 ; GPIO:uGPIO|key_detect:key3|c_state.S3  ; GPIO:uGPIO|key_detect:key3|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.466      ;
; 0.315 ; GPIO:uGPIO|key_detect:sw6|c_state.S10  ; GPIO:uGPIO|key_detect:sw6|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.467      ;
; 0.316 ; GPIO:uGPIO|key_detect:key3|c_state.S1  ; GPIO:uGPIO|key_detect:key3|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.468      ;
; 0.316 ; GPIO:uGPIO|key_detect:key3|c_state.S5  ; GPIO:uGPIO|key_detect:key3|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.468      ;
; 0.316 ; GPIO:uGPIO|key_detect:sw6|c_state.S1   ; GPIO:uGPIO|key_detect:sw6|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.468      ;
; 0.316 ; GPIO:uGPIO|key_detect:sw7|c_state.S6   ; GPIO:uGPIO|key_detect:sw7|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.468      ;
; 0.317 ; GPIO:uGPIO|key_detect:sw4|c_state.S6   ; GPIO:uGPIO|key_detect:sw4|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; GPIO:uGPIO|key_detect:key3|c_state.S7  ; GPIO:uGPIO|key_detect:key3|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; GPIO:uGPIO|key_detect:sw5|c_state.S1   ; GPIO:uGPIO|key_detect:sw5|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; GPIO:uGPIO|key_detect:sw5|c_state.S4   ; GPIO:uGPIO|key_detect:sw5|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; GPIO:uGPIO|key_detect:sw6|c_state.S6   ; GPIO:uGPIO|key_detect:sw6|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; GPIO:uGPIO|key_detect:sw7|c_state.S2   ; GPIO:uGPIO|key_detect:sw7|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.469      ;
; 0.318 ; GPIO:uGPIO|key_detect:sw4|c_state.S9   ; GPIO:uGPIO|key_detect:sw4|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.470      ;
; 0.318 ; GPIO:uGPIO|key_detect:sw6|c_state.S4   ; GPIO:uGPIO|key_detect:sw6|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.470      ;
; 0.319 ; GPIO:uGPIO|key_detect:sw4|c_state.S2   ; GPIO:uGPIO|key_detect:sw4|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.471      ;
; 0.319 ; GPIO:uGPIO|key_detect:key3|c_state.S2  ; GPIO:uGPIO|key_detect:key3|c_state.S3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.471      ;
; 0.319 ; GPIO:uGPIO|key_detect:sw7|c_state.S1   ; GPIO:uGPIO|key_detect:sw7|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.471      ;
; 0.320 ; GPIO:uGPIO|key_detect:sw5|c_state.S10  ; GPIO:uGPIO|key_detect:sw5|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.472      ;
; 0.320 ; GPIO:uGPIO|key_detect:sw5|c_state.S12  ; GPIO:uGPIO|key_detect:sw5|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.472      ;
; 0.320 ; GPIO:uGPIO|key_detect:sw6|c_state.S8   ; GPIO:uGPIO|key_detect:sw6|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.472      ;
; 0.320 ; GPIO:uGPIO|key_detect:sw7|c_state.S4   ; GPIO:uGPIO|key_detect:sw7|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.472      ;
; 0.355 ; TimerCounter:Timer|CounterR[0]         ; TimerCounter:Timer|CounterR[0]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; TimerCounter:Timer|CounterR[16]        ; TimerCounter:Timer|CounterR[16]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; GPIO:uGPIO|key_detect:sw10|c_state.S4  ; GPIO:uGPIO|key_detect:sw10|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; TimerCounter:Timer|CounterR[1]         ; TimerCounter:Timer|CounterR[1]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; TimerCounter:Timer|CounterR[17]        ; TimerCounter:Timer|CounterR[17]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; GPIO:uGPIO|key_detect:sw11|c_state.S6  ; GPIO:uGPIO|key_detect:sw11|c_state.S7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; GPIO:uGPIO|key_detect:sw4|c_state.S0   ; GPIO:uGPIO|key_detect:sw4|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; GPIO:uGPIO|key_detect:sw13|c_state.S0  ; GPIO:uGPIO|key_detect:sw13|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; GPIO:uGPIO|key_detect:sw13|c_state.S12 ; GPIO:uGPIO|key_detect:sw13|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; TimerCounter:Timer|CounterR[2]         ; TimerCounter:Timer|CounterR[2]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; TimerCounter:Timer|CounterR[9]         ; TimerCounter:Timer|CounterR[9]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; TimerCounter:Timer|CounterR[11]        ; TimerCounter:Timer|CounterR[11]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; TimerCounter:Timer|CounterR[18]        ; TimerCounter:Timer|CounterR[18]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; TimerCounter:Timer|CounterR[25]        ; TimerCounter:Timer|CounterR[25]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; TimerCounter:Timer|CounterR[27]        ; TimerCounter:Timer|CounterR[27]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; TimerCounter:Timer|CounterR[4]         ; TimerCounter:Timer|CounterR[4]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; TimerCounter:Timer|CounterR[7]         ; TimerCounter:Timer|CounterR[7]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; TimerCounter:Timer|CounterR[13]        ; TimerCounter:Timer|CounterR[13]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; TimerCounter:Timer|CounterR[14]        ; TimerCounter:Timer|CounterR[14]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; TimerCounter:Timer|CounterR[15]        ; TimerCounter:Timer|CounterR[15]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; TimerCounter:Timer|CounterR[20]        ; TimerCounter:Timer|CounterR[20]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; TimerCounter:Timer|CounterR[23]        ; TimerCounter:Timer|CounterR[23]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; TimerCounter:Timer|CounterR[29]        ; TimerCounter:Timer|CounterR[29]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; TimerCounter:Timer|CounterR[30]        ; TimerCounter:Timer|CounterR[30]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; GPIO:uGPIO|key_detect:key2|c_state.S9  ; GPIO:uGPIO|key_detect:key2|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; GPIO:uGPIO|key_detect:sw10|c_state.S10 ; GPIO:uGPIO|key_detect:sw10|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; GPIO:uGPIO|key_detect:sw2|c_state.S6   ; GPIO:uGPIO|key_detect:sw2|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; GPIO:uGPIO|key_detect:sw2|c_state.S13  ; GPIO:uGPIO|key_detect:sw2|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; GPIO:uGPIO|key_detect:key2|c_state.S10 ; GPIO:uGPIO|key_detect:key2|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; GPIO:uGPIO|key_detect:sw12|c_state.S0  ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; GPIO:uGPIO|key_detect:sw12|c_state.S6  ; GPIO:uGPIO|key_detect:sw12|c_state.S7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; GPIO:uGPIO|key_detect:sw14|c_state.S12 ; GPIO:uGPIO|key_detect:sw14|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; GPIO:uGPIO|key_detect:sw15|c_state.S6  ; GPIO:uGPIO|key_detect:sw15|c_state.S7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; GPIO:uGPIO|key_detect:sw7|c_state.S10  ; GPIO:uGPIO|key_detect:sw7|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; GPIO:uGPIO|key_detect:sw4|c_state.S13  ; GPIO:uGPIO|key_detect:sw4|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; GPIO:uGPIO|key_detect:sw10|c_state.S1  ; GPIO:uGPIO|key_detect:sw10|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; GPIO:uGPIO|key_detect:sw11|c_state.S1  ; GPIO:uGPIO|key_detect:sw11|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; GPIO:uGPIO|key_detect:sw11|c_state.S4  ; GPIO:uGPIO|key_detect:sw11|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; GPIO:uGPIO|key_detect:sw2|c_state.S3   ; GPIO:uGPIO|key_detect:sw2|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; GPIO:uGPIO|key_detect:sw2|c_state.S9   ; GPIO:uGPIO|key_detect:sw2|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; GPIO:uGPIO|key_detect:sw12|c_state.S9  ; GPIO:uGPIO|key_detect:sw12|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; GPIO:uGPIO|key_detect:sw14|c_state.S13 ; GPIO:uGPIO|key_detect:sw14|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; GPIO:uGPIO|key_detect:sw4|c_state.S5   ; GPIO:uGPIO|key_detect:sw4|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; GPIO:uGPIO|key_detect:sw13|c_state.S2  ; GPIO:uGPIO|key_detect:sw13|c_state.S3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; GPIO:uGPIO|key_detect:sw13|c_state.S5  ; GPIO:uGPIO|key_detect:sw13|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; GPIO:uGPIO|key_detect:sw13|c_state.S10 ; GPIO:uGPIO|key_detect:sw13|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; GPIO:uGPIO|key_detect:sw10|c_state.S3  ; GPIO:uGPIO|key_detect:sw10|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; GPIO:uGPIO|key_detect:sw10|c_state.S6  ; GPIO:uGPIO|key_detect:sw10|c_state.S7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; GPIO:uGPIO|key_detect:sw11|c_state.S9  ; GPIO:uGPIO|key_detect:sw11|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 51.026 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~979                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.238      ;
; 51.101 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~761                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 1.315      ;
; 51.155 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~505                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.358      ;
; 51.179 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~444                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 1.379      ;
; 51.189 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~595                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.401      ;
; 51.256 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1017                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 1.470      ;
; 51.277 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~496                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.479      ;
; 51.278 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~412                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.479      ;
; 51.284 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~435                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.101      ; 1.523      ;
; 51.290 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~217                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.494      ;
; 51.291 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~953                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 1.509      ;
; 51.294 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~304                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 1.494      ;
; 51.312 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1011                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.102      ; 1.552      ;
; 51.329 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~506                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.060      ; 1.527      ;
; 51.350 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~765                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.562      ;
; 51.368 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~371                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.580      ;
; 51.374 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~193                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 1.582      ;
; 51.402 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.061      ; 1.601      ;
; 51.422 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~464                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.624      ;
; 51.434 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~793                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.098      ; 1.670      ;
; 51.438 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~499                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.101      ; 1.677      ;
; 51.439 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~409                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.642      ;
; 51.451 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~569                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 1.669      ;
; 51.455 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~272                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 1.655      ;
; 51.458 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~153                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.662      ;
; 51.458 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~449                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.091      ; 1.687      ;
; 51.461 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~686                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 1.667      ;
; 51.473 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~957                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 1.684      ;
; 51.476 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~251                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 1.676      ;
; 51.476 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~723                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.096      ; 1.710      ;
; 51.480 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~348                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 1.691      ;
; 51.481 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~337                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 1.695      ;
; 51.498 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~509                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 1.711      ;
; 51.501 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~455                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 1.710      ;
; 51.502 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~915                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 1.702      ;
; 51.511 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1006                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 1.722      ;
; 51.511 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~231                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.056      ; 1.705      ;
; 51.513 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~72                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.716      ;
; 51.513 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~339                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.725      ;
; 51.521 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~968                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.731      ;
; 51.523 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~916                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 1.729      ;
; 51.524 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~745                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 1.731      ;
; 51.537 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~208                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 1.756      ;
; 51.540 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~673                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.741      ;
; 51.548 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.061      ; 1.747      ;
; 51.550 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~403                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.100      ; 1.788      ;
; 51.552 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.090      ; 1.780      ;
; 51.553 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~462                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.756      ;
; 51.554 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~238                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.082      ; 1.774      ;
; 51.556 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~846                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.090      ; 1.784      ;
; 51.559 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~105                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.762      ;
; 51.561 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 1.777      ;
; 51.562 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~83                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 1.768      ;
; 51.564 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~681                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 1.773      ;
; 51.567 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~233                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.058      ; 1.763      ;
; 51.568 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~103                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.769      ;
; 51.569 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~333                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.037      ; 1.744      ;
; 51.579 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1021                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.791      ;
; 51.586 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~961                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 1.799      ;
; 51.594 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1009                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.104      ; 1.836      ;
; 51.594 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~910                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 1.794      ;
; 51.594 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~493                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.030      ; 1.762      ;
; 51.595 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~295                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.796      ;
; 51.596 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~977                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 1.810      ;
; 51.598 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~702                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.086      ; 1.822      ;
; 51.599 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~708                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.800      ;
; 51.599 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~633                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 1.816      ;
; 51.602 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1019                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.082      ; 1.822      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 75.521 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 0.717      ;
; 75.522 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.722      ;
; 75.523 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 0.747      ;
; 75.535 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.735      ;
; 75.536 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.064      ; 0.738      ;
; 75.547 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 0.743      ;
; 75.548 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 0.744      ;
; 75.551 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.066      ; 0.755      ;
; 75.555 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.064      ; 0.757      ;
; 75.561 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.068      ; 0.767      ;
; 75.569 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.053      ; 0.760      ;
; 75.570 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.053      ; 0.761      ;
; 75.570 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.053      ; 0.761      ;
; 75.572 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.066      ; 0.776      ;
; 75.573 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.773      ;
; 75.576 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.068      ; 0.782      ;
; 75.577 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 0.801      ;
; 75.577 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 0.762      ;
; 75.587 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 0.772      ;
; 75.587 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 0.772      ;
; 75.589 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.069      ; 0.796      ;
; 75.594 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 0.772      ;
; 75.600 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 0.778      ;
; 75.658 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 0.884      ;
; 75.659 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.064      ; 0.861      ;
; 75.664 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.090      ; 0.892      ;
; 75.670 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.066      ; 0.874      ;
; 75.674 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.092      ; 0.904      ;
; 75.675 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.092      ; 0.905      ;
; 75.681 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 0.877      ;
; 75.682 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.066      ; 0.886      ;
; 75.685 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 0.894      ;
; 75.700 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 0.896      ;
; 75.704 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.069      ; 0.911      ;
; 75.706 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.053      ; 0.897      ;
; 75.708 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.069      ; 0.915      ;
; 75.712 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 0.897      ;
; 75.716 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.067      ; 0.921      ;
; 75.717 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 0.902      ;
; 75.720 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.077      ; 0.935      ;
; 75.724 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.053      ; 0.915      ;
; 75.725 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 0.903      ;
; 75.725 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 0.903      ;
; 75.729 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 0.932      ;
; 75.731 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.053      ; 0.922      ;
; 75.732 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.031      ; 0.901      ;
; 75.732 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.031      ; 0.901      ;
; 75.742 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.063      ; 0.943      ;
; 75.744 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 0.929      ;
; 75.752 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.063      ; 0.953      ;
; 75.767 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.059      ; 0.964      ;
; 75.781 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 0.984      ;
; 75.785 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 0.988      ;
; 75.795 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.077      ; 1.010      ;
; 75.805 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.064      ; 1.007      ;
; 75.812 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.082      ; 1.032      ;
; 75.814 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.089      ; 1.041      ;
; 75.817 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.010      ;
; 75.823 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 1.049      ;
; 75.824 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.048      ;
; 75.830 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.023      ;
; 75.831 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.024      ;
; 75.832 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.093      ; 1.063      ;
; 75.834 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.087      ; 1.059      ;
; 75.840 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.091      ; 1.069      ;
; 75.840 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 1.036      ;
; 75.841 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.068      ; 1.047      ;
; 75.845 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 1.023      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 98.843 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.003     ; 1.186      ;
; 98.843 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.003     ; 1.186      ;
; 98.843 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.003     ; 1.186      ;
; 98.843 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.003     ; 1.186      ;
; 98.843 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.003     ; 1.186      ;
; 98.843 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.003     ; 1.186      ;
; 98.930 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 1.075      ;
; 98.930 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 1.075      ;
; 98.930 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 1.075      ;
; 98.930 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 1.075      ;
; 98.930 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 1.075      ;
; 98.930 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 1.075      ;
; 98.930 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 1.075      ;
; 98.930 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 1.075      ;
; 98.959 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.003     ; 1.070      ;
; 99.055 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 0.952      ;
; 99.055 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 0.952      ;
; 99.055 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 0.952      ;
; 99.055 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 0.952      ;
; 99.055 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 0.952      ;
; 99.055 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 0.952      ;
; 99.055 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 0.952      ;
; 99.055 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 0.952      ;
; 99.055 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 0.952      ;
; 99.055 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 0.952      ;
; 99.057 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.024     ; 0.951      ;
; 99.203 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.000      ; 0.829      ;
; 99.296 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.000      ; 0.736      ;
; 99.296 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.000      ; 0.736      ;
; 99.296 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.000      ; 0.736      ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.584 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.736      ;
; 0.677 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.829      ;
; 0.823 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 0.951      ;
; 0.825 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 0.952      ;
; 0.825 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 0.952      ;
; 0.825 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 0.952      ;
; 0.825 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 0.952      ;
; 0.825 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 0.952      ;
; 0.825 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 0.952      ;
; 0.825 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 0.952      ;
; 0.825 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 0.952      ;
; 0.825 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 0.952      ;
; 0.825 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 0.952      ;
; 0.921 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.070      ;
; 0.950 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.075      ;
; 0.950 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.075      ;
; 0.950 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.075      ;
; 0.950 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.075      ;
; 0.950 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.075      ;
; 0.950 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.075      ;
; 0.950 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.075      ;
; 0.950 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.075      ;
; 1.037 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.186      ;
; 1.037 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.186      ;
; 1.037 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.186      ;
; 1.037 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.186      ;
; 1.037 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.186      ;
; 1.037 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.186      ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_sys'                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg10   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg10   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg11   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg11   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg12   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg12   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg13   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg13   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg14   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg14   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg15   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg15   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg16   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg16   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg17   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg17   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg4    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg4    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg5    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg5    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg6    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg6    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg7    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg7    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg8    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg8    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg9    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_datain_reg9    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a104~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a104~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a105~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a105~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a106~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a106~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a107~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a107~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a108~portb_datain_reg13 ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; 2.513 ; 2.513 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; 2.513 ; 2.513 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; 4.338 ; 4.338 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; 3.916 ; 3.916 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; 4.026 ; 4.026 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; 4.338 ; 4.338 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; 4.012 ; 4.012 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; 1.679 ; 1.679 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; 1.532 ; 1.532 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; 1.315 ; 1.315 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; 1.564 ; 1.564 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; 1.252 ; 1.252 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; 1.148 ; 1.148 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; 1.289 ; 1.289 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; 1.369 ; 1.369 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; 1.269 ; 1.269 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; 3.841 ; 3.841 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; 3.881 ; 3.881 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; 4.012 ; 4.012 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; -2.277 ; -2.277 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; -2.277 ; -2.277 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; -3.796 ; -3.796 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; -3.796 ; -3.796 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; -3.887 ; -3.887 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; -4.125 ; -4.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; -1.014 ; -1.014 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; -1.548 ; -1.548 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; -1.349 ; -1.349 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; -1.051 ; -1.051 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; -1.306 ; -1.306 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; -1.113 ; -1.113 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; -1.014 ; -1.014 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; -1.116 ; -1.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; -1.181 ; -1.181 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; -1.078 ; -1.078 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; -3.705 ; -3.705 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; -3.752 ; -3.752 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; -3.776 ; -3.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 2.481 ; 2.481 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 2.481 ; 2.481 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 2.437 ; 2.437 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 2.451 ; 2.451 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 2.376 ; 2.376 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 2.351 ; 2.351 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 2.358 ; 2.358 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 2.364 ; 2.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 2.831 ; 2.831 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 2.559 ; 2.559 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 2.831 ; 2.831 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 2.706 ; 2.706 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 2.502 ; 2.502 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 2.673 ; 2.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 2.397 ; 2.397 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 2.714 ; 2.714 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 3.080 ; 3.080 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 2.459 ; 2.459 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 2.483 ; 2.483 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 2.572 ; 2.572 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 3.080 ; 3.080 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 2.488 ; 2.488 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 2.585 ; 2.585 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 2.551 ; 2.551 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 2.804 ; 2.804 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 2.403 ; 2.403 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 2.434 ; 2.434 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 2.717 ; 2.717 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 2.476 ; 2.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 2.527 ; 2.527 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 2.631 ; 2.631 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 2.804 ; 2.804 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 2.002 ; 2.002 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 1.988 ; 1.988 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 1.997 ; 1.997 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 2.002 ; 2.002 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 1.973 ; 1.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 1.990 ; 1.990 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 1.935 ; 1.935 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 1.865 ; 1.865 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 1.990 ; 1.990 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 1.863 ; 1.863 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 1.835 ; 1.835 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 1.832 ; 1.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 1.989 ; 1.989 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 1.915 ; 1.915 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 1.970 ; 1.970 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 1.990 ; 1.990 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 2.144 ; 2.144 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 1.861 ; 1.861 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 1.856 ; 1.856 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 1.860 ; 1.860 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 2.144 ; 2.144 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 2.139 ; 2.139 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 2.116 ; 2.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 2.128 ; 2.128 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 2.165 ; 2.165 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 2.165 ; 2.165 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 2.159 ; 2.159 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 2.127 ; 2.127 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 2.135 ; 2.135 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 2.127 ; 2.127 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 2.157 ; 2.157 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 2.162 ; 2.162 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 3.855 ; 3.855 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 2.894 ; 2.894 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 3.334 ; 3.334 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 3.145 ; 3.145 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 3.530 ; 3.530 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 3.316 ; 3.316 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 3.855 ; 3.855 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 3.447 ; 3.447 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 3.651 ; 3.651 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 2.894 ; 2.894 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 4.117 ; 4.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 2.757 ; 2.757 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 3.077 ; 3.077 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 3.436 ; 3.436 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 4.117 ; 4.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 2.943 ; 2.943 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 3.261 ; 3.261 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 3.543 ; 3.543 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 3.546 ; 3.546 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 3.040 ; 3.040 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 2.578 ; 2.578 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 2.630 ; 2.630 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 2.491 ; 2.491 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 2.573 ; 2.573 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 2.491 ; 2.491 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 2.468 ; 2.468 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 2.408 ; 2.408 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 2.400 ; 2.400 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 2.453 ; 2.453 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 2.351 ; 2.351 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 2.481 ; 2.481 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 2.437 ; 2.437 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 2.451 ; 2.451 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 2.376 ; 2.376 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 2.351 ; 2.351 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 2.358 ; 2.358 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 2.364 ; 2.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 2.397 ; 2.397 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 2.559 ; 2.559 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 2.831 ; 2.831 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 2.706 ; 2.706 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 2.502 ; 2.502 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 2.673 ; 2.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 2.397 ; 2.397 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 2.714 ; 2.714 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 2.459 ; 2.459 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 2.459 ; 2.459 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 2.483 ; 2.483 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 2.572 ; 2.572 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 3.080 ; 3.080 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 2.488 ; 2.488 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 2.585 ; 2.585 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 2.551 ; 2.551 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 2.403 ; 2.403 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 2.403 ; 2.403 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 2.434 ; 2.434 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 2.717 ; 2.717 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 2.476 ; 2.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 2.527 ; 2.527 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 2.631 ; 2.631 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 2.804 ; 2.804 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 1.865 ; 1.865 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 1.988 ; 1.988 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 1.997 ; 1.997 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 2.002 ; 2.002 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 1.973 ; 1.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 1.990 ; 1.990 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 1.935 ; 1.935 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 1.865 ; 1.865 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 1.832 ; 1.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 1.863 ; 1.863 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 1.835 ; 1.835 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 1.832 ; 1.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 1.989 ; 1.989 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 1.915 ; 1.915 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 1.970 ; 1.970 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 1.990 ; 1.990 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 1.856 ; 1.856 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 1.861 ; 1.861 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 1.856 ; 1.856 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 1.860 ; 1.860 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 2.144 ; 2.144 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 2.139 ; 2.139 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 2.116 ; 2.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 2.128 ; 2.128 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 2.127 ; 2.127 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 2.165 ; 2.165 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 2.159 ; 2.159 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 2.127 ; 2.127 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 2.135 ; 2.135 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 2.127 ; 2.127 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 2.157 ; 2.157 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 2.162 ; 2.162 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 2.894 ; 2.894 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 2.894 ; 2.894 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 3.334 ; 3.334 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 3.145 ; 3.145 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 3.530 ; 3.530 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 3.316 ; 3.316 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 3.855 ; 3.855 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 3.447 ; 3.447 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 3.651 ; 3.651 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 2.894 ; 2.894 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 2.400 ; 2.400 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 2.757 ; 2.757 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 3.077 ; 3.077 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 3.436 ; 3.436 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 4.117 ; 4.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 2.943 ; 2.943 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 3.261 ; 3.261 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 3.543 ; 3.543 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 3.546 ; 3.546 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 3.040 ; 3.040 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 2.578 ; 2.578 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 2.630 ; 2.630 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 2.491 ; 2.491 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 2.573 ; 2.573 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 2.491 ; 2.491 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 2.468 ; 2.468 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 2.408 ; 2.408 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 2.400 ; 2.400 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 2.453 ; 2.453 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+-----------------------------------+----------+----------+----------+---------+---------------------+
; Clock                             ; Setup    ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+----------+----------+----------+---------+---------------------+
; Worst-case Slack                  ; -1.935   ; -1.863   ; 97.762   ; 0.584   ; 7.620               ;
;  altera_reserved_tck              ; N/A      ; N/A      ; N/A      ; N/A     ; 97.778              ;
;  clk_sys                          ; -1.935   ; -1.863   ; N/A      ; N/A     ; 7.620               ;
;  pll0|altpll_component|pll|clk[0] ; 36.094   ; 0.215    ; 97.762   ; 0.584   ; 49.000              ;
;  pll0|altpll_component|pll|clk[1] ; 21.238   ; 2.321    ; N/A      ; N/A     ; 47.223              ;
;  pll0|altpll_component|pll|clk[2] ; 5.877    ; 2.318    ; N/A      ; N/A     ; 47.223              ;
; Design-wide TNS                   ; -195.976 ; -100.65  ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck              ; N/A      ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  clk_sys                          ; -195.976 ; -100.650 ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[0] ; 0.000    ; 0.000    ; 0.000    ; 0.000   ; 0.000               ;
;  pll0|altpll_component|pll|clk[1] ; 0.000    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[2] ; 0.000    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------+----------+----------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; 4.580 ; 4.580 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; 4.580 ; 4.580 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; 7.353 ; 7.353 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; 6.657 ; 6.657 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; 6.823 ; 6.823 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; 7.353 ; 7.353 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; 6.702 ; 6.702 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; 3.004 ; 3.004 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; 2.756 ; 2.756 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; 2.348 ; 2.348 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; 2.813 ; 2.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; 2.259 ; 2.259 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; 2.018 ; 2.018 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; 2.303 ; 2.303 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; 2.436 ; 2.436 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; 2.322 ; 2.322 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; 6.475 ; 6.475 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; 6.534 ; 6.534 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; 6.702 ; 6.702 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; -2.277 ; -2.277 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; -2.277 ; -2.277 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; -3.796 ; -3.796 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; -3.796 ; -3.796 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; -3.887 ; -3.887 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; -4.125 ; -4.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; -1.014 ; -1.014 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; -1.548 ; -1.548 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; -1.349 ; -1.349 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; -1.051 ; -1.051 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; -1.306 ; -1.306 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; -1.113 ; -1.113 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; -1.014 ; -1.014 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; -1.116 ; -1.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; -1.181 ; -1.181 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; -1.078 ; -1.078 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; -3.705 ; -3.705 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; -3.752 ; -3.752 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; -3.776 ; -3.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 4.873 ; 4.873 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 4.873 ; 4.873 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 4.826 ; 4.826 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 4.839 ; 4.839 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 4.654 ; 4.654 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 4.606 ; 4.606 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 4.624 ; 4.624 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 4.637 ; 4.637 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 5.723 ; 5.723 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 5.029 ; 5.029 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 5.723 ; 5.723 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 5.568 ; 5.568 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 5.062 ; 5.062 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 5.468 ; 5.468 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 4.813 ; 4.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 5.562 ; 5.562 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 6.043 ; 6.043 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 4.908 ; 4.908 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 5.035 ; 5.035 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 5.261 ; 5.261 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 6.043 ; 6.043 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 5.022 ; 5.022 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 5.281 ; 5.281 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 5.238 ; 5.238 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 5.659 ; 5.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 4.805 ; 4.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 4.841 ; 4.841 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 5.501 ; 5.501 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 4.918 ; 4.918 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 5.068 ; 5.068 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 5.265 ; 5.265 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 5.659 ; 5.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 3.999 ; 3.999 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 3.979 ; 3.979 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 3.988 ; 3.988 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 3.999 ; 3.999 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 3.971 ; 3.971 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 3.984 ; 3.984 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 3.858 ; 3.858 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 3.703 ; 3.703 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 3.985 ; 3.985 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 3.699 ; 3.699 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 3.673 ; 3.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 3.667 ; 3.667 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 3.985 ; 3.985 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 3.838 ; 3.838 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 3.965 ; 3.965 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 3.985 ; 3.985 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 4.246 ; 4.246 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 3.704 ; 3.704 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 3.686 ; 3.686 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 3.698 ; 3.698 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 4.246 ; 4.246 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 4.238 ; 4.238 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 4.209 ; 4.209 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 4.235 ; 4.235 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 4.271 ; 4.271 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 4.271 ; 4.271 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 4.262 ; 4.262 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 4.229 ; 4.229 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 4.238 ; 4.238 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 4.226 ; 4.226 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 4.253 ; 4.253 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 4.263 ; 4.263 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 7.481 ; 7.481 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 5.559 ; 5.559 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 6.614 ; 6.614 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 6.200 ; 6.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 7.152 ; 7.152 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 6.542 ; 6.542 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 7.481 ; 7.481 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 6.941 ; 6.941 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 6.997 ; 6.997 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 5.803 ; 5.803 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 7.986 ; 7.986 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 5.346 ; 5.346 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 5.945 ; 5.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 6.820 ; 6.820 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 7.986 ; 7.986 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 5.784 ; 5.784 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 6.579 ; 6.579 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 6.856 ; 6.856 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 6.956 ; 6.956 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 5.973 ; 5.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 5.072 ; 5.072 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 5.263 ; 5.263 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 4.922 ; 4.922 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 5.068 ; 5.068 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 4.909 ; 4.909 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 4.870 ; 4.870 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 4.736 ; 4.736 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 4.720 ; 4.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 4.836 ; 4.836 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 2.351 ; 2.351 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 2.481 ; 2.481 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 2.437 ; 2.437 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 2.451 ; 2.451 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 2.376 ; 2.376 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 2.351 ; 2.351 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 2.358 ; 2.358 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 2.364 ; 2.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 2.397 ; 2.397 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 2.559 ; 2.559 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 2.831 ; 2.831 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 2.706 ; 2.706 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 2.502 ; 2.502 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 2.673 ; 2.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 2.397 ; 2.397 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 2.714 ; 2.714 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 2.459 ; 2.459 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 2.459 ; 2.459 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 2.483 ; 2.483 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 2.572 ; 2.572 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 3.080 ; 3.080 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 2.488 ; 2.488 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 2.585 ; 2.585 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 2.551 ; 2.551 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 2.403 ; 2.403 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 2.403 ; 2.403 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 2.434 ; 2.434 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 2.717 ; 2.717 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 2.476 ; 2.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 2.527 ; 2.527 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 2.631 ; 2.631 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 2.804 ; 2.804 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 1.865 ; 1.865 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 1.988 ; 1.988 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 1.997 ; 1.997 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 2.002 ; 2.002 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 1.973 ; 1.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 1.990 ; 1.990 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 1.935 ; 1.935 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 1.865 ; 1.865 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 1.832 ; 1.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 1.863 ; 1.863 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 1.835 ; 1.835 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 1.832 ; 1.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 1.989 ; 1.989 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 1.915 ; 1.915 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 1.970 ; 1.970 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 1.990 ; 1.990 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 1.856 ; 1.856 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 1.861 ; 1.861 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 1.856 ; 1.856 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 1.860 ; 1.860 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 2.144 ; 2.144 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 2.139 ; 2.139 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 2.116 ; 2.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 2.128 ; 2.128 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 2.127 ; 2.127 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 2.165 ; 2.165 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 2.159 ; 2.159 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 2.127 ; 2.127 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 2.135 ; 2.135 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 2.127 ; 2.127 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 2.157 ; 2.157 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 2.162 ; 2.162 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 2.894 ; 2.894 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 2.894 ; 2.894 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 3.334 ; 3.334 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 3.145 ; 3.145 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 3.530 ; 3.530 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 3.316 ; 3.316 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 3.855 ; 3.855 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 3.447 ; 3.447 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 3.651 ; 3.651 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 2.894 ; 2.894 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 2.400 ; 2.400 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 2.757 ; 2.757 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 3.077 ; 3.077 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 3.436 ; 3.436 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 4.117 ; 4.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 2.943 ; 2.943 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 3.261 ; 3.261 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 3.543 ; 3.543 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 3.546 ; 3.546 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 3.040 ; 3.040 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 2.578 ; 2.578 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 2.630 ; 2.630 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 2.491 ; 2.491 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 2.573 ; 2.573 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 2.491 ; 2.491 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 2.468 ; 2.468 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 2.408 ; 2.408 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 2.400 ; 2.400 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 2.453 ; 2.453 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; clk_sys                          ; clk_sys                          ; 6153         ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; clk_sys                          ; 111325172    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; clk_sys                          ; 1963166788   ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; clk_sys                          ; 7680         ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 895723145    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 61440        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 176          ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 32           ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; 6639616      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 117085760    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 32           ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; clk_sys                          ; clk_sys                          ; 6153         ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; clk_sys                          ; 111325172    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; clk_sys                          ; 1963166788   ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; clk_sys                          ; 7680         ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 895723145    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 61440        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 176          ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 32           ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; 6639616      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 117085760    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 32           ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 30       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 30       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 213   ; 213  ;
; Unconstrained Output Ports      ; 83    ; 83   ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 24 16:18:04 2024
Info: Command: quartus_sta MIPS_System -c MIPS_System
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MIPS_System.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[0]} {pll0|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[1]} {pll0|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[2]} {pll0|altpll_component|pll|clk[2]}
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.935
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.935      -195.976 clk_sys 
    Info (332119):     5.877         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    21.238         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    36.094         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.863
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.863       -73.882 clk_sys 
    Info (332119):     0.391         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):     2.645         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):     2.646         0.000 pll0|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 97.762
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    97.762         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.035
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.035         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clk_sys 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    49.000         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 7.155
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.155         0.000 clk_sys 
    Info (332119):    15.585         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    23.201         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    43.079         0.000 pll0|altpll_component|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.366
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.366      -100.650 clk_sys 
    Info (332119):     0.215         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):     2.318         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):     2.321         0.000 pll0|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 98.843
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    98.843         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.584
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.584         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clk_sys 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    49.000         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4671 megabytes
    Info: Processing ended: Sun Mar 24 16:18:09 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


