#-- Lattice Semiconductor Corporation Ltd.
#-- Bali Reveal project file

#device options
[Device]
part = LCMXO3L-6900C-5BG256C
family = MachXO3L
device = LCMXO3L-6900C
speed = 5
package = CABGA256
operation = Commercial

#design options
[Design]
title = i2s_small
path = C:/Users/SEC29/Desktop/i2s_iot/impl1
core_generate = C:/Users/SEC29/Desktop/i2s_iot/impl1
search_path = C:/Users/SEC29/Desktop/i2s_iot
top = top
lpf = C:/Users/SEC29/Desktop/i2s_iot/i2s_small.lpf
synthesis = lse

#strategy options
VHDL2008 = false

#HDLs options
[HDLs]
C:/Users/SEC29/Desktop/i2s_iot/RD1171/source/Verilog/I2S_Controller.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/RD1171/source/Verilog/i2s_rx.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/pll1.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/top.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/fifo_left.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/fifo_right.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/zcr.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/squares.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/ste.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/submean2.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/fifo_submean.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/rising_edge_det.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/clkdiv.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/char_cntrl.v = Verilog
[HDL_Defines]
SBP_SYNTHESIS=
[HDL_Param]
[Generated]
C:/Users/SEC29/Desktop/i2s_iot/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v=Verilog
C:/Users/SEC29/Desktop/i2s_iot/impl1/reveal_workspace/tmpreveal/top_la0_gen.v=Verilog
C:/Users/SEC29/Desktop/i2s_iot/impl1/reveal_workspace/tmpreveal/top_rvl.v=Verilog,work
