/*
 * STM32F4XX.h
 *
 *  Created on: Dec 28, 2020
 *      Author: 99003165
 */

#ifndef INC_STM32F4XX_H_
#define INC_STM32F4XX_H_


#include <stddef.h>
#include <stdint.h>

#define __vo volatile

/*Defining macros for the various memories*/

#define FLASH_ADDR 		0x80000000U
#define SRAM1_ADDR		0x20000000U
#define SRAM2_ADDR		0x2001C000U
#define ROM_ADDR		0x1FFF0000U
#define SRAM_ADDR		SRAM1_ADDR

/* Defining macros for bus */

#define AHB1_BASEADDR		0x40020000U
#define AHB2_BASEADDR		0x50000000U
#define APB1_BASEADDR		0x40000000U
#define APB2_BASEADDR		0x40010000U
#define PERI_BASEADDR		APB1_BASEADDR

/*Defining the macros for peripherals which are hanging on to AHB1 bus*/

#define GPIOA_BASEADDR			(AHB1_BASEADDR	+ 0X0000U)
#define GPIOB_BASEADDR			(AHB1_BASEADDR	+ 0X0400U)
#define GPIOC_BASEADDR			(AHB1_BASEADDR 	+ 0X0800U)
#define GPIOD_BASEADDR			(AHB1_BASEADDR	+ 0X0C00U)
#define GPIOE_BASEADDR			(AHB1_BASEADDR	+ 0X1000U)
#define GPIOF_BASEADDR			(AHB1_BASEADDR	+ 0X1400U)
#define GPIOG_BASEADDR			(AHB1_BASEADDR	+ 0X1800U)
#define GPIOH_BASEADDR			(AHB1_BASEADDR	+ 0X1C00U)
#define GPIOI_BASEADDR			(AHB1_BASEADDR	+ 0X2000U)
#define RCC_BASEADDR			(AHB1_BASEADDR	+ 0X3800U)

/*Defining the macros for peripherals which are hanging on to AHB2 bus*/
						//None

/*Defining the macros for peripherals which are hanging on to APB1 bus*/

#define SPI2_I2S2_BASEADDR		(APB1_BASEADDR	+ 0X3800U)
#define SPI3_I2S3_BASEADDR		(APB1_BASEADDR	+ 0X3C00U)
#define USART2_BASEADDR			(APB1_BASEADDR	+ 0X4400U)
#define USART3_BASEADDR			(APB1_BASEADDR	+ 0X4800U)
#define UART4_BASEADDR			(APB1_BASEADDR	+ 0X4C00U)
#define UART5_BASEADDR			(APB1_BASEADDR	+ 0X5000U)
#define I2C1_BASEADDR			(APB1_BASEADDR	+ 0X5400U)
#define I2C2_BASEADDR			(APB1_BASEADDR	+ 0X5800U)
#define I2C3_BASEADDR			(APB1_BASEADDR	+ 0X5C00U)
#define CAN1_BASEADDR			(APB1_BASEADDR	+ 0X6400U)
#define CAN2_BASEADDR			(APB1_BASEADDR	+ 0X6800U)

/*Defining the macros for peripherals which are hanging on to APB2 bus*/

#define USART1_BASEADDR			(APB2_BASEADDR	+ 0X1000U)
#define USART6_BASEADDR			(APB2_BASEADDR	+ 0X1400U)
#define SPI1_BASEADDR			(APB2_BASEADDR	+ 0X3000U)

/*Defining GPIO peripheral registers */

typedef struct
{
	__vo uint32_t MODER;
	__vo uint32_t OTYPER;
	__vo uint32_t OSPEEDR;
	__vo uint32_t PUPDR;
	__vo uint32_t IDR;
	__vo uint32_t ODR;
	__vo uint32_t BSRR;
	__vo uint32_t LCKR;
	__vo uint32_t AFR [2];      // AFR[0] = AFRL --> Low register ; AFR[1] = AFRH --> High register

}GPIO_REG_DEF_t;


typedef struct
{
	__vo uint32_t RCC_CR;
	__vo uint32_t RCC_PLLCFGR;
	__vo uint32_t RCC_CFGR;
	__vo uint32_t RCC_CIR;
	__vo uint32_t RCC_AHB1RSTR;
	__vo uint32_t RCC_AHB2RSTR;
    __vo uint32_t RCC_AHB3RSTR;
	uint32_t RESERVED1;
	__vo uint32_t RCC_APB1RSTR;
	__vo uint32_t RCC_APB2RSTR;
	uint32_t RESERVED2[2];
	__vo uint32_t RCC_AHB1ENR;//
	__vo uint32_t RCC_AHB2ENR;//
	__vo uint32_t RCC_AHB3ENR;
	uint32_t RESERVED3;
	__vo uint32_t RCC_APB1ENR;
	__vo uint32_t RCC_APB2ENR;
	uint32_t RESERVED4[2];
	__vo uint32_t RCC_AHB1LPENR;//
	__vo uint32_t RCC_AHB2LPENR;//
	__vo uint32_t RCC_AHB3LPENR;
	uint32_t RESERVED5;//
	__vo uint32_t RCC_APB1LPENR;
	__vo uint32_t RCC_APB2LPENR;
	uint32_t RESERVED6[2];
	__vo uint32_t RCC_BDCR;
	__vo uint32_t RCC_CSR;
	uint32_t RESERVED7[2];
	__vo uint32_t RCC_SSCGR;
	__vo uint32_t RCC_PLLI2SCFGR;
	__vo uint32_t RCC_PLLSAICFGR;
	__vo uint32_t RCC_DCKCFGR;

}RCC_REG_DEF_t;
#define RCC		((RCC_REG_DEF_t *)RCC_BASEADDR)



/*GPIO clock enable*/

#define GPIOA_PCLOCK_EN()		RCC->RCC_AHB1ENR |= 1<<0
#define GPIOB_PCLOCK_EN()		RCC->RCC_AHB1ENR |= 1<<1
#define GPIOC_PCLOCK_EN()		RCC->RCC_AHB1ENR |= 1<<2
#define GPIOD_PCLOCK_EN()		RCC->RCC_AHB1ENR |= 1<<3
#define GPIOE_PCLOCK_EN()		RCC->RCC_AHB1ENR |= 1<<4
#define GPIOF_PCLOCK_EN()		RCC->RCC_AHB1ENR |= 1<<5
#define GPIOG_PCLOCK_EN()		RCC->RCC_AHB1ENR |= 1<<6
#define GPIOH_PCLOCK_EN()		RCC->RCC_AHB1ENR |= 1<<7
#define GPIOI_PCLOCK_EN()		RCC->RCC_AHB1ENR |= 1<<8


/*GPIO Peripheral*/

#define GPIOA 	((GPIO_REG_DEF_t *)GPIOA_BASEADDR)
#define GPIOB 	((GPIO_REG_DEF_t *)GPIOB_BASEADDR)
#define GPIOC 	((GPIO_REG_DEF_t *)GPIOC_BASEADDR)
#define GPIOD	((GPIO_REG_DEF_t *)GPIOD_BASEADDR)
#define GPIOE 	((GPIO_REG_DEF_t *)GPIOE_BASEADDR)
#define GPIOF 	((GPIO_REG_DEF_t *)GPIOF_BASEADDR)
#define GPIOG 	((GPIO_REG_DEF_t *)GPIOG_BASEADDR)
#define GPIOH 	((GPIO_REG_DEF_t *)GPIOH_BASEADDR)
#define GPIOI 	((GPIO_REG_DEF_t *)GPIOI_BASEADDR)


/*Other macro definitions*/

#define ENABLE		1
#define DISABLE		0



#endif /* INC_STM32F4XX_H_ */
