<stg><name>infer</name>


<trans_list>

<trans id="2304" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2645" from="2" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2646" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2615" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2616" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2617" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2618" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2619" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2620" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2621" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2622" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2623" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2624" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2625" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2626" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2627" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2629" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2630" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2631" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2632" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2633" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2634" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2635" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2636" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2637" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2638" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2639" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2640" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2641" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2642" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2643" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2644" from="32" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2338" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2340" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2341" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2342" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2343" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2344" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2345" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2346" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2347" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2348" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2349" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2652" from="45" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2653" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2648" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2649" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2650" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2651" from="49" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2357" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2358" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2359" from="51" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2361" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2655" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2656" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2659" from="55" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2660" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2657" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2658" from="57" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2371" from="58" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2373" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2374" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2375" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2376" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2377" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2378" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2379" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2380" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2381" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2382" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2383" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2384" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2385" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2386" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2387" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2388" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2389" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2390" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2391" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2392" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2393" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2394" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2395" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2396" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2397" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2398" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2399" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2400" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2401" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2402" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2403" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2404" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2729" from="91" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2730" from="91" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2662" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2663" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2664" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2665" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2666" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2667" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2668" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2669" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2670" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2671" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2672" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2673" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2674" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2675" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2676" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2677" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2678" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2679" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2680" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2681" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2682" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2683" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2684" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2685" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2686" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2688" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2689" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2690" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2691" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2692" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2693" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2694" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2696" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2701" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2703" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2704" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2705" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2706" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2707" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2708" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2709" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2710" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2711" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2712" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2713" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2714" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2715" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2716" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2717" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2718" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2719" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2720" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2721" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2722" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2723" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2724" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2725" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2726" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2727" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2728" from="158" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2475" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2476" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2477" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2478" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2479" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2480" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2481" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2482" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2483" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2484" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2485" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2486" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2487" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2488" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2489" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2490" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2491" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2767" from="176" to="212">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2768" from="176" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2732" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2733" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2734" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2735" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2736" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2737" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2738" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2739" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2740" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2741" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2742" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2743" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2744" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2745" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2746" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2747" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2748" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2749" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2750" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2751" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2752" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2753" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2754" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2755" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2756" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2757" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2758" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2759" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2760" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2761" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2762" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2763" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2764" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2765" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2766" from="211" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2530" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2531" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2532" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2533" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2534" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2535" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2536" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2537" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2538" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2773" from="221" to="225">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2774" from="221" to="222">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2770" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2771" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2772" from="224" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2545" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2780" from="226" to="231">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2781" from="226" to="227">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2776" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2777" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2778" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2779" from="230" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2553" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2834" from="232" to="284">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2835" from="232" to="233">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2783" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2784" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2785" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2786" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2787" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2788" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2789" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2790" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2791" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2792" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2793" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2794" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2795" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2796" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2797" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2798" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2799" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2800" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2801" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2802" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2803" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2804" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2805" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2806" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2807" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2808" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2811" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2812" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2816" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2821" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2822" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2828" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2830" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2832" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="283" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2608" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2839" from="285" to="288">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2840" from="285" to="286">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="287" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_input_V_data_V, i4 %infer_input_V_keep_V, i4 %infer_input_V_strb_V, i2 %infer_input_V_user_V, i1 %infer_input_V_last_V, i5 %infer_input_V_id_V, i6 %infer_input_V_dest_V, void @empty_9, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_input_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %infer_input_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %infer_input_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %infer_input_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %infer_input_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %infer_input_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %infer_input_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_output_V_data_V, i4 %infer_output_V_keep_V, i4 %infer_output_V_strb_V, i2 %infer_output_V_user_V, i1 %infer_output_V_last_V, i5 %infer_output_V_id_V, i6 %infer_output_V_dest_V, void @empty_9, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_output_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %infer_output_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %infer_output_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %infer_output_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %infer_output_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %infer_output_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %infer_output_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_0, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln237 = br void

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %i = phi i12 0, void, i12 %i_9, void %.split27_ifconv

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %icmp_ln237 = icmp_ult  i12 %i, i12 3600

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln237 = br i1 %icmp_ln237, void, void %.split27_ifconv

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split27_ifconv:0 %i_9 = add i12 %i, i12 4

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
.split27_ifconv:2 %empty_51 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %infer_input_V_data_V, i4 %infer_input_V_keep_V, i4 %infer_input_V_strb_V, i2 %infer_input_V_user_V, i1 %infer_input_V_last_V, i5 %infer_input_V_id_V, i6 %infer_input_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="54">
<![CDATA[
.split27_ifconv:3 %tmp_i_i_data = extractvalue i54 %empty_51

]]></Node>
<StgValue><ssdm name="tmp_i_i_data"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split27_ifconv:4 %pixel = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_i_i_data, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="pixel"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="8">
<![CDATA[
.split27_ifconv:5 %zext_ln244 = zext i8 %pixel

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32">
<![CDATA[
.split27_ifconv:6 %conv6 = uitofp i32 %zext_ln244

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="319" st_id="4" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32">
<![CDATA[
.split27_ifconv:6 %conv6 = uitofp i32 %zext_ln244

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="320" st_id="5" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32">
<![CDATA[
.split27_ifconv:6 %conv6 = uitofp i32 %zext_ln244

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="321" st_id="6" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32">
<![CDATA[
.split27_ifconv:6 %conv6 = uitofp i32 %zext_ln244

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="322" st_id="7" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="32">
<![CDATA[
.split27_ifconv:7 %conv7 = fpext i32 %conv6

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="323" st_id="8" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="32">
<![CDATA[
.split27_ifconv:7 %conv7 = fpext i32 %conv6

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="324" st_id="9" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="325" st_id="10" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="326" st_id="11" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="327" st_id="12" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="328" st_id="13" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="329" st_id="14" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="330" st_id="15" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="331" st_id="16" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="332" st_id="17" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="333" st_id="18" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="334" st_id="19" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="335" st_id="20" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="336" st_id="21" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="337" st_id="22" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="338" st_id="23" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="339" st_id="24" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="340" st_id="25" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="341" st_id="26" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="342" st_id="27" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="343" st_id="28" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="344" st_id="29" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="345" st_id="30" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27_ifconv:8 %LD = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="346" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="64" op_0_bw="64">
<![CDATA[
.split27_ifconv:9 %ireg = bitcast i64 %LD

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="347" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="63" op_0_bw="64">
<![CDATA[
.split27_ifconv:10 %trunc_ln555 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="348" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split27_ifconv:11 %p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split27_ifconv:12 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="12" op_0_bw="11">
<![CDATA[
.split27_ifconv:13 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="52" op_0_bw="64">
<![CDATA[
.split27_ifconv:14 %trunc_ln565 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split27_ifconv:15 %p_Result_10 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="54" op_0_bw="53">
<![CDATA[
.split27_ifconv:16 %zext_ln569 = zext i53 %p_Result_10

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="354" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split27_ifconv:17 %man_V_1 = sub i54 0, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="355" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split27_ifconv:18 %man_V_2 = select i1 %p_Result_9, i54 %man_V_1, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="356" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split27_ifconv:19 %icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split27_ifconv:20 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="358" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split27_ifconv:21 %icmp_ln581 = icmp_sgt  i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="359" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split27_ifconv:22 %add_ln581 = add i12 %F2, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="360" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split27_ifconv:23 %sub_ln581 = sub i12 16, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split27_ifconv:24 %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="12">
<![CDATA[
.split27_ifconv:25 %sext_ln581 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split27_ifconv:26 %icmp_ln582 = icmp_eq  i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="21" op_0_bw="54">
<![CDATA[
.split27_ifconv:27 %trunc_ln583 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="365" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split27_ifconv:28 %icmp_ln603 = icmp_ult  i12 %sh_amt, i12 21

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="366" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="54" op_0_bw="32">
<![CDATA[
.split27_ifconv:29 %zext_ln586 = zext i32 %sext_ln581

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="367" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split27_ifconv:30 %ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="368" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="21" op_0_bw="54">
<![CDATA[
.split27_ifconv:31 %trunc_ln586 = trunc i54 %ashr_ln586

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="369" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split27_ifconv:32 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="370" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split27_ifconv:33 %select_ln588 = select i1 %tmp_20, i21 2097151, i21 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="371" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="21" op_0_bw="32">
<![CDATA[
.split27_ifconv:34 %sext_ln581cast = trunc i32 %sext_ln581

]]></Node>
<StgValue><ssdm name="sext_ln581cast"/></StgValue>
</operation>

<operation id="372" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split27_ifconv:35 %shl_ln604 = shl i21 %trunc_ln583, i21 %sext_ln581cast

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="373" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split27_ifconv:36 %xor_ln571 = xor i1 %icmp_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="374" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split27_ifconv:37 %and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="375" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split27_ifconv:38 %or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="376" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split27_ifconv:39 %xor_ln582 = xor i1 %or_ln582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="377" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split27_ifconv:40 %and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="378" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split27_ifconv:41 %icmp_ln585 = icmp_ugt  i12 %sh_amt, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="379" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split27_ifconv:42 %and_ln585 = and i1 %and_ln581, i1 %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="380" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split27_ifconv:43 %or_ln581 = or i1 %or_ln582, i1 %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="381" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split27_ifconv:44 %xor_ln581 = xor i1 %or_ln581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="382" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split27_ifconv:45 %and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="383" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split27_ifconv:46 %select_ln571 = select i1 %icmp_ln571, i21 0, i21 %shl_ln604

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="384" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split27_ifconv:47 %or_ln571 = or i1 %icmp_ln571, i1 %and_ln603

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="385" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split27_ifconv:48 %select_ln571_1 = select i1 %and_ln585, i21 %select_ln588, i21 %trunc_ln586

]]></Node>
<StgValue><ssdm name="select_ln571_1"/></StgValue>
</operation>

<operation id="386" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split27_ifconv:49 %select_ln571_2 = select i1 %and_ln582, i21 %trunc_ln583, i21 0

]]></Node>
<StgValue><ssdm name="select_ln571_2"/></StgValue>
</operation>

<operation id="387" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split27_ifconv:50 %select_ln571_3 = select i1 %or_ln571, i21 %select_ln571, i21 %select_ln571_1

]]></Node>
<StgValue><ssdm name="select_ln571_3"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split27_ifconv:51 %or_ln571_1 = or i1 %or_ln571, i1 %and_ln581

]]></Node>
<StgValue><ssdm name="or_ln571_1"/></StgValue>
</operation>

<operation id="389" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split27_ifconv:52 %select_ln571_4 = select i1 %or_ln571_1, i21 %select_ln571_3, i21 %select_ln571_2

]]></Node>
<StgValue><ssdm name="select_ln571_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="390" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split27_ifconv:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="391" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split27_ifconv:53 %store_ln244 = store i21 %select_ln571_4, i21 0

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="392" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="0">
<![CDATA[
.split27_ifconv:54 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="393" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="21">
<![CDATA[
:0 %call_ln252 = call void @conv2d<(unsigned short)60, (unsigned short)60, (unsigned short)1, (unsigned short)3, (unsigned short)3, (unsigned short)1, (unsigned short)32, (unsigned short)32, (unsigned short)58, (unsigned short)58, (unsigned short)32>, i21 %cnn_input_V_0, i21 %convolution_output_V

]]></Node>
<StgValue><ssdm name="call_ln252"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="394" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="21">
<![CDATA[
:0 %call_ln252 = call void @conv2d<(unsigned short)60, (unsigned short)60, (unsigned short)1, (unsigned short)3, (unsigned short)3, (unsigned short)1, (unsigned short)32, (unsigned short)32, (unsigned short)58, (unsigned short)58, (unsigned short)32>, i21 %cnn_input_V_0, i21 %convolution_output_V

]]></Node>
<StgValue><ssdm name="call_ln252"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="395" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="21" op_4_bw="21" op_5_bw="0" op_6_bw="0">
<![CDATA[
:1 %call_ln259 = call void @max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>, i6 58, i6 58, i21 %convolution_output_V, i21 %max_pooling_output_V

]]></Node>
<StgValue><ssdm name="call_ln259"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="396" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="21" op_4_bw="21" op_5_bw="0" op_6_bw="0">
<![CDATA[
:1 %call_ln259 = call void @max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>, i6 58, i6 58, i21 %convolution_output_V, i21 %max_pooling_output_V

]]></Node>
<StgValue><ssdm name="call_ln259"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="397" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5" op_3_bw="16" op_4_bw="16" op_5_bw="17" op_6_bw="15" op_7_bw="14" op_8_bw="14" op_9_bw="16" op_10_bw="15" op_11_bw="14" op_12_bw="16" op_13_bw="14" op_14_bw="14" op_15_bw="16" op_16_bw="16" op_17_bw="14" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="14" op_22_bw="16" op_23_bw="15" op_24_bw="14" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="15" op_29_bw="16" op_30_bw="15" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="16" op_36_bw="15" op_37_bw="16" op_38_bw="15" op_39_bw="14" op_40_bw="14" op_41_bw="16" op_42_bw="15" op_43_bw="14" op_44_bw="16" op_45_bw="14" op_46_bw="14" op_47_bw="16" op_48_bw="16" op_49_bw="14" op_50_bw="16" op_51_bw="15" op_52_bw="16" op_53_bw="14" op_54_bw="15" op_55_bw="15" op_56_bw="14" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="15" op_68_bw="16" op_69_bw="16" op_70_bw="15" op_71_bw="14" op_72_bw="14" op_73_bw="16" op_74_bw="16" op_75_bw="14" op_76_bw="16" op_77_bw="14" op_78_bw="14" op_79_bw="16" op_80_bw="16" op_81_bw="14" op_82_bw="15" op_83_bw="15" op_84_bw="15" op_85_bw="14" op_86_bw="15" op_87_bw="15" op_88_bw="14" op_89_bw="16" op_90_bw="16" op_91_bw="15" op_92_bw="16" op_93_bw="15" op_94_bw="15" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="15" op_100_bw="15" op_101_bw="16" op_102_bw="15" op_103_bw="14" op_104_bw="14" op_105_bw="16" op_106_bw="15" op_107_bw="14" op_108_bw="16" op_109_bw="14" op_110_bw="14" op_111_bw="16" op_112_bw="16" op_113_bw="14" op_114_bw="15" op_115_bw="15" op_116_bw="15" op_117_bw="14" op_118_bw="16" op_119_bw="15" op_120_bw="14" op_121_bw="16" op_122_bw="17" op_123_bw="16" op_124_bw="16" op_125_bw="17" op_126_bw="16" op_127_bw="14" op_128_bw="14" op_129_bw="14" op_130_bw="14" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="15" op_135_bw="14" op_136_bw="14" op_137_bw="16" op_138_bw="15" op_139_bw="14" op_140_bw="15" op_141_bw="14" op_142_bw="14" op_143_bw="16" op_144_bw="16" op_145_bw="14" op_146_bw="16" op_147_bw="15" op_148_bw="15" op_149_bw="14" op_150_bw="16" op_151_bw="16" op_152_bw="14" op_153_bw="16" op_154_bw="16" op_155_bw="17" op_156_bw="15" op_157_bw="16" op_158_bw="15" op_159_bw="14" op_160_bw="14" op_161_bw="14" op_162_bw="14" op_163_bw="15" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="14" op_168_bw="14" op_169_bw="16" op_170_bw="16" op_171_bw="14" op_172_bw="15" op_173_bw="14" op_174_bw="14" op_175_bw="16" op_176_bw="16" op_177_bw="14" op_178_bw="15" op_179_bw="15" op_180_bw="15" op_181_bw="14" op_182_bw="15" op_183_bw="16" op_184_bw="14" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="15" op_189_bw="16" op_190_bw="15" op_191_bw="14" op_192_bw="14" op_193_bw="14" op_194_bw="14" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="15" op_199_bw="14" op_200_bw="14" op_201_bw="15" op_202_bw="15" op_203_bw="14" op_204_bw="15" op_205_bw="14" op_206_bw="14" op_207_bw="16" op_208_bw="16" op_209_bw="14" op_210_bw="16" op_211_bw="15" op_212_bw="16" op_213_bw="14" op_214_bw="16" op_215_bw="15" op_216_bw="14" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="15" op_223_bw="14" op_224_bw="14" op_225_bw="14" op_226_bw="14" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="14" op_231_bw="14" op_232_bw="14" op_233_bw="16" op_234_bw="15" op_235_bw="14" op_236_bw="15" op_237_bw="14" op_238_bw="14" op_239_bw="16" op_240_bw="16" op_241_bw="14" op_242_bw="16" op_243_bw="15" op_244_bw="16" op_245_bw="14" op_246_bw="15" op_247_bw="16" op_248_bw="14" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="15" op_255_bw="14" op_256_bw="14" op_257_bw="14" op_258_bw="14" op_259_bw="16" op_260_bw="15" op_261_bw="16" op_262_bw="16" op_263_bw="14" op_264_bw="14" op_265_bw="16" op_266_bw="15" op_267_bw="14" op_268_bw="16" op_269_bw="14" op_270_bw="14" op_271_bw="16" op_272_bw="16" op_273_bw="14" op_274_bw="16" op_275_bw="15" op_276_bw="16" op_277_bw="14" op_278_bw="15" op_279_bw="15" op_280_bw="14" op_281_bw="17" op_282_bw="16" op_283_bw="16" op_284_bw="15" op_285_bw="16" op_286_bw="15" op_287_bw="14" op_288_bw="14" op_289_bw="14" op_290_bw="14" op_291_bw="14" op_292_bw="21" op_293_bw="21" op_294_bw="0" op_295_bw="0">
<![CDATA[
:2 %call_ln264 = call void @conv2d<(unsigned short)29, (unsigned short)29, (unsigned short)32, (unsigned short)3, (unsigned short)3, (unsigned short)32, (unsigned short)32, (unsigned short)32, (unsigned short)58, (unsigned short)58, (unsigned short)32>, i5 29, i5 29, i16 %layer_4_weights_V_0_0_0, i16 %layer_4_weights_V_0_0_1, i17 %layer_4_weights_V_0_0_2, i15 %layer_4_weights_V_0_0_3, i14 %layer_4_weights_V_0_0_4, i14 %layer_4_weights_V_0_0_5, i16 %layer_4_weights_V_0_0_6, i15 %layer_4_weights_V_0_0_7, i14 %layer_4_weights_V_0_0_8, i16 %layer_4_weights_V_0_0_9, i14 %layer_4_weights_V_0_0_10, i14 %layer_4_weights_V_0_0_11, i16 %layer_4_weights_V_0_0_12, i16 %layer_4_weights_V_0_0_13, i14 %layer_4_weights_V_0_0_14, i15 %layer_4_weights_V_0_0_15, i15 %layer_4_weights_V_0_0_16, i15 %layer_4_weights_V_0_0_17, i14 %layer_4_weights_V_0_0_18, i16 %layer_4_weights_V_0_0_19, i15 %layer_4_weights_V_0_0_20, i14 %layer_4_weights_V_0_0_21, i16 %layer_4_weights_V_0_0_22, i16 %layer_4_weights_V_0_0_23, i16 %layer_4_weights_V_0_0_24, i15 %layer_4_weights_V_0_0_25, i16 %layer_4_weights_V_0_0_26, i15 %layer_4_weights_V_0_0_27, i14 %layer_4_weights_V_0_0_28, i14 %layer_4_weights_V_0_0_29, i14 %layer_4_weights_V_0_0_30, i14 %layer_4_weights_V_0_0_31, i16 %layer_4_weights_V_0_1_0, i15 %layer_4_weights_V_0_1_1, i16 %layer_4_weights_V_0_1_2, i15 %layer_4_weights_V_0_1_3, i14 %layer_4_weights_V_0_1_4, i14 %layer_4_weights_V_0_1_5, i16 %layer_4_weights_V_0_1_6, i15 %layer_4_weights_V_0_1_7, i14 %layer_4_weights_V_0_1_8, i16 %layer_4_weights_V_0_1_9, i14 %layer_4_weights_V_0_1_10, i14 %layer_4_weights_V_0_1_11, i16 %layer_4_weights_V_0_1_12, i16 %layer_4_weights_V_0_1_13, i14 %layer_4_weights_V_0_1_14, i16 %layer_4_weights_V_0_1_15, i15 %layer_4_weights_V_0_1_16, i16 %layer_4_weights_V_0_1_17, i14 %layer_4_weights_V_0_1_18, i15 %layer_4_weights_V_0_1_19, i15 %layer_4_weights_V_0_1_20, i14 %layer_4_weights_V_0_1_21, i16 %layer_4_weights_V_0_1_22, i16 %layer_4_weights_V_0_1_23, i16 %layer_4_weights_V_0_1_24, i16 %layer_4_weights_V_0_1_25, i16 %layer_4_weights_V_0_1_26, i16 %layer_4_weights_V_0_1_27, i14 %layer_4_weights_V_0_1_28, i14 %layer_4_weights_V_0_1_29, i14 %layer_4_weights_V_0_1_30, i14 %layer_4_weights_V_0_1_31, i15 %layer_4_weights_V_0_2_0, i16 %layer_4_weights_V_0_2_1, i16 %layer_4_weights_V_0_2_2, i15 %layer_4_weights_V_0_2_3, i14 %layer_4_weights_V_0_2_4, i14 %layer_4_weights_V_0_2_5, i16 %layer_4_weights_V_0_2_6, i16 %layer_4_weights_V_0_2_7, i14 %layer_4_weights_V_0_2_8, i16 %layer_4_weights_V_0_2_9, i14 %layer_4_weights_V_0_2_10, i14 %layer_4_weights_V_0_2_11, i16 %layer_4_weights_V_0_2_12, i16 %layer_4_weights_V_0_2_13, i14 %layer_4_weights_V_0_2_14, i15 %layer_4_weights_V_0_2_15, i15 %layer_4_weights_V_0_2_16, i15 %layer_4_weights_V_0_2_17, i14 %layer_4_weights_V_0_2_18, i15 %layer_4_weights_V_0_2_19, i15 %layer_4_weights_V_0_2_20, i14 %layer_4_weights_V_0_2_21, i16 %layer_4_weights_V_0_2_22, i16 %layer_4_weights_V_0_2_23, i15 %layer_4_weights_V_0_2_24, i16 %layer_4_weights_V_0_2_25, i15 %layer_4_weights_V_0_2_26, i15 %layer_4_weights_V_0_2_27, i14 %layer_4_weights_V_0_2_28, i14 %layer_4_weights_V_0_2_29, i14 %layer_4_weights_V_0_2_30, i14 %layer_4_weights_V_0_2_31, i15 %layer_4_weights_V_1_0_0, i15 %layer_4_weights_V_1_0_1, i16 %layer_4_weights_V_1_0_2, i15 %layer_4_weights_V_1_0_3, i14 %layer_4_weights_V_1_0_4, i14 %layer_4_weights_V_1_0_5, i16 %layer_4_weights_V_1_0_6, i15 %layer_4_weights_V_1_0_7, i14 %layer_4_weights_V_1_0_8, i16 %layer_4_weights_V_1_0_9, i14 %layer_4_weights_V_1_0_10, i14 %layer_4_weights_V_1_0_11, i16 %layer_4_weights_V_1_0_12, i16 %layer_4_weights_V_1_0_13, i14 %layer_4_weights_V_1_0_14, i15 %layer_4_weights_V_1_0_15, i15 %layer_4_weights_V_1_0_16, i15 %layer_4_weights_V_1_0_17, i14 %layer_4_weights_V_1_0_18, i16 %layer_4_weights_V_1_0_19, i15 %layer_4_weights_V_1_0_20, i14 %layer_4_weights_V_1_0_21, i16 %layer_4_weights_V_1_0_22, i17 %layer_4_weights_V_1_0_23, i16 %layer_4_weights_V_1_0_24, i16 %layer_4_weights_V_1_0_25, i17 %layer_4_weights_V_1_0_26, i16 %layer_4_weights_V_1_0_27, i14 %layer_4_weights_V_1_0_28, i14 %layer_4_weights_V_1_0_29, i14 %layer_4_weights_V_1_0_30, i14 %layer_4_weights_V_1_0_31, i16 %layer_4_weights_V_1_1_0, i16 %layer_4_weights_V_1_1_1, i16 %layer_4_weights_V_1_1_2, i15 %layer_4_weights_V_1_1_3, i14 %layer_4_weights_V_1_1_4, i14 %layer_4_weights_V_1_1_5, i16 %layer_4_weights_V_1_1_6, i15 %layer_4_weights_V_1_1_7, i14 %layer_4_weights_V_1_1_8, i15 %layer_4_weights_V_1_1_9, i14 %layer_4_weights_V_1_1_10, i14 %layer_4_weights_V_1_1_11, i16 %layer_4_weights_V_1_1_12, i16 %layer_4_weights_V_1_1_13, i14 %layer_4_weights_V_1_1_14, i16 %layer_4_weights_V_1_1_15, i15 %layer_4_weights_V_1_1_16, i15 %layer_4_weights_V_1_1_17, i14 %layer_4_weights_V_1_1_18, i16 %layer_4_weights_V_1_1_19, i16 %layer_4_weights_V_1_1_20, i14 %layer_4_weights_V_1_1_21, i16 %layer_4_weights_V_1_1_22, i16 %layer_4_weights_V_1_1_23, i17 %layer_4_weights_V_1_1_24, i15 %layer_4_weights_V_1_1_25, i16 %layer_4_weights_V_1_1_26, i15 %layer_4_weights_V_1_1_27, i14 %layer_4_weights_V_1_1_28, i14 %layer_4_weights_V_1_1_29, i14 %layer_4_weights_V_1_1_30, i14 %layer_4_weights_V_1_1_31, i15 %layer_4_weights_V_1_2_0, i16 %layer_4_weights_V_1_2_1, i16 %layer_4_weights_V_1_2_2, i16 %layer_4_weights_V_1_2_3, i14 %layer_4_weights_V_1_2_4, i14 %layer_4_weights_V_1_2_5, i16 %layer_4_weights_V_1_2_6, i16 %layer_4_weights_V_1_2_7, i14 %layer_4_weights_V_1_2_8, i15 %layer_4_weights_V_1_2_9, i14 %layer_4_weights_V_1_2_10, i14 %layer_4_weights_V_1_2_11, i16 %layer_4_weights_V_1_2_12, i16 %layer_4_weights_V_1_2_13, i14 %layer_4_weights_V_1_2_14, i15 %layer_4_weights_V_1_2_15, i15 %layer_4_weights_V_1_2_16, i15 %layer_4_weights_V_1_2_17, i14 %layer_4_weights_V_1_2_18, i15 %layer_4_weights_V_1_2_19, i16 %layer_4_weights_V_1_2_20, i14 %layer_4_weights_V_1_2_21, i16 %layer_4_weights_V_1_2_22, i16 %layer_4_weights_V_1_2_23, i16 %layer_4_weights_V_1_2_24, i15 %layer_4_weights_V_1_2_25, i16 %layer_4_weights_V_1_2_26, i15 %layer_4_weights_V_1_2_27, i14 %layer_4_weights_V_1_2_28, i14 %layer_4_weights_V_1_2_29, i14 %layer_4_weights_V_1_2_30, i14 %layer_4_weights_V_1_2_31, i16 %layer_4_weights_V_2_0_0, i16 %layer_4_weights_V_2_0_1, i16 %layer_4_weights_V_2_0_2, i15 %layer_4_weights_V_2_0_3, i14 %layer_4_weights_V_2_0_4, i14 %layer_4_weights_V_2_0_5, i15 %layer_4_weights_V_2_0_6, i15 %layer_4_weights_V_2_0_7, i14 %layer_4_weights_V_2_0_8, i15 %layer_4_weights_V_2_0_9, i14 %layer_4_weights_V_2_0_10, i14 %layer_4_weights_V_2_0_11, i16 %layer_4_weights_V_2_0_12, i16 %layer_4_weights_V_2_0_13, i14 %layer_4_weights_V_2_0_14, i16 %layer_4_weights_V_2_0_15, i15 %layer_4_weights_V_2_0_16, i16 %layer_4_weights_V_2_0_17, i14 %layer_4_weights_V_2_0_18, i16 %layer_4_weights_V_2_0_19, i15 %layer_4_weights_V_2_0_20, i14 %layer_4_weights_V_2_0_21, i16 %layer_4_weights_V_2_0_22, i16 %layer_4_weights_V_2_0_23, i16 %layer_4_weights_V_2_0_24, i16 %layer_4_weights_V_2_0_25, i16 %layer_4_weights_V_2_0_26, i15 %layer_4_weights_V_2_0_27, i14 %layer_4_weights_V_2_0_28, i14 %layer_4_weights_V_2_0_29, i14 %layer_4_weights_V_2_0_30, i14 %layer_4_weights_V_2_0_31, i16 %layer_4_weights_V_2_1_0, i16 %layer_4_weights_V_2_1_1, i16 %layer_4_weights_V_2_1_2, i14 %layer_4_weights_V_2_1_3, i14 %layer_4_weights_V_2_1_4, i14 %layer_4_weights_V_2_1_5, i16 %layer_4_weights_V_2_1_6, i15 %layer_4_weights_V_2_1_7, i14 %layer_4_weights_V_2_1_8, i15 %layer_4_weights_V_2_1_9, i14 %layer_4_weights_V_2_1_10, i14 %layer_4_weights_V_2_1_11, i16 %layer_4_weights_V_2_1_12, i16 %layer_4_weights_V_2_1_13, i14 %layer_4_weights_V_2_1_14, i16 %layer_4_weights_V_2_1_15, i15 %layer_4_weights_V_2_1_16, i16 %layer_4_weights_V_2_1_17, i14 %layer_4_weights_V_2_1_18, i15 %layer_4_weights_V_2_1_19, i16 %layer_4_weights_V_2_1_20, i14 %layer_4_weights_V_2_1_21, i16 %layer_4_weights_V_2_1_22, i16 %layer_4_weights_V_2_1_23, i16 %layer_4_weights_V_2_1_24, i16 %layer_4_weights_V_2_1_25, i16 %layer_4_weights_V_2_1_26, i15 %layer_4_weights_V_2_1_27, i14 %layer_4_weights_V_2_1_28, i14 %layer_4_weights_V_2_1_29, i14 %layer_4_weights_V_2_1_30, i14 %layer_4_weights_V_2_1_31, i16 %layer_4_weights_V_2_2_0, i15 %layer_4_weights_V_2_2_1, i16 %layer_4_weights_V_2_2_2, i16 %layer_4_weights_V_2_2_3, i14 %layer_4_weights_V_2_2_4, i14 %layer_4_weights_V_2_2_5, i16 %layer_4_weights_V_2_2_6, i15 %layer_4_weights_V_2_2_7, i14 %layer_4_weights_V_2_2_8, i16 %layer_4_weights_V_2_2_9, i14 %layer_4_weights_V_2_2_10, i14 %layer_4_weights_V_2_2_11, i16 %layer_4_weights_V_2_2_12, i16 %layer_4_weights_V_2_2_13, i14 %layer_4_weights_V_2_2_14, i16 %layer_4_weights_V_2_2_15, i15 %layer_4_weights_V_2_2_16, i16 %layer_4_weights_V_2_2_17, i14 %layer_4_weights_V_2_2_18, i15 %layer_4_weights_V_2_2_19, i15 %layer_4_weights_V_2_2_20, i14 %layer_4_weights_V_2_2_21, i17 %layer_4_weights_V_2_2_22, i16 %layer_4_weights_V_2_2_23, i16 %layer_4_weights_V_2_2_24, i15 %layer_4_weights_V_2_2_25, i16 %layer_4_weights_V_2_2_26, i15 %layer_4_weights_V_2_2_27, i14 %layer_4_weights_V_2_2_28, i14 %layer_4_weights_V_2_2_29, i14 %layer_4_weights_V_2_2_30, i14 %layer_4_weights_V_2_2_31, i14 %layer_4_bias_V, i21 %max_pooling_output_V, i21 %convolution_output_V

]]></Node>
<StgValue><ssdm name="call_ln264"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="398" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5" op_3_bw="16" op_4_bw="16" op_5_bw="17" op_6_bw="15" op_7_bw="14" op_8_bw="14" op_9_bw="16" op_10_bw="15" op_11_bw="14" op_12_bw="16" op_13_bw="14" op_14_bw="14" op_15_bw="16" op_16_bw="16" op_17_bw="14" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="14" op_22_bw="16" op_23_bw="15" op_24_bw="14" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="15" op_29_bw="16" op_30_bw="15" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="16" op_36_bw="15" op_37_bw="16" op_38_bw="15" op_39_bw="14" op_40_bw="14" op_41_bw="16" op_42_bw="15" op_43_bw="14" op_44_bw="16" op_45_bw="14" op_46_bw="14" op_47_bw="16" op_48_bw="16" op_49_bw="14" op_50_bw="16" op_51_bw="15" op_52_bw="16" op_53_bw="14" op_54_bw="15" op_55_bw="15" op_56_bw="14" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="15" op_68_bw="16" op_69_bw="16" op_70_bw="15" op_71_bw="14" op_72_bw="14" op_73_bw="16" op_74_bw="16" op_75_bw="14" op_76_bw="16" op_77_bw="14" op_78_bw="14" op_79_bw="16" op_80_bw="16" op_81_bw="14" op_82_bw="15" op_83_bw="15" op_84_bw="15" op_85_bw="14" op_86_bw="15" op_87_bw="15" op_88_bw="14" op_89_bw="16" op_90_bw="16" op_91_bw="15" op_92_bw="16" op_93_bw="15" op_94_bw="15" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="15" op_100_bw="15" op_101_bw="16" op_102_bw="15" op_103_bw="14" op_104_bw="14" op_105_bw="16" op_106_bw="15" op_107_bw="14" op_108_bw="16" op_109_bw="14" op_110_bw="14" op_111_bw="16" op_112_bw="16" op_113_bw="14" op_114_bw="15" op_115_bw="15" op_116_bw="15" op_117_bw="14" op_118_bw="16" op_119_bw="15" op_120_bw="14" op_121_bw="16" op_122_bw="17" op_123_bw="16" op_124_bw="16" op_125_bw="17" op_126_bw="16" op_127_bw="14" op_128_bw="14" op_129_bw="14" op_130_bw="14" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="15" op_135_bw="14" op_136_bw="14" op_137_bw="16" op_138_bw="15" op_139_bw="14" op_140_bw="15" op_141_bw="14" op_142_bw="14" op_143_bw="16" op_144_bw="16" op_145_bw="14" op_146_bw="16" op_147_bw="15" op_148_bw="15" op_149_bw="14" op_150_bw="16" op_151_bw="16" op_152_bw="14" op_153_bw="16" op_154_bw="16" op_155_bw="17" op_156_bw="15" op_157_bw="16" op_158_bw="15" op_159_bw="14" op_160_bw="14" op_161_bw="14" op_162_bw="14" op_163_bw="15" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="14" op_168_bw="14" op_169_bw="16" op_170_bw="16" op_171_bw="14" op_172_bw="15" op_173_bw="14" op_174_bw="14" op_175_bw="16" op_176_bw="16" op_177_bw="14" op_178_bw="15" op_179_bw="15" op_180_bw="15" op_181_bw="14" op_182_bw="15" op_183_bw="16" op_184_bw="14" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="15" op_189_bw="16" op_190_bw="15" op_191_bw="14" op_192_bw="14" op_193_bw="14" op_194_bw="14" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="15" op_199_bw="14" op_200_bw="14" op_201_bw="15" op_202_bw="15" op_203_bw="14" op_204_bw="15" op_205_bw="14" op_206_bw="14" op_207_bw="16" op_208_bw="16" op_209_bw="14" op_210_bw="16" op_211_bw="15" op_212_bw="16" op_213_bw="14" op_214_bw="16" op_215_bw="15" op_216_bw="14" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="15" op_223_bw="14" op_224_bw="14" op_225_bw="14" op_226_bw="14" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="14" op_231_bw="14" op_232_bw="14" op_233_bw="16" op_234_bw="15" op_235_bw="14" op_236_bw="15" op_237_bw="14" op_238_bw="14" op_239_bw="16" op_240_bw="16" op_241_bw="14" op_242_bw="16" op_243_bw="15" op_244_bw="16" op_245_bw="14" op_246_bw="15" op_247_bw="16" op_248_bw="14" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="15" op_255_bw="14" op_256_bw="14" op_257_bw="14" op_258_bw="14" op_259_bw="16" op_260_bw="15" op_261_bw="16" op_262_bw="16" op_263_bw="14" op_264_bw="14" op_265_bw="16" op_266_bw="15" op_267_bw="14" op_268_bw="16" op_269_bw="14" op_270_bw="14" op_271_bw="16" op_272_bw="16" op_273_bw="14" op_274_bw="16" op_275_bw="15" op_276_bw="16" op_277_bw="14" op_278_bw="15" op_279_bw="15" op_280_bw="14" op_281_bw="17" op_282_bw="16" op_283_bw="16" op_284_bw="15" op_285_bw="16" op_286_bw="15" op_287_bw="14" op_288_bw="14" op_289_bw="14" op_290_bw="14" op_291_bw="14" op_292_bw="21" op_293_bw="21" op_294_bw="0" op_295_bw="0">
<![CDATA[
:2 %call_ln264 = call void @conv2d<(unsigned short)29, (unsigned short)29, (unsigned short)32, (unsigned short)3, (unsigned short)3, (unsigned short)32, (unsigned short)32, (unsigned short)32, (unsigned short)58, (unsigned short)58, (unsigned short)32>, i5 29, i5 29, i16 %layer_4_weights_V_0_0_0, i16 %layer_4_weights_V_0_0_1, i17 %layer_4_weights_V_0_0_2, i15 %layer_4_weights_V_0_0_3, i14 %layer_4_weights_V_0_0_4, i14 %layer_4_weights_V_0_0_5, i16 %layer_4_weights_V_0_0_6, i15 %layer_4_weights_V_0_0_7, i14 %layer_4_weights_V_0_0_8, i16 %layer_4_weights_V_0_0_9, i14 %layer_4_weights_V_0_0_10, i14 %layer_4_weights_V_0_0_11, i16 %layer_4_weights_V_0_0_12, i16 %layer_4_weights_V_0_0_13, i14 %layer_4_weights_V_0_0_14, i15 %layer_4_weights_V_0_0_15, i15 %layer_4_weights_V_0_0_16, i15 %layer_4_weights_V_0_0_17, i14 %layer_4_weights_V_0_0_18, i16 %layer_4_weights_V_0_0_19, i15 %layer_4_weights_V_0_0_20, i14 %layer_4_weights_V_0_0_21, i16 %layer_4_weights_V_0_0_22, i16 %layer_4_weights_V_0_0_23, i16 %layer_4_weights_V_0_0_24, i15 %layer_4_weights_V_0_0_25, i16 %layer_4_weights_V_0_0_26, i15 %layer_4_weights_V_0_0_27, i14 %layer_4_weights_V_0_0_28, i14 %layer_4_weights_V_0_0_29, i14 %layer_4_weights_V_0_0_30, i14 %layer_4_weights_V_0_0_31, i16 %layer_4_weights_V_0_1_0, i15 %layer_4_weights_V_0_1_1, i16 %layer_4_weights_V_0_1_2, i15 %layer_4_weights_V_0_1_3, i14 %layer_4_weights_V_0_1_4, i14 %layer_4_weights_V_0_1_5, i16 %layer_4_weights_V_0_1_6, i15 %layer_4_weights_V_0_1_7, i14 %layer_4_weights_V_0_1_8, i16 %layer_4_weights_V_0_1_9, i14 %layer_4_weights_V_0_1_10, i14 %layer_4_weights_V_0_1_11, i16 %layer_4_weights_V_0_1_12, i16 %layer_4_weights_V_0_1_13, i14 %layer_4_weights_V_0_1_14, i16 %layer_4_weights_V_0_1_15, i15 %layer_4_weights_V_0_1_16, i16 %layer_4_weights_V_0_1_17, i14 %layer_4_weights_V_0_1_18, i15 %layer_4_weights_V_0_1_19, i15 %layer_4_weights_V_0_1_20, i14 %layer_4_weights_V_0_1_21, i16 %layer_4_weights_V_0_1_22, i16 %layer_4_weights_V_0_1_23, i16 %layer_4_weights_V_0_1_24, i16 %layer_4_weights_V_0_1_25, i16 %layer_4_weights_V_0_1_26, i16 %layer_4_weights_V_0_1_27, i14 %layer_4_weights_V_0_1_28, i14 %layer_4_weights_V_0_1_29, i14 %layer_4_weights_V_0_1_30, i14 %layer_4_weights_V_0_1_31, i15 %layer_4_weights_V_0_2_0, i16 %layer_4_weights_V_0_2_1, i16 %layer_4_weights_V_0_2_2, i15 %layer_4_weights_V_0_2_3, i14 %layer_4_weights_V_0_2_4, i14 %layer_4_weights_V_0_2_5, i16 %layer_4_weights_V_0_2_6, i16 %layer_4_weights_V_0_2_7, i14 %layer_4_weights_V_0_2_8, i16 %layer_4_weights_V_0_2_9, i14 %layer_4_weights_V_0_2_10, i14 %layer_4_weights_V_0_2_11, i16 %layer_4_weights_V_0_2_12, i16 %layer_4_weights_V_0_2_13, i14 %layer_4_weights_V_0_2_14, i15 %layer_4_weights_V_0_2_15, i15 %layer_4_weights_V_0_2_16, i15 %layer_4_weights_V_0_2_17, i14 %layer_4_weights_V_0_2_18, i15 %layer_4_weights_V_0_2_19, i15 %layer_4_weights_V_0_2_20, i14 %layer_4_weights_V_0_2_21, i16 %layer_4_weights_V_0_2_22, i16 %layer_4_weights_V_0_2_23, i15 %layer_4_weights_V_0_2_24, i16 %layer_4_weights_V_0_2_25, i15 %layer_4_weights_V_0_2_26, i15 %layer_4_weights_V_0_2_27, i14 %layer_4_weights_V_0_2_28, i14 %layer_4_weights_V_0_2_29, i14 %layer_4_weights_V_0_2_30, i14 %layer_4_weights_V_0_2_31, i15 %layer_4_weights_V_1_0_0, i15 %layer_4_weights_V_1_0_1, i16 %layer_4_weights_V_1_0_2, i15 %layer_4_weights_V_1_0_3, i14 %layer_4_weights_V_1_0_4, i14 %layer_4_weights_V_1_0_5, i16 %layer_4_weights_V_1_0_6, i15 %layer_4_weights_V_1_0_7, i14 %layer_4_weights_V_1_0_8, i16 %layer_4_weights_V_1_0_9, i14 %layer_4_weights_V_1_0_10, i14 %layer_4_weights_V_1_0_11, i16 %layer_4_weights_V_1_0_12, i16 %layer_4_weights_V_1_0_13, i14 %layer_4_weights_V_1_0_14, i15 %layer_4_weights_V_1_0_15, i15 %layer_4_weights_V_1_0_16, i15 %layer_4_weights_V_1_0_17, i14 %layer_4_weights_V_1_0_18, i16 %layer_4_weights_V_1_0_19, i15 %layer_4_weights_V_1_0_20, i14 %layer_4_weights_V_1_0_21, i16 %layer_4_weights_V_1_0_22, i17 %layer_4_weights_V_1_0_23, i16 %layer_4_weights_V_1_0_24, i16 %layer_4_weights_V_1_0_25, i17 %layer_4_weights_V_1_0_26, i16 %layer_4_weights_V_1_0_27, i14 %layer_4_weights_V_1_0_28, i14 %layer_4_weights_V_1_0_29, i14 %layer_4_weights_V_1_0_30, i14 %layer_4_weights_V_1_0_31, i16 %layer_4_weights_V_1_1_0, i16 %layer_4_weights_V_1_1_1, i16 %layer_4_weights_V_1_1_2, i15 %layer_4_weights_V_1_1_3, i14 %layer_4_weights_V_1_1_4, i14 %layer_4_weights_V_1_1_5, i16 %layer_4_weights_V_1_1_6, i15 %layer_4_weights_V_1_1_7, i14 %layer_4_weights_V_1_1_8, i15 %layer_4_weights_V_1_1_9, i14 %layer_4_weights_V_1_1_10, i14 %layer_4_weights_V_1_1_11, i16 %layer_4_weights_V_1_1_12, i16 %layer_4_weights_V_1_1_13, i14 %layer_4_weights_V_1_1_14, i16 %layer_4_weights_V_1_1_15, i15 %layer_4_weights_V_1_1_16, i15 %layer_4_weights_V_1_1_17, i14 %layer_4_weights_V_1_1_18, i16 %layer_4_weights_V_1_1_19, i16 %layer_4_weights_V_1_1_20, i14 %layer_4_weights_V_1_1_21, i16 %layer_4_weights_V_1_1_22, i16 %layer_4_weights_V_1_1_23, i17 %layer_4_weights_V_1_1_24, i15 %layer_4_weights_V_1_1_25, i16 %layer_4_weights_V_1_1_26, i15 %layer_4_weights_V_1_1_27, i14 %layer_4_weights_V_1_1_28, i14 %layer_4_weights_V_1_1_29, i14 %layer_4_weights_V_1_1_30, i14 %layer_4_weights_V_1_1_31, i15 %layer_4_weights_V_1_2_0, i16 %layer_4_weights_V_1_2_1, i16 %layer_4_weights_V_1_2_2, i16 %layer_4_weights_V_1_2_3, i14 %layer_4_weights_V_1_2_4, i14 %layer_4_weights_V_1_2_5, i16 %layer_4_weights_V_1_2_6, i16 %layer_4_weights_V_1_2_7, i14 %layer_4_weights_V_1_2_8, i15 %layer_4_weights_V_1_2_9, i14 %layer_4_weights_V_1_2_10, i14 %layer_4_weights_V_1_2_11, i16 %layer_4_weights_V_1_2_12, i16 %layer_4_weights_V_1_2_13, i14 %layer_4_weights_V_1_2_14, i15 %layer_4_weights_V_1_2_15, i15 %layer_4_weights_V_1_2_16, i15 %layer_4_weights_V_1_2_17, i14 %layer_4_weights_V_1_2_18, i15 %layer_4_weights_V_1_2_19, i16 %layer_4_weights_V_1_2_20, i14 %layer_4_weights_V_1_2_21, i16 %layer_4_weights_V_1_2_22, i16 %layer_4_weights_V_1_2_23, i16 %layer_4_weights_V_1_2_24, i15 %layer_4_weights_V_1_2_25, i16 %layer_4_weights_V_1_2_26, i15 %layer_4_weights_V_1_2_27, i14 %layer_4_weights_V_1_2_28, i14 %layer_4_weights_V_1_2_29, i14 %layer_4_weights_V_1_2_30, i14 %layer_4_weights_V_1_2_31, i16 %layer_4_weights_V_2_0_0, i16 %layer_4_weights_V_2_0_1, i16 %layer_4_weights_V_2_0_2, i15 %layer_4_weights_V_2_0_3, i14 %layer_4_weights_V_2_0_4, i14 %layer_4_weights_V_2_0_5, i15 %layer_4_weights_V_2_0_6, i15 %layer_4_weights_V_2_0_7, i14 %layer_4_weights_V_2_0_8, i15 %layer_4_weights_V_2_0_9, i14 %layer_4_weights_V_2_0_10, i14 %layer_4_weights_V_2_0_11, i16 %layer_4_weights_V_2_0_12, i16 %layer_4_weights_V_2_0_13, i14 %layer_4_weights_V_2_0_14, i16 %layer_4_weights_V_2_0_15, i15 %layer_4_weights_V_2_0_16, i16 %layer_4_weights_V_2_0_17, i14 %layer_4_weights_V_2_0_18, i16 %layer_4_weights_V_2_0_19, i15 %layer_4_weights_V_2_0_20, i14 %layer_4_weights_V_2_0_21, i16 %layer_4_weights_V_2_0_22, i16 %layer_4_weights_V_2_0_23, i16 %layer_4_weights_V_2_0_24, i16 %layer_4_weights_V_2_0_25, i16 %layer_4_weights_V_2_0_26, i15 %layer_4_weights_V_2_0_27, i14 %layer_4_weights_V_2_0_28, i14 %layer_4_weights_V_2_0_29, i14 %layer_4_weights_V_2_0_30, i14 %layer_4_weights_V_2_0_31, i16 %layer_4_weights_V_2_1_0, i16 %layer_4_weights_V_2_1_1, i16 %layer_4_weights_V_2_1_2, i14 %layer_4_weights_V_2_1_3, i14 %layer_4_weights_V_2_1_4, i14 %layer_4_weights_V_2_1_5, i16 %layer_4_weights_V_2_1_6, i15 %layer_4_weights_V_2_1_7, i14 %layer_4_weights_V_2_1_8, i15 %layer_4_weights_V_2_1_9, i14 %layer_4_weights_V_2_1_10, i14 %layer_4_weights_V_2_1_11, i16 %layer_4_weights_V_2_1_12, i16 %layer_4_weights_V_2_1_13, i14 %layer_4_weights_V_2_1_14, i16 %layer_4_weights_V_2_1_15, i15 %layer_4_weights_V_2_1_16, i16 %layer_4_weights_V_2_1_17, i14 %layer_4_weights_V_2_1_18, i15 %layer_4_weights_V_2_1_19, i16 %layer_4_weights_V_2_1_20, i14 %layer_4_weights_V_2_1_21, i16 %layer_4_weights_V_2_1_22, i16 %layer_4_weights_V_2_1_23, i16 %layer_4_weights_V_2_1_24, i16 %layer_4_weights_V_2_1_25, i16 %layer_4_weights_V_2_1_26, i15 %layer_4_weights_V_2_1_27, i14 %layer_4_weights_V_2_1_28, i14 %layer_4_weights_V_2_1_29, i14 %layer_4_weights_V_2_1_30, i14 %layer_4_weights_V_2_1_31, i16 %layer_4_weights_V_2_2_0, i15 %layer_4_weights_V_2_2_1, i16 %layer_4_weights_V_2_2_2, i16 %layer_4_weights_V_2_2_3, i14 %layer_4_weights_V_2_2_4, i14 %layer_4_weights_V_2_2_5, i16 %layer_4_weights_V_2_2_6, i15 %layer_4_weights_V_2_2_7, i14 %layer_4_weights_V_2_2_8, i16 %layer_4_weights_V_2_2_9, i14 %layer_4_weights_V_2_2_10, i14 %layer_4_weights_V_2_2_11, i16 %layer_4_weights_V_2_2_12, i16 %layer_4_weights_V_2_2_13, i14 %layer_4_weights_V_2_2_14, i16 %layer_4_weights_V_2_2_15, i15 %layer_4_weights_V_2_2_16, i16 %layer_4_weights_V_2_2_17, i14 %layer_4_weights_V_2_2_18, i15 %layer_4_weights_V_2_2_19, i15 %layer_4_weights_V_2_2_20, i14 %layer_4_weights_V_2_2_21, i17 %layer_4_weights_V_2_2_22, i16 %layer_4_weights_V_2_2_23, i16 %layer_4_weights_V_2_2_24, i15 %layer_4_weights_V_2_2_25, i16 %layer_4_weights_V_2_2_26, i15 %layer_4_weights_V_2_2_27, i14 %layer_4_weights_V_2_2_28, i14 %layer_4_weights_V_2_2_29, i14 %layer_4_weights_V_2_2_30, i14 %layer_4_weights_V_2_2_31, i14 %layer_4_bias_V, i21 %max_pooling_output_V, i21 %convolution_output_V

]]></Node>
<StgValue><ssdm name="call_ln264"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="399" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="21" op_4_bw="21" op_5_bw="0" op_6_bw="0">
<![CDATA[
:3 %call_ln271 = call void @max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>, i6 27, i6 27, i21 %convolution_output_V, i21 %max_pooling_output_V

]]></Node>
<StgValue><ssdm name="call_ln271"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="400" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="21" op_4_bw="21" op_5_bw="0" op_6_bw="0">
<![CDATA[
:3 %call_ln271 = call void @max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>, i6 27, i6 27, i21 %convolution_output_V, i21 %max_pooling_output_V

]]></Node>
<StgValue><ssdm name="call_ln271"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="401" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5" op_3_bw="16" op_4_bw="16" op_5_bw="17" op_6_bw="15" op_7_bw="14" op_8_bw="14" op_9_bw="16" op_10_bw="15" op_11_bw="14" op_12_bw="16" op_13_bw="14" op_14_bw="14" op_15_bw="16" op_16_bw="16" op_17_bw="14" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="14" op_22_bw="16" op_23_bw="15" op_24_bw="14" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="15" op_29_bw="16" op_30_bw="15" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="16" op_36_bw="15" op_37_bw="16" op_38_bw="15" op_39_bw="14" op_40_bw="14" op_41_bw="16" op_42_bw="15" op_43_bw="14" op_44_bw="16" op_45_bw="14" op_46_bw="14" op_47_bw="16" op_48_bw="16" op_49_bw="14" op_50_bw="16" op_51_bw="15" op_52_bw="16" op_53_bw="14" op_54_bw="15" op_55_bw="15" op_56_bw="14" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="15" op_68_bw="16" op_69_bw="16" op_70_bw="15" op_71_bw="14" op_72_bw="14" op_73_bw="16" op_74_bw="16" op_75_bw="14" op_76_bw="16" op_77_bw="14" op_78_bw="14" op_79_bw="16" op_80_bw="16" op_81_bw="14" op_82_bw="15" op_83_bw="15" op_84_bw="15" op_85_bw="14" op_86_bw="15" op_87_bw="15" op_88_bw="14" op_89_bw="16" op_90_bw="16" op_91_bw="15" op_92_bw="16" op_93_bw="15" op_94_bw="15" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="15" op_100_bw="15" op_101_bw="16" op_102_bw="15" op_103_bw="14" op_104_bw="14" op_105_bw="16" op_106_bw="15" op_107_bw="14" op_108_bw="16" op_109_bw="14" op_110_bw="14" op_111_bw="16" op_112_bw="16" op_113_bw="14" op_114_bw="15" op_115_bw="15" op_116_bw="15" op_117_bw="14" op_118_bw="16" op_119_bw="15" op_120_bw="14" op_121_bw="16" op_122_bw="17" op_123_bw="16" op_124_bw="16" op_125_bw="17" op_126_bw="16" op_127_bw="14" op_128_bw="14" op_129_bw="14" op_130_bw="14" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="15" op_135_bw="14" op_136_bw="14" op_137_bw="16" op_138_bw="15" op_139_bw="14" op_140_bw="15" op_141_bw="14" op_142_bw="14" op_143_bw="16" op_144_bw="16" op_145_bw="14" op_146_bw="16" op_147_bw="15" op_148_bw="15" op_149_bw="14" op_150_bw="16" op_151_bw="16" op_152_bw="14" op_153_bw="16" op_154_bw="16" op_155_bw="17" op_156_bw="15" op_157_bw="16" op_158_bw="15" op_159_bw="14" op_160_bw="14" op_161_bw="14" op_162_bw="14" op_163_bw="15" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="14" op_168_bw="14" op_169_bw="16" op_170_bw="16" op_171_bw="14" op_172_bw="15" op_173_bw="14" op_174_bw="14" op_175_bw="16" op_176_bw="16" op_177_bw="14" op_178_bw="15" op_179_bw="15" op_180_bw="15" op_181_bw="14" op_182_bw="15" op_183_bw="16" op_184_bw="14" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="15" op_189_bw="16" op_190_bw="15" op_191_bw="14" op_192_bw="14" op_193_bw="14" op_194_bw="14" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="15" op_199_bw="14" op_200_bw="14" op_201_bw="15" op_202_bw="15" op_203_bw="14" op_204_bw="15" op_205_bw="14" op_206_bw="14" op_207_bw="16" op_208_bw="16" op_209_bw="14" op_210_bw="16" op_211_bw="15" op_212_bw="16" op_213_bw="14" op_214_bw="16" op_215_bw="15" op_216_bw="14" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="15" op_223_bw="14" op_224_bw="14" op_225_bw="14" op_226_bw="14" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="14" op_231_bw="14" op_232_bw="14" op_233_bw="16" op_234_bw="15" op_235_bw="14" op_236_bw="15" op_237_bw="14" op_238_bw="14" op_239_bw="16" op_240_bw="16" op_241_bw="14" op_242_bw="16" op_243_bw="15" op_244_bw="16" op_245_bw="14" op_246_bw="15" op_247_bw="16" op_248_bw="14" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="15" op_255_bw="14" op_256_bw="14" op_257_bw="14" op_258_bw="14" op_259_bw="16" op_260_bw="15" op_261_bw="16" op_262_bw="16" op_263_bw="14" op_264_bw="14" op_265_bw="16" op_266_bw="15" op_267_bw="14" op_268_bw="16" op_269_bw="14" op_270_bw="14" op_271_bw="16" op_272_bw="16" op_273_bw="14" op_274_bw="16" op_275_bw="15" op_276_bw="16" op_277_bw="14" op_278_bw="15" op_279_bw="15" op_280_bw="14" op_281_bw="17" op_282_bw="16" op_283_bw="16" op_284_bw="15" op_285_bw="16" op_286_bw="15" op_287_bw="14" op_288_bw="14" op_289_bw="14" op_290_bw="14" op_291_bw="14" op_292_bw="21" op_293_bw="21" op_294_bw="0" op_295_bw="0">
<![CDATA[
:4 %call_ln276 = call void @conv2d<(unsigned short)29, (unsigned short)29, (unsigned short)32, (unsigned short)3, (unsigned short)3, (unsigned short)32, (unsigned short)32, (unsigned short)32, (unsigned short)58, (unsigned short)58, (unsigned short)32>, i5 13, i5 13, i16 %layer_6_weights_V_0_0_0, i16 %layer_6_weights_V_0_0_1, i17 %layer_6_weights_V_0_0_2, i15 %layer_6_weights_V_0_0_3, i14 %layer_6_weights_V_0_0_4, i14 %layer_6_weights_V_0_0_5, i16 %layer_6_weights_V_0_0_6, i15 %layer_6_weights_V_0_0_7, i14 %layer_6_weights_V_0_0_8, i16 %layer_6_weights_V_0_0_9, i14 %layer_6_weights_V_0_0_10, i14 %layer_6_weights_V_0_0_11, i16 %layer_6_weights_V_0_0_12, i16 %layer_6_weights_V_0_0_13, i14 %layer_6_weights_V_0_0_14, i15 %layer_6_weights_V_0_0_15, i15 %layer_6_weights_V_0_0_16, i15 %layer_6_weights_V_0_0_17, i14 %layer_6_weights_V_0_0_18, i16 %layer_6_weights_V_0_0_19, i15 %layer_6_weights_V_0_0_20, i14 %layer_6_weights_V_0_0_21, i16 %layer_6_weights_V_0_0_22, i16 %layer_6_weights_V_0_0_23, i16 %layer_6_weights_V_0_0_24, i15 %layer_6_weights_V_0_0_25, i16 %layer_6_weights_V_0_0_26, i15 %layer_6_weights_V_0_0_27, i14 %layer_6_weights_V_0_0_28, i14 %layer_6_weights_V_0_0_29, i14 %layer_6_weights_V_0_0_30, i14 %layer_6_weights_V_0_0_31, i16 %layer_6_weights_V_0_1_0, i15 %layer_6_weights_V_0_1_1, i16 %layer_6_weights_V_0_1_2, i15 %layer_6_weights_V_0_1_3, i14 %layer_6_weights_V_0_1_4, i14 %layer_6_weights_V_0_1_5, i16 %layer_6_weights_V_0_1_6, i15 %layer_6_weights_V_0_1_7, i14 %layer_6_weights_V_0_1_8, i16 %layer_6_weights_V_0_1_9, i14 %layer_6_weights_V_0_1_10, i14 %layer_6_weights_V_0_1_11, i16 %layer_6_weights_V_0_1_12, i16 %layer_6_weights_V_0_1_13, i14 %layer_6_weights_V_0_1_14, i16 %layer_6_weights_V_0_1_15, i15 %layer_6_weights_V_0_1_16, i16 %layer_6_weights_V_0_1_17, i14 %layer_6_weights_V_0_1_18, i15 %layer_6_weights_V_0_1_19, i15 %layer_6_weights_V_0_1_20, i14 %layer_6_weights_V_0_1_21, i16 %layer_6_weights_V_0_1_22, i16 %layer_6_weights_V_0_1_23, i16 %layer_6_weights_V_0_1_24, i16 %layer_6_weights_V_0_1_25, i16 %layer_6_weights_V_0_1_26, i16 %layer_6_weights_V_0_1_27, i14 %layer_6_weights_V_0_1_28, i14 %layer_6_weights_V_0_1_29, i14 %layer_6_weights_V_0_1_30, i14 %layer_6_weights_V_0_1_31, i15 %layer_6_weights_V_0_2_0, i16 %layer_6_weights_V_0_2_1, i16 %layer_6_weights_V_0_2_2, i15 %layer_6_weights_V_0_2_3, i14 %layer_6_weights_V_0_2_4, i14 %layer_6_weights_V_0_2_5, i16 %layer_6_weights_V_0_2_6, i16 %layer_6_weights_V_0_2_7, i14 %layer_6_weights_V_0_2_8, i16 %layer_6_weights_V_0_2_9, i14 %layer_6_weights_V_0_2_10, i14 %layer_6_weights_V_0_2_11, i16 %layer_6_weights_V_0_2_12, i16 %layer_6_weights_V_0_2_13, i14 %layer_6_weights_V_0_2_14, i15 %layer_6_weights_V_0_2_15, i15 %layer_6_weights_V_0_2_16, i15 %layer_6_weights_V_0_2_17, i14 %layer_6_weights_V_0_2_18, i15 %layer_6_weights_V_0_2_19, i15 %layer_6_weights_V_0_2_20, i14 %layer_6_weights_V_0_2_21, i16 %layer_6_weights_V_0_2_22, i16 %layer_6_weights_V_0_2_23, i15 %layer_6_weights_V_0_2_24, i16 %layer_6_weights_V_0_2_25, i15 %layer_6_weights_V_0_2_26, i15 %layer_6_weights_V_0_2_27, i14 %layer_6_weights_V_0_2_28, i14 %layer_6_weights_V_0_2_29, i14 %layer_6_weights_V_0_2_30, i14 %layer_6_weights_V_0_2_31, i15 %layer_6_weights_V_1_0_0, i15 %layer_6_weights_V_1_0_1, i16 %layer_6_weights_V_1_0_2, i15 %layer_6_weights_V_1_0_3, i14 %layer_6_weights_V_1_0_4, i14 %layer_6_weights_V_1_0_5, i16 %layer_6_weights_V_1_0_6, i15 %layer_6_weights_V_1_0_7, i14 %layer_6_weights_V_1_0_8, i16 %layer_6_weights_V_1_0_9, i14 %layer_6_weights_V_1_0_10, i14 %layer_6_weights_V_1_0_11, i16 %layer_6_weights_V_1_0_12, i16 %layer_6_weights_V_1_0_13, i14 %layer_6_weights_V_1_0_14, i15 %layer_6_weights_V_1_0_15, i15 %layer_6_weights_V_1_0_16, i15 %layer_6_weights_V_1_0_17, i14 %layer_6_weights_V_1_0_18, i16 %layer_6_weights_V_1_0_19, i15 %layer_6_weights_V_1_0_20, i14 %layer_6_weights_V_1_0_21, i16 %layer_6_weights_V_1_0_22, i17 %layer_6_weights_V_1_0_23, i16 %layer_6_weights_V_1_0_24, i16 %layer_6_weights_V_1_0_25, i17 %layer_6_weights_V_1_0_26, i16 %layer_6_weights_V_1_0_27, i14 %layer_6_weights_V_1_0_28, i14 %layer_6_weights_V_1_0_29, i14 %layer_6_weights_V_1_0_30, i14 %layer_6_weights_V_1_0_31, i16 %layer_6_weights_V_1_1_0, i16 %layer_6_weights_V_1_1_1, i16 %layer_6_weights_V_1_1_2, i15 %layer_6_weights_V_1_1_3, i14 %layer_6_weights_V_1_1_4, i14 %layer_6_weights_V_1_1_5, i16 %layer_6_weights_V_1_1_6, i15 %layer_6_weights_V_1_1_7, i14 %layer_6_weights_V_1_1_8, i15 %layer_6_weights_V_1_1_9, i14 %layer_6_weights_V_1_1_10, i14 %layer_6_weights_V_1_1_11, i16 %layer_6_weights_V_1_1_12, i16 %layer_6_weights_V_1_1_13, i14 %layer_6_weights_V_1_1_14, i16 %layer_6_weights_V_1_1_15, i15 %layer_6_weights_V_1_1_16, i15 %layer_6_weights_V_1_1_17, i14 %layer_6_weights_V_1_1_18, i16 %layer_6_weights_V_1_1_19, i16 %layer_6_weights_V_1_1_20, i14 %layer_6_weights_V_1_1_21, i16 %layer_6_weights_V_1_1_22, i16 %layer_6_weights_V_1_1_23, i17 %layer_6_weights_V_1_1_24, i15 %layer_6_weights_V_1_1_25, i16 %layer_6_weights_V_1_1_26, i15 %layer_6_weights_V_1_1_27, i14 %layer_6_weights_V_1_1_28, i14 %layer_6_weights_V_1_1_29, i14 %layer_6_weights_V_1_1_30, i14 %layer_6_weights_V_1_1_31, i15 %layer_6_weights_V_1_2_0, i16 %layer_6_weights_V_1_2_1, i16 %layer_6_weights_V_1_2_2, i16 %layer_6_weights_V_1_2_3, i14 %layer_6_weights_V_1_2_4, i14 %layer_6_weights_V_1_2_5, i16 %layer_6_weights_V_1_2_6, i16 %layer_6_weights_V_1_2_7, i14 %layer_6_weights_V_1_2_8, i15 %layer_6_weights_V_1_2_9, i14 %layer_6_weights_V_1_2_10, i14 %layer_6_weights_V_1_2_11, i16 %layer_6_weights_V_1_2_12, i16 %layer_6_weights_V_1_2_13, i14 %layer_6_weights_V_1_2_14, i15 %layer_6_weights_V_1_2_15, i15 %layer_6_weights_V_1_2_16, i15 %layer_6_weights_V_1_2_17, i14 %layer_6_weights_V_1_2_18, i15 %layer_6_weights_V_1_2_19, i16 %layer_6_weights_V_1_2_20, i14 %layer_6_weights_V_1_2_21, i16 %layer_6_weights_V_1_2_22, i16 %layer_6_weights_V_1_2_23, i16 %layer_6_weights_V_1_2_24, i15 %layer_6_weights_V_1_2_25, i16 %layer_6_weights_V_1_2_26, i15 %layer_6_weights_V_1_2_27, i14 %layer_6_weights_V_1_2_28, i14 %layer_6_weights_V_1_2_29, i14 %layer_6_weights_V_1_2_30, i14 %layer_6_weights_V_1_2_31, i16 %layer_6_weights_V_2_0_0, i16 %layer_6_weights_V_2_0_1, i16 %layer_6_weights_V_2_0_2, i15 %layer_6_weights_V_2_0_3, i14 %layer_6_weights_V_2_0_4, i14 %layer_6_weights_V_2_0_5, i15 %layer_6_weights_V_2_0_6, i15 %layer_6_weights_V_2_0_7, i14 %layer_6_weights_V_2_0_8, i15 %layer_6_weights_V_2_0_9, i14 %layer_6_weights_V_2_0_10, i14 %layer_6_weights_V_2_0_11, i16 %layer_6_weights_V_2_0_12, i16 %layer_6_weights_V_2_0_13, i14 %layer_6_weights_V_2_0_14, i16 %layer_6_weights_V_2_0_15, i15 %layer_6_weights_V_2_0_16, i16 %layer_6_weights_V_2_0_17, i14 %layer_6_weights_V_2_0_18, i16 %layer_6_weights_V_2_0_19, i15 %layer_6_weights_V_2_0_20, i14 %layer_6_weights_V_2_0_21, i16 %layer_6_weights_V_2_0_22, i16 %layer_6_weights_V_2_0_23, i16 %layer_6_weights_V_2_0_24, i16 %layer_6_weights_V_2_0_25, i16 %layer_6_weights_V_2_0_26, i15 %layer_6_weights_V_2_0_27, i14 %layer_6_weights_V_2_0_28, i14 %layer_6_weights_V_2_0_29, i14 %layer_6_weights_V_2_0_30, i14 %layer_6_weights_V_2_0_31, i16 %layer_6_weights_V_2_1_0, i16 %layer_6_weights_V_2_1_1, i16 %layer_6_weights_V_2_1_2, i14 %layer_6_weights_V_2_1_3, i14 %layer_6_weights_V_2_1_4, i14 %layer_6_weights_V_2_1_5, i16 %layer_6_weights_V_2_1_6, i15 %layer_6_weights_V_2_1_7, i14 %layer_6_weights_V_2_1_8, i15 %layer_6_weights_V_2_1_9, i14 %layer_6_weights_V_2_1_10, i14 %layer_6_weights_V_2_1_11, i16 %layer_6_weights_V_2_1_12, i16 %layer_6_weights_V_2_1_13, i14 %layer_6_weights_V_2_1_14, i16 %layer_6_weights_V_2_1_15, i15 %layer_6_weights_V_2_1_16, i16 %layer_6_weights_V_2_1_17, i14 %layer_6_weights_V_2_1_18, i15 %layer_6_weights_V_2_1_19, i16 %layer_6_weights_V_2_1_20, i14 %layer_6_weights_V_2_1_21, i16 %layer_6_weights_V_2_1_22, i16 %layer_6_weights_V_2_1_23, i16 %layer_6_weights_V_2_1_24, i16 %layer_6_weights_V_2_1_25, i16 %layer_6_weights_V_2_1_26, i15 %layer_6_weights_V_2_1_27, i14 %layer_6_weights_V_2_1_28, i14 %layer_6_weights_V_2_1_29, i14 %layer_6_weights_V_2_1_30, i14 %layer_6_weights_V_2_1_31, i16 %layer_6_weights_V_2_2_0, i15 %layer_6_weights_V_2_2_1, i16 %layer_6_weights_V_2_2_2, i16 %layer_6_weights_V_2_2_3, i14 %layer_6_weights_V_2_2_4, i14 %layer_6_weights_V_2_2_5, i16 %layer_6_weights_V_2_2_6, i15 %layer_6_weights_V_2_2_7, i14 %layer_6_weights_V_2_2_8, i16 %layer_6_weights_V_2_2_9, i14 %layer_6_weights_V_2_2_10, i14 %layer_6_weights_V_2_2_11, i16 %layer_6_weights_V_2_2_12, i16 %layer_6_weights_V_2_2_13, i14 %layer_6_weights_V_2_2_14, i16 %layer_6_weights_V_2_2_15, i15 %layer_6_weights_V_2_2_16, i16 %layer_6_weights_V_2_2_17, i14 %layer_6_weights_V_2_2_18, i15 %layer_6_weights_V_2_2_19, i15 %layer_6_weights_V_2_2_20, i14 %layer_6_weights_V_2_2_21, i17 %layer_6_weights_V_2_2_22, i16 %layer_6_weights_V_2_2_23, i16 %layer_6_weights_V_2_2_24, i15 %layer_6_weights_V_2_2_25, i16 %layer_6_weights_V_2_2_26, i15 %layer_6_weights_V_2_2_27, i14 %layer_6_weights_V_2_2_28, i14 %layer_6_weights_V_2_2_29, i14 %layer_6_weights_V_2_2_30, i14 %layer_6_weights_V_2_2_31, i14 %layer_6_bias_V, i21 %max_pooling_output_V, i21 %convolution_output_V

]]></Node>
<StgValue><ssdm name="call_ln276"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="402" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5" op_3_bw="16" op_4_bw="16" op_5_bw="17" op_6_bw="15" op_7_bw="14" op_8_bw="14" op_9_bw="16" op_10_bw="15" op_11_bw="14" op_12_bw="16" op_13_bw="14" op_14_bw="14" op_15_bw="16" op_16_bw="16" op_17_bw="14" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="14" op_22_bw="16" op_23_bw="15" op_24_bw="14" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="15" op_29_bw="16" op_30_bw="15" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="16" op_36_bw="15" op_37_bw="16" op_38_bw="15" op_39_bw="14" op_40_bw="14" op_41_bw="16" op_42_bw="15" op_43_bw="14" op_44_bw="16" op_45_bw="14" op_46_bw="14" op_47_bw="16" op_48_bw="16" op_49_bw="14" op_50_bw="16" op_51_bw="15" op_52_bw="16" op_53_bw="14" op_54_bw="15" op_55_bw="15" op_56_bw="14" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="15" op_68_bw="16" op_69_bw="16" op_70_bw="15" op_71_bw="14" op_72_bw="14" op_73_bw="16" op_74_bw="16" op_75_bw="14" op_76_bw="16" op_77_bw="14" op_78_bw="14" op_79_bw="16" op_80_bw="16" op_81_bw="14" op_82_bw="15" op_83_bw="15" op_84_bw="15" op_85_bw="14" op_86_bw="15" op_87_bw="15" op_88_bw="14" op_89_bw="16" op_90_bw="16" op_91_bw="15" op_92_bw="16" op_93_bw="15" op_94_bw="15" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="15" op_100_bw="15" op_101_bw="16" op_102_bw="15" op_103_bw="14" op_104_bw="14" op_105_bw="16" op_106_bw="15" op_107_bw="14" op_108_bw="16" op_109_bw="14" op_110_bw="14" op_111_bw="16" op_112_bw="16" op_113_bw="14" op_114_bw="15" op_115_bw="15" op_116_bw="15" op_117_bw="14" op_118_bw="16" op_119_bw="15" op_120_bw="14" op_121_bw="16" op_122_bw="17" op_123_bw="16" op_124_bw="16" op_125_bw="17" op_126_bw="16" op_127_bw="14" op_128_bw="14" op_129_bw="14" op_130_bw="14" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="15" op_135_bw="14" op_136_bw="14" op_137_bw="16" op_138_bw="15" op_139_bw="14" op_140_bw="15" op_141_bw="14" op_142_bw="14" op_143_bw="16" op_144_bw="16" op_145_bw="14" op_146_bw="16" op_147_bw="15" op_148_bw="15" op_149_bw="14" op_150_bw="16" op_151_bw="16" op_152_bw="14" op_153_bw="16" op_154_bw="16" op_155_bw="17" op_156_bw="15" op_157_bw="16" op_158_bw="15" op_159_bw="14" op_160_bw="14" op_161_bw="14" op_162_bw="14" op_163_bw="15" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="14" op_168_bw="14" op_169_bw="16" op_170_bw="16" op_171_bw="14" op_172_bw="15" op_173_bw="14" op_174_bw="14" op_175_bw="16" op_176_bw="16" op_177_bw="14" op_178_bw="15" op_179_bw="15" op_180_bw="15" op_181_bw="14" op_182_bw="15" op_183_bw="16" op_184_bw="14" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="15" op_189_bw="16" op_190_bw="15" op_191_bw="14" op_192_bw="14" op_193_bw="14" op_194_bw="14" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="15" op_199_bw="14" op_200_bw="14" op_201_bw="15" op_202_bw="15" op_203_bw="14" op_204_bw="15" op_205_bw="14" op_206_bw="14" op_207_bw="16" op_208_bw="16" op_209_bw="14" op_210_bw="16" op_211_bw="15" op_212_bw="16" op_213_bw="14" op_214_bw="16" op_215_bw="15" op_216_bw="14" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="15" op_223_bw="14" op_224_bw="14" op_225_bw="14" op_226_bw="14" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="14" op_231_bw="14" op_232_bw="14" op_233_bw="16" op_234_bw="15" op_235_bw="14" op_236_bw="15" op_237_bw="14" op_238_bw="14" op_239_bw="16" op_240_bw="16" op_241_bw="14" op_242_bw="16" op_243_bw="15" op_244_bw="16" op_245_bw="14" op_246_bw="15" op_247_bw="16" op_248_bw="14" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="15" op_255_bw="14" op_256_bw="14" op_257_bw="14" op_258_bw="14" op_259_bw="16" op_260_bw="15" op_261_bw="16" op_262_bw="16" op_263_bw="14" op_264_bw="14" op_265_bw="16" op_266_bw="15" op_267_bw="14" op_268_bw="16" op_269_bw="14" op_270_bw="14" op_271_bw="16" op_272_bw="16" op_273_bw="14" op_274_bw="16" op_275_bw="15" op_276_bw="16" op_277_bw="14" op_278_bw="15" op_279_bw="15" op_280_bw="14" op_281_bw="17" op_282_bw="16" op_283_bw="16" op_284_bw="15" op_285_bw="16" op_286_bw="15" op_287_bw="14" op_288_bw="14" op_289_bw="14" op_290_bw="14" op_291_bw="14" op_292_bw="21" op_293_bw="21" op_294_bw="0" op_295_bw="0">
<![CDATA[
:4 %call_ln276 = call void @conv2d<(unsigned short)29, (unsigned short)29, (unsigned short)32, (unsigned short)3, (unsigned short)3, (unsigned short)32, (unsigned short)32, (unsigned short)32, (unsigned short)58, (unsigned short)58, (unsigned short)32>, i5 13, i5 13, i16 %layer_6_weights_V_0_0_0, i16 %layer_6_weights_V_0_0_1, i17 %layer_6_weights_V_0_0_2, i15 %layer_6_weights_V_0_0_3, i14 %layer_6_weights_V_0_0_4, i14 %layer_6_weights_V_0_0_5, i16 %layer_6_weights_V_0_0_6, i15 %layer_6_weights_V_0_0_7, i14 %layer_6_weights_V_0_0_8, i16 %layer_6_weights_V_0_0_9, i14 %layer_6_weights_V_0_0_10, i14 %layer_6_weights_V_0_0_11, i16 %layer_6_weights_V_0_0_12, i16 %layer_6_weights_V_0_0_13, i14 %layer_6_weights_V_0_0_14, i15 %layer_6_weights_V_0_0_15, i15 %layer_6_weights_V_0_0_16, i15 %layer_6_weights_V_0_0_17, i14 %layer_6_weights_V_0_0_18, i16 %layer_6_weights_V_0_0_19, i15 %layer_6_weights_V_0_0_20, i14 %layer_6_weights_V_0_0_21, i16 %layer_6_weights_V_0_0_22, i16 %layer_6_weights_V_0_0_23, i16 %layer_6_weights_V_0_0_24, i15 %layer_6_weights_V_0_0_25, i16 %layer_6_weights_V_0_0_26, i15 %layer_6_weights_V_0_0_27, i14 %layer_6_weights_V_0_0_28, i14 %layer_6_weights_V_0_0_29, i14 %layer_6_weights_V_0_0_30, i14 %layer_6_weights_V_0_0_31, i16 %layer_6_weights_V_0_1_0, i15 %layer_6_weights_V_0_1_1, i16 %layer_6_weights_V_0_1_2, i15 %layer_6_weights_V_0_1_3, i14 %layer_6_weights_V_0_1_4, i14 %layer_6_weights_V_0_1_5, i16 %layer_6_weights_V_0_1_6, i15 %layer_6_weights_V_0_1_7, i14 %layer_6_weights_V_0_1_8, i16 %layer_6_weights_V_0_1_9, i14 %layer_6_weights_V_0_1_10, i14 %layer_6_weights_V_0_1_11, i16 %layer_6_weights_V_0_1_12, i16 %layer_6_weights_V_0_1_13, i14 %layer_6_weights_V_0_1_14, i16 %layer_6_weights_V_0_1_15, i15 %layer_6_weights_V_0_1_16, i16 %layer_6_weights_V_0_1_17, i14 %layer_6_weights_V_0_1_18, i15 %layer_6_weights_V_0_1_19, i15 %layer_6_weights_V_0_1_20, i14 %layer_6_weights_V_0_1_21, i16 %layer_6_weights_V_0_1_22, i16 %layer_6_weights_V_0_1_23, i16 %layer_6_weights_V_0_1_24, i16 %layer_6_weights_V_0_1_25, i16 %layer_6_weights_V_0_1_26, i16 %layer_6_weights_V_0_1_27, i14 %layer_6_weights_V_0_1_28, i14 %layer_6_weights_V_0_1_29, i14 %layer_6_weights_V_0_1_30, i14 %layer_6_weights_V_0_1_31, i15 %layer_6_weights_V_0_2_0, i16 %layer_6_weights_V_0_2_1, i16 %layer_6_weights_V_0_2_2, i15 %layer_6_weights_V_0_2_3, i14 %layer_6_weights_V_0_2_4, i14 %layer_6_weights_V_0_2_5, i16 %layer_6_weights_V_0_2_6, i16 %layer_6_weights_V_0_2_7, i14 %layer_6_weights_V_0_2_8, i16 %layer_6_weights_V_0_2_9, i14 %layer_6_weights_V_0_2_10, i14 %layer_6_weights_V_0_2_11, i16 %layer_6_weights_V_0_2_12, i16 %layer_6_weights_V_0_2_13, i14 %layer_6_weights_V_0_2_14, i15 %layer_6_weights_V_0_2_15, i15 %layer_6_weights_V_0_2_16, i15 %layer_6_weights_V_0_2_17, i14 %layer_6_weights_V_0_2_18, i15 %layer_6_weights_V_0_2_19, i15 %layer_6_weights_V_0_2_20, i14 %layer_6_weights_V_0_2_21, i16 %layer_6_weights_V_0_2_22, i16 %layer_6_weights_V_0_2_23, i15 %layer_6_weights_V_0_2_24, i16 %layer_6_weights_V_0_2_25, i15 %layer_6_weights_V_0_2_26, i15 %layer_6_weights_V_0_2_27, i14 %layer_6_weights_V_0_2_28, i14 %layer_6_weights_V_0_2_29, i14 %layer_6_weights_V_0_2_30, i14 %layer_6_weights_V_0_2_31, i15 %layer_6_weights_V_1_0_0, i15 %layer_6_weights_V_1_0_1, i16 %layer_6_weights_V_1_0_2, i15 %layer_6_weights_V_1_0_3, i14 %layer_6_weights_V_1_0_4, i14 %layer_6_weights_V_1_0_5, i16 %layer_6_weights_V_1_0_6, i15 %layer_6_weights_V_1_0_7, i14 %layer_6_weights_V_1_0_8, i16 %layer_6_weights_V_1_0_9, i14 %layer_6_weights_V_1_0_10, i14 %layer_6_weights_V_1_0_11, i16 %layer_6_weights_V_1_0_12, i16 %layer_6_weights_V_1_0_13, i14 %layer_6_weights_V_1_0_14, i15 %layer_6_weights_V_1_0_15, i15 %layer_6_weights_V_1_0_16, i15 %layer_6_weights_V_1_0_17, i14 %layer_6_weights_V_1_0_18, i16 %layer_6_weights_V_1_0_19, i15 %layer_6_weights_V_1_0_20, i14 %layer_6_weights_V_1_0_21, i16 %layer_6_weights_V_1_0_22, i17 %layer_6_weights_V_1_0_23, i16 %layer_6_weights_V_1_0_24, i16 %layer_6_weights_V_1_0_25, i17 %layer_6_weights_V_1_0_26, i16 %layer_6_weights_V_1_0_27, i14 %layer_6_weights_V_1_0_28, i14 %layer_6_weights_V_1_0_29, i14 %layer_6_weights_V_1_0_30, i14 %layer_6_weights_V_1_0_31, i16 %layer_6_weights_V_1_1_0, i16 %layer_6_weights_V_1_1_1, i16 %layer_6_weights_V_1_1_2, i15 %layer_6_weights_V_1_1_3, i14 %layer_6_weights_V_1_1_4, i14 %layer_6_weights_V_1_1_5, i16 %layer_6_weights_V_1_1_6, i15 %layer_6_weights_V_1_1_7, i14 %layer_6_weights_V_1_1_8, i15 %layer_6_weights_V_1_1_9, i14 %layer_6_weights_V_1_1_10, i14 %layer_6_weights_V_1_1_11, i16 %layer_6_weights_V_1_1_12, i16 %layer_6_weights_V_1_1_13, i14 %layer_6_weights_V_1_1_14, i16 %layer_6_weights_V_1_1_15, i15 %layer_6_weights_V_1_1_16, i15 %layer_6_weights_V_1_1_17, i14 %layer_6_weights_V_1_1_18, i16 %layer_6_weights_V_1_1_19, i16 %layer_6_weights_V_1_1_20, i14 %layer_6_weights_V_1_1_21, i16 %layer_6_weights_V_1_1_22, i16 %layer_6_weights_V_1_1_23, i17 %layer_6_weights_V_1_1_24, i15 %layer_6_weights_V_1_1_25, i16 %layer_6_weights_V_1_1_26, i15 %layer_6_weights_V_1_1_27, i14 %layer_6_weights_V_1_1_28, i14 %layer_6_weights_V_1_1_29, i14 %layer_6_weights_V_1_1_30, i14 %layer_6_weights_V_1_1_31, i15 %layer_6_weights_V_1_2_0, i16 %layer_6_weights_V_1_2_1, i16 %layer_6_weights_V_1_2_2, i16 %layer_6_weights_V_1_2_3, i14 %layer_6_weights_V_1_2_4, i14 %layer_6_weights_V_1_2_5, i16 %layer_6_weights_V_1_2_6, i16 %layer_6_weights_V_1_2_7, i14 %layer_6_weights_V_1_2_8, i15 %layer_6_weights_V_1_2_9, i14 %layer_6_weights_V_1_2_10, i14 %layer_6_weights_V_1_2_11, i16 %layer_6_weights_V_1_2_12, i16 %layer_6_weights_V_1_2_13, i14 %layer_6_weights_V_1_2_14, i15 %layer_6_weights_V_1_2_15, i15 %layer_6_weights_V_1_2_16, i15 %layer_6_weights_V_1_2_17, i14 %layer_6_weights_V_1_2_18, i15 %layer_6_weights_V_1_2_19, i16 %layer_6_weights_V_1_2_20, i14 %layer_6_weights_V_1_2_21, i16 %layer_6_weights_V_1_2_22, i16 %layer_6_weights_V_1_2_23, i16 %layer_6_weights_V_1_2_24, i15 %layer_6_weights_V_1_2_25, i16 %layer_6_weights_V_1_2_26, i15 %layer_6_weights_V_1_2_27, i14 %layer_6_weights_V_1_2_28, i14 %layer_6_weights_V_1_2_29, i14 %layer_6_weights_V_1_2_30, i14 %layer_6_weights_V_1_2_31, i16 %layer_6_weights_V_2_0_0, i16 %layer_6_weights_V_2_0_1, i16 %layer_6_weights_V_2_0_2, i15 %layer_6_weights_V_2_0_3, i14 %layer_6_weights_V_2_0_4, i14 %layer_6_weights_V_2_0_5, i15 %layer_6_weights_V_2_0_6, i15 %layer_6_weights_V_2_0_7, i14 %layer_6_weights_V_2_0_8, i15 %layer_6_weights_V_2_0_9, i14 %layer_6_weights_V_2_0_10, i14 %layer_6_weights_V_2_0_11, i16 %layer_6_weights_V_2_0_12, i16 %layer_6_weights_V_2_0_13, i14 %layer_6_weights_V_2_0_14, i16 %layer_6_weights_V_2_0_15, i15 %layer_6_weights_V_2_0_16, i16 %layer_6_weights_V_2_0_17, i14 %layer_6_weights_V_2_0_18, i16 %layer_6_weights_V_2_0_19, i15 %layer_6_weights_V_2_0_20, i14 %layer_6_weights_V_2_0_21, i16 %layer_6_weights_V_2_0_22, i16 %layer_6_weights_V_2_0_23, i16 %layer_6_weights_V_2_0_24, i16 %layer_6_weights_V_2_0_25, i16 %layer_6_weights_V_2_0_26, i15 %layer_6_weights_V_2_0_27, i14 %layer_6_weights_V_2_0_28, i14 %layer_6_weights_V_2_0_29, i14 %layer_6_weights_V_2_0_30, i14 %layer_6_weights_V_2_0_31, i16 %layer_6_weights_V_2_1_0, i16 %layer_6_weights_V_2_1_1, i16 %layer_6_weights_V_2_1_2, i14 %layer_6_weights_V_2_1_3, i14 %layer_6_weights_V_2_1_4, i14 %layer_6_weights_V_2_1_5, i16 %layer_6_weights_V_2_1_6, i15 %layer_6_weights_V_2_1_7, i14 %layer_6_weights_V_2_1_8, i15 %layer_6_weights_V_2_1_9, i14 %layer_6_weights_V_2_1_10, i14 %layer_6_weights_V_2_1_11, i16 %layer_6_weights_V_2_1_12, i16 %layer_6_weights_V_2_1_13, i14 %layer_6_weights_V_2_1_14, i16 %layer_6_weights_V_2_1_15, i15 %layer_6_weights_V_2_1_16, i16 %layer_6_weights_V_2_1_17, i14 %layer_6_weights_V_2_1_18, i15 %layer_6_weights_V_2_1_19, i16 %layer_6_weights_V_2_1_20, i14 %layer_6_weights_V_2_1_21, i16 %layer_6_weights_V_2_1_22, i16 %layer_6_weights_V_2_1_23, i16 %layer_6_weights_V_2_1_24, i16 %layer_6_weights_V_2_1_25, i16 %layer_6_weights_V_2_1_26, i15 %layer_6_weights_V_2_1_27, i14 %layer_6_weights_V_2_1_28, i14 %layer_6_weights_V_2_1_29, i14 %layer_6_weights_V_2_1_30, i14 %layer_6_weights_V_2_1_31, i16 %layer_6_weights_V_2_2_0, i15 %layer_6_weights_V_2_2_1, i16 %layer_6_weights_V_2_2_2, i16 %layer_6_weights_V_2_2_3, i14 %layer_6_weights_V_2_2_4, i14 %layer_6_weights_V_2_2_5, i16 %layer_6_weights_V_2_2_6, i15 %layer_6_weights_V_2_2_7, i14 %layer_6_weights_V_2_2_8, i16 %layer_6_weights_V_2_2_9, i14 %layer_6_weights_V_2_2_10, i14 %layer_6_weights_V_2_2_11, i16 %layer_6_weights_V_2_2_12, i16 %layer_6_weights_V_2_2_13, i14 %layer_6_weights_V_2_2_14, i16 %layer_6_weights_V_2_2_15, i15 %layer_6_weights_V_2_2_16, i16 %layer_6_weights_V_2_2_17, i14 %layer_6_weights_V_2_2_18, i15 %layer_6_weights_V_2_2_19, i15 %layer_6_weights_V_2_2_20, i14 %layer_6_weights_V_2_2_21, i17 %layer_6_weights_V_2_2_22, i16 %layer_6_weights_V_2_2_23, i16 %layer_6_weights_V_2_2_24, i15 %layer_6_weights_V_2_2_25, i16 %layer_6_weights_V_2_2_26, i15 %layer_6_weights_V_2_2_27, i14 %layer_6_weights_V_2_2_28, i14 %layer_6_weights_V_2_2_29, i14 %layer_6_weights_V_2_2_30, i14 %layer_6_weights_V_2_2_31, i14 %layer_6_bias_V, i21 %max_pooling_output_V, i21 %convolution_output_V

]]></Node>
<StgValue><ssdm name="call_ln276"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="403" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="21" op_4_bw="21" op_5_bw="0" op_6_bw="0">
<![CDATA[
:5 %call_ln283 = call void @max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>, i6 11, i6 11, i21 %convolution_output_V, i21 %max_pooling_output_V

]]></Node>
<StgValue><ssdm name="call_ln283"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="404" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="21" op_4_bw="21" op_5_bw="0" op_6_bw="0">
<![CDATA[
:5 %call_ln283 = call void @max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>, i6 11, i6 11, i21 %convolution_output_V, i21 %max_pooling_output_V

]]></Node>
<StgValue><ssdm name="call_ln283"/></StgValue>
</operation>

<operation id="405" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln125 = br void

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="406" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten13 = phi i10 0, void, i10 %add_ln125_1, void %.split25

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="407" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %i_2 = phi i3 0, void, i3 %select_ln125_1, void %.split25

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="408" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i9 0, void, i9 %select_ln126_2, void %.split25

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="409" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:3 %ii = phi i3 0, void, i3 %select_ln126_1, void %.split25

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="410" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:4 %iii = phi i6 0, void, i6 %add_ln127, void %.split25

]]></Node>
<StgValue><ssdm name="iii"/></StgValue>
</operation>

<operation id="411" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln125_1 = add i10 %indvar_flatten13, i10 1

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="412" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
:6 %p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %i_2, i7 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="413" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:7 %p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i_2, i5 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="414" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="10" op_0_bw="8">
<![CDATA[
:8 %zext_ln126 = zext i8 %p_shl4

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="415" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9 %add_ln128_1 = add i10 %p_shl, i10 %zext_ln126

]]></Node>
<StgValue><ssdm name="add_ln128_1"/></StgValue>
</operation>

<operation id="416" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="417" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11 %icmp_ln125 = icmp_eq  i10 %indvar_flatten13, i10 800

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln125 = br i1 %icmp_ln125, void %.split25, void %_Z14array_3d_to_1dILt29ELt29ELt32ELt800EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__S3_ttt.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="419" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split25:0 %add_ln125 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="420" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split25:3 %icmp_ln126 = icmp_eq  i9 %indvar_flatten, i9 160

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="421" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split25:4 %select_ln125 = select i1 %icmp_ln126, i3 0, i3 %ii

]]></Node>
<StgValue><ssdm name="select_ln125"/></StgValue>
</operation>

<operation id="422" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split25:5 %select_ln125_1 = select i1 %icmp_ln126, i3 %add_ln125, i3 %i_2

]]></Node>
<StgValue><ssdm name="select_ln125_1"/></StgValue>
</operation>

<operation id="423" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="3">
<![CDATA[
.split25:6 %zext_ln128_2 = zext i3 %select_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln128_2"/></StgValue>
</operation>

<operation id="424" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split25:7 %mul_ln128 = mul i8 %zext_ln128_2, i8 29

]]></Node>
<StgValue><ssdm name="mul_ln128"/></StgValue>
</operation>

<operation id="425" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.split25:8 %p_shl_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %add_ln125, i7 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="426" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.split25:9 %p_shl4_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %add_ln125, i5 0

]]></Node>
<StgValue><ssdm name="p_shl4_mid1"/></StgValue>
</operation>

<operation id="427" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="10" op_0_bw="8">
<![CDATA[
.split25:10 %zext_ln126_1 = zext i8 %p_shl4_mid1

]]></Node>
<StgValue><ssdm name="zext_ln126_1"/></StgValue>
</operation>

<operation id="428" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split25:11 %add_ln128_2 = add i10 %p_shl_mid1, i10 %zext_ln126_1

]]></Node>
<StgValue><ssdm name="add_ln128_2"/></StgValue>
</operation>

<operation id="429" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split25:12 %select_ln125_2 = select i1 %icmp_ln126, i10 %add_ln128_2, i10 %add_ln128_1

]]></Node>
<StgValue><ssdm name="select_ln125_2"/></StgValue>
</operation>

<operation id="430" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split25:14 %xor_ln125 = xor i1 %icmp_ln126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln125"/></StgValue>
</operation>

<operation id="431" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split25:15 %icmp_ln127 = icmp_eq  i6 %iii, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="432" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split25:16 %and_ln125 = and i1 %icmp_ln127, i1 %xor_ln125

]]></Node>
<StgValue><ssdm name="and_ln125"/></StgValue>
</operation>

<operation id="433" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split25:17 %add_ln126 = add i3 %select_ln125, i3 1

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="434" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split25:19 %or_ln126 = or i1 %and_ln125, i1 %icmp_ln126

]]></Node>
<StgValue><ssdm name="or_ln126"/></StgValue>
</operation>

<operation id="435" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split25:20 %select_ln126 = select i1 %or_ln126, i6 0, i6 %iii

]]></Node>
<StgValue><ssdm name="select_ln126"/></StgValue>
</operation>

<operation id="436" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split25:21 %select_ln126_1 = select i1 %and_ln125, i3 %add_ln126, i3 %select_ln125

]]></Node>
<StgValue><ssdm name="select_ln126_1"/></StgValue>
</operation>

<operation id="437" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="5" op_0_bw="6">
<![CDATA[
.split25:32 %trunc_ln128 = trunc i6 %select_ln126

]]></Node>
<StgValue><ssdm name="trunc_ln128"/></StgValue>
</operation>

<operation id="438" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.split25:33 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %select_ln126_1, i5 %trunc_ln128

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="439" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="10" op_0_bw="8">
<![CDATA[
.split25:34 %zext_ln128_1 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln128_1"/></StgValue>
</operation>

<operation id="440" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split25:35 %add_ln128 = add i10 %zext_ln128_1, i10 %select_ln125_2

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="441" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split25:40 %add_ln127 = add i6 %select_ln126, i6 1

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="442" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split25:41 %add_ln126_1 = add i9 %indvar_flatten, i9 1

]]></Node>
<StgValue><ssdm name="add_ln126_1"/></StgValue>
</operation>

<operation id="443" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split25:42 %select_ln126_2 = select i1 %icmp_ln126, i9 1, i9 %add_ln126_1

]]></Node>
<StgValue><ssdm name="select_ln126_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="444" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split25:7 %mul_ln128 = mul i8 %zext_ln128_2, i8 29

]]></Node>
<StgValue><ssdm name="mul_ln128"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="445" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split25:7 %mul_ln128 = mul i8 %zext_ln128_2, i8 29

]]></Node>
<StgValue><ssdm name="mul_ln128"/></StgValue>
</operation>

<operation id="446" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="8" op_0_bw="3">
<![CDATA[
.split25:22 %zext_ln128_3 = zext i3 %select_ln126_1

]]></Node>
<StgValue><ssdm name="zext_ln128_3"/></StgValue>
</operation>

<operation id="447" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split25:23 %add_ln128_3 = add i8 %mul_ln128, i8 %zext_ln128_3

]]></Node>
<StgValue><ssdm name="add_ln128_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="448" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split25:23 %add_ln128_3 = add i8 %mul_ln128, i8 %zext_ln128_3

]]></Node>
<StgValue><ssdm name="add_ln128_3"/></StgValue>
</operation>

<operation id="449" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.split25:24 %tmp_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln128_3, i5 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="450" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="15" op_0_bw="13">
<![CDATA[
.split25:25 %tmp_21_cast = zext i13 %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="451" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="15" op_0_bw="6">
<![CDATA[
.split25:27 %zext_ln128_4 = zext i6 %select_ln126

]]></Node>
<StgValue><ssdm name="zext_ln128_4"/></StgValue>
</operation>

<operation id="452" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split25:28 %add_ln128_4 = add i15 %tmp_21_cast, i15 %zext_ln128_4

]]></Node>
<StgValue><ssdm name="add_ln128_4"/></StgValue>
</operation>

<operation id="453" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="64" op_0_bw="15">
<![CDATA[
.split25:29 %zext_ln128_5 = zext i15 %add_ln128_4

]]></Node>
<StgValue><ssdm name="zext_ln128_5"/></StgValue>
</operation>

<operation id="454" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split25:30 %max_pooling_output_V_addr = getelementptr i21 %max_pooling_output_V, i64 0, i64 %zext_ln128_5

]]></Node>
<StgValue><ssdm name="max_pooling_output_V_addr"/></StgValue>
</operation>

<operation id="455" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="21" op_0_bw="15">
<![CDATA[
.split25:37 %max_pooling_output_V_load = load i15 %max_pooling_output_V_addr

]]></Node>
<StgValue><ssdm name="max_pooling_output_V_load"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="456" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split25:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="457" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split25:2 %empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="458" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split25:13 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="459" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split25:18 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_126_2_VITIS_LOOP_127_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="460" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split25:26 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="461" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split25:31 %specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln127"/></StgValue>
</operation>

<operation id="462" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="10">
<![CDATA[
.split25:36 %zext_ln128 = zext i10 %add_ln128

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="463" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="21" op_0_bw="15">
<![CDATA[
.split25:37 %max_pooling_output_V_load = load i15 %max_pooling_output_V_addr

]]></Node>
<StgValue><ssdm name="max_pooling_output_V_load"/></StgValue>
</operation>

<operation id="464" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="10" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split25:38 %dense_output_a_V_addr_1 = getelementptr i21 %dense_output_a_V, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="dense_output_a_V_addr_1"/></StgValue>
</operation>

<operation id="465" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="21" op_1_bw="10">
<![CDATA[
.split25:39 %store_ln128 = store i21 %max_pooling_output_V_load, i10 %dense_output_a_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="466" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0">
<![CDATA[
.split25:43 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="467" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="0">
<![CDATA[
_Z14array_3d_to_1dILt29ELt29ELt32ELt800EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__S3_ttt.exit.preheader:0 %br_ln144 = br void %_Z14array_3d_to_1dILt29ELt29ELt32ELt800EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__S3_ttt.exit

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="468" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_Z14array_3d_to_1dILt29ELt29ELt32ELt800EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__S3_ttt.exit:0 %i_3 = phi i7 %add_ln144, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i, i7 0, void %_Z14array_3d_to_1dILt29ELt29ELt32ELt800EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__S3_ttt.exit.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="469" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z14array_3d_to_1dILt29ELt29ELt32ELt800EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__S3_ttt.exit:1 %add_ln144 = add i7 %i_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="470" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z14array_3d_to_1dILt29ELt29ELt32ELt800EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__S3_ttt.exit:2 %icmp_ln144 = icmp_eq  i7 %i_3, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="471" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z14array_3d_to_1dILt29ELt29ELt32ELt800EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__S3_ttt.exit:3 %empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="472" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14array_3d_to_1dILt29ELt29ELt32ELt800EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__S3_ttt.exit:4 %br_ln144 = br i1 %icmp_ln144, void %.split19, void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="473" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="64" op_0_bw="7">
<![CDATA[
.split19:0 %zext_ln144 = zext i7 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="474" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:3 %layer_9_bias_V_addr = getelementptr i14 %layer_9_bias_V, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="layer_9_bias_V_addr"/></StgValue>
</operation>

<operation id="475" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="14" op_0_bw="6">
<![CDATA[
.split19:4 %output_sum_V = load i6 %layer_9_bias_V_addr

]]></Node>
<StgValue><ssdm name="output_sum_V"/></StgValue>
</operation>

<operation id="476" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:0 %dense_output_b_V_load = load i20 0

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load"/></StgValue>
</operation>

<operation id="477" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:2 %dense_output_b_V_load_1 = load i20 1

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="478" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="16" op_0_bw="7">
<![CDATA[
.split19:1 %zext_ln144_1 = zext i7 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln144_1"/></StgValue>
</operation>

<operation id="479" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split19:2 %specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="480" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="14" op_0_bw="6">
<![CDATA[
.split19:4 %output_sum_V = load i6 %layer_9_bias_V_addr

]]></Node>
<StgValue><ssdm name="output_sum_V"/></StgValue>
</operation>

<operation id="481" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="21" op_0_bw="14">
<![CDATA[
.split19:5 %sext_ln147 = sext i14 %output_sum_V

]]></Node>
<StgValue><ssdm name="sext_ln147"/></StgValue>
</operation>

<operation id="482" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0">
<![CDATA[
.split19:6 %br_ln148 = br void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="483" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:0 %ii_2 = phi i10 0, void %.split19, i10 %ii_3, void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split

]]></Node>
<StgValue><ssdm name="ii_2"/></StgValue>
</operation>

<operation id="484" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:2 %ii_3 = add i10 %ii_2, i10 1

]]></Node>
<StgValue><ssdm name="ii_3"/></StgValue>
</operation>

<operation id="485" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:4 %icmp_ln148 = icmp_eq  i10 %ii_2, i10 800

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="486" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:6 %br_ln148 = br i1 %icmp_ln148, void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="487" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:1 %zext_ln150 = zext i10 %ii_2

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="488" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:2 %tmp_85 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %ii_2, i6 0

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="489" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:3 %add_ln1118 = add i16 %tmp_85, i16 %zext_ln144_1

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="490" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:4 %zext_ln1118 = zext i16 %add_ln1118

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="491" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:5 %layer_9_weights_V_addr = getelementptr i17 %layer_9_weights_V, i64 0, i64 %zext_ln1118

]]></Node>
<StgValue><ssdm name="layer_9_weights_V_addr"/></StgValue>
</operation>

<operation id="492" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="10" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:6 %dense_output_a_V_addr = getelementptr i21 %dense_output_a_V, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="dense_output_a_V_addr"/></StgValue>
</operation>

<operation id="493" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="21" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:7 %r_V = load i10 %dense_output_a_V_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="494" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:9 %layer_9_weights_V_load = load i16 %layer_9_weights_V_addr

]]></Node>
<StgValue><ssdm name="layer_9_weights_V_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="495" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="21" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:7 %r_V = load i10 %dense_output_a_V_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="496" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="37" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:8 %sext_ln1192_3 = sext i21 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="497" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:9 %layer_9_weights_V_load = load i16 %layer_9_weights_V_addr

]]></Node>
<StgValue><ssdm name="layer_9_weights_V_load"/></StgValue>
</operation>

<operation id="498" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="37" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:10 %sext_ln1192_4 = sext i17 %layer_9_weights_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="499" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:11 %mul_ln1192 = mul i37 %sext_ln1192_4, i37 %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="500" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %output_sum_V_6 = phi i21 %sext_ln147, void %.split19, i21 %output_sum_V_3, void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split

]]></Node>
<StgValue><ssdm name="output_sum_V_6"/></StgValue>
</operation>

<operation id="501" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="502" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:5 %empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="503" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:11 %mul_ln1192 = mul i37 %sext_ln1192_4, i37 %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="504" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:11 %mul_ln1192 = mul i37 %sext_ln1192_4, i37 %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="505" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:12 %lhs_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_V_6, i16 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="506" st_id="56" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:13 %ret_V = add i37 %lhs_1, i37 %mul_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="507" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:0 %specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln147"/></StgValue>
</operation>

<operation id="508" st_id="57" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:13 %ret_V = add i37 %lhs_1, i37 %mul_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="509" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:14 %output_sum_V_3 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %ret_V, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="output_sum_V_3"/></StgValue>
</operation>

<operation id="510" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:15 %br_ln0 = br void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="511" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="20" op_0_bw="21">
<![CDATA[
_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i:0 %empty_55 = trunc i21 %output_sum_V_6

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="512" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="6" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i:1 %dense_output_b_V_addr = getelementptr i20 %dense_output_b_V, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="dense_output_b_V_addr"/></StgValue>
</operation>

<operation id="513" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i:2 %tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %output_sum_V_6, i32 20

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="514" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i:3 %select_ln8 = select i1 %tmp_132, i20 0, i20 %empty_55

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="515" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="20" op_1_bw="6">
<![CDATA[
_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i:4 %store_ln8 = store i20 %select_ln8, i6 %dense_output_b_V_addr

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="516" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0">
<![CDATA[
_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i:5 %br_ln0 = br void %_Z14array_3d_to_1dILt29ELt29ELt32ELt800EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__S3_ttt.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="517" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:0 %dense_output_b_V_load = load i20 0

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load"/></StgValue>
</operation>

<operation id="518" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:2 %dense_output_b_V_load_1 = load i20 1

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_1"/></StgValue>
</operation>

<operation id="519" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:4 %dense_output_b_V_load_2 = load i20 2

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_2"/></StgValue>
</operation>

<operation id="520" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:6 %dense_output_b_V_load_3 = load i20 3

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="521" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:4 %dense_output_b_V_load_2 = load i20 2

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_2"/></StgValue>
</operation>

<operation id="522" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:6 %dense_output_b_V_load_3 = load i20 3

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_3"/></StgValue>
</operation>

<operation id="523" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:8 %dense_output_b_V_load_4 = load i20 4

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_4"/></StgValue>
</operation>

<operation id="524" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:10 %dense_output_b_V_load_5 = load i20 5

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_5"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="525" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:8 %dense_output_b_V_load_4 = load i20 4

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_4"/></StgValue>
</operation>

<operation id="526" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:10 %dense_output_b_V_load_5 = load i20 5

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_5"/></StgValue>
</operation>

<operation id="527" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:12 %dense_output_b_V_load_6 = load i20 6

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_6"/></StgValue>
</operation>

<operation id="528" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:14 %dense_output_b_V_load_7 = load i20 7

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_7"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="529" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:12 %dense_output_b_V_load_6 = load i20 6

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_6"/></StgValue>
</operation>

<operation id="530" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:14 %dense_output_b_V_load_7 = load i20 7

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_7"/></StgValue>
</operation>

<operation id="531" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:16 %dense_output_b_V_load_8 = load i20 8

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_8"/></StgValue>
</operation>

<operation id="532" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:18 %dense_output_b_V_load_9 = load i20 9

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_9"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="533" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:16 %dense_output_b_V_load_8 = load i20 8

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_8"/></StgValue>
</operation>

<operation id="534" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:18 %dense_output_b_V_load_9 = load i20 9

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_9"/></StgValue>
</operation>

<operation id="535" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:20 %dense_output_b_V_load_10 = load i20 10

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_10"/></StgValue>
</operation>

<operation id="536" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:22 %dense_output_b_V_load_11 = load i20 11

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_11"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="537" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:20 %dense_output_b_V_load_10 = load i20 10

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_10"/></StgValue>
</operation>

<operation id="538" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:22 %dense_output_b_V_load_11 = load i20 11

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_11"/></StgValue>
</operation>

<operation id="539" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:24 %dense_output_b_V_load_12 = load i20 12

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_12"/></StgValue>
</operation>

<operation id="540" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:26 %dense_output_b_V_load_13 = load i20 13

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_13"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="541" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:24 %dense_output_b_V_load_12 = load i20 12

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_12"/></StgValue>
</operation>

<operation id="542" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:26 %dense_output_b_V_load_13 = load i20 13

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_13"/></StgValue>
</operation>

<operation id="543" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:28 %dense_output_b_V_load_14 = load i20 14

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_14"/></StgValue>
</operation>

<operation id="544" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:30 %dense_output_b_V_load_15 = load i20 15

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_15"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="545" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:28 %dense_output_b_V_load_14 = load i20 14

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_14"/></StgValue>
</operation>

<operation id="546" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:30 %dense_output_b_V_load_15 = load i20 15

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_15"/></StgValue>
</operation>

<operation id="547" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:32 %dense_output_b_V_load_16 = load i20 16

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_16"/></StgValue>
</operation>

<operation id="548" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:34 %dense_output_b_V_load_17 = load i20 17

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_17"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="549" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:32 %dense_output_b_V_load_16 = load i20 16

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_16"/></StgValue>
</operation>

<operation id="550" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:34 %dense_output_b_V_load_17 = load i20 17

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_17"/></StgValue>
</operation>

<operation id="551" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:36 %dense_output_b_V_load_18 = load i20 18

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_18"/></StgValue>
</operation>

<operation id="552" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:38 %dense_output_b_V_load_19 = load i20 19

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_19"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="553" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:36 %dense_output_b_V_load_18 = load i20 18

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_18"/></StgValue>
</operation>

<operation id="554" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:38 %dense_output_b_V_load_19 = load i20 19

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_19"/></StgValue>
</operation>

<operation id="555" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:40 %dense_output_b_V_load_20 = load i20 20

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_20"/></StgValue>
</operation>

<operation id="556" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:42 %dense_output_b_V_load_21 = load i20 21

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_21"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="557" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:40 %dense_output_b_V_load_20 = load i20 20

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_20"/></StgValue>
</operation>

<operation id="558" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:42 %dense_output_b_V_load_21 = load i20 21

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_21"/></StgValue>
</operation>

<operation id="559" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:44 %dense_output_b_V_load_22 = load i20 22

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_22"/></StgValue>
</operation>

<operation id="560" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:46 %dense_output_b_V_load_23 = load i20 23

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_23"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="561" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:44 %dense_output_b_V_load_22 = load i20 22

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_22"/></StgValue>
</operation>

<operation id="562" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:46 %dense_output_b_V_load_23 = load i20 23

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_23"/></StgValue>
</operation>

<operation id="563" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:48 %dense_output_b_V_load_24 = load i20 24

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_24"/></StgValue>
</operation>

<operation id="564" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:50 %dense_output_b_V_load_25 = load i20 25

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_25"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="565" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:48 %dense_output_b_V_load_24 = load i20 24

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_24"/></StgValue>
</operation>

<operation id="566" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:50 %dense_output_b_V_load_25 = load i20 25

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_25"/></StgValue>
</operation>

<operation id="567" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:52 %dense_output_b_V_load_26 = load i20 26

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_26"/></StgValue>
</operation>

<operation id="568" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:54 %dense_output_b_V_load_27 = load i20 27

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_27"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="569" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:52 %dense_output_b_V_load_26 = load i20 26

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_26"/></StgValue>
</operation>

<operation id="570" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:54 %dense_output_b_V_load_27 = load i20 27

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_27"/></StgValue>
</operation>

<operation id="571" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:56 %dense_output_b_V_load_28 = load i20 28

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_28"/></StgValue>
</operation>

<operation id="572" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:58 %dense_output_b_V_load_29 = load i20 29

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_29"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="573" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:56 %dense_output_b_V_load_28 = load i20 28

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_28"/></StgValue>
</operation>

<operation id="574" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:58 %dense_output_b_V_load_29 = load i20 29

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_29"/></StgValue>
</operation>

<operation id="575" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:60 %dense_output_b_V_load_30 = load i20 30

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_30"/></StgValue>
</operation>

<operation id="576" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:62 %dense_output_b_V_load_31 = load i20 31

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_31"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="577" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:60 %dense_output_b_V_load_30 = load i20 30

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_30"/></StgValue>
</operation>

<operation id="578" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:62 %dense_output_b_V_load_31 = load i20 31

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_31"/></StgValue>
</operation>

<operation id="579" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:64 %dense_output_b_V_load_32 = load i20 32

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_32"/></StgValue>
</operation>

<operation id="580" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:66 %dense_output_b_V_load_33 = load i20 33

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_33"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="581" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:64 %dense_output_b_V_load_32 = load i20 32

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_32"/></StgValue>
</operation>

<operation id="582" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:66 %dense_output_b_V_load_33 = load i20 33

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_33"/></StgValue>
</operation>

<operation id="583" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:68 %dense_output_b_V_load_34 = load i20 34

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_34"/></StgValue>
</operation>

<operation id="584" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:70 %dense_output_b_V_load_35 = load i20 35

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_35"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="585" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:68 %dense_output_b_V_load_34 = load i20 34

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_34"/></StgValue>
</operation>

<operation id="586" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:70 %dense_output_b_V_load_35 = load i20 35

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_35"/></StgValue>
</operation>

<operation id="587" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:72 %dense_output_b_V_load_36 = load i20 36

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_36"/></StgValue>
</operation>

<operation id="588" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:74 %dense_output_b_V_load_37 = load i20 37

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_37"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="589" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:72 %dense_output_b_V_load_36 = load i20 36

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_36"/></StgValue>
</operation>

<operation id="590" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:74 %dense_output_b_V_load_37 = load i20 37

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_37"/></StgValue>
</operation>

<operation id="591" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:76 %dense_output_b_V_load_38 = load i20 38

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_38"/></StgValue>
</operation>

<operation id="592" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:78 %dense_output_b_V_load_39 = load i20 39

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_39"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="593" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:76 %dense_output_b_V_load_38 = load i20 38

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_38"/></StgValue>
</operation>

<operation id="594" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:78 %dense_output_b_V_load_39 = load i20 39

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_39"/></StgValue>
</operation>

<operation id="595" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:80 %dense_output_b_V_load_40 = load i20 40

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_40"/></StgValue>
</operation>

<operation id="596" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:82 %dense_output_b_V_load_41 = load i20 41

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_41"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="597" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:80 %dense_output_b_V_load_40 = load i20 40

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_40"/></StgValue>
</operation>

<operation id="598" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:82 %dense_output_b_V_load_41 = load i20 41

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_41"/></StgValue>
</operation>

<operation id="599" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:84 %dense_output_b_V_load_42 = load i20 42

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_42"/></StgValue>
</operation>

<operation id="600" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:86 %dense_output_b_V_load_43 = load i20 43

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_43"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="601" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:84 %dense_output_b_V_load_42 = load i20 42

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_42"/></StgValue>
</operation>

<operation id="602" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:86 %dense_output_b_V_load_43 = load i20 43

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_43"/></StgValue>
</operation>

<operation id="603" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:88 %dense_output_b_V_load_44 = load i20 44

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_44"/></StgValue>
</operation>

<operation id="604" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:90 %dense_output_b_V_load_45 = load i20 45

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_45"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="605" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:88 %dense_output_b_V_load_44 = load i20 44

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_44"/></StgValue>
</operation>

<operation id="606" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:90 %dense_output_b_V_load_45 = load i20 45

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_45"/></StgValue>
</operation>

<operation id="607" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:92 %dense_output_b_V_load_46 = load i20 46

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_46"/></StgValue>
</operation>

<operation id="608" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:94 %dense_output_b_V_load_47 = load i20 47

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_47"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="609" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:92 %dense_output_b_V_load_46 = load i20 46

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_46"/></StgValue>
</operation>

<operation id="610" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:94 %dense_output_b_V_load_47 = load i20 47

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_47"/></StgValue>
</operation>

<operation id="611" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:96 %dense_output_b_V_load_48 = load i20 48

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_48"/></StgValue>
</operation>

<operation id="612" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:98 %dense_output_b_V_load_49 = load i20 49

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_49"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="613" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:96 %dense_output_b_V_load_48 = load i20 48

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_48"/></StgValue>
</operation>

<operation id="614" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:98 %dense_output_b_V_load_49 = load i20 49

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_49"/></StgValue>
</operation>

<operation id="615" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:100 %dense_output_b_V_load_50 = load i20 50

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_50"/></StgValue>
</operation>

<operation id="616" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:102 %dense_output_b_V_load_51 = load i20 51

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_51"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="617" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:100 %dense_output_b_V_load_50 = load i20 50

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_50"/></StgValue>
</operation>

<operation id="618" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:102 %dense_output_b_V_load_51 = load i20 51

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_51"/></StgValue>
</operation>

<operation id="619" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:104 %dense_output_b_V_load_52 = load i20 52

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_52"/></StgValue>
</operation>

<operation id="620" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:106 %dense_output_b_V_load_53 = load i20 53

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_53"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="621" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:104 %dense_output_b_V_load_52 = load i20 52

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_52"/></StgValue>
</operation>

<operation id="622" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:106 %dense_output_b_V_load_53 = load i20 53

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_53"/></StgValue>
</operation>

<operation id="623" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:108 %dense_output_b_V_load_54 = load i20 54

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_54"/></StgValue>
</operation>

<operation id="624" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:110 %dense_output_b_V_load_55 = load i20 55

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_55"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="625" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:108 %dense_output_b_V_load_54 = load i20 54

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_54"/></StgValue>
</operation>

<operation id="626" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:110 %dense_output_b_V_load_55 = load i20 55

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_55"/></StgValue>
</operation>

<operation id="627" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:112 %dense_output_b_V_load_56 = load i20 56

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_56"/></StgValue>
</operation>

<operation id="628" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:114 %dense_output_b_V_load_57 = load i20 57

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_57"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="629" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:112 %dense_output_b_V_load_56 = load i20 56

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_56"/></StgValue>
</operation>

<operation id="630" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:114 %dense_output_b_V_load_57 = load i20 57

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_57"/></StgValue>
</operation>

<operation id="631" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:116 %dense_output_b_V_load_58 = load i20 58

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_58"/></StgValue>
</operation>

<operation id="632" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:118 %dense_output_b_V_load_59 = load i20 59

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_59"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="633" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:116 %dense_output_b_V_load_58 = load i20 58

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_58"/></StgValue>
</operation>

<operation id="634" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:118 %dense_output_b_V_load_59 = load i20 59

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_59"/></StgValue>
</operation>

<operation id="635" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:120 %dense_output_b_V_load_60 = load i20 60

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_60"/></StgValue>
</operation>

<operation id="636" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:122 %dense_output_b_V_load_61 = load i20 61

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_61"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="637" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:120 %dense_output_b_V_load_60 = load i20 60

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_60"/></StgValue>
</operation>

<operation id="638" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:122 %dense_output_b_V_load_61 = load i20 61

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_61"/></StgValue>
</operation>

<operation id="639" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:124 %dense_output_b_V_load_62 = load i20 62

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_62"/></StgValue>
</operation>

<operation id="640" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:126 %dense_output_b_V_load_63 = load i20 63

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_63"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="641" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:1 %zext_ln1116 = zext i20 %dense_output_b_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="642" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:3 %zext_ln1116_1 = zext i20 %dense_output_b_V_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="643" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:5 %zext_ln1116_2 = zext i20 %dense_output_b_V_load_2

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="644" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:7 %zext_ln1116_3 = zext i20 %dense_output_b_V_load_3

]]></Node>
<StgValue><ssdm name="zext_ln1116_3"/></StgValue>
</operation>

<operation id="645" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:9 %zext_ln1116_4 = zext i20 %dense_output_b_V_load_4

]]></Node>
<StgValue><ssdm name="zext_ln1116_4"/></StgValue>
</operation>

<operation id="646" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:11 %zext_ln1116_5 = zext i20 %dense_output_b_V_load_5

]]></Node>
<StgValue><ssdm name="zext_ln1116_5"/></StgValue>
</operation>

<operation id="647" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:13 %zext_ln1116_6 = zext i20 %dense_output_b_V_load_6

]]></Node>
<StgValue><ssdm name="zext_ln1116_6"/></StgValue>
</operation>

<operation id="648" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:15 %zext_ln1116_7 = zext i20 %dense_output_b_V_load_7

]]></Node>
<StgValue><ssdm name="zext_ln1116_7"/></StgValue>
</operation>

<operation id="649" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:17 %zext_ln1116_8 = zext i20 %dense_output_b_V_load_8

]]></Node>
<StgValue><ssdm name="zext_ln1116_8"/></StgValue>
</operation>

<operation id="650" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:19 %zext_ln1116_9 = zext i20 %dense_output_b_V_load_9

]]></Node>
<StgValue><ssdm name="zext_ln1116_9"/></StgValue>
</operation>

<operation id="651" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:21 %zext_ln1116_10 = zext i20 %dense_output_b_V_load_10

]]></Node>
<StgValue><ssdm name="zext_ln1116_10"/></StgValue>
</operation>

<operation id="652" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:23 %zext_ln1116_11 = zext i20 %dense_output_b_V_load_11

]]></Node>
<StgValue><ssdm name="zext_ln1116_11"/></StgValue>
</operation>

<operation id="653" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:25 %zext_ln1116_12 = zext i20 %dense_output_b_V_load_12

]]></Node>
<StgValue><ssdm name="zext_ln1116_12"/></StgValue>
</operation>

<operation id="654" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:27 %zext_ln1116_13 = zext i20 %dense_output_b_V_load_13

]]></Node>
<StgValue><ssdm name="zext_ln1116_13"/></StgValue>
</operation>

<operation id="655" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:29 %zext_ln1116_14 = zext i20 %dense_output_b_V_load_14

]]></Node>
<StgValue><ssdm name="zext_ln1116_14"/></StgValue>
</operation>

<operation id="656" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:31 %zext_ln1116_15 = zext i20 %dense_output_b_V_load_15

]]></Node>
<StgValue><ssdm name="zext_ln1116_15"/></StgValue>
</operation>

<operation id="657" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:33 %zext_ln1116_16 = zext i20 %dense_output_b_V_load_16

]]></Node>
<StgValue><ssdm name="zext_ln1116_16"/></StgValue>
</operation>

<operation id="658" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:35 %zext_ln1116_17 = zext i20 %dense_output_b_V_load_17

]]></Node>
<StgValue><ssdm name="zext_ln1116_17"/></StgValue>
</operation>

<operation id="659" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:37 %zext_ln1116_18 = zext i20 %dense_output_b_V_load_18

]]></Node>
<StgValue><ssdm name="zext_ln1116_18"/></StgValue>
</operation>

<operation id="660" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:39 %zext_ln1116_19 = zext i20 %dense_output_b_V_load_19

]]></Node>
<StgValue><ssdm name="zext_ln1116_19"/></StgValue>
</operation>

<operation id="661" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:41 %zext_ln1116_20 = zext i20 %dense_output_b_V_load_20

]]></Node>
<StgValue><ssdm name="zext_ln1116_20"/></StgValue>
</operation>

<operation id="662" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:43 %zext_ln1116_21 = zext i20 %dense_output_b_V_load_21

]]></Node>
<StgValue><ssdm name="zext_ln1116_21"/></StgValue>
</operation>

<operation id="663" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:45 %zext_ln1116_22 = zext i20 %dense_output_b_V_load_22

]]></Node>
<StgValue><ssdm name="zext_ln1116_22"/></StgValue>
</operation>

<operation id="664" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:47 %zext_ln1116_23 = zext i20 %dense_output_b_V_load_23

]]></Node>
<StgValue><ssdm name="zext_ln1116_23"/></StgValue>
</operation>

<operation id="665" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:49 %zext_ln1116_24 = zext i20 %dense_output_b_V_load_24

]]></Node>
<StgValue><ssdm name="zext_ln1116_24"/></StgValue>
</operation>

<operation id="666" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:51 %zext_ln1116_25 = zext i20 %dense_output_b_V_load_25

]]></Node>
<StgValue><ssdm name="zext_ln1116_25"/></StgValue>
</operation>

<operation id="667" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:53 %zext_ln1116_26 = zext i20 %dense_output_b_V_load_26

]]></Node>
<StgValue><ssdm name="zext_ln1116_26"/></StgValue>
</operation>

<operation id="668" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:55 %zext_ln1116_27 = zext i20 %dense_output_b_V_load_27

]]></Node>
<StgValue><ssdm name="zext_ln1116_27"/></StgValue>
</operation>

<operation id="669" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:57 %zext_ln1116_28 = zext i20 %dense_output_b_V_load_28

]]></Node>
<StgValue><ssdm name="zext_ln1116_28"/></StgValue>
</operation>

<operation id="670" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:59 %zext_ln1116_29 = zext i20 %dense_output_b_V_load_29

]]></Node>
<StgValue><ssdm name="zext_ln1116_29"/></StgValue>
</operation>

<operation id="671" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:61 %zext_ln1116_30 = zext i20 %dense_output_b_V_load_30

]]></Node>
<StgValue><ssdm name="zext_ln1116_30"/></StgValue>
</operation>

<operation id="672" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:63 %zext_ln1116_31 = zext i20 %dense_output_b_V_load_31

]]></Node>
<StgValue><ssdm name="zext_ln1116_31"/></StgValue>
</operation>

<operation id="673" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:65 %zext_ln1116_32 = zext i20 %dense_output_b_V_load_32

]]></Node>
<StgValue><ssdm name="zext_ln1116_32"/></StgValue>
</operation>

<operation id="674" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:67 %zext_ln1116_33 = zext i20 %dense_output_b_V_load_33

]]></Node>
<StgValue><ssdm name="zext_ln1116_33"/></StgValue>
</operation>

<operation id="675" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:69 %zext_ln1116_34 = zext i20 %dense_output_b_V_load_34

]]></Node>
<StgValue><ssdm name="zext_ln1116_34"/></StgValue>
</operation>

<operation id="676" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:71 %zext_ln1116_35 = zext i20 %dense_output_b_V_load_35

]]></Node>
<StgValue><ssdm name="zext_ln1116_35"/></StgValue>
</operation>

<operation id="677" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:73 %zext_ln1116_36 = zext i20 %dense_output_b_V_load_36

]]></Node>
<StgValue><ssdm name="zext_ln1116_36"/></StgValue>
</operation>

<operation id="678" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:75 %zext_ln1116_37 = zext i20 %dense_output_b_V_load_37

]]></Node>
<StgValue><ssdm name="zext_ln1116_37"/></StgValue>
</operation>

<operation id="679" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:77 %zext_ln1116_38 = zext i20 %dense_output_b_V_load_38

]]></Node>
<StgValue><ssdm name="zext_ln1116_38"/></StgValue>
</operation>

<operation id="680" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:79 %zext_ln1116_39 = zext i20 %dense_output_b_V_load_39

]]></Node>
<StgValue><ssdm name="zext_ln1116_39"/></StgValue>
</operation>

<operation id="681" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:81 %zext_ln1116_40 = zext i20 %dense_output_b_V_load_40

]]></Node>
<StgValue><ssdm name="zext_ln1116_40"/></StgValue>
</operation>

<operation id="682" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:83 %zext_ln1116_41 = zext i20 %dense_output_b_V_load_41

]]></Node>
<StgValue><ssdm name="zext_ln1116_41"/></StgValue>
</operation>

<operation id="683" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:85 %zext_ln1116_42 = zext i20 %dense_output_b_V_load_42

]]></Node>
<StgValue><ssdm name="zext_ln1116_42"/></StgValue>
</operation>

<operation id="684" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:87 %zext_ln1116_43 = zext i20 %dense_output_b_V_load_43

]]></Node>
<StgValue><ssdm name="zext_ln1116_43"/></StgValue>
</operation>

<operation id="685" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:89 %zext_ln1116_44 = zext i20 %dense_output_b_V_load_44

]]></Node>
<StgValue><ssdm name="zext_ln1116_44"/></StgValue>
</operation>

<operation id="686" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:91 %zext_ln1116_45 = zext i20 %dense_output_b_V_load_45

]]></Node>
<StgValue><ssdm name="zext_ln1116_45"/></StgValue>
</operation>

<operation id="687" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:93 %zext_ln1116_46 = zext i20 %dense_output_b_V_load_46

]]></Node>
<StgValue><ssdm name="zext_ln1116_46"/></StgValue>
</operation>

<operation id="688" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:95 %zext_ln1116_47 = zext i20 %dense_output_b_V_load_47

]]></Node>
<StgValue><ssdm name="zext_ln1116_47"/></StgValue>
</operation>

<operation id="689" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:97 %zext_ln1116_48 = zext i20 %dense_output_b_V_load_48

]]></Node>
<StgValue><ssdm name="zext_ln1116_48"/></StgValue>
</operation>

<operation id="690" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:99 %zext_ln1116_49 = zext i20 %dense_output_b_V_load_49

]]></Node>
<StgValue><ssdm name="zext_ln1116_49"/></StgValue>
</operation>

<operation id="691" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:101 %zext_ln1116_50 = zext i20 %dense_output_b_V_load_50

]]></Node>
<StgValue><ssdm name="zext_ln1116_50"/></StgValue>
</operation>

<operation id="692" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:103 %zext_ln1116_51 = zext i20 %dense_output_b_V_load_51

]]></Node>
<StgValue><ssdm name="zext_ln1116_51"/></StgValue>
</operation>

<operation id="693" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:105 %zext_ln1116_52 = zext i20 %dense_output_b_V_load_52

]]></Node>
<StgValue><ssdm name="zext_ln1116_52"/></StgValue>
</operation>

<operation id="694" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:107 %zext_ln1116_53 = zext i20 %dense_output_b_V_load_53

]]></Node>
<StgValue><ssdm name="zext_ln1116_53"/></StgValue>
</operation>

<operation id="695" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:109 %zext_ln1116_54 = zext i20 %dense_output_b_V_load_54

]]></Node>
<StgValue><ssdm name="zext_ln1116_54"/></StgValue>
</operation>

<operation id="696" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:111 %zext_ln1116_55 = zext i20 %dense_output_b_V_load_55

]]></Node>
<StgValue><ssdm name="zext_ln1116_55"/></StgValue>
</operation>

<operation id="697" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:113 %zext_ln1116_56 = zext i20 %dense_output_b_V_load_56

]]></Node>
<StgValue><ssdm name="zext_ln1116_56"/></StgValue>
</operation>

<operation id="698" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:115 %zext_ln1116_57 = zext i20 %dense_output_b_V_load_57

]]></Node>
<StgValue><ssdm name="zext_ln1116_57"/></StgValue>
</operation>

<operation id="699" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:117 %zext_ln1116_58 = zext i20 %dense_output_b_V_load_58

]]></Node>
<StgValue><ssdm name="zext_ln1116_58"/></StgValue>
</operation>

<operation id="700" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:119 %zext_ln1116_59 = zext i20 %dense_output_b_V_load_59

]]></Node>
<StgValue><ssdm name="zext_ln1116_59"/></StgValue>
</operation>

<operation id="701" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:121 %zext_ln1116_60 = zext i20 %dense_output_b_V_load_60

]]></Node>
<StgValue><ssdm name="zext_ln1116_60"/></StgValue>
</operation>

<operation id="702" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:123 %zext_ln1116_61 = zext i20 %dense_output_b_V_load_61

]]></Node>
<StgValue><ssdm name="zext_ln1116_61"/></StgValue>
</operation>

<operation id="703" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:124 %dense_output_b_V_load_62 = load i20 62

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_62"/></StgValue>
</operation>

<operation id="704" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:125 %zext_ln1116_62 = zext i20 %dense_output_b_V_load_62

]]></Node>
<StgValue><ssdm name="zext_ln1116_62"/></StgValue>
</operation>

<operation id="705" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:126 %dense_output_b_V_load_63 = load i20 63

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_63"/></StgValue>
</operation>

<operation id="706" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:127 %sext_ln1116_63_cast = zext i20 %dense_output_b_V_load_63

]]></Node>
<StgValue><ssdm name="sext_ln1116_63_cast"/></StgValue>
</operation>

<operation id="707" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="0">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:128 %br_ln0 = br void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="708" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:0 %i_4 = phi i6 %add_ln144_1, void %.split15, i6 0, void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="709" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:1 %add_ln144_1 = add i6 %i_4, i6 1

]]></Node>
<StgValue><ssdm name="add_ln144_1"/></StgValue>
</operation>

<operation id="710" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="711" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:3 %icmp_ln144_1 = icmp_eq  i6 %i_4, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln144_1"/></StgValue>
</operation>

<operation id="712" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:4 %empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="713" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:5 %br_ln144 = br i1 %icmp_ln144_1, void %.split15, void %_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="714" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="6">
<![CDATA[
.split15:0 %i_4_cast = zext i6 %i_4

]]></Node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="715" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:4 %layer_10_weights_V_0_addr = getelementptr i16 %layer_10_weights_V_0, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_0_addr"/></StgValue>
</operation>

<operation id="716" st_id="91" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="16" op_0_bw="5">
<![CDATA[
.split15:5 %layer_10_weights_V_0_load = load i5 %layer_10_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_0_load"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="717" st_id="92" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="16" op_0_bw="5">
<![CDATA[
.split15:5 %layer_10_weights_V_0_load = load i5 %layer_10_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_0_load"/></StgValue>
</operation>

<operation id="718" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="36" op_0_bw="16">
<![CDATA[
.split15:6 %sext_ln1118 = sext i16 %layer_10_weights_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="719" st_id="92" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:7 %mul_ln1118 = mul i36 %sext_ln1118, i36 %zext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="720" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:12 %layer_10_weights_V_1_addr = getelementptr i16 %layer_10_weights_V_1, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_1_addr"/></StgValue>
</operation>

<operation id="721" st_id="92" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="5">
<![CDATA[
.split15:13 %layer_10_weights_V_1_load = load i5 %layer_10_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_1_load"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="722" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:2 %layer_10_bias_V_addr = getelementptr i14 %layer_10_bias_V, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_bias_V_addr"/></StgValue>
</operation>

<operation id="723" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="14" op_0_bw="5">
<![CDATA[
.split15:3 %output_sum_V_1 = load i5 %layer_10_bias_V_addr

]]></Node>
<StgValue><ssdm name="output_sum_V_1"/></StgValue>
</operation>

<operation id="724" st_id="93" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:7 %mul_ln1118 = mul i36 %sext_ln1118, i36 %zext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="725" st_id="93" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="5">
<![CDATA[
.split15:13 %layer_10_weights_V_1_load = load i5 %layer_10_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_1_load"/></StgValue>
</operation>

<operation id="726" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="36" op_0_bw="16">
<![CDATA[
.split15:14 %sext_ln1118_1 = sext i16 %layer_10_weights_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="727" st_id="93" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:15 %mul_ln1118_1 = mul i36 %sext_ln1118_1, i36 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="728" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:20 %layer_10_weights_V_2_addr = getelementptr i16 %layer_10_weights_V_2, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_2_addr"/></StgValue>
</operation>

<operation id="729" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="16" op_0_bw="5">
<![CDATA[
.split15:21 %layer_10_weights_V_2_load = load i5 %layer_10_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_2_load"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="730" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="14" op_0_bw="5">
<![CDATA[
.split15:3 %output_sum_V_1 = load i5 %layer_10_bias_V_addr

]]></Node>
<StgValue><ssdm name="output_sum_V_1"/></StgValue>
</operation>

<operation id="731" st_id="94" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:7 %mul_ln1118 = mul i36 %sext_ln1118, i36 %zext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="732" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="30" op_0_bw="30" op_1_bw="14" op_2_bw="16">
<![CDATA[
.split15:8 %shl_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i14.i16, i14 %output_sum_V_1, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="733" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="36" op_0_bw="30">
<![CDATA[
.split15:9 %sext_ln703 = sext i30 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="734" st_id="94" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:10 %add_ln1192 = add i36 %sext_ln703, i36 %mul_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="735" st_id="94" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:15 %mul_ln1118_1 = mul i36 %sext_ln1118_1, i36 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="736" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="16" op_0_bw="5">
<![CDATA[
.split15:21 %layer_10_weights_V_2_load = load i5 %layer_10_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_2_load"/></StgValue>
</operation>

<operation id="737" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="36" op_0_bw="16">
<![CDATA[
.split15:22 %sext_ln1118_2 = sext i16 %layer_10_weights_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="738" st_id="94" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:23 %mul_ln1118_2 = mul i36 %sext_ln1118_2, i36 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="739" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:28 %layer_10_weights_V_3_addr = getelementptr i15 %layer_10_weights_V_3, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_3_addr"/></StgValue>
</operation>

<operation id="740" st_id="94" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="15" op_0_bw="5">
<![CDATA[
.split15:29 %layer_10_weights_V_3_load = load i5 %layer_10_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_3_load"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="741" st_id="95" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:10 %add_ln1192 = add i36 %sext_ln703, i36 %mul_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="742" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="20" op_0_bw="20" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:11 %trunc_ln8 = partselect i20 @_ssdm_op_PartSelect.i20.i36.i32.i32, i36 %add_ln1192, i32 16, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="743" st_id="95" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:15 %mul_ln1118_1 = mul i36 %sext_ln1118_1, i36 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="744" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="36" op_0_bw="36" op_1_bw="20" op_2_bw="16">
<![CDATA[
.split15:16 %tmp_18 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i20.i16, i20 %trunc_ln8, i16 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="745" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="37" op_0_bw="36">
<![CDATA[
.split15:17 %sext_ln728_2 = sext i36 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="746" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="37" op_0_bw="36">
<![CDATA[
.split15:18 %sext_ln703_1 = sext i36 %mul_ln1118_1

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="747" st_id="95" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:19 %add_ln1192_1 = add i37 %sext_ln728_2, i37 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="748" st_id="95" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:23 %mul_ln1118_2 = mul i36 %sext_ln1118_2, i36 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="749" st_id="95" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="15" op_0_bw="5">
<![CDATA[
.split15:29 %layer_10_weights_V_3_load = load i5 %layer_10_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_3_load"/></StgValue>
</operation>

<operation id="750" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="35" op_0_bw="15">
<![CDATA[
.split15:30 %sext_ln1118_3 = sext i15 %layer_10_weights_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="751" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:31 %mul_ln1118_3 = mul i35 %sext_ln1118_3, i35 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="752" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:36 %layer_10_weights_V_4_addr = getelementptr i15 %layer_10_weights_V_4, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_4_addr"/></StgValue>
</operation>

<operation id="753" st_id="95" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="15" op_0_bw="5">
<![CDATA[
.split15:37 %layer_10_weights_V_4_load = load i5 %layer_10_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_4_load"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="754" st_id="96" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:19 %add_ln1192_1 = add i37 %sext_ln728_2, i37 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="755" st_id="96" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:23 %mul_ln1118_2 = mul i36 %sext_ln1118_2, i36 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="756" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:24 %tmp_22 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_1, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="757" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:25 %shl_ln728_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_22, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="758" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="37" op_0_bw="36">
<![CDATA[
.split15:26 %sext_ln703_2 = sext i36 %mul_ln1118_2

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="759" st_id="96" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:27 %add_ln1192_2 = add i37 %shl_ln728_2, i37 %sext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="760" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:31 %mul_ln1118_3 = mul i35 %sext_ln1118_3, i35 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="761" st_id="96" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="15" op_0_bw="5">
<![CDATA[
.split15:37 %layer_10_weights_V_4_load = load i5 %layer_10_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_4_load"/></StgValue>
</operation>

<operation id="762" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="35" op_0_bw="15">
<![CDATA[
.split15:38 %sext_ln1118_4 = sext i15 %layer_10_weights_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="763" st_id="96" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:39 %mul_ln1118_4 = mul i35 %sext_ln1118_4, i35 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="764" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:44 %layer_10_weights_V_5_addr = getelementptr i16 %layer_10_weights_V_5, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_5_addr"/></StgValue>
</operation>

<operation id="765" st_id="96" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="5">
<![CDATA[
.split15:45 %layer_10_weights_V_5_load = load i5 %layer_10_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_5_load"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="766" st_id="97" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:27 %add_ln1192_2 = add i37 %shl_ln728_2, i37 %sext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="767" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:31 %mul_ln1118_3 = mul i35 %sext_ln1118_3, i35 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="768" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:32 %tmp_23 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_2, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="769" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:33 %shl_ln728_3 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_23, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="770" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="37" op_0_bw="35">
<![CDATA[
.split15:34 %sext_ln703_3 = sext i35 %mul_ln1118_3

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="771" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:35 %add_ln1192_3 = add i37 %shl_ln728_3, i37 %sext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="772" st_id="97" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:39 %mul_ln1118_4 = mul i35 %sext_ln1118_4, i35 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="773" st_id="97" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="5">
<![CDATA[
.split15:45 %layer_10_weights_V_5_load = load i5 %layer_10_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_5_load"/></StgValue>
</operation>

<operation id="774" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="36" op_0_bw="16">
<![CDATA[
.split15:46 %sext_ln1118_5 = sext i16 %layer_10_weights_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="775" st_id="97" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:47 %mul_ln1118_5 = mul i36 %sext_ln1118_5, i36 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="776" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:52 %layer_10_weights_V_6_addr = getelementptr i16 %layer_10_weights_V_6, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_6_addr"/></StgValue>
</operation>

<operation id="777" st_id="97" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="16" op_0_bw="5">
<![CDATA[
.split15:53 %layer_10_weights_V_6_load = load i5 %layer_10_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_6_load"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="778" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:35 %add_ln1192_3 = add i37 %shl_ln728_3, i37 %sext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="779" st_id="98" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:39 %mul_ln1118_4 = mul i35 %sext_ln1118_4, i35 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="780" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:40 %tmp_24 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_3, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="781" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:41 %shl_ln728_4 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_24, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="782" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="37" op_0_bw="35">
<![CDATA[
.split15:42 %sext_ln703_4 = sext i35 %mul_ln1118_4

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="783" st_id="98" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:43 %add_ln1192_4 = add i37 %shl_ln728_4, i37 %sext_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="784" st_id="98" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:47 %mul_ln1118_5 = mul i36 %sext_ln1118_5, i36 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="785" st_id="98" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="16" op_0_bw="5">
<![CDATA[
.split15:53 %layer_10_weights_V_6_load = load i5 %layer_10_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_6_load"/></StgValue>
</operation>

<operation id="786" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="36" op_0_bw="16">
<![CDATA[
.split15:54 %sext_ln1118_6 = sext i16 %layer_10_weights_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="787" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:55 %mul_ln1118_6 = mul i36 %sext_ln1118_6, i36 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="788" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:60 %layer_10_weights_V_7_addr = getelementptr i15 %layer_10_weights_V_7, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_7_addr"/></StgValue>
</operation>

<operation id="789" st_id="98" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="15" op_0_bw="5">
<![CDATA[
.split15:61 %layer_10_weights_V_7_load = load i5 %layer_10_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_7_load"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="790" st_id="99" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:43 %add_ln1192_4 = add i37 %shl_ln728_4, i37 %sext_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="791" st_id="99" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:47 %mul_ln1118_5 = mul i36 %sext_ln1118_5, i36 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="792" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:48 %tmp_25 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_4, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="793" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:49 %shl_ln728_5 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_25, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="794" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="37" op_0_bw="36">
<![CDATA[
.split15:50 %sext_ln703_5 = sext i36 %mul_ln1118_5

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="795" st_id="99" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:51 %add_ln1192_5 = add i37 %shl_ln728_5, i37 %sext_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="796" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:55 %mul_ln1118_6 = mul i36 %sext_ln1118_6, i36 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="797" st_id="99" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="15" op_0_bw="5">
<![CDATA[
.split15:61 %layer_10_weights_V_7_load = load i5 %layer_10_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_7_load"/></StgValue>
</operation>

<operation id="798" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="35" op_0_bw="15">
<![CDATA[
.split15:62 %sext_ln1118_7 = sext i15 %layer_10_weights_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="799" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:63 %mul_ln1118_7 = mul i35 %sext_ln1118_7, i35 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="800" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:68 %layer_10_weights_V_8_addr = getelementptr i16 %layer_10_weights_V_8, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_8_addr"/></StgValue>
</operation>

<operation id="801" st_id="99" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="16" op_0_bw="5">
<![CDATA[
.split15:69 %layer_10_weights_V_8_load = load i5 %layer_10_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_8_load"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="802" st_id="100" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:51 %add_ln1192_5 = add i37 %shl_ln728_5, i37 %sext_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="803" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:55 %mul_ln1118_6 = mul i36 %sext_ln1118_6, i36 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="804" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:56 %tmp_26 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_5, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="805" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:57 %shl_ln728_6 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_26, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="806" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="37" op_0_bw="36">
<![CDATA[
.split15:58 %sext_ln703_6 = sext i36 %mul_ln1118_6

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="807" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:59 %add_ln1192_6 = add i37 %shl_ln728_6, i37 %sext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="808" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:63 %mul_ln1118_7 = mul i35 %sext_ln1118_7, i35 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="809" st_id="100" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="16" op_0_bw="5">
<![CDATA[
.split15:69 %layer_10_weights_V_8_load = load i5 %layer_10_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_8_load"/></StgValue>
</operation>

<operation id="810" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="36" op_0_bw="16">
<![CDATA[
.split15:70 %sext_ln1118_8 = sext i16 %layer_10_weights_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="811" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:71 %mul_ln1118_8 = mul i36 %sext_ln1118_8, i36 %zext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="812" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:76 %layer_10_weights_V_9_addr = getelementptr i15 %layer_10_weights_V_9, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_9_addr"/></StgValue>
</operation>

<operation id="813" st_id="100" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="15" op_0_bw="5">
<![CDATA[
.split15:77 %layer_10_weights_V_9_load = load i5 %layer_10_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_9_load"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="814" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:59 %add_ln1192_6 = add i37 %shl_ln728_6, i37 %sext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="815" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:63 %mul_ln1118_7 = mul i35 %sext_ln1118_7, i35 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="816" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:64 %tmp_27 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_6, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="817" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:65 %shl_ln728_7 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_27, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="818" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="37" op_0_bw="35">
<![CDATA[
.split15:66 %sext_ln703_7 = sext i35 %mul_ln1118_7

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="819" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:67 %add_ln1192_7 = add i37 %shl_ln728_7, i37 %sext_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="820" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:71 %mul_ln1118_8 = mul i36 %sext_ln1118_8, i36 %zext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="821" st_id="101" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="15" op_0_bw="5">
<![CDATA[
.split15:77 %layer_10_weights_V_9_load = load i5 %layer_10_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_9_load"/></StgValue>
</operation>

<operation id="822" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="35" op_0_bw="15">
<![CDATA[
.split15:78 %sext_ln1118_9 = sext i15 %layer_10_weights_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="823" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:79 %mul_ln1118_9 = mul i35 %sext_ln1118_9, i35 %zext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="824" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:84 %layer_10_weights_V_10_addr = getelementptr i15 %layer_10_weights_V_10, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_10_addr"/></StgValue>
</operation>

<operation id="825" st_id="101" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="15" op_0_bw="5">
<![CDATA[
.split15:85 %layer_10_weights_V_10_load = load i5 %layer_10_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_10_load"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="826" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:67 %add_ln1192_7 = add i37 %shl_ln728_7, i37 %sext_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="827" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:71 %mul_ln1118_8 = mul i36 %sext_ln1118_8, i36 %zext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="828" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:72 %tmp_28 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_7, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="829" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:73 %shl_ln728_8 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_28, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="830" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="37" op_0_bw="36">
<![CDATA[
.split15:74 %sext_ln703_8 = sext i36 %mul_ln1118_8

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="831" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:75 %add_ln1192_8 = add i37 %shl_ln728_8, i37 %sext_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="832" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:79 %mul_ln1118_9 = mul i35 %sext_ln1118_9, i35 %zext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="833" st_id="102" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="15" op_0_bw="5">
<![CDATA[
.split15:85 %layer_10_weights_V_10_load = load i5 %layer_10_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_10_load"/></StgValue>
</operation>

<operation id="834" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="35" op_0_bw="15">
<![CDATA[
.split15:86 %sext_ln1118_10 = sext i15 %layer_10_weights_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="835" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:87 %mul_ln1118_10 = mul i35 %sext_ln1118_10, i35 %zext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="836" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:92 %layer_10_weights_V_11_addr = getelementptr i16 %layer_10_weights_V_11, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_11_addr"/></StgValue>
</operation>

<operation id="837" st_id="102" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="16" op_0_bw="5">
<![CDATA[
.split15:93 %layer_10_weights_V_11_load = load i5 %layer_10_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_11_load"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="838" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:75 %add_ln1192_8 = add i37 %shl_ln728_8, i37 %sext_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="839" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:79 %mul_ln1118_9 = mul i35 %sext_ln1118_9, i35 %zext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="840" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:80 %tmp_29 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_8, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="841" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:81 %shl_ln728_9 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_29, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="842" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="37" op_0_bw="35">
<![CDATA[
.split15:82 %sext_ln703_9 = sext i35 %mul_ln1118_9

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="843" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:83 %add_ln1192_9 = add i37 %shl_ln728_9, i37 %sext_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="844" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:87 %mul_ln1118_10 = mul i35 %sext_ln1118_10, i35 %zext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="845" st_id="103" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="16" op_0_bw="5">
<![CDATA[
.split15:93 %layer_10_weights_V_11_load = load i5 %layer_10_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_11_load"/></StgValue>
</operation>

<operation id="846" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="36" op_0_bw="16">
<![CDATA[
.split15:94 %sext_ln1118_11 = sext i16 %layer_10_weights_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="847" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:95 %mul_ln1118_11 = mul i36 %sext_ln1118_11, i36 %zext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="848" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:100 %layer_10_weights_V_12_addr = getelementptr i15 %layer_10_weights_V_12, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_12_addr"/></StgValue>
</operation>

<operation id="849" st_id="103" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="15" op_0_bw="5">
<![CDATA[
.split15:101 %layer_10_weights_V_12_load = load i5 %layer_10_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_12_load"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="850" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:83 %add_ln1192_9 = add i37 %shl_ln728_9, i37 %sext_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="851" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:87 %mul_ln1118_10 = mul i35 %sext_ln1118_10, i35 %zext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="852" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:88 %tmp_30 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_9, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="853" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:89 %shl_ln728_s = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_30, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="854" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="37" op_0_bw="35">
<![CDATA[
.split15:90 %sext_ln703_10 = sext i35 %mul_ln1118_10

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="855" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:91 %add_ln1192_10 = add i37 %shl_ln728_s, i37 %sext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="856" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:95 %mul_ln1118_11 = mul i36 %sext_ln1118_11, i36 %zext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="857" st_id="104" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="15" op_0_bw="5">
<![CDATA[
.split15:101 %layer_10_weights_V_12_load = load i5 %layer_10_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_12_load"/></StgValue>
</operation>

<operation id="858" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="35" op_0_bw="15">
<![CDATA[
.split15:102 %sext_ln1118_12 = sext i15 %layer_10_weights_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="859" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:103 %mul_ln1118_12 = mul i35 %sext_ln1118_12, i35 %zext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="860" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:108 %layer_10_weights_V_13_addr = getelementptr i16 %layer_10_weights_V_13, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_13_addr"/></StgValue>
</operation>

<operation id="861" st_id="104" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="16" op_0_bw="5">
<![CDATA[
.split15:109 %layer_10_weights_V_13_load = load i5 %layer_10_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_13_load"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="862" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:91 %add_ln1192_10 = add i37 %shl_ln728_s, i37 %sext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="863" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:95 %mul_ln1118_11 = mul i36 %sext_ln1118_11, i36 %zext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="864" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:96 %tmp_31 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_10, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="865" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:97 %shl_ln728_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_31, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="866" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="37" op_0_bw="36">
<![CDATA[
.split15:98 %sext_ln703_11 = sext i36 %mul_ln1118_11

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="867" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:99 %add_ln1192_11 = add i37 %shl_ln728_1, i37 %sext_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="868" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:103 %mul_ln1118_12 = mul i35 %sext_ln1118_12, i35 %zext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="869" st_id="105" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="16" op_0_bw="5">
<![CDATA[
.split15:109 %layer_10_weights_V_13_load = load i5 %layer_10_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_13_load"/></StgValue>
</operation>

<operation id="870" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="36" op_0_bw="16">
<![CDATA[
.split15:110 %sext_ln1118_13 = sext i16 %layer_10_weights_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="871" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:111 %mul_ln1118_13 = mul i36 %sext_ln1118_13, i36 %zext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="872" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:116 %layer_10_weights_V_14_addr = getelementptr i16 %layer_10_weights_V_14, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_14_addr"/></StgValue>
</operation>

<operation id="873" st_id="105" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="16" op_0_bw="5">
<![CDATA[
.split15:117 %layer_10_weights_V_14_load = load i5 %layer_10_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_14_load"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="874" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:99 %add_ln1192_11 = add i37 %shl_ln728_1, i37 %sext_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="875" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:103 %mul_ln1118_12 = mul i35 %sext_ln1118_12, i35 %zext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="876" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:104 %tmp_32 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_11, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="877" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:105 %shl_ln728_10 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_32, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="878" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="37" op_0_bw="35">
<![CDATA[
.split15:106 %sext_ln703_12 = sext i35 %mul_ln1118_12

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="879" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:107 %add_ln1192_12 = add i37 %shl_ln728_10, i37 %sext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="880" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:111 %mul_ln1118_13 = mul i36 %sext_ln1118_13, i36 %zext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="881" st_id="106" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="16" op_0_bw="5">
<![CDATA[
.split15:117 %layer_10_weights_V_14_load = load i5 %layer_10_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_14_load"/></StgValue>
</operation>

<operation id="882" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="36" op_0_bw="16">
<![CDATA[
.split15:118 %sext_ln1118_14 = sext i16 %layer_10_weights_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="883" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:119 %mul_ln1118_14 = mul i36 %sext_ln1118_14, i36 %zext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="884" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:124 %layer_10_weights_V_15_addr = getelementptr i16 %layer_10_weights_V_15, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_15_addr"/></StgValue>
</operation>

<operation id="885" st_id="106" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="16" op_0_bw="5">
<![CDATA[
.split15:125 %layer_10_weights_V_15_load = load i5 %layer_10_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_15_load"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="886" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:107 %add_ln1192_12 = add i37 %shl_ln728_10, i37 %sext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="887" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:111 %mul_ln1118_13 = mul i36 %sext_ln1118_13, i36 %zext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="888" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:112 %tmp_33 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_12, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="889" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:113 %shl_ln728_11 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_33, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="890" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="37" op_0_bw="36">
<![CDATA[
.split15:114 %sext_ln703_13 = sext i36 %mul_ln1118_13

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="891" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:115 %add_ln1192_13 = add i37 %shl_ln728_11, i37 %sext_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="892" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:119 %mul_ln1118_14 = mul i36 %sext_ln1118_14, i36 %zext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="893" st_id="107" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="16" op_0_bw="5">
<![CDATA[
.split15:125 %layer_10_weights_V_15_load = load i5 %layer_10_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_15_load"/></StgValue>
</operation>

<operation id="894" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="36" op_0_bw="16">
<![CDATA[
.split15:126 %sext_ln1118_15 = sext i16 %layer_10_weights_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="895" st_id="107" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:127 %mul_ln1118_15 = mul i36 %sext_ln1118_15, i36 %zext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="896" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:132 %layer_10_weights_V_16_addr = getelementptr i16 %layer_10_weights_V_16, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_16_addr"/></StgValue>
</operation>

<operation id="897" st_id="107" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="16" op_0_bw="5">
<![CDATA[
.split15:133 %layer_10_weights_V_16_load = load i5 %layer_10_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_16_load"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="898" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:115 %add_ln1192_13 = add i37 %shl_ln728_11, i37 %sext_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="899" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:119 %mul_ln1118_14 = mul i36 %sext_ln1118_14, i36 %zext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="900" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:120 %tmp_34 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_13, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="901" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:121 %shl_ln728_12 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_34, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="902" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="37" op_0_bw="36">
<![CDATA[
.split15:122 %sext_ln703_14 = sext i36 %mul_ln1118_14

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="903" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:123 %add_ln1192_14 = add i37 %shl_ln728_12, i37 %sext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="904" st_id="108" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:127 %mul_ln1118_15 = mul i36 %sext_ln1118_15, i36 %zext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="905" st_id="108" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="16" op_0_bw="5">
<![CDATA[
.split15:133 %layer_10_weights_V_16_load = load i5 %layer_10_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_16_load"/></StgValue>
</operation>

<operation id="906" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="36" op_0_bw="16">
<![CDATA[
.split15:134 %sext_ln1118_16 = sext i16 %layer_10_weights_V_16_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="907" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:135 %mul_ln1118_16 = mul i36 %sext_ln1118_16, i36 %zext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="908" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:140 %layer_10_weights_V_17_addr = getelementptr i15 %layer_10_weights_V_17, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_17_addr"/></StgValue>
</operation>

<operation id="909" st_id="108" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="15" op_0_bw="5">
<![CDATA[
.split15:141 %layer_10_weights_V_17_load = load i5 %layer_10_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_17_load"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="910" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:123 %add_ln1192_14 = add i37 %shl_ln728_12, i37 %sext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="911" st_id="109" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:127 %mul_ln1118_15 = mul i36 %sext_ln1118_15, i36 %zext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="912" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:128 %tmp_35 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_14, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="913" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:129 %shl_ln728_13 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_35, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="914" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="37" op_0_bw="36">
<![CDATA[
.split15:130 %sext_ln703_15 = sext i36 %mul_ln1118_15

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="915" st_id="109" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:131 %add_ln1192_15 = add i37 %shl_ln728_13, i37 %sext_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="916" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:135 %mul_ln1118_16 = mul i36 %sext_ln1118_16, i36 %zext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="917" st_id="109" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="15" op_0_bw="5">
<![CDATA[
.split15:141 %layer_10_weights_V_17_load = load i5 %layer_10_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_17_load"/></StgValue>
</operation>

<operation id="918" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="35" op_0_bw="15">
<![CDATA[
.split15:142 %sext_ln1118_17 = sext i15 %layer_10_weights_V_17_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="919" st_id="109" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:143 %mul_ln1118_17 = mul i35 %sext_ln1118_17, i35 %zext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="920" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:148 %layer_10_weights_V_18_addr = getelementptr i15 %layer_10_weights_V_18, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_18_addr"/></StgValue>
</operation>

<operation id="921" st_id="109" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="15" op_0_bw="5">
<![CDATA[
.split15:149 %layer_10_weights_V_18_load = load i5 %layer_10_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_18_load"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="922" st_id="110" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:131 %add_ln1192_15 = add i37 %shl_ln728_13, i37 %sext_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="923" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:135 %mul_ln1118_16 = mul i36 %sext_ln1118_16, i36 %zext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="924" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:136 %tmp_36 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_15, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="925" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:137 %shl_ln728_14 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_36, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="926" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="37" op_0_bw="36">
<![CDATA[
.split15:138 %sext_ln703_16 = sext i36 %mul_ln1118_16

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="927" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:139 %add_ln1192_16 = add i37 %shl_ln728_14, i37 %sext_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="928" st_id="110" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:143 %mul_ln1118_17 = mul i35 %sext_ln1118_17, i35 %zext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="929" st_id="110" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="15" op_0_bw="5">
<![CDATA[
.split15:149 %layer_10_weights_V_18_load = load i5 %layer_10_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_18_load"/></StgValue>
</operation>

<operation id="930" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="35" op_0_bw="15">
<![CDATA[
.split15:150 %sext_ln1118_18 = sext i15 %layer_10_weights_V_18_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="931" st_id="110" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:151 %mul_ln1118_18 = mul i35 %sext_ln1118_18, i35 %zext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="932" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:156 %layer_10_weights_V_19_addr = getelementptr i15 %layer_10_weights_V_19, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_19_addr"/></StgValue>
</operation>

<operation id="933" st_id="110" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="15" op_0_bw="5">
<![CDATA[
.split15:157 %layer_10_weights_V_19_load = load i5 %layer_10_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_19_load"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="934" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:139 %add_ln1192_16 = add i37 %shl_ln728_14, i37 %sext_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="935" st_id="111" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:143 %mul_ln1118_17 = mul i35 %sext_ln1118_17, i35 %zext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="936" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:144 %tmp_37 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_16, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="937" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:145 %shl_ln728_15 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_37, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="938" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="37" op_0_bw="35">
<![CDATA[
.split15:146 %sext_ln703_17 = sext i35 %mul_ln1118_17

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="939" st_id="111" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:147 %add_ln1192_17 = add i37 %shl_ln728_15, i37 %sext_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="940" st_id="111" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:151 %mul_ln1118_18 = mul i35 %sext_ln1118_18, i35 %zext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="941" st_id="111" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="15" op_0_bw="5">
<![CDATA[
.split15:157 %layer_10_weights_V_19_load = load i5 %layer_10_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_19_load"/></StgValue>
</operation>

<operation id="942" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="35" op_0_bw="15">
<![CDATA[
.split15:158 %sext_ln1118_19 = sext i15 %layer_10_weights_V_19_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="943" st_id="111" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:159 %mul_ln1118_19 = mul i35 %sext_ln1118_19, i35 %zext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="944" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:164 %layer_10_weights_V_20_addr = getelementptr i15 %layer_10_weights_V_20, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_20_addr"/></StgValue>
</operation>

<operation id="945" st_id="111" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="15" op_0_bw="5">
<![CDATA[
.split15:165 %layer_10_weights_V_20_load = load i5 %layer_10_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_20_load"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="946" st_id="112" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:147 %add_ln1192_17 = add i37 %shl_ln728_15, i37 %sext_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="947" st_id="112" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:151 %mul_ln1118_18 = mul i35 %sext_ln1118_18, i35 %zext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="948" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:152 %tmp_38 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_17, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="949" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:153 %shl_ln728_16 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_38, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="950" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="37" op_0_bw="35">
<![CDATA[
.split15:154 %sext_ln703_18 = sext i35 %mul_ln1118_18

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="951" st_id="112" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:155 %add_ln1192_18 = add i37 %shl_ln728_16, i37 %sext_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="952" st_id="112" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:159 %mul_ln1118_19 = mul i35 %sext_ln1118_19, i35 %zext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="953" st_id="112" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="15" op_0_bw="5">
<![CDATA[
.split15:165 %layer_10_weights_V_20_load = load i5 %layer_10_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_20_load"/></StgValue>
</operation>

<operation id="954" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="35" op_0_bw="15">
<![CDATA[
.split15:166 %sext_ln1118_20 = sext i15 %layer_10_weights_V_20_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="955" st_id="112" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:167 %mul_ln1118_20 = mul i35 %sext_ln1118_20, i35 %zext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="956" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:172 %layer_10_weights_V_21_addr = getelementptr i16 %layer_10_weights_V_21, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_21_addr"/></StgValue>
</operation>

<operation id="957" st_id="112" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="16" op_0_bw="5">
<![CDATA[
.split15:173 %layer_10_weights_V_21_load = load i5 %layer_10_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_21_load"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="958" st_id="113" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:155 %add_ln1192_18 = add i37 %shl_ln728_16, i37 %sext_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="959" st_id="113" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:159 %mul_ln1118_19 = mul i35 %sext_ln1118_19, i35 %zext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="960" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:160 %tmp_39 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_18, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="961" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:161 %shl_ln728_17 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_39, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="962" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="37" op_0_bw="35">
<![CDATA[
.split15:162 %sext_ln703_19 = sext i35 %mul_ln1118_19

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="963" st_id="113" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:163 %add_ln1192_19 = add i37 %shl_ln728_17, i37 %sext_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="964" st_id="113" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:167 %mul_ln1118_20 = mul i35 %sext_ln1118_20, i35 %zext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="965" st_id="113" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="16" op_0_bw="5">
<![CDATA[
.split15:173 %layer_10_weights_V_21_load = load i5 %layer_10_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_21_load"/></StgValue>
</operation>

<operation id="966" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="36" op_0_bw="16">
<![CDATA[
.split15:174 %sext_ln1118_21 = sext i16 %layer_10_weights_V_21_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="967" st_id="113" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:175 %mul_ln1118_21 = mul i36 %sext_ln1118_21, i36 %zext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="968" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:180 %layer_10_weights_V_22_addr = getelementptr i16 %layer_10_weights_V_22, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_22_addr"/></StgValue>
</operation>

<operation id="969" st_id="113" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="16" op_0_bw="5">
<![CDATA[
.split15:181 %layer_10_weights_V_22_load = load i5 %layer_10_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_22_load"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="970" st_id="114" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:163 %add_ln1192_19 = add i37 %shl_ln728_17, i37 %sext_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="971" st_id="114" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:167 %mul_ln1118_20 = mul i35 %sext_ln1118_20, i35 %zext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="972" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:168 %tmp_40 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_19, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="973" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:169 %shl_ln728_18 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_40, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="974" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="37" op_0_bw="35">
<![CDATA[
.split15:170 %sext_ln703_20 = sext i35 %mul_ln1118_20

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="975" st_id="114" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:171 %add_ln1192_20 = add i37 %shl_ln728_18, i37 %sext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="976" st_id="114" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:175 %mul_ln1118_21 = mul i36 %sext_ln1118_21, i36 %zext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="977" st_id="114" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="16" op_0_bw="5">
<![CDATA[
.split15:181 %layer_10_weights_V_22_load = load i5 %layer_10_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_22_load"/></StgValue>
</operation>

<operation id="978" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="36" op_0_bw="16">
<![CDATA[
.split15:182 %sext_ln1118_22 = sext i16 %layer_10_weights_V_22_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="979" st_id="114" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:183 %mul_ln1118_22 = mul i36 %sext_ln1118_22, i36 %zext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="980" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:188 %layer_10_weights_V_23_addr = getelementptr i16 %layer_10_weights_V_23, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_23_addr"/></StgValue>
</operation>

<operation id="981" st_id="114" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="16" op_0_bw="5">
<![CDATA[
.split15:189 %layer_10_weights_V_23_load = load i5 %layer_10_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_23_load"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="982" st_id="115" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:171 %add_ln1192_20 = add i37 %shl_ln728_18, i37 %sext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="983" st_id="115" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:175 %mul_ln1118_21 = mul i36 %sext_ln1118_21, i36 %zext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="984" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:176 %tmp_41 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_20, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="985" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:177 %shl_ln728_19 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_41, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="986" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="37" op_0_bw="36">
<![CDATA[
.split15:178 %sext_ln703_21 = sext i36 %mul_ln1118_21

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="987" st_id="115" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:179 %add_ln1192_21 = add i37 %shl_ln728_19, i37 %sext_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="988" st_id="115" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:183 %mul_ln1118_22 = mul i36 %sext_ln1118_22, i36 %zext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="989" st_id="115" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="16" op_0_bw="5">
<![CDATA[
.split15:189 %layer_10_weights_V_23_load = load i5 %layer_10_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_23_load"/></StgValue>
</operation>

<operation id="990" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="36" op_0_bw="16">
<![CDATA[
.split15:190 %sext_ln1118_23 = sext i16 %layer_10_weights_V_23_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="991" st_id="115" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:191 %mul_ln1118_23 = mul i36 %sext_ln1118_23, i36 %zext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="992" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:196 %layer_10_weights_V_24_addr = getelementptr i16 %layer_10_weights_V_24, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_24_addr"/></StgValue>
</operation>

<operation id="993" st_id="115" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="5">
<![CDATA[
.split15:197 %layer_10_weights_V_24_load = load i5 %layer_10_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_24_load"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="994" st_id="116" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:179 %add_ln1192_21 = add i37 %shl_ln728_19, i37 %sext_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="995" st_id="116" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:183 %mul_ln1118_22 = mul i36 %sext_ln1118_22, i36 %zext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="996" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:184 %tmp_42 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_21, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="997" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:185 %shl_ln728_20 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_42, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="998" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="37" op_0_bw="36">
<![CDATA[
.split15:186 %sext_ln703_22 = sext i36 %mul_ln1118_22

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="999" st_id="116" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:187 %add_ln1192_22 = add i37 %shl_ln728_20, i37 %sext_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="1000" st_id="116" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:191 %mul_ln1118_23 = mul i36 %sext_ln1118_23, i36 %zext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="1001" st_id="116" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="5">
<![CDATA[
.split15:197 %layer_10_weights_V_24_load = load i5 %layer_10_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_24_load"/></StgValue>
</operation>

<operation id="1002" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="36" op_0_bw="16">
<![CDATA[
.split15:198 %sext_ln1118_24 = sext i16 %layer_10_weights_V_24_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="1003" st_id="116" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:199 %mul_ln1118_24 = mul i36 %sext_ln1118_24, i36 %zext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="1004" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:204 %layer_10_weights_V_25_addr = getelementptr i16 %layer_10_weights_V_25, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_25_addr"/></StgValue>
</operation>

<operation id="1005" st_id="116" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="16" op_0_bw="5">
<![CDATA[
.split15:205 %layer_10_weights_V_25_load = load i5 %layer_10_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_25_load"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1006" st_id="117" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:187 %add_ln1192_22 = add i37 %shl_ln728_20, i37 %sext_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="1007" st_id="117" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:191 %mul_ln1118_23 = mul i36 %sext_ln1118_23, i36 %zext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="1008" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:192 %tmp_43 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_22, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1009" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:193 %shl_ln728_21 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_43, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="1010" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="37" op_0_bw="36">
<![CDATA[
.split15:194 %sext_ln703_23 = sext i36 %mul_ln1118_23

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="1011" st_id="117" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:195 %add_ln1192_23 = add i37 %shl_ln728_21, i37 %sext_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="1012" st_id="117" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:199 %mul_ln1118_24 = mul i36 %sext_ln1118_24, i36 %zext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="1013" st_id="117" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="16" op_0_bw="5">
<![CDATA[
.split15:205 %layer_10_weights_V_25_load = load i5 %layer_10_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_25_load"/></StgValue>
</operation>

<operation id="1014" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="36" op_0_bw="16">
<![CDATA[
.split15:206 %sext_ln1118_25 = sext i16 %layer_10_weights_V_25_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="1015" st_id="117" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:207 %mul_ln1118_25 = mul i36 %sext_ln1118_25, i36 %zext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="1016" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:212 %layer_10_weights_V_26_addr = getelementptr i15 %layer_10_weights_V_26, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_26_addr"/></StgValue>
</operation>

<operation id="1017" st_id="117" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="15" op_0_bw="5">
<![CDATA[
.split15:213 %layer_10_weights_V_26_load = load i5 %layer_10_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_26_load"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1018" st_id="118" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:195 %add_ln1192_23 = add i37 %shl_ln728_21, i37 %sext_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="1019" st_id="118" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:199 %mul_ln1118_24 = mul i36 %sext_ln1118_24, i36 %zext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="1020" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:200 %tmp_44 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_23, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1021" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:201 %shl_ln728_22 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_44, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="1022" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="37" op_0_bw="36">
<![CDATA[
.split15:202 %sext_ln703_24 = sext i36 %mul_ln1118_24

]]></Node>
<StgValue><ssdm name="sext_ln703_24"/></StgValue>
</operation>

<operation id="1023" st_id="118" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:203 %add_ln1192_24 = add i37 %shl_ln728_22, i37 %sext_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="1024" st_id="118" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:207 %mul_ln1118_25 = mul i36 %sext_ln1118_25, i36 %zext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="1025" st_id="118" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="15" op_0_bw="5">
<![CDATA[
.split15:213 %layer_10_weights_V_26_load = load i5 %layer_10_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_26_load"/></StgValue>
</operation>

<operation id="1026" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="35" op_0_bw="15">
<![CDATA[
.split15:214 %sext_ln1118_26 = sext i15 %layer_10_weights_V_26_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="1027" st_id="118" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:215 %mul_ln1118_26 = mul i35 %sext_ln1118_26, i35 %zext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="1028" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:220 %layer_10_weights_V_27_addr = getelementptr i15 %layer_10_weights_V_27, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_27_addr"/></StgValue>
</operation>

<operation id="1029" st_id="118" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="15" op_0_bw="5">
<![CDATA[
.split15:221 %layer_10_weights_V_27_load = load i5 %layer_10_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_27_load"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1030" st_id="119" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:203 %add_ln1192_24 = add i37 %shl_ln728_22, i37 %sext_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="1031" st_id="119" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:207 %mul_ln1118_25 = mul i36 %sext_ln1118_25, i36 %zext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="1032" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:208 %tmp_45 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_24, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1033" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:209 %shl_ln728_23 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_45, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="1034" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="37" op_0_bw="36">
<![CDATA[
.split15:210 %sext_ln703_25 = sext i36 %mul_ln1118_25

]]></Node>
<StgValue><ssdm name="sext_ln703_25"/></StgValue>
</operation>

<operation id="1035" st_id="119" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:211 %add_ln1192_25 = add i37 %shl_ln728_23, i37 %sext_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="1036" st_id="119" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:215 %mul_ln1118_26 = mul i35 %sext_ln1118_26, i35 %zext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="1037" st_id="119" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="15" op_0_bw="5">
<![CDATA[
.split15:221 %layer_10_weights_V_27_load = load i5 %layer_10_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_27_load"/></StgValue>
</operation>

<operation id="1038" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="35" op_0_bw="15">
<![CDATA[
.split15:222 %sext_ln1118_27 = sext i15 %layer_10_weights_V_27_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="1039" st_id="119" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:223 %mul_ln1118_27 = mul i35 %sext_ln1118_27, i35 %zext_ln1116_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="1040" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:228 %layer_10_weights_V_28_addr = getelementptr i15 %layer_10_weights_V_28, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_28_addr"/></StgValue>
</operation>

<operation id="1041" st_id="119" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="15" op_0_bw="5">
<![CDATA[
.split15:229 %layer_10_weights_V_28_load = load i5 %layer_10_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_28_load"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1042" st_id="120" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:211 %add_ln1192_25 = add i37 %shl_ln728_23, i37 %sext_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="1043" st_id="120" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:215 %mul_ln1118_26 = mul i35 %sext_ln1118_26, i35 %zext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="1044" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:216 %tmp_46 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_25, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1045" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:217 %shl_ln728_24 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_46, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="1046" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="37" op_0_bw="35">
<![CDATA[
.split15:218 %sext_ln703_26 = sext i35 %mul_ln1118_26

]]></Node>
<StgValue><ssdm name="sext_ln703_26"/></StgValue>
</operation>

<operation id="1047" st_id="120" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:219 %add_ln1192_26 = add i37 %shl_ln728_24, i37 %sext_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="1048" st_id="120" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:223 %mul_ln1118_27 = mul i35 %sext_ln1118_27, i35 %zext_ln1116_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="1049" st_id="120" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="15" op_0_bw="5">
<![CDATA[
.split15:229 %layer_10_weights_V_28_load = load i5 %layer_10_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_28_load"/></StgValue>
</operation>

<operation id="1050" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="35" op_0_bw="15">
<![CDATA[
.split15:230 %sext_ln1118_28 = sext i15 %layer_10_weights_V_28_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="1051" st_id="120" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:231 %mul_ln1118_28 = mul i35 %sext_ln1118_28, i35 %zext_ln1116_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="1052" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:236 %layer_10_weights_V_29_addr = getelementptr i15 %layer_10_weights_V_29, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_29_addr"/></StgValue>
</operation>

<operation id="1053" st_id="120" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="15" op_0_bw="5">
<![CDATA[
.split15:237 %layer_10_weights_V_29_load = load i5 %layer_10_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_29_load"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1054" st_id="121" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:219 %add_ln1192_26 = add i37 %shl_ln728_24, i37 %sext_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="1055" st_id="121" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:223 %mul_ln1118_27 = mul i35 %sext_ln1118_27, i35 %zext_ln1116_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="1056" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:224 %tmp_47 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_26, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1057" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:225 %shl_ln728_25 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_47, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_25"/></StgValue>
</operation>

<operation id="1058" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="37" op_0_bw="35">
<![CDATA[
.split15:226 %sext_ln703_27 = sext i35 %mul_ln1118_27

]]></Node>
<StgValue><ssdm name="sext_ln703_27"/></StgValue>
</operation>

<operation id="1059" st_id="121" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:227 %add_ln1192_27 = add i37 %shl_ln728_25, i37 %sext_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="1060" st_id="121" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:231 %mul_ln1118_28 = mul i35 %sext_ln1118_28, i35 %zext_ln1116_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="1061" st_id="121" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="15" op_0_bw="5">
<![CDATA[
.split15:237 %layer_10_weights_V_29_load = load i5 %layer_10_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_29_load"/></StgValue>
</operation>

<operation id="1062" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="35" op_0_bw="15">
<![CDATA[
.split15:238 %sext_ln1118_29 = sext i15 %layer_10_weights_V_29_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="1063" st_id="121" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:239 %mul_ln1118_29 = mul i35 %sext_ln1118_29, i35 %zext_ln1116_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="1064" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:244 %layer_10_weights_V_30_addr = getelementptr i15 %layer_10_weights_V_30, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_30_addr"/></StgValue>
</operation>

<operation id="1065" st_id="121" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="15" op_0_bw="5">
<![CDATA[
.split15:245 %layer_10_weights_V_30_load = load i5 %layer_10_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_30_load"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1066" st_id="122" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:227 %add_ln1192_27 = add i37 %shl_ln728_25, i37 %sext_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="1067" st_id="122" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:231 %mul_ln1118_28 = mul i35 %sext_ln1118_28, i35 %zext_ln1116_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="1068" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:232 %tmp_48 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_27, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1069" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:233 %shl_ln728_26 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_48, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_26"/></StgValue>
</operation>

<operation id="1070" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="37" op_0_bw="35">
<![CDATA[
.split15:234 %sext_ln703_28 = sext i35 %mul_ln1118_28

]]></Node>
<StgValue><ssdm name="sext_ln703_28"/></StgValue>
</operation>

<operation id="1071" st_id="122" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:235 %add_ln1192_28 = add i37 %shl_ln728_26, i37 %sext_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="1072" st_id="122" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:239 %mul_ln1118_29 = mul i35 %sext_ln1118_29, i35 %zext_ln1116_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="1073" st_id="122" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="15" op_0_bw="5">
<![CDATA[
.split15:245 %layer_10_weights_V_30_load = load i5 %layer_10_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_30_load"/></StgValue>
</operation>

<operation id="1074" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="35" op_0_bw="15">
<![CDATA[
.split15:246 %sext_ln1118_30 = sext i15 %layer_10_weights_V_30_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="1075" st_id="122" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:247 %mul_ln1118_30 = mul i35 %sext_ln1118_30, i35 %zext_ln1116_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="1076" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="5" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:252 %layer_10_weights_V_31_addr = getelementptr i17 %layer_10_weights_V_31, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_31_addr"/></StgValue>
</operation>

<operation id="1077" st_id="122" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="17" op_0_bw="5">
<![CDATA[
.split15:253 %layer_10_weights_V_31_load = load i5 %layer_10_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_31_load"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1078" st_id="123" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:235 %add_ln1192_28 = add i37 %shl_ln728_26, i37 %sext_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="1079" st_id="123" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:239 %mul_ln1118_29 = mul i35 %sext_ln1118_29, i35 %zext_ln1116_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="1080" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:240 %tmp_49 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_28, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1081" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:241 %shl_ln728_27 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_49, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_27"/></StgValue>
</operation>

<operation id="1082" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="37" op_0_bw="35">
<![CDATA[
.split15:242 %sext_ln703_29 = sext i35 %mul_ln1118_29

]]></Node>
<StgValue><ssdm name="sext_ln703_29"/></StgValue>
</operation>

<operation id="1083" st_id="123" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:243 %add_ln1192_29 = add i37 %shl_ln728_27, i37 %sext_ln703_29

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="1084" st_id="123" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:247 %mul_ln1118_30 = mul i35 %sext_ln1118_30, i35 %zext_ln1116_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="1085" st_id="123" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="17" op_0_bw="5">
<![CDATA[
.split15:253 %layer_10_weights_V_31_load = load i5 %layer_10_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_31_load"/></StgValue>
</operation>

<operation id="1086" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="37" op_0_bw="17">
<![CDATA[
.split15:254 %sext_ln1118_31 = sext i17 %layer_10_weights_V_31_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="1087" st_id="123" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:255 %mul_ln703 = mul i37 %sext_ln1118_31, i37 %zext_ln1116_31

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="1088" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:259 %layer_10_weights_V_32_addr = getelementptr i16 %layer_10_weights_V_32, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_32_addr"/></StgValue>
</operation>

<operation id="1089" st_id="123" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="16" op_0_bw="5">
<![CDATA[
.split15:260 %layer_10_weights_V_32_load = load i5 %layer_10_weights_V_32_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_32_load"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1090" st_id="124" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:243 %add_ln1192_29 = add i37 %shl_ln728_27, i37 %sext_ln703_29

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="1091" st_id="124" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:247 %mul_ln1118_30 = mul i35 %sext_ln1118_30, i35 %zext_ln1116_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="1092" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:248 %tmp_50 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_29, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1093" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:249 %shl_ln728_28 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_50, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_28"/></StgValue>
</operation>

<operation id="1094" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="37" op_0_bw="35">
<![CDATA[
.split15:250 %sext_ln703_30 = sext i35 %mul_ln1118_30

]]></Node>
<StgValue><ssdm name="sext_ln703_30"/></StgValue>
</operation>

<operation id="1095" st_id="124" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:251 %add_ln1192_30 = add i37 %shl_ln728_28, i37 %sext_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="1096" st_id="124" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:255 %mul_ln703 = mul i37 %sext_ln1118_31, i37 %zext_ln1116_31

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="1097" st_id="124" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="16" op_0_bw="5">
<![CDATA[
.split15:260 %layer_10_weights_V_32_load = load i5 %layer_10_weights_V_32_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_32_load"/></StgValue>
</operation>

<operation id="1098" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="36" op_0_bw="16">
<![CDATA[
.split15:261 %sext_ln1118_32 = sext i16 %layer_10_weights_V_32_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="1099" st_id="124" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:262 %mul_ln1118_31 = mul i36 %sext_ln1118_32, i36 %zext_ln1116_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="1100" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:267 %layer_10_weights_V_33_addr = getelementptr i15 %layer_10_weights_V_33, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_33_addr"/></StgValue>
</operation>

<operation id="1101" st_id="124" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="15" op_0_bw="5">
<![CDATA[
.split15:268 %layer_10_weights_V_33_load = load i5 %layer_10_weights_V_33_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_33_load"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1102" st_id="125" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:251 %add_ln1192_30 = add i37 %shl_ln728_28, i37 %sext_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="1103" st_id="125" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:255 %mul_ln703 = mul i37 %sext_ln1118_31, i37 %zext_ln1116_31

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="1104" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:256 %tmp_51 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_30, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1105" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:257 %shl_ln728_29 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_51, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_29"/></StgValue>
</operation>

<operation id="1106" st_id="125" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:258 %add_ln1192_31 = add i37 %shl_ln728_29, i37 %mul_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="1107" st_id="125" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:262 %mul_ln1118_31 = mul i36 %sext_ln1118_32, i36 %zext_ln1116_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="1108" st_id="125" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="15" op_0_bw="5">
<![CDATA[
.split15:268 %layer_10_weights_V_33_load = load i5 %layer_10_weights_V_33_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_33_load"/></StgValue>
</operation>

<operation id="1109" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="35" op_0_bw="15">
<![CDATA[
.split15:269 %sext_ln1118_33 = sext i15 %layer_10_weights_V_33_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="1110" st_id="125" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:270 %mul_ln1118_32 = mul i35 %sext_ln1118_33, i35 %zext_ln1116_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="1111" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:275 %layer_10_weights_V_34_addr = getelementptr i15 %layer_10_weights_V_34, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_34_addr"/></StgValue>
</operation>

<operation id="1112" st_id="125" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="15" op_0_bw="5">
<![CDATA[
.split15:276 %layer_10_weights_V_34_load = load i5 %layer_10_weights_V_34_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_34_load"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1113" st_id="126" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:258 %add_ln1192_31 = add i37 %shl_ln728_29, i37 %mul_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="1114" st_id="126" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:262 %mul_ln1118_31 = mul i36 %sext_ln1118_32, i36 %zext_ln1116_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="1115" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:263 %tmp_52 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_31, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1116" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:264 %shl_ln728_30 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_52, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_30"/></StgValue>
</operation>

<operation id="1117" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="37" op_0_bw="36">
<![CDATA[
.split15:265 %sext_ln703_31 = sext i36 %mul_ln1118_31

]]></Node>
<StgValue><ssdm name="sext_ln703_31"/></StgValue>
</operation>

<operation id="1118" st_id="126" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:266 %add_ln1192_32 = add i37 %shl_ln728_30, i37 %sext_ln703_31

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="1119" st_id="126" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:270 %mul_ln1118_32 = mul i35 %sext_ln1118_33, i35 %zext_ln1116_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="1120" st_id="126" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="15" op_0_bw="5">
<![CDATA[
.split15:276 %layer_10_weights_V_34_load = load i5 %layer_10_weights_V_34_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_34_load"/></StgValue>
</operation>

<operation id="1121" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="35" op_0_bw="15">
<![CDATA[
.split15:277 %sext_ln1118_34 = sext i15 %layer_10_weights_V_34_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="1122" st_id="126" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:278 %mul_ln1118_33 = mul i35 %sext_ln1118_34, i35 %zext_ln1116_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="1123" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:283 %layer_10_weights_V_35_addr = getelementptr i16 %layer_10_weights_V_35, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_35_addr"/></StgValue>
</operation>

<operation id="1124" st_id="126" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="16" op_0_bw="5">
<![CDATA[
.split15:284 %layer_10_weights_V_35_load = load i5 %layer_10_weights_V_35_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_35_load"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1125" st_id="127" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:266 %add_ln1192_32 = add i37 %shl_ln728_30, i37 %sext_ln703_31

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="1126" st_id="127" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:270 %mul_ln1118_32 = mul i35 %sext_ln1118_33, i35 %zext_ln1116_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="1127" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:271 %tmp_53 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_32, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1128" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:272 %shl_ln728_31 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_53, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_31"/></StgValue>
</operation>

<operation id="1129" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="37" op_0_bw="35">
<![CDATA[
.split15:273 %sext_ln703_32 = sext i35 %mul_ln1118_32

]]></Node>
<StgValue><ssdm name="sext_ln703_32"/></StgValue>
</operation>

<operation id="1130" st_id="127" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:274 %add_ln1192_33 = add i37 %shl_ln728_31, i37 %sext_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="1131" st_id="127" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:278 %mul_ln1118_33 = mul i35 %sext_ln1118_34, i35 %zext_ln1116_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="1132" st_id="127" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="16" op_0_bw="5">
<![CDATA[
.split15:284 %layer_10_weights_V_35_load = load i5 %layer_10_weights_V_35_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_35_load"/></StgValue>
</operation>

<operation id="1133" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="36" op_0_bw="16">
<![CDATA[
.split15:285 %sext_ln1118_35 = sext i16 %layer_10_weights_V_35_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="1134" st_id="127" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:286 %mul_ln1118_34 = mul i36 %sext_ln1118_35, i36 %zext_ln1116_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="1135" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:291 %layer_10_weights_V_36_addr = getelementptr i15 %layer_10_weights_V_36, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_36_addr"/></StgValue>
</operation>

<operation id="1136" st_id="127" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="15" op_0_bw="5">
<![CDATA[
.split15:292 %layer_10_weights_V_36_load = load i5 %layer_10_weights_V_36_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_36_load"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1137" st_id="128" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:274 %add_ln1192_33 = add i37 %shl_ln728_31, i37 %sext_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="1138" st_id="128" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:278 %mul_ln1118_33 = mul i35 %sext_ln1118_34, i35 %zext_ln1116_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="1139" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:279 %tmp_54 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_33, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1140" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:280 %shl_ln728_32 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_54, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_32"/></StgValue>
</operation>

<operation id="1141" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="37" op_0_bw="35">
<![CDATA[
.split15:281 %sext_ln703_33 = sext i35 %mul_ln1118_33

]]></Node>
<StgValue><ssdm name="sext_ln703_33"/></StgValue>
</operation>

<operation id="1142" st_id="128" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:282 %add_ln1192_34 = add i37 %shl_ln728_32, i37 %sext_ln703_33

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="1143" st_id="128" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:286 %mul_ln1118_34 = mul i36 %sext_ln1118_35, i36 %zext_ln1116_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="1144" st_id="128" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="15" op_0_bw="5">
<![CDATA[
.split15:292 %layer_10_weights_V_36_load = load i5 %layer_10_weights_V_36_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_36_load"/></StgValue>
</operation>

<operation id="1145" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="35" op_0_bw="15">
<![CDATA[
.split15:293 %sext_ln1118_36 = sext i15 %layer_10_weights_V_36_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="1146" st_id="128" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:294 %mul_ln1118_35 = mul i35 %sext_ln1118_36, i35 %zext_ln1116_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="1147" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:299 %layer_10_weights_V_37_addr = getelementptr i16 %layer_10_weights_V_37, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_37_addr"/></StgValue>
</operation>

<operation id="1148" st_id="128" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="16" op_0_bw="5">
<![CDATA[
.split15:300 %layer_10_weights_V_37_load = load i5 %layer_10_weights_V_37_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_37_load"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1149" st_id="129" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:282 %add_ln1192_34 = add i37 %shl_ln728_32, i37 %sext_ln703_33

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="1150" st_id="129" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:286 %mul_ln1118_34 = mul i36 %sext_ln1118_35, i36 %zext_ln1116_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="1151" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:287 %tmp_55 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_34, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1152" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:288 %shl_ln728_33 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_55, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_33"/></StgValue>
</operation>

<operation id="1153" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="37" op_0_bw="36">
<![CDATA[
.split15:289 %sext_ln703_34 = sext i36 %mul_ln1118_34

]]></Node>
<StgValue><ssdm name="sext_ln703_34"/></StgValue>
</operation>

<operation id="1154" st_id="129" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:290 %add_ln1192_35 = add i37 %shl_ln728_33, i37 %sext_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="1155" st_id="129" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:294 %mul_ln1118_35 = mul i35 %sext_ln1118_36, i35 %zext_ln1116_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="1156" st_id="129" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="16" op_0_bw="5">
<![CDATA[
.split15:300 %layer_10_weights_V_37_load = load i5 %layer_10_weights_V_37_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_37_load"/></StgValue>
</operation>

<operation id="1157" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="36" op_0_bw="16">
<![CDATA[
.split15:301 %sext_ln1118_37 = sext i16 %layer_10_weights_V_37_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="1158" st_id="129" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:302 %mul_ln1118_36 = mul i36 %sext_ln1118_37, i36 %zext_ln1116_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="1159" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:307 %layer_10_weights_V_38_addr = getelementptr i16 %layer_10_weights_V_38, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_38_addr"/></StgValue>
</operation>

<operation id="1160" st_id="129" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="16" op_0_bw="5">
<![CDATA[
.split15:308 %layer_10_weights_V_38_load = load i5 %layer_10_weights_V_38_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_38_load"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1161" st_id="130" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:290 %add_ln1192_35 = add i37 %shl_ln728_33, i37 %sext_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="1162" st_id="130" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:294 %mul_ln1118_35 = mul i35 %sext_ln1118_36, i35 %zext_ln1116_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="1163" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:295 %tmp_56 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_35, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1164" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:296 %shl_ln728_34 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_56, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_34"/></StgValue>
</operation>

<operation id="1165" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="37" op_0_bw="35">
<![CDATA[
.split15:297 %sext_ln703_35 = sext i35 %mul_ln1118_35

]]></Node>
<StgValue><ssdm name="sext_ln703_35"/></StgValue>
</operation>

<operation id="1166" st_id="130" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:298 %add_ln1192_36 = add i37 %shl_ln728_34, i37 %sext_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="1167" st_id="130" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:302 %mul_ln1118_36 = mul i36 %sext_ln1118_37, i36 %zext_ln1116_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="1168" st_id="130" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="16" op_0_bw="5">
<![CDATA[
.split15:308 %layer_10_weights_V_38_load = load i5 %layer_10_weights_V_38_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_38_load"/></StgValue>
</operation>

<operation id="1169" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="36" op_0_bw="16">
<![CDATA[
.split15:309 %sext_ln1118_38 = sext i16 %layer_10_weights_V_38_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="1170" st_id="130" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:310 %mul_ln1118_37 = mul i36 %sext_ln1118_38, i36 %zext_ln1116_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="1171" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:315 %layer_10_weights_V_39_addr = getelementptr i15 %layer_10_weights_V_39, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_39_addr"/></StgValue>
</operation>

<operation id="1172" st_id="130" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="15" op_0_bw="5">
<![CDATA[
.split15:316 %layer_10_weights_V_39_load = load i5 %layer_10_weights_V_39_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_39_load"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1173" st_id="131" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:298 %add_ln1192_36 = add i37 %shl_ln728_34, i37 %sext_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="1174" st_id="131" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:302 %mul_ln1118_36 = mul i36 %sext_ln1118_37, i36 %zext_ln1116_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="1175" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:303 %tmp_57 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_36, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1176" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:304 %shl_ln728_35 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_57, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_35"/></StgValue>
</operation>

<operation id="1177" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="37" op_0_bw="36">
<![CDATA[
.split15:305 %sext_ln703_36 = sext i36 %mul_ln1118_36

]]></Node>
<StgValue><ssdm name="sext_ln703_36"/></StgValue>
</operation>

<operation id="1178" st_id="131" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:306 %add_ln1192_37 = add i37 %shl_ln728_35, i37 %sext_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="1179" st_id="131" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:310 %mul_ln1118_37 = mul i36 %sext_ln1118_38, i36 %zext_ln1116_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="1180" st_id="131" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="15" op_0_bw="5">
<![CDATA[
.split15:316 %layer_10_weights_V_39_load = load i5 %layer_10_weights_V_39_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_39_load"/></StgValue>
</operation>

<operation id="1181" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="35" op_0_bw="15">
<![CDATA[
.split15:317 %sext_ln1118_39 = sext i15 %layer_10_weights_V_39_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="1182" st_id="131" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:318 %mul_ln1118_38 = mul i35 %sext_ln1118_39, i35 %zext_ln1116_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="1183" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:323 %layer_10_weights_V_40_addr = getelementptr i16 %layer_10_weights_V_40, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_40_addr"/></StgValue>
</operation>

<operation id="1184" st_id="131" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="16" op_0_bw="5">
<![CDATA[
.split15:324 %layer_10_weights_V_40_load = load i5 %layer_10_weights_V_40_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_40_load"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1185" st_id="132" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:306 %add_ln1192_37 = add i37 %shl_ln728_35, i37 %sext_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="1186" st_id="132" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:310 %mul_ln1118_37 = mul i36 %sext_ln1118_38, i36 %zext_ln1116_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="1187" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:311 %tmp_58 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_37, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1188" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:312 %shl_ln728_36 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_58, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_36"/></StgValue>
</operation>

<operation id="1189" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="37" op_0_bw="36">
<![CDATA[
.split15:313 %sext_ln703_37 = sext i36 %mul_ln1118_37

]]></Node>
<StgValue><ssdm name="sext_ln703_37"/></StgValue>
</operation>

<operation id="1190" st_id="132" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:314 %add_ln1192_38 = add i37 %shl_ln728_36, i37 %sext_ln703_37

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="1191" st_id="132" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:318 %mul_ln1118_38 = mul i35 %sext_ln1118_39, i35 %zext_ln1116_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="1192" st_id="132" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="16" op_0_bw="5">
<![CDATA[
.split15:324 %layer_10_weights_V_40_load = load i5 %layer_10_weights_V_40_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_40_load"/></StgValue>
</operation>

<operation id="1193" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="36" op_0_bw="16">
<![CDATA[
.split15:325 %sext_ln1118_40 = sext i16 %layer_10_weights_V_40_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="1194" st_id="132" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:326 %mul_ln1118_39 = mul i36 %sext_ln1118_40, i36 %zext_ln1116_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="1195" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:331 %layer_10_weights_V_41_addr = getelementptr i16 %layer_10_weights_V_41, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_41_addr"/></StgValue>
</operation>

<operation id="1196" st_id="132" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="16" op_0_bw="5">
<![CDATA[
.split15:332 %layer_10_weights_V_41_load = load i5 %layer_10_weights_V_41_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_41_load"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1197" st_id="133" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:314 %add_ln1192_38 = add i37 %shl_ln728_36, i37 %sext_ln703_37

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="1198" st_id="133" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:318 %mul_ln1118_38 = mul i35 %sext_ln1118_39, i35 %zext_ln1116_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="1199" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:319 %tmp_59 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_38, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1200" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:320 %shl_ln728_37 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_59, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_37"/></StgValue>
</operation>

<operation id="1201" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="37" op_0_bw="35">
<![CDATA[
.split15:321 %sext_ln703_38 = sext i35 %mul_ln1118_38

]]></Node>
<StgValue><ssdm name="sext_ln703_38"/></StgValue>
</operation>

<operation id="1202" st_id="133" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:322 %add_ln1192_39 = add i37 %shl_ln728_37, i37 %sext_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="1203" st_id="133" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:326 %mul_ln1118_39 = mul i36 %sext_ln1118_40, i36 %zext_ln1116_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="1204" st_id="133" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="16" op_0_bw="5">
<![CDATA[
.split15:332 %layer_10_weights_V_41_load = load i5 %layer_10_weights_V_41_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_41_load"/></StgValue>
</operation>

<operation id="1205" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="36" op_0_bw="16">
<![CDATA[
.split15:333 %sext_ln1118_41 = sext i16 %layer_10_weights_V_41_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="1206" st_id="133" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:334 %mul_ln1118_40 = mul i36 %sext_ln1118_41, i36 %zext_ln1116_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="1207" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:339 %layer_10_weights_V_42_addr = getelementptr i15 %layer_10_weights_V_42, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_42_addr"/></StgValue>
</operation>

<operation id="1208" st_id="133" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="15" op_0_bw="5">
<![CDATA[
.split15:340 %layer_10_weights_V_42_load = load i5 %layer_10_weights_V_42_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_42_load"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1209" st_id="134" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:322 %add_ln1192_39 = add i37 %shl_ln728_37, i37 %sext_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="1210" st_id="134" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:326 %mul_ln1118_39 = mul i36 %sext_ln1118_40, i36 %zext_ln1116_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="1211" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:327 %tmp_60 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_39, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1212" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:328 %shl_ln728_38 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_60, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_38"/></StgValue>
</operation>

<operation id="1213" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="37" op_0_bw="36">
<![CDATA[
.split15:329 %sext_ln703_39 = sext i36 %mul_ln1118_39

]]></Node>
<StgValue><ssdm name="sext_ln703_39"/></StgValue>
</operation>

<operation id="1214" st_id="134" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:330 %add_ln1192_40 = add i37 %shl_ln728_38, i37 %sext_ln703_39

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="1215" st_id="134" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:334 %mul_ln1118_40 = mul i36 %sext_ln1118_41, i36 %zext_ln1116_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="1216" st_id="134" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="15" op_0_bw="5">
<![CDATA[
.split15:340 %layer_10_weights_V_42_load = load i5 %layer_10_weights_V_42_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_42_load"/></StgValue>
</operation>

<operation id="1217" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="35" op_0_bw="15">
<![CDATA[
.split15:341 %sext_ln1118_42 = sext i15 %layer_10_weights_V_42_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="1218" st_id="134" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:342 %mul_ln1118_41 = mul i35 %sext_ln1118_42, i35 %zext_ln1116_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="1219" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:347 %layer_10_weights_V_43_addr = getelementptr i15 %layer_10_weights_V_43, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_43_addr"/></StgValue>
</operation>

<operation id="1220" st_id="134" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="15" op_0_bw="5">
<![CDATA[
.split15:348 %layer_10_weights_V_43_load = load i5 %layer_10_weights_V_43_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_43_load"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1221" st_id="135" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:330 %add_ln1192_40 = add i37 %shl_ln728_38, i37 %sext_ln703_39

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="1222" st_id="135" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:334 %mul_ln1118_40 = mul i36 %sext_ln1118_41, i36 %zext_ln1116_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="1223" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:335 %tmp_61 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_40, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1224" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:336 %shl_ln728_39 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_61, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_39"/></StgValue>
</operation>

<operation id="1225" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="37" op_0_bw="36">
<![CDATA[
.split15:337 %sext_ln703_40 = sext i36 %mul_ln1118_40

]]></Node>
<StgValue><ssdm name="sext_ln703_40"/></StgValue>
</operation>

<operation id="1226" st_id="135" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:338 %add_ln1192_41 = add i37 %shl_ln728_39, i37 %sext_ln703_40

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="1227" st_id="135" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:342 %mul_ln1118_41 = mul i35 %sext_ln1118_42, i35 %zext_ln1116_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="1228" st_id="135" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="15" op_0_bw="5">
<![CDATA[
.split15:348 %layer_10_weights_V_43_load = load i5 %layer_10_weights_V_43_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_43_load"/></StgValue>
</operation>

<operation id="1229" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="35" op_0_bw="15">
<![CDATA[
.split15:349 %sext_ln1118_43 = sext i15 %layer_10_weights_V_43_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="1230" st_id="135" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:350 %mul_ln1118_42 = mul i35 %sext_ln1118_43, i35 %zext_ln1116_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="1231" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:355 %layer_10_weights_V_44_addr = getelementptr i15 %layer_10_weights_V_44, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_44_addr"/></StgValue>
</operation>

<operation id="1232" st_id="135" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="15" op_0_bw="5">
<![CDATA[
.split15:356 %layer_10_weights_V_44_load = load i5 %layer_10_weights_V_44_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_44_load"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1233" st_id="136" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:338 %add_ln1192_41 = add i37 %shl_ln728_39, i37 %sext_ln703_40

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="1234" st_id="136" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:342 %mul_ln1118_41 = mul i35 %sext_ln1118_42, i35 %zext_ln1116_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="1235" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:343 %tmp_62 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_41, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1236" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:344 %shl_ln728_40 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_62, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_40"/></StgValue>
</operation>

<operation id="1237" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="37" op_0_bw="35">
<![CDATA[
.split15:345 %sext_ln703_41 = sext i35 %mul_ln1118_41

]]></Node>
<StgValue><ssdm name="sext_ln703_41"/></StgValue>
</operation>

<operation id="1238" st_id="136" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:346 %add_ln1192_42 = add i37 %shl_ln728_40, i37 %sext_ln703_41

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="1239" st_id="136" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:350 %mul_ln1118_42 = mul i35 %sext_ln1118_43, i35 %zext_ln1116_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="1240" st_id="136" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="15" op_0_bw="5">
<![CDATA[
.split15:356 %layer_10_weights_V_44_load = load i5 %layer_10_weights_V_44_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_44_load"/></StgValue>
</operation>

<operation id="1241" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="35" op_0_bw="15">
<![CDATA[
.split15:357 %sext_ln1118_44 = sext i15 %layer_10_weights_V_44_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="1242" st_id="136" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:358 %mul_ln1118_43 = mul i35 %sext_ln1118_44, i35 %zext_ln1116_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="1243" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:363 %layer_10_weights_V_45_addr = getelementptr i15 %layer_10_weights_V_45, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_45_addr"/></StgValue>
</operation>

<operation id="1244" st_id="136" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="15" op_0_bw="5">
<![CDATA[
.split15:364 %layer_10_weights_V_45_load = load i5 %layer_10_weights_V_45_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_45_load"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1245" st_id="137" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:346 %add_ln1192_42 = add i37 %shl_ln728_40, i37 %sext_ln703_41

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="1246" st_id="137" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:350 %mul_ln1118_42 = mul i35 %sext_ln1118_43, i35 %zext_ln1116_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="1247" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:351 %tmp_63 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_42, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1248" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:352 %shl_ln728_41 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_63, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_41"/></StgValue>
</operation>

<operation id="1249" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="37" op_0_bw="35">
<![CDATA[
.split15:353 %sext_ln703_42 = sext i35 %mul_ln1118_42

]]></Node>
<StgValue><ssdm name="sext_ln703_42"/></StgValue>
</operation>

<operation id="1250" st_id="137" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:354 %add_ln1192_43 = add i37 %shl_ln728_41, i37 %sext_ln703_42

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="1251" st_id="137" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:358 %mul_ln1118_43 = mul i35 %sext_ln1118_44, i35 %zext_ln1116_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="1252" st_id="137" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="15" op_0_bw="5">
<![CDATA[
.split15:364 %layer_10_weights_V_45_load = load i5 %layer_10_weights_V_45_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_45_load"/></StgValue>
</operation>

<operation id="1253" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="35" op_0_bw="15">
<![CDATA[
.split15:365 %sext_ln1118_45 = sext i15 %layer_10_weights_V_45_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="1254" st_id="137" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:366 %mul_ln1118_44 = mul i35 %sext_ln1118_45, i35 %zext_ln1116_45

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="1255" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:371 %layer_10_weights_V_46_addr = getelementptr i16 %layer_10_weights_V_46, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_46_addr"/></StgValue>
</operation>

<operation id="1256" st_id="137" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="16" op_0_bw="5">
<![CDATA[
.split15:372 %layer_10_weights_V_46_load = load i5 %layer_10_weights_V_46_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_46_load"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1257" st_id="138" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:354 %add_ln1192_43 = add i37 %shl_ln728_41, i37 %sext_ln703_42

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="1258" st_id="138" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:358 %mul_ln1118_43 = mul i35 %sext_ln1118_44, i35 %zext_ln1116_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="1259" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:359 %tmp_64 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_43, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1260" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:360 %shl_ln728_42 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_64, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_42"/></StgValue>
</operation>

<operation id="1261" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="37" op_0_bw="35">
<![CDATA[
.split15:361 %sext_ln703_43 = sext i35 %mul_ln1118_43

]]></Node>
<StgValue><ssdm name="sext_ln703_43"/></StgValue>
</operation>

<operation id="1262" st_id="138" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:362 %add_ln1192_44 = add i37 %shl_ln728_42, i37 %sext_ln703_43

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="1263" st_id="138" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:366 %mul_ln1118_44 = mul i35 %sext_ln1118_45, i35 %zext_ln1116_45

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="1264" st_id="138" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="16" op_0_bw="5">
<![CDATA[
.split15:372 %layer_10_weights_V_46_load = load i5 %layer_10_weights_V_46_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_46_load"/></StgValue>
</operation>

<operation id="1265" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="36" op_0_bw="16">
<![CDATA[
.split15:373 %sext_ln1118_46 = sext i16 %layer_10_weights_V_46_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="1266" st_id="138" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:374 %mul_ln1118_45 = mul i36 %sext_ln1118_46, i36 %zext_ln1116_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="1267" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:379 %layer_10_weights_V_47_addr = getelementptr i16 %layer_10_weights_V_47, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_47_addr"/></StgValue>
</operation>

<operation id="1268" st_id="138" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="16" op_0_bw="5">
<![CDATA[
.split15:380 %layer_10_weights_V_47_load = load i5 %layer_10_weights_V_47_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_47_load"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1269" st_id="139" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:362 %add_ln1192_44 = add i37 %shl_ln728_42, i37 %sext_ln703_43

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="1270" st_id="139" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:366 %mul_ln1118_44 = mul i35 %sext_ln1118_45, i35 %zext_ln1116_45

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="1271" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:367 %tmp_65 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_44, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1272" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:368 %shl_ln728_43 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_65, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_43"/></StgValue>
</operation>

<operation id="1273" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="37" op_0_bw="35">
<![CDATA[
.split15:369 %sext_ln703_44 = sext i35 %mul_ln1118_44

]]></Node>
<StgValue><ssdm name="sext_ln703_44"/></StgValue>
</operation>

<operation id="1274" st_id="139" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:370 %add_ln1192_45 = add i37 %shl_ln728_43, i37 %sext_ln703_44

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="1275" st_id="139" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:374 %mul_ln1118_45 = mul i36 %sext_ln1118_46, i36 %zext_ln1116_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="1276" st_id="139" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="16" op_0_bw="5">
<![CDATA[
.split15:380 %layer_10_weights_V_47_load = load i5 %layer_10_weights_V_47_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_47_load"/></StgValue>
</operation>

<operation id="1277" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="36" op_0_bw="16">
<![CDATA[
.split15:381 %sext_ln1118_47 = sext i16 %layer_10_weights_V_47_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="1278" st_id="139" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:382 %mul_ln1118_46 = mul i36 %sext_ln1118_47, i36 %zext_ln1116_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="1279" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:387 %layer_10_weights_V_48_addr = getelementptr i15 %layer_10_weights_V_48, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_48_addr"/></StgValue>
</operation>

<operation id="1280" st_id="139" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="15" op_0_bw="5">
<![CDATA[
.split15:388 %layer_10_weights_V_48_load = load i5 %layer_10_weights_V_48_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_48_load"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1281" st_id="140" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:370 %add_ln1192_45 = add i37 %shl_ln728_43, i37 %sext_ln703_44

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="1282" st_id="140" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:374 %mul_ln1118_45 = mul i36 %sext_ln1118_46, i36 %zext_ln1116_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="1283" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:375 %tmp_66 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_45, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1284" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:376 %shl_ln728_44 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_66, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_44"/></StgValue>
</operation>

<operation id="1285" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="37" op_0_bw="36">
<![CDATA[
.split15:377 %sext_ln703_45 = sext i36 %mul_ln1118_45

]]></Node>
<StgValue><ssdm name="sext_ln703_45"/></StgValue>
</operation>

<operation id="1286" st_id="140" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:378 %add_ln1192_46 = add i37 %shl_ln728_44, i37 %sext_ln703_45

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="1287" st_id="140" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:382 %mul_ln1118_46 = mul i36 %sext_ln1118_47, i36 %zext_ln1116_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="1288" st_id="140" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="15" op_0_bw="5">
<![CDATA[
.split15:388 %layer_10_weights_V_48_load = load i5 %layer_10_weights_V_48_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_48_load"/></StgValue>
</operation>

<operation id="1289" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="35" op_0_bw="15">
<![CDATA[
.split15:389 %sext_ln1118_48 = sext i15 %layer_10_weights_V_48_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="1290" st_id="140" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:390 %mul_ln1118_47 = mul i35 %sext_ln1118_48, i35 %zext_ln1116_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="1291" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:395 %layer_10_weights_V_49_addr = getelementptr i15 %layer_10_weights_V_49, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_49_addr"/></StgValue>
</operation>

<operation id="1292" st_id="140" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="15" op_0_bw="5">
<![CDATA[
.split15:396 %layer_10_weights_V_49_load = load i5 %layer_10_weights_V_49_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_49_load"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1293" st_id="141" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:378 %add_ln1192_46 = add i37 %shl_ln728_44, i37 %sext_ln703_45

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="1294" st_id="141" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:382 %mul_ln1118_46 = mul i36 %sext_ln1118_47, i36 %zext_ln1116_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="1295" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:383 %tmp_67 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_46, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1296" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:384 %shl_ln728_45 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_67, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_45"/></StgValue>
</operation>

<operation id="1297" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="37" op_0_bw="36">
<![CDATA[
.split15:385 %sext_ln703_46 = sext i36 %mul_ln1118_46

]]></Node>
<StgValue><ssdm name="sext_ln703_46"/></StgValue>
</operation>

<operation id="1298" st_id="141" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:386 %add_ln1192_47 = add i37 %shl_ln728_45, i37 %sext_ln703_46

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="1299" st_id="141" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:390 %mul_ln1118_47 = mul i35 %sext_ln1118_48, i35 %zext_ln1116_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="1300" st_id="141" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="15" op_0_bw="5">
<![CDATA[
.split15:396 %layer_10_weights_V_49_load = load i5 %layer_10_weights_V_49_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_49_load"/></StgValue>
</operation>

<operation id="1301" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="35" op_0_bw="15">
<![CDATA[
.split15:397 %sext_ln1118_49 = sext i15 %layer_10_weights_V_49_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="1302" st_id="141" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:398 %mul_ln1118_48 = mul i35 %sext_ln1118_49, i35 %zext_ln1116_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="1303" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:403 %layer_10_weights_V_50_addr = getelementptr i16 %layer_10_weights_V_50, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_50_addr"/></StgValue>
</operation>

<operation id="1304" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="16" op_0_bw="5">
<![CDATA[
.split15:404 %layer_10_weights_V_50_load = load i5 %layer_10_weights_V_50_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_50_load"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1305" st_id="142" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:386 %add_ln1192_47 = add i37 %shl_ln728_45, i37 %sext_ln703_46

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="1306" st_id="142" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:390 %mul_ln1118_47 = mul i35 %sext_ln1118_48, i35 %zext_ln1116_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="1307" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:391 %tmp_68 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_47, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1308" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:392 %shl_ln728_46 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_68, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_46"/></StgValue>
</operation>

<operation id="1309" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="37" op_0_bw="35">
<![CDATA[
.split15:393 %sext_ln703_47 = sext i35 %mul_ln1118_47

]]></Node>
<StgValue><ssdm name="sext_ln703_47"/></StgValue>
</operation>

<operation id="1310" st_id="142" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:394 %add_ln1192_48 = add i37 %shl_ln728_46, i37 %sext_ln703_47

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="1311" st_id="142" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:398 %mul_ln1118_48 = mul i35 %sext_ln1118_49, i35 %zext_ln1116_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="1312" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="16" op_0_bw="5">
<![CDATA[
.split15:404 %layer_10_weights_V_50_load = load i5 %layer_10_weights_V_50_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_50_load"/></StgValue>
</operation>

<operation id="1313" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="36" op_0_bw="16">
<![CDATA[
.split15:405 %sext_ln1118_50 = sext i16 %layer_10_weights_V_50_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="1314" st_id="142" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:406 %mul_ln1118_49 = mul i36 %sext_ln1118_50, i36 %zext_ln1116_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="1315" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:411 %layer_10_weights_V_51_addr = getelementptr i16 %layer_10_weights_V_51, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_51_addr"/></StgValue>
</operation>

<operation id="1316" st_id="142" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="16" op_0_bw="5">
<![CDATA[
.split15:412 %layer_10_weights_V_51_load = load i5 %layer_10_weights_V_51_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_51_load"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1317" st_id="143" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:394 %add_ln1192_48 = add i37 %shl_ln728_46, i37 %sext_ln703_47

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="1318" st_id="143" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:398 %mul_ln1118_48 = mul i35 %sext_ln1118_49, i35 %zext_ln1116_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="1319" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:399 %tmp_69 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_48, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1320" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:400 %shl_ln728_47 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_69, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_47"/></StgValue>
</operation>

<operation id="1321" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="37" op_0_bw="35">
<![CDATA[
.split15:401 %sext_ln703_48 = sext i35 %mul_ln1118_48

]]></Node>
<StgValue><ssdm name="sext_ln703_48"/></StgValue>
</operation>

<operation id="1322" st_id="143" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:402 %add_ln1192_49 = add i37 %shl_ln728_47, i37 %sext_ln703_48

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="1323" st_id="143" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:406 %mul_ln1118_49 = mul i36 %sext_ln1118_50, i36 %zext_ln1116_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="1324" st_id="143" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="16" op_0_bw="5">
<![CDATA[
.split15:412 %layer_10_weights_V_51_load = load i5 %layer_10_weights_V_51_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_51_load"/></StgValue>
</operation>

<operation id="1325" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="36" op_0_bw="16">
<![CDATA[
.split15:413 %sext_ln1118_51 = sext i16 %layer_10_weights_V_51_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="1326" st_id="143" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:414 %mul_ln1118_50 = mul i36 %sext_ln1118_51, i36 %zext_ln1116_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="1327" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:419 %layer_10_weights_V_52_addr = getelementptr i15 %layer_10_weights_V_52, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_52_addr"/></StgValue>
</operation>

<operation id="1328" st_id="143" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="15" op_0_bw="5">
<![CDATA[
.split15:420 %layer_10_weights_V_52_load = load i5 %layer_10_weights_V_52_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_52_load"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1329" st_id="144" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:402 %add_ln1192_49 = add i37 %shl_ln728_47, i37 %sext_ln703_48

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="1330" st_id="144" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:406 %mul_ln1118_49 = mul i36 %sext_ln1118_50, i36 %zext_ln1116_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="1331" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:407 %tmp_70 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_49, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1332" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:408 %shl_ln728_48 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_70, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_48"/></StgValue>
</operation>

<operation id="1333" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="37" op_0_bw="36">
<![CDATA[
.split15:409 %sext_ln703_49 = sext i36 %mul_ln1118_49

]]></Node>
<StgValue><ssdm name="sext_ln703_49"/></StgValue>
</operation>

<operation id="1334" st_id="144" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:410 %add_ln1192_50 = add i37 %shl_ln728_48, i37 %sext_ln703_49

]]></Node>
<StgValue><ssdm name="add_ln1192_50"/></StgValue>
</operation>

<operation id="1335" st_id="144" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:414 %mul_ln1118_50 = mul i36 %sext_ln1118_51, i36 %zext_ln1116_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="1336" st_id="144" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="15" op_0_bw="5">
<![CDATA[
.split15:420 %layer_10_weights_V_52_load = load i5 %layer_10_weights_V_52_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_52_load"/></StgValue>
</operation>

<operation id="1337" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="35" op_0_bw="15">
<![CDATA[
.split15:421 %sext_ln1118_52 = sext i15 %layer_10_weights_V_52_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="1338" st_id="144" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:422 %mul_ln1118_51 = mul i35 %sext_ln1118_52, i35 %zext_ln1116_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="1339" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:427 %layer_10_weights_V_53_addr = getelementptr i15 %layer_10_weights_V_53, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_53_addr"/></StgValue>
</operation>

<operation id="1340" st_id="144" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="15" op_0_bw="5">
<![CDATA[
.split15:428 %layer_10_weights_V_53_load = load i5 %layer_10_weights_V_53_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_53_load"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1341" st_id="145" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:410 %add_ln1192_50 = add i37 %shl_ln728_48, i37 %sext_ln703_49

]]></Node>
<StgValue><ssdm name="add_ln1192_50"/></StgValue>
</operation>

<operation id="1342" st_id="145" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:414 %mul_ln1118_50 = mul i36 %sext_ln1118_51, i36 %zext_ln1116_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="1343" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:415 %tmp_71 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_50, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1344" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:416 %shl_ln728_49 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_71, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_49"/></StgValue>
</operation>

<operation id="1345" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="37" op_0_bw="36">
<![CDATA[
.split15:417 %sext_ln703_50 = sext i36 %mul_ln1118_50

]]></Node>
<StgValue><ssdm name="sext_ln703_50"/></StgValue>
</operation>

<operation id="1346" st_id="145" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:418 %add_ln1192_51 = add i37 %shl_ln728_49, i37 %sext_ln703_50

]]></Node>
<StgValue><ssdm name="add_ln1192_51"/></StgValue>
</operation>

<operation id="1347" st_id="145" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:422 %mul_ln1118_51 = mul i35 %sext_ln1118_52, i35 %zext_ln1116_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="1348" st_id="145" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="15" op_0_bw="5">
<![CDATA[
.split15:428 %layer_10_weights_V_53_load = load i5 %layer_10_weights_V_53_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_53_load"/></StgValue>
</operation>

<operation id="1349" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="35" op_0_bw="15">
<![CDATA[
.split15:429 %sext_ln1118_53 = sext i15 %layer_10_weights_V_53_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="1350" st_id="145" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:430 %mul_ln1118_52 = mul i35 %sext_ln1118_53, i35 %zext_ln1116_53

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="1351" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="5" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:435 %layer_10_weights_V_54_addr = getelementptr i17 %layer_10_weights_V_54, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_54_addr"/></StgValue>
</operation>

<operation id="1352" st_id="145" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="17" op_0_bw="5">
<![CDATA[
.split15:436 %layer_10_weights_V_54_load = load i5 %layer_10_weights_V_54_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_54_load"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1353" st_id="146" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:418 %add_ln1192_51 = add i37 %shl_ln728_49, i37 %sext_ln703_50

]]></Node>
<StgValue><ssdm name="add_ln1192_51"/></StgValue>
</operation>

<operation id="1354" st_id="146" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:422 %mul_ln1118_51 = mul i35 %sext_ln1118_52, i35 %zext_ln1116_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="1355" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:423 %tmp_72 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_51, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1356" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:424 %shl_ln728_50 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_72, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_50"/></StgValue>
</operation>

<operation id="1357" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="37" op_0_bw="35">
<![CDATA[
.split15:425 %sext_ln703_51 = sext i35 %mul_ln1118_51

]]></Node>
<StgValue><ssdm name="sext_ln703_51"/></StgValue>
</operation>

<operation id="1358" st_id="146" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:426 %add_ln1192_52 = add i37 %shl_ln728_50, i37 %sext_ln703_51

]]></Node>
<StgValue><ssdm name="add_ln1192_52"/></StgValue>
</operation>

<operation id="1359" st_id="146" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:430 %mul_ln1118_52 = mul i35 %sext_ln1118_53, i35 %zext_ln1116_53

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="1360" st_id="146" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="17" op_0_bw="5">
<![CDATA[
.split15:436 %layer_10_weights_V_54_load = load i5 %layer_10_weights_V_54_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_54_load"/></StgValue>
</operation>

<operation id="1361" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="37" op_0_bw="17">
<![CDATA[
.split15:437 %sext_ln1118_54 = sext i17 %layer_10_weights_V_54_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="1362" st_id="146" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:438 %mul_ln703_1 = mul i37 %sext_ln1118_54, i37 %zext_ln1116_54

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="1363" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:442 %layer_10_weights_V_55_addr = getelementptr i15 %layer_10_weights_V_55, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_55_addr"/></StgValue>
</operation>

<operation id="1364" st_id="146" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="15" op_0_bw="5">
<![CDATA[
.split15:443 %layer_10_weights_V_55_load = load i5 %layer_10_weights_V_55_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_55_load"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1365" st_id="147" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:426 %add_ln1192_52 = add i37 %shl_ln728_50, i37 %sext_ln703_51

]]></Node>
<StgValue><ssdm name="add_ln1192_52"/></StgValue>
</operation>

<operation id="1366" st_id="147" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:430 %mul_ln1118_52 = mul i35 %sext_ln1118_53, i35 %zext_ln1116_53

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="1367" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:431 %tmp_73 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_52, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1368" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:432 %shl_ln728_51 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_73, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_51"/></StgValue>
</operation>

<operation id="1369" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="37" op_0_bw="35">
<![CDATA[
.split15:433 %sext_ln703_52 = sext i35 %mul_ln1118_52

]]></Node>
<StgValue><ssdm name="sext_ln703_52"/></StgValue>
</operation>

<operation id="1370" st_id="147" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:434 %add_ln1192_53 = add i37 %shl_ln728_51, i37 %sext_ln703_52

]]></Node>
<StgValue><ssdm name="add_ln1192_53"/></StgValue>
</operation>

<operation id="1371" st_id="147" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:438 %mul_ln703_1 = mul i37 %sext_ln1118_54, i37 %zext_ln1116_54

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="1372" st_id="147" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="15" op_0_bw="5">
<![CDATA[
.split15:443 %layer_10_weights_V_55_load = load i5 %layer_10_weights_V_55_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_55_load"/></StgValue>
</operation>

<operation id="1373" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="35" op_0_bw="15">
<![CDATA[
.split15:444 %sext_ln1118_55 = sext i15 %layer_10_weights_V_55_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="1374" st_id="147" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:445 %mul_ln1118_53 = mul i35 %sext_ln1118_55, i35 %zext_ln1116_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="1375" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:450 %layer_10_weights_V_56_addr = getelementptr i15 %layer_10_weights_V_56, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_56_addr"/></StgValue>
</operation>

<operation id="1376" st_id="147" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="15" op_0_bw="5">
<![CDATA[
.split15:451 %layer_10_weights_V_56_load = load i5 %layer_10_weights_V_56_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_56_load"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1377" st_id="148" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:434 %add_ln1192_53 = add i37 %shl_ln728_51, i37 %sext_ln703_52

]]></Node>
<StgValue><ssdm name="add_ln1192_53"/></StgValue>
</operation>

<operation id="1378" st_id="148" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:438 %mul_ln703_1 = mul i37 %sext_ln1118_54, i37 %zext_ln1116_54

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="1379" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:439 %tmp_74 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_53, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1380" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:440 %shl_ln728_52 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_74, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_52"/></StgValue>
</operation>

<operation id="1381" st_id="148" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:441 %add_ln1192_54 = add i37 %shl_ln728_52, i37 %mul_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192_54"/></StgValue>
</operation>

<operation id="1382" st_id="148" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:445 %mul_ln1118_53 = mul i35 %sext_ln1118_55, i35 %zext_ln1116_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="1383" st_id="148" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="15" op_0_bw="5">
<![CDATA[
.split15:451 %layer_10_weights_V_56_load = load i5 %layer_10_weights_V_56_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_56_load"/></StgValue>
</operation>

<operation id="1384" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="35" op_0_bw="15">
<![CDATA[
.split15:452 %sext_ln1118_56 = sext i15 %layer_10_weights_V_56_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="1385" st_id="148" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:453 %mul_ln1118_54 = mul i35 %sext_ln1118_56, i35 %zext_ln1116_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="1386" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:458 %layer_10_weights_V_57_addr = getelementptr i16 %layer_10_weights_V_57, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_57_addr"/></StgValue>
</operation>

<operation id="1387" st_id="148" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="16" op_0_bw="5">
<![CDATA[
.split15:459 %layer_10_weights_V_57_load = load i5 %layer_10_weights_V_57_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_57_load"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1388" st_id="149" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:441 %add_ln1192_54 = add i37 %shl_ln728_52, i37 %mul_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192_54"/></StgValue>
</operation>

<operation id="1389" st_id="149" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:445 %mul_ln1118_53 = mul i35 %sext_ln1118_55, i35 %zext_ln1116_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="1390" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:446 %tmp_75 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_54, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1391" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:447 %shl_ln728_53 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_75, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_53"/></StgValue>
</operation>

<operation id="1392" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="37" op_0_bw="35">
<![CDATA[
.split15:448 %sext_ln703_53 = sext i35 %mul_ln1118_53

]]></Node>
<StgValue><ssdm name="sext_ln703_53"/></StgValue>
</operation>

<operation id="1393" st_id="149" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:449 %add_ln1192_55 = add i37 %shl_ln728_53, i37 %sext_ln703_53

]]></Node>
<StgValue><ssdm name="add_ln1192_55"/></StgValue>
</operation>

<operation id="1394" st_id="149" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:453 %mul_ln1118_54 = mul i35 %sext_ln1118_56, i35 %zext_ln1116_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="1395" st_id="149" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="16" op_0_bw="5">
<![CDATA[
.split15:459 %layer_10_weights_V_57_load = load i5 %layer_10_weights_V_57_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_57_load"/></StgValue>
</operation>

<operation id="1396" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="36" op_0_bw="16">
<![CDATA[
.split15:460 %sext_ln1118_57 = sext i16 %layer_10_weights_V_57_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="1397" st_id="149" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:461 %mul_ln1118_55 = mul i36 %sext_ln1118_57, i36 %zext_ln1116_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="1398" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:466 %layer_10_weights_V_58_addr = getelementptr i16 %layer_10_weights_V_58, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_58_addr"/></StgValue>
</operation>

<operation id="1399" st_id="149" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="16" op_0_bw="5">
<![CDATA[
.split15:467 %layer_10_weights_V_58_load = load i5 %layer_10_weights_V_58_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_58_load"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1400" st_id="150" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:449 %add_ln1192_55 = add i37 %shl_ln728_53, i37 %sext_ln703_53

]]></Node>
<StgValue><ssdm name="add_ln1192_55"/></StgValue>
</operation>

<operation id="1401" st_id="150" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:453 %mul_ln1118_54 = mul i35 %sext_ln1118_56, i35 %zext_ln1116_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="1402" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:454 %tmp_76 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_55, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1403" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:455 %shl_ln728_54 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_76, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_54"/></StgValue>
</operation>

<operation id="1404" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="37" op_0_bw="35">
<![CDATA[
.split15:456 %sext_ln703_54 = sext i35 %mul_ln1118_54

]]></Node>
<StgValue><ssdm name="sext_ln703_54"/></StgValue>
</operation>

<operation id="1405" st_id="150" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:457 %add_ln1192_56 = add i37 %shl_ln728_54, i37 %sext_ln703_54

]]></Node>
<StgValue><ssdm name="add_ln1192_56"/></StgValue>
</operation>

<operation id="1406" st_id="150" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:461 %mul_ln1118_55 = mul i36 %sext_ln1118_57, i36 %zext_ln1116_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="1407" st_id="150" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="16" op_0_bw="5">
<![CDATA[
.split15:467 %layer_10_weights_V_58_load = load i5 %layer_10_weights_V_58_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_58_load"/></StgValue>
</operation>

<operation id="1408" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="36" op_0_bw="16">
<![CDATA[
.split15:468 %sext_ln1118_58 = sext i16 %layer_10_weights_V_58_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="1409" st_id="150" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:469 %mul_ln1118_56 = mul i36 %sext_ln1118_58, i36 %zext_ln1116_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="1410" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:474 %layer_10_weights_V_59_addr = getelementptr i16 %layer_10_weights_V_59, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_59_addr"/></StgValue>
</operation>

<operation id="1411" st_id="150" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="16" op_0_bw="5">
<![CDATA[
.split15:475 %layer_10_weights_V_59_load = load i5 %layer_10_weights_V_59_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_59_load"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1412" st_id="151" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:457 %add_ln1192_56 = add i37 %shl_ln728_54, i37 %sext_ln703_54

]]></Node>
<StgValue><ssdm name="add_ln1192_56"/></StgValue>
</operation>

<operation id="1413" st_id="151" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:461 %mul_ln1118_55 = mul i36 %sext_ln1118_57, i36 %zext_ln1116_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="1414" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:462 %tmp_77 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_56, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1415" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:463 %shl_ln728_55 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_77, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_55"/></StgValue>
</operation>

<operation id="1416" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="37" op_0_bw="36">
<![CDATA[
.split15:464 %sext_ln703_55 = sext i36 %mul_ln1118_55

]]></Node>
<StgValue><ssdm name="sext_ln703_55"/></StgValue>
</operation>

<operation id="1417" st_id="151" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:465 %add_ln1192_57 = add i37 %shl_ln728_55, i37 %sext_ln703_55

]]></Node>
<StgValue><ssdm name="add_ln1192_57"/></StgValue>
</operation>

<operation id="1418" st_id="151" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:469 %mul_ln1118_56 = mul i36 %sext_ln1118_58, i36 %zext_ln1116_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="1419" st_id="151" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="16" op_0_bw="5">
<![CDATA[
.split15:475 %layer_10_weights_V_59_load = load i5 %layer_10_weights_V_59_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_59_load"/></StgValue>
</operation>

<operation id="1420" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="36" op_0_bw="16">
<![CDATA[
.split15:476 %sext_ln1118_59 = sext i16 %layer_10_weights_V_59_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="1421" st_id="151" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:477 %mul_ln1118_57 = mul i36 %sext_ln1118_59, i36 %zext_ln1116_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="1422" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:482 %layer_10_weights_V_60_addr = getelementptr i15 %layer_10_weights_V_60, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_60_addr"/></StgValue>
</operation>

<operation id="1423" st_id="151" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="15" op_0_bw="5">
<![CDATA[
.split15:483 %layer_10_weights_V_60_load = load i5 %layer_10_weights_V_60_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_60_load"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1424" st_id="152" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:465 %add_ln1192_57 = add i37 %shl_ln728_55, i37 %sext_ln703_55

]]></Node>
<StgValue><ssdm name="add_ln1192_57"/></StgValue>
</operation>

<operation id="1425" st_id="152" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:469 %mul_ln1118_56 = mul i36 %sext_ln1118_58, i36 %zext_ln1116_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="1426" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:470 %tmp_78 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_57, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1427" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:471 %shl_ln728_56 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_78, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_56"/></StgValue>
</operation>

<operation id="1428" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="37" op_0_bw="36">
<![CDATA[
.split15:472 %sext_ln703_56 = sext i36 %mul_ln1118_56

]]></Node>
<StgValue><ssdm name="sext_ln703_56"/></StgValue>
</operation>

<operation id="1429" st_id="152" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:473 %add_ln1192_58 = add i37 %shl_ln728_56, i37 %sext_ln703_56

]]></Node>
<StgValue><ssdm name="add_ln1192_58"/></StgValue>
</operation>

<operation id="1430" st_id="152" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:477 %mul_ln1118_57 = mul i36 %sext_ln1118_59, i36 %zext_ln1116_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="1431" st_id="152" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="15" op_0_bw="5">
<![CDATA[
.split15:483 %layer_10_weights_V_60_load = load i5 %layer_10_weights_V_60_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_60_load"/></StgValue>
</operation>

<operation id="1432" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="35" op_0_bw="15">
<![CDATA[
.split15:484 %sext_ln1118_60 = sext i15 %layer_10_weights_V_60_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="1433" st_id="152" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:485 %mul_ln1118_58 = mul i35 %sext_ln1118_60, i35 %zext_ln1116_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="1434" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:490 %layer_10_weights_V_61_addr = getelementptr i15 %layer_10_weights_V_61, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_61_addr"/></StgValue>
</operation>

<operation id="1435" st_id="152" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="15" op_0_bw="5">
<![CDATA[
.split15:491 %layer_10_weights_V_61_load = load i5 %layer_10_weights_V_61_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_61_load"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1436" st_id="153" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:473 %add_ln1192_58 = add i37 %shl_ln728_56, i37 %sext_ln703_56

]]></Node>
<StgValue><ssdm name="add_ln1192_58"/></StgValue>
</operation>

<operation id="1437" st_id="153" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:477 %mul_ln1118_57 = mul i36 %sext_ln1118_59, i36 %zext_ln1116_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="1438" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:478 %tmp_79 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_58, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1439" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:479 %shl_ln728_57 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_79, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_57"/></StgValue>
</operation>

<operation id="1440" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="37" op_0_bw="36">
<![CDATA[
.split15:480 %sext_ln703_57 = sext i36 %mul_ln1118_57

]]></Node>
<StgValue><ssdm name="sext_ln703_57"/></StgValue>
</operation>

<operation id="1441" st_id="153" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:481 %add_ln1192_59 = add i37 %shl_ln728_57, i37 %sext_ln703_57

]]></Node>
<StgValue><ssdm name="add_ln1192_59"/></StgValue>
</operation>

<operation id="1442" st_id="153" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:485 %mul_ln1118_58 = mul i35 %sext_ln1118_60, i35 %zext_ln1116_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="1443" st_id="153" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="15" op_0_bw="5">
<![CDATA[
.split15:491 %layer_10_weights_V_61_load = load i5 %layer_10_weights_V_61_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_61_load"/></StgValue>
</operation>

<operation id="1444" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="35" op_0_bw="15">
<![CDATA[
.split15:492 %sext_ln1118_61 = sext i15 %layer_10_weights_V_61_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="1445" st_id="153" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:493 %mul_ln1118_59 = mul i35 %sext_ln1118_61, i35 %zext_ln1116_61

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="1446" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:498 %layer_10_weights_V_62_addr = getelementptr i15 %layer_10_weights_V_62, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_62_addr"/></StgValue>
</operation>

<operation id="1447" st_id="153" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="15" op_0_bw="5">
<![CDATA[
.split15:499 %layer_10_weights_V_62_load = load i5 %layer_10_weights_V_62_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_62_load"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1448" st_id="154" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:481 %add_ln1192_59 = add i37 %shl_ln728_57, i37 %sext_ln703_57

]]></Node>
<StgValue><ssdm name="add_ln1192_59"/></StgValue>
</operation>

<operation id="1449" st_id="154" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:485 %mul_ln1118_58 = mul i35 %sext_ln1118_60, i35 %zext_ln1116_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="1450" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:486 %tmp_80 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_59, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1451" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:487 %shl_ln728_58 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_80, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_58"/></StgValue>
</operation>

<operation id="1452" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="37" op_0_bw="35">
<![CDATA[
.split15:488 %sext_ln703_58 = sext i35 %mul_ln1118_58

]]></Node>
<StgValue><ssdm name="sext_ln703_58"/></StgValue>
</operation>

<operation id="1453" st_id="154" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:489 %add_ln1192_60 = add i37 %shl_ln728_58, i37 %sext_ln703_58

]]></Node>
<StgValue><ssdm name="add_ln1192_60"/></StgValue>
</operation>

<operation id="1454" st_id="154" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:493 %mul_ln1118_59 = mul i35 %sext_ln1118_61, i35 %zext_ln1116_61

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="1455" st_id="154" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="15" op_0_bw="5">
<![CDATA[
.split15:499 %layer_10_weights_V_62_load = load i5 %layer_10_weights_V_62_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_62_load"/></StgValue>
</operation>

<operation id="1456" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="35" op_0_bw="15">
<![CDATA[
.split15:500 %sext_ln1118_62 = sext i15 %layer_10_weights_V_62_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="1457" st_id="154" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:501 %mul_ln1118_60 = mul i35 %sext_ln1118_62, i35 %zext_ln1116_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="1458" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:506 %layer_10_weights_V_63_addr = getelementptr i16 %layer_10_weights_V_63, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_63_addr"/></StgValue>
</operation>

<operation id="1459" st_id="154" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="16" op_0_bw="5">
<![CDATA[
.split15:507 %layer_10_weights_V_63_load = load i5 %layer_10_weights_V_63_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_63_load"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1460" st_id="155" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:489 %add_ln1192_60 = add i37 %shl_ln728_58, i37 %sext_ln703_58

]]></Node>
<StgValue><ssdm name="add_ln1192_60"/></StgValue>
</operation>

<operation id="1461" st_id="155" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:493 %mul_ln1118_59 = mul i35 %sext_ln1118_61, i35 %zext_ln1116_61

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="1462" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:494 %tmp_81 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_60, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1463" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:495 %shl_ln728_59 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_81, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_59"/></StgValue>
</operation>

<operation id="1464" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="37" op_0_bw="35">
<![CDATA[
.split15:496 %sext_ln703_59 = sext i35 %mul_ln1118_59

]]></Node>
<StgValue><ssdm name="sext_ln703_59"/></StgValue>
</operation>

<operation id="1465" st_id="155" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:497 %add_ln1192_61 = add i37 %shl_ln728_59, i37 %sext_ln703_59

]]></Node>
<StgValue><ssdm name="add_ln1192_61"/></StgValue>
</operation>

<operation id="1466" st_id="155" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:501 %mul_ln1118_60 = mul i35 %sext_ln1118_62, i35 %zext_ln1116_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="1467" st_id="155" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="16" op_0_bw="5">
<![CDATA[
.split15:507 %layer_10_weights_V_63_load = load i5 %layer_10_weights_V_63_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_63_load"/></StgValue>
</operation>

<operation id="1468" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="36" op_0_bw="16">
<![CDATA[
.split15:508 %sext_ln1118_63 = sext i16 %layer_10_weights_V_63_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="1469" st_id="155" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:509 %mul_ln1118_61 = mul i36 %sext_ln1118_63, i36 %sext_ln1116_63_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1470" st_id="156" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:497 %add_ln1192_61 = add i37 %shl_ln728_59, i37 %sext_ln703_59

]]></Node>
<StgValue><ssdm name="add_ln1192_61"/></StgValue>
</operation>

<operation id="1471" st_id="156" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split15:501 %mul_ln1118_60 = mul i35 %sext_ln1118_62, i35 %zext_ln1116_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="1472" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:502 %tmp_82 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_61, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1473" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:503 %shl_ln728_60 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_82, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_60"/></StgValue>
</operation>

<operation id="1474" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="37" op_0_bw="35">
<![CDATA[
.split15:504 %sext_ln703_60 = sext i35 %mul_ln1118_60

]]></Node>
<StgValue><ssdm name="sext_ln703_60"/></StgValue>
</operation>

<operation id="1475" st_id="156" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:505 %add_ln1192_62 = add i37 %shl_ln728_60, i37 %sext_ln703_60

]]></Node>
<StgValue><ssdm name="add_ln1192_62"/></StgValue>
</operation>

<operation id="1476" st_id="156" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:509 %mul_ln1118_61 = mul i36 %sext_ln1118_63, i36 %sext_ln1116_63_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1477" st_id="157" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:505 %add_ln1192_62 = add i37 %shl_ln728_60, i37 %sext_ln703_60

]]></Node>
<StgValue><ssdm name="add_ln1192_62"/></StgValue>
</operation>

<operation id="1478" st_id="157" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split15:509 %mul_ln1118_61 = mul i36 %sext_ln1118_63, i36 %sext_ln1116_63_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="1479" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:510 %tmp_83 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_62, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1480" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split15:511 %shl_ln728_61 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_83, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_61"/></StgValue>
</operation>

<operation id="1481" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="37" op_0_bw="36">
<![CDATA[
.split15:512 %sext_ln703_61 = sext i36 %mul_ln1118_61

]]></Node>
<StgValue><ssdm name="sext_ln703_61"/></StgValue>
</operation>

<operation id="1482" st_id="157" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:513 %add_ln1192_63 = add i37 %shl_ln728_61, i37 %sext_ln703_61

]]></Node>
<StgValue><ssdm name="add_ln1192_63"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1483" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split15:1 %specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="1484" st_id="158" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split15:513 %add_ln1192_63 = add i37 %shl_ln728_61, i37 %sext_ln703_61

]]></Node>
<StgValue><ssdm name="add_ln1192_63"/></StgValue>
</operation>

<operation id="1485" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="20" op_0_bw="20" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:514 %trunc_ln9 = partselect i20 @_ssdm_op_PartSelect.i20.i37.i32.i32, i37 %add_ln1192_63, i32 16, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="1486" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="10" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:515 %dense_output_a_V_addr_2 = getelementptr i21 %dense_output_a_V, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="dense_output_a_V_addr_2"/></StgValue>
</operation>

<operation id="1487" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="37" op_2_bw="32">
<![CDATA[
.split15:516 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln1192_63, i32 36

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1488" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
.split15:517 %select_ln8_1 = select i1 %tmp_84, i20 0, i20 %trunc_ln9

]]></Node>
<StgValue><ssdm name="select_ln8_1"/></StgValue>
</operation>

<operation id="1489" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="21" op_0_bw="20">
<![CDATA[
.split15:518 %select_ln8_1_cast = zext i20 %select_ln8_1

]]></Node>
<StgValue><ssdm name="select_ln8_1_cast"/></StgValue>
</operation>

<operation id="1490" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="0" op_0_bw="21" op_1_bw="10">
<![CDATA[
.split15:519 %store_ln8 = store i21 %select_ln8_1_cast, i10 %dense_output_a_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="1491" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="0" op_0_bw="0">
<![CDATA[
.split15:520 %br_ln0 = br void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1492" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:0 %dense_output_a_V_load = load i21 0

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load"/></StgValue>
</operation>

<operation id="1493" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:2 %dense_output_a_V_load_1 = load i21 1

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1494" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:0 %dense_output_a_V_load = load i21 0

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load"/></StgValue>
</operation>

<operation id="1495" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:2 %dense_output_a_V_load_1 = load i21 1

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_1"/></StgValue>
</operation>

<operation id="1496" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:4 %dense_output_a_V_load_2 = load i21 2

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_2"/></StgValue>
</operation>

<operation id="1497" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:6 %dense_output_a_V_load_3 = load i21 3

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_3"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1498" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:4 %dense_output_a_V_load_2 = load i21 2

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_2"/></StgValue>
</operation>

<operation id="1499" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:6 %dense_output_a_V_load_3 = load i21 3

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_3"/></StgValue>
</operation>

<operation id="1500" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:8 %dense_output_a_V_load_4 = load i21 4

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_4"/></StgValue>
</operation>

<operation id="1501" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:10 %dense_output_a_V_load_5 = load i21 5

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_5"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1502" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:8 %dense_output_a_V_load_4 = load i21 4

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_4"/></StgValue>
</operation>

<operation id="1503" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:10 %dense_output_a_V_load_5 = load i21 5

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_5"/></StgValue>
</operation>

<operation id="1504" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:12 %dense_output_a_V_load_6 = load i21 6

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_6"/></StgValue>
</operation>

<operation id="1505" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:14 %dense_output_a_V_load_7 = load i21 7

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_7"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1506" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:12 %dense_output_a_V_load_6 = load i21 6

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_6"/></StgValue>
</operation>

<operation id="1507" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:14 %dense_output_a_V_load_7 = load i21 7

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_7"/></StgValue>
</operation>

<operation id="1508" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:16 %dense_output_a_V_load_8 = load i21 8

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_8"/></StgValue>
</operation>

<operation id="1509" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:18 %dense_output_a_V_load_9 = load i21 9

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_9"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1510" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:16 %dense_output_a_V_load_8 = load i21 8

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_8"/></StgValue>
</operation>

<operation id="1511" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:18 %dense_output_a_V_load_9 = load i21 9

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_9"/></StgValue>
</operation>

<operation id="1512" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:20 %dense_output_a_V_load_10 = load i21 10

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_10"/></StgValue>
</operation>

<operation id="1513" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:22 %dense_output_a_V_load_11 = load i21 11

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_11"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1514" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:20 %dense_output_a_V_load_10 = load i21 10

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_10"/></StgValue>
</operation>

<operation id="1515" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:22 %dense_output_a_V_load_11 = load i21 11

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_11"/></StgValue>
</operation>

<operation id="1516" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:24 %dense_output_a_V_load_12 = load i21 12

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_12"/></StgValue>
</operation>

<operation id="1517" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:26 %dense_output_a_V_load_13 = load i21 13

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_13"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1518" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:24 %dense_output_a_V_load_12 = load i21 12

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_12"/></StgValue>
</operation>

<operation id="1519" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:26 %dense_output_a_V_load_13 = load i21 13

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_13"/></StgValue>
</operation>

<operation id="1520" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:28 %dense_output_a_V_load_14 = load i21 14

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_14"/></StgValue>
</operation>

<operation id="1521" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:30 %dense_output_a_V_load_15 = load i21 15

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_15"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1522" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:28 %dense_output_a_V_load_14 = load i21 14

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_14"/></StgValue>
</operation>

<operation id="1523" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:30 %dense_output_a_V_load_15 = load i21 15

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_15"/></StgValue>
</operation>

<operation id="1524" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:32 %dense_output_a_V_load_16 = load i21 16

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_16"/></StgValue>
</operation>

<operation id="1525" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:34 %dense_output_a_V_load_17 = load i21 17

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_17"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1526" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:32 %dense_output_a_V_load_16 = load i21 16

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_16"/></StgValue>
</operation>

<operation id="1527" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:34 %dense_output_a_V_load_17 = load i21 17

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_17"/></StgValue>
</operation>

<operation id="1528" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:36 %dense_output_a_V_load_18 = load i21 18

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_18"/></StgValue>
</operation>

<operation id="1529" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:38 %dense_output_a_V_load_19 = load i21 19

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_19"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1530" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:36 %dense_output_a_V_load_18 = load i21 18

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_18"/></StgValue>
</operation>

<operation id="1531" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:38 %dense_output_a_V_load_19 = load i21 19

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_19"/></StgValue>
</operation>

<operation id="1532" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:40 %dense_output_a_V_load_20 = load i21 20

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_20"/></StgValue>
</operation>

<operation id="1533" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:42 %dense_output_a_V_load_21 = load i21 21

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_21"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1534" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:40 %dense_output_a_V_load_20 = load i21 20

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_20"/></StgValue>
</operation>

<operation id="1535" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:42 %dense_output_a_V_load_21 = load i21 21

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_21"/></StgValue>
</operation>

<operation id="1536" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:44 %dense_output_a_V_load_22 = load i21 22

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_22"/></StgValue>
</operation>

<operation id="1537" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:46 %dense_output_a_V_load_23 = load i21 23

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_23"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1538" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:44 %dense_output_a_V_load_22 = load i21 22

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_22"/></StgValue>
</operation>

<operation id="1539" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:46 %dense_output_a_V_load_23 = load i21 23

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_23"/></StgValue>
</operation>

<operation id="1540" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:48 %dense_output_a_V_load_24 = load i21 24

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_24"/></StgValue>
</operation>

<operation id="1541" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:50 %dense_output_a_V_load_25 = load i21 25

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_25"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1542" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:48 %dense_output_a_V_load_24 = load i21 24

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_24"/></StgValue>
</operation>

<operation id="1543" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:50 %dense_output_a_V_load_25 = load i21 25

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_25"/></StgValue>
</operation>

<operation id="1544" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:52 %dense_output_a_V_load_26 = load i21 26

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_26"/></StgValue>
</operation>

<operation id="1545" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:54 %dense_output_a_V_load_27 = load i21 27

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_27"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1546" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:52 %dense_output_a_V_load_26 = load i21 26

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_26"/></StgValue>
</operation>

<operation id="1547" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:54 %dense_output_a_V_load_27 = load i21 27

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_27"/></StgValue>
</operation>

<operation id="1548" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:56 %dense_output_a_V_load_28 = load i21 28

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_28"/></StgValue>
</operation>

<operation id="1549" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:58 %dense_output_a_V_load_29 = load i21 29

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_29"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1550" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:56 %dense_output_a_V_load_28 = load i21 28

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_28"/></StgValue>
</operation>

<operation id="1551" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:58 %dense_output_a_V_load_29 = load i21 29

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_29"/></StgValue>
</operation>

<operation id="1552" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:60 %dense_output_a_V_load_30 = load i21 30

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_30"/></StgValue>
</operation>

<operation id="1553" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:62 %dense_output_a_V_load_31 = load i21 31

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_31"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1554" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="36" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:1 %sext_ln728 = sext i21 %dense_output_a_V_load

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="1555" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:3 %sext_ln1116 = sext i21 %dense_output_a_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="1556" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:5 %sext_ln1116_1 = sext i21 %dense_output_a_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="1557" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:7 %sext_ln1116_2 = sext i21 %dense_output_a_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="1558" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:9 %sext_ln1116_3 = sext i21 %dense_output_a_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="1559" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:11 %sext_ln1116_4 = sext i21 %dense_output_a_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="1560" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:13 %sext_ln1116_5 = sext i21 %dense_output_a_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="1561" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:15 %sext_ln1116_6 = sext i21 %dense_output_a_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="1562" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:17 %sext_ln1116_7 = sext i21 %dense_output_a_V_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="1563" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:19 %sext_ln1116_8 = sext i21 %dense_output_a_V_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="1564" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:21 %sext_ln1192 = sext i21 %dense_output_a_V_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="1565" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:23 %sext_ln1192_1 = sext i21 %dense_output_a_V_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="1566" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:25 %sext_ln1116_9 = sext i21 %dense_output_a_V_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1116_9"/></StgValue>
</operation>

<operation id="1567" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:27 %sext_ln1116_10 = sext i21 %dense_output_a_V_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="1568" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:29 %sext_ln1116_11 = sext i21 %dense_output_a_V_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1116_11"/></StgValue>
</operation>

<operation id="1569" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:31 %sext_ln1116_12 = sext i21 %dense_output_a_V_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1116_12"/></StgValue>
</operation>

<operation id="1570" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:33 %sext_ln1116_13 = sext i21 %dense_output_a_V_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1116_13"/></StgValue>
</operation>

<operation id="1571" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:35 %sext_ln1116_14 = sext i21 %dense_output_a_V_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1116_14"/></StgValue>
</operation>

<operation id="1572" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:37 %sext_ln1116_15 = sext i21 %dense_output_a_V_load_18

]]></Node>
<StgValue><ssdm name="sext_ln1116_15"/></StgValue>
</operation>

<operation id="1573" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:39 %sext_ln1116_16 = sext i21 %dense_output_a_V_load_19

]]></Node>
<StgValue><ssdm name="sext_ln1116_16"/></StgValue>
</operation>

<operation id="1574" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:41 %sext_ln1116_17 = sext i21 %dense_output_a_V_load_20

]]></Node>
<StgValue><ssdm name="sext_ln1116_17"/></StgValue>
</operation>

<operation id="1575" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:43 %sext_ln1116_18 = sext i21 %dense_output_a_V_load_21

]]></Node>
<StgValue><ssdm name="sext_ln1116_18"/></StgValue>
</operation>

<operation id="1576" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:45 %sext_ln1116_19 = sext i21 %dense_output_a_V_load_22

]]></Node>
<StgValue><ssdm name="sext_ln1116_19"/></StgValue>
</operation>

<operation id="1577" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:47 %sext_ln1116_20 = sext i21 %dense_output_a_V_load_23

]]></Node>
<StgValue><ssdm name="sext_ln1116_20"/></StgValue>
</operation>

<operation id="1578" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:49 %sext_ln1116_21 = sext i21 %dense_output_a_V_load_24

]]></Node>
<StgValue><ssdm name="sext_ln1116_21"/></StgValue>
</operation>

<operation id="1579" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:51 %sext_ln1192_2 = sext i21 %dense_output_a_V_load_25

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="1580" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:53 %sext_ln1116_22 = sext i21 %dense_output_a_V_load_26

]]></Node>
<StgValue><ssdm name="sext_ln1116_22"/></StgValue>
</operation>

<operation id="1581" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:55 %sext_ln1116_23 = sext i21 %dense_output_a_V_load_27

]]></Node>
<StgValue><ssdm name="sext_ln1116_23"/></StgValue>
</operation>

<operation id="1582" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:57 %sext_ln1116_24 = sext i21 %dense_output_a_V_load_28

]]></Node>
<StgValue><ssdm name="sext_ln1116_24"/></StgValue>
</operation>

<operation id="1583" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:59 %sext_ln1116_25 = sext i21 %dense_output_a_V_load_29

]]></Node>
<StgValue><ssdm name="sext_ln1116_25"/></StgValue>
</operation>

<operation id="1584" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:60 %dense_output_a_V_load_30 = load i21 30

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_30"/></StgValue>
</operation>

<operation id="1585" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:61 %sext_ln1116_26 = sext i21 %dense_output_a_V_load_30

]]></Node>
<StgValue><ssdm name="sext_ln1116_26"/></StgValue>
</operation>

<operation id="1586" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="21" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:62 %dense_output_a_V_load_31 = load i21 31

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_31"/></StgValue>
</operation>

<operation id="1587" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="37" op_0_bw="21">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:63 %dense_output_a_V_load_32_cast = sext i21 %dense_output_a_V_load_31

]]></Node>
<StgValue><ssdm name="dense_output_a_V_load_32_cast"/></StgValue>
</operation>

<operation id="1588" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="0" op_0_bw="0">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:64 %br_ln0 = br void %_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1589" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:0 %i_5 = phi i5 %add_ln144_2, void %.split12, i5 0, void %_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="1590" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:1 %add_ln144_2 = add i5 %i_5, i5 1

]]></Node>
<StgValue><ssdm name="add_ln144_2"/></StgValue>
</operation>

<operation id="1591" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1592" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:3 %icmp_ln144_2 = icmp_eq  i5 %i_5, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln144_2"/></StgValue>
</operation>

<operation id="1593" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:4 %empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1594" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:5 %br_ln144 = br i1 %icmp_ln144_2, void %.split12, void %_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="1595" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="64" op_0_bw="5">
<![CDATA[
.split12:0 %i_5_cast = zext i5 %i_5

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="1596" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:4 %layer_11_weights_V_0_addr = getelementptr i16 %layer_11_weights_V_0, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_0_addr"/></StgValue>
</operation>

<operation id="1597" st_id="176" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="16" op_0_bw="4">
<![CDATA[
.split12:5 %layer_11_weights_V_0_load = load i4 %layer_11_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_0_load"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1598" st_id="177" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="16" op_0_bw="4">
<![CDATA[
.split12:5 %layer_11_weights_V_0_load = load i4 %layer_11_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_0_load"/></StgValue>
</operation>

<operation id="1599" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="36" op_0_bw="16">
<![CDATA[
.split12:6 %sext_ln728_1 = sext i16 %layer_11_weights_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="1600" st_id="177" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:7 %mul_ln728 = mul i36 %sext_ln728_1, i36 %sext_ln728

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="1601" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:12 %layer_11_weights_V_1_addr = getelementptr i16 %layer_11_weights_V_1, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_1_addr"/></StgValue>
</operation>

<operation id="1602" st_id="177" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="16" op_0_bw="4">
<![CDATA[
.split12:13 %layer_11_weights_V_1_load = load i4 %layer_11_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_1_load"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1603" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:2 %layer_11_bias_V_addr = getelementptr i13 %layer_11_bias_V, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_bias_V_addr"/></StgValue>
</operation>

<operation id="1604" st_id="178" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="13" op_0_bw="4">
<![CDATA[
.split12:3 %output_sum_V_4 = load i4 %layer_11_bias_V_addr

]]></Node>
<StgValue><ssdm name="output_sum_V_4"/></StgValue>
</operation>

<operation id="1605" st_id="178" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:7 %mul_ln728 = mul i36 %sext_ln728_1, i36 %sext_ln728

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="1606" st_id="178" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="16" op_0_bw="4">
<![CDATA[
.split12:13 %layer_11_weights_V_1_load = load i4 %layer_11_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_1_load"/></StgValue>
</operation>

<operation id="1607" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="37" op_0_bw="16">
<![CDATA[
.split12:14 %sext_ln1118_64 = sext i16 %layer_11_weights_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="1608" st_id="178" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:15 %mul_ln703_2 = mul i37 %sext_ln1118_64, i37 %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln703_2"/></StgValue>
</operation>

<operation id="1609" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:19 %layer_11_weights_V_2_addr = getelementptr i16 %layer_11_weights_V_2, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_2_addr"/></StgValue>
</operation>

<operation id="1610" st_id="178" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="16" op_0_bw="4">
<![CDATA[
.split12:20 %layer_11_weights_V_2_load = load i4 %layer_11_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_2_load"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1611" st_id="179" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="13" op_0_bw="4">
<![CDATA[
.split12:3 %output_sum_V_4 = load i4 %layer_11_bias_V_addr

]]></Node>
<StgValue><ssdm name="output_sum_V_4"/></StgValue>
</operation>

<operation id="1612" st_id="179" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:7 %mul_ln728 = mul i36 %sext_ln728_1, i36 %sext_ln728

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="1613" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="29" op_0_bw="29" op_1_bw="13" op_2_bw="16">
<![CDATA[
.split12:8 %shl_ln728_62 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i16, i13 %output_sum_V_4, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_62"/></StgValue>
</operation>

<operation id="1614" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="36" op_0_bw="29">
<![CDATA[
.split12:9 %sext_ln1192_5 = sext i29 %shl_ln728_62

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="1615" st_id="179" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:10 %add_ln1192_64 = add i36 %sext_ln1192_5, i36 %mul_ln728

]]></Node>
<StgValue><ssdm name="add_ln1192_64"/></StgValue>
</operation>

<operation id="1616" st_id="179" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:15 %mul_ln703_2 = mul i37 %sext_ln1118_64, i37 %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln703_2"/></StgValue>
</operation>

<operation id="1617" st_id="179" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="16" op_0_bw="4">
<![CDATA[
.split12:20 %layer_11_weights_V_2_load = load i4 %layer_11_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_2_load"/></StgValue>
</operation>

<operation id="1618" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="37" op_0_bw="16">
<![CDATA[
.split12:21 %sext_ln1118_65 = sext i16 %layer_11_weights_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="1619" st_id="179" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:22 %mul_ln703_3 = mul i37 %sext_ln1118_65, i37 %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln703_3"/></StgValue>
</operation>

<operation id="1620" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:26 %layer_11_weights_V_3_addr = getelementptr i16 %layer_11_weights_V_3, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_3_addr"/></StgValue>
</operation>

<operation id="1621" st_id="179" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="16" op_0_bw="4">
<![CDATA[
.split12:27 %layer_11_weights_V_3_load = load i4 %layer_11_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_3_load"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1622" st_id="180" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:10 %add_ln1192_64 = add i36 %sext_ln1192_5, i36 %mul_ln728

]]></Node>
<StgValue><ssdm name="add_ln1192_64"/></StgValue>
</operation>

<operation id="1623" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="20" op_0_bw="20" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:11 %trunc_ln708_1 = partselect i20 @_ssdm_op_PartSelect.i20.i36.i32.i32, i36 %add_ln1192_64, i32 16, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="1624" st_id="180" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:15 %mul_ln703_2 = mul i37 %sext_ln1118_64, i37 %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln703_2"/></StgValue>
</operation>

<operation id="1625" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="36" op_0_bw="36" op_1_bw="20" op_2_bw="16">
<![CDATA[
.split12:16 %tmp_86 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i20.i16, i20 %trunc_ln708_1, i16 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1626" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="37" op_0_bw="36">
<![CDATA[
.split12:17 %sext_ln728_3 = sext i36 %tmp_86

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="1627" st_id="180" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:18 %add_ln1192_65 = add i37 %sext_ln728_3, i37 %mul_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_65"/></StgValue>
</operation>

<operation id="1628" st_id="180" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:22 %mul_ln703_3 = mul i37 %sext_ln1118_65, i37 %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln703_3"/></StgValue>
</operation>

<operation id="1629" st_id="180" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="16" op_0_bw="4">
<![CDATA[
.split12:27 %layer_11_weights_V_3_load = load i4 %layer_11_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_3_load"/></StgValue>
</operation>

<operation id="1630" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="37" op_0_bw="16">
<![CDATA[
.split12:28 %sext_ln1118_66 = sext i16 %layer_11_weights_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_66"/></StgValue>
</operation>

<operation id="1631" st_id="180" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:29 %mul_ln703_4 = mul i37 %sext_ln1118_66, i37 %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln703_4"/></StgValue>
</operation>

<operation id="1632" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:33 %layer_11_weights_V_4_addr = getelementptr i16 %layer_11_weights_V_4, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_4_addr"/></StgValue>
</operation>

<operation id="1633" st_id="180" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="16" op_0_bw="4">
<![CDATA[
.split12:34 %layer_11_weights_V_4_load = load i4 %layer_11_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_4_load"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1634" st_id="181" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:18 %add_ln1192_65 = add i37 %sext_ln728_3, i37 %mul_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_65"/></StgValue>
</operation>

<operation id="1635" st_id="181" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:22 %mul_ln703_3 = mul i37 %sext_ln1118_65, i37 %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln703_3"/></StgValue>
</operation>

<operation id="1636" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:23 %tmp_87 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_65, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1637" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:24 %shl_ln728_63 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_87, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_63"/></StgValue>
</operation>

<operation id="1638" st_id="181" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:25 %add_ln1192_66 = add i37 %shl_ln728_63, i37 %mul_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_66"/></StgValue>
</operation>

<operation id="1639" st_id="181" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:29 %mul_ln703_4 = mul i37 %sext_ln1118_66, i37 %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln703_4"/></StgValue>
</operation>

<operation id="1640" st_id="181" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="16" op_0_bw="4">
<![CDATA[
.split12:34 %layer_11_weights_V_4_load = load i4 %layer_11_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_4_load"/></StgValue>
</operation>

<operation id="1641" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="37" op_0_bw="16">
<![CDATA[
.split12:35 %sext_ln1118_67 = sext i16 %layer_11_weights_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_67"/></StgValue>
</operation>

<operation id="1642" st_id="181" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:36 %mul_ln703_5 = mul i37 %sext_ln1118_67, i37 %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln703_5"/></StgValue>
</operation>

<operation id="1643" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:40 %layer_11_weights_V_5_addr = getelementptr i16 %layer_11_weights_V_5, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_5_addr"/></StgValue>
</operation>

<operation id="1644" st_id="181" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="16" op_0_bw="4">
<![CDATA[
.split12:41 %layer_11_weights_V_5_load = load i4 %layer_11_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_5_load"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1645" st_id="182" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:25 %add_ln1192_66 = add i37 %shl_ln728_63, i37 %mul_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_66"/></StgValue>
</operation>

<operation id="1646" st_id="182" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:29 %mul_ln703_4 = mul i37 %sext_ln1118_66, i37 %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln703_4"/></StgValue>
</operation>

<operation id="1647" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:30 %tmp_88 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_66, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1648" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:31 %shl_ln728_64 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_88, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_64"/></StgValue>
</operation>

<operation id="1649" st_id="182" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:32 %add_ln1192_67 = add i37 %shl_ln728_64, i37 %mul_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_67"/></StgValue>
</operation>

<operation id="1650" st_id="182" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:36 %mul_ln703_5 = mul i37 %sext_ln1118_67, i37 %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln703_5"/></StgValue>
</operation>

<operation id="1651" st_id="182" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="16" op_0_bw="4">
<![CDATA[
.split12:41 %layer_11_weights_V_5_load = load i4 %layer_11_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_5_load"/></StgValue>
</operation>

<operation id="1652" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="37" op_0_bw="16">
<![CDATA[
.split12:42 %sext_ln1118_68 = sext i16 %layer_11_weights_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_68"/></StgValue>
</operation>

<operation id="1653" st_id="182" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:43 %mul_ln703_6 = mul i37 %sext_ln1118_68, i37 %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln703_6"/></StgValue>
</operation>

<operation id="1654" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:47 %layer_11_weights_V_6_addr = getelementptr i16 %layer_11_weights_V_6, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_6_addr"/></StgValue>
</operation>

<operation id="1655" st_id="182" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="16" op_0_bw="4">
<![CDATA[
.split12:48 %layer_11_weights_V_6_load = load i4 %layer_11_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_6_load"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1656" st_id="183" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:32 %add_ln1192_67 = add i37 %shl_ln728_64, i37 %mul_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_67"/></StgValue>
</operation>

<operation id="1657" st_id="183" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:36 %mul_ln703_5 = mul i37 %sext_ln1118_67, i37 %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln703_5"/></StgValue>
</operation>

<operation id="1658" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:37 %tmp_89 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_67, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1659" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:38 %shl_ln728_65 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_89, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_65"/></StgValue>
</operation>

<operation id="1660" st_id="183" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:39 %add_ln1192_68 = add i37 %shl_ln728_65, i37 %mul_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_68"/></StgValue>
</operation>

<operation id="1661" st_id="183" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:43 %mul_ln703_6 = mul i37 %sext_ln1118_68, i37 %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln703_6"/></StgValue>
</operation>

<operation id="1662" st_id="183" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="16" op_0_bw="4">
<![CDATA[
.split12:48 %layer_11_weights_V_6_load = load i4 %layer_11_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_6_load"/></StgValue>
</operation>

<operation id="1663" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="37" op_0_bw="16">
<![CDATA[
.split12:49 %sext_ln1118_69 = sext i16 %layer_11_weights_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_69"/></StgValue>
</operation>

<operation id="1664" st_id="183" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:50 %mul_ln703_7 = mul i37 %sext_ln1118_69, i37 %sext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln703_7"/></StgValue>
</operation>

<operation id="1665" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:54 %layer_11_weights_V_7_addr = getelementptr i16 %layer_11_weights_V_7, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_7_addr"/></StgValue>
</operation>

<operation id="1666" st_id="183" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="16" op_0_bw="4">
<![CDATA[
.split12:55 %layer_11_weights_V_7_load = load i4 %layer_11_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_7_load"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1667" st_id="184" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:39 %add_ln1192_68 = add i37 %shl_ln728_65, i37 %mul_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_68"/></StgValue>
</operation>

<operation id="1668" st_id="184" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:43 %mul_ln703_6 = mul i37 %sext_ln1118_68, i37 %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln703_6"/></StgValue>
</operation>

<operation id="1669" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:44 %tmp_90 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_68, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1670" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:45 %shl_ln728_66 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_90, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_66"/></StgValue>
</operation>

<operation id="1671" st_id="184" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:46 %add_ln1192_69 = add i37 %shl_ln728_66, i37 %mul_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_69"/></StgValue>
</operation>

<operation id="1672" st_id="184" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:50 %mul_ln703_7 = mul i37 %sext_ln1118_69, i37 %sext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln703_7"/></StgValue>
</operation>

<operation id="1673" st_id="184" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="16" op_0_bw="4">
<![CDATA[
.split12:55 %layer_11_weights_V_7_load = load i4 %layer_11_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_7_load"/></StgValue>
</operation>

<operation id="1674" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="37" op_0_bw="16">
<![CDATA[
.split12:56 %sext_ln1118_70 = sext i16 %layer_11_weights_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_70"/></StgValue>
</operation>

<operation id="1675" st_id="184" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:57 %mul_ln703_8 = mul i37 %sext_ln1118_70, i37 %sext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln703_8"/></StgValue>
</operation>

<operation id="1676" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:61 %layer_11_weights_V_8_addr = getelementptr i16 %layer_11_weights_V_8, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_8_addr"/></StgValue>
</operation>

<operation id="1677" st_id="184" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="16" op_0_bw="4">
<![CDATA[
.split12:62 %layer_11_weights_V_8_load = load i4 %layer_11_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_8_load"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1678" st_id="185" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:46 %add_ln1192_69 = add i37 %shl_ln728_66, i37 %mul_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_69"/></StgValue>
</operation>

<operation id="1679" st_id="185" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:50 %mul_ln703_7 = mul i37 %sext_ln1118_69, i37 %sext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln703_7"/></StgValue>
</operation>

<operation id="1680" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:51 %tmp_91 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_69, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1681" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:52 %shl_ln728_67 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_91, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_67"/></StgValue>
</operation>

<operation id="1682" st_id="185" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:53 %add_ln1192_70 = add i37 %shl_ln728_67, i37 %mul_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_70"/></StgValue>
</operation>

<operation id="1683" st_id="185" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:57 %mul_ln703_8 = mul i37 %sext_ln1118_70, i37 %sext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln703_8"/></StgValue>
</operation>

<operation id="1684" st_id="185" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="16" op_0_bw="4">
<![CDATA[
.split12:62 %layer_11_weights_V_8_load = load i4 %layer_11_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_8_load"/></StgValue>
</operation>

<operation id="1685" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="37" op_0_bw="16">
<![CDATA[
.split12:63 %sext_ln1118_71 = sext i16 %layer_11_weights_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_71"/></StgValue>
</operation>

<operation id="1686" st_id="185" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:64 %mul_ln703_9 = mul i37 %sext_ln1118_71, i37 %sext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln703_9"/></StgValue>
</operation>

<operation id="1687" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:68 %layer_11_weights_V_9_addr = getelementptr i16 %layer_11_weights_V_9, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_9_addr"/></StgValue>
</operation>

<operation id="1688" st_id="185" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="16" op_0_bw="4">
<![CDATA[
.split12:69 %layer_11_weights_V_9_load = load i4 %layer_11_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_9_load"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1689" st_id="186" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:53 %add_ln1192_70 = add i37 %shl_ln728_67, i37 %mul_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_70"/></StgValue>
</operation>

<operation id="1690" st_id="186" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:57 %mul_ln703_8 = mul i37 %sext_ln1118_70, i37 %sext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln703_8"/></StgValue>
</operation>

<operation id="1691" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:58 %tmp_92 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_70, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1692" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:59 %shl_ln728_68 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_92, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_68"/></StgValue>
</operation>

<operation id="1693" st_id="186" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:60 %add_ln1192_71 = add i37 %shl_ln728_68, i37 %mul_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_71"/></StgValue>
</operation>

<operation id="1694" st_id="186" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:64 %mul_ln703_9 = mul i37 %sext_ln1118_71, i37 %sext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln703_9"/></StgValue>
</operation>

<operation id="1695" st_id="186" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="16" op_0_bw="4">
<![CDATA[
.split12:69 %layer_11_weights_V_9_load = load i4 %layer_11_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_9_load"/></StgValue>
</operation>

<operation id="1696" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="37" op_0_bw="16">
<![CDATA[
.split12:70 %sext_ln1118_72 = sext i16 %layer_11_weights_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_72"/></StgValue>
</operation>

<operation id="1697" st_id="186" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:71 %mul_ln703_10 = mul i37 %sext_ln1118_72, i37 %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln703_10"/></StgValue>
</operation>

<operation id="1698" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="4" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:75 %layer_11_weights_V_10_addr = getelementptr i17 %layer_11_weights_V_10, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_10_addr"/></StgValue>
</operation>

<operation id="1699" st_id="186" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="17" op_0_bw="4">
<![CDATA[
.split12:76 %layer_11_weights_V_10_load = load i4 %layer_11_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_10_load"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1700" st_id="187" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:60 %add_ln1192_71 = add i37 %shl_ln728_68, i37 %mul_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_71"/></StgValue>
</operation>

<operation id="1701" st_id="187" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:64 %mul_ln703_9 = mul i37 %sext_ln1118_71, i37 %sext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln703_9"/></StgValue>
</operation>

<operation id="1702" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:65 %tmp_93 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_71, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1703" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:66 %shl_ln728_69 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_93, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_69"/></StgValue>
</operation>

<operation id="1704" st_id="187" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:67 %add_ln1192_72 = add i37 %shl_ln728_69, i37 %mul_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_72"/></StgValue>
</operation>

<operation id="1705" st_id="187" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:71 %mul_ln703_10 = mul i37 %sext_ln1118_72, i37 %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln703_10"/></StgValue>
</operation>

<operation id="1706" st_id="187" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="17" op_0_bw="4">
<![CDATA[
.split12:76 %layer_11_weights_V_10_load = load i4 %layer_11_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_10_load"/></StgValue>
</operation>

<operation id="1707" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="37" op_0_bw="17">
<![CDATA[
.split12:77 %sext_ln1192_6 = sext i17 %layer_11_weights_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="1708" st_id="187" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:78 %mul_ln1192_1 = mul i37 %sext_ln1192_6, i37 %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="1709" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="4" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:82 %layer_11_weights_V_11_addr = getelementptr i17 %layer_11_weights_V_11, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_11_addr"/></StgValue>
</operation>

<operation id="1710" st_id="187" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="17" op_0_bw="4">
<![CDATA[
.split12:83 %layer_11_weights_V_11_load = load i4 %layer_11_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_11_load"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1711" st_id="188" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:67 %add_ln1192_72 = add i37 %shl_ln728_69, i37 %mul_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_72"/></StgValue>
</operation>

<operation id="1712" st_id="188" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:71 %mul_ln703_10 = mul i37 %sext_ln1118_72, i37 %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln703_10"/></StgValue>
</operation>

<operation id="1713" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:72 %tmp_94 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_72, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1714" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:73 %shl_ln728_70 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_94, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_70"/></StgValue>
</operation>

<operation id="1715" st_id="188" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:74 %add_ln1192_73 = add i37 %shl_ln728_70, i37 %mul_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_73"/></StgValue>
</operation>

<operation id="1716" st_id="188" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:78 %mul_ln1192_1 = mul i37 %sext_ln1192_6, i37 %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="1717" st_id="188" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="17" op_0_bw="4">
<![CDATA[
.split12:83 %layer_11_weights_V_11_load = load i4 %layer_11_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_11_load"/></StgValue>
</operation>

<operation id="1718" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="37" op_0_bw="17">
<![CDATA[
.split12:84 %sext_ln1192_7 = sext i17 %layer_11_weights_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="1719" st_id="188" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:85 %mul_ln1192_2 = mul i37 %sext_ln1192_7, i37 %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="1720" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:89 %layer_11_weights_V_12_addr = getelementptr i16 %layer_11_weights_V_12, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_12_addr"/></StgValue>
</operation>

<operation id="1721" st_id="188" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="16" op_0_bw="4">
<![CDATA[
.split12:90 %layer_11_weights_V_12_load = load i4 %layer_11_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_12_load"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1722" st_id="189" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:74 %add_ln1192_73 = add i37 %shl_ln728_70, i37 %mul_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_73"/></StgValue>
</operation>

<operation id="1723" st_id="189" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:78 %mul_ln1192_1 = mul i37 %sext_ln1192_6, i37 %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="1724" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:79 %tmp_95 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_73, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1725" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:80 %shl_ln728_71 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_95, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_71"/></StgValue>
</operation>

<operation id="1726" st_id="189" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:81 %add_ln1192_74 = add i37 %shl_ln728_71, i37 %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_74"/></StgValue>
</operation>

<operation id="1727" st_id="189" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:85 %mul_ln1192_2 = mul i37 %sext_ln1192_7, i37 %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="1728" st_id="189" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="16" op_0_bw="4">
<![CDATA[
.split12:90 %layer_11_weights_V_12_load = load i4 %layer_11_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_12_load"/></StgValue>
</operation>

<operation id="1729" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="37" op_0_bw="16">
<![CDATA[
.split12:91 %sext_ln1118_73 = sext i16 %layer_11_weights_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_73"/></StgValue>
</operation>

<operation id="1730" st_id="189" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:92 %mul_ln703_11 = mul i37 %sext_ln1118_73, i37 %sext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln703_11"/></StgValue>
</operation>

<operation id="1731" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:96 %layer_11_weights_V_13_addr = getelementptr i16 %layer_11_weights_V_13, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_13_addr"/></StgValue>
</operation>

<operation id="1732" st_id="189" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="16" op_0_bw="4">
<![CDATA[
.split12:97 %layer_11_weights_V_13_load = load i4 %layer_11_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_13_load"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1733" st_id="190" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:81 %add_ln1192_74 = add i37 %shl_ln728_71, i37 %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_74"/></StgValue>
</operation>

<operation id="1734" st_id="190" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:85 %mul_ln1192_2 = mul i37 %sext_ln1192_7, i37 %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="1735" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:86 %tmp_96 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_74, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1736" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:87 %shl_ln728_72 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_96, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_72"/></StgValue>
</operation>

<operation id="1737" st_id="190" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:88 %add_ln1192_75 = add i37 %shl_ln728_72, i37 %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_75"/></StgValue>
</operation>

<operation id="1738" st_id="190" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:92 %mul_ln703_11 = mul i37 %sext_ln1118_73, i37 %sext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln703_11"/></StgValue>
</operation>

<operation id="1739" st_id="190" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="16" op_0_bw="4">
<![CDATA[
.split12:97 %layer_11_weights_V_13_load = load i4 %layer_11_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_13_load"/></StgValue>
</operation>

<operation id="1740" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="37" op_0_bw="16">
<![CDATA[
.split12:98 %sext_ln1118_74 = sext i16 %layer_11_weights_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_74"/></StgValue>
</operation>

<operation id="1741" st_id="190" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:99 %mul_ln703_12 = mul i37 %sext_ln1118_74, i37 %sext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln703_12"/></StgValue>
</operation>

<operation id="1742" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:103 %layer_11_weights_V_14_addr = getelementptr i16 %layer_11_weights_V_14, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_14_addr"/></StgValue>
</operation>

<operation id="1743" st_id="190" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="16" op_0_bw="4">
<![CDATA[
.split12:104 %layer_11_weights_V_14_load = load i4 %layer_11_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_14_load"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1744" st_id="191" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:88 %add_ln1192_75 = add i37 %shl_ln728_72, i37 %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_75"/></StgValue>
</operation>

<operation id="1745" st_id="191" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:92 %mul_ln703_11 = mul i37 %sext_ln1118_73, i37 %sext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln703_11"/></StgValue>
</operation>

<operation id="1746" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:93 %tmp_97 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_75, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1747" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:94 %shl_ln728_73 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_97, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_73"/></StgValue>
</operation>

<operation id="1748" st_id="191" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:95 %add_ln1192_76 = add i37 %shl_ln728_73, i37 %mul_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln1192_76"/></StgValue>
</operation>

<operation id="1749" st_id="191" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:99 %mul_ln703_12 = mul i37 %sext_ln1118_74, i37 %sext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln703_12"/></StgValue>
</operation>

<operation id="1750" st_id="191" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="16" op_0_bw="4">
<![CDATA[
.split12:104 %layer_11_weights_V_14_load = load i4 %layer_11_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_14_load"/></StgValue>
</operation>

<operation id="1751" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="37" op_0_bw="16">
<![CDATA[
.split12:105 %sext_ln1118_75 = sext i16 %layer_11_weights_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_75"/></StgValue>
</operation>

<operation id="1752" st_id="191" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:106 %mul_ln703_13 = mul i37 %sext_ln1118_75, i37 %sext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln703_13"/></StgValue>
</operation>

<operation id="1753" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:110 %layer_11_weights_V_15_addr = getelementptr i16 %layer_11_weights_V_15, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_15_addr"/></StgValue>
</operation>

<operation id="1754" st_id="191" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="16" op_0_bw="4">
<![CDATA[
.split12:111 %layer_11_weights_V_15_load = load i4 %layer_11_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_15_load"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1755" st_id="192" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:95 %add_ln1192_76 = add i37 %shl_ln728_73, i37 %mul_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln1192_76"/></StgValue>
</operation>

<operation id="1756" st_id="192" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:99 %mul_ln703_12 = mul i37 %sext_ln1118_74, i37 %sext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln703_12"/></StgValue>
</operation>

<operation id="1757" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:100 %tmp_98 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_76, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1758" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:101 %shl_ln728_74 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_98, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_74"/></StgValue>
</operation>

<operation id="1759" st_id="192" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:102 %add_ln1192_77 = add i37 %shl_ln728_74, i37 %mul_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln1192_77"/></StgValue>
</operation>

<operation id="1760" st_id="192" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:106 %mul_ln703_13 = mul i37 %sext_ln1118_75, i37 %sext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln703_13"/></StgValue>
</operation>

<operation id="1761" st_id="192" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="16" op_0_bw="4">
<![CDATA[
.split12:111 %layer_11_weights_V_15_load = load i4 %layer_11_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_15_load"/></StgValue>
</operation>

<operation id="1762" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="37" op_0_bw="16">
<![CDATA[
.split12:112 %sext_ln1118_76 = sext i16 %layer_11_weights_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_76"/></StgValue>
</operation>

<operation id="1763" st_id="192" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:113 %mul_ln703_14 = mul i37 %sext_ln1118_76, i37 %sext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln703_14"/></StgValue>
</operation>

<operation id="1764" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:117 %layer_11_weights_V_16_addr = getelementptr i16 %layer_11_weights_V_16, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_16_addr"/></StgValue>
</operation>

<operation id="1765" st_id="192" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="16" op_0_bw="4">
<![CDATA[
.split12:118 %layer_11_weights_V_16_load = load i4 %layer_11_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_16_load"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1766" st_id="193" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:102 %add_ln1192_77 = add i37 %shl_ln728_74, i37 %mul_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln1192_77"/></StgValue>
</operation>

<operation id="1767" st_id="193" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:106 %mul_ln703_13 = mul i37 %sext_ln1118_75, i37 %sext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln703_13"/></StgValue>
</operation>

<operation id="1768" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:107 %tmp_99 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_77, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1769" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:108 %shl_ln728_75 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_99, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_75"/></StgValue>
</operation>

<operation id="1770" st_id="193" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:109 %add_ln1192_78 = add i37 %shl_ln728_75, i37 %mul_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln1192_78"/></StgValue>
</operation>

<operation id="1771" st_id="193" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:113 %mul_ln703_14 = mul i37 %sext_ln1118_76, i37 %sext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln703_14"/></StgValue>
</operation>

<operation id="1772" st_id="193" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="16" op_0_bw="4">
<![CDATA[
.split12:118 %layer_11_weights_V_16_load = load i4 %layer_11_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_16_load"/></StgValue>
</operation>

<operation id="1773" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="37" op_0_bw="16">
<![CDATA[
.split12:119 %sext_ln1118_77 = sext i16 %layer_11_weights_V_16_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_77"/></StgValue>
</operation>

<operation id="1774" st_id="193" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:120 %mul_ln703_15 = mul i37 %sext_ln1118_77, i37 %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln703_15"/></StgValue>
</operation>

<operation id="1775" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:124 %layer_11_weights_V_17_addr = getelementptr i16 %layer_11_weights_V_17, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_17_addr"/></StgValue>
</operation>

<operation id="1776" st_id="193" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="16" op_0_bw="4">
<![CDATA[
.split12:125 %layer_11_weights_V_17_load = load i4 %layer_11_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_17_load"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1777" st_id="194" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:109 %add_ln1192_78 = add i37 %shl_ln728_75, i37 %mul_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln1192_78"/></StgValue>
</operation>

<operation id="1778" st_id="194" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:113 %mul_ln703_14 = mul i37 %sext_ln1118_76, i37 %sext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln703_14"/></StgValue>
</operation>

<operation id="1779" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:114 %tmp_100 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_78, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1780" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:115 %shl_ln728_76 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_100, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_76"/></StgValue>
</operation>

<operation id="1781" st_id="194" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:116 %add_ln1192_79 = add i37 %shl_ln728_76, i37 %mul_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln1192_79"/></StgValue>
</operation>

<operation id="1782" st_id="194" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:120 %mul_ln703_15 = mul i37 %sext_ln1118_77, i37 %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln703_15"/></StgValue>
</operation>

<operation id="1783" st_id="194" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="16" op_0_bw="4">
<![CDATA[
.split12:125 %layer_11_weights_V_17_load = load i4 %layer_11_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_17_load"/></StgValue>
</operation>

<operation id="1784" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="37" op_0_bw="16">
<![CDATA[
.split12:126 %sext_ln1118_78 = sext i16 %layer_11_weights_V_17_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_78"/></StgValue>
</operation>

<operation id="1785" st_id="194" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:127 %mul_ln703_16 = mul i37 %sext_ln1118_78, i37 %sext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln703_16"/></StgValue>
</operation>

<operation id="1786" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:131 %layer_11_weights_V_18_addr = getelementptr i16 %layer_11_weights_V_18, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_18_addr"/></StgValue>
</operation>

<operation id="1787" st_id="194" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="16" op_0_bw="4">
<![CDATA[
.split12:132 %layer_11_weights_V_18_load = load i4 %layer_11_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_18_load"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1788" st_id="195" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:116 %add_ln1192_79 = add i37 %shl_ln728_76, i37 %mul_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln1192_79"/></StgValue>
</operation>

<operation id="1789" st_id="195" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:120 %mul_ln703_15 = mul i37 %sext_ln1118_77, i37 %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln703_15"/></StgValue>
</operation>

<operation id="1790" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:121 %tmp_101 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_79, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1791" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:122 %shl_ln728_77 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_101, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_77"/></StgValue>
</operation>

<operation id="1792" st_id="195" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:123 %add_ln1192_80 = add i37 %shl_ln728_77, i37 %mul_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln1192_80"/></StgValue>
</operation>

<operation id="1793" st_id="195" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:127 %mul_ln703_16 = mul i37 %sext_ln1118_78, i37 %sext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln703_16"/></StgValue>
</operation>

<operation id="1794" st_id="195" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="16" op_0_bw="4">
<![CDATA[
.split12:132 %layer_11_weights_V_18_load = load i4 %layer_11_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_18_load"/></StgValue>
</operation>

<operation id="1795" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="37" op_0_bw="16">
<![CDATA[
.split12:133 %sext_ln1118_79 = sext i16 %layer_11_weights_V_18_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_79"/></StgValue>
</operation>

<operation id="1796" st_id="195" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:134 %mul_ln703_17 = mul i37 %sext_ln1118_79, i37 %sext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln703_17"/></StgValue>
</operation>

<operation id="1797" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:138 %layer_11_weights_V_19_addr = getelementptr i16 %layer_11_weights_V_19, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_19_addr"/></StgValue>
</operation>

<operation id="1798" st_id="195" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="16" op_0_bw="4">
<![CDATA[
.split12:139 %layer_11_weights_V_19_load = load i4 %layer_11_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_19_load"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1799" st_id="196" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:123 %add_ln1192_80 = add i37 %shl_ln728_77, i37 %mul_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln1192_80"/></StgValue>
</operation>

<operation id="1800" st_id="196" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:127 %mul_ln703_16 = mul i37 %sext_ln1118_78, i37 %sext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln703_16"/></StgValue>
</operation>

<operation id="1801" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:128 %tmp_102 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_80, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1802" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:129 %shl_ln728_78 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_102, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_78"/></StgValue>
</operation>

<operation id="1803" st_id="196" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:130 %add_ln1192_81 = add i37 %shl_ln728_78, i37 %mul_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln1192_81"/></StgValue>
</operation>

<operation id="1804" st_id="196" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:134 %mul_ln703_17 = mul i37 %sext_ln1118_79, i37 %sext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln703_17"/></StgValue>
</operation>

<operation id="1805" st_id="196" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="16" op_0_bw="4">
<![CDATA[
.split12:139 %layer_11_weights_V_19_load = load i4 %layer_11_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_19_load"/></StgValue>
</operation>

<operation id="1806" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="37" op_0_bw="16">
<![CDATA[
.split12:140 %sext_ln1118_80 = sext i16 %layer_11_weights_V_19_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_80"/></StgValue>
</operation>

<operation id="1807" st_id="196" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:141 %mul_ln703_18 = mul i37 %sext_ln1118_80, i37 %sext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln703_18"/></StgValue>
</operation>

<operation id="1808" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:145 %layer_11_weights_V_20_addr = getelementptr i16 %layer_11_weights_V_20, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_20_addr"/></StgValue>
</operation>

<operation id="1809" st_id="196" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="16" op_0_bw="4">
<![CDATA[
.split12:146 %layer_11_weights_V_20_load = load i4 %layer_11_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_20_load"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1810" st_id="197" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:130 %add_ln1192_81 = add i37 %shl_ln728_78, i37 %mul_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln1192_81"/></StgValue>
</operation>

<operation id="1811" st_id="197" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:134 %mul_ln703_17 = mul i37 %sext_ln1118_79, i37 %sext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln703_17"/></StgValue>
</operation>

<operation id="1812" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:135 %tmp_103 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_81, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1813" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:136 %shl_ln728_79 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_103, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_79"/></StgValue>
</operation>

<operation id="1814" st_id="197" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:137 %add_ln1192_82 = add i37 %shl_ln728_79, i37 %mul_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln1192_82"/></StgValue>
</operation>

<operation id="1815" st_id="197" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:141 %mul_ln703_18 = mul i37 %sext_ln1118_80, i37 %sext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln703_18"/></StgValue>
</operation>

<operation id="1816" st_id="197" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="16" op_0_bw="4">
<![CDATA[
.split12:146 %layer_11_weights_V_20_load = load i4 %layer_11_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_20_load"/></StgValue>
</operation>

<operation id="1817" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="37" op_0_bw="16">
<![CDATA[
.split12:147 %sext_ln1118_81 = sext i16 %layer_11_weights_V_20_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_81"/></StgValue>
</operation>

<operation id="1818" st_id="197" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:148 %mul_ln703_19 = mul i37 %sext_ln1118_81, i37 %sext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln703_19"/></StgValue>
</operation>

<operation id="1819" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:152 %layer_11_weights_V_21_addr = getelementptr i16 %layer_11_weights_V_21, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_21_addr"/></StgValue>
</operation>

<operation id="1820" st_id="197" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="16" op_0_bw="4">
<![CDATA[
.split12:153 %layer_11_weights_V_21_load = load i4 %layer_11_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_21_load"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1821" st_id="198" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:137 %add_ln1192_82 = add i37 %shl_ln728_79, i37 %mul_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln1192_82"/></StgValue>
</operation>

<operation id="1822" st_id="198" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:141 %mul_ln703_18 = mul i37 %sext_ln1118_80, i37 %sext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln703_18"/></StgValue>
</operation>

<operation id="1823" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:142 %tmp_104 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_82, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1824" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:143 %shl_ln728_80 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_104, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_80"/></StgValue>
</operation>

<operation id="1825" st_id="198" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:144 %add_ln1192_83 = add i37 %shl_ln728_80, i37 %mul_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln1192_83"/></StgValue>
</operation>

<operation id="1826" st_id="198" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:148 %mul_ln703_19 = mul i37 %sext_ln1118_81, i37 %sext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln703_19"/></StgValue>
</operation>

<operation id="1827" st_id="198" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="16" op_0_bw="4">
<![CDATA[
.split12:153 %layer_11_weights_V_21_load = load i4 %layer_11_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_21_load"/></StgValue>
</operation>

<operation id="1828" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="37" op_0_bw="16">
<![CDATA[
.split12:154 %sext_ln1118_82 = sext i16 %layer_11_weights_V_21_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_82"/></StgValue>
</operation>

<operation id="1829" st_id="198" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:155 %mul_ln703_20 = mul i37 %sext_ln1118_82, i37 %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln703_20"/></StgValue>
</operation>

<operation id="1830" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:159 %layer_11_weights_V_22_addr = getelementptr i16 %layer_11_weights_V_22, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_22_addr"/></StgValue>
</operation>

<operation id="1831" st_id="198" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="16" op_0_bw="4">
<![CDATA[
.split12:160 %layer_11_weights_V_22_load = load i4 %layer_11_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_22_load"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1832" st_id="199" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:144 %add_ln1192_83 = add i37 %shl_ln728_80, i37 %mul_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln1192_83"/></StgValue>
</operation>

<operation id="1833" st_id="199" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:148 %mul_ln703_19 = mul i37 %sext_ln1118_81, i37 %sext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln703_19"/></StgValue>
</operation>

<operation id="1834" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:149 %tmp_105 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_83, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1835" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:150 %shl_ln728_81 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_105, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_81"/></StgValue>
</operation>

<operation id="1836" st_id="199" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:151 %add_ln1192_84 = add i37 %shl_ln728_81, i37 %mul_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln1192_84"/></StgValue>
</operation>

<operation id="1837" st_id="199" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:155 %mul_ln703_20 = mul i37 %sext_ln1118_82, i37 %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln703_20"/></StgValue>
</operation>

<operation id="1838" st_id="199" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="16" op_0_bw="4">
<![CDATA[
.split12:160 %layer_11_weights_V_22_load = load i4 %layer_11_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_22_load"/></StgValue>
</operation>

<operation id="1839" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="37" op_0_bw="16">
<![CDATA[
.split12:161 %sext_ln1118_83 = sext i16 %layer_11_weights_V_22_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_83"/></StgValue>
</operation>

<operation id="1840" st_id="199" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:162 %mul_ln703_21 = mul i37 %sext_ln1118_83, i37 %sext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln703_21"/></StgValue>
</operation>

<operation id="1841" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:166 %layer_11_weights_V_23_addr = getelementptr i16 %layer_11_weights_V_23, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_23_addr"/></StgValue>
</operation>

<operation id="1842" st_id="199" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="16" op_0_bw="4">
<![CDATA[
.split12:167 %layer_11_weights_V_23_load = load i4 %layer_11_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_23_load"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1843" st_id="200" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:151 %add_ln1192_84 = add i37 %shl_ln728_81, i37 %mul_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln1192_84"/></StgValue>
</operation>

<operation id="1844" st_id="200" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:155 %mul_ln703_20 = mul i37 %sext_ln1118_82, i37 %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln703_20"/></StgValue>
</operation>

<operation id="1845" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:156 %tmp_106 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_84, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1846" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:157 %shl_ln728_82 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_106, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_82"/></StgValue>
</operation>

<operation id="1847" st_id="200" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:158 %add_ln1192_85 = add i37 %shl_ln728_82, i37 %mul_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln1192_85"/></StgValue>
</operation>

<operation id="1848" st_id="200" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:162 %mul_ln703_21 = mul i37 %sext_ln1118_83, i37 %sext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln703_21"/></StgValue>
</operation>

<operation id="1849" st_id="200" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="16" op_0_bw="4">
<![CDATA[
.split12:167 %layer_11_weights_V_23_load = load i4 %layer_11_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_23_load"/></StgValue>
</operation>

<operation id="1850" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="37" op_0_bw="16">
<![CDATA[
.split12:168 %sext_ln1118_84 = sext i16 %layer_11_weights_V_23_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_84"/></StgValue>
</operation>

<operation id="1851" st_id="200" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:169 %mul_ln703_22 = mul i37 %sext_ln1118_84, i37 %sext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln703_22"/></StgValue>
</operation>

<operation id="1852" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:173 %layer_11_weights_V_24_addr = getelementptr i16 %layer_11_weights_V_24, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_24_addr"/></StgValue>
</operation>

<operation id="1853" st_id="200" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="16" op_0_bw="4">
<![CDATA[
.split12:174 %layer_11_weights_V_24_load = load i4 %layer_11_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_24_load"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1854" st_id="201" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:158 %add_ln1192_85 = add i37 %shl_ln728_82, i37 %mul_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln1192_85"/></StgValue>
</operation>

<operation id="1855" st_id="201" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:162 %mul_ln703_21 = mul i37 %sext_ln1118_83, i37 %sext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln703_21"/></StgValue>
</operation>

<operation id="1856" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:163 %tmp_107 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_85, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1857" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:164 %shl_ln728_83 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_107, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_83"/></StgValue>
</operation>

<operation id="1858" st_id="201" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:165 %add_ln1192_86 = add i37 %shl_ln728_83, i37 %mul_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln1192_86"/></StgValue>
</operation>

<operation id="1859" st_id="201" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:169 %mul_ln703_22 = mul i37 %sext_ln1118_84, i37 %sext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln703_22"/></StgValue>
</operation>

<operation id="1860" st_id="201" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="16" op_0_bw="4">
<![CDATA[
.split12:174 %layer_11_weights_V_24_load = load i4 %layer_11_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_24_load"/></StgValue>
</operation>

<operation id="1861" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="37" op_0_bw="16">
<![CDATA[
.split12:175 %sext_ln1118_85 = sext i16 %layer_11_weights_V_24_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_85"/></StgValue>
</operation>

<operation id="1862" st_id="201" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:176 %mul_ln703_23 = mul i37 %sext_ln1118_85, i37 %sext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln703_23"/></StgValue>
</operation>

<operation id="1863" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="4" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:180 %layer_11_weights_V_25_addr = getelementptr i17 %layer_11_weights_V_25, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_25_addr"/></StgValue>
</operation>

<operation id="1864" st_id="201" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="17" op_0_bw="4">
<![CDATA[
.split12:181 %layer_11_weights_V_25_load = load i4 %layer_11_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_25_load"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1865" st_id="202" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:165 %add_ln1192_86 = add i37 %shl_ln728_83, i37 %mul_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln1192_86"/></StgValue>
</operation>

<operation id="1866" st_id="202" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:169 %mul_ln703_22 = mul i37 %sext_ln1118_84, i37 %sext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln703_22"/></StgValue>
</operation>

<operation id="1867" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:170 %tmp_108 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_86, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1868" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:171 %shl_ln728_84 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_108, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_84"/></StgValue>
</operation>

<operation id="1869" st_id="202" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:172 %add_ln1192_87 = add i37 %shl_ln728_84, i37 %mul_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln1192_87"/></StgValue>
</operation>

<operation id="1870" st_id="202" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:176 %mul_ln703_23 = mul i37 %sext_ln1118_85, i37 %sext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln703_23"/></StgValue>
</operation>

<operation id="1871" st_id="202" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="17" op_0_bw="4">
<![CDATA[
.split12:181 %layer_11_weights_V_25_load = load i4 %layer_11_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_25_load"/></StgValue>
</operation>

<operation id="1872" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="37" op_0_bw="17">
<![CDATA[
.split12:182 %sext_ln1192_8 = sext i17 %layer_11_weights_V_25_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="1873" st_id="202" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:183 %mul_ln1192_3 = mul i37 %sext_ln1192_8, i37 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="1874" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:187 %layer_11_weights_V_26_addr = getelementptr i16 %layer_11_weights_V_26, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_26_addr"/></StgValue>
</operation>

<operation id="1875" st_id="202" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="16" op_0_bw="4">
<![CDATA[
.split12:188 %layer_11_weights_V_26_load = load i4 %layer_11_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_26_load"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1876" st_id="203" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:172 %add_ln1192_87 = add i37 %shl_ln728_84, i37 %mul_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln1192_87"/></StgValue>
</operation>

<operation id="1877" st_id="203" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:176 %mul_ln703_23 = mul i37 %sext_ln1118_85, i37 %sext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln703_23"/></StgValue>
</operation>

<operation id="1878" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:177 %tmp_109 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_87, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1879" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:178 %shl_ln728_85 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_109, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_85"/></StgValue>
</operation>

<operation id="1880" st_id="203" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:179 %add_ln1192_88 = add i37 %shl_ln728_85, i37 %mul_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln1192_88"/></StgValue>
</operation>

<operation id="1881" st_id="203" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:183 %mul_ln1192_3 = mul i37 %sext_ln1192_8, i37 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="1882" st_id="203" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="16" op_0_bw="4">
<![CDATA[
.split12:188 %layer_11_weights_V_26_load = load i4 %layer_11_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_26_load"/></StgValue>
</operation>

<operation id="1883" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="37" op_0_bw="16">
<![CDATA[
.split12:189 %sext_ln1118_86 = sext i16 %layer_11_weights_V_26_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_86"/></StgValue>
</operation>

<operation id="1884" st_id="203" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:190 %mul_ln703_24 = mul i37 %sext_ln1118_86, i37 %sext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln703_24"/></StgValue>
</operation>

<operation id="1885" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:194 %layer_11_weights_V_27_addr = getelementptr i16 %layer_11_weights_V_27, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_27_addr"/></StgValue>
</operation>

<operation id="1886" st_id="203" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="16" op_0_bw="4">
<![CDATA[
.split12:195 %layer_11_weights_V_27_load = load i4 %layer_11_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_27_load"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1887" st_id="204" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:179 %add_ln1192_88 = add i37 %shl_ln728_85, i37 %mul_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln1192_88"/></StgValue>
</operation>

<operation id="1888" st_id="204" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:183 %mul_ln1192_3 = mul i37 %sext_ln1192_8, i37 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="1889" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:184 %tmp_110 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_88, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1890" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:185 %shl_ln728_86 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_110, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_86"/></StgValue>
</operation>

<operation id="1891" st_id="204" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:186 %add_ln1192_89 = add i37 %shl_ln728_86, i37 %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_89"/></StgValue>
</operation>

<operation id="1892" st_id="204" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:190 %mul_ln703_24 = mul i37 %sext_ln1118_86, i37 %sext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln703_24"/></StgValue>
</operation>

<operation id="1893" st_id="204" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="16" op_0_bw="4">
<![CDATA[
.split12:195 %layer_11_weights_V_27_load = load i4 %layer_11_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_27_load"/></StgValue>
</operation>

<operation id="1894" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="37" op_0_bw="16">
<![CDATA[
.split12:196 %sext_ln1118_87 = sext i16 %layer_11_weights_V_27_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_87"/></StgValue>
</operation>

<operation id="1895" st_id="204" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:197 %mul_ln703_25 = mul i37 %sext_ln1118_87, i37 %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln703_25"/></StgValue>
</operation>

<operation id="1896" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:201 %layer_11_weights_V_28_addr = getelementptr i16 %layer_11_weights_V_28, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_28_addr"/></StgValue>
</operation>

<operation id="1897" st_id="204" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="16" op_0_bw="4">
<![CDATA[
.split12:202 %layer_11_weights_V_28_load = load i4 %layer_11_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_28_load"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1898" st_id="205" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:186 %add_ln1192_89 = add i37 %shl_ln728_86, i37 %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_89"/></StgValue>
</operation>

<operation id="1899" st_id="205" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:190 %mul_ln703_24 = mul i37 %sext_ln1118_86, i37 %sext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln703_24"/></StgValue>
</operation>

<operation id="1900" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:191 %tmp_111 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_89, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1901" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:192 %shl_ln728_87 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_111, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_87"/></StgValue>
</operation>

<operation id="1902" st_id="205" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:193 %add_ln1192_90 = add i37 %shl_ln728_87, i37 %mul_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln1192_90"/></StgValue>
</operation>

<operation id="1903" st_id="205" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:197 %mul_ln703_25 = mul i37 %sext_ln1118_87, i37 %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln703_25"/></StgValue>
</operation>

<operation id="1904" st_id="205" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="16" op_0_bw="4">
<![CDATA[
.split12:202 %layer_11_weights_V_28_load = load i4 %layer_11_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_28_load"/></StgValue>
</operation>

<operation id="1905" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="37" op_0_bw="16">
<![CDATA[
.split12:203 %sext_ln1118_88 = sext i16 %layer_11_weights_V_28_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_88"/></StgValue>
</operation>

<operation id="1906" st_id="205" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:204 %mul_ln703_26 = mul i37 %sext_ln1118_88, i37 %sext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln703_26"/></StgValue>
</operation>

<operation id="1907" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:208 %layer_11_weights_V_29_addr = getelementptr i16 %layer_11_weights_V_29, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_29_addr"/></StgValue>
</operation>

<operation id="1908" st_id="205" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="16" op_0_bw="4">
<![CDATA[
.split12:209 %layer_11_weights_V_29_load = load i4 %layer_11_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_29_load"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1909" st_id="206" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:193 %add_ln1192_90 = add i37 %shl_ln728_87, i37 %mul_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln1192_90"/></StgValue>
</operation>

<operation id="1910" st_id="206" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:197 %mul_ln703_25 = mul i37 %sext_ln1118_87, i37 %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln703_25"/></StgValue>
</operation>

<operation id="1911" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:198 %tmp_112 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_90, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1912" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:199 %shl_ln728_88 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_112, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_88"/></StgValue>
</operation>

<operation id="1913" st_id="206" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:200 %add_ln1192_91 = add i37 %shl_ln728_88, i37 %mul_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln1192_91"/></StgValue>
</operation>

<operation id="1914" st_id="206" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:204 %mul_ln703_26 = mul i37 %sext_ln1118_88, i37 %sext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln703_26"/></StgValue>
</operation>

<operation id="1915" st_id="206" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="16" op_0_bw="4">
<![CDATA[
.split12:209 %layer_11_weights_V_29_load = load i4 %layer_11_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_29_load"/></StgValue>
</operation>

<operation id="1916" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="37" op_0_bw="16">
<![CDATA[
.split12:210 %sext_ln1118_89 = sext i16 %layer_11_weights_V_29_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_89"/></StgValue>
</operation>

<operation id="1917" st_id="206" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:211 %mul_ln703_27 = mul i37 %sext_ln1118_89, i37 %sext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln703_27"/></StgValue>
</operation>

<operation id="1918" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:215 %layer_11_weights_V_30_addr = getelementptr i16 %layer_11_weights_V_30, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_30_addr"/></StgValue>
</operation>

<operation id="1919" st_id="206" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="16" op_0_bw="4">
<![CDATA[
.split12:216 %layer_11_weights_V_30_load = load i4 %layer_11_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_30_load"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1920" st_id="207" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:200 %add_ln1192_91 = add i37 %shl_ln728_88, i37 %mul_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln1192_91"/></StgValue>
</operation>

<operation id="1921" st_id="207" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:204 %mul_ln703_26 = mul i37 %sext_ln1118_88, i37 %sext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln703_26"/></StgValue>
</operation>

<operation id="1922" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:205 %tmp_113 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_91, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1923" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:206 %shl_ln728_89 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_113, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_89"/></StgValue>
</operation>

<operation id="1924" st_id="207" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:207 %add_ln1192_92 = add i37 %shl_ln728_89, i37 %mul_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln1192_92"/></StgValue>
</operation>

<operation id="1925" st_id="207" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:211 %mul_ln703_27 = mul i37 %sext_ln1118_89, i37 %sext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln703_27"/></StgValue>
</operation>

<operation id="1926" st_id="207" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="16" op_0_bw="4">
<![CDATA[
.split12:216 %layer_11_weights_V_30_load = load i4 %layer_11_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_30_load"/></StgValue>
</operation>

<operation id="1927" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="37" op_0_bw="16">
<![CDATA[
.split12:217 %sext_ln1118_90 = sext i16 %layer_11_weights_V_30_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_90"/></StgValue>
</operation>

<operation id="1928" st_id="207" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:218 %mul_ln703_28 = mul i37 %sext_ln1118_90, i37 %sext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln703_28"/></StgValue>
</operation>

<operation id="1929" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:222 %layer_11_weights_V_31_addr = getelementptr i16 %layer_11_weights_V_31, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_31_addr"/></StgValue>
</operation>

<operation id="1930" st_id="207" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="16" op_0_bw="4">
<![CDATA[
.split12:223 %layer_11_weights_V_31_load = load i4 %layer_11_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_31_load"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1931" st_id="208" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:207 %add_ln1192_92 = add i37 %shl_ln728_89, i37 %mul_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln1192_92"/></StgValue>
</operation>

<operation id="1932" st_id="208" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:211 %mul_ln703_27 = mul i37 %sext_ln1118_89, i37 %sext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln703_27"/></StgValue>
</operation>

<operation id="1933" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:212 %tmp_114 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_92, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1934" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:213 %shl_ln728_90 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_114, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_90"/></StgValue>
</operation>

<operation id="1935" st_id="208" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:214 %add_ln1192_93 = add i37 %shl_ln728_90, i37 %mul_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln1192_93"/></StgValue>
</operation>

<operation id="1936" st_id="208" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:218 %mul_ln703_28 = mul i37 %sext_ln1118_90, i37 %sext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln703_28"/></StgValue>
</operation>

<operation id="1937" st_id="208" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="16" op_0_bw="4">
<![CDATA[
.split12:223 %layer_11_weights_V_31_load = load i4 %layer_11_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_31_load"/></StgValue>
</operation>

<operation id="1938" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="37" op_0_bw="16">
<![CDATA[
.split12:224 %sext_ln1118_91 = sext i16 %layer_11_weights_V_31_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_91"/></StgValue>
</operation>

<operation id="1939" st_id="208" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:225 %mul_ln703_29 = mul i37 %sext_ln1118_91, i37 %dense_output_a_V_load_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln703_29"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1940" st_id="209" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:214 %add_ln1192_93 = add i37 %shl_ln728_90, i37 %mul_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln1192_93"/></StgValue>
</operation>

<operation id="1941" st_id="209" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:218 %mul_ln703_28 = mul i37 %sext_ln1118_90, i37 %sext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln703_28"/></StgValue>
</operation>

<operation id="1942" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:219 %tmp_115 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_93, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1943" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:220 %shl_ln728_91 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_115, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_91"/></StgValue>
</operation>

<operation id="1944" st_id="209" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:221 %add_ln1192_94 = add i37 %shl_ln728_91, i37 %mul_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln1192_94"/></StgValue>
</operation>

<operation id="1945" st_id="209" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:225 %mul_ln703_29 = mul i37 %sext_ln1118_91, i37 %dense_output_a_V_load_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln703_29"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1946" st_id="210" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:221 %add_ln1192_94 = add i37 %shl_ln728_91, i37 %mul_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln1192_94"/></StgValue>
</operation>

<operation id="1947" st_id="210" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:225 %mul_ln703_29 = mul i37 %sext_ln1118_91, i37 %dense_output_a_V_load_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln703_29"/></StgValue>
</operation>

<operation id="1948" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:226 %tmp_116 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_94, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1949" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split12:227 %shl_ln728_92 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_116, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_92"/></StgValue>
</operation>

<operation id="1950" st_id="210" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:228 %add_ln1192_95 = add i37 %shl_ln728_92, i37 %mul_ln703_29

]]></Node>
<StgValue><ssdm name="add_ln1192_95"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1951" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:1 %specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="1952" st_id="211" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split12:228 %add_ln1192_95 = add i37 %shl_ln728_92, i37 %mul_ln703_29

]]></Node>
<StgValue><ssdm name="add_ln1192_95"/></StgValue>
</operation>

<operation id="1953" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="20" op_0_bw="20" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:229 %trunc_ln153_1 = partselect i20 @_ssdm_op_PartSelect.i20.i37.i32.i32, i37 %add_ln1192_95, i32 16, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln153_1"/></StgValue>
</operation>

<operation id="1954" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="6" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:230 %dense_output_b_V_addr_1 = getelementptr i20 %dense_output_b_V, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="dense_output_b_V_addr_1"/></StgValue>
</operation>

<operation id="1955" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="37" op_2_bw="32">
<![CDATA[
.split12:231 %tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln1192_95, i32 36

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1956" st_id="211" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
.split12:232 %select_ln8_2 = select i1 %tmp_133, i20 0, i20 %trunc_ln153_1

]]></Node>
<StgValue><ssdm name="select_ln8_2"/></StgValue>
</operation>

<operation id="1957" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="0" op_0_bw="20" op_1_bw="6">
<![CDATA[
.split12:233 %store_ln8 = store i20 %select_ln8_2, i6 %dense_output_b_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="1958" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="0" op_0_bw="0">
<![CDATA[
.split12:234 %br_ln0 = br void %_Z10dense_reluILt64ELt64ELt32ELt32ELt800EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1959" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:0 %dense_output_b_V_load_64 = load i20 0

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_64"/></StgValue>
</operation>

<operation id="1960" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:2 %dense_output_b_V_load_65 = load i20 1

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_65"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1961" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:0 %dense_output_b_V_load_64 = load i20 0

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_64"/></StgValue>
</operation>

<operation id="1962" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:2 %dense_output_b_V_load_65 = load i20 1

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_65"/></StgValue>
</operation>

<operation id="1963" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:4 %dense_output_b_V_load_66 = load i20 2

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_66"/></StgValue>
</operation>

<operation id="1964" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:6 %dense_output_b_V_load_67 = load i20 3

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_67"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1965" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:4 %dense_output_b_V_load_66 = load i20 2

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_66"/></StgValue>
</operation>

<operation id="1966" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:6 %dense_output_b_V_load_67 = load i20 3

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_67"/></StgValue>
</operation>

<operation id="1967" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:8 %dense_output_b_V_load_68 = load i20 4

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_68"/></StgValue>
</operation>

<operation id="1968" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:10 %dense_output_b_V_load_69 = load i20 5

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_69"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1969" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:8 %dense_output_b_V_load_68 = load i20 4

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_68"/></StgValue>
</operation>

<operation id="1970" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:10 %dense_output_b_V_load_69 = load i20 5

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_69"/></StgValue>
</operation>

<operation id="1971" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:12 %dense_output_b_V_load_70 = load i20 6

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_70"/></StgValue>
</operation>

<operation id="1972" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:14 %dense_output_b_V_load_71 = load i20 7

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_71"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1973" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:12 %dense_output_b_V_load_70 = load i20 6

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_70"/></StgValue>
</operation>

<operation id="1974" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:14 %dense_output_b_V_load_71 = load i20 7

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_71"/></StgValue>
</operation>

<operation id="1975" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:16 %dense_output_b_V_load_72 = load i20 8

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_72"/></StgValue>
</operation>

<operation id="1976" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:18 %dense_output_b_V_load_73 = load i20 9

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_73"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1977" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:16 %dense_output_b_V_load_72 = load i20 8

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_72"/></StgValue>
</operation>

<operation id="1978" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:18 %dense_output_b_V_load_73 = load i20 9

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_73"/></StgValue>
</operation>

<operation id="1979" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:20 %dense_output_b_V_load_74 = load i20 10

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_74"/></StgValue>
</operation>

<operation id="1980" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:22 %dense_output_b_V_load_75 = load i20 11

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_75"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1981" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:20 %dense_output_b_V_load_74 = load i20 10

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_74"/></StgValue>
</operation>

<operation id="1982" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:22 %dense_output_b_V_load_75 = load i20 11

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_75"/></StgValue>
</operation>

<operation id="1983" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:24 %dense_output_b_V_load_76 = load i20 12

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_76"/></StgValue>
</operation>

<operation id="1984" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:26 %dense_output_b_V_load_77 = load i20 13

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_77"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1985" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:24 %dense_output_b_V_load_76 = load i20 12

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_76"/></StgValue>
</operation>

<operation id="1986" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:26 %dense_output_b_V_load_77 = load i20 13

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_77"/></StgValue>
</operation>

<operation id="1987" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:28 %dense_output_b_V_load_78 = load i20 14

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_78"/></StgValue>
</operation>

<operation id="1988" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:30 %dense_output_b_V_load_79 = load i20 15

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_79"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1989" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:1 %zext_ln1192 = zext i20 %dense_output_b_V_load_64

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="1990" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:3 %zext_ln1192_1 = zext i20 %dense_output_b_V_load_65

]]></Node>
<StgValue><ssdm name="zext_ln1192_1"/></StgValue>
</operation>

<operation id="1991" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:5 %zext_ln1192_2 = zext i20 %dense_output_b_V_load_66

]]></Node>
<StgValue><ssdm name="zext_ln1192_2"/></StgValue>
</operation>

<operation id="1992" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:7 %zext_ln1192_3 = zext i20 %dense_output_b_V_load_67

]]></Node>
<StgValue><ssdm name="zext_ln1192_3"/></StgValue>
</operation>

<operation id="1993" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:9 %zext_ln1192_4 = zext i20 %dense_output_b_V_load_68

]]></Node>
<StgValue><ssdm name="zext_ln1192_4"/></StgValue>
</operation>

<operation id="1994" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:11 %zext_ln1192_5 = zext i20 %dense_output_b_V_load_69

]]></Node>
<StgValue><ssdm name="zext_ln1192_5"/></StgValue>
</operation>

<operation id="1995" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:13 %zext_ln1192_6 = zext i20 %dense_output_b_V_load_70

]]></Node>
<StgValue><ssdm name="zext_ln1192_6"/></StgValue>
</operation>

<operation id="1996" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:15 %zext_ln1192_7 = zext i20 %dense_output_b_V_load_71

]]></Node>
<StgValue><ssdm name="zext_ln1192_7"/></StgValue>
</operation>

<operation id="1997" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:17 %zext_ln1192_8 = zext i20 %dense_output_b_V_load_72

]]></Node>
<StgValue><ssdm name="zext_ln1192_8"/></StgValue>
</operation>

<operation id="1998" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:19 %zext_ln1192_9 = zext i20 %dense_output_b_V_load_73

]]></Node>
<StgValue><ssdm name="zext_ln1192_9"/></StgValue>
</operation>

<operation id="1999" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:21 %zext_ln1192_10 = zext i20 %dense_output_b_V_load_74

]]></Node>
<StgValue><ssdm name="zext_ln1192_10"/></StgValue>
</operation>

<operation id="2000" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:23 %zext_ln1192_11 = zext i20 %dense_output_b_V_load_75

]]></Node>
<StgValue><ssdm name="zext_ln1192_11"/></StgValue>
</operation>

<operation id="2001" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:25 %zext_ln1192_12 = zext i20 %dense_output_b_V_load_76

]]></Node>
<StgValue><ssdm name="zext_ln1192_12"/></StgValue>
</operation>

<operation id="2002" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:27 %zext_ln1192_13 = zext i20 %dense_output_b_V_load_77

]]></Node>
<StgValue><ssdm name="zext_ln1192_13"/></StgValue>
</operation>

<operation id="2003" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:28 %dense_output_b_V_load_78 = load i20 14

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_78"/></StgValue>
</operation>

<operation id="2004" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:29 %zext_ln1192_14 = zext i20 %dense_output_b_V_load_78

]]></Node>
<StgValue><ssdm name="zext_ln1192_14"/></StgValue>
</operation>

<operation id="2005" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:30 %dense_output_b_V_load_79 = load i20 15

]]></Node>
<StgValue><ssdm name="dense_output_b_V_load_79"/></StgValue>
</operation>

<operation id="2006" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:31 %zext_ln1192_15 = zext i20 %dense_output_b_V_load_79

]]></Node>
<StgValue><ssdm name="zext_ln1192_15"/></StgValue>
</operation>

<operation id="2007" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="0" op_0_bw="0">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:32 %br_ln0 = br void %_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2008" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:0 %i_6 = phi i3 %add_ln171, void %.split9213, i3 0, void %_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="2009" st_id="221" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:1 %add_ln171 = add i3 %i_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="2010" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2011" st_id="221" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:3 %icmp_ln171 = icmp_eq  i3 %i_6, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="2012" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:4 %empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="2013" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:5 %br_ln171 = br i1 %icmp_ln171, void %.split9, void %_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="2014" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="2" op_0_bw="3">
<![CDATA[
.split9:1 %trunc_ln174 = trunc i3 %i_6

]]></Node>
<StgValue><ssdm name="trunc_ln174"/></StgValue>
</operation>

<operation id="2015" st_id="221" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:2 %output_sum_V_5 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2096156, i21 153, i21 2095737, i21 2174, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="output_sum_V_5"/></StgValue>
</operation>

<operation id="2016" st_id="221" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:3 %tmp_2 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2065395, i21 4613, i21 32419, i21 28879, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="2017" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="37" op_0_bw="21">
<![CDATA[
.split9:4 %sext_ln1192_9 = sext i21 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="2018" st_id="221" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:5 %mul_ln1192_4 = mul i37 %sext_ln1192_9, i37 %zext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="2019" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:6 %shl_ln728_93 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_V_5, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_93"/></StgValue>
</operation>

<operation id="2020" st_id="221" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:7 %add_ln1192_97 = add i37 %shl_ln728_93, i37 %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_97"/></StgValue>
</operation>

<operation id="2021" st_id="221" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:8 %tmp_3 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 42235, i21 36131, i21 2084250, i21 2096335, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="2022" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="37" op_0_bw="21">
<![CDATA[
.split9:9 %sext_ln1192_10 = sext i21 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="2023" st_id="221" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:10 %mul_ln1192_5 = mul i37 %sext_ln1192_10, i37 %zext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="2024" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:11 %tmp_117 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_97, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2025" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:12 %shl_ln728_94 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_117, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_94"/></StgValue>
</operation>

<operation id="2026" st_id="221" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:13 %add_ln1192_98 = add i37 %shl_ln728_94, i37 %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_98"/></StgValue>
</operation>

<operation id="2027" st_id="221" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:14 %tmp_4 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2070708, i21 2051873, i21 13058, i21 2079652, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2028" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="37" op_0_bw="21">
<![CDATA[
.split9:15 %sext_ln1192_11 = sext i21 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="2029" st_id="221" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:16 %mul_ln1192_6 = mul i37 %sext_ln1192_11, i37 %zext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="2030" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:17 %tmp_118 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_98, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2031" st_id="221" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:20 %tmp_5 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 18549, i21 12742, i21 2190, i21 30134, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2032" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="37" op_0_bw="21">
<![CDATA[
.split9:21 %sext_ln1192_12 = sext i21 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="2033" st_id="221" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:22 %mul_ln1192_7 = mul i37 %sext_ln1192_12, i37 %zext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="2034" st_id="221" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:26 %tmp_6 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2072254, i21 2076528, i21 40298, i21 2082765, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2035" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split9:99 %switch_ln180 = switch i2 %trunc_ln174, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln180"/></StgValue>
</operation>

<operation id="2036" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="0" op_0_bw="0">
<![CDATA[
.split9213:0 %br_ln0 = br void %_Z10dense_reluILt800ELt32ELt16ELt16ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2037" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:18 %shl_ln728_95 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_118, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_95"/></StgValue>
</operation>

<operation id="2038" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:19 %add_ln1192_99 = add i37 %shl_ln728_95, i37 %mul_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_99"/></StgValue>
</operation>

<operation id="2039" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:23 %tmp_119 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_99, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2040" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:24 %shl_ln728_96 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_119, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_96"/></StgValue>
</operation>

<operation id="2041" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:25 %add_ln1192_100 = add i37 %shl_ln728_96, i37 %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_100"/></StgValue>
</operation>

<operation id="2042" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="37" op_0_bw="21">
<![CDATA[
.split9:27 %sext_ln1192_13 = sext i21 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="2043" st_id="222" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:28 %mul_ln1192_8 = mul i37 %sext_ln1192_13, i37 %zext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="2044" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:29 %tmp_120 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_100, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="2045" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:30 %shl_ln728_97 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_120, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_97"/></StgValue>
</operation>

<operation id="2046" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:31 %add_ln1192_101 = add i37 %shl_ln728_97, i37 %mul_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_101"/></StgValue>
</operation>

<operation id="2047" st_id="222" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:32 %tmp_7 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2059248, i21 15287, i21 2085421, i21 2086429, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2048" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="37" op_0_bw="21">
<![CDATA[
.split9:33 %sext_ln1192_14 = sext i21 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="2049" st_id="222" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:34 %mul_ln1192_9 = mul i37 %sext_ln1192_14, i37 %zext_ln1192_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_9"/></StgValue>
</operation>

<operation id="2050" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:35 %tmp_121 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_101, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2051" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:36 %shl_ln728_98 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_121, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_98"/></StgValue>
</operation>

<operation id="2052" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:37 %add_ln1192_102 = add i37 %shl_ln728_98, i37 %mul_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_102"/></StgValue>
</operation>

<operation id="2053" st_id="222" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:38 %tmp_8 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2152, i21 2069228, i21 2070719, i21 36950, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2054" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="37" op_0_bw="21">
<![CDATA[
.split9:39 %sext_ln1192_15 = sext i21 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="2055" st_id="222" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:40 %mul_ln1192_10 = mul i37 %sext_ln1192_15, i37 %zext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_10"/></StgValue>
</operation>

<operation id="2056" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:41 %tmp_122 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_102, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="2057" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:42 %shl_ln728_99 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_122, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_99"/></StgValue>
</operation>

<operation id="2058" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:43 %add_ln1192_103 = add i37 %shl_ln728_99, i37 %mul_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_103"/></StgValue>
</operation>

<operation id="2059" st_id="222" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:44 %tmp_9 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2078438, i21 57533, i21 15714, i21 3317, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2060" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="37" op_0_bw="21">
<![CDATA[
.split9:45 %sext_ln1192_16 = sext i21 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="2061" st_id="222" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:46 %mul_ln1192_11 = mul i37 %sext_ln1192_16, i37 %zext_ln1192_7

]]></Node>
<StgValue><ssdm name="mul_ln1192_11"/></StgValue>
</operation>

<operation id="2062" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:47 %tmp_123 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_103, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="2063" st_id="222" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:50 %tmp_1 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2080283, i21 2069071, i21 2094870, i21 2086376, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="2064" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="37" op_0_bw="21">
<![CDATA[
.split9:51 %sext_ln1192_17 = sext i21 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln1192_17"/></StgValue>
</operation>

<operation id="2065" st_id="222" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:52 %mul_ln1192_12 = mul i37 %sext_ln1192_17, i37 %zext_ln1192_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_12"/></StgValue>
</operation>

<operation id="2066" st_id="222" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:56 %tmp_10 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2092910, i21 2080076, i21 2063921, i21 2095274, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2067" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:48 %shl_ln728_100 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_123, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_100"/></StgValue>
</operation>

<operation id="2068" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:49 %add_ln1192_104 = add i37 %shl_ln728_100, i37 %mul_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_104"/></StgValue>
</operation>

<operation id="2069" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:53 %tmp_124 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_104, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2070" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:54 %shl_ln728_101 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_124, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_101"/></StgValue>
</operation>

<operation id="2071" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:55 %add_ln1192_105 = add i37 %shl_ln728_101, i37 %mul_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln1192_105"/></StgValue>
</operation>

<operation id="2072" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="37" op_0_bw="21">
<![CDATA[
.split9:57 %sext_ln1192_18 = sext i21 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln1192_18"/></StgValue>
</operation>

<operation id="2073" st_id="223" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:58 %mul_ln1192_13 = mul i37 %sext_ln1192_18, i37 %zext_ln1192_9

]]></Node>
<StgValue><ssdm name="mul_ln1192_13"/></StgValue>
</operation>

<operation id="2074" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:59 %tmp_125 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_105, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2075" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:60 %shl_ln728_102 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_125, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_102"/></StgValue>
</operation>

<operation id="2076" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:61 %add_ln1192_106 = add i37 %shl_ln728_102, i37 %mul_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_106"/></StgValue>
</operation>

<operation id="2077" st_id="223" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:62 %tmp_11 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 17991, i21 19137, i21 2059607, i21 2065247, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2078" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="37" op_0_bw="21">
<![CDATA[
.split9:63 %sext_ln1192_19 = sext i21 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln1192_19"/></StgValue>
</operation>

<operation id="2079" st_id="223" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:64 %mul_ln1192_14 = mul i37 %sext_ln1192_19, i37 %zext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_14"/></StgValue>
</operation>

<operation id="2080" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:65 %tmp_126 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_106, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="2081" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:66 %shl_ln728_103 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_126, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_103"/></StgValue>
</operation>

<operation id="2082" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:67 %add_ln1192_107 = add i37 %shl_ln728_103, i37 %mul_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln1192_107"/></StgValue>
</operation>

<operation id="2083" st_id="223" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:68 %tmp_12 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 12586, i21 12808, i21 2061326, i21 2078866, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2084" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="37" op_0_bw="21">
<![CDATA[
.split9:69 %sext_ln1192_20 = sext i21 %tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln1192_20"/></StgValue>
</operation>

<operation id="2085" st_id="223" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:70 %mul_ln1192_15 = mul i37 %sext_ln1192_20, i37 %zext_ln1192_11

]]></Node>
<StgValue><ssdm name="mul_ln1192_15"/></StgValue>
</operation>

<operation id="2086" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:71 %tmp_127 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_107, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="2087" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:72 %shl_ln728_104 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_127, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_104"/></StgValue>
</operation>

<operation id="2088" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:73 %add_ln1192_108 = add i37 %shl_ln728_104, i37 %mul_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_108"/></StgValue>
</operation>

<operation id="2089" st_id="223" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:74 %tmp_13 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2044028, i21 2095690, i21 31236, i21 2075050, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="2090" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="37" op_0_bw="21">
<![CDATA[
.split9:75 %sext_ln1192_21 = sext i21 %tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln1192_21"/></StgValue>
</operation>

<operation id="2091" st_id="223" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:76 %mul_ln1192_16 = mul i37 %sext_ln1192_21, i37 %zext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_16"/></StgValue>
</operation>

<operation id="2092" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:77 %tmp_128 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_108, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="2093" st_id="223" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:80 %tmp_14 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2096688, i21 22787, i21 2087166, i21 2086605, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2094" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:0 %specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln171"/></StgValue>
</operation>

<operation id="2095" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:78 %shl_ln728_105 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_128, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_105"/></StgValue>
</operation>

<operation id="2096" st_id="224" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:79 %add_ln1192_109 = add i37 %shl_ln728_105, i37 %mul_ln1192_16

]]></Node>
<StgValue><ssdm name="add_ln1192_109"/></StgValue>
</operation>

<operation id="2097" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="37" op_0_bw="21">
<![CDATA[
.split9:81 %sext_ln1192_22 = sext i21 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln1192_22"/></StgValue>
</operation>

<operation id="2098" st_id="224" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:82 %mul_ln1192_17 = mul i37 %sext_ln1192_22, i37 %zext_ln1192_13

]]></Node>
<StgValue><ssdm name="mul_ln1192_17"/></StgValue>
</operation>

<operation id="2099" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:83 %tmp_129 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_109, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="2100" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:84 %shl_ln728_106 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_129, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_106"/></StgValue>
</operation>

<operation id="2101" st_id="224" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:85 %add_ln1192_110 = add i37 %shl_ln728_106, i37 %mul_ln1192_17

]]></Node>
<StgValue><ssdm name="add_ln1192_110"/></StgValue>
</operation>

<operation id="2102" st_id="224" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:86 %tmp_15 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2785, i21 39471, i21 9222, i21 2042197, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="2103" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="37" op_0_bw="21">
<![CDATA[
.split9:87 %sext_ln1192_23 = sext i21 %tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln1192_23"/></StgValue>
</operation>

<operation id="2104" st_id="224" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:88 %mul_ln1192_18 = mul i37 %sext_ln1192_23, i37 %zext_ln1192_14

]]></Node>
<StgValue><ssdm name="mul_ln1192_18"/></StgValue>
</operation>

<operation id="2105" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:89 %tmp_130 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_110, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="2106" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:90 %shl_ln728_107 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_130, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_107"/></StgValue>
</operation>

<operation id="2107" st_id="224" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:91 %add_ln1192_111 = add i37 %shl_ln728_107, i37 %mul_ln1192_18

]]></Node>
<StgValue><ssdm name="add_ln1192_111"/></StgValue>
</operation>

<operation id="2108" st_id="224" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split9:92 %tmp_16 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2072309, i21 2094294, i21 2071709, i21 2096661, i2 %trunc_ln174

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="2109" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="37" op_0_bw="21">
<![CDATA[
.split9:93 %sext_ln1192_24 = sext i21 %tmp_16

]]></Node>
<StgValue><ssdm name="sext_ln1192_24"/></StgValue>
</operation>

<operation id="2110" st_id="224" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:94 %mul_ln1192_19 = mul i37 %sext_ln1192_24, i37 %zext_ln1192_15

]]></Node>
<StgValue><ssdm name="mul_ln1192_19"/></StgValue>
</operation>

<operation id="2111" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:95 %tmp_131 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_111, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="2112" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split9:96 %shl_ln728_108 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_131, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_108"/></StgValue>
</operation>

<operation id="2113" st_id="224" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split9:97 %add_ln1192_112 = add i37 %shl_ln728_108, i37 %mul_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln1192_112"/></StgValue>
</operation>

<operation id="2114" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:98 %trunc_ln708_3 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_112, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="2115" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
branch2:0 %store_ln180 = store i21 %trunc_ln708_3, i21 %cnn_output_V_2

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="2116" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln180 = br void %.split9213

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="2117" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
branch1:0 %store_ln180 = store i21 %trunc_ln708_3, i21 %cnn_output_V_1

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="2118" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln180 = br void %.split9213

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="2119" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
branch0:0 %store_ln180 = store i21 %trunc_ln708_3, i21 %cnn_output_V_0

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="2120" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln180 = br void %.split9213

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="2121" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
branch3:0 %store_ln180 = store i21 %trunc_ln708_3, i21 %cnn_output_V_3

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="2122" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln180 = br void %.split9213

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2123" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="40" op_0_bw="32">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:0 %temp_array_V_0_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_array_V_0_01"/></StgValue>
</operation>

<operation id="2124" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="40" op_0_bw="32">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:1 %temp_array_V_1_02 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_array_V_1_02"/></StgValue>
</operation>

<operation id="2125" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="40" op_0_bw="32">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:2 %temp_array_V_2_03 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_array_V_2_03"/></StgValue>
</operation>

<operation id="2126" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="40" op_0_bw="32">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:3 %temp_array_V_3_04 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_array_V_3_04"/></StgValue>
</operation>

<operation id="2127" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="21" op_0_bw="21">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:4 %cnn_output_V_0_load = load i21 %cnn_output_V_0

]]></Node>
<StgValue><ssdm name="cnn_output_V_0_load"/></StgValue>
</operation>

<operation id="2128" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="21" op_0_bw="21">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:5 %cnn_output_V_1_load = load i21 %cnn_output_V_1

]]></Node>
<StgValue><ssdm name="cnn_output_V_1_load"/></StgValue>
</operation>

<operation id="2129" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="21" op_0_bw="21">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:6 %cnn_output_V_2_load = load i21 %cnn_output_V_2

]]></Node>
<StgValue><ssdm name="cnn_output_V_2_load"/></StgValue>
</operation>

<operation id="2130" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="21" op_0_bw="21">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:7 %cnn_output_V_3_load = load i21 %cnn_output_V_3

]]></Node>
<StgValue><ssdm name="cnn_output_V_3_load"/></StgValue>
</operation>

<operation id="2131" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="0" op_0_bw="0">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:8 %br_ln0 = br void %_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2132" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:0 %i_7 = phi i3 %add_ln192, void %.split6237, i3 0, void %_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="2133" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:1 %sum_V = phi i40 %sum_V_1, void %.split6237, i40 0, void %_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="2134" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:2 %add_ln192 = add i3 %i_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln192"/></StgValue>
</operation>

<operation id="2135" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2136" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:4 %icmp_ln192 = icmp_eq  i3 %i_7, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln192"/></StgValue>
</operation>

<operation id="2137" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:5 %empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="2138" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:6 %br_ln192 = br i1 %icmp_ln192, void %.split6, void

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="2139" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="2" op_0_bw="3">
<![CDATA[
.split6:1 %trunc_ln1265 = trunc i3 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln1265"/></StgValue>
</operation>

<operation id="2140" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split6:6 %switch_ln194 = switch i2 %trunc_ln1265, void %branch11, i2 0, void %.split6..split6237_crit_edge, i2 1, void %branch9, i2 2, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln194"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2141" st_id="227" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split6:2 %tmp_17 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 %cnn_output_V_0_load, i21 %cnn_output_V_1_load, i21 %cnn_output_V_2_load, i21 %cnn_output_V_3_load, i2 %trunc_ln1265

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="2142" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split6:3 %trunc_ln708_4 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %tmp_17, i32 8, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="2143" st_id="227" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="64" op_3_bw="68">
<![CDATA[
.split6:4 %temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_4, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="temp_array_V_0"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2144" st_id="228" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="64" op_3_bw="68">
<![CDATA[
.split6:4 %temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_4, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="temp_array_V_0"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2145" st_id="229" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="64" op_3_bw="68">
<![CDATA[
.split6:4 %temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_4, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="temp_array_V_0"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2146" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln191"/></StgValue>
</operation>

<operation id="2147" st_id="230" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="64" op_3_bw="68">
<![CDATA[
.split6:4 %temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_4, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="temp_array_V_0"/></StgValue>
</operation>

<operation id="2148" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="40" op_0_bw="39">
<![CDATA[
.split6:5 %zext_ln194 = zext i39 %temp_array_V_0

]]></Node>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</operation>

<operation id="2149" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
branch10:0 %store_ln194 = store i40 %zext_ln194, i40 %temp_array_V_2_03

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="2150" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln194 = br void %.split6237

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="2151" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
branch9:0 %store_ln194 = store i40 %zext_ln194, i40 %temp_array_V_1_02

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="2152" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln194 = br void %.split6237

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="2153" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split6..split6237_crit_edge:0 %store_ln194 = store i40 %zext_ln194, i40 %temp_array_V_0_01

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="2154" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="0" op_0_bw="0">
<![CDATA[
.split6..split6237_crit_edge:1 %br_ln194 = br void %.split6237

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="2155" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
branch11:0 %store_ln194 = store i40 %zext_ln194, i40 %temp_array_V_3_04

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="2156" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln194 = br void %.split6237

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="2157" st_id="230" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split6237:0 %sum_V_1 = add i40 %zext_ln194, i40 %sum_V

]]></Node>
<StgValue><ssdm name="sum_V_1"/></StgValue>
</operation>

<operation id="2158" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="0" op_0_bw="0">
<![CDATA[
.split6237:1 %br_ln0 = br void %_Z5denseILt64ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2159" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="48" op_0_bw="40">
<![CDATA[
:0 %conv_i_i233 = sext i40 %sum_V

]]></Node>
<StgValue><ssdm name="conv_i_i233"/></StgValue>
</operation>

<operation id="2160" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln197 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2161" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %i_8 = phi i3 %add_ln197, void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split222, i3 0, void

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="2162" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1 %add_ln197 = add i3 %i_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="2163" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2164" st_id="232" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3 %icmp_ln197 = icmp_eq  i3 %i_8, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="2165" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4 %empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="2166" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:5 %br_ln197 = br i1 %icmp_ln197, void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="2167" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="40" op_0_bw="40">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:0 %temp_array_V_0_01_load = load i40 %temp_array_V_0_01

]]></Node>
<StgValue><ssdm name="temp_array_V_0_01_load"/></StgValue>
</operation>

<operation id="2168" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="40" op_0_bw="40">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:1 %temp_array_V_1_02_load = load i40 %temp_array_V_1_02

]]></Node>
<StgValue><ssdm name="temp_array_V_1_02_load"/></StgValue>
</operation>

<operation id="2169" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="40" op_0_bw="40">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:2 %temp_array_V_2_03_load = load i40 %temp_array_V_2_03

]]></Node>
<StgValue><ssdm name="temp_array_V_2_03_load"/></StgValue>
</operation>

<operation id="2170" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="40" op_0_bw="40">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:3 %temp_array_V_3_04_load = load i40 %temp_array_V_3_04

]]></Node>
<StgValue><ssdm name="temp_array_V_3_04_load"/></StgValue>
</operation>

<operation id="2171" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="2" op_0_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:5 %trunc_ln727 = trunc i3 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln727"/></StgValue>
</operation>

<operation id="2172" st_id="232" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %tmp_19 = mux i40 @_ssdm_op_Mux.ap_auto.4i40.i2, i40 %temp_array_V_0_01_load, i40 %temp_array_V_1_02_load, i40 %temp_array_V_2_03_load, i40 %temp_array_V_3_04_load, i2 %trunc_ln727

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="2173" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="48" op_0_bw="48" op_1_bw="40" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:7 %t = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i40.i8, i40 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="2174" st_id="232" stage="52" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="2175" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:11 %switch_ln199 = switch i2 %trunc_ln727, void %branch7, i2 0, void %branch4, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln199"/></StgValue>
</operation>

<operation id="2176" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split222:0 %br_ln0 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2177" st_id="233" stage="51" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2178" st_id="234" stage="50" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2179" st_id="235" stage="49" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2180" st_id="236" stage="48" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2181" st_id="237" stage="47" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2182" st_id="238" stage="46" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2183" st_id="239" stage="45" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2184" st_id="240" stage="44" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2185" st_id="241" stage="43" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2186" st_id="242" stage="42" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2187" st_id="243" stage="41" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2188" st_id="244" stage="40" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2189" st_id="245" stage="39" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2190" st_id="246" stage="38" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2191" st_id="247" stage="37" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2192" st_id="248" stage="36" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2193" st_id="249" stage="35" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2194" st_id="250" stage="34" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2195" st_id="251" stage="33" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2196" st_id="252" stage="32" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2197" st_id="253" stage="31" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2198" st_id="254" stage="30" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2199" st_id="255" stage="29" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2200" st_id="256" stage="28" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2201" st_id="257" stage="27" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2202" st_id="258" stage="26" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2203" st_id="259" stage="25" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2204" st_id="260" stage="24" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2205" st_id="261" stage="23" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2206" st_id="262" stage="22" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2207" st_id="263" stage="21" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2208" st_id="264" stage="20" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2209" st_id="265" stage="19" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2210" st_id="266" stage="18" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2211" st_id="267" stage="17" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2212" st_id="268" stage="16" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2213" st_id="269" stage="15" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2214" st_id="270" stage="14" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2215" st_id="271" stage="13" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2216" st_id="272" stage="12" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2217" st_id="273" stage="11" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2218" st_id="274" stage="10" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2219" st_id="275" stage="9" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2220" st_id="276" stage="8" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2221" st_id="277" stage="7" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2222" st_id="278" stage="6" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2223" st_id="279" stage="5" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2224" st_id="280" stage="4" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2225" st_id="281" stage="3" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2226" st_id="282" stage="2" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2227" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:4 %specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln197"/></StgValue>
</operation>

<operation id="2228" st_id="283" stage="1" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i233

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="2229" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="13" op_0_bw="13">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:9 %trunc_ln731 = trunc i13 %sdiv_ln1148

]]></Node>
<StgValue><ssdm name="trunc_ln731"/></StgValue>
</operation>

<operation id="2230" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:10 %shl_ln1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln731, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="2231" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln199 = store i21 %shl_ln1, i21 %cnn_output_V_2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="2232" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln199 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split222

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="2233" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln199 = store i21 %shl_ln1, i21 %cnn_output_V_1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="2234" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln199 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split222

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="2235" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0">
<![CDATA[
branch4:0 %store_ln199 = store i21 %shl_ln1, i21 %cnn_output_V_0

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="2236" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln199 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split222

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="2237" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln199 = store i21 %shl_ln1, i21 %cnn_output_V_3

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="2238" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln199 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split222

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2239" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="0" op_0_bw="0">
<![CDATA[
_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.preheader:0 %br_ln0 = br void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2240" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:0 %i_10 = phi i3 %add_ln326, void %.split_ifconv, i3 0, void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.preheader

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="2241" st_id="285" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:1 %add_ln326 = add i3 %i_10, i3 1

]]></Node>
<StgValue><ssdm name="add_ln326"/></StgValue>
</operation>

<operation id="2242" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2243" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:3 %icmp_ln326 = icmp_eq  i3 %i_10, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln326"/></StgValue>
</operation>

<operation id="2244" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:4 %empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="2245" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:5 %br_ln326 = br i1 %icmp_ln326, void %.split_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln326"/></StgValue>
</operation>

<operation id="2246" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="2" op_0_bw="3">
<![CDATA[
.split_ifconv:1 %trunc_ln935 = trunc i3 %i_10

]]></Node>
<StgValue><ssdm name="trunc_ln935"/></StgValue>
</operation>

<operation id="2247" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="21" op_0_bw="21">
<![CDATA[
.split_ifconv:2 %cnn_output_V_0_load_1 = load i21 %cnn_output_V_0

]]></Node>
<StgValue><ssdm name="cnn_output_V_0_load_1"/></StgValue>
</operation>

<operation id="2248" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="21" op_0_bw="21">
<![CDATA[
.split_ifconv:3 %cnn_output_V_1_load_1 = load i21 %cnn_output_V_1

]]></Node>
<StgValue><ssdm name="cnn_output_V_1_load_1"/></StgValue>
</operation>

<operation id="2249" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="21" op_0_bw="21">
<![CDATA[
.split_ifconv:4 %cnn_output_V_2_load_1 = load i21 %cnn_output_V_2

]]></Node>
<StgValue><ssdm name="cnn_output_V_2_load_1"/></StgValue>
</operation>

<operation id="2250" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="21" op_0_bw="21">
<![CDATA[
.split_ifconv:5 %cnn_output_V_3_load_1 = load i21 %cnn_output_V_3

]]></Node>
<StgValue><ssdm name="cnn_output_V_3_load_1"/></StgValue>
</operation>

<operation id="2251" st_id="285" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split_ifconv:6 %p_Val2_1 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 %cnn_output_V_0_load_1, i21 %cnn_output_V_1_load_1, i21 %cnn_output_V_2_load_1, i21 %cnn_output_V_3_load_1, i2 %trunc_ln935

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="2252" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split_ifconv:7 %icmp_ln935 = icmp_eq  i21 %p_Val2_1, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="2253" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
.split_ifconv:8 %p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %p_Val2_1, i32 20

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="2254" st_id="285" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split_ifconv:9 %tmp_V = sub i21 0, i21 %p_Val2_1

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="2255" st_id="285" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split_ifconv:10 %tmp_V_2 = select i1 %p_Result_11, i21 %tmp_V, i21 %p_Val2_1

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="2256" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:11 %p_Result_s = partselect i21 @llvm.part.select.i21, i21 %tmp_V_2, i32 20, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="2257" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.split_ifconv:12 %p_Result_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 2047, i21 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="2258" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split_ifconv:13 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_12, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="2259" st_id="285" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:14 %sub_ln944 = sub i32 21, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="2260" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="21" op_0_bw="32">
<![CDATA[
.split_ifconv:15 %trunc_ln944 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln944"/></StgValue>
</operation>

<operation id="2261" st_id="285" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:16 %lsb_index = add i32 %sub_ln944, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="2262" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:17 %tmp_135 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2263" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split_ifconv:18 %icmp_ln946 = icmp_sgt  i31 %tmp_135, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946"/></StgValue>
</operation>

<operation id="2264" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="5" op_0_bw="32">
<![CDATA[
.split_ifconv:19 %trunc_ln947 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="2265" st_id="285" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split_ifconv:20 %sub_ln947 = sub i5 14, i5 %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="2266" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="21" op_0_bw="5">
<![CDATA[
.split_ifconv:21 %zext_ln947 = zext i5 %sub_ln947

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="2267" st_id="285" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split_ifconv:22 %lshr_ln947 = lshr i21 2097151, i21 %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="2268" st_id="285" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split_ifconv:23 %p_Result_6 = and i21 %tmp_V_2, i21 %lshr_ln947

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="2269" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split_ifconv:24 %icmp_ln947 = icmp_ne  i21 %p_Result_6, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="2270" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:25 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="2271" st_id="285" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:26 %xor_ln949 = xor i1 %tmp_136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="2272" st_id="285" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:27 %and_ln946 = and i1 %icmp_ln946, i1 %icmp_ln947

]]></Node>
<StgValue><ssdm name="and_ln946"/></StgValue>
</operation>

<operation id="2273" st_id="285" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split_ifconv:28 %add_ln949 = add i21 %trunc_ln944, i21 2097128

]]></Node>
<StgValue><ssdm name="add_ln949"/></StgValue>
</operation>

<operation id="2274" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split_ifconv:29 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i21, i21 %tmp_V_2, i21 %add_ln949

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="2275" st_id="285" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:30 %a = or i1 %p_Result_2, i1 %and_ln946

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="2276" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:32 %icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="2277" st_id="285" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:39 %tobool34_i_i293 = and i1 %a, i1 %xor_ln949

]]></Node>
<StgValue><ssdm name="tobool34_i_i293"/></StgValue>
</operation>

<operation id="2278" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="8" op_0_bw="32">
<![CDATA[
.split_ifconv:47 %trunc_ln943 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2279" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="64" op_0_bw="21">
<![CDATA[
.split_ifconv:31 %zext_ln957 = zext i21 %tmp_V_2

]]></Node>
<StgValue><ssdm name="zext_ln957"/></StgValue>
</operation>

<operation id="2280" st_id="286" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:33 %add_ln958 = add i32 %sub_ln944, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="2281" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:34 %zext_ln958 = zext i32 %add_ln958

]]></Node>
<StgValue><ssdm name="zext_ln958"/></StgValue>
</operation>

<operation id="2282" st_id="286" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:35 %lshr_ln958 = lshr i64 %zext_ln957, i64 %zext_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="2283" st_id="286" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:36 %sub_ln959 = sub i32 25, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln959"/></StgValue>
</operation>

<operation id="2284" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:37 %zext_ln959 = zext i32 %sub_ln959

]]></Node>
<StgValue><ssdm name="zext_ln959"/></StgValue>
</operation>

<operation id="2285" st_id="286" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:38 %shl_ln959 = shl i64 %zext_ln957, i64 %zext_ln959

]]></Node>
<StgValue><ssdm name="shl_ln959"/></StgValue>
</operation>

<operation id="2286" st_id="286" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:40 %m_1 = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="2287" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="64" op_0_bw="1">
<![CDATA[
.split_ifconv:41 %zext_ln961 = zext i1 %tobool34_i_i293

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="2288" st_id="286" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:42 %m_3 = add i64 %m_1, i64 %zext_ln961

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="2289" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:43 %m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="2290" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="64" op_0_bw="63">
<![CDATA[
.split_ifconv:44 %zext_ln962 = zext i63 %m_4

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="2291" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split_ifconv:45 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="2292" st_id="286" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split_ifconv:46 %select_ln943 = select i1 %p_Result_7, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943"/></StgValue>
</operation>

<operation id="2293" st_id="286" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:48 %sub_ln964 = sub i8 5, i8 %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="2294" st_id="286" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:49 %add_ln964 = add i8 %sub_ln964, i8 %select_ln943

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="2295" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split_ifconv:50 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_11, i8 %add_ln964

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2296" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split_ifconv:51 %p_Result_13 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_s, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="2297" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="32" op_0_bw="64">
<![CDATA[
.split_ifconv:52 %LD_1 = trunc i64 %p_Result_13

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="2298" st_id="286" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:53 %output_package_data_V = select i1 %icmp_ln935, i32 0, i32 %LD_1

]]></Node>
<StgValue><ssdm name="output_package_data_V"/></StgValue>
</operation>

<operation id="2299" st_id="286" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
.split_ifconv:54 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %infer_output_V_data_V, i4 %infer_output_V_keep_V, i4 %infer_output_V_strb_V, i2 %infer_output_V_user_V, i1 %infer_output_V_last_V, i5 %infer_output_V_id_V, i6 %infer_output_V_dest_V, i32 %output_package_data_V, i4 0, i4 0, i2 0, i1 1, i5 0, i6 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2300" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split_ifconv:0 %specloopname_ln326 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln326"/></StgValue>
</operation>

<operation id="2301" st_id="287" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
.split_ifconv:54 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %infer_output_V_data_V, i4 %infer_output_V_keep_V, i4 %infer_output_V_strb_V, i2 %infer_output_V_user_V, i1 %infer_output_V_last_V, i5 %infer_output_V_id_V, i6 %infer_output_V_dest_V, i32 %output_package_data_V, i4 0, i4 0, i2 0, i1 1, i5 0, i6 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="2302" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="0" op_0_bw="0">
<![CDATA[
.split_ifconv:55 %br_ln0 = br void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2303" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="0">
<![CDATA[
:0 %ret_ln335 = ret

]]></Node>
<StgValue><ssdm name="ret_ln335"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
