ARM GAS  X:\TMP\USER_T~1\cc7Sy87Z.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  X:\TMP\USER_T~1\cc7Sy87Z.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** 
  61:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f1xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f1xx_hal_msp.c ****   */
  65:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 71 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 71 3 view .LVU2
  38              		.loc 1 71 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 71 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
ARM GAS  X:\TMP\USER_T~1\cc7Sy87Z.s 			page 3


  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 71 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 72 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 72 3 view .LVU8
  54              		.loc 1 72 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 72 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 72 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  77:Core/Src/stm32f1xx_hal_msp.c ****   */
  78:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 78 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 78 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 78 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 78 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 78 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 78 3 view .LVU18
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 83 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
ARM GAS  X:\TMP\USER_T~1\cc7Sy87Z.s 			page 4


  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_RTC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_RTC_MspInit:
 105              	.LVL3:
 106              	.LFB66:
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c **** /**
  86:Core/Src/stm32f1xx_hal_msp.c **** * @brief RTC MSP Initialization
  87:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f1xx_hal_msp.c **** * @param hrtc: RTC handle pointer
  89:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f1xx_hal_msp.c **** */
  91:Core/Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
  92:Core/Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 92 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 8
 110              		@ frame_needed = 0, uses_anonymous_args = 0
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 111              		.loc 1 93 3 view .LVU21
 112              		.loc 1 93 10 is_stmt 0 view .LVU22
 113 0000 0268     		ldr	r2, [r0]
 114              		.loc 1 93 5 view .LVU23
 115 0002 104B     		ldr	r3, .L12
 116 0004 9A42     		cmp	r2, r3
 117 0006 00D0     		beq	.L11
 118 0008 7047     		bx	lr
 119              	.L11:
  92:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 120              		.loc 1 92 1 view .LVU24
 121 000a 00B5     		push	{lr}
 122              	.LCFI2:
 123              		.cfi_def_cfa_offset 4
 124              		.cfi_offset 14, -4
 125 000c 83B0     		sub	sp, sp, #12
 126              	.LCFI3:
 127              		.cfi_def_cfa_offset 16
  94:Core/Src/stm32f1xx_hal_msp.c ****   {
  95:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c ****     HAL_PWR_EnableBkUpAccess();
 128              		.loc 1 98 5 is_stmt 1 view .LVU25
 129 000e FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 130              	.LVL4:
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* Enable BKP CLK enable for backup registers */
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_BKP_CLK_ENABLE();
ARM GAS  X:\TMP\USER_T~1\cc7Sy87Z.s 			page 5


 131              		.loc 1 100 5 view .LVU26
 132              	.LBB5:
 133              		.loc 1 100 5 view .LVU27
 134              		.loc 1 100 5 view .LVU28
 135 0012 0D4B     		ldr	r3, .L12+4
 136 0014 DA69     		ldr	r2, [r3, #28]
 137 0016 42F00062 		orr	r2, r2, #134217728
 138 001a DA61     		str	r2, [r3, #28]
 139              		.loc 1 100 5 view .LVU29
 140 001c DB69     		ldr	r3, [r3, #28]
 141 001e 03F00063 		and	r3, r3, #134217728
 142 0022 0193     		str	r3, [sp, #4]
 143              		.loc 1 100 5 view .LVU30
 144 0024 019B     		ldr	r3, [sp, #4]
 145              	.LBE5:
 146              		.loc 1 100 5 view .LVU31
 101:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 102:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 147              		.loc 1 102 5 view .LVU32
 148 0026 094B     		ldr	r3, .L12+8
 149 0028 0122     		movs	r2, #1
 150 002a 1A60     		str	r2, [r3]
 103:Core/Src/stm32f1xx_hal_msp.c ****     /* RTC interrupt Init */
 104:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 151              		.loc 1 104 5 view .LVU33
 152 002c 0022     		movs	r2, #0
 153 002e 1146     		mov	r1, r2
 154 0030 0320     		movs	r0, #3
 155 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 156              	.LVL5:
 105:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_IRQn);
 157              		.loc 1 105 5 view .LVU34
 158 0036 0320     		movs	r0, #3
 159 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 160              	.LVL6:
 106:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 108:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 109:Core/Src/stm32f1xx_hal_msp.c ****   }
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c **** }
 161              		.loc 1 111 1 is_stmt 0 view .LVU35
 162 003c 03B0     		add	sp, sp, #12
 163              	.LCFI4:
 164              		.cfi_def_cfa_offset 4
 165              		@ sp needed
 166 003e 5DF804FB 		ldr	pc, [sp], #4
 167              	.L13:
 168 0042 00BF     		.align	2
 169              	.L12:
 170 0044 00280040 		.word	1073752064
 171 0048 00100240 		.word	1073876992
 172 004c 3C044242 		.word	1111622716
 173              		.cfi_endproc
 174              	.LFE66:
 176              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 177              		.align	1
ARM GAS  X:\TMP\USER_T~1\cc7Sy87Z.s 			page 6


 178              		.global	HAL_RTC_MspDeInit
 179              		.syntax unified
 180              		.thumb
 181              		.thumb_func
 182              		.fpu softvfp
 184              	HAL_RTC_MspDeInit:
 185              	.LVL7:
 186              	.LFB67:
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c **** /**
 114:Core/Src/stm32f1xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 115:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 116:Core/Src/stm32f1xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 117:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 118:Core/Src/stm32f1xx_hal_msp.c **** */
 119:Core/Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 120:Core/Src/stm32f1xx_hal_msp.c **** {
 187              		.loc 1 120 1 is_stmt 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		.loc 1 120 1 is_stmt 0 view .LVU37
 192 0000 08B5     		push	{r3, lr}
 193              	.LCFI5:
 194              		.cfi_def_cfa_offset 8
 195              		.cfi_offset 3, -8
 196              		.cfi_offset 14, -4
 121:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 197              		.loc 1 121 3 is_stmt 1 view .LVU38
 198              		.loc 1 121 10 is_stmt 0 view .LVU39
 199 0002 0268     		ldr	r2, [r0]
 200              		.loc 1 121 5 view .LVU40
 201 0004 054B     		ldr	r3, .L18
 202 0006 9A42     		cmp	r2, r3
 203 0008 00D0     		beq	.L17
 204              	.LVL8:
 205              	.L14:
 122:Core/Src/stm32f1xx_hal_msp.c ****   {
 123:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 125:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 126:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 127:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 129:Core/Src/stm32f1xx_hal_msp.c ****     /* RTC interrupt DeInit */
 130:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_IRQn);
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 133:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 134:Core/Src/stm32f1xx_hal_msp.c ****   }
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 136:Core/Src/stm32f1xx_hal_msp.c **** }
 206              		.loc 1 136 1 view .LVU41
 207 000a 08BD     		pop	{r3, pc}
 208              	.LVL9:
 209              	.L17:
 127:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  X:\TMP\USER_T~1\cc7Sy87Z.s 			page 7


 210              		.loc 1 127 5 is_stmt 1 view .LVU42
 211 000c 044B     		ldr	r3, .L18+4
 212 000e 0022     		movs	r2, #0
 213 0010 1A60     		str	r2, [r3]
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 214              		.loc 1 130 5 view .LVU43
 215 0012 0320     		movs	r0, #3
 216              	.LVL10:
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 217              		.loc 1 130 5 is_stmt 0 view .LVU44
 218 0014 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 219              	.LVL11:
 220              		.loc 1 136 1 view .LVU45
 221 0018 F7E7     		b	.L14
 222              	.L19:
 223 001a 00BF     		.align	2
 224              	.L18:
 225 001c 00280040 		.word	1073752064
 226 0020 3C044242 		.word	1111622716
 227              		.cfi_endproc
 228              	.LFE67:
 230              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 231              		.align	1
 232              		.global	HAL_TIM_Base_MspInit
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 236              		.fpu softvfp
 238              	HAL_TIM_Base_MspInit:
 239              	.LVL12:
 240              	.LFB68:
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 138:Core/Src/stm32f1xx_hal_msp.c **** /**
 139:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 140:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 141:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 142:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 143:Core/Src/stm32f1xx_hal_msp.c **** */
 144:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 145:Core/Src/stm32f1xx_hal_msp.c **** {
 241              		.loc 1 145 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 8
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 146:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 245              		.loc 1 146 3 view .LVU47
 246              		.loc 1 146 15 is_stmt 0 view .LVU48
 247 0000 0268     		ldr	r2, [r0]
 248              		.loc 1 146 5 view .LVU49
 249 0002 0E4B     		ldr	r3, .L27
 250 0004 9A42     		cmp	r2, r3
 251 0006 00D0     		beq	.L26
 252 0008 7047     		bx	lr
 253              	.L26:
 145:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 254              		.loc 1 145 1 view .LVU50
 255 000a 00B5     		push	{lr}
ARM GAS  X:\TMP\USER_T~1\cc7Sy87Z.s 			page 8


 256              	.LCFI6:
 257              		.cfi_def_cfa_offset 4
 258              		.cfi_offset 14, -4
 259 000c 83B0     		sub	sp, sp, #12
 260              	.LCFI7:
 261              		.cfi_def_cfa_offset 16
 147:Core/Src/stm32f1xx_hal_msp.c ****   {
 148:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 150:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 151:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 152:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 262              		.loc 1 152 5 is_stmt 1 view .LVU51
 263              	.LBB6:
 264              		.loc 1 152 5 view .LVU52
 265              		.loc 1 152 5 view .LVU53
 266 000e 03F56443 		add	r3, r3, #58368
 267 0012 9A69     		ldr	r2, [r3, #24]
 268 0014 42F40062 		orr	r2, r2, #2048
 269 0018 9A61     		str	r2, [r3, #24]
 270              		.loc 1 152 5 view .LVU54
 271 001a 9B69     		ldr	r3, [r3, #24]
 272 001c 03F40063 		and	r3, r3, #2048
 273 0020 0193     		str	r3, [sp, #4]
 274              		.loc 1 152 5 view .LVU55
 275 0022 019B     		ldr	r3, [sp, #4]
 276              	.LBE6:
 277              		.loc 1 152 5 view .LVU56
 153:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 154:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 278              		.loc 1 154 5 view .LVU57
 279 0024 0022     		movs	r2, #0
 280 0026 1146     		mov	r1, r2
 281 0028 1B20     		movs	r0, #27
 282              	.LVL13:
 283              		.loc 1 154 5 is_stmt 0 view .LVU58
 284 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 285              	.LVL14:
 155:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 286              		.loc 1 155 5 is_stmt 1 view .LVU59
 287 002e 1B20     		movs	r0, #27
 288 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 289              	.LVL15:
 156:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 157:Core/Src/stm32f1xx_hal_msp.c **** 
 158:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 159:Core/Src/stm32f1xx_hal_msp.c ****   }
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c **** }
 290              		.loc 1 161 1 is_stmt 0 view .LVU60
 291 0034 03B0     		add	sp, sp, #12
 292              	.LCFI8:
 293              		.cfi_def_cfa_offset 4
 294              		@ sp needed
 295 0036 5DF804FB 		ldr	pc, [sp], #4
 296              	.L28:
 297 003a 00BF     		.align	2
ARM GAS  X:\TMP\USER_T~1\cc7Sy87Z.s 			page 9


 298              	.L27:
 299 003c 002C0140 		.word	1073818624
 300              		.cfi_endproc
 301              	.LFE68:
 303              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 304              		.align	1
 305              		.global	HAL_TIM_MspPostInit
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 309              		.fpu softvfp
 311              	HAL_TIM_MspPostInit:
 312              	.LVL16:
 313              	.LFB69:
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 163:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 164:Core/Src/stm32f1xx_hal_msp.c **** {
 314              		.loc 1 164 1 is_stmt 1 view -0
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 24
 317              		@ frame_needed = 0, uses_anonymous_args = 0
 318              		.loc 1 164 1 is_stmt 0 view .LVU62
 319 0000 00B5     		push	{lr}
 320              	.LCFI9:
 321              		.cfi_def_cfa_offset 4
 322              		.cfi_offset 14, -4
 323 0002 87B0     		sub	sp, sp, #28
 324              	.LCFI10:
 325              		.cfi_def_cfa_offset 32
 165:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 326              		.loc 1 165 3 is_stmt 1 view .LVU63
 327              		.loc 1 165 20 is_stmt 0 view .LVU64
 328 0004 0023     		movs	r3, #0
 329 0006 0293     		str	r3, [sp, #8]
 330 0008 0393     		str	r3, [sp, #12]
 331 000a 0493     		str	r3, [sp, #16]
 332 000c 0593     		str	r3, [sp, #20]
 166:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 333              		.loc 1 166 3 is_stmt 1 view .LVU65
 334              		.loc 1 166 10 is_stmt 0 view .LVU66
 335 000e 0268     		ldr	r2, [r0]
 336              		.loc 1 166 5 view .LVU67
 337 0010 0D4B     		ldr	r3, .L33
 338 0012 9A42     		cmp	r2, r3
 339 0014 02D0     		beq	.L32
 340              	.LVL17:
 341              	.L29:
 167:Core/Src/stm32f1xx_hal_msp.c ****   {
 168:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 170:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 172:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 173:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 174:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 175:Core/Src/stm32f1xx_hal_msp.c ****     */
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
ARM GAS  X:\TMP\USER_T~1\cc7Sy87Z.s 			page 10


 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 179:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180:Core/Src/stm32f1xx_hal_msp.c **** 
 181:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 184:Core/Src/stm32f1xx_hal_msp.c ****   }
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c **** }
 342              		.loc 1 186 1 view .LVU68
 343 0016 07B0     		add	sp, sp, #28
 344              	.LCFI11:
 345              		.cfi_remember_state
 346              		.cfi_def_cfa_offset 4
 347              		@ sp needed
 348 0018 5DF804FB 		ldr	pc, [sp], #4
 349              	.LVL18:
 350              	.L32:
 351              	.LCFI12:
 352              		.cfi_restore_state
 172:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 353              		.loc 1 172 5 is_stmt 1 view .LVU69
 354              	.LBB7:
 172:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 355              		.loc 1 172 5 view .LVU70
 172:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 356              		.loc 1 172 5 view .LVU71
 357 001c 03F56443 		add	r3, r3, #58368
 358 0020 9A69     		ldr	r2, [r3, #24]
 359 0022 42F00402 		orr	r2, r2, #4
 360 0026 9A61     		str	r2, [r3, #24]
 172:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 361              		.loc 1 172 5 view .LVU72
 362 0028 9B69     		ldr	r3, [r3, #24]
 363 002a 03F00403 		and	r3, r3, #4
 364 002e 0193     		str	r3, [sp, #4]
 172:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 365              		.loc 1 172 5 view .LVU73
 366 0030 019B     		ldr	r3, [sp, #4]
 367              	.LBE7:
 172:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 368              		.loc 1 172 5 view .LVU74
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 369              		.loc 1 176 5 view .LVU75
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 370              		.loc 1 176 25 is_stmt 0 view .LVU76
 371 0032 4FF48073 		mov	r3, #256
 372 0036 0293     		str	r3, [sp, #8]
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 373              		.loc 1 177 5 is_stmt 1 view .LVU77
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 374              		.loc 1 177 26 is_stmt 0 view .LVU78
 375 0038 0223     		movs	r3, #2
 376 003a 0393     		str	r3, [sp, #12]
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 377              		.loc 1 178 5 is_stmt 1 view .LVU79
ARM GAS  X:\TMP\USER_T~1\cc7Sy87Z.s 			page 11


 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 378              		.loc 1 178 27 is_stmt 0 view .LVU80
 379 003c 0593     		str	r3, [sp, #20]
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 380              		.loc 1 179 5 is_stmt 1 view .LVU81
 381 003e 02A9     		add	r1, sp, #8
 382 0040 0248     		ldr	r0, .L33+4
 383              	.LVL19:
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 384              		.loc 1 179 5 is_stmt 0 view .LVU82
 385 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 386              	.LVL20:
 387              		.loc 1 186 1 view .LVU83
 388 0046 E6E7     		b	.L29
 389              	.L34:
 390              		.align	2
 391              	.L33:
 392 0048 002C0140 		.word	1073818624
 393 004c 00080140 		.word	1073809408
 394              		.cfi_endproc
 395              	.LFE69:
 397              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 398              		.align	1
 399              		.global	HAL_TIM_Base_MspDeInit
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 403              		.fpu softvfp
 405              	HAL_TIM_Base_MspDeInit:
 406              	.LVL21:
 407              	.LFB70:
 187:Core/Src/stm32f1xx_hal_msp.c **** /**
 188:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 189:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 190:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 191:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 192:Core/Src/stm32f1xx_hal_msp.c **** */
 193:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 194:Core/Src/stm32f1xx_hal_msp.c **** {
 408              		.loc 1 194 1 is_stmt 1 view -0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412              		.loc 1 194 1 is_stmt 0 view .LVU85
 413 0000 08B5     		push	{r3, lr}
 414              	.LCFI13:
 415              		.cfi_def_cfa_offset 8
 416              		.cfi_offset 3, -8
 417              		.cfi_offset 14, -4
 195:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 418              		.loc 1 195 3 is_stmt 1 view .LVU86
 419              		.loc 1 195 15 is_stmt 0 view .LVU87
 420 0002 0268     		ldr	r2, [r0]
 421              		.loc 1 195 5 view .LVU88
 422 0004 064B     		ldr	r3, .L39
 423 0006 9A42     		cmp	r2, r3
 424 0008 00D0     		beq	.L38
ARM GAS  X:\TMP\USER_T~1\cc7Sy87Z.s 			page 12


 425              	.LVL22:
 426              	.L35:
 196:Core/Src/stm32f1xx_hal_msp.c ****   {
 197:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 198:Core/Src/stm32f1xx_hal_msp.c **** 
 199:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 200:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 201:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 203:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 204:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 205:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 207:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 208:Core/Src/stm32f1xx_hal_msp.c ****   }
 209:Core/Src/stm32f1xx_hal_msp.c **** 
 210:Core/Src/stm32f1xx_hal_msp.c **** }
 427              		.loc 1 210 1 view .LVU89
 428 000a 08BD     		pop	{r3, pc}
 429              	.LVL23:
 430              	.L38:
 201:Core/Src/stm32f1xx_hal_msp.c **** 
 431              		.loc 1 201 5 is_stmt 1 view .LVU90
 432 000c 054A     		ldr	r2, .L39+4
 433 000e 9369     		ldr	r3, [r2, #24]
 434 0010 23F40063 		bic	r3, r3, #2048
 435 0014 9361     		str	r3, [r2, #24]
 204:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 436              		.loc 1 204 5 view .LVU91
 437 0016 1B20     		movs	r0, #27
 438              	.LVL24:
 204:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 439              		.loc 1 204 5 is_stmt 0 view .LVU92
 440 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 441              	.LVL25:
 442              		.loc 1 210 1 view .LVU93
 443 001c F5E7     		b	.L35
 444              	.L40:
 445 001e 00BF     		.align	2
 446              	.L39:
 447 0020 002C0140 		.word	1073818624
 448 0024 00100240 		.word	1073876992
 449              		.cfi_endproc
 450              	.LFE70:
 452              		.text
 453              	.Letext0:
 454              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\arm_gcc\\arm-none-eabi\\include\\machine
 455              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\arm_gcc\\arm-none-eabi\\include\\sys\\_s
 456              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 457              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 458              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 459              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 460              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 461              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 462              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 463              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc.h"
 464              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
ARM GAS  X:\TMP\USER_T~1\cc7Sy87Z.s 			page 13


 465              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 466              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 467              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h"
ARM GAS  X:\TMP\USER_T~1\cc7Sy87Z.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
X:\TMP\USER_T~1\cc7Sy87Z.s:16     .text.HAL_MspInit:00000000 $t
X:\TMP\USER_T~1\cc7Sy87Z.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
X:\TMP\USER_T~1\cc7Sy87Z.s:91     .text.HAL_MspInit:0000003c $d
X:\TMP\USER_T~1\cc7Sy87Z.s:97     .text.HAL_RTC_MspInit:00000000 $t
X:\TMP\USER_T~1\cc7Sy87Z.s:104    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
X:\TMP\USER_T~1\cc7Sy87Z.s:170    .text.HAL_RTC_MspInit:00000044 $d
X:\TMP\USER_T~1\cc7Sy87Z.s:177    .text.HAL_RTC_MspDeInit:00000000 $t
X:\TMP\USER_T~1\cc7Sy87Z.s:184    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
X:\TMP\USER_T~1\cc7Sy87Z.s:225    .text.HAL_RTC_MspDeInit:0000001c $d
X:\TMP\USER_T~1\cc7Sy87Z.s:231    .text.HAL_TIM_Base_MspInit:00000000 $t
X:\TMP\USER_T~1\cc7Sy87Z.s:238    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
X:\TMP\USER_T~1\cc7Sy87Z.s:299    .text.HAL_TIM_Base_MspInit:0000003c $d
X:\TMP\USER_T~1\cc7Sy87Z.s:304    .text.HAL_TIM_MspPostInit:00000000 $t
X:\TMP\USER_T~1\cc7Sy87Z.s:311    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
X:\TMP\USER_T~1\cc7Sy87Z.s:392    .text.HAL_TIM_MspPostInit:00000048 $d
X:\TMP\USER_T~1\cc7Sy87Z.s:398    .text.HAL_TIM_Base_MspDeInit:00000000 $t
X:\TMP\USER_T~1\cc7Sy87Z.s:405    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
X:\TMP\USER_T~1\cc7Sy87Z.s:447    .text.HAL_TIM_Base_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_PWR_EnableBkUpAccess
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
