V3 3
FL C:/Users/noraw/Documents/VHDL/MiniProj/Segment.vhd 2016/11/19.21:59:38 P.20131013
EN work/Segment 1479567582 FL C:/Users/noraw/Documents/VHDL/MiniProj/Segment.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/Segment/Behavioral 1479567583 \
      FL C:/Users/noraw/Documents/VHDL/MiniProj/Segment.vhd EN work/Segment 1479567582
