Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Aug 22 11:24:02 2025
| Host         : DESKTOP-S7TDGUG running 64-bit major release  (build 9200)
| Command      : report_methodology -file pipeline_methodology_drc_routed.rpt -pb pipeline_methodology_drc_routed.pb -rpx pipeline_methodology_drc_routed.rpx
| Design       : pipeline
| Device       : xa7z010clg400-1I
| Speed File   : -1I
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 144
+----------+----------+------------------------------------------+------------+
| Rule     | Severity | Description                              | Violations |
+----------+----------+------------------------------------------+------------+
| SYNTH-10 | Warning  | Wide multiplier                          | 46         |
| XDCH-2   | Warning  | Same min and max delay values on IO port | 98         |
+----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at dct/ARG0 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__0 of size 13x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__1 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__10 of size 13x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#5 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__11 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#6 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__12 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#7 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__13 of size 18x13, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#8 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__14 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#9 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__15 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#10 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__16 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#11 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__17 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#12 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__18 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#13 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__2 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#14 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__3 of size 18x13, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#15 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__4 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#16 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__5 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#17 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__6 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#18 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__7 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#19 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__8 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#20 Warning
Wide multiplier  
Detected multiplier at dct/ARG0__9 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#21 Warning
Wide multiplier  
Detected multiplier at filterbank/multOp of size 14x18, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#22 Warning
Wide multiplier  
Detected multiplier at filterbank/multOp__0 of size 18x15, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#23 Warning
Wide multiplier  
Detected multiplier at filterbank/multOp__1 of size 18x18, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#24 Warning
Wide multiplier  
Detected multiplier at filterbank/multOp__10 of size 18x18, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#25 Warning
Wide multiplier  
Detected multiplier at filterbank/multOp__11 of size 18x15, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#26 Warning
Wide multiplier  
Detected multiplier at filterbank/multOp__12 of size 18x18, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#27 Warning
Wide multiplier  
Detected multiplier at filterbank/multOp__2 of size 18x15, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#28 Warning
Wide multiplier  
Detected multiplier at filterbank/multOp__3 of size 18x18, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#29 Warning
Wide multiplier  
Detected multiplier at filterbank/multOp__4 of size 18x15, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#30 Warning
Wide multiplier  
Detected multiplier at filterbank/multOp__5 of size 18x18, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#31 Warning
Wide multiplier  
Detected multiplier at filterbank/multOp__6 of size 14x18, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#32 Warning
Wide multiplier  
Detected multiplier at filterbank/multOp__7 of size 18x15, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#33 Warning
Wide multiplier  
Detected multiplier at filterbank/multOp__8 of size 18x18, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#34 Warning
Wide multiplier  
Detected multiplier at filterbank/multOp__9 of size 18x15, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#35 Warning
Wide multiplier  
Detected multiplier at lifter/ARG of size 13x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#36 Warning
Wide multiplier  
Detected multiplier at lifter/ARG__0 of size 13x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#37 Warning
Wide multiplier  
Detected multiplier at lifter/out_value_temp_reg of size 13x13, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#38 Warning
Wide multiplier  
Detected multiplier at lifter/out_value_temp_reg__0 of size 13x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#39 Warning
Wide multiplier  
Detected multiplier at pow_spectrum/im_squared0 of size 15x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#40 Warning
Wide multiplier  
Detected multiplier at pow_spectrum/im_squared0__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#41 Warning
Wide multiplier  
Detected multiplier at pow_spectrum/im_squared_reg of size 15x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#42 Warning
Wide multiplier  
Detected multiplier at pow_spectrum/im_squared_reg__0 of size 18x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#43 Warning
Wide multiplier  
Detected multiplier at pow_spectrum/re_squared0 of size 15x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#44 Warning
Wide multiplier  
Detected multiplier at pow_spectrum/re_squared0__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#45 Warning
Wide multiplier  
Detected multiplier at pow_spectrum/re_squared_reg of size 15x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#46 Warning
Wide multiplier  
Detected multiplier at pow_spectrum/re_squared_reg__0 of size 18x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_valid' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[0]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[10]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[11]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[12]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[13]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[14]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[15]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[16]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[17]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[18]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[19]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[1]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[20]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[21]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[22]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[23]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[24]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[25]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[26]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[27]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[28]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[29]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[2]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[30]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[31]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[3]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[4]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[5]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[6]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[7]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[8]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'input_value[9]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports {input_valid {input_value[0]} {input_value[1]} {input_value[2]} {input_value[3]} {input_value[4]} {input_value[5]} {input_value[6]} {input_value[7]} {input_value[8]} {input_value[9]} {input_value[10]} {input_value[11]} {input_value[12]} {input_value[13]} {input_value[14]} {input_value[15]} {input_value[16]} {input_value[17]} {input_value[18]} {input_value[19]} {input_value[20]} {input_value[21]} {input_value[22]} {input_value[23]} {input_value[24]} {input_value[25]} {input_value[26]} {input_value[27]} {input_value[28]} {input_value[29]} {input_value[30]} {input_value[31]}}]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_valid' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[0]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[10]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[11]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[12]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[13]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[14]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[15]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[16]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#43 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[17]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#44 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[18]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#45 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[19]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#46 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[1]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#47 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[20]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#48 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[21]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#49 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[22]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#50 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[23]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#51 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[24]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#52 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[25]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#53 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[26]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#54 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[27]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#55 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[28]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#56 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[29]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#57 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[2]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#58 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[30]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#59 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[31]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#60 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[32]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#61 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[33]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#62 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[34]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#63 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[35]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#64 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[36]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#65 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[37]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#66 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[38]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#67 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[39]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#68 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[3]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#69 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[40]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#70 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[41]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#71 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[42]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#72 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[43]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#73 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[44]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#74 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[45]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#75 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[46]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#76 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[47]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#77 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[48]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#78 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[49]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#79 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[4]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#80 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[50]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#81 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[51]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#82 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[52]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#83 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[53]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#84 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[54]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#85 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[55]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#86 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[56]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#87 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[57]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#88 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[58]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#89 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[59]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#90 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[5]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#91 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[60]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#92 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[61]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#93 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[62]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#94 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[63]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#95 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[6]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#96 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[7]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#97 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[8]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>

XDCH-2#98 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'output_value[9]' relative to clock clk_output for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *clk*] -add_delay 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/constrs_1/new/constraints.xdc (Line: 6)
Related violations: <none>


