<!DOCTYPE html>

<html lang="en" data-content_root="../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>PLLs Reference &#8212; pyadi-jif v0.0.1 documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=8e8a900e" />
    <link rel="stylesheet" type="text/css" href="../_static/app.min.css?v=c218d0f6" />
    <link rel="stylesheet" type="text/css" href="../_static/css/style.css?v=632a43e7" />
    <script defer="" src="../_static/app.umd.js?v=8984ea49"></script>
    <link rel="icon" href="../_static/favicon.png"/>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="FPGA Reference" href="fpga_ref.html" />
    <link rel="prev" title="Clock Chip Reference" href="clocks.html" />
   
  
  <meta name="repository" content="None">
  <meta name="version" content="">
  


<style>
  body {
    
  }

  body.dark {
    
  }

  @media (prefers-color-scheme: dark) {
    body:not(.light) {
      
    }
  }
</style>
  </head><body>
  <input type="checkbox" id="input-show-toc">
  <input type="checkbox" id="input-show-localtoc">
  <input type="checkbox" id="input-show-repotoc">

  
  <div class="search-area">
    <form action="" method="get">
      <input type="text" name="q" aria-labelledby="search-documentation" value="" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" role="search" placeholder="Search"/>
      <button class="icon"></button>
    </form>
  </div>
  

  <header>
    <div id="left">
      <label id="show-sidebar" class="icon" for="input-show-toc" title="Show/hide index"></label>
    </div>
    <div id="right">
      <span>
        <a id="logo-org" href="https://analog.com"></a>
        <div class="vertical-divider"></div>
        <label id="show-repotoc" for="input-show-repotoc" title="Show/hide docs" tabindex="0">Docs</label>
        <a id="logo" href="../index.html">
          <div>pyadi-jif</div>
        </a>
      </span>
      <span class="reverse">
        <label id="show-localtoc" class="icon" for="input-show-localtoc" title="Show/hide contents"></label>
      </span>
    </div>
  </header>


  <div class="repotoc-tree overlay">
    <root/>

  </div>
    <div class="localtoc">
      <div class="tocwrapper">
        <div>
          <div class="localtoc-header"></div>
          <a id="scroll-up" href="#top-anchor" title="Back to top"></a>
        </div>
        <nav>
          <ul>
<li><a class="reference internal" href="#">PLLs Reference</a><ul>
<li><a class="reference internal" href="#module-adijif.plls.adf4030">ADF4030</a><ul>
<li><a class="reference internal" href="#adijif.plls.adf4030.adf4030"><code class="docutils literal notranslate"><span class="pre">adf4030</span></code></a><ul>
<li><a class="reference internal" href="#adijif.plls.adf4030.adf4030.get_config"><code class="docutils literal notranslate"><span class="pre">adf4030.get_config()</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4030.adf4030.n"><code class="docutils literal notranslate"><span class="pre">adf4030.n</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4030.adf4030.o"><code class="docutils literal notranslate"><span class="pre">adf4030.o</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4030.adf4030.r"><code class="docutils literal notranslate"><span class="pre">adf4030.r</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4030.adf4030.set_requested_clocks"><code class="docutils literal notranslate"><span class="pre">adf4030.set_requested_clocks()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#module-adijif.plls.adf4371">ADF4371</a><ul>
<li><a class="reference internal" href="#adijif.plls.adf4371.adf4371"><code class="docutils literal notranslate"><span class="pre">adf4371</span></code></a><ul>
<li><a class="reference internal" href="#adijif.plls.adf4371.adf4371.d"><code class="docutils literal notranslate"><span class="pre">adf4371.d</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4371.adf4371.get_config"><code class="docutils literal notranslate"><span class="pre">adf4371.get_config()</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4371.adf4371.mode"><code class="docutils literal notranslate"><span class="pre">adf4371.mode</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4371.adf4371.r"><code class="docutils literal notranslate"><span class="pre">adf4371.r</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4371.adf4371.rf_div"><code class="docutils literal notranslate"><span class="pre">adf4371.rf_div</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4371.adf4371.set_requested_clocks"><code class="docutils literal notranslate"><span class="pre">adf4371.set_requested_clocks()</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4371.adf4371.t"><code class="docutils literal notranslate"><span class="pre">adf4371.t</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#module-adijif.plls.adf4382">ADF4382</a><ul>
<li><a class="reference internal" href="#adijif.plls.adf4382.adf4382"><code class="docutils literal notranslate"><span class="pre">adf4382</span></code></a><ul>
<li><a class="reference internal" href="#adijif.plls.adf4382.adf4382.EFM3_MODE"><code class="docutils literal notranslate"><span class="pre">adf4382.EFM3_MODE</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4382.adf4382.d"><code class="docutils literal notranslate"><span class="pre">adf4382.d</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4382.adf4382.freq_doubler_input_max"><code class="docutils literal notranslate"><span class="pre">adf4382.freq_doubler_input_max</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4382.adf4382.get_config"><code class="docutils literal notranslate"><span class="pre">adf4382.get_config()</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4382.adf4382.input_freq_max"><code class="docutils literal notranslate"><span class="pre">adf4382.input_freq_max</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4382.adf4382.mode"><code class="docutils literal notranslate"><span class="pre">adf4382.mode</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4382.adf4382.n"><code class="docutils literal notranslate"><span class="pre">adf4382.n</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4382.adf4382.o"><code class="docutils literal notranslate"><span class="pre">adf4382.o</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4382.adf4382.r"><code class="docutils literal notranslate"><span class="pre">adf4382.r</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4382.adf4382.require_phase_sync"><code class="docutils literal notranslate"><span class="pre">adf4382.require_phase_sync</span></code></a></li>
<li><a class="reference internal" href="#adijif.plls.adf4382.adf4382.set_requested_clocks"><code class="docutils literal notranslate"><span class="pre">adf4382.set_requested_clocks()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#adijif.plls.adf4382.to_int"><code class="docutils literal notranslate"><span class="pre">to_int()</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>

        </nav>
      </div>
    </div>

  
      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">
    <a id="logo" href="../index.html">
      <img class="only-light" src="../_static/imgs/PyADI-JIF_logo_cropped.png"/>
      <img class="only-dark" src="../_static/imgs/PyADI-PyADI-JIF_logo_w_cropped.png"/>
    </a><input id="input-switch-toc" type="checkbox">
<label id="show-repotoc" for="input-switch-toc">
All content
</label>
<label id="show-toc" for="input-switch-toc">
Content on this topic
</label>
<div class="repotoc-tree">
  <root/>

</div>
<div class="toc-tree">
  <html>
  <body><ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../install.html">Installing PyADI-JIF</a></li>
<li class="toctree-l1"><a class="reference internal" href="../flow.html">Usage Flows</a></li>
<li class="toctree-l1"><a class="reference internal" href="../converters.html">Data converters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../clocks.html">Clock chips</a></li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1" id="toctree-collapse-1"/><div class="collapse"><a class="reference internal" href="../fpgas/index.html">FPGAs</a><label for="toctree-collapse-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../fpgas/fpgas.html">FPGA Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgas/fpga_internal.html">FPGA Clocking</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../parts.html">Supported Parts</a></li>
<li class="toctree-l1"><a class="reference internal" href="../defs.html">JESD204 Definitions</a></li>
<li class="toctree-l1 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2" id="toctree-collapse-2" checked=""/><div class="collapse"><a class="reference internal" href="index.html">Reference APIs</a><label for="toctree-collapse-2"><div class="icon"></div></label></div><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="converters.html">Converter Reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="clocks.html">Clock Chip Reference</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">PLLs Reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="fpga_ref.html">FPGA Reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="jesd.html">JESD204 Reference</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../draw.html">Drawings</a></li>
<li class="toctree-l1"><a class="reference internal" href="../developers.html">Developer documentation</a></li>
</ul>
</body>
</html>

</div>
        </div>
      </div>

  <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper" id="top-anchor">
          <div class="body-header">
    <nav class="breadcrumb">
        <ol>
          <li><a href="index.html">Reference APIs</a></li>
          </ol>
    </nav>
  </div>

          <div class="body" role="main">
            
  <section id="plls-reference">
<h1>PLLs Reference<a class="headerlink" href="#plls-reference" title="Link to this heading"></a></h1>
<section id="module-adijif.plls.adf4030">
<span id="adf4030"></span><span id="adijif-plls-adf4030"></span><h2>ADF4030<a class="headerlink" href="#module-adijif.plls.adf4030" title="Link to this heading"></a></h2>
<p>ADF4030 10-Channel Precision Synchronizer.</p>
<dl class="py class">
<dt class="sig sig-object py" id="adijif.plls.adf4030.adf4030">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.plls.adf4030.</span></span><span class="sig-name descname"><span class="pre">adf4030</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">None</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">CpoModel</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">solver</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.plls.adf4030.adf4030" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">pll</span></code></p>
<p>ADF4030 PLL model.</p>
<p>This model currently supports all divider configurations</p>
<p><a class="reference external" href="https://www.analog.com/media/en/technical-documentation/data-sheets/adf4030.pdf">https://www.analog.com/media/en/technical-documentation/data-sheets/adf4030.pdf</a></p>
<dl class="py method">
<dt class="sig sig-object py" id="adijif.plls.adf4030.adf4030.get_config">
<span class="sig-name descname"><span class="pre">get_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">solution</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">CpoSolveResult</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Dict</span></span></span><a class="headerlink" href="#adijif.plls.adf4030.adf4030.get_config" title="Link to this definition"></a></dt>
<dd><p>Extract configurations from solver results.</p>
<p>Collect internal clock chip configuration and output clock definitions
leading to connected devices (converters, FPGAs)</p>
<dl class="simple">
<dt>Args:</dt><dd><p>solution (CpoSolveResult): CPlex solution. Only needed for CPlex solver</p>
</dd>
<dt>Returns:</dt><dd><p>Dict: Dictionary of clocking rates and dividers for configuration</p>
</dd>
<dt>Raises:</dt><dd><p>Exception: If solver is not called first</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="adijif.plls.adf4030.adf4030.n">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">n</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#adijif.plls.adf4030.adf4030.n" title="Link to this definition"></a></dt>
<dd><p>Feedback divider.</p>
<p>Valid values are 8-&gt;255</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>int: Current allowable setting</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="adijif.plls.adf4030.adf4030.o">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">o</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#adijif.plls.adf4030.adf4030.o" title="Link to this definition"></a></dt>
<dd><p>Output divider.</p>
<p>Valid values are 10-&gt;4095</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>int: Current allowable setting</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="adijif.plls.adf4030.adf4030.r">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">r</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#adijif.plls.adf4030.adf4030.r" title="Link to this definition"></a></dt>
<dd><p>Reference divider.</p>
<p>Valid values are 1-&gt;31</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>int: Current allowable setting</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.plls.adf4030.adf4030.set_requested_clocks">
<span class="sig-name descname"><span class="pre">set_requested_clocks</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">ref_in</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">float</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">CpoExpr</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">out_freq</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span></span></em>, <em class="sig-param"><span class="n"><span class="pre">clk_names</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#adijif.plls.adf4030.adf4030.set_requested_clocks" title="Link to this definition"></a></dt>
<dd><p>Define necessary clocks to be generated in model.</p>
<dl class="simple">
<dt>Args:</dt><dd><p>ref_in (int, float, CpoExpr, GK_Intermediate): Reference frequency in hertz
out_freq (int): list of required clocks to be output
clk_names (List[str]): list of clock names</p>
</dd>
<dt>Raises:</dt><dd><p>Exception: If out_freq and clk_names are not the same length</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

</section>
<section id="module-adijif.plls.adf4371">
<span id="adf4371"></span><span id="adijif-plls-adf4371"></span><h2>ADF4371<a class="headerlink" href="#module-adijif.plls.adf4371" title="Link to this heading"></a></h2>
<p>ADF4371 Microwave Wideband Synthesizer with Integrated VCO model.</p>
<dl class="py class">
<dt class="sig sig-object py" id="adijif.plls.adf4371.adf4371">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.plls.adf4371.</span></span><span class="sig-name descname"><span class="pre">adf4371</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">None</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">CpoModel</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">solver</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.plls.adf4371.adf4371" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">pll</span></code></p>
<p>ADF4371 PLL model.</p>
<p>This model currently supports all divider configurations</p>
<p><a class="reference external" href="https://www.analog.com/media/en/technical-documentation/data-sheets/adf4371.pdf">https://www.analog.com/media/en/technical-documentation/data-sheets/adf4371.pdf</a></p>
<dl class="py property">
<dt class="sig sig-object py" id="adijif.plls.adf4371.adf4371.d">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">d</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#adijif.plls.adf4371.adf4371.d" title="Link to this definition"></a></dt>
<dd><p>REF-in doubler.</p>
<p>Valid values are 1,2</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>int: Current allowable setting</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.plls.adf4371.adf4371.get_config">
<span class="sig-name descname"><span class="pre">get_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">solution</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">CpoSolveResult</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Dict</span></span></span><a class="headerlink" href="#adijif.plls.adf4371.adf4371.get_config" title="Link to this definition"></a></dt>
<dd><p>Extract configurations from solver results.</p>
<p>Collect internal clock chip configuration and output clock definitions
leading to connected devices (converters, FPGAs)</p>
<dl class="simple">
<dt>Args:</dt><dd><p>solution (CpoSolveResult): CPlex solution. Only needed for CPlex solver</p>
</dd>
<dt>Returns:</dt><dd><p>Dict: Dictionary of clocking rates and dividers for configuration</p>
</dd>
<dt>Raises:</dt><dd><p>Exception: If solver is not called first</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="adijif.plls.adf4371.adf4371.mode">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">mode</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#adijif.plls.adf4371.adf4371.mode" title="Link to this definition"></a></dt>
<dd><p>Set operational mode.</p>
<p>Options are: fractional, integer or [fractional, integer]</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>str: Current allowable modes</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="adijif.plls.adf4371.adf4371.r">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">r</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#adijif.plls.adf4371.adf4371.r" title="Link to this definition"></a></dt>
<dd><p>Reference divider.</p>
<p>Valid values are 0-&gt;(2^5-1)</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>int: Current allowable setting</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="adijif.plls.adf4371.adf4371.rf_div">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rf_div</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#adijif.plls.adf4371.adf4371.rf_div" title="Link to this definition"></a></dt>
<dd><p>Output RF divider.</p>
<p>Valid dividers are 1,2,3,4,5,6..32-&gt;(even)-&gt;4096</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>int: Current allowable dividers</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.plls.adf4371.adf4371.set_requested_clocks">
<span class="sig-name descname"><span class="pre">set_requested_clocks</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">ref_in</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">float</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">CpoExpr</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">out_freq</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#adijif.plls.adf4371.adf4371.set_requested_clocks" title="Link to this definition"></a></dt>
<dd><p>Define necessary clocks to be generated in model.</p>
<dl class="simple">
<dt>Args:</dt><dd><p>ref_in (int, float, CpoExpr, GK_Intermediate): Reference frequency in hertz
out_freq (int): list of required clocks to be output</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="adijif.plls.adf4371.adf4371.t">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">t</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#adijif.plls.adf4371.adf4371.t" title="Link to this definition"></a></dt>
<dd><p>Reference divide by 2.</p>
<p>Valid values are 0,1</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>int: Current allowable setting</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

</section>
<section id="module-adijif.plls.adf4382">
<span id="adf4382"></span><span id="adijif-plls-adf4382"></span><h2>ADF4382<a class="headerlink" href="#module-adijif.plls.adf4382" title="Link to this heading"></a></h2>
<p>ADF4382 Microwave Wideband Synthesizer with Integrated VCO model.</p>
<dl class="py class">
<dt class="sig sig-object py" id="adijif.plls.adf4382.adf4382">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.plls.adf4382.</span></span><span class="sig-name descname"><span class="pre">adf4382</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">None</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">CpoModel</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">solver</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.plls.adf4382.adf4382" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">pll</span></code></p>
<p>ADF4382 PLL model.</p>
<p>This model does not support fractional mode</p>
<p><a class="reference external" href="https://www.analog.com/media/en/technical-documentation/data-sheets/adf4382.pdf">https://www.analog.com/media/en/technical-documentation/data-sheets/adf4382.pdf</a></p>
<dl class="py property">
<dt class="sig sig-object py" id="adijif.plls.adf4382.adf4382.EFM3_MODE">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">EFM3_MODE</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#adijif.plls.adf4382.adf4382.EFM3_MODE" title="Link to this definition"></a></dt>
<dd><p>Set EFM3 optimization mode.</p>
<p>Options are: 0, 4, 5</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>int: Current allowable modes</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="adijif.plls.adf4382.adf4382.d">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">d</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#adijif.plls.adf4382.adf4382.d" title="Link to this definition"></a></dt>
<dd><p>REF-in doubler.</p>
<p>Valid values are 1,2</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>int: Current allowable setting</p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="adijif.plls.adf4382.adf4382.freq_doubler_input_max">
<span class="sig-name descname"><span class="pre">freq_doubler_input_max</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">2000000000</span></em><a class="headerlink" href="#adijif.plls.adf4382.adf4382.freq_doubler_input_max" title="Link to this definition"></a></dt>
<dd><p>PFD frequency ranges</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.plls.adf4382.adf4382.get_config">
<span class="sig-name descname"><span class="pre">get_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">solution</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">CpoSolveResult</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Dict</span></span></span><a class="headerlink" href="#adijif.plls.adf4382.adf4382.get_config" title="Link to this definition"></a></dt>
<dd><p>Extract configurations from solver results.</p>
<p>Collect internal clock chip configuration and output clock definitions
leading to connected devices (converters, FPGAs)</p>
<dl class="simple">
<dt>Args:</dt><dd><p>solution (CpoSolveResult): CPlex solution. Only needed for CPlex solver</p>
</dd>
<dt>Returns:</dt><dd><p>Dict: Dictionary of clocking rates and dividers for configuration</p>
</dd>
<dt>Raises:</dt><dd><p>Exception: If solver is not called first</p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="adijif.plls.adf4382.adf4382.input_freq_max">
<span class="sig-name descname"><span class="pre">input_freq_max</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">4500000000</span></em><a class="headerlink" href="#adijif.plls.adf4382.adf4382.input_freq_max" title="Link to this definition"></a></dt>
<dd><p>Input reference doubler range</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="adijif.plls.adf4382.adf4382.mode">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">mode</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#adijif.plls.adf4382.adf4382.mode" title="Link to this definition"></a></dt>
<dd><p>Set operational mode.</p>
<p>Options are: fractional, integer or [fractional, integer]</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>str: Current allowable modes</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="adijif.plls.adf4382.adf4382.n">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">n</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#adijif.plls.adf4382.adf4382.n" title="Link to this definition"></a></dt>
<dd><p>Feedback divider.</p>
<p>Valid dividers are 1-&gt;4096</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>int: Current allowable dividers</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="adijif.plls.adf4382.adf4382.o">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">o</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#adijif.plls.adf4382.adf4382.o" title="Link to this definition"></a></dt>
<dd><p>Output RF divider.</p>
<p>Valid dividers are 1,2,4</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>int: Current allowable dividers</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="adijif.plls.adf4382.adf4382.r">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">r</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#adijif.plls.adf4382.adf4382.r" title="Link to this definition"></a></dt>
<dd><p>Reference divider.</p>
<p>Valid values are 1-&gt;(2^6-1)</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>int: Current allowable setting</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="adijif.plls.adf4382.adf4382.require_phase_sync">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">require_phase_sync</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">bool</span></em><a class="headerlink" href="#adijif.plls.adf4382.adf4382.require_phase_sync" title="Link to this definition"></a></dt>
<dd><p>Determine if phase sync is required.</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>bool: True if phase sync is required</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.plls.adf4382.adf4382.set_requested_clocks">
<span class="sig-name descname"><span class="pre">set_requested_clocks</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">ref_in</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">float</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">CpoExpr</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">out_freq</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#adijif.plls.adf4382.adf4382.set_requested_clocks" title="Link to this definition"></a></dt>
<dd><p>Define necessary clocks to be generated in model.</p>
<dl class="simple">
<dt>Args:</dt><dd><p>ref_in (int, float, CpoExpr, GK_Intermediate): Reference frequency in hertz
out_freq (int): list of required clocks to be output</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="adijif.plls.adf4382.to_int">
<span class="sig-prename descclassname"><span class="pre">adijif.plls.adf4382.</span></span><span class="sig-name descname"><span class="pre">to_int</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">float</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">float</span><span class="p"><span class="pre">]</span></span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#adijif.plls.adf4382.to_int" title="Link to this definition"></a></dt>
<dd><p>Convert value to int or list of ints.</p>
</dd></dl>

</section>
</section>


          </div>
              <div class="related">
                &nbsp;
    <a href="clocks.html" title="Previous document (Alt+Shift+LeftArrow)" class="prev">Clock Chip Reference</a>
    <a href="fpga_ref.html" title="Next document (Alt+Shift+RightArrow)" class="next">FPGA Reference</a>
              </div>
          
        </div>
      </div>
  </div>

  <label id="cancel-area-show-toc" for="input-show-toc"></label>
  <label id="cancel-area-show-localtoc" for="input-show-localtoc"></label>
    <footer>
      &#169;2020-2025, Analog Devices Inc.
      
      |
      Made with <a href="https://www.sphinx-doc.org/">Sphinx</a>
      &amp; <a href="https://github.com/analogdevicesinc/doctools">Doctools</a>
      
    </footer>
  </body>
</html>