Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Apr 14 18:11:57 2023
| Host              : ajit2-System-Product-Name running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -file timing.postsynth.rpt -nworst 4
| Design            : top_level
| Device            : xcvu37p-fsvh2892
| Speed File        : -2L  PRODUCTION 1.25 05-13-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 132 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport0_o[1] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 207 pins that are not constrained for maximum delay. (HIGH)

 There are 13 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.393        0.000                      0               297729       -0.400    -5813.741                 105166               297446        0.005        0.000                       0                112353  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)           Period(ns)      Frequency(MHz)
-----                              ------------           ----------      --------------
mgt_clk_p                          {0.000 0.800}          1.600           625.000         
  IntRx_ClkOut0                    {0.000 1.600}          3.200           312.500         
  IntTx_ClkOut0                    {0.000 3.200}          6.400           156.250         
  IntTx_ClkOut1                    {0.000 4.000}          8.000           125.000         
  riu_clk_out                      {0.000 3.200}          6.400           156.250         
  rx_pll_clk_out                   {0.000 0.800}          1.600           625.000         
    rx_pll_clk_out_DIV             {0.000 3.200}          6.400           156.250         
    rx_pll_clk_out_DIV_INV         {3.200 6.400}          6.400           156.250         
    rx_pll_clk_out_FIFO_WRCLK_OUT  {0.000 1.600}          3.200           312.500         
  tx_pll_clk_out                   {0.000 0.400}          0.800           1250.000        
    tx_pll_clk_out_DIV             {0.000 3.200}          6.400           156.250         
system_clock                       {0.000 5.000}          10.000          100.000         
  clk_100                          {0.000 5.000}          10.000          100.000         
  clk_125                          {0.000 6.667}          13.333          75.000          
  clk_300                          {0.000 1.667}          3.333           300.000         
  clk_50                           {0.000 10.000}         20.000          50.000          
  mmcm_clkfbout                    {0.000 5.000}          10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mgt_clk_p                                                                                                                                                                 0.350        0.000                       0                     3  
  IntRx_ClkOut0               1.607        0.000                      0                  982       -0.067      -17.342                    519                  982        0.005        0.000                       0                   378  
  IntTx_ClkOut0               5.279        0.000                      0                   77       -0.060       -1.592                     31                   77        2.925        0.000                       0                    43  
  IntTx_ClkOut1               3.283        0.000                      0                 9766       -0.097     -278.476                   5285                 9766        3.458        0.000                       0                  4290  
  riu_clk_out                 3.431        0.000                      0                  178       -0.091       -2.760                     52                  178        1.469        0.000                       0                    81  
  rx_pll_clk_out                                                                                                                                                          0.511        0.000                       0                     3  
  tx_pll_clk_out                                                                                                                                                          0.231        0.000                       0                     2  
    tx_pll_clk_out_DIV                                                                                                                                                    2.000        0.000                       0                     1  
system_clock                                                                                                                                                              4.550        0.000                       0                     1  
  clk_100                     5.593        0.000                      0                39836       -0.111     -907.142                  15675                39836        4.458        0.000                       0                 14512  
  clk_125                     5.938        0.000                      0               245885       -0.115    -4584.837                  83326               245885        6.125        0.000                       0                 93032  
  clk_300                                                                                                                                                                 2.043        0.000                       0                     2  
  clk_50                                                                                                                                                                 18.710        0.000                       0                     2  
  mmcm_clkfbout                                                                                                                                                           8.710        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
IntTx_ClkOut1       IntRx_ClkOut0             7.763        0.000                      0                    7                                                                        
IntRx_ClkOut0       IntTx_ClkOut1             7.763        0.000                      0                    7                                                                        
clk_125             IntTx_ClkOut1             5.346        0.000                      0                  260                                                                        
IntTx_ClkOut0       tx_pll_clk_out_DIV        5.277        0.000                      0                    8       -0.400       -3.005                      8                    8  
clk_125             clk_100                   0.393        0.000                      0                  796       -0.249      -18.010                    293                  756  
IntTx_ClkOut1       clk_125                   5.596        0.000                      0                   33                                                                        
clk_100             clk_125                   1.535        0.000                      0                  863       -0.250       -6.173                    102                  823  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  IntTx_ClkOut1      IntTx_ClkOut1            7.265        0.000                      0                    7        0.057        0.000                      0                    7  
**async_default**  clk_100            clk_100                  6.679        0.000                      0                  305        0.023        0.000                      0                  305  
**async_default**  clk_100            clk_125                  2.112        0.000                      0                    6        0.032        0.000                      0                    6  
**async_default**  clk_125            clk_125                 12.617        0.000                      0                  294        0.023        0.000                      0                  294  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mgt_clk_p
  To Clock:  mgt_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mgt_clk_p
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { mgt_clk_p }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE_DIV/I     n/a            1.071         1.600       0.529                mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/I
Low Pulse Width   Slow    PLLE4_ADV/CLKIN  n/a            0.450         0.800       0.350                mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN  n/a            0.450         0.800       0.350                mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  IntRx_ClkOut0
  To Clock:  IntRx_ClkOut0

Setup :            0  Failing Endpoints,  Worst Slack        1.607ns,  Total Violation        0.000ns
Hold  :          519  Failing Endpoints,  Worst Slack       -0.067ns,  Total Violation      -17.342ns
PW    :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Mstr_Load_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/LOAD
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (IntRx_ClkOut0 rise@3.200ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.115ns (18.730%)  route 0.499ns (81.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 7.856 - 3.200 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.224     1.414    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.442 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       3.572     5.014    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Mstr_Load_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     5.091 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Mstr_Load_dly_reg[0]/Q
                         net (fo=2, unplaced)         0.137     5.228    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Mstr_Load_dly[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.266 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/gen_io_logic_i_2/O
                         net (fo=1, unplaced)         0.362     5.628    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Load[4]
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/LOAD
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      3.200     3.200 r  
    BH27                                              0.000     3.200 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     3.842 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.882    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.882 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     4.202    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.430     4.632 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.194     4.826    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.850 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       3.006     7.856    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Clk
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/CLK
                         clock pessimism              0.086     7.943    
                         clock uncertainty           -0.052     7.890    
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE (Setup_RX_BITSLICE_BITSLICE_RXTX_RX_CLK_LOAD)
                                                     -0.656     7.234    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Mstr_Load_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/LOAD
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (IntRx_ClkOut0 rise@3.200ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.115ns (18.730%)  route 0.499ns (81.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 7.856 - 3.200 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.224     1.414    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.442 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       3.572     5.014    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Mstr_Load_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     5.091 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Mstr_Load_dly_reg[0]/Q
                         net (fo=2, unplaced)         0.137     5.228    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Mstr_Load_dly[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.266 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/gen_io_logic_i_2/O
                         net (fo=1, unplaced)         0.362     5.628    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Load[4]
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/LOAD
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      3.200     3.200 r  
    BH27                                              0.000     3.200 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     3.842 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.882    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.882 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     4.202    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.430     4.632 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.194     4.826    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.850 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       3.006     7.856    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Clk
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/CLK
                         clock pessimism              0.086     7.943    
                         clock uncertainty           -0.052     7.890    
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE (Setup_RX_BITSLICE_BITSLICE_RXTX_RX_CLK_LOAD)
                                                     -0.656     7.234    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Slve_Load_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/LOAD
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (IntRx_ClkOut0 rise@3.200ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.115ns (18.730%)  route 0.499ns (81.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 7.856 - 3.200 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.224     1.414    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.442 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       3.572     5.014    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Slve_Load_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     5.091 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Slve_Load_dly_reg[0]/Q
                         net (fo=2, unplaced)         0.137     5.228    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Slve_Load_dly[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.266 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/gen_io_logic_i_1/O
                         net (fo=1, unplaced)         0.362     5.628    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Load[5]
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/LOAD
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      3.200     3.200 r  
    BH27                                              0.000     3.200 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     3.842 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.882    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.882 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     4.202    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.430     4.632 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.194     4.826    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.850 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       3.006     7.856    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Clk
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/CLK
                         clock pessimism              0.086     7.943    
                         clock uncertainty           -0.052     7.890    
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE (Setup_RX_BITSLICE_BITSLICE_RXTX_RX_CLK_LOAD)
                                                     -0.625     7.265    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n
  -------------------------------------------------------------------
                         required time                          7.265    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Slve_Load_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/LOAD
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (IntRx_ClkOut0 rise@3.200ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.115ns (18.730%)  route 0.499ns (81.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 7.856 - 3.200 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.224     1.414    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.442 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       3.572     5.014    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Slve_Load_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     5.091 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Slve_Load_dly_reg[0]/Q
                         net (fo=2, unplaced)         0.137     5.228    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Slve_Load_dly[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.266 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/gen_io_logic_i_1/O
                         net (fo=1, unplaced)         0.362     5.628    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Load[5]
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/LOAD
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      3.200     3.200 r  
    BH27                                              0.000     3.200 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     3.842 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.882    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.882 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     4.202    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.430     4.632 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.194     4.826    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.850 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       3.006     7.856    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Clk
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/CLK
                         clock pessimism              0.086     7.943    
                         clock uncertainty           -0.052     7.890    
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE (Setup_RX_BITSLICE_BITSLICE_RXTX_RX_CLK_LOAD)
                                                     -0.625     7.265    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n
  -------------------------------------------------------------------
                         required time                          7.265    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  1.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/FifoRd_0/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_EN
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntRx_ClkOut0 rise@0.000ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.038ns (26.761%)  route 0.104ns (73.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.837 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       2.077     2.915    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/FifoRd_0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.953 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/FifoRd_0/Q
                         net (fo=2, unplaced)         0.104     3.057    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Fifo_Rd_En[5]
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.148     0.793    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.812 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       2.264     3.076    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Fifo_Rd_Clk[5]
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
                         clock pessimism             -0.002     3.073    
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE (Hold_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_RD_EN)
                                                      0.050     3.123    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/FifoRd_0/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_EN
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntRx_ClkOut0 rise@0.000ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.038ns (26.761%)  route 0.104ns (73.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.837 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       2.077     2.915    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/FifoRd_0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.953 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/FifoRd_0/Q
                         net (fo=2, unplaced)         0.104     3.057    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Fifo_Rd_En[5]
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.148     0.793    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.812 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       2.264     3.076    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Fifo_Rd_Clk[5]
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
                         clock pessimism             -0.002     3.073    
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE (Hold_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_RD_EN)
                                                      0.050     3.123    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.061ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntRx_ClkOut0 rise@0.000ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.038ns (32.203%)  route 0.080ns (67.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.837 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       2.077     2.915    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.953 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/Q
                         net (fo=38, unplaced)        0.080     3.033    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/ADDRH2
                         RAMD64E                                      r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.148     0.793    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.812 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       2.222     3.034    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/WCLK
                         RAMD64E                                      r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMA/CLK
                         clock pessimism             -0.002     3.032    
                         RAMD64E (Hold_RAMD64E_CLK_WADR2)
                                                      0.062     3.094    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMA
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.061ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntRx_ClkOut0 rise@0.000ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.038ns (32.203%)  route 0.080ns (67.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.837 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       2.077     2.915    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.953 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/Q
                         net (fo=38, unplaced)        0.080     3.033    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/ADDRH2
                         RAMD64E                                      f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, unplaced)         0.148     0.793    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.812 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
                         net (fo=380, unplaced)       2.222     3.034    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/WCLK
                         RAMD64E                                      r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMA/CLK
                         clock pessimism             -0.002     3.032    
                         RAMD64E (Hold_RAMD64E_CLK_WADR2)
                                                      0.062     3.094    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMA
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                 -0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         IntRx_ClkOut0
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0 }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK      n/a            3.195         3.200       0.005      BITSLICE_RX_TX_X0Y195  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[1].Gen_5_1.Gen_5_1_1.Nibble_I_RxBitslice_0/CLK
Low Pulse Width   Fast    TX_BITSLICE/CLK      n/a            1.438         1.600       0.162      BITSLICE_RX_TX_X0Y203  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK_EXT  n/a            1.438         1.600       0.162      BITSLICE_RX_TX_X0Y195  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[1].Gen_5_1.Gen_5_1_1.Nibble_I_RxBitslice_0/CLK_EXT



---------------------------------------------------------------------------------------------------
From Clock:  IntTx_ClkOut0
  To Clock:  IntTx_ClkOut0

Setup :            0  Failing Endpoints,  Worst Slack        5.279ns,  Total Violation        0.000ns
Hold  :           31  Failing Endpoints,  Worst Slack       -0.060ns,  Total Violation       -1.592ns
PW    :            0  Failing Endpoints,  Worst Slack        2.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (IntTx_ClkOut0 rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.404ns (42.797%)  route 0.540ns (57.203%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 10.489 - 6.400 ) 
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.224     1.414    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.442 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        2.584     4.026    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     4.103 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[1]/Q
                         net (fo=13, unplaced)        0.188     4.291    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRA1
                         RAMD32 (Prop_RAMD32_RADR1_O)
                                                      0.139     4.430 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA/O
                         net (fo=4, unplaced)         0.119     4.549    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRamOut[0]
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.699 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_2/O
                         net (fo=1, unplaced)         0.185     4.884    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_2_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.922 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_1/O
                         net (fo=1, unplaced)         0.048     4.970    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_1_n_0
                         FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     7.402    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.430     7.832 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.194     8.026    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.050 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        2.439    10.489    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/C
                         clock pessimism             -0.209    10.281    
                         clock uncertainty           -0.057    10.224    
                         FDSE (Setup_FDSE_C_D)        0.025    10.249    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         10.249    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (IntTx_ClkOut0 rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.404ns (42.797%)  route 0.540ns (57.203%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 10.489 - 6.400 ) 
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.224     1.414    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.442 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        2.584     4.026    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     4.103 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[1]/Q
                         net (fo=13, unplaced)        0.188     4.291    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRA1
                         RAMD32 (Prop_RAMD32_RADR1_O)
                                                      0.139     4.430 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA/O
                         net (fo=4, unplaced)         0.119     4.549    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRamOut[0]
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.699 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_2/O
                         net (fo=1, unplaced)         0.185     4.884    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_2_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.922 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_1/O
                         net (fo=1, unplaced)         0.048     4.970    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_1_n_0
                         FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     7.402    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.430     7.832 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.194     8.026    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.050 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        2.439    10.489    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/C
                         clock pessimism             -0.209    10.281    
                         clock uncertainty           -0.057    10.224    
                         FDSE (Setup_FDSE_C_D)        0.025    10.249    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         10.249    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (IntTx_ClkOut0 rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.404ns (42.797%)  route 0.540ns (57.203%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 10.489 - 6.400 ) 
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.224     1.414    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.442 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        2.584     4.026    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     4.103 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[1]/Q
                         net (fo=13, unplaced)        0.188     4.291    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRA1
                         RAMD32 (Prop_RAMD32_RADR1_O)
                                                      0.139     4.430 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA/O
                         net (fo=4, unplaced)         0.119     4.549    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRamOut[0]
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.699 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_2/O
                         net (fo=1, unplaced)         0.185     4.884    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_2_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.922 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_1/O
                         net (fo=1, unplaced)         0.048     4.970    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_1_n_0
                         FDSE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     7.402    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.430     7.832 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.194     8.026    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.050 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        2.439    10.489    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/C
                         clock pessimism             -0.209    10.281    
                         clock uncertainty           -0.057    10.224    
                         FDSE (Setup_FDSE_C_D)        0.025    10.249    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         10.249    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (IntTx_ClkOut0 rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.404ns (42.797%)  route 0.540ns (57.203%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 10.489 - 6.400 ) 
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.224     1.414    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.442 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        2.584     4.026    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     4.103 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[1]/Q
                         net (fo=13, unplaced)        0.188     4.291    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRA1
                         RAMD32 (Prop_RAMD32_RADR1_O)
                                                      0.139     4.430 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA/O
                         net (fo=4, unplaced)         0.119     4.549    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRamOut[0]
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.699 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_2/O
                         net (fo=1, unplaced)         0.185     4.884    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_2_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.922 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_1/O
                         net (fo=1, unplaced)         0.048     4.970    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[6]_i_1_n_0
                         FDSE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     7.402    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.430     7.832 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.194     8.026    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.050 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        2.439    10.489    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/C
                         clock pessimism             -0.209    10.281    
                         clock uncertainty           -0.057    10.224    
                         FDSE (Setup_FDSE_C_D)        0.025    10.249    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         10.249    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  5.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.060ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut0 rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.837 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        1.114     1.951    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.989 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync_reg[0]/Q
                         net (fo=1, unplaced)         0.093     2.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync[0]
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.148     0.793    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.812 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        1.259     2.071    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync_reg[1]/C
                         clock pessimism              0.026     2.096    
                         FDRE (Hold_FDRE_C_D)         0.046     2.142    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.060ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut0 rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.837 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        1.114     1.951    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.989 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync_reg[0]/Q
                         net (fo=1, unplaced)         0.093     2.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync[0]
                         FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.148     0.793    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.812 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        1.259     2.071    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync_reg[1]/C
                         clock pessimism              0.026     2.096    
                         FDRE (Hold_FDRE_C_D)         0.046     2.142    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdEna_Sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.060ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut0 rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.837 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        1.114     1.951    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.989 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync_reg[0]/Q
                         net (fo=1, unplaced)         0.093     2.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync[0]
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.148     0.793    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.812 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        1.259     2.071    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync_reg[1]/C
                         clock pessimism              0.026     2.096    
                         FDPE (Hold_FDPE_C_D)         0.046     2.142    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.060ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut0 rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.837 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        1.114     1.951    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.989 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync_reg[0]/Q
                         net (fo=1, unplaced)         0.093     2.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync[0]
                         FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.148     0.793    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.812 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        1.259     2.071    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync_reg[1]/C
                         clock pessimism              0.026     2.096    
                         FDPE (Hold_FDPE_C_D)         0.046     2.142    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Reset_Sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                 -0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         IntTx_ClkOut0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0 }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         6.400       5.110                mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/I
Low Pulse Width   Slow    FDCE/C    n/a            0.275         3.200       2.925                mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         3.200       2.925                mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  IntTx_ClkOut1
  To Clock:  IntTx_ClkOut1

Setup :            0  Failing Endpoints,  Worst Slack        3.283ns,  Total Violation        0.000ns
Hold  :         5285  Failing Endpoints,  Worst Slack       -0.097ns,  Total Violation     -278.476ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/clk_div1/reg3_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_f_reg/D
                            (falling edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (IntTx_ClkOut1 fall@4.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.177ns (52.212%)  route 0.162ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 8.095 - 4.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.232     1.422    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.450 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.584     4.034    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/clk_div1/Tx_WrClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/clk_div1/reg3_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     4.111 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/clk_div1/reg3_reg/Q
                         net (fo=6, unplaced)         0.114     4.225    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/clk_div1/clk12_5
                         LUT5 (Prop_LUT5_I1_O)        0.100     4.325 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/clk_div1/sgmii_clk_f_i_1/O
                         net (fo=1, unplaced)         0.048     4.373    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/clk_div1_n_3
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 fall edge)
                                                      4.000     4.000 f  
    BH27                                              0.000     4.000 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     4.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     4.642 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     4.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.682 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     5.002    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.430     5.432 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.200     5.632    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.656 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.439     8.095    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/Tx_WrClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_f_reg/C  (IS_INVERTED)
                         clock pessimism             -0.207     7.889    
                         clock uncertainty           -0.258     7.630    
                         FDRE (Setup_FDRE_C_D)        0.025     7.655    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_f_reg
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/clk_div1/reg3_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_f_reg/D
                            (falling edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (IntTx_ClkOut1 fall@4.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.177ns (52.212%)  route 0.162ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 8.095 - 4.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.232     1.422    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.450 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.584     4.034    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/clk_div1/Tx_WrClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/clk_div1/reg3_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     4.111 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/clk_div1/reg3_reg/Q
                         net (fo=6, unplaced)         0.114     4.225    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/clk_div1/clk12_5
                         LUT5 (Prop_LUT5_I1_O)        0.100     4.325 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/clk_div1/sgmii_clk_f_i_1/O
                         net (fo=1, unplaced)         0.048     4.373    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/clk_div1_n_3
                         FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 fall edge)
                                                      4.000     4.000 f  
    BH27                                              0.000     4.000 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     4.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     4.642 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     4.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.682 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     5.002    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.430     5.432 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.200     5.632    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.656 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.439     8.095    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/Tx_WrClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_f_reg/C  (IS_INVERTED)
                         clock pessimism             -0.207     7.889    
                         clock uncertainty           -0.258     7.630    
                         FDRE (Setup_FDRE_C_D)        0.025     7.655    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_f_reg
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/reset_fall_reg/D
                            (falling edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (IntTx_ClkOut1 fall@4.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.077ns (22.849%)  route 0.260ns (77.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 8.095 - 4.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.232     1.422    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.450 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.584     4.034    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     4.111 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync6/Q
                         net (fo=62, unplaced)        0.260     4.371    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/reset_out
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/reset_fall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 fall edge)
                                                      4.000     4.000 f  
    BH27                                              0.000     4.000 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     4.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     4.642 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     4.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.682 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     5.002    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.430     5.432 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.200     5.632    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.656 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.439     8.095    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/Tx_WrClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/reset_fall_reg/C  (IS_INVERTED)
                         clock pessimism             -0.207     7.889    
                         clock uncertainty           -0.258     7.630    
                         FDRE (Setup_FDRE_C_D)        0.025     7.655    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/reset_fall_reg
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/reset_fall_reg/D
                            (falling edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (IntTx_ClkOut1 fall@4.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.077ns (22.849%)  route 0.260ns (77.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 8.095 - 4.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.232     1.422    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.450 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.584     4.034    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     4.111 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync6/Q
                         net (fo=62, unplaced)        0.260     4.371    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/reset_out
                         FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/reset_fall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 fall edge)
                                                      4.000     4.000 f  
    BH27                                              0.000     4.000 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     4.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     4.642 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     4.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.682 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     5.002    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.430     5.432 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.200     5.632    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.656 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.439     8.095    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/Tx_WrClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/reset_fall_reg/C  (IS_INVERTED)
                         clock pessimism             -0.207     7.889    
                         clock uncertainty           -0.258     7.630    
                         FDRE (Setup_FDRE_C_D)        0.025     7.655    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/reset_fall_reg
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  3.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.097ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntWrAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.038ns (34.545%)  route 0.072ns (65.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.136     0.824    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.841 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.114     1.955    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Tx_WrClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntWrAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.993 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntWrAddr_reg[2]/Q
                         net (fo=19, unplaced)        0.072     2.065    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRD2
                         RAMD32                                       r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.154     0.799    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.818 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.259     2.077    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/WCLK
                         RAMD32                                       r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA/CLK
                         clock pessimism              0.024     2.100    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.162    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.097ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntWrAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.038ns (34.545%)  route 0.072ns (65.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.136     0.824    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.841 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.114     1.955    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Tx_WrClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntWrAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.993 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntWrAddr_reg[2]/Q
                         net (fo=19, unplaced)        0.072     2.065    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRD2
                         RAMD32                                       f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.154     0.799    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.818 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.259     2.077    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/WCLK
                         RAMD32                                       r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA/CLK
                         clock pessimism              0.024     2.100    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.162    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.097ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntWrAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.038ns (34.545%)  route 0.072ns (65.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.136     0.824    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.841 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.114     1.955    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Tx_WrClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntWrAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.993 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntWrAddr_reg[2]/Q
                         net (fo=19, unplaced)        0.072     2.065    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRD2
                         RAMD32                                       r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.154     0.799    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.818 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.259     2.077    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/WCLK
                         RAMD32                                       r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA_D1/CLK
                         clock pessimism              0.024     2.100    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.162    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.097ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntWrAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.038ns (34.545%)  route 0.072ns (65.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.136     0.824    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.841 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.114     1.955    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/Tx_WrClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntWrAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.993 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntWrAddr_reg[2]/Q
                         net (fo=19, unplaced)        0.072     2.065    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRD2
                         RAMD32                                       f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.154     0.799    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.818 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.259     2.077    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/WCLK
                         RAMD32                                       r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA_D1/CLK
                         clock pessimism              0.024     2.100    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.162    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                 -0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         IntTx_ClkOut1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         8.000       6.645                mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458                mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458                mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  riu_clk_out
  To Clock:  riu_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        3.431ns,  Total Violation        0.000ns
Hold  :           52  Failing Endpoints,  Worst Slack       -0.091ns,  Total Violation       -2.760ns
PW    :            0  Failing Endpoints,  Worst Slack        1.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (riu_clk_out rise@6.400ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 1.452ns (53.226%)  route 1.276ns (46.774%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RIU_OR=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 9.904 - 6.400 ) 
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.280     1.084    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.236 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        2.584     3.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Riu_Clk
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
  -------------------------------------------------------------------    -------------------
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[11])
                                                      1.105     4.925 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_RD_DATA[11]
                         net (fo=1, unplaced)         0.225     5.150    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntRx_Riu_Rd_Data[11]
                         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_LOW[11]_RIU_RD_DATA[11])
                                                      0.031     5.181 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Gen_1.BaseX_Byte_I_Riu_Or_TxHig/RIU_RD_DATA[11]
                         net (fo=2, unplaced)         0.339     5.520    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_RdData_0[11]
                         LUT6 (Prop_LUT6_I0_O)        0.150     5.670 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_18/O
                         net (fo=1, unplaced)         0.185     5.855    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_18_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.893 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8/O
                         net (fo=1, unplaced)         0.140     6.033    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8_n_0
                         LUT3 (Prop_LUT3_I0_O)        0.090     6.123 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4/O
                         net (fo=2, unplaced)         0.185     6.308    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.346 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1/O
                         net (fo=36, unplaced)        0.202     6.548    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1_n_0
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.251     7.333    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.465 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        2.439     9.904    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[0]/C
                         clock pessimism              0.170    10.075    
                         clock uncertainty           -0.035    10.039    
                         FDRE (Setup_FDRE_C_CE)      -0.061     9.978    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[0]
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (riu_clk_out rise@6.400ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 1.452ns (53.226%)  route 1.276ns (46.774%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RIU_OR=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 9.904 - 6.400 ) 
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.280     1.084    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.236 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        2.584     3.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Riu_Clk
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
  -------------------------------------------------------------------    -------------------
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[11])
                                                      1.105     4.925 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_RD_DATA[11]
                         net (fo=1, unplaced)         0.225     5.150    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntRx_Riu_Rd_Data[11]
                         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_LOW[11]_RIU_RD_DATA[11])
                                                      0.031     5.181 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Gen_1.BaseX_Byte_I_Riu_Or_TxHig/RIU_RD_DATA[11]
                         net (fo=2, unplaced)         0.339     5.520    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_RdData_0[11]
                         LUT6 (Prop_LUT6_I0_O)        0.150     5.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_18/O
                         net (fo=1, unplaced)         0.185     5.855    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_18_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.893 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8/O
                         net (fo=1, unplaced)         0.140     6.033    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8_n_0
                         LUT3 (Prop_LUT3_I0_O)        0.090     6.123 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4/O
                         net (fo=2, unplaced)         0.185     6.308    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.346 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1/O
                         net (fo=36, unplaced)        0.202     6.548    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1_n_0
                         FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.251     7.333    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.465 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        2.439     9.904    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[0]/C
                         clock pessimism              0.170    10.075    
                         clock uncertainty           -0.035    10.039    
                         FDRE (Setup_FDRE_C_CE)      -0.061     9.978    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[0]
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (riu_clk_out rise@6.400ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 1.452ns (53.226%)  route 1.276ns (46.774%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RIU_OR=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 9.904 - 6.400 ) 
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.280     1.084    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.236 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        2.584     3.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Riu_Clk
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
  -------------------------------------------------------------------    -------------------
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[11])
                                                      1.105     4.925 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_RD_DATA[11]
                         net (fo=1, unplaced)         0.225     5.150    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntRx_Riu_Rd_Data[11]
                         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_LOW[11]_RIU_RD_DATA[11])
                                                      0.031     5.181 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Gen_1.BaseX_Byte_I_Riu_Or_TxHig/RIU_RD_DATA[11]
                         net (fo=2, unplaced)         0.339     5.520    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_RdData_0[11]
                         LUT6 (Prop_LUT6_I0_O)        0.150     5.670 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_18/O
                         net (fo=1, unplaced)         0.185     5.855    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_18_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.893 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8/O
                         net (fo=1, unplaced)         0.140     6.033    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8_n_0
                         LUT3 (Prop_LUT3_I0_O)        0.090     6.123 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4/O
                         net (fo=2, unplaced)         0.185     6.308    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.346 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1/O
                         net (fo=36, unplaced)        0.202     6.548    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1_n_0
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.251     7.333    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.465 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        2.439     9.904    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[1]/C
                         clock pessimism              0.170    10.075    
                         clock uncertainty           -0.035    10.039    
                         FDRE (Setup_FDRE_C_CE)      -0.061     9.978    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[1]
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (riu_clk_out rise@6.400ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 1.452ns (53.226%)  route 1.276ns (46.774%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RIU_OR=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 9.904 - 6.400 ) 
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.280     1.084    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.236 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        2.584     3.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Riu_Clk
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
  -------------------------------------------------------------------    -------------------
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[11])
                                                      1.105     4.925 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_RD_DATA[11]
                         net (fo=1, unplaced)         0.225     5.150    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntRx_Riu_Rd_Data[11]
                         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_LOW[11]_RIU_RD_DATA[11])
                                                      0.031     5.181 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Gen_1.BaseX_Byte_I_Riu_Or_TxHig/RIU_RD_DATA[11]
                         net (fo=2, unplaced)         0.339     5.520    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_RdData_0[11]
                         LUT6 (Prop_LUT6_I0_O)        0.150     5.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_18/O
                         net (fo=1, unplaced)         0.185     5.855    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_18_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.893 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8/O
                         net (fo=1, unplaced)         0.140     6.033    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8_n_0
                         LUT3 (Prop_LUT3_I0_O)        0.090     6.123 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4/O
                         net (fo=2, unplaced)         0.185     6.308    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.346 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1/O
                         net (fo=36, unplaced)        0.202     6.548    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1_n_0
                         FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.251     7.333    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.465 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        2.439     9.904    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[1]/C
                         clock pessimism              0.170    10.075    
                         clock uncertainty           -0.035    10.039    
                         FDRE (Setup_FDRE_C_CE)      -0.061     9.978    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_0_reg[1]
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                  3.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_ADDR[5]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_out rise@0.000ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.038ns (10.951%)  route 0.309ns (89.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.119     0.577    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.666 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        1.114     1.780    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.818 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/Q
                         net (fo=6, unplaced)         0.309     2.127    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Riu_Addr[5]
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_ADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.151     0.726    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.827 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        1.259     2.086    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Riu_Clk
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                         clock pessimism             -0.160     1.925    
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RIU_CLK_RIU_ADDR[5])
                                                      0.293     2.218    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_ADDR[5]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_out rise@0.000ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.038ns (10.951%)  route 0.309ns (89.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.119     0.577    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.666 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        1.114     1.780    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.818 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/Q
                         net (fo=6, unplaced)         0.309     2.127    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Riu_Addr[5]
                         BITSLICE_CONTROL                             f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_ADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.151     0.726    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.827 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        1.259     2.086    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Riu_Clk
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                         clock pessimism             -0.160     1.925    
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RIU_CLK_RIU_ADDR[5])
                                                      0.293     2.218    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_ADDR[5]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_out rise@0.000ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.038ns (10.951%)  route 0.309ns (89.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.119     0.577    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.666 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        1.114     1.780    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.818 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/Q
                         net (fo=6, unplaced)         0.309     2.127    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Addr[5]
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_ADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.151     0.726    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.827 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        1.259     2.086    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Clk
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                         clock pessimism             -0.160     1.925    
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RIU_CLK_RIU_ADDR[5])
                                                      0.293     2.218    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_ADDR[5]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_out rise@0.000ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.038ns (10.951%)  route 0.309ns (89.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.119     0.577    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.666 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        1.114     1.780    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.818 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/Q
                         net (fo=6, unplaced)         0.309     2.127    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Addr[5]
                         BITSLICE_CONTROL                             f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_ADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.151     0.726    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.827 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
                         net (fo=81, unplaced)        1.259     2.086    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Clk
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                         clock pessimism             -0.160     1.925    
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RIU_CLK_RIU_ADDR[5])
                                                      0.293     2.218    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                 -0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riu_clk_out
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         6.400       2.554                mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         3.200       1.469                mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         3.200       1.469                mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_pll_clk_out
  To Clock:  rx_pll_clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_pll_clk_out
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUTPHY }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.643         1.600       0.957      BITSLICE_RX_TX_X0Y195  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[1].Gen_5_1.Gen_5_1_1.Nibble_I_RxBitslice_0/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.800       0.511      BITSLICE_RX_TX_X0Y195  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[1].Gen_5_1.Gen_5_1_1.Nibble_I_RxBitslice_0/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.800       0.511      BITSLICE_RX_TX_X0Y195  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[1].Gen_5_1.Gen_5_1_1.Nibble_I_RxBitslice_0/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  tx_pll_clk_out
  To Clock:  tx_pll_clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_pll_clk_out
Waveform(ns):       { 0.000 0.400 }
Period(ns):         0.800
Sources:            { mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.800       0.425                mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.400       0.231                mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.400       0.231                mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_pll_clk_out_DIV
  To Clock:  tx_pll_clk_out_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_pll_clk_out_DIV
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RX_DIV4_CLK_Q mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         6.400       3.733      BITSLICE_RX_TX_X0Y203  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.200       2.000      BITSLICE_RX_TX_X0Y203  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.200       2.000      BITSLICE_RX_TX_X0Y203  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  system_clock
  To Clock:  system_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929                example_clocks_resets_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550                example_clocks_resets_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550                example_clocks_resets_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        5.593ns,  Total Violation        0.000ns
Hold  :        15675  Failing Endpoints,  Worst Slack       -0.111ns,  Total Violation     -907.142ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.711ns (17.166%)  route 3.431ns (82.834%))
  Logic Levels:           15  (LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 9.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201    -2.778    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.750 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.584    -0.166    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.089 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/UnitDelay.ack_reg/Q
                         net (fo=26, unplaced)        0.192     0.103    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_29_delay/CapGtOne.token_latch_reg[0][0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.141 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_29_delay/CapGtOne.token_latch[3]_i_2__39/O
                         net (fo=12, unplaced)        0.222     0.363    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[1].placeBlock.pI/phi_stmt_1594_ack_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.401 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_4__1/O
                         net (fo=1, unplaced)         0.137     0.538    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[3].placeBlock.pI/token2_out
                         LUT6 (Prop_LUT6_I1_O)        0.038     0.576 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_2__55/O
                         net (fo=13, unplaced)        0.224     0.800    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_16
                         LUT4 (Prop_LUT4_I0_O)        0.038     0.838 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__67/O
                         net (fo=9, unplaced)         0.216     1.054    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/SoftwareRegisterAccessDaemon_CP_2371_elements_12
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.124 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/available_iterations[4]_i_3__2/O
                         net (fo=46, unplaced)        0.253     1.377    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/CapEqOne.non_zero_reg_0
                         LUT2 (Prop_LUT2_I0_O)        0.070     1.447 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/UnitDelay.ack_i_1__62/O
                         net (fo=66, unplaced)        0.261     1.708    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_11
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.746 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__126/O
                         net (fo=4, unplaced)         0.197     1.943    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/token1_out
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.981 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, unplaced)        0.218     2.199    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
                         LUT6 (Prop_LUT6_I0_O)        0.038     2.237 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, unplaced)         0.185     2.422    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.460 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=61, unplaced)        0.259     2.719    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
                         LUT3 (Prop_LUT3_I1_O)        0.038     2.757 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/load_v_i_1__1/O
                         net (fo=6, unplaced)         0.207     2.964    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_2
                         LUT5 (Prop_LUT5_I3_O)        0.038     3.002 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10/O
                         net (fo=8, unplaced)         0.213     3.215    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.253 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, unplaced)        0.245     3.498    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.536 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, unplaced)        0.244     3.780    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/SoftwareRegisterAccessDaemon_CP_2371_elements_181
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.818 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[4]_i_1__96/O
                         net (fo=5, unplaced)         0.158     3.976    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/E[0]
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.039     6.932 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.178     7.110    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.134 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.439     9.573    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism              0.115     9.689    
                         clock uncertainty           -0.059     9.630    
                         FDRE (Setup_FDRE_C_CE)      -0.061     9.569    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.711ns (17.166%)  route 3.431ns (82.834%))
  Logic Levels:           15  (LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 9.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201    -2.778    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.750 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.584    -0.166    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.089 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/UnitDelay.ack_reg/Q
                         net (fo=26, unplaced)        0.192     0.103    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_29_delay/CapGtOne.token_latch_reg[0][0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.141 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_29_delay/CapGtOne.token_latch[3]_i_2__39/O
                         net (fo=12, unplaced)        0.222     0.363    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[1].placeBlock.pI/phi_stmt_1594_ack_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.401 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_4__1/O
                         net (fo=1, unplaced)         0.137     0.538    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[3].placeBlock.pI/token2_out
                         LUT6 (Prop_LUT6_I1_O)        0.038     0.576 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_2__55/O
                         net (fo=13, unplaced)        0.224     0.800    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_16
                         LUT4 (Prop_LUT4_I0_O)        0.038     0.838 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__67/O
                         net (fo=9, unplaced)         0.216     1.054    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/SoftwareRegisterAccessDaemon_CP_2371_elements_12
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.124 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/available_iterations[4]_i_3__2/O
                         net (fo=46, unplaced)        0.253     1.377    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/CapEqOne.non_zero_reg_0
                         LUT2 (Prop_LUT2_I0_O)        0.070     1.447 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/UnitDelay.ack_i_1__62/O
                         net (fo=66, unplaced)        0.261     1.708    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_11
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.746 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__126/O
                         net (fo=4, unplaced)         0.197     1.943    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/token1_out
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.981 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, unplaced)        0.218     2.199    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
                         LUT6 (Prop_LUT6_I0_O)        0.038     2.237 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, unplaced)         0.185     2.422    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.460 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=61, unplaced)        0.259     2.719    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
                         LUT3 (Prop_LUT3_I1_O)        0.038     2.757 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/load_v_i_1__1/O
                         net (fo=6, unplaced)         0.207     2.964    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_2
                         LUT5 (Prop_LUT5_I3_O)        0.038     3.002 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10/O
                         net (fo=8, unplaced)         0.213     3.215    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.253 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, unplaced)        0.245     3.498    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.536 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, unplaced)        0.244     3.780    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/SoftwareRegisterAccessDaemon_CP_2371_elements_181
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.818 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[4]_i_1__96/O
                         net (fo=5, unplaced)         0.158     3.976    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/E[0]
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.039     6.932 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.178     7.110    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.134 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.439     9.573    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism              0.115     9.689    
                         clock uncertainty           -0.059     9.630    
                         FDRE (Setup_FDRE_C_CE)      -0.061     9.569    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.711ns (17.166%)  route 3.431ns (82.834%))
  Logic Levels:           15  (LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 9.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201    -2.778    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.750 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.584    -0.166    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.089 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/UnitDelay.ack_reg/Q
                         net (fo=26, unplaced)        0.192     0.103    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_29_delay/CapGtOne.token_latch_reg[0][0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.141 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_29_delay/CapGtOne.token_latch[3]_i_2__39/O
                         net (fo=12, unplaced)        0.222     0.363    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[1].placeBlock.pI/phi_stmt_1594_ack_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.401 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_4__1/O
                         net (fo=1, unplaced)         0.137     0.538    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[3].placeBlock.pI/token2_out
                         LUT6 (Prop_LUT6_I1_O)        0.038     0.576 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_2__55/O
                         net (fo=13, unplaced)        0.224     0.800    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_16
                         LUT4 (Prop_LUT4_I0_O)        0.038     0.838 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__67/O
                         net (fo=9, unplaced)         0.216     1.054    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/SoftwareRegisterAccessDaemon_CP_2371_elements_12
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.124 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/available_iterations[4]_i_3__2/O
                         net (fo=46, unplaced)        0.253     1.377    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/CapEqOne.non_zero_reg_0
                         LUT2 (Prop_LUT2_I0_O)        0.070     1.447 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/UnitDelay.ack_i_1__62/O
                         net (fo=66, unplaced)        0.261     1.708    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_11
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.746 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__126/O
                         net (fo=4, unplaced)         0.197     1.943    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/token1_out
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.981 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, unplaced)        0.218     2.199    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
                         LUT6 (Prop_LUT6_I0_O)        0.038     2.237 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, unplaced)         0.185     2.422    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.460 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=61, unplaced)        0.259     2.719    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
                         LUT3 (Prop_LUT3_I1_O)        0.038     2.757 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/load_v_i_1__1/O
                         net (fo=6, unplaced)         0.207     2.964    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_2
                         LUT5 (Prop_LUT5_I3_O)        0.038     3.002 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10/O
                         net (fo=8, unplaced)         0.213     3.215    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.253 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, unplaced)        0.245     3.498    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.536 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, unplaced)        0.244     3.780    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/SoftwareRegisterAccessDaemon_CP_2371_elements_181
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.818 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[4]_i_1__96/O
                         net (fo=5, unplaced)         0.158     3.976    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/E[0]
                         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.039     6.932 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.178     7.110    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.134 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.439     9.573    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism              0.115     9.689    
                         clock uncertainty           -0.059     9.630    
                         FDRE (Setup_FDRE_C_CE)      -0.061     9.569    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.711ns (17.166%)  route 3.431ns (82.834%))
  Logic Levels:           15  (LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 9.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201    -2.778    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.750 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.584    -0.166    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.089 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_33_delay/UnitDelay.ack_reg/Q
                         net (fo=26, unplaced)        0.192     0.103    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_29_delay/CapGtOne.token_latch_reg[0][0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.141 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.cp_element_29_delay/CapGtOne.token_latch[3]_i_2__39/O
                         net (fo=12, unplaced)        0.222     0.363    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[1].placeBlock.pI/phi_stmt_1594_ack_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.401 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_4__1/O
                         net (fo=1, unplaced)         0.137     0.538    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[3].placeBlock.pI/token2_out
                         LUT6 (Prop_LUT6_I1_O)        0.038     0.576 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_16.gj_SoftwareRegisterAccessDaemon_cp_element_group_16/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_2__55/O
                         net (fo=13, unplaced)        0.224     0.800    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_16
                         LUT4 (Prop_LUT4_I0_O)        0.038     0.838 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__67/O
                         net (fo=9, unplaced)         0.216     1.054    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/SoftwareRegisterAccessDaemon_CP_2371_elements_12
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.124 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/available_iterations[4]_i_3__2/O
                         net (fo=46, unplaced)        0.253     1.377    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/CapEqOne.non_zero_reg_0
                         LUT2 (Prop_LUT2_I0_O)        0.070     1.447 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_do_while_stmt_1592_terminator_3094/lc_place/UnitDelay.ack_i_1__62/O
                         net (fo=66, unplaced)        0.261     1.708    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_11
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.746 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__126/O
                         net (fo=4, unplaced)         0.197     1.943    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/token1_out
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.981 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, unplaced)        0.218     2.199    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
                         LUT6 (Prop_LUT6_I0_O)        0.038     2.237 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, unplaced)         0.185     2.422    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.460 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=61, unplaced)        0.259     2.719    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
                         LUT3 (Prop_LUT3_I1_O)        0.038     2.757 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/load_v_i_1__1/O
                         net (fo=6, unplaced)         0.207     2.964    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_2
                         LUT5 (Prop_LUT5_I3_O)        0.038     3.002 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10/O
                         net (fo=8, unplaced)         0.213     3.215    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.253 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, unplaced)        0.245     3.498    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.536 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, unplaced)        0.244     3.780    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/SoftwareRegisterAccessDaemon_CP_2371_elements_181
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.818 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[4]_i_1__96/O
                         net (fo=5, unplaced)         0.158     3.976    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/E[0]
                         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.039     6.932 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.178     7.110    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.134 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.439     9.573    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism              0.115     9.689    
                         clock uncertainty           -0.059     9.630    
                         FDRE (Setup_FDRE_C_CE)      -0.061     9.569    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  5.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.111ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.038ns (39.583%)  route 0.058ns (60.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.038ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.119    -1.462    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.445 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.114    -0.331    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/axis_clk_bufg
                         FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.293 r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[3]/Q
                         net (fo=5, unplaced)         0.058    -0.235    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/A3
                         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.133    -1.240    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.221 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.259     0.038    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/WCLK
                         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP/CLK
                         clock pessimism             -0.223    -0.186    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062    -0.124    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.111ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.038ns (39.583%)  route 0.058ns (60.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.038ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.119    -1.462    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.445 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.114    -0.331    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/axis_clk_bufg
                         FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.293 f  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[3]/Q
                         net (fo=5, unplaced)         0.058    -0.235    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/A3
                         RAMD32                                       f  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.133    -1.240    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.221 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.259     0.038    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/WCLK
                         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP/CLK
                         clock pessimism             -0.223    -0.186    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062    -0.124    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.111ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.038ns (39.583%)  route 0.058ns (60.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.038ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.119    -1.462    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.445 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.114    -0.331    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/axis_clk_bufg
                         FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.293 r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[3]/Q
                         net (fo=5, unplaced)         0.058    -0.235    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/A3
                         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.133    -1.240    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.221 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.259     0.038    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/WCLK
                         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.223    -0.186    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062    -0.124    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.111ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.038ns (39.583%)  route 0.058ns (60.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.038ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.119    -1.462    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.445 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.114    -0.331    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/axis_clk_bufg
                         FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.293 f  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[3]/Q
                         net (fo=5, unplaced)         0.058    -0.235    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/A3
                         RAMD32                                       f  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.133    -1.240    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.221 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.259     0.038    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/WCLK
                         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.223    -0.186    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062    -0.124    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                 -0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645                DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458                DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458                DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_125
  To Clock:  clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.938ns,  Total Violation        0.000ns
Hold  :        83326  Failing Endpoints,  Worst Slack       -0.115ns,  Total Violation    -4584.837ns
PW    :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 1.547ns (22.767%)  route 5.248ns (77.233%))
  Logic Levels:           26  (CARRY8=2 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.169ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198    -2.781    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.753 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.584    -0.169    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.092 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/Q
                         net (fo=2, unplaced)         0.154     0.062    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.212 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/symbol_out_sig<10>5_SW0/O
                         net (fo=8, unplaced)         0.168     0.380    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N36
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.418 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=477, unplaced)       0.306     0.724    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
                         LUT5 (Prop_LUT5_I0_O)        0.038     0.762 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, unplaced)        0.229     0.991    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.029 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=39, unplaced)        0.204     1.233    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
                         LUT6 (Prop_LUT6_I3_O)        0.090     1.323 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, unplaced)         0.203     1.526    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
                         LUT3 (Prop_LUT3_I2_O)        0.038     1.564 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=178, unplaced)       0.284     1.848    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.886 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<142>1/O
                         net (fo=2, unplaced)         0.185     2.071    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[142]
                         LUT4 (Prop_LUT4_I3_O)        0.038     2.109 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_3768.phi/odata<142>1/O
                         net (fo=12, unplaced)        0.177     2.286    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.from_sc_3768[142]
                         LUT6 (Prop_LUT6_I3_O)        0.090     2.376 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, unplaced)        0.229     2.605    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.642 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<1>/O
                         net (fo=1, unplaced)         0.023     2.665    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     2.862 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4_CARRY8/CO[7]
                         net (fo=1, unplaced)         0.005     2.867    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
                         CARRY8 (Prop_CARRY8_CI_CO[1])
                                                      0.042     2.909 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4_CARRY8/CO[1]
                         net (fo=9, unplaced)         0.214     3.123    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.161 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1/O
                         net (fo=9, unplaced)         0.216     3.377    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.415 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, unplaced)        0.229     3.644    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
                         LUT3 (Prop_LUT3_I1_O)        0.038     3.682 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=347, unplaced)       0.299     3.981    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
                         LUT4 (Prop_LUT4_I1_O)        0.038     4.019 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23_1/O
                         net (fo=2, unplaced)         0.140     4.159    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23
                         LUT6 (Prop_LUT6_I3_O)        0.090     4.249 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2/O
                         net (fo=2, unplaced)         0.185     4.434    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.472 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3/O
                         net (fo=12, unplaced)        0.222     4.694    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.732 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/Mmux_matched_acc_var21/O
                         net (fo=2, unplaced)         0.185     4.917    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_matched_acc[1]
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.955 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit2_SW1/O
                         net (fo=7, unplaced)         0.210     5.165    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N162
                         LUT5 (Prop_LUT5_I4_O)        0.038     5.203 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.access_tag_lookup1_SW1/O
                         net (fo=2, unplaced)         0.185     5.388    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2097
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.426 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit3_SW2/O
                         net (fo=10, unplaced)        0.218     5.644    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2068
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.682 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var13_1/O
                         net (fo=15, unplaced)        0.182     5.864    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var13_1
                         LUT3 (Prop_LUT3_I0_O)        0.090     5.954 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var151/O
                         net (fo=1, unplaced)         0.185     6.139    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var15
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.177 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var14/O
                         net (fo=1, unplaced)         0.185     6.362    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/array_mem_set_enable_var[0]
                         LUT2 (Prop_LUT2_I0_O)        0.038     6.400 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o1/O
                         net (fo=8, unplaced)         0.226     6.626    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o
                         RAMB36E2                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
                         RAMB36E2                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/CLKARDCLK
                         clock pessimism              0.114    13.019    
                         clock uncertainty           -0.061    12.958    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[2])
                                                     -0.394    12.564    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 1.547ns (22.767%)  route 5.248ns (77.233%))
  Logic Levels:           26  (CARRY8=2 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.169ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198    -2.781    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.753 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.584    -0.169    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.092 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/Q
                         net (fo=2, unplaced)         0.154     0.062    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.212 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/symbol_out_sig<10>5_SW0/O
                         net (fo=8, unplaced)         0.168     0.380    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N36
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.418 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=477, unplaced)       0.306     0.724    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
                         LUT5 (Prop_LUT5_I0_O)        0.038     0.762 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, unplaced)        0.229     0.991    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.029 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=39, unplaced)        0.204     1.233    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
                         LUT6 (Prop_LUT6_I3_O)        0.090     1.323 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, unplaced)         0.203     1.526    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
                         LUT3 (Prop_LUT3_I2_O)        0.038     1.564 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=178, unplaced)       0.284     1.848    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.886 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<142>1/O
                         net (fo=2, unplaced)         0.185     2.071    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[142]
                         LUT4 (Prop_LUT4_I3_O)        0.038     2.109 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_3768.phi/odata<142>1/O
                         net (fo=12, unplaced)        0.177     2.286    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.from_sc_3768[142]
                         LUT6 (Prop_LUT6_I3_O)        0.090     2.376 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, unplaced)        0.229     2.605    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.642 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<1>/O
                         net (fo=1, unplaced)         0.023     2.665    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     2.862 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4_CARRY8/CO[7]
                         net (fo=1, unplaced)         0.005     2.867    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
                         CARRY8 (Prop_CARRY8_CI_CO[1])
                                                      0.042     2.909 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4_CARRY8/CO[1]
                         net (fo=9, unplaced)         0.214     3.123    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.161 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1/O
                         net (fo=9, unplaced)         0.216     3.377    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.415 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, unplaced)        0.229     3.644    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
                         LUT3 (Prop_LUT3_I1_O)        0.038     3.682 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=347, unplaced)       0.299     3.981    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
                         LUT4 (Prop_LUT4_I1_O)        0.038     4.019 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23_1/O
                         net (fo=2, unplaced)         0.140     4.159    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23
                         LUT6 (Prop_LUT6_I3_O)        0.090     4.249 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2/O
                         net (fo=2, unplaced)         0.185     4.434    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.472 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3/O
                         net (fo=12, unplaced)        0.222     4.694    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.732 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/Mmux_matched_acc_var21/O
                         net (fo=2, unplaced)         0.185     4.917    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_matched_acc[1]
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.955 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit2_SW1/O
                         net (fo=7, unplaced)         0.210     5.165    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N162
                         LUT5 (Prop_LUT5_I4_O)        0.038     5.203 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.access_tag_lookup1_SW1/O
                         net (fo=2, unplaced)         0.185     5.388    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2097
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.426 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit3_SW2/O
                         net (fo=10, unplaced)        0.218     5.644    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2068
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.682 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var13_1/O
                         net (fo=15, unplaced)        0.182     5.864    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var13_1
                         LUT3 (Prop_LUT3_I0_O)        0.090     5.954 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var151/O
                         net (fo=1, unplaced)         0.185     6.139    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var15
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.177 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var14/O
                         net (fo=1, unplaced)         0.185     6.362    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/array_mem_set_enable_var[0]
                         LUT2 (Prop_LUT2_I0_O)        0.038     6.400 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o1/O
                         net (fo=8, unplaced)         0.226     6.626    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o
                         RAMB36E2                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
                         RAMB36E2                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/CLKARDCLK
                         clock pessimism              0.114    13.019    
                         clock uncertainty           -0.061    12.958    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[2])
                                                     -0.394    12.564    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 1.547ns (22.767%)  route 5.248ns (77.233%))
  Logic Levels:           26  (CARRY8=2 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.169ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198    -2.781    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.753 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.584    -0.169    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.092 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/Q
                         net (fo=2, unplaced)         0.154     0.062    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.212 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/symbol_out_sig<10>5_SW0/O
                         net (fo=8, unplaced)         0.168     0.380    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N36
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.418 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=477, unplaced)       0.306     0.724    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
                         LUT5 (Prop_LUT5_I0_O)        0.038     0.762 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, unplaced)        0.229     0.991    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.029 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=39, unplaced)        0.204     1.233    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
                         LUT6 (Prop_LUT6_I3_O)        0.090     1.323 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, unplaced)         0.203     1.526    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
                         LUT3 (Prop_LUT3_I2_O)        0.038     1.564 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=178, unplaced)       0.284     1.848    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.886 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<142>1/O
                         net (fo=2, unplaced)         0.185     2.071    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[142]
                         LUT4 (Prop_LUT4_I3_O)        0.038     2.109 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_3768.phi/odata<142>1/O
                         net (fo=12, unplaced)        0.177     2.286    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.from_sc_3768[142]
                         LUT6 (Prop_LUT6_I3_O)        0.090     2.376 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, unplaced)        0.229     2.605    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.642 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<1>/O
                         net (fo=1, unplaced)         0.023     2.665    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     2.862 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4_CARRY8/CO[7]
                         net (fo=1, unplaced)         0.005     2.867    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
                         CARRY8 (Prop_CARRY8_CI_CO[1])
                                                      0.042     2.909 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4_CARRY8/CO[1]
                         net (fo=9, unplaced)         0.214     3.123    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.161 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1/O
                         net (fo=9, unplaced)         0.216     3.377    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.415 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, unplaced)        0.229     3.644    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
                         LUT3 (Prop_LUT3_I1_O)        0.038     3.682 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=347, unplaced)       0.299     3.981    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
                         LUT4 (Prop_LUT4_I1_O)        0.038     4.019 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23_1/O
                         net (fo=2, unplaced)         0.140     4.159    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23
                         LUT6 (Prop_LUT6_I3_O)        0.090     4.249 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2/O
                         net (fo=2, unplaced)         0.185     4.434    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.472 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3/O
                         net (fo=12, unplaced)        0.222     4.694    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.732 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/Mmux_matched_acc_var21/O
                         net (fo=2, unplaced)         0.185     4.917    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_matched_acc[1]
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.955 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit2_SW1/O
                         net (fo=7, unplaced)         0.210     5.165    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N162
                         LUT5 (Prop_LUT5_I4_O)        0.038     5.203 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.access_tag_lookup1_SW1/O
                         net (fo=2, unplaced)         0.185     5.388    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2097
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.426 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit3_SW2/O
                         net (fo=10, unplaced)        0.218     5.644    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2068
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.682 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var13_1/O
                         net (fo=15, unplaced)        0.182     5.864    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var13_1
                         LUT3 (Prop_LUT3_I0_O)        0.090     5.954 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var151/O
                         net (fo=1, unplaced)         0.185     6.139    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var15
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.177 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var14/O
                         net (fo=1, unplaced)         0.185     6.362    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/array_mem_set_enable_var[0]
                         LUT2 (Prop_LUT2_I0_O)        0.038     6.400 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o1/O
                         net (fo=8, unplaced)         0.226     6.626    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o
                         RAMB36E2                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
                         RAMB36E2                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/CLKARDCLK
                         clock pessimism              0.114    13.019    
                         clock uncertainty           -0.061    12.958    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[2])
                                                     -0.394    12.564    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 1.547ns (22.767%)  route 5.248ns (77.233%))
  Logic Levels:           26  (CARRY8=2 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.169ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198    -2.781    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.753 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.584    -0.169    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.092 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/Q
                         net (fo=2, unplaced)         0.154     0.062    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.212 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/symbol_out_sig<10>5_SW0/O
                         net (fo=8, unplaced)         0.168     0.380    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N36
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.418 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=477, unplaced)       0.306     0.724    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
                         LUT5 (Prop_LUT5_I0_O)        0.038     0.762 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, unplaced)        0.229     0.991    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.029 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=39, unplaced)        0.204     1.233    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
                         LUT6 (Prop_LUT6_I3_O)        0.090     1.323 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, unplaced)         0.203     1.526    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
                         LUT3 (Prop_LUT3_I2_O)        0.038     1.564 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=178, unplaced)       0.284     1.848    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.886 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<142>1/O
                         net (fo=2, unplaced)         0.185     2.071    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[142]
                         LUT4 (Prop_LUT4_I3_O)        0.038     2.109 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_3768.phi/odata<142>1/O
                         net (fo=12, unplaced)        0.177     2.286    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.from_sc_3768[142]
                         LUT6 (Prop_LUT6_I3_O)        0.090     2.376 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, unplaced)        0.229     2.605    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.642 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<1>/O
                         net (fo=1, unplaced)         0.023     2.665    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     2.862 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4_CARRY8/CO[7]
                         net (fo=1, unplaced)         0.005     2.867    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
                         CARRY8 (Prop_CARRY8_CI_CO[1])
                                                      0.042     2.909 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4_CARRY8/CO[1]
                         net (fo=9, unplaced)         0.214     3.123    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.161 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1/O
                         net (fo=9, unplaced)         0.216     3.377    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.415 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, unplaced)        0.229     3.644    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
                         LUT3 (Prop_LUT3_I1_O)        0.038     3.682 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=347, unplaced)       0.299     3.981    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
                         LUT4 (Prop_LUT4_I1_O)        0.038     4.019 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23_1/O
                         net (fo=2, unplaced)         0.140     4.159    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23
                         LUT6 (Prop_LUT6_I3_O)        0.090     4.249 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2/O
                         net (fo=2, unplaced)         0.185     4.434    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.472 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3/O
                         net (fo=12, unplaced)        0.222     4.694    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.732 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/Mmux_matched_acc_var21/O
                         net (fo=2, unplaced)         0.185     4.917    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_matched_acc[1]
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.955 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit2_SW1/O
                         net (fo=7, unplaced)         0.210     5.165    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N162
                         LUT5 (Prop_LUT5_I4_O)        0.038     5.203 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.access_tag_lookup1_SW1/O
                         net (fo=2, unplaced)         0.185     5.388    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2097
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.426 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit3_SW2/O
                         net (fo=10, unplaced)        0.218     5.644    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2068
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.682 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var13_1/O
                         net (fo=15, unplaced)        0.182     5.864    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var13_1
                         LUT3 (Prop_LUT3_I0_O)        0.090     5.954 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var151/O
                         net (fo=1, unplaced)         0.185     6.139    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var15
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.177 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var14/O
                         net (fo=1, unplaced)         0.185     6.362    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/array_mem_set_enable_var[0]
                         LUT2 (Prop_LUT2_I0_O)        0.038     6.400 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o1/O
                         net (fo=8, unplaced)         0.226     6.626    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o
                         RAMB36E2                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
                         RAMB36E2                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/CLKARDCLK
                         clock pessimism              0.114    13.019    
                         clock uncertainty           -0.061    12.958    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[2])
                                                     -0.394    12.564    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                  5.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.038ns (41.304%)  route 0.054ns (58.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.037ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118    -1.463    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.446 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.114    -0.332    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.294 r  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=4, unplaced)         0.054    -0.240    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132    -1.241    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.222 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.259     0.037    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism             -0.223    -0.187    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062    -0.125    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.038ns (41.304%)  route 0.054ns (58.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.037ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118    -1.463    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.446 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.114    -0.332    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.294 f  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=4, unplaced)         0.054    -0.240    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132    -1.241    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.222 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.259     0.037    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism             -0.223    -0.187    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062    -0.125    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.038ns (41.304%)  route 0.054ns (58.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.037ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118    -1.463    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.446 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.114    -0.332    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.294 r  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=4, unplaced)         0.054    -0.240    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132    -1.241    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.222 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.259     0.037    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.223    -0.187    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062    -0.125    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.038ns (41.304%)  route 0.054ns (58.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.037ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118    -1.463    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.446 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.114    -0.332    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.294 f  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=4, unplaced)         0.054    -0.240    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132    -1.241    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.222 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.259     0.037    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.223    -0.187    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062    -0.125    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_second_418_delayed_8_0_397_inst_block.W_exec_second_418_delayed_8_0_397_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                 -0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         13.333      11.978               test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_instance/data_path.operator_selectTrap_3178_block.call_stmt_2383_call/data_path.W_oTV_1757_inst_block.W_oTV_1757_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.667       6.125                test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_instance/data_path.operator_selectTrap_3178_block.call_stmt_2383_call/data_path.W_oTV_1757_inst_block.W_oTV_1757_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.667       6.125                test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_instance/data_path.operator_selectTrap_3178_block.call_stmt_2383_call/data_path.W_oTV_1757_inst_block.W_oTV_1757_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_300
  To Clock:  clk_300

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_300
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         3.333       2.043                example_clocks_resets_inst/ref_clk_bufg_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_50
  To Clock:  clk_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { example_clocks_resets_inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         20.000      18.710               example_clocks_resets_inst/ref_clk_50_bufg_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfbout
  To Clock:  mmcm_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { example_clocks_resets_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         10.000      8.710                example_clocks_resets_inst/clkf_buf/I



---------------------------------------------------------------------------------------------------
From Clock:  IntTx_ClkOut1
  To Clock:  IntRx_ClkOut0

Setup :            0  Failing Endpoints,  Worst Slack        7.763ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.185     0.262    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/Q[0]
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  7.763    

Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.185     0.262    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/Q[0]
                         FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  7.763    

Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.185     0.262    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1_0[0]
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  7.763    

Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.185     0.262    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1_0[0]
                         FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  7.763    





---------------------------------------------------------------------------------------------------
From Clock:  IntRx_ClkOut0
  To Clock:  IntTx_ClkOut1

Setup :            0  Failing Endpoints,  Worst Slack        7.763ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
                         FDSE (Prop_FDSE_C_Q)         0.077     0.077 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.185     0.262    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/Q[0]
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  7.763    

Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
                         FDSE (Prop_FDSE_C_Q)         0.077     0.077 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.185     0.262    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/Q[0]
                         FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  7.763    

Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.185     0.262    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1_0[0]
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  7.763    

Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.185     0.262    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1_0[0]
                         FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  7.763    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125
  To Clock:  IntTx_ClkOut1

Setup :            0  Failing Endpoints,  Worst Slack        5.346ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.679ns  (logic 0.200ns (29.455%)  route 0.479ns (70.545%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=154, unplaced)       0.244     0.321    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DPRA1
                         RAMD64E (Prop_RAMD64E_RADR1_O)
                                                      0.123     0.444 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP/O
                         net (fo=1, unplaced)         0.235     0.679    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst__0
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_FDRE_C_D)        0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.679ns  (logic 0.200ns (29.455%)  route 0.479ns (70.545%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=154, unplaced)       0.244     0.321    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DPRA1
                         RAMD64E (Prop_RAMD64E_RADR1_O)
                                                      0.123     0.444 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP/O
                         net (fo=1, unplaced)         0.235     0.679    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst__0
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_FDRE_C_D)        0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.679ns  (logic 0.200ns (29.455%)  route 0.479ns (70.545%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=154, unplaced)       0.244     0.321    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DPRA1
                         RAMD64E (Prop_RAMD64E_RADR1_O)
                                                      0.123     0.444 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP/O
                         net (fo=1, unplaced)         0.235     0.679    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst__0
                         FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_FDRE_C_D)        0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.679ns  (logic 0.200ns (29.455%)  route 0.479ns (70.545%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=154, unplaced)       0.244     0.321    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DPRA1
                         RAMD64E (Prop_RAMD64E_RADR1_O)
                                                      0.123     0.444 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP/O
                         net (fo=1, unplaced)         0.235     0.679    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst__0
                         FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_FDRE_C_D)        0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  5.346    





---------------------------------------------------------------------------------------------------
From Clock:  IntTx_ClkOut0
  To Clock:  tx_pll_clk_out_DIV

Setup :            0  Failing Endpoints,  Worst Slack        5.277ns,  Total Violation        0.000ns
Hold  :            8  Failing Endpoints,  Worst Slack       -0.400ns,  Total Violation       -3.005ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[1]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_pll_clk_out_DIV rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.077ns (16.383%)  route 0.393ns (83.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 8.053 - 6.400 ) 
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.972ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.224     1.414    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.442 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        2.584     4.026    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     4.103 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[1]/Q
                         net (fo=1, unplaced)         0.393     4.496    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[17]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     7.402    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                      0.244     7.646 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, unplaced)         0.102     7.748    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.854 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.929 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     8.053 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, unplaced)         0.000     8.053    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              1.972    10.026    
                         clock uncertainty           -0.177     9.849    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.076     9.773    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[1]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_pll_clk_out_DIV rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.077ns (16.383%)  route 0.393ns (83.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 8.053 - 6.400 ) 
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.972ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.224     1.414    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.442 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        2.584     4.026    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     4.103 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[1]/Q
                         net (fo=1, unplaced)         0.393     4.496    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[17]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     7.402    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                      0.244     7.646 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, unplaced)         0.102     7.748    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.854 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.929 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     8.053 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, unplaced)         0.000     8.053    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              1.972    10.026    
                         clock uncertainty           -0.177     9.849    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.076     9.773    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[0]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_pll_clk_out_DIV rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.077ns (16.703%)  route 0.384ns (83.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 8.053 - 6.400 ) 
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.972ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.224     1.414    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.442 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        2.584     4.026    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     4.103 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/Q
                         net (fo=1, unplaced)         0.384     4.487    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[16]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     7.402    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                      0.244     7.646 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, unplaced)         0.102     7.748    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.854 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.929 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     8.053 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, unplaced)         0.000     8.053    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              1.972    10.026    
                         clock uncertainty           -0.177     9.849    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.076     9.773    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[0]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_pll_clk_out_DIV rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.077ns (16.703%)  route 0.384ns (83.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 8.053 - 6.400 ) 
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.972ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.224     1.414    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.442 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        2.584     4.026    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     4.103 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/Q
                         net (fo=1, unplaced)         0.384     4.487    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[16]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     7.402    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                      0.244     7.646 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, unplaced)         0.102     7.748    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.854 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.929 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     8.053 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, unplaced)         0.000     8.053    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              1.972    10.026    
                         clock uncertainty           -0.177     9.849    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.076     9.773    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  5.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.400ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[2]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pll_clk_out_DIV rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.038ns (17.040%)  route 0.185ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -1.395ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.837 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        1.114     1.951    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.989 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/Q
                         net (fo=1, unplaced)         0.185     2.174    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[18]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -0.247     0.528 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, unplaced)         0.115     0.643    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.114     0.757 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.082     0.839 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.118     0.957 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, unplaced)         0.000     0.957    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              1.395     2.351    
                         clock uncertainty            0.177     2.528    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.046     2.574    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                 -0.400    

Slack (VIOLATED) :        -0.400ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[2]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pll_clk_out_DIV rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.038ns (17.040%)  route 0.185ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -1.395ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.837 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        1.114     1.951    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.989 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/Q
                         net (fo=1, unplaced)         0.185     2.174    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[18]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -0.247     0.528 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, unplaced)         0.115     0.643    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.114     0.757 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.082     0.839 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.118     0.957 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, unplaced)         0.000     0.957    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              1.395     2.351    
                         clock uncertainty            0.177     2.528    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.046     2.574    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                 -0.400    

Slack (VIOLATED) :        -0.395ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[4]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pll_clk_out_DIV rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.038ns (16.740%)  route 0.189ns (83.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -1.395ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.837 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        1.114     1.951    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.989 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[4]/Q
                         net (fo=1, unplaced)         0.189     2.178    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[20]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -0.247     0.528 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, unplaced)         0.115     0.643    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.114     0.757 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.082     0.839 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.118     0.957 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, unplaced)         0.000     0.957    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              1.395     2.351    
                         clock uncertainty            0.177     2.528    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.045     2.573    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                 -0.395    

Slack (VIOLATED) :        -0.395ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[4]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pll_clk_out_DIV rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.038ns (16.740%)  route 0.189ns (83.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -1.395ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT0)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.820    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.837 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
                         net (fo=41, unplaced)        1.114     1.951    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.989 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[4]/Q
                         net (fo=1, unplaced)         0.189     2.178    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[20]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -0.247     0.528 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, unplaced)         0.115     0.643    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.114     0.757 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.082     0.839 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.118     0.957 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, unplaced)         0.000     0.957    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              1.395     2.351    
                         clock uncertainty            0.177     2.528    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.045     2.573    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                 -0.395    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
Hold  :          293  Failing Endpoints,  Worst Slack       -0.249ns,  Total Violation      -18.010ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100 rise@30.000ns - clk_125 rise@26.667ns)
  Data Path Delay:        2.529ns  (logic 0.434ns (17.161%)  route 2.095ns (82.839%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 29.573 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.169ns = ( 26.497 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   26.667    26.667 r  
    BJ4                                               0.000    26.667 r  clk_in_p (IN)
                         net (fo=0)                   0.000    26.667    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    27.384 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050    27.434    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    27.434 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346    27.780    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.093    23.687 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198    23.885    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    23.913 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.584    26.497    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
                         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    26.574 r  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, unplaced)        0.137    26.711    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
                         LUT5 (Prop_LUT5_I0_O)        0.038    26.749 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=132, unplaced)       0.229    26.978    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/E[0]
                         LUT5 (Prop_LUT5_I3_O)        0.053    27.031 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, unplaced)        0.218    27.249    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
                         LUT6 (Prop_LUT6_I0_O)        0.038    27.287 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, unplaced)         0.185    27.472    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
                         LUT6 (Prop_LUT6_I5_O)        0.038    27.510 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=61, unplaced)        0.259    27.769    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
                         LUT3 (Prop_LUT3_I1_O)        0.038    27.807 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/load_v_i_1__1/O
                         net (fo=6, unplaced)         0.207    28.014    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_2
                         LUT5 (Prop_LUT5_I3_O)        0.038    28.052 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10/O
                         net (fo=8, unplaced)         0.213    28.265    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
                         LUT6 (Prop_LUT6_I4_O)        0.038    28.303 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, unplaced)        0.245    28.548    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
                         LUT6 (Prop_LUT6_I3_O)        0.038    28.586 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, unplaced)        0.244    28.830    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/SoftwareRegisterAccessDaemon_CP_2371_elements_181
                         LUT2 (Prop_LUT2_I1_O)        0.038    28.868 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[4]_i_1__96/O
                         net (fo=5, unplaced)         0.158    29.026    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/E[0]
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   30.000    30.000 r  
    BJ4                                               0.000    30.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    30.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    30.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    30.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    30.971    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.039    26.932 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.178    27.110    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    27.134 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.439    29.573    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism              0.088    29.662    
                         clock uncertainty           -0.181    29.480    
                         FDRE (Setup_FDRE_C_CE)      -0.061    29.419    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         29.419    
                         arrival time                         -29.026    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100 rise@30.000ns - clk_125 rise@26.667ns)
  Data Path Delay:        2.529ns  (logic 0.434ns (17.161%)  route 2.095ns (82.839%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 29.573 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.169ns = ( 26.497 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   26.667    26.667 r  
    BJ4                                               0.000    26.667 r  clk_in_p (IN)
                         net (fo=0)                   0.000    26.667    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    27.384 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050    27.434    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    27.434 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346    27.780    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.093    23.687 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198    23.885    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    23.913 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.584    26.497    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
                         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    26.574 f  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, unplaced)        0.137    26.711    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
                         LUT5 (Prop_LUT5_I0_O)        0.038    26.749 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=132, unplaced)       0.229    26.978    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/E[0]
                         LUT5 (Prop_LUT5_I3_O)        0.053    27.031 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, unplaced)        0.218    27.249    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
                         LUT6 (Prop_LUT6_I0_O)        0.038    27.287 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, unplaced)         0.185    27.472    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
                         LUT6 (Prop_LUT6_I5_O)        0.038    27.510 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=61, unplaced)        0.259    27.769    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
                         LUT3 (Prop_LUT3_I1_O)        0.038    27.807 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/load_v_i_1__1/O
                         net (fo=6, unplaced)         0.207    28.014    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_2
                         LUT5 (Prop_LUT5_I3_O)        0.038    28.052 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10/O
                         net (fo=8, unplaced)         0.213    28.265    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
                         LUT6 (Prop_LUT6_I4_O)        0.038    28.303 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, unplaced)        0.245    28.548    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
                         LUT6 (Prop_LUT6_I3_O)        0.038    28.586 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, unplaced)        0.244    28.830    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/SoftwareRegisterAccessDaemon_CP_2371_elements_181
                         LUT2 (Prop_LUT2_I1_O)        0.038    28.868 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[4]_i_1__96/O
                         net (fo=5, unplaced)         0.158    29.026    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/E[0]
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   30.000    30.000 r  
    BJ4                                               0.000    30.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    30.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    30.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    30.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    30.971    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.039    26.932 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.178    27.110    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    27.134 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.439    29.573    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism              0.088    29.662    
                         clock uncertainty           -0.181    29.480    
                         FDRE (Setup_FDRE_C_CE)      -0.061    29.419    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         29.419    
                         arrival time                         -29.026    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100 rise@30.000ns - clk_125 rise@26.667ns)
  Data Path Delay:        2.529ns  (logic 0.434ns (17.161%)  route 2.095ns (82.839%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 29.573 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.169ns = ( 26.497 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   26.667    26.667 r  
    BJ4                                               0.000    26.667 r  clk_in_p (IN)
                         net (fo=0)                   0.000    26.667    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    27.384 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050    27.434    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    27.434 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346    27.780    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.093    23.687 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198    23.885    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    23.913 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.584    26.497    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
                         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    26.574 r  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, unplaced)        0.137    26.711    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
                         LUT5 (Prop_LUT5_I0_O)        0.038    26.749 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=132, unplaced)       0.229    26.978    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/E[0]
                         LUT5 (Prop_LUT5_I3_O)        0.053    27.031 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, unplaced)        0.218    27.249    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
                         LUT6 (Prop_LUT6_I0_O)        0.038    27.287 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, unplaced)         0.185    27.472    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
                         LUT6 (Prop_LUT6_I5_O)        0.038    27.510 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=61, unplaced)        0.259    27.769    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
                         LUT3 (Prop_LUT3_I1_O)        0.038    27.807 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/load_v_i_1__1/O
                         net (fo=6, unplaced)         0.207    28.014    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_2
                         LUT5 (Prop_LUT5_I3_O)        0.038    28.052 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10/O
                         net (fo=8, unplaced)         0.213    28.265    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
                         LUT6 (Prop_LUT6_I4_O)        0.038    28.303 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, unplaced)        0.245    28.548    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
                         LUT6 (Prop_LUT6_I3_O)        0.038    28.586 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, unplaced)        0.244    28.830    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/SoftwareRegisterAccessDaemon_CP_2371_elements_181
                         LUT2 (Prop_LUT2_I1_O)        0.038    28.868 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[4]_i_1__96/O
                         net (fo=5, unplaced)         0.158    29.026    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/E[0]
                         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   30.000    30.000 r  
    BJ4                                               0.000    30.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    30.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    30.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    30.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    30.971    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.039    26.932 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.178    27.110    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    27.134 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.439    29.573    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism              0.088    29.662    
                         clock uncertainty           -0.181    29.480    
                         FDRE (Setup_FDRE_C_CE)      -0.061    29.419    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         29.419    
                         arrival time                         -29.026    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100 rise@30.000ns - clk_125 rise@26.667ns)
  Data Path Delay:        2.529ns  (logic 0.434ns (17.161%)  route 2.095ns (82.839%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 29.573 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.169ns = ( 26.497 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   26.667    26.667 r  
    BJ4                                               0.000    26.667 r  clk_in_p (IN)
                         net (fo=0)                   0.000    26.667    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    27.384 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050    27.434    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    27.434 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346    27.780    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.093    23.687 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198    23.885    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    23.913 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.584    26.497    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
                         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    26.574 f  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, unplaced)        0.137    26.711    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
                         LUT5 (Prop_LUT5_I0_O)        0.038    26.749 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=132, unplaced)       0.229    26.978    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/E[0]
                         LUT5 (Prop_LUT5_I3_O)        0.053    27.031 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, unplaced)        0.218    27.249    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
                         LUT6 (Prop_LUT6_I0_O)        0.038    27.287 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, unplaced)         0.185    27.472    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
                         LUT6 (Prop_LUT6_I5_O)        0.038    27.510 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=61, unplaced)        0.259    27.769    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
                         LUT3 (Prop_LUT3_I1_O)        0.038    27.807 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/load_v_i_1__1/O
                         net (fo=6, unplaced)         0.207    28.014    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_2
                         LUT5 (Prop_LUT5_I3_O)        0.038    28.052 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10/O
                         net (fo=8, unplaced)         0.213    28.265    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
                         LUT6 (Prop_LUT6_I4_O)        0.038    28.303 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, unplaced)        0.245    28.548    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
                         LUT6 (Prop_LUT6_I3_O)        0.038    28.586 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, unplaced)        0.244    28.830    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/SoftwareRegisterAccessDaemon_CP_2371_elements_181
                         LUT2 (Prop_LUT2_I1_O)        0.038    28.868 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[5].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[4]_i_1__96/O
                         net (fo=5, unplaced)         0.158    29.026    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/E[0]
                         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   30.000    30.000 r  
    BJ4                                               0.000    30.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    30.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    30.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    30.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    30.971    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.039    26.932 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.178    27.110    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    27.134 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.439    29.573    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism              0.088    29.662    
                         clock uncertainty           -0.181    29.480    
                         FDRE (Setup_FDRE_C_CE)      -0.061    29.419    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         29.419    
                         arrival time                         -29.026    
  -------------------------------------------------------------------
                         slack                                  0.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.249ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.052ns (37.143%)  route 0.088ns (62.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.038ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118    -1.463    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.446 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.114    -0.332    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
                         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.294 f  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, unplaced)        0.072    -0.222    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
                         LUT5 (Prop_LUT5_I0_O)        0.014    -0.208 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass[1]_i_1__4/O
                         net (fo=1, unplaced)         0.016    -0.192    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass[1]_i_1__4_n_0
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.133    -1.240    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.221 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.259     0.038    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                         clock pessimism             -0.207    -0.170    
                         clock uncertainty            0.181     0.011    
                         FDRE (Hold_FDRE_C_D)         0.046     0.057    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                 -0.249    

Slack (VIOLATED) :        -0.249ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.052ns (37.143%)  route 0.088ns (62.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.038ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118    -1.463    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.446 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.114    -0.332    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
                         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.294 r  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, unplaced)        0.072    -0.222    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
                         LUT5 (Prop_LUT5_I0_O)        0.014    -0.208 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass[1]_i_1__4/O
                         net (fo=1, unplaced)         0.016    -0.192    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass[1]_i_1__4_n_0
                         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.133    -1.240    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.221 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.259     0.038    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                         clock pessimism             -0.207    -0.170    
                         clock uncertainty            0.181     0.011    
                         FDRE (Hold_FDRE_C_D)         0.046     0.057    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                 -0.249    

Slack (VIOLATED) :        -0.225ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.052ns (31.707%)  route 0.112ns (68.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.038ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118    -1.463    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.446 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.114    -0.332    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
                         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.294 r  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, unplaced)        0.096    -0.198    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
                         LUT6 (Prop_LUT6_I0_O)        0.014    -0.184 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass[0]_i_1__4/O
                         net (fo=1, unplaced)         0.016    -0.168    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass[0]_i_1__4_n_0
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.133    -1.240    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.221 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.259     0.038    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                         clock pessimism             -0.207    -0.170    
                         clock uncertainty            0.181     0.011    
                         FDRE (Hold_FDRE_C_D)         0.046     0.057    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                 -0.225    

Slack (VIOLATED) :        -0.225ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.052ns (31.707%)  route 0.112ns (68.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.038ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118    -1.463    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.446 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.114    -0.332    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
                         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.294 f  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, unplaced)        0.096    -0.198    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
                         LUT6 (Prop_LUT6_I0_O)        0.014    -0.184 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass[0]_i_1__4/O
                         net (fo=1, unplaced)         0.016    -0.168    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass[0]_i_1__4_n_0
                         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.133    -1.240    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.221 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.259     0.038    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/axis_clk_bufg
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                         clock pessimism             -0.207    -0.170    
                         clock uncertainty            0.181     0.011    
                         FDRE (Hold_FDRE_C_D)         0.046     0.057    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                 -0.225    





---------------------------------------------------------------------------------------------------
From Clock:  IntTx_ClkOut1
  To Clock:  clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.596ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.429ns  (logic 0.227ns (52.914%)  route 0.202ns (47.086%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/Q
                         net (fo=2, unplaced)         0.154     0.231    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref[32]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.381 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1/O
                         net (fo=1, unplaced)         0.048     0.429    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1_n_0
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_FDRE_C_D)        0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.429ns  (logic 0.227ns (52.914%)  route 0.202ns (47.086%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/Q
                         net (fo=2, unplaced)         0.154     0.231    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref[32]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.381 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1/O
                         net (fo=1, unplaced)         0.048     0.429    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1_n_0
                         FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_FDRE_C_D)        0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.429ns  (logic 0.227ns (52.914%)  route 0.202ns (47.086%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/Q
                         net (fo=2, unplaced)         0.154     0.231    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref[42]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.381 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__1/O
                         net (fo=1, unplaced)         0.048     0.429    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__1_n_0
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_FDRE_C_D)        0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.429ns  (logic 0.227ns (52.914%)  route 0.202ns (47.086%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/Q
                         net (fo=2, unplaced)         0.154     0.231    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref[42]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.381 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__1/O
                         net (fo=1, unplaced)         0.048     0.429    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__1_n_0
                         FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_FDRE_C_D)        0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  5.596    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_125

Setup :            0  Failing Endpoints,  Worst Slack        1.535ns,  Total Violation        0.000ns
Hold  :          102  Failing Endpoints,  Worst Slack       -0.250ns,  Total Violation       -6.173ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.369ns  (logic 0.229ns (16.728%)  route 1.140ns (83.272%))
  Logic Levels:           4  (LUT1=1 LUT5=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.166ns = ( 9.834 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346    11.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093     7.021 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201     7.222    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     7.250 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         2.584     9.834    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.911 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.137    10.048    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.038    10.086 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.260    10.346    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
                         LUT5 (Prop_LUT5_I2_O)        0.038    10.384 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=560, unplaced)       0.310    10.694    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_WrCE_reg_reg_1
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.732 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=35, unplaced)        0.247    10.979    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
                         LUT5 (Prop_LUT5_I1_O)        0.038    11.017 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[10]_i_1/O
                         net (fo=2, unplaced)         0.186    11.203    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[10]_i_1_n_0
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[10]/C
                         clock pessimism              0.088    12.993    
                         clock uncertainty           -0.181    12.812    
                         FDRE (Setup_FDRE_C_R)       -0.074    12.738    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[10]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.369ns  (logic 0.229ns (16.728%)  route 1.140ns (83.272%))
  Logic Levels:           4  (LUT1=1 LUT5=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.166ns = ( 9.834 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346    11.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093     7.021 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201     7.222    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     7.250 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         2.584     9.834    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.911 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.137    10.048    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.038    10.086 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.260    10.346    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
                         LUT5 (Prop_LUT5_I2_O)        0.038    10.384 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=560, unplaced)       0.310    10.694    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_WrCE_reg_reg_1
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.732 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=35, unplaced)        0.247    10.979    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
                         LUT5 (Prop_LUT5_I1_O)        0.038    11.017 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[10]_i_1/O
                         net (fo=2, unplaced)         0.186    11.203    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[10]_i_1_n_0
                         FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[10]/C
                         clock pessimism              0.088    12.993    
                         clock uncertainty           -0.181    12.812    
                         FDRE (Setup_FDRE_C_R)       -0.074    12.738    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[10]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.369ns  (logic 0.229ns (16.728%)  route 1.140ns (83.272%))
  Logic Levels:           4  (LUT1=1 LUT5=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.166ns = ( 9.834 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346    11.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093     7.021 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201     7.222    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     7.250 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         2.584     9.834    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.911 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.137    10.048    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.038    10.086 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.260    10.346    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
                         LUT5 (Prop_LUT5_I2_O)        0.038    10.384 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=560, unplaced)       0.310    10.694    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_WrCE_reg_reg_1
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.732 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=35, unplaced)        0.247    10.979    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
                         LUT5 (Prop_LUT5_I1_O)        0.038    11.017 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[11]_i_1/O
                         net (fo=2, unplaced)         0.186    11.203    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[11]_i_1_n_0
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[11]/C
                         clock pessimism              0.088    12.993    
                         clock uncertainty           -0.181    12.812    
                         FDRE (Setup_FDRE_C_R)       -0.074    12.738    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[11]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.369ns  (logic 0.229ns (16.728%)  route 1.140ns (83.272%))
  Logic Levels:           4  (LUT1=1 LUT5=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.166ns = ( 9.834 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346    11.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093     7.021 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201     7.222    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     7.250 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         2.584     9.834    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.911 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.137    10.048    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.038    10.086 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.260    10.346    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
                         LUT5 (Prop_LUT5_I2_O)        0.038    10.384 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=560, unplaced)       0.310    10.694    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_WrCE_reg_reg_1
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.732 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=35, unplaced)        0.247    10.979    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
                         LUT5 (Prop_LUT5_I1_O)        0.038    11.017 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[11]_i_1/O
                         net (fo=2, unplaced)         0.186    11.203    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[11]_i_1_n_0
                         FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[11]/C
                         clock pessimism              0.088    12.993    
                         clock uncertainty           -0.181    12.812    
                         FDRE (Setup_FDRE_C_R)       -0.074    12.738    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[11]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  1.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.250ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.052ns (37.956%)  route 0.085ns (62.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.037ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.119    -1.462    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.445 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         1.114    -0.331    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.293 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.069    -0.224    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.014    -0.210 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.016    -0.194    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
                         FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132    -1.241    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.222 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.259     0.037    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
                         FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]/C
                         clock pessimism             -0.207    -0.171    
                         clock uncertainty            0.181     0.010    
                         FDRE (Hold_FDRE_C_D)         0.046     0.056    mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                 -0.250    

Slack (VIOLATED) :        -0.250ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.052ns (37.956%)  route 0.085ns (62.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.037ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.119    -1.462    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.445 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         1.114    -0.331    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.293 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.069    -0.224    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.014    -0.210 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.016    -0.194    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
                         FDRE                                         f  mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132    -1.241    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.222 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.259     0.037    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
                         FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]/C
                         clock pessimism             -0.207    -0.171    
                         clock uncertainty            0.181     0.010    
                         FDRE (Hold_FDRE_C_D)         0.046     0.056    mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                 -0.250    

Slack (VIOLATED) :        -0.217ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.081ns (41.969%)  route 0.112ns (58.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     0.971    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.039    -3.068 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.178    -2.890    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    -2.866 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         2.439    -0.427    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.058    -0.369 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.089    -0.280    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.023    -0.257 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.023    -0.234    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
                         FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198    -2.781    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.753 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.584    -0.169    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
                         FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]/C
                         clock pessimism             -0.088    -0.258    
                         clock uncertainty            0.181    -0.077    
                         FDRE (Hold_FDRE_C_D)         0.060    -0.017    mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.217ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.081ns (41.969%)  route 0.112ns (58.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     0.971    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.039    -3.068 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.178    -2.890    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    -2.866 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         2.439    -0.427    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.058    -0.369 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.089    -0.280    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.023    -0.257 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.023    -0.234    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
                         FDRE                                         f  mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198    -2.781    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.753 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.584    -0.169    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
                         FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]/C
                         clock pessimism             -0.088    -0.258    
                         clock uncertainty            0.181    -0.077    
                         FDRE (Hold_FDRE_C_D)         0.060    -0.017    mac_support_inst/axi_lite_ctrl_inst/axil_rd_ctrl_reg[42]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                 -0.217    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  IntTx_ClkOut1
  To Clock:  IntTx_ClkOut1

Setup :            0  Failing Endpoints,  Worst Slack        7.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.115ns (24.678%)  route 0.351ns (75.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 12.095 - 8.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.232     1.422    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.450 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.584     4.034    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     4.111 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=8, unplaced)         0.165     4.276    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/SOFT_RESET
                         LUT2 (Prop_LUT2_I1_O)        0.038     4.314 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, unplaced)         0.186     4.500    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/p_3_out
                         FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     9.002    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.430     9.432 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.200     9.632    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     9.656 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.439    12.095    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.207    11.889    
                         clock uncertainty           -0.058    11.830    
                         FDPE (Recov_FDPE_C_PRE)     -0.066    11.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.115ns (24.678%)  route 0.351ns (75.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 12.095 - 8.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.232     1.422    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.450 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.584     4.034    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
                         FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     4.111 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=8, unplaced)         0.165     4.276    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/SOFT_RESET
                         LUT2 (Prop_LUT2_I1_O)        0.038     4.314 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, unplaced)         0.186     4.500    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/p_3_out
                         FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     9.002    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.430     9.432 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.200     9.632    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     9.656 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.439    12.095    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.207    11.889    
                         clock uncertainty           -0.058    11.830    
                         FDPE (Recov_FDPE_C_PRE)     -0.066    11.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.130ns (32.178%)  route 0.274ns (67.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 12.095 - 8.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.232     1.422    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.450 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.584     4.034    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     4.111 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, unplaced)         0.088     4.199    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
                         LUT2 (Prop_LUT2_I0_O)        0.053     4.252 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, unplaced)         0.186     4.438    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/p_3_out
                         FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     9.002    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.430     9.432 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.200     9.632    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     9.656 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.439    12.095    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.207    11.889    
                         clock uncertainty           -0.058    11.830    
                         FDPE (Recov_FDPE_C_PRE)     -0.066    11.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                  7.327    

Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.130ns (32.178%)  route 0.274ns (67.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 12.095 - 8.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.353     1.157    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.033     1.190 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.232     1.422    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.450 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.584     4.034    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     4.111 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, unplaced)         0.088     4.199    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
                         LUT2 (Prop_LUT2_I0_O)        0.053     4.252 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, unplaced)         0.186     4.438    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/p_3_out
                         FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.320     9.002    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.430     9.432 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.200     9.632    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     9.656 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      2.439    12.095    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.207    11.889    
                         clock uncertainty           -0.058    11.830    
                         FDPE (Recov_FDPE_C_PRE)     -0.066    11.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                  7.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1/PRE
                            (removal check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.038ns (20.879%)  route 0.144ns (79.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.136     0.824    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.841 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.114     1.955    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
                         FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.038     1.993 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, unplaced)        0.144     2.137    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
                         FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.154     0.799    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.818 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.259     2.077    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1/C
                         clock pessimism              0.024     2.100    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     2.080    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2/PRE
                            (removal check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.038ns (20.879%)  route 0.144ns (79.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.136     0.824    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.841 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.114     1.955    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
                         FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.038     1.993 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, unplaced)        0.144     2.137    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
                         FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.154     0.799    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.818 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.259     2.077    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2/C
                         clock pessimism              0.024     2.100    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     2.080    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3/PRE
                            (removal check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.038ns (20.879%)  route 0.144ns (79.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.136     0.824    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.841 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.114     1.955    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
                         FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.038     1.993 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, unplaced)        0.144     2.137    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
                         FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.154     0.799    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.818 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.259     2.077    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3/C
                         clock pessimism              0.024     2.100    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     2.080    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync4/PRE
                            (removal check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.038ns (20.879%)  route 0.144ns (79.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.180     0.638    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                      0.050     0.688 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.136     0.824    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.841 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.114     1.955    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
                         FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.038     1.993 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, unplaced)        0.144     2.137    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
                         FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.200     0.775    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUT1)
                                                     -0.130     0.645 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, unplaced)         0.154     0.799    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.818 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
                         net (fo=4288, unplaced)      1.259     2.077    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
                         FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync4/C
                         clock pessimism              0.024     2.100    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     2.080    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        6.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_mac_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2c_master_inst/i2cm_inst/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.105ns (3.441%)  route 2.946ns (96.559%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 9.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201    -2.778    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.750 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.584    -0.166    clock_mac
                         FDRE                                         r  reset_sync_pre_buf_mac_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.089 f  reset_sync_pre_buf_mac_reg/Q
                         net (fo=1, unplaced)         0.362     0.273    I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.301 f  resetBufg_mac/O
                         net (fo=10028, unplaced)     2.584     2.885    I2c_master_inst/i2cm_inst/reset_sync_mac
                         FDCE                                         f  I2c_master_inst/i2cm_inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.039     6.932 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.178     7.110    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.134 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.439     9.573    I2c_master_inst/i2cm_inst/axis_clk_bufg
                         FDCE                                         r  I2c_master_inst/i2cm_inst/count_reg[0]/C
                         clock pessimism              0.115     9.689    
                         clock uncertainty           -0.059     9.630    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     9.564    I2c_master_inst/i2cm_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  6.679    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_mac_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2c_master_inst/i2cm_inst/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.105ns (3.441%)  route 2.946ns (96.559%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 9.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201    -2.778    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.750 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.584    -0.166    clock_mac
                         FDRE                                         r  reset_sync_pre_buf_mac_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.089 f  reset_sync_pre_buf_mac_reg/Q
                         net (fo=1, unplaced)         0.362     0.273    I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.301 f  resetBufg_mac/O
                         net (fo=10028, unplaced)     2.584     2.885    I2c_master_inst/i2cm_inst/reset_sync_mac
                         FDCE                                         f  I2c_master_inst/i2cm_inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.039     6.932 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.178     7.110    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.134 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.439     9.573    I2c_master_inst/i2cm_inst/axis_clk_bufg
                         FDCE                                         r  I2c_master_inst/i2cm_inst/count_reg[1]/C
                         clock pessimism              0.115     9.689    
                         clock uncertainty           -0.059     9.630    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     9.564    I2c_master_inst/i2cm_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  6.679    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_mac_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2c_master_inst/i2cm_inst/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.105ns (3.441%)  route 2.946ns (96.559%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 9.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201    -2.778    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.750 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.584    -0.166    clock_mac
                         FDRE                                         r  reset_sync_pre_buf_mac_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.089 f  reset_sync_pre_buf_mac_reg/Q
                         net (fo=1, unplaced)         0.362     0.273    I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.301 f  resetBufg_mac/O
                         net (fo=10028, unplaced)     2.584     2.885    I2c_master_inst/i2cm_inst/reset_sync_mac
                         FDCE                                         f  I2c_master_inst/i2cm_inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.039     6.932 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.178     7.110    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.134 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.439     9.573    I2c_master_inst/i2cm_inst/axis_clk_bufg
                         FDCE                                         r  I2c_master_inst/i2cm_inst/count_reg[2]/C
                         clock pessimism              0.115     9.689    
                         clock uncertainty           -0.059     9.630    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     9.564    I2c_master_inst/i2cm_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  6.679    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_mac_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2c_master_inst/i2cm_inst/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.105ns (3.441%)  route 2.946ns (96.559%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 9.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201    -2.778    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.750 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.584    -0.166    clock_mac
                         FDRE                                         r  reset_sync_pre_buf_mac_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.089 f  reset_sync_pre_buf_mac_reg/Q
                         net (fo=1, unplaced)         0.362     0.273    I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.301 f  resetBufg_mac/O
                         net (fo=10028, unplaced)     2.584     2.885    I2c_master_inst/i2cm_inst/reset_sync_mac
                         FDCE                                         f  I2c_master_inst/i2cm_inst/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.039     6.932 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.178     7.110    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.134 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     2.439     9.573    I2c_master_inst/i2cm_inst/axis_clk_bufg
                         FDCE                                         r  I2c_master_inst/i2cm_inst/count_reg[3]/C
                         clock pessimism              0.115     9.689    
                         clock uncertainty           -0.059     9.630    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     9.564    I2c_master_inst/i2cm_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  6.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.038ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.119    -1.462    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.445 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.114    -0.331    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038    -0.293 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.110    -0.183    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.133    -1.240    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.221 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.259     0.038    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.223    -0.186    
                         FDPE (Remov_FDPE_C_PRE)     -0.020    -0.206    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.038ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.119    -1.462    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.445 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.114    -0.331    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038    -0.293 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.110    -0.183    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.133    -1.240    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.221 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.259     0.038    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.223    -0.186    
                         FDPE (Remov_FDPE_C_PRE)     -0.020    -0.206    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.038ns (25.333%)  route 0.112ns (74.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.038ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.119    -1.462    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.445 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.114    -0.331    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038    -0.293 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.112    -0.181    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.133    -1.240    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.221 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.259     0.038    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.223    -0.186    
                         FDPE (Remov_FDPE_C_PRE)     -0.020    -0.206    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.038ns (25.333%)  route 0.112ns (74.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.038ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.119    -1.462    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.445 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.114    -0.331    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038    -0.293 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.112    -0.181    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.133    -1.240    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.221 r  example_clocks_resets_inst/axis_clk_int_inst/O
                         net (fo=14504, unplaced)     1.259     0.038    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.223    -0.186    
                         FDPE (Remov_FDPE_C_PRE)     -0.020    -0.206    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.025    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100
  To Clock:  clk_125

Setup :            0  Failing Endpoints,  Worst Slack        2.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        0.800ns  (logic 0.153ns (19.125%)  route 0.647ns (80.875%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.166ns = ( 9.834 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346    11.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093     7.021 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201     7.222    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     7.250 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         2.584     9.834    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.911 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.137    10.048    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.038    10.086 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.260    10.346    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
                         LUT1 (Prop_LUT1_I0_O)        0.038    10.384 f  mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1/O
                         net (fo=38, unplaced)        0.250    10.634    mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1_n_0
                         FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
                         FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]/C
                         clock pessimism              0.088    12.993    
                         clock uncertainty           -0.181    12.812    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    12.746    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        0.800ns  (logic 0.153ns (19.125%)  route 0.647ns (80.875%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.166ns = ( 9.834 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346    11.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093     7.021 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201     7.222    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     7.250 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         2.584     9.834    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.911 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.137    10.048    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.038    10.086 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.260    10.346    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
                         LUT1 (Prop_LUT1_I0_O)        0.038    10.384 f  mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1/O
                         net (fo=38, unplaced)        0.250    10.634    mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1_n_0
                         FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
                         FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]/C
                         clock pessimism              0.088    12.993    
                         clock uncertainty           -0.181    12.812    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    12.746    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        0.800ns  (logic 0.153ns (19.125%)  route 0.647ns (80.875%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.166ns = ( 9.834 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346    11.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093     7.021 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201     7.222    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     7.250 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         2.584     9.834    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.911 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.137    10.048    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.038    10.086 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.260    10.346    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
                         LUT1 (Prop_LUT1_I0_O)        0.038    10.384 f  mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1/O
                         net (fo=38, unplaced)        0.250    10.634    mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1_n_0
                         FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
                         FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]/C
                         clock pessimism              0.088    12.993    
                         clock uncertainty           -0.181    12.812    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    12.746    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        0.800ns  (logic 0.153ns (19.125%)  route 0.647ns (80.875%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.166ns = ( 9.834 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346    11.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -4.093     7.021 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.201     7.222    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     7.250 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         2.584     9.834    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.911 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.137    10.048    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.038    10.086 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.260    10.346    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
                         LUT1 (Prop_LUT1_I0_O)        0.038    10.384 f  mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1/O
                         net (fo=38, unplaced)        0.250    10.634    mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1_n_0
                         FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
                         FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/C
                         clock pessimism              0.088    12.993    
                         clock uncertainty           -0.181    12.812    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    12.746    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  2.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.066ns (18.697%)  route 0.287ns (81.303%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.037ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.119    -1.462    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.445 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         1.114    -0.331    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.293 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.069    -0.224    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.014    -0.210 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.108    -0.102    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
                         LUT1 (Prop_LUT1_I0_O)        0.014    -0.088 f  mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1/O
                         net (fo=38, unplaced)        0.110     0.022    mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1_n_0
                         FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132    -1.241    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.222 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.259     0.037    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
                         FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]/C
                         clock pessimism             -0.207    -0.171    
                         clock uncertainty            0.181     0.010    
                         FDCE (Remov_FDCE_C_CLR)     -0.020    -0.010    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.066ns (18.697%)  route 0.287ns (81.303%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.037ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.119    -1.462    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.445 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         1.114    -0.331    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.293 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.069    -0.224    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.014    -0.210 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.108    -0.102    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
                         LUT1 (Prop_LUT1_I0_O)        0.014    -0.088 f  mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1/O
                         net (fo=38, unplaced)        0.110     0.022    mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1_n_0
                         FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132    -1.241    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.222 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.259     0.037    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
                         FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]/C
                         clock pessimism             -0.207    -0.171    
                         clock uncertainty            0.181     0.010    
                         FDCE (Remov_FDCE_C_CLR)     -0.020    -0.010    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.066ns (18.697%)  route 0.287ns (81.303%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.037ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.119    -1.462    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.445 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         1.114    -0.331    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.293 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.069    -0.224    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.014    -0.210 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.108    -0.102    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
                         LUT1 (Prop_LUT1_I0_O)        0.014    -0.088 f  mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1/O
                         net (fo=38, unplaced)        0.110     0.022    mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1_n_0
                         FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132    -1.241    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.222 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.259     0.037    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
                         FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]/C
                         clock pessimism             -0.207    -0.171    
                         clock uncertainty            0.181     0.010    
                         FDCE (Remov_FDCE_C_CLR)     -0.020    -0.010    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.066ns (18.697%)  route 0.287ns (81.303%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.037ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT2)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.119    -1.462    example_clocks_resets_inst/clk_100
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.445 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
                         net (fo=5, unplaced)         1.114    -0.331    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
                         FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038    -0.293 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=1, unplaced)         0.069    -0.224    example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4
                         LUT1 (Prop_LUT1_I0_O)        0.014    -0.210 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_resetn_INST_0/O
                         net (fo=62, unplaced)        0.108    -0.102    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
                         LUT1 (Prop_LUT1_I0_O)        0.014    -0.088 f  mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1/O
                         net (fo=38, unplaced)        0.110     0.022    mac_support_inst/axi_lite_ctrl_inst/mdio_access_cs[3]_i_1_n_0
                         FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132    -1.241    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.222 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.259     0.037    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
                         FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/C
                         clock pessimism             -0.207    -0.171    
                         clock uncertainty            0.181     0.010    
                         FDCE (Remov_FDCE_C_CLR)     -0.020    -0.010    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125
  To Clock:  clk_125

Setup :            0  Failing Endpoints,  Worst Slack       12.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.115ns (25.901%)  route 0.329ns (74.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.169ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198    -2.781    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.753 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.584    -0.169    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
                         FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.092 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.137     0.045    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.083 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.192     0.275    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.114    13.019    
                         clock uncertainty           -0.061    12.958    
                         FDPE (Recov_FDPE_C_PRE)     -0.066    12.892    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                 12.617    

Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.115ns (25.901%)  route 0.329ns (74.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.169ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198    -2.781    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.753 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.584    -0.169    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
                         FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.092 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.137     0.045    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.083 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.192     0.275    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.114    13.019    
                         clock uncertainty           -0.061    12.958    
                         FDPE (Recov_FDPE_C_PRE)     -0.066    12.892    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                 12.617    

Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.115ns (25.901%)  route 0.329ns (74.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.169ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198    -2.781    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.753 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.584    -0.169    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
                         FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.092 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.137     0.045    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.083 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.192     0.275    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.114    13.019    
                         clock uncertainty           -0.061    12.958    
                         FDPE (Recov_FDPE_C_PRE)     -0.066    12.892    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                 12.617    

Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.115ns (25.901%)  route 0.329ns (74.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.429ns = ( 12.905 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.169ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.093    -2.979 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198    -2.781    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    -2.753 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.584    -0.169    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
                         FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    -0.092 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.137     0.045    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.083 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.192     0.275    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    14.305    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -4.039    10.266 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    10.442    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.466 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     2.439    12.905    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.114    13.019    
                         clock uncertainty           -0.061    12.958    
                         FDPE (Recov_FDPE_C_PRE)     -0.066    12.892    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                 12.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.037ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118    -1.463    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.446 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.114    -0.332    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038    -0.294 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.110    -0.184    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132    -1.241    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.222 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.259     0.037    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.223    -0.187    
                         FDPE (Remov_FDPE_C_PRE)     -0.020    -0.207    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.037ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118    -1.463    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.446 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.114    -0.332    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038    -0.294 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.110    -0.184    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132    -1.241    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.222 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.259     0.037    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.223    -0.187    
                         FDPE (Remov_FDPE_C_PRE)     -0.020    -0.207    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.038ns (25.333%)  route 0.112ns (74.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.037ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118    -1.463    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.446 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.114    -0.332    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038    -0.294 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.112    -0.182    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132    -1.241    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.222 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.259     0.037    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.223    -0.187    
                         FDPE (Remov_FDPE_C_PRE)     -0.020    -0.207    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.038ns (25.333%)  route 0.112ns (74.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.037ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.271    -1.581 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118    -1.463    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    -1.446 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.114    -0.332    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038    -0.294 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.112    -0.182    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    example_clocks_resets_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.194    -1.373 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132    -1.241    example_clocks_resets_inst/clk_125
                         BUFGCE (Prop_BUFGCE_I_O)     0.019    -1.222 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
                         net (fo=93030, unplaced)     1.259     0.037    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.223    -0.187    
                         FDPE (Remov_FDPE_C_PRE)     -0.020    -0.207    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.025    





