

<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>Hardware Models and Configurations &mdash; gcc 6 documentation</title>
    
    <link rel="stylesheet" href="_static/sphinxdoc.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '',
        VERSION:     '6',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="_static/jquery.js"></script>
    <script type="text/javascript" src="_static/underscore.js"></script>
    <script type="text/javascript" src="_static/doctools.js"></script>
    <link rel="top" title="gcc 6 documentation" href="index.html" />
    <link rel="up" title="GCC Command Options" href="gcc-command-options.html" />
    <link rel="next" title="Options for Code Generation Conventions" href="options-for-code-generation-conventions.html" />
    <link rel="prev" title="Specifying Target Machine and Compiler Version" href="specifying-target-machine-and-compiler-version.html" /> 
  </head>
  <body>
    <div class="related">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="options-for-code-generation-conventions.html" title="Options for Code Generation Conventions"
             accesskey="N">next</a> |</li>
        <li class="right" >
          <a href="specifying-target-machine-and-compiler-version.html" title="Specifying Target Machine and Compiler Version"
             accesskey="P">previous</a> |</li>
        <li><a href="index.html">gcc 6 documentation</a> &raquo;</li>
          <li><a href="gcc.html" >Introduction</a> &raquo;</li>
          <li><a href="gcc-command-options.html" accesskey="U">GCC Command Options</a> &raquo;</li> 
      </ul>
    </div>
      <div class="sphinxsidebar">
        <div class="sphinxsidebarwrapper">
  <h3><a href="index.html">Table Of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">Hardware Models and Configurations</a><ul>
<li><a class="reference internal" href="#aarch64-options">AArch64 Options</a></li>
<li><a class="reference internal" href="#adapteva-epiphany-options">Adapteva Epiphany Options</a></li>
<li><a class="reference internal" href="#arc-options">ARC Options</a></li>
<li><a class="reference internal" href="#arm-options">ARM Options</a></li>
<li><a class="reference internal" href="#avr-options">AVR Options</a><ul>
<li><a class="reference internal" href="#avr-built-in-macros">AVR Built-in Macros</a></li>
</ul>
</li>
<li><a class="reference internal" href="#blackfin-options">Blackfin Options</a></li>
<li><a class="reference internal" href="#c6x-options">C6X Options</a></li>
<li><a class="reference internal" href="#cris-options">CRIS Options</a></li>
<li><a class="reference internal" href="#cr16-options">CR16 Options</a></li>
<li><a class="reference internal" href="#darwin-options">Darwin Options</a></li>
<li><a class="reference internal" href="#dec-alpha-options">DEC Alpha Options</a></li>
<li><a class="reference internal" href="#fr30-options">FR30 Options</a></li>
<li><a class="reference internal" href="#frv-options">FRV Options</a></li>
<li><a class="reference internal" href="#gnu-linux-options">GNU/Linux Options</a></li>
<li><a class="reference internal" href="#h8-300-options">H8/300 Options</a></li>
<li><a class="reference internal" href="#hppa-options">HPPA Options</a></li>
<li><a class="reference internal" href="#ia-64-options">IA-64 Options</a></li>
<li><a class="reference internal" href="#lm32-options">LM32 Options</a></li>
<li><a class="reference internal" href="#m32c-options">M32C Options</a></li>
<li><a class="reference internal" href="#m32r-d-options">M32R/D Options</a></li>
<li><a class="reference internal" href="#m680x0-options">M680x0 Options</a></li>
<li><a class="reference internal" href="#mcore-options">MCore Options</a></li>
<li><a class="reference internal" href="#mep-options">MeP Options</a></li>
<li><a class="reference internal" href="#microblaze-options">MicroBlaze Options</a></li>
<li><a class="reference internal" href="#mips-options">MIPS Options</a></li>
<li><a class="reference internal" href="#mmix-options">MMIX Options</a></li>
<li><a class="reference internal" href="#mn10300-options">MN10300 Options</a></li>
<li><a class="reference internal" href="#moxie-options">Moxie Options</a></li>
<li><a class="reference internal" href="#msp430-options">MSP430 Options</a></li>
<li><a class="reference internal" href="#nds32-options">NDS32 Options</a></li>
<li><a class="reference internal" href="#nios-ii-options">Nios II Options</a></li>
<li><a class="reference internal" href="#nvidia-ptx-options">Nvidia PTX Options</a></li>
<li><a class="reference internal" href="#pdp-11-options">PDP-11 Options</a></li>
<li><a class="reference internal" href="#picochip-options">picoChip Options</a></li>
<li><a class="reference internal" href="#powerpc-options">PowerPC Options</a></li>
<li><a class="reference internal" href="#rl78-options">RL78 Options</a></li>
<li><a class="reference internal" href="#ibm-rs-6000-and-powerpc-options">IBM RS/6000 and PowerPC Options</a></li>
<li><a class="reference internal" href="#rx-options">RX Options</a></li>
<li><a class="reference internal" href="#s-390-and-zseries-options">S/390 and zSeries Options</a></li>
<li><a class="reference internal" href="#score-options">Score Options</a></li>
<li><a class="reference internal" href="#sh-options">SH Options</a></li>
<li><a class="reference internal" href="#solaris-2-options">Solaris 2 Options</a></li>
<li><a class="reference internal" href="#sparc-options">SPARC Options</a></li>
<li><a class="reference internal" href="#spu-options">SPU Options</a></li>
<li><a class="reference internal" href="#options-for-system-v">Options for System V</a></li>
<li><a class="reference internal" href="#tile-gx-options">TILE-Gx Options</a></li>
<li><a class="reference internal" href="#tilepro-options">TILEPro Options</a></li>
<li><a class="reference internal" href="#v850-options">V850 Options</a></li>
<li><a class="reference internal" href="#vax-options">VAX Options</a></li>
<li><a class="reference internal" href="#visium-options">Visium Options</a></li>
<li><a class="reference internal" href="#vms-options">VMS Options</a></li>
<li><a class="reference internal" href="#vxworks-options">VxWorks Options</a></li>
<li><a class="reference internal" href="#x86-options">x86 Options</a></li>
<li><a class="reference internal" href="#x86-windows-options">x86 Windows Options</a></li>
<li><a class="reference internal" href="#xstormy16-options">Xstormy16 Options</a></li>
<li><a class="reference internal" href="#xtensa-options">Xtensa Options</a></li>
<li><a class="reference internal" href="#zseries-options">zSeries Options</a></li>
</ul>
</li>
</ul>

  <h4>Previous topic</h4>
  <p class="topless"><a href="specifying-target-machine-and-compiler-version.html"
                        title="previous chapter">Specifying Target Machine and Compiler Version</a></p>
  <h4>Next topic</h4>
  <p class="topless"><a href="options-for-code-generation-conventions.html"
                        title="next chapter">Options for Code Generation Conventions</a></p>
  <h3>This Page</h3>
  <ul class="this-page-menu">
    <li><a href="_sources/hardware-models-and-configurations.txt"
           rel="nofollow">Show Source</a></li>
  </ul>
<div id="searchbox" style="display: none">
  <h3>Quick search</h3>
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    <p class="searchtip" style="font-size: 90%">
    Enter search terms or a module, class or function name.
    </p>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body">
            
  <div class="section" id="hardware-models-and-configurations">
<span id="submodel-options"></span><h1>Hardware Models and Configurations<a class="headerlink" href="#hardware-models-and-configurations" title="Permalink to this headline">¶</a></h1>
<span class="target" id="index-0"></span><span class="target" id="index-1"></span><span class="target" id="index-2"></span><p id="index-3">Each target machine types can have its own
special options, starting with <tt class="samp docutils literal"><span class="pre">-m</span></tt>, to choose among various
hardware models or configurations-for example, 68010 vs 68020,
floating coprocessor or none.  A single installed version of the
compiler can compile for any model or configuration, according to the
options specified.</p>
<p>Some configurations of the compiler also support additional special
options, usually for compatibility with other compilers on the same
platform.</p>
<div class="toctree-wrapper compound">
<ul class="simple">
</ul>
</div>
<div class="section" id="aarch64-options">
<span id="id1"></span><h2>AArch64 Options<a class="headerlink" href="#aarch64-options" title="Permalink to this headline">¶</a></h2>
<p id="index-4">These options are defined for AArch64 implementations:</p>
<dl class="option">
<dt id="cmdoption-mabi">
<tt class="descname">-mabi</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the specified data model.  Permissible values
are <tt class="samp docutils literal"><span class="pre">ilp32</span></tt> for SysV-like data model where int, long int and pointer
are 32-bit, and <tt class="samp docutils literal"><span class="pre">lp64</span></tt> for SysV-like data model where int is 32-bit,
but long int and pointer are 64-bit.</p>
<p>The default depends on the specific target configuration.  Note that
the LP64 and ILP32 ABIs are not link-compatible; you must compile your
entire program with the same ABI, and link with a compatible set of libraries.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbig-endian">
<tt class="descname">-mbig-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbig-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate big-endian code.  This is the default when GCC is configured for an
<tt class="samp docutils literal"><span class="pre">aarch64_be-*-*</span></tt> target.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mgeneral-regs-only">
<tt class="descname">-mgeneral-regs-only</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mgeneral-regs-only" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code which uses only the general registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlittle-endian">
<tt class="descname">-mlittle-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlittle-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate little-endian code.  This is the default when GCC is configured for an
<tt class="samp docutils literal"><span class="pre">aarch64-*-*</span></tt> but not an <tt class="samp docutils literal"><span class="pre">aarch64_be-*-*</span></tt> target.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcmodel">
<tt class="descname">-mcmodel</tt><tt class="descclassname">=tiny</tt><a class="headerlink" href="#cmdoption-mcmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the tiny code model.  The program and its statically defined
symbols must be within 1GB of each other.  Pointers are 64 bits.  Programs can
be statically or dynamically linked.  This model is not fully implemented and
mostly treated as <tt class="samp docutils literal"><span class="pre">small</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcmodel">
<tt class="descname">-mcmodel</tt><tt class="descclassname">=small</tt><a class="headerlink" href="#cmdoption-mcmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the small code model.  The program and its statically defined
symbols must be within 4GB of each other.  Pointers are 64 bits.  Programs can
be statically or dynamically linked.  This is the default code model.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcmodel">
<tt class="descname">-mcmodel</tt><tt class="descclassname">=large</tt><a class="headerlink" href="#cmdoption-mcmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the large code model.  This makes no assumptions about
addresses and sizes of sections.  Pointers are 64 bits.  Programs can be
statically linked only.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mstrict-align">
<tt class="descname">-mstrict-align</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mstrict-align" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not assume that unaligned memory references are handled by the system.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-momit-leaf-frame-pointer">
<tt class="descname">-momit-leaf-frame-pointer</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-omit-leaf-frame-pointer</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-momit-leaf-frame-pointer" title="Permalink to this definition">¶</a></dt>
<dd><p>Omit or keep the frame pointer in leaf functions.  The former behaviour is the
default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtls-dialect">
<tt class="descname">-mtls-dialect</tt><tt class="descclassname">=desc</tt><a class="headerlink" href="#cmdoption-mtls-dialect" title="Permalink to this definition">¶</a></dt>
<dd><p>Use TLS descriptors as the thread-local storage mechanism for dynamic accesses
of TLS variables.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtls-dialect">
<tt class="descname">-mtls-dialect</tt><tt class="descclassname">=traditional</tt><a class="headerlink" href="#cmdoption-mtls-dialect" title="Permalink to this definition">¶</a></dt>
<dd><p>Use traditional TLS as the thread-local storage mechanism for dynamic accesses
of TLS variables.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfix-cortex-a53-835769">
<tt class="descname">-mfix-cortex-a53-835769</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fix-cortex-a53-835769</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfix-cortex-a53-835769" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable or disable the workaround for the ARM Cortex-A53 erratum number 835769.
This involves inserting a NOP instruction between memory instructions and
64-bit integer multiply-accumulate instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfix-cortex-a53-843419">
<tt class="descname">-mfix-cortex-a53-843419</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fix-cortex-a53-843419</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfix-cortex-a53-843419" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable or disable the workaround for the ARM Cortex-A53 erratum number 843419.
This erratum workaround is made at link time and this will only pass the
corresponding flag to the linker.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-march">
<tt class="descname">-march</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-march" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify the name of the target architecture, optionally suffixed by one or
more feature modifiers.  This option has the form
<em class="xref std std-option">-march=``arch``{+[no]``feature`</em>}*`, where the
only permissible value for <tt class="docutils literal"><span class="pre">arch</span></tt> is <tt class="samp docutils literal"><span class="pre">armv8-a</span></tt>.
The permissible values for <tt class="docutils literal"><span class="pre">feature</span></tt> are documented in the sub-section
below.  Additionally on native AArch64 GNU/Linux systems the value
<tt class="samp docutils literal"><span class="pre">native</span></tt> is available.  This option causes the compiler to pick the
architecture of the host system.  If the compiler is unable to recognize the
architecture of the host system this option has no effect.</p>
<p>Where conflicting feature modifiers are specified, the right-most feature is
used.</p>
<p>GCC uses this name to determine what kind of instructions it can emit when
generating assembly code.</p>
<p>Where <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> is specified without either of <a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a>
or <a class="reference internal" href="#cmdoption-mcpu"><em class="xref std std-option">-mcpu</em></a> also being specified, the code is tuned to perform
well across a range of target processors implementing the target
architecture.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune">
<tt class="descname">-mtune</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mtune" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify the name of the target processor for which GCC should tune the
performance of the code.  Permissible values for this option are:
<tt class="samp docutils literal"><span class="pre">generic</span></tt>, <tt class="samp docutils literal"><span class="pre">cortex-a53</span></tt>, <tt class="samp docutils literal"><span class="pre">cortex-a57</span></tt>, <tt class="samp docutils literal"><span class="pre">cortex-a72</span></tt>,
<tt class="samp docutils literal"><span class="pre">exynos-m1</span></tt>, <tt class="samp docutils literal"><span class="pre">thunderx</span></tt>, <tt class="samp docutils literal"><span class="pre">xgene1</span></tt>.</p>
<p>Additionally, this option can specify that GCC should tune the performance
of the code for a big.LITTLE system.  Permissible values for this
option are: <tt class="samp docutils literal"><span class="pre">cortex-a57.cortex-a53</span></tt>, <tt class="samp docutils literal"><span class="pre">cortex-a72.cortex-a53</span></tt>.</p>
<p>Additionally on native AArch64 GNU/Linux systems the value <tt class="samp docutils literal"><span class="pre">native</span></tt>
is available.
This option causes the compiler to pick the architecture of and tune the
performance of the code for the processor of the host system.
If the compiler is unable to recognize the processor of the host system
this option has no effect.</p>
<p>Where none of <em class="xref std std-option">-mtune=</em>, <em class="xref std std-option">-mcpu=</em> or <em class="xref std std-option">-march=</em>
are specified, the code is tuned to perform well across a range
of target processors.</p>
<p>This option cannot be suffixed by feature modifiers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify the name of the target processor, optionally suffixed by one or more
feature modifiers.  This option has the form
<em class="xref std std-option">-mcpu=``cpu``{+[no]``feature`</em>}*`, where the
permissible values for <tt class="docutils literal"><span class="pre">cpu</span></tt> are the same as those available for
<a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a>.  Additionally on native AArch64 GNU/Linux systems the
value <tt class="samp docutils literal"><span class="pre">native</span></tt> is available.
This option causes the compiler to tune the performance of the code for the
processor of the host system.  If the compiler is unable to recognize the
processor of the host system this option has no effect.</p>
<p>The permissible values for <tt class="docutils literal"><span class="pre">feature</span></tt> are documented in the sub-section
below.</p>
<p>Where conflicting feature modifiers are specified, the right-most feature is
used.</p>
<p>GCC uses this name to determine what kind of instructions it can emit when
generating assembly code (as if by <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a>) and to determine
the target processor for which to tune for performance (as if
by <a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a>).  Where this option is used in conjunction
with <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> or <a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a>, those options take precedence
over the appropriate part of this option.</p>
</dd></dl>

<p><a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> and <a class="reference internal" href="#cmdoption-mcpu"><em class="xref std std-option">-mcpu</em></a> Feature Modifiers
.. index:: -march feature modifiers</p>
<p id="index-5">Feature modifiers used with <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> and <a class="reference internal" href="#cmdoption-mcpu"><em class="xref std std-option">-mcpu</em></a> can be one
the following:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">crc</span></tt></dt>
<dd>Enable CRC extension.</dd>
<dt><tt class="samp docutils literal"><span class="pre">crypto</span></tt></dt>
<dd>Enable Crypto extension.  This implies Advanced SIMD is enabled.</dd>
<dt><tt class="samp docutils literal"><span class="pre">fp</span></tt></dt>
<dd>Enable floating-point instructions.</dd>
<dt><tt class="samp docutils literal"><span class="pre">simd</span></tt></dt>
<dd>Enable Advanced SIMD instructions.  This implies floating-point instructions
are enabled.  This is the default for all current possible values for options
<a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> and <em class="xref std std-option">-mcpu=</em>.</dd>
</dl>
</div>
<div class="section" id="adapteva-epiphany-options">
<span id="id2"></span><h2>Adapteva Epiphany Options<a class="headerlink" href="#adapteva-epiphany-options" title="Permalink to this headline">¶</a></h2>
<p>These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are defined for Adapteva Epiphany:</p>
<dl class="option">
<dt id="cmdoption-mhalf-reg-file">
<tt class="descname">-mhalf-reg-file</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mhalf-reg-file" title="Permalink to this definition">¶</a></dt>
<dd><p>Don&#8217;t allocate any register in the range <tt class="docutils literal"><span class="pre">r32</span></tt>...``r63``.
That allows code to run on hardware variants that lack these registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mprefer-short-insn-regs">
<tt class="descname">-mprefer-short-insn-regs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mprefer-short-insn-regs" title="Permalink to this definition">¶</a></dt>
<dd><p>Preferrentially allocate registers that allow short instruction generation.
This can result in increased instruction count, so this may either reduce or
increase overall code size.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbranch-cost">
<tt class="descname">-mbranch-cost</tt><tt class="descclassname">=num</tt><a class="headerlink" href="#cmdoption-mbranch-cost" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the cost of branches to roughly <tt class="docutils literal"><span class="pre">num</span></tt> &#8216;simple&#8217; instructions.
This cost is only a heuristic and is not guaranteed to produce
consistent results across releases.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcmove">
<tt class="descname">-mcmove</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcmove" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the generation of conditional moves.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mnops">
<tt class="descname">-mnops</tt><tt class="descclassname">=num</tt><a class="headerlink" href="#cmdoption-mnops" title="Permalink to this definition">¶</a></dt>
<dd><p>Emit <tt class="docutils literal"><span class="pre">num</span></tt> NOPs before every other generated instruction.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-soft-cmpsf">
<tt class="descname">-mno-soft-cmpsf</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-soft-cmpsf" title="Permalink to this definition">¶</a></dt>
<dd><p>For single-precision floating-point comparisons, emit an <tt class="docutils literal"><span class="pre">fsub</span></tt> instruction
and test the flags.  This is faster than a software comparison, but can
get incorrect results in the presence of NaNs, or when two different small
numbers are compared such that their difference is calculated as zero.
The default is <em class="xref std std-option">-msoft-cmpsf</em>, which uses slower, but IEEE-compliant,
software comparisons.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mstack-offset">
<tt class="descname">-mstack-offset</tt><tt class="descclassname">=num</tt><a class="headerlink" href="#cmdoption-mstack-offset" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the offset between the top of the stack and the stack pointer.
E.g., a value of 8 means that the eight bytes in the range <tt class="docutils literal"><span class="pre">sp+0...sp+7</span></tt>
can be used by leaf functions without stack allocation.
Values other than <tt class="samp docutils literal"><span class="pre">8</span></tt> or <tt class="samp docutils literal"><span class="pre">16</span></tt> are untested and unlikely to work.
Note also that this option changes the ABI; compiling a program with a
different stack offset than the libraries have been compiled with
generally does not work.
This option can be useful if you want to evaluate if a different stack
offset would give you better code, but to actually use a different stack
offset to build working programs, it is recommended to configure the
toolchain with the appropriate <em class="xref std std-option">--with-stack-offset=``num``</em> option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-round-nearest">
<tt class="descname">-mno-round-nearest</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-round-nearest" title="Permalink to this definition">¶</a></dt>
<dd><p>Make the scheduler assume that the rounding mode has been set to
truncating.  The default is <em class="xref std std-option">-mround-nearest</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlong-calls">
<tt class="descname">-mlong-calls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlong-calls" title="Permalink to this definition">¶</a></dt>
<dd><p>If not otherwise specified by an attribute, assume all calls might be beyond
the offset range of the <tt class="docutils literal"><span class="pre">b</span></tt> / <tt class="docutils literal"><span class="pre">bl</span></tt> instructions, and therefore load the
function address into a register before performing a (otherwise direct) call.
This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mshort-calls">
<tt class="descname">-mshort-calls</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-short-calls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mshort-calls" title="Permalink to this definition">¶</a></dt>
<dd><p>If not otherwise specified by an attribute, assume all direct calls are
in the range of the <tt class="docutils literal"><span class="pre">b</span></tt> / <tt class="docutils literal"><span class="pre">bl</span></tt> instructions, so use these instructions
for direct calls.  The default is <a class="reference internal" href="#cmdoption-mlong-calls"><em class="xref std std-option">-mlong-calls</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msmall16">
<tt class="descname">-msmall16</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msmall16" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume addresses can be loaded as 16-bit unsigned values.  This does not
apply to function addresses for which <a class="reference internal" href="#cmdoption-mlong-calls"><em class="xref std std-option">-mlong-calls</em></a> semantics
are in effect.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfp-mode">
<tt class="descname">-mfp-mode</tt><tt class="descclassname">=mode</tt><a class="headerlink" href="#cmdoption-mfp-mode" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the prevailing mode of the floating-point unit.
This determines the floating-point mode that is provided and expected
at function call and return time.  Making this mode match the mode you
predominantly need at function start can make your programs smaller and
faster by avoiding unnecessary mode switches.</p>
<p><tt class="docutils literal"><span class="pre">mode</span></tt> can be set to one the following values:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">caller</span></tt></dt>
<dd>Any mode at function entry is valid, and retained or restored when
the function returns, and when it calls other functions.
This mode is useful for compiling libraries or other compilation units
you might want to incorporate into different programs with different
prevailing FPU modes, and the convenience of being able to use a single
object file outweighs the size and speed overhead for any extra
mode switching that might be needed, compared with what would be needed
with a more specific choice of prevailing FPU mode.</dd>
<dt><tt class="samp docutils literal"><span class="pre">truncate</span></tt></dt>
<dd>This is the mode used for floating-point calculations with
truncating (i.e. round towards zero) rounding mode.  That includes
conversion from floating point to integer.</dd>
<dt><tt class="samp docutils literal"><span class="pre">round-nearest</span></tt></dt>
<dd>This is the mode used for floating-point calculations with
round-to-nearest-or-even rounding mode.</dd>
<dt><tt class="samp docutils literal"><span class="pre">int</span></tt></dt>
<dd><p class="first">This is the mode used to perform integer calculations in the FPU, e.g.
integer multiply, or integer multiply-and-accumulate.</p>
<p class="last">The default is <em class="xref std std-option">-mfp-mode=caller</em></p>
</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mnosplit-lohi">
<tt class="descname">-mnosplit-lohi</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-postinc</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-postmodify</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mnosplit-lohi" title="Permalink to this definition">¶</a></dt>
<dd><p>Code generation tweaks that disable, respectively, splitting of 32-bit
loads, generation of post-increment addresses, and generation of
post-modify addresses.  The defaults are msplit-lohi,
<em class="xref std std-option">-mpost-inc</em>, and <em class="xref std std-option">-mpost-modify</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mnovect-double">
<tt class="descname">-mnovect-double</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-vect-double</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mnovect-double" title="Permalink to this definition">¶</a></dt>
<dd><p>Change the preferred SIMD mode to SImode.  The default is
<em class="xref std std-option">-mvect-double</em>, which uses DImode as preferred SIMD mode.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-max-vect-align">
<tt class="descname">-max-vect-align</tt><tt class="descclassname">=num</tt><a class="headerlink" href="#cmdoption-max-vect-align" title="Permalink to this definition">¶</a></dt>
<dd><p>The maximum alignment for SIMD vector mode types.
<tt class="docutils literal"><span class="pre">num</span></tt> may be 4 or 8.  The default is 8.
Note that this is an ABI change, even though many library function
interfaces are unaffected if they don&#8217;t use SIMD vector modes
in places that affect size and/or alignment of relevant types.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msplit-vecmove-early">
<tt class="descname">-msplit-vecmove-early</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msplit-vecmove-early" title="Permalink to this definition">¶</a></dt>
<dd><p>Split vector moves into single word moves before reload.  In theory this
can give better register allocation, but so far the reverse seems to be
generally the case.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m1reg-reg">
<tt class="descname">-m1reg-reg</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m1reg-</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m1reg-reg" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify a register to hold the constant -1, which makes loading small negative
constants and certain bitmasks faster.
Allowable values for <tt class="docutils literal"><span class="pre">reg</span></tt> are <tt class="samp docutils literal"><span class="pre">r43</span></tt> and <tt class="samp docutils literal"><span class="pre">r63</span></tt>,
which specify use of that register as a fixed register,
and <tt class="samp docutils literal"><span class="pre">none</span></tt>, which means that no register is used for this
purpose.  The default is <em class="xref std std-option">-m1reg-none</em>.</p>
</dd></dl>

</div>
<div class="section" id="arc-options">
<span id="id3"></span><h2>ARC Options<a class="headerlink" href="#arc-options" title="Permalink to this headline">¶</a></h2>
<p id="index-6">The following options control the architecture variant for which code
is being compiled:</p>
<dl class="option">
<dt id="cmdoption-mbarrel-shifter">
<tt class="descname">-mbarrel-shifter</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbarrel-shifter" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate instructions supported by barrel shifter.  This is the default
unless <em class="xref std std-option">-mcpu=ARC601</em> is in effect.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=cpu</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Set architecture type, register usage, and instruction scheduling
parameters for <tt class="docutils literal"><span class="pre">cpu</span></tt>.  There are also shortcut alias options
available for backward compatibility and convenience.  Supported
values for <tt class="docutils literal"><span class="pre">cpu</span></tt> are</p>
<span class="target" id="index-7"></span><dl class="docutils" id="index-8">
<dt><tt class="samp docutils literal"><span class="pre">ARC600</span></tt></dt>
<dd>Compile for ARC600.  Aliases: <em class="xref std std-option">-mA6</em>, <em class="xref std std-option">-mARC600</em>.</dd>
</dl>
<dl class="option">
<dt id="cmdoption-mARC601">
<tt class="descname">-mARC601</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mARC601" title="Permalink to this definition">¶</a></dt>
<dd><p>Compile for ARC601.  Alias: <a class="reference internal" href="#cmdoption-mARC601"><em class="xref std std-option">-mARC601</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mA7">
<tt class="descname">-mA7</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mARC700</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mA7" title="Permalink to this definition">¶</a></dt>
<dd><p>Compile for ARC700.  Aliases: <a class="reference internal" href="#cmdoption-mA7"><em class="xref std std-option">-mA7</em></a>, <em class="xref std std-option">-mARC700</em>.
This is the default when configured with <em class="xref std std-option">--with-cpu=arc700</em>.</p>
</dd></dl>

</dd></dl>

<dl class="option">
<dt id="cmdoption-mdpfp">
<tt class="descname">-mdpfp</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mdpfp-compact</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdpfp" title="Permalink to this definition">¶</a></dt>
<dd><p>FPX: Generate Double Precision FPX instructions, tuned for the compact
implementation.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdpfp-fast">
<tt class="descname">-mdpfp-fast</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdpfp-fast" title="Permalink to this definition">¶</a></dt>
<dd><p>FPX: Generate Double Precision FPX instructions, tuned for the fast
implementation.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-dpfp-lrsr">
<tt class="descname">-mno-dpfp-lrsr</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-dpfp-lrsr" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable LR and SR instructions from using FPX extension aux registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mea">
<tt class="descname">-mea</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mea" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate Extended arithmetic instructions.  Currently only
<tt class="docutils literal"><span class="pre">divaw</span></tt>, <tt class="docutils literal"><span class="pre">adds</span></tt>, <tt class="docutils literal"><span class="pre">subs</span></tt>, and <tt class="docutils literal"><span class="pre">sat16</span></tt> are
supported.  This is always enabled for <em class="xref std std-option">-mcpu=ARC700</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-mpy">
<tt class="descname">-mno-mpy</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-mpy" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate mpy instructions for ARC700.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmul32x16">
<tt class="descname">-mmul32x16</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmul32x16" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate 32x16 bit multiply and mac instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmul64">
<tt class="descname">-mmul64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmul64" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate mul64 and mulu64 instructions.  Only valid for <em class="xref std std-option">-mcpu=ARC600</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mnorm">
<tt class="descname">-mnorm</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mnorm" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate norm instruction.  This is the default if <em class="xref std std-option">-mcpu=ARC700</em>
is in effect.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mspfp">
<tt class="descname">-mspfp</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mspfp-compact</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mspfp" title="Permalink to this definition">¶</a></dt>
<dd><p>FPX: Generate Single Precision FPX instructions, tuned for the compact
implementation.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mspfp-fast">
<tt class="descname">-mspfp-fast</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mspfp-fast" title="Permalink to this definition">¶</a></dt>
<dd><p>FPX: Generate Single Precision FPX instructions, tuned for the fast
implementation.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msimd">
<tt class="descname">-msimd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msimd" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable generation of ARC SIMD instructions via target-specific
builtins.  Only valid for <em class="xref std std-option">-mcpu=ARC700</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msoft-float">
<tt class="descname">-msoft-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msoft-float" title="Permalink to this definition">¶</a></dt>
<dd><p>This option ignored; it is provided for compatibility purposes only.
Software floating point code is emitted by default, and this default
can overridden by FPX options; <tt class="samp docutils literal"><span class="pre">mspfp</span></tt>, <tt class="samp docutils literal"><span class="pre">mspfp-compact</span></tt>, or
<tt class="samp docutils literal"><span class="pre">mspfp-fast</span></tt> for single precision, and <tt class="samp docutils literal"><span class="pre">mdpfp</span></tt>,
<tt class="samp docutils literal"><span class="pre">mdpfp-compact</span></tt>, or <tt class="samp docutils literal"><span class="pre">mdpfp-fast</span></tt> for double precision.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mswap">
<tt class="descname">-mswap</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mswap" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate swap instructions.</p>
</dd></dl>

<p>The following options are passed through to the assembler, and also
define preprocessor macro symbols.</p>
<dl class="option">
<dt id="cmdoption-mdsp-packa">
<tt class="descname">-mdsp-packa</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdsp-packa" title="Permalink to this definition">¶</a></dt>
<dd><p>Passed down to the assembler to enable the DSP Pack A extensions.
Also sets the preprocessor symbol <tt class="docutils literal"><span class="pre">__Xdsp_packa</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdvbf">
<tt class="descname">-mdvbf</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdvbf" title="Permalink to this definition">¶</a></dt>
<dd><p>Passed down to the assembler to enable the dual viterbi butterfly
extension.  Also sets the preprocessor symbol <tt class="docutils literal"><span class="pre">__Xdvbf</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlock">
<tt class="descname">-mlock</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlock" title="Permalink to this definition">¶</a></dt>
<dd><p>Passed down to the assembler to enable the Locked Load/Store
Conditional extension.  Also sets the preprocessor symbol
<tt class="docutils literal"><span class="pre">__Xlock</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmac-d16">
<tt class="descname">-mmac-d16</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmac-d16" title="Permalink to this definition">¶</a></dt>
<dd><p>Passed down to the assembler.  Also sets the preprocessor symbol
<tt class="docutils literal"><span class="pre">__Xxmac_d16</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmac-24">
<tt class="descname">-mmac-24</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmac-24" title="Permalink to this definition">¶</a></dt>
<dd><p>Passed down to the assembler.  Also sets the preprocessor symbol
<tt class="docutils literal"><span class="pre">__Xxmac_24</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrtsc">
<tt class="descname">-mrtsc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrtsc" title="Permalink to this definition">¶</a></dt>
<dd><p>Passed down to the assembler to enable the 64-bit Time-Stamp Counter
extension instruction.  Also sets the preprocessor symbol
<tt class="docutils literal"><span class="pre">__Xrtsc</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mswape">
<tt class="descname">-mswape</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mswape" title="Permalink to this definition">¶</a></dt>
<dd><p>Passed down to the assembler to enable the swap byte ordering
extension instruction.  Also sets the preprocessor symbol
<tt class="docutils literal"><span class="pre">__Xswape</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtelephony">
<tt class="descname">-mtelephony</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mtelephony" title="Permalink to this definition">¶</a></dt>
<dd><p>Passed down to the assembler to enable dual and single operand
instructions for telephony.  Also sets the preprocessor symbol
<tt class="docutils literal"><span class="pre">__Xtelephony</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mxy">
<tt class="descname">-mxy</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxy" title="Permalink to this definition">¶</a></dt>
<dd><p>Passed down to the assembler to enable the XY Memory extension.  Also
sets the preprocessor symbol <tt class="docutils literal"><span class="pre">__Xxy</span></tt>.</p>
</dd></dl>

<p>The following options control how the assembly code is annotated:</p>
<dl class="option">
<dt id="cmdoption-misize">
<tt class="descname">-misize</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-misize" title="Permalink to this definition">¶</a></dt>
<dd><p>Annotate assembler instructions with estimated addresses.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mannotate-align">
<tt class="descname">-mannotate-align</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mannotate-align" title="Permalink to this definition">¶</a></dt>
<dd><p>Explain what alignment considerations lead to the decision to make an
instruction short or long.</p>
</dd></dl>

<p>The following options are passed through to the linker:</p>
<dl class="option">
<dt id="cmdoption-marclinux">
<tt class="descname">-marclinux</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-marclinux" title="Permalink to this definition">¶</a></dt>
<dd><p>Passed through to the linker, to specify use of the <tt class="docutils literal"><span class="pre">arclinux</span></tt> emulation.
This option is enabled by default in tool chains built for
<tt class="docutils literal"><span class="pre">arc-linux-uclibc</span></tt> and <tt class="docutils literal"><span class="pre">arceb-linux-uclibc</span></tt> targets
when profiling is not requested.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-marclinux_prof">
<tt class="descname">-marclinux_prof</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-marclinux_prof" title="Permalink to this definition">¶</a></dt>
<dd><p>Passed through to the linker, to specify use of the
<tt class="docutils literal"><span class="pre">arclinux_prof</span></tt> emulation.  This option is enabled by default in
tool chains built for <tt class="docutils literal"><span class="pre">arc-linux-uclibc</span></tt> and
<tt class="docutils literal"><span class="pre">arceb-linux-uclibc</span></tt> targets when profiling is requested.</p>
</dd></dl>

<p>The following options control the semantics of generated code:</p>
<dl class="option">
<dt id="cmdoption-mepilogue-cfi">
<tt class="descname">-mepilogue-cfi</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mepilogue-cfi" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable generation of call frame information for epilogues.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-epilogue-cfi">
<tt class="descname">-mno-epilogue-cfi</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-epilogue-cfi" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable generation of call frame information for epilogues.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlong-calls">
<tt class="descname">-mlong-calls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlong-calls" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate call insns as register indirect calls, thus providing access
to the full 32-bit address range.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmedium-calls">
<tt class="descname">-mmedium-calls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmedium-calls" title="Permalink to this definition">¶</a></dt>
<dd><p>Don&#8217;t use less than 25 bit addressing range for calls, which is the
offset available for an unconditional branch-and-link
instruction.  Conditional execution of function calls is suppressed, to
allow use of the 25-bit range, rather than the 21-bit range with
conditional branch-and-link.  This is the default for tool chains built
for <tt class="docutils literal"><span class="pre">arc-linux-uclibc</span></tt> and <tt class="docutils literal"><span class="pre">arceb-linux-uclibc</span></tt> targets.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-sdata">
<tt class="descname">-mno-sdata</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-sdata" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate sdata references.  This is the default for tool chains
built for <tt class="docutils literal"><span class="pre">arc-linux-uclibc</span></tt> and <tt class="docutils literal"><span class="pre">arceb-linux-uclibc</span></tt>
targets.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mucb-mcount">
<tt class="descname">-mucb-mcount</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mucb-mcount" title="Permalink to this definition">¶</a></dt>
<dd><p>Instrument with mcount calls as used in UCB code.  I.e. do the
counting in the callee, not the caller.  By default ARC instrumentation
counts in the caller.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mvolatile-cache">
<tt class="descname">-mvolatile-cache</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mvolatile-cache" title="Permalink to this definition">¶</a></dt>
<dd><p>Use ordinarily cached memory accesses for volatile references.  This is the
default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-volatile-cache">
<tt class="descname">-mno-volatile-cache</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-volatile-cache" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable cache bypass for volatile references.</p>
</dd></dl>

<p>The following options fine tune code generation:</p>
<dl class="option">
<dt id="cmdoption-malign-call">
<tt class="descname">-malign-call</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-malign-call" title="Permalink to this definition">¶</a></dt>
<dd><p>Do alignment optimizations for call instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mauto-modify-reg">
<tt class="descname">-mauto-modify-reg</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mauto-modify-reg" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the use of pre/post modify with register displacement.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbbit-peephole">
<tt class="descname">-mbbit-peephole</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbbit-peephole" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable bbit peephole2.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-brcc">
<tt class="descname">-mno-brcc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-brcc" title="Permalink to this definition">¶</a></dt>
<dd><p>This option disables a target-specific pass in arc_reorg to
generate <tt class="docutils literal"><span class="pre">BRcc</span></tt> instructions.  It has no effect on <tt class="docutils literal"><span class="pre">BRcc</span></tt>
generation driven by the combiner pass.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcase-vector-pcrel">
<tt class="descname">-mcase-vector-pcrel</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcase-vector-pcrel" title="Permalink to this definition">¶</a></dt>
<dd><p>Use pc-relative switch case tables - this enables case table shortening.
This is the default for <a class="reference internal" href="options-that-control-optimization.html#cmdoption-Os"><em class="xref std std-option">-Os</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcompact-casesi">
<tt class="descname">-mcompact-casesi</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcompact-casesi" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable compact casesi pattern.
This is the default for <a class="reference internal" href="options-that-control-optimization.html#cmdoption-Os"><em class="xref std std-option">-Os</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-cond-exec">
<tt class="descname">-mno-cond-exec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-cond-exec" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable ARCompact specific pass to generate conditional execution instructions.
Due to delay slot scheduling and interactions between operand numbers,
literal sizes, instruction lengths, and the support for conditional execution,
the target-independent pass to generate conditional execution is often lacking,
so the ARC port has kept a special pass around that tries to find more
conditional execution generating opportunities after register allocation,
branch shortening, and delay slot scheduling have been done.  This pass
generally, but not always, improves performance and code size, at the cost of
extra compilation time, which is why there is an option to switch it off.
If you have a problem with call instructions exceeding their allowable
offset range because they are conditionalized, you should consider using
<a class="reference internal" href="#cmdoption-mmedium-calls"><em class="xref std std-option">-mmedium-calls</em></a> instead.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mearly-cbranchsi">
<tt class="descname">-mearly-cbranchsi</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mearly-cbranchsi" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable pre-reload use of the cbranchsi pattern.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mexpand-adddi">
<tt class="descname">-mexpand-adddi</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mexpand-adddi" title="Permalink to this definition">¶</a></dt>
<dd><p>Expand <tt class="docutils literal"><span class="pre">adddi3</span></tt> and <tt class="docutils literal"><span class="pre">subdi3</span></tt> at rtl generation time into
<tt class="docutils literal"><span class="pre">add.f</span></tt>, <tt class="docutils literal"><span class="pre">adc</span></tt> etc.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mindexed-loads">
<tt class="descname">-mindexed-loads</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mindexed-loads" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the use of indexed loads.  This can be problematic because some
optimizers then assume that indexed stores exist, which is not
the case.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlra">
<tt class="descname">-mlra</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlra" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable Local Register Allocation.  This is still experimental for ARC,
so by default the compiler uses standard reload
(i.e. <em class="xref std std-option">-mno-lra</em>).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlra-priority-none">
<tt class="descname">-mlra-priority-none</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlra-priority-none" title="Permalink to this definition">¶</a></dt>
<dd><p>Don&#8217;t indicate any priority for target registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlra-priority-compact">
<tt class="descname">-mlra-priority-compact</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlra-priority-compact" title="Permalink to this definition">¶</a></dt>
<dd><p>Indicate target register priority for r0..r3 / r12..r15.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlra-priority-noncompact">
<tt class="descname">-mlra-priority-noncompact</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlra-priority-noncompact" title="Permalink to this definition">¶</a></dt>
<dd><p>Reduce target regsiter priority for r0..r3 / r12..r15.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-millicode">
<tt class="descname">-mno-millicode</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-millicode" title="Permalink to this definition">¶</a></dt>
<dd><p>When optimizing for size (using <a class="reference internal" href="options-that-control-optimization.html#cmdoption-Os"><em class="xref std std-option">-Os</em></a>), prologues and epilogues
that have to save or restore a large number of registers are often
shortened by using call to a special function in libgcc; this is
referred to as a <em>millicode</em> call.  As these calls can pose
performance issues, and/or cause linking issues when linking in a
nonstandard way, this option is provided to turn off millicode call
generation.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmixed-code">
<tt class="descname">-mmixed-code</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmixed-code" title="Permalink to this definition">¶</a></dt>
<dd><p>Tweak register allocation to help 16-bit instruction generation.
This generally has the effect of decreasing the average instruction size
while increasing the instruction count.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mq-class">
<tt class="descname">-mq-class</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mq-class" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable &#8216;q&#8217; instruction alternatives.
This is the default for <a class="reference internal" href="options-that-control-optimization.html#cmdoption-Os"><em class="xref std std-option">-Os</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mRcq">
<tt class="descname">-mRcq</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mRcq" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable Rcq constraint handling - most short code generation depends on this.
This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mRcw">
<tt class="descname">-mRcw</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mRcw" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable Rcw constraint handling - ccfsm condexec mostly depends on this.
This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msize-level">
<tt class="descname">-msize-level</tt><tt class="descclassname">=level</tt><a class="headerlink" href="#cmdoption-msize-level" title="Permalink to this definition">¶</a></dt>
<dd><p>Fine-tune size optimization with regards to instruction lengths and alignment.
The recognized values for <tt class="docutils literal"><span class="pre">level</span></tt> are:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">0</span></tt></dt>
<dd>No size optimization.  This level is deprecated and treated like <tt class="samp docutils literal"><span class="pre">1</span></tt>.</dd>
<dt><tt class="samp docutils literal"><span class="pre">1</span></tt></dt>
<dd>Short instructions are used opportunistically.</dd>
<dt><tt class="samp docutils literal"><span class="pre">2</span></tt></dt>
<dd>In addition, alignment of loops and of code after barriers are dropped.</dd>
<dt><tt class="samp docutils literal"><span class="pre">3</span></tt></dt>
<dd><p class="first">In addition, optional data alignment is dropped, and the option Os is enabled.</p>
<p class="last">This defaults to <tt class="samp docutils literal"><span class="pre">3</span></tt> when <a class="reference internal" href="options-that-control-optimization.html#cmdoption-Os"><em class="xref std std-option">-Os</em></a> is in effect.  Otherwise,</p>
</dd>
</dl>
<p>the behavior when this is not set is equivalent to level <tt class="samp docutils literal"><span class="pre">1</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune">
<tt class="descname">-mtune</tt><tt class="descclassname">=cpu</tt><a class="headerlink" href="#cmdoption-mtune" title="Permalink to this definition">¶</a></dt>
<dd><p>Set instruction scheduling parameters for <tt class="docutils literal"><span class="pre">cpu</span></tt>, overriding any implied
by <em class="xref std std-option">-mcpu=</em>.</p>
<p>Supported values for <tt class="docutils literal"><span class="pre">cpu</span></tt> are</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">ARC600</span></tt></dt>
<dd>Tune for ARC600 cpu.</dd>
<dt><tt class="samp docutils literal"><span class="pre">ARC601</span></tt></dt>
<dd>Tune for ARC601 cpu.</dd>
<dt><tt class="samp docutils literal"><span class="pre">ARC700</span></tt></dt>
<dd>Tune for ARC700 cpu with standard multiplier block.</dd>
<dt><tt class="samp docutils literal"><span class="pre">ARC700-xmac</span></tt></dt>
<dd>Tune for ARC700 cpu with XMAC block.</dd>
<dt><tt class="samp docutils literal"><span class="pre">ARC725D</span></tt></dt>
<dd>Tune for ARC725D cpu.</dd>
<dt><tt class="samp docutils literal"><span class="pre">ARC750D</span></tt></dt>
<dd>Tune for ARC750D cpu.</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmultcost">
<tt class="descname">-mmultcost</tt><tt class="descclassname">=num</tt><a class="headerlink" href="#cmdoption-mmultcost" title="Permalink to this definition">¶</a></dt>
<dd><p>Cost to assume for a multiply instruction, with <tt class="samp docutils literal"><span class="pre">4</span></tt> being equal to a
normal instruction.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-munalign-prob-threshold">
<tt class="descname">-munalign-prob-threshold</tt><tt class="descclassname">=probability</tt><a class="headerlink" href="#cmdoption-munalign-prob-threshold" title="Permalink to this definition">¶</a></dt>
<dd><p>Set probability threshold for unaligning branches.
When tuning for <tt class="samp docutils literal"><span class="pre">ARC700</span></tt> and optimizing for speed, branches without
filled delay slot are preferably emitted unaligned and long, unless
profiling indicates that the probability for the branch to be taken
is below <tt class="docutils literal"><span class="pre">probability</span></tt>.  See <a class="reference internal" href="data-file-relocation-to-support-cross-profiling.html#cross-profiling"><em>Data File Relocation to Support Cross-Profiling</em></a>.
The default is (REG_BR_PROB_BASE/2), i.e. 5000.</p>
</dd></dl>

<p>The following options are maintained for backward compatibility, but
are now deprecated and will be removed in a future release:</p>
<dl class="option">
<dt id="cmdoption-margonaut">
<tt class="descname">-margonaut</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-margonaut" title="Permalink to this definition">¶</a></dt>
<dd><p>Obsolete FPX.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbig-endian">
<tt class="descname">-mbig-endian</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-EB</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbig-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Compile code for big endian targets.  Use of these options is now
deprecated.  Users wanting big-endian code, should use the
<tt class="docutils literal"><span class="pre">arceb-elf32</span></tt> and <tt class="docutils literal"><span class="pre">arceb-linux-uclibc</span></tt> targets when
building the tool chain, for which big-endian is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlittle-endian">
<tt class="descname">-mlittle-endian</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-EL</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlittle-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Compile code for little endian targets.  Use of these options is now
deprecated.  Users wanting little-endian code should use the
<tt class="docutils literal"><span class="pre">arc-elf32</span></tt> and <tt class="docutils literal"><span class="pre">arc-linux-uclibc</span></tt> targets when
building the tool chain, for which little-endian is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbarrel_shifter">
<tt class="descname">-mbarrel_shifter</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbarrel_shifter" title="Permalink to this definition">¶</a></dt>
<dd><p>Replaced by <a class="reference internal" href="#cmdoption-mbarrel-shifter"><em class="xref std std-option">-mbarrel-shifter</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdpfp_compact">
<tt class="descname">-mdpfp_compact</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdpfp_compact" title="Permalink to this definition">¶</a></dt>
<dd><p>Replaced by <em class="xref std std-option">-mdpfp-compact</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdpfp_fast">
<tt class="descname">-mdpfp_fast</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdpfp_fast" title="Permalink to this definition">¶</a></dt>
<dd><p>Replaced by <a class="reference internal" href="#cmdoption-mdpfp-fast"><em class="xref std std-option">-mdpfp-fast</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdsp_packa">
<tt class="descname">-mdsp_packa</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdsp_packa" title="Permalink to this definition">¶</a></dt>
<dd><p>Replaced by <a class="reference internal" href="#cmdoption-mdsp-packa"><em class="xref std std-option">-mdsp-packa</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mEA">
<tt class="descname">-mEA</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mEA" title="Permalink to this definition">¶</a></dt>
<dd><p>Replaced by <a class="reference internal" href="#cmdoption-mea"><em class="xref std std-option">-mea</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmac_24">
<tt class="descname">-mmac_24</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmac_24" title="Permalink to this definition">¶</a></dt>
<dd><p>Replaced by <a class="reference internal" href="#cmdoption-mmac-24"><em class="xref std std-option">-mmac-24</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmac_d16">
<tt class="descname">-mmac_d16</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmac_d16" title="Permalink to this definition">¶</a></dt>
<dd><p>Replaced by <a class="reference internal" href="#cmdoption-mmac-d16"><em class="xref std std-option">-mmac-d16</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mspfp_compact">
<tt class="descname">-mspfp_compact</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mspfp_compact" title="Permalink to this definition">¶</a></dt>
<dd><p>Replaced by <em class="xref std std-option">-mspfp-compact</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mspfp_fast">
<tt class="descname">-mspfp_fast</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mspfp_fast" title="Permalink to this definition">¶</a></dt>
<dd><p>Replaced by <a class="reference internal" href="#cmdoption-mspfp-fast"><em class="xref std std-option">-mspfp-fast</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune">
<tt class="descname">-mtune</tt><tt class="descclassname">=cpu</tt><a class="headerlink" href="#cmdoption-mtune" title="Permalink to this definition">¶</a></dt>
<dd><p>Values <tt class="samp docutils literal"><span class="pre">arc600</span></tt>, <tt class="samp docutils literal"><span class="pre">arc601</span></tt>, <tt class="samp docutils literal"><span class="pre">arc700</span></tt> and
<tt class="samp docutils literal"><span class="pre">arc700-xmac</span></tt> for <tt class="docutils literal"><span class="pre">cpu</span></tt> are replaced by <tt class="samp docutils literal"><span class="pre">ARC600</span></tt>,
<tt class="samp docutils literal"><span class="pre">ARC601</span></tt>, <tt class="samp docutils literal"><span class="pre">ARC700</span></tt> and <tt class="samp docutils literal"><span class="pre">ARC700-xmac</span></tt> respectively</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-multcost">
<tt class="descname">-multcost</tt><tt class="descclassname">=num</tt><a class="headerlink" href="#cmdoption-multcost" title="Permalink to this definition">¶</a></dt>
<dd><p>Replaced by <a class="reference internal" href="#cmdoption-mmultcost"><em class="xref std std-option">-mmultcost</em></a>.</p>
</dd></dl>

</div>
<div class="section" id="arm-options">
<span id="id4"></span><h2>ARM Options<a class="headerlink" href="#arm-options" title="Permalink to this headline">¶</a></h2>
<p id="index-9">These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are defined for the ARM port:</p>
<dl class="option">
<dt id="cmdoption-mabi">
<tt class="descname">-mabi</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the specified ABI.  Permissible values are: <tt class="samp docutils literal"><span class="pre">apcs-gnu</span></tt>,
<tt class="samp docutils literal"><span class="pre">atpcs</span></tt>, <tt class="samp docutils literal"><span class="pre">aapcs</span></tt>, <tt class="samp docutils literal"><span class="pre">aapcs-linux</span></tt> and <tt class="samp docutils literal"><span class="pre">iwmmxt</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mapcs-frame">
<tt class="descname">-mapcs-frame</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mapcs-frame" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate a stack frame that is compliant with the ARM Procedure Call
Standard for all functions, even if this is not strictly necessary for
correct execution of the code.  Specifying <a class="reference internal" href="options-that-control-optimization.html#cmdoption-fomit-frame-pointer"><em class="xref std std-option">-fomit-frame-pointer</em></a>
with this option causes the stack frames not to be generated for
leaf functions.  The default is <em class="xref std std-option">-mno-apcs-frame</em>.
This option is deprecated.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mapcs">
<tt class="descname">-mapcs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mapcs" title="Permalink to this definition">¶</a></dt>
<dd><p>This is a synonym for <a class="reference internal" href="#cmdoption-mapcs-frame"><em class="xref std std-option">-mapcs-frame</em></a> and is deprecated.</p>
<p>&#64;c not currently implemented
&#64;item -mapcs-stack-check
&#64;opindex mapcs-stack-check
Generate code to check the amount of stack space available upon entry to
every function (that actually uses some stack space).  If there is
insufficient space available then either the function
&#64;code{__rt_stkovf_split_small} or &#64;code{__rt_stkovf_split_big} is
called, depending upon the amount of stack space required.  The runtime
system is required to provide these functions.  The default is
&#64;option{-mno-apcs-stack-check}, since this produces smaller code.</p>
<p>&#64;c not currently implemented
&#64;item -mapcs-float
&#64;opindex mapcs-float
Pass floating-point arguments using the floating-point registers.  This is
one of the variants of the APCS&#64;.  This option is recommended if the
target hardware has a floating-point unit or if a lot of floating-point
arithmetic is going to be performed by the code.  The default is
&#64;option{-mno-apcs-float}, since the size of integer-only code is
slightly increased if &#64;option{-mapcs-float} is used.</p>
<p>&#64;c not currently implemented
&#64;item -mapcs-reentrant
&#64;opindex mapcs-reentrant
Generate reentrant, position-independent code.  The default is
&#64;option{-mno-apcs-reentrant}.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mthumb-interwork">
<tt class="descname">-mthumb-interwork</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mthumb-interwork" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that supports calling between the ARM and Thumb
instruction sets.  Without this option, on pre-v5 architectures, the
two instruction sets cannot be reliably used inside one program.  The
default is <em class="xref std std-option">-mno-thumb-interwork</em>, since slightly larger code
is generated when <a class="reference internal" href="#cmdoption-mthumb-interwork"><em class="xref std std-option">-mthumb-interwork</em></a> is specified.  In AAPCS
configurations this option is meaningless.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-sched-prolog">
<tt class="descname">-mno-sched-prolog</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-sched-prolog" title="Permalink to this definition">¶</a></dt>
<dd><p>Prevent the reordering of instructions in the function prologue, or the
merging of those instruction with the instructions in the function&#8217;s
body.  This means that all functions start with a recognizable set
of instructions (or in fact one of a choice from a small set of
different function prologues), and this information can be used to
locate the start of functions inside an executable piece of code.  The
default is <em class="xref std std-option">-msched-prolog</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfloat-abi">
<tt class="descname">-mfloat-abi</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mfloat-abi" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies which floating-point ABI to use.  Permissible values
are: <tt class="samp docutils literal"><span class="pre">soft</span></tt>, <tt class="samp docutils literal"><span class="pre">softfp</span></tt> and <tt class="samp docutils literal"><span class="pre">hard</span></tt>.</p>
<p>Specifying <tt class="samp docutils literal"><span class="pre">soft</span></tt> causes GCC to generate output containing
library calls for floating-point operations.
<tt class="samp docutils literal"><span class="pre">softfp</span></tt> allows the generation of code using hardware floating-point
instructions, but still uses the soft-float calling conventions.
<tt class="samp docutils literal"><span class="pre">hard</span></tt> allows generation of floating-point instructions
and uses FPU-specific calling conventions.</p>
<p>The default depends on the specific target configuration.  Note that
the hard-float and soft-float ABIs are not link-compatible; you must
compile your entire program with the same ABI, and link with a
compatible set of libraries.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlittle-endian">
<tt class="descname">-mlittle-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlittle-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a processor running in little-endian mode.  This is
the default for all standard configurations.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbig-endian">
<tt class="descname">-mbig-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbig-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a processor running in big-endian mode; the default is
to compile code for a little-endian processor.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-march">
<tt class="descname">-march</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-march" title="Permalink to this definition">¶</a></dt>
<dd><p>This specifies the name of the target ARM architecture.  GCC uses this
name to determine what kind of instructions it can emit when generating
assembly code.  This option can be used in conjunction with or instead
of the <em class="xref std std-option">-mcpu=</em> option.  Permissible names are: <tt class="samp docutils literal"><span class="pre">armv2</span></tt>,
<tt class="samp docutils literal"><span class="pre">armv2a</span></tt>, <tt class="samp docutils literal"><span class="pre">armv3</span></tt>, <tt class="samp docutils literal"><span class="pre">armv3m</span></tt>, <tt class="samp docutils literal"><span class="pre">armv4</span></tt>, <tt class="samp docutils literal"><span class="pre">armv4t</span></tt>,
<tt class="samp docutils literal"><span class="pre">armv5</span></tt>, <tt class="samp docutils literal"><span class="pre">armv5t</span></tt>, <tt class="samp docutils literal"><span class="pre">armv5e</span></tt>, <tt class="samp docutils literal"><span class="pre">armv5te</span></tt>,
<tt class="samp docutils literal"><span class="pre">armv6</span></tt>, <tt class="samp docutils literal"><span class="pre">armv6j</span></tt>,
<tt class="samp docutils literal"><span class="pre">armv6t2</span></tt>, <tt class="samp docutils literal"><span class="pre">armv6z</span></tt>, <tt class="samp docutils literal"><span class="pre">armv6zk</span></tt>, <tt class="samp docutils literal"><span class="pre">armv6-m</span></tt>,
<tt class="samp docutils literal"><span class="pre">armv7</span></tt>, <tt class="samp docutils literal"><span class="pre">armv7-a</span></tt>, <tt class="samp docutils literal"><span class="pre">armv7-r</span></tt>, <tt class="samp docutils literal"><span class="pre">armv7-m</span></tt>, <tt class="samp docutils literal"><span class="pre">armv7e-m</span></tt>,
<tt class="samp docutils literal"><span class="pre">armv7ve</span></tt>, <tt class="samp docutils literal"><span class="pre">armv8-a</span></tt>, <tt class="samp docutils literal"><span class="pre">armv8-a+crc</span></tt>,
<tt class="samp docutils literal"><span class="pre">iwmmxt</span></tt>, <tt class="samp docutils literal"><span class="pre">iwmmxt2</span></tt>, <tt class="samp docutils literal"><span class="pre">ep9312</span></tt>.</p>
<p><em class="xref std std-option">-march=armv7ve</em> is the armv7-a architecture with virtualization
extensions.</p>
<p><em class="xref std std-option">-march=armv8-a+crc</em> enables code generation for the ARMv8-A
architecture together with the optional CRC32 extensions.</p>
<p><em class="xref std std-option">-march=native</em> causes the compiler to auto-detect the architecture
of the build computer.  At present, this feature is only supported on
GNU/Linux, and not all architectures are recognized.  If the auto-detect
is unsuccessful the option has no effect.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune">
<tt class="descname">-mtune</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mtune" title="Permalink to this definition">¶</a></dt>
<dd><p>This option specifies the name of the target ARM processor for
which GCC should tune the performance of the code.
For some ARM implementations better performance can be obtained by using
this option.
Permissible names are: <tt class="samp docutils literal"><span class="pre">arm2</span></tt>, <tt class="samp docutils literal"><span class="pre">arm250</span></tt>,
<tt class="samp docutils literal"><span class="pre">arm3</span></tt>, <tt class="samp docutils literal"><span class="pre">arm6</span></tt>, <tt class="samp docutils literal"><span class="pre">arm60</span></tt>, <tt class="samp docutils literal"><span class="pre">arm600</span></tt>, <tt class="samp docutils literal"><span class="pre">arm610</span></tt>,
<tt class="samp docutils literal"><span class="pre">arm620</span></tt>, <tt class="samp docutils literal"><span class="pre">arm7</span></tt>, <tt class="samp docutils literal"><span class="pre">arm7m</span></tt>, <tt class="samp docutils literal"><span class="pre">arm7d</span></tt>, <tt class="samp docutils literal"><span class="pre">arm7dm</span></tt>,
<tt class="samp docutils literal"><span class="pre">arm7di</span></tt>, <tt class="samp docutils literal"><span class="pre">arm7dmi</span></tt>, <tt class="samp docutils literal"><span class="pre">arm70</span></tt>, <tt class="samp docutils literal"><span class="pre">arm700</span></tt>,
<tt class="samp docutils literal"><span class="pre">arm700i</span></tt>, <tt class="samp docutils literal"><span class="pre">arm710</span></tt>, <tt class="samp docutils literal"><span class="pre">arm710c</span></tt>, <tt class="samp docutils literal"><span class="pre">arm7100</span></tt>,
<tt class="samp docutils literal"><span class="pre">arm720</span></tt>,
<tt class="samp docutils literal"><span class="pre">arm7500</span></tt>, <tt class="samp docutils literal"><span class="pre">arm7500fe</span></tt>, <tt class="samp docutils literal"><span class="pre">arm7tdmi</span></tt>, <tt class="samp docutils literal"><span class="pre">arm7tdmi-s</span></tt>,
<tt class="samp docutils literal"><span class="pre">arm710t</span></tt>, <tt class="samp docutils literal"><span class="pre">arm720t</span></tt>, <tt class="samp docutils literal"><span class="pre">arm740t</span></tt>,
<tt class="samp docutils literal"><span class="pre">strongarm</span></tt>, <tt class="samp docutils literal"><span class="pre">strongarm110</span></tt>, <tt class="samp docutils literal"><span class="pre">strongarm1100</span></tt>,
<tt class="samp docutils literal"><span class="pre">strongarm1110</span></tt>,
<tt class="samp docutils literal"><span class="pre">arm8</span></tt>, <tt class="samp docutils literal"><span class="pre">arm810</span></tt>, <tt class="samp docutils literal"><span class="pre">arm9</span></tt>, <tt class="samp docutils literal"><span class="pre">arm9e</span></tt>, <tt class="samp docutils literal"><span class="pre">arm920</span></tt>,
<tt class="samp docutils literal"><span class="pre">arm920t</span></tt>, <tt class="samp docutils literal"><span class="pre">arm922t</span></tt>, <tt class="samp docutils literal"><span class="pre">arm946e-s</span></tt>, <tt class="samp docutils literal"><span class="pre">arm966e-s</span></tt>,
<tt class="samp docutils literal"><span class="pre">arm968e-s</span></tt>, <tt class="samp docutils literal"><span class="pre">arm926ej-s</span></tt>, <tt class="samp docutils literal"><span class="pre">arm940t</span></tt>, <tt class="samp docutils literal"><span class="pre">arm9tdmi</span></tt>,
<tt class="samp docutils literal"><span class="pre">arm10tdmi</span></tt>, <tt class="samp docutils literal"><span class="pre">arm1020t</span></tt>, <tt class="samp docutils literal"><span class="pre">arm1026ej-s</span></tt>,
<tt class="samp docutils literal"><span class="pre">arm10e</span></tt>, <tt class="samp docutils literal"><span class="pre">arm1020e</span></tt>, <tt class="samp docutils literal"><span class="pre">arm1022e</span></tt>,
<tt class="samp docutils literal"><span class="pre">arm1136j-s</span></tt>, <tt class="samp docutils literal"><span class="pre">arm1136jf-s</span></tt>, <tt class="samp docutils literal"><span class="pre">mpcore</span></tt>, <tt class="samp docutils literal"><span class="pre">mpcorenovfp</span></tt>,
<tt class="samp docutils literal"><span class="pre">arm1156t2-s</span></tt>, <tt class="samp docutils literal"><span class="pre">arm1156t2f-s</span></tt>, <tt class="samp docutils literal"><span class="pre">arm1176jz-s</span></tt>, <tt class="samp docutils literal"><span class="pre">arm1176jzf-s</span></tt>,
<tt class="samp docutils literal"><span class="pre">cortex-a5</span></tt>, <tt class="samp docutils literal"><span class="pre">cortex-a7</span></tt>, <tt class="samp docutils literal"><span class="pre">cortex-a8</span></tt>, <tt class="samp docutils literal"><span class="pre">cortex-a9</span></tt>,
<tt class="samp docutils literal"><span class="pre">cortex-a12</span></tt>, <tt class="samp docutils literal"><span class="pre">cortex-a15</span></tt>, <tt class="samp docutils literal"><span class="pre">cortex-a53</span></tt>,
<tt class="samp docutils literal"><span class="pre">cortex-a57</span></tt>, <tt class="samp docutils literal"><span class="pre">cortex-a72</span></tt>,
<tt class="samp docutils literal"><span class="pre">cortex-r4</span></tt>,
<tt class="samp docutils literal"><span class="pre">cortex-r4f</span></tt>, <tt class="samp docutils literal"><span class="pre">cortex-r5</span></tt>, <tt class="samp docutils literal"><span class="pre">cortex-r7</span></tt>, <tt class="samp docutils literal"><span class="pre">cortex-m7</span></tt>,
<tt class="samp docutils literal"><span class="pre">cortex-m4</span></tt>,
<tt class="samp docutils literal"><span class="pre">cortex-m3</span></tt>,
<tt class="samp docutils literal"><span class="pre">cortex-m1</span></tt>,
<tt class="samp docutils literal"><span class="pre">cortex-m0</span></tt>,
<tt class="samp docutils literal"><span class="pre">cortex-m0plus</span></tt>,
<tt class="samp docutils literal"><span class="pre">cortex-m1.small-multiply</span></tt>,
<tt class="samp docutils literal"><span class="pre">cortex-m0.small-multiply</span></tt>,
<tt class="samp docutils literal"><span class="pre">cortex-m0plus.small-multiply</span></tt>,
<tt class="samp docutils literal"><span class="pre">exynos-m1</span></tt>,
<tt class="samp docutils literal"><span class="pre">marvell-pj4</span></tt>,
<tt class="samp docutils literal"><span class="pre">xscale</span></tt>, <tt class="samp docutils literal"><span class="pre">iwmmxt</span></tt>, <tt class="samp docutils literal"><span class="pre">iwmmxt2</span></tt>, <tt class="samp docutils literal"><span class="pre">ep9312</span></tt>,
<tt class="samp docutils literal"><span class="pre">fa526</span></tt>, <tt class="samp docutils literal"><span class="pre">fa626</span></tt>,
<tt class="samp docutils literal"><span class="pre">fa606te</span></tt>, <tt class="samp docutils literal"><span class="pre">fa626te</span></tt>, <tt class="samp docutils literal"><span class="pre">fmp626</span></tt>, <tt class="samp docutils literal"><span class="pre">fa726te</span></tt>,
<tt class="samp docutils literal"><span class="pre">xgene1</span></tt>.</p>
<p>Additionally, this option can specify that GCC should tune the performance
of the code for a big.LITTLE system.  Permissible names are:
<tt class="samp docutils literal"><span class="pre">cortex-a15.cortex-a7</span></tt>, <tt class="samp docutils literal"><span class="pre">cortex-a57.cortex-a53</span></tt>,
<tt class="samp docutils literal"><span class="pre">cortex-a72.cortex-a53</span></tt>.</p>
<p><em class="xref std std-option">-mtune=generic-``arch``</em> specifies that GCC should tune the
performance for a blend of processors within architecture <tt class="docutils literal"><span class="pre">arch</span></tt>.
The aim is to generate code that run well on the current most popular
processors, balancing between optimizations that benefit some CPUs in the
range, and avoiding performance pitfalls of other CPUs.  The effects of
this option may change in future GCC versions as CPU models come and go.</p>
<p><em class="xref std std-option">-mtune=native</em> causes the compiler to auto-detect the CPU
of the build computer.  At present, this feature is only supported on
GNU/Linux, and not all architectures are recognized.  If the auto-detect is
unsuccessful the option has no effect.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>This specifies the name of the target ARM processor.  GCC uses this name
to derive the name of the target ARM architecture (as if specified
by <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a>) and the ARM processor type for which to tune for
performance (as if specified by <a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a>).  Where this option
is used in conjunction with <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> or <a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a>,
those options take precedence over the appropriate part of this option.</p>
<p>Permissible names for this option are the same as those for
<a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a>.</p>
<p><em class="xref std std-option">-mcpu=generic-``arch``</em> is also permissible, and is
equivalent to <em class="xref std std-option">-march=``arch`</em> -mtune=generic-<tt class="docutils literal"><span class="pre">arch`</span></tt>.
See <a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a> for more information.</p>
<p><em class="xref std std-option">-mcpu=native</em> causes the compiler to auto-detect the CPU
of the build computer.  At present, this feature is only supported on
GNU/Linux, and not all architectures are recognized.  If the auto-detect
is unsuccessful the option has no effect.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfpu">
<tt class="descname">-mfpu</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mfpu" title="Permalink to this definition">¶</a></dt>
<dd><p>This specifies what floating-point hardware (or hardware emulation) is
available on the target.  Permissible names are: <tt class="samp docutils literal"><span class="pre">vfp</span></tt>, <tt class="samp docutils literal"><span class="pre">vfpv3</span></tt>,
<tt class="samp docutils literal"><span class="pre">vfpv3-fp16</span></tt>, <tt class="samp docutils literal"><span class="pre">vfpv3-d16</span></tt>, <tt class="samp docutils literal"><span class="pre">vfpv3-d16-fp16</span></tt>, <tt class="samp docutils literal"><span class="pre">vfpv3xd</span></tt>,
<tt class="samp docutils literal"><span class="pre">vfpv3xd-fp16</span></tt>, <tt class="samp docutils literal"><span class="pre">neon</span></tt>, <tt class="samp docutils literal"><span class="pre">neon-fp16</span></tt>, <tt class="samp docutils literal"><span class="pre">vfpv4</span></tt>,
<tt class="samp docutils literal"><span class="pre">vfpv4-d16</span></tt>, <tt class="samp docutils literal"><span class="pre">fpv4-sp-d16</span></tt>, <tt class="samp docutils literal"><span class="pre">neon-vfpv4</span></tt>,
<tt class="samp docutils literal"><span class="pre">fpv5-d16</span></tt>, <tt class="samp docutils literal"><span class="pre">fpv5-sp-d16</span></tt>,
<tt class="samp docutils literal"><span class="pre">fp-armv8</span></tt>, <tt class="samp docutils literal"><span class="pre">neon-fp-armv8</span></tt>, and <tt class="samp docutils literal"><span class="pre">crypto-neon-fp-armv8</span></tt>.</p>
<p>If <a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a> is specified this specifies the format of
floating-point values.</p>
<p>If the selected floating-point hardware includes the NEON extension
(e.g. <em class="xref std std-option">-mfpu`=:samp:`neon</em>), note that floating-point
operations are not generated by GCC&#8217;s auto-vectorization pass unless
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-funsafe-math-optimizations"><em class="xref std std-option">-funsafe-math-optimizations</em></a> is also specified.  This is
because NEON hardware does not fully implement the IEEE 754 standard for
floating-point arithmetic (in particular denormal values are treated as
zero), so the use of NEON instructions may lead to a loss of precision.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfp16-format">
<tt class="descname">-mfp16-format</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mfp16-format" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify the format of the <tt class="docutils literal"><span class="pre">__fp16</span></tt> half-precision floating-point type.
Permissible names are <tt class="samp docutils literal"><span class="pre">none</span></tt>, <tt class="samp docutils literal"><span class="pre">ieee</span></tt>, and <tt class="samp docutils literal"><span class="pre">alternative</span></tt>;
the default is <tt class="samp docutils literal"><span class="pre">none</span></tt>, in which case the <tt class="docutils literal"><span class="pre">__fp16</span></tt> type is not
defined.  See <a class="reference internal" href="half-precision-floating-point.html#half-precision"><em>Half-Precision Floating Point</em></a>, for more information.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mstructure-size-boundary">
<tt class="descname">-mstructure-size-boundary</tt><tt class="descclassname">=n</tt><a class="headerlink" href="#cmdoption-mstructure-size-boundary" title="Permalink to this definition">¶</a></dt>
<dd><p>The sizes of all structures and unions are rounded up to a multiple
of the number of bits set by this option.  Permissible values are 8, 32
and 64.  The default value varies for different toolchains.  For the COFF
targeted toolchain the default value is 8.  A value of 64 is only allowed
if the underlying ABI supports it.</p>
<p>Specifying a larger number can produce faster, more efficient code, but
can also increase the size of the program.  Different values are potentially
incompatible.  Code compiled with one value cannot necessarily expect to
work with code or libraries compiled with another value, if they exchange
information using structures or unions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mabort-on-noreturn">
<tt class="descname">-mabort-on-noreturn</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mabort-on-noreturn" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate a call to the function <tt class="docutils literal"><span class="pre">abort</span></tt> at the end of a
<tt class="docutils literal"><span class="pre">noreturn</span></tt> function.  It is executed if the function tries to
return.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlong-calls">
<tt class="descname">-mlong-calls</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-long-calls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlong-calls" title="Permalink to this definition">¶</a></dt>
<dd><p>Tells the compiler to perform function calls by first loading the
address of the function into a register and then performing a subroutine
call on this register.  This switch is needed if the target function
lies outside of the 64-megabyte addressing range of the offset-based
version of subroutine call instruction.</p>
<p>Even if this switch is enabled, not all function calls are turned
into long calls.  The heuristic is that static functions, functions
that have the <tt class="docutils literal"><span class="pre">short_call</span></tt> attribute, functions that are inside
the scope of a <tt class="docutils literal"><span class="pre">#pragma</span> <span class="pre">no_long_calls</span></tt> directive, and functions whose
definitions have already been compiled within the current compilation
unit are not turned into long calls.  The exceptions to this rule are
that weak function definitions, functions with the <tt class="docutils literal"><span class="pre">long_call</span></tt>
attribute or the <tt class="docutils literal"><span class="pre">section</span></tt> attribute, and functions that are within
the scope of a <tt class="docutils literal"><span class="pre">#pragma</span> <span class="pre">long_calls</span></tt> directive are always
turned into long calls.</p>
<p>This feature is not enabled by default.  Specifying
<em class="xref std std-option">-mno-long-calls</em> restores the default behavior, as does
placing the function calls within the scope of a <tt class="docutils literal"><span class="pre">#pragma</span>
<span class="pre">long_calls_off</span></tt> directive.  Note these switches have no effect on how
the compiler generates code to handle function calls via function
pointers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msingle-pic-base">
<tt class="descname">-msingle-pic-base</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msingle-pic-base" title="Permalink to this definition">¶</a></dt>
<dd><p>Treat the register used for PIC addressing as read-only, rather than
loading it in the prologue for each function.  The runtime system is
responsible for initializing this register with an appropriate value
before execution begins.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpic-register">
<tt class="descname">-mpic-register</tt><tt class="descclassname">=reg</tt><a class="headerlink" href="#cmdoption-mpic-register" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify the register to be used for PIC addressing.
For standard PIC base case, the default is any suitable register
determined by compiler.  For single PIC base case, the default is
<tt class="samp docutils literal"><span class="pre">R9</span></tt> if target is EABI based or stack-checking is enabled,
otherwise the default is <tt class="samp docutils literal"><span class="pre">R10</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpic-data-is-text-relative">
<tt class="descname">-mpic-data-is-text-relative</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpic-data-is-text-relative" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume that each data segments are relative to text segment at load time.
Therefore, it permits addressing data using PC-relative operations.
This option is on by default for targets other than VxWorks RTP.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpoke-function-name">
<tt class="descname">-mpoke-function-name</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpoke-function-name" title="Permalink to this definition">¶</a></dt>
<dd><p>Write the name of each function into the text section, directly
preceding the function prologue.  The generated code is similar to this:</p>
<div class="highlight-c++"><pre>t0
    .ascii "arm_poke_function_name", 0
    .align
t1
    .word 0xff000000 + (t1 - t0)
arm_poke_function_name
    mov     ip, sp
    stmfd   sp!, {fp, ip, lr, pc}
    sub     fp, ip, #4</pre>
</div>
<p>When performing a stack backtrace, code can inspect the value of
<tt class="docutils literal"><span class="pre">pc</span></tt> stored at <tt class="docutils literal"><span class="pre">fp</span> <span class="pre">+</span> <span class="pre">0</span></tt>.  If the trace function then looks at
location <tt class="docutils literal"><span class="pre">pc</span> <span class="pre">-</span> <span class="pre">12</span></tt> and the top 8 bits are set, then we know that
there is a function name embedded immediately preceding this location
and has length <tt class="docutils literal"><span class="pre">((pc[-3])</span> <span class="pre">&amp;</span> <span class="pre">0xff000000)</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mthumb">
<tt class="descname">-mthumb</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-marm</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mthumb" title="Permalink to this definition">¶</a></dt>
<dd><p>Select between generating code that executes in ARM and Thumb
states.  The default for most configurations is to generate code
that executes in ARM state, but the default can be changed by
configuring GCC with the <em class="xref std std-option">--with-mode=```state`</em>
configure option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtpcs-frame">
<tt class="descname">-mtpcs-frame</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mtpcs-frame" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate a stack frame that is compliant with the Thumb Procedure Call
Standard for all non-leaf functions.  (A leaf function is one that does
not call any other functions.)  The default is <em class="xref std std-option">-mno-tpcs-frame</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtpcs-leaf-frame">
<tt class="descname">-mtpcs-leaf-frame</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mtpcs-leaf-frame" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate a stack frame that is compliant with the Thumb Procedure Call
Standard for all leaf functions.  (A leaf function is one that does
not call any other functions.)  The default is <em class="xref std std-option">-mno-apcs-leaf-frame</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcallee-super-interworking">
<tt class="descname">-mcallee-super-interworking</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcallee-super-interworking" title="Permalink to this definition">¶</a></dt>
<dd><p>Gives all externally visible functions in the file being compiled an ARM
instruction set header which switches to Thumb mode before executing the
rest of the function.  This allows these functions to be called from
non-interworking code.  This option is not valid in AAPCS configurations
because interworking is enabled by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcaller-super-interworking">
<tt class="descname">-mcaller-super-interworking</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcaller-super-interworking" title="Permalink to this definition">¶</a></dt>
<dd><p>Allows calls via function pointers (including virtual functions) to
execute correctly regardless of whether the target code has been
compiled for interworking or not.  There is a small overhead in the cost
of executing a function pointer if this option is enabled.  This option
is not valid in AAPCS configurations because interworking is enabled
by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtp">
<tt class="descname">-mtp</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mtp" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify the access model for the thread local storage pointer.  The valid
models are <tt class="samp docutils literal"><span class="pre">soft</span></tt>, which generates calls to <tt class="docutils literal"><span class="pre">__aeabi_read_tp</span></tt>,
<tt class="samp docutils literal"><span class="pre">cp15</span></tt>, which fetches the thread pointer from <tt class="docutils literal"><span class="pre">cp15</span></tt> directly
(supported in the arm6k architecture), and <tt class="samp docutils literal"><span class="pre">auto</span></tt>, which uses the
best available method for the selected processor.  The default setting is
<tt class="samp docutils literal"><span class="pre">auto</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtls-dialect">
<tt class="descname">-mtls-dialect</tt><tt class="descclassname">=dialect</tt><a class="headerlink" href="#cmdoption-mtls-dialect" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify the dialect to use for accessing thread local storage.  Two
<a href="#id5"><span class="problematic" id="id6">``</span></a>dialect``s are supported-<tt class="samp docutils literal"><span class="pre">gnu</span></tt> and <tt class="samp docutils literal"><span class="pre">gnu2</span></tt>.  The
<tt class="samp docutils literal"><span class="pre">gnu</span></tt> dialect selects the original GNU scheme for supporting
local and global dynamic TLS models.  The <tt class="samp docutils literal"><span class="pre">gnu2</span></tt> dialect
selects the GNU descriptor scheme, which provides better performance
for shared libraries.  The GNU descriptor scheme is compatible with
the original scheme, but does require new assembler, linker and
library support.  Initial and local exec TLS models are unaffected by
this option and always use the original scheme.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mword-relocations">
<tt class="descname">-mword-relocations</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mword-relocations" title="Permalink to this definition">¶</a></dt>
<dd><p>Only generate absolute relocations on word-sized values (i.e. R_ARM_ABS32).
This is enabled by default on targets (uClinux, SymbianOS) where the runtime
loader imposes this restriction, and when <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fpic"><em class="xref std std-option">-fpic</em></a> or <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a>
is specified.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfix-cortex-m3-ldrd">
<tt class="descname">-mfix-cortex-m3-ldrd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfix-cortex-m3-ldrd" title="Permalink to this definition">¶</a></dt>
<dd><p>Some Cortex-M3 cores can cause data corruption when <tt class="docutils literal"><span class="pre">ldrd</span></tt> instructions
with overlapping destination and base registers are used.  This option avoids
generating these instructions.  This option is enabled by default when
<em class="xref std std-option">-mcpu=cortex-m3</em> is specified.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-munaligned-access">
<tt class="descname">-munaligned-access</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-unaligned-access</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-munaligned-access" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables (or disables) reading and writing of 16- and 32- bit values
from addresses that are not 16- or 32- bit aligned.  By default
unaligned access is disabled for all pre-ARMv6 and all ARMv6-M
architectures, and enabled for all other architectures.  If unaligned
access is not enabled then words in packed data structures are
accessed a byte at a time.</p>
<p>The ARM attribute <tt class="docutils literal"><span class="pre">Tag_CPU_unaligned_access</span></tt> is set in the
generated object file to either true or false, depending upon the
setting of this option.  If unaligned access is enabled then the
preprocessor symbol <tt class="docutils literal"><span class="pre">__ARM_FEATURE_UNALIGNED</span></tt> is also
defined.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mneon-for-64bits">
<tt class="descname">-mneon-for-64bits</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mneon-for-64bits" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables using Neon to handle scalar 64-bits operations. This is
disabled by default since the cost of moving data from core registers
to Neon is high.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mslow-flash-data">
<tt class="descname">-mslow-flash-data</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mslow-flash-data" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume loading data from flash is slower than fetching instruction.
Therefore literal load is minimized for better performance.
This option is only supported when compiling for ARMv7 M-profile and
off by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-masm-syntax-unified">
<tt class="descname">-masm-syntax-unified</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-masm-syntax-unified" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume inline assembler is using unified asm syntax.  The default is
currently off which implies divided syntax.  Currently this option is
available only for Thumb1 and has no effect on ARM state and Thumb2.
However, this may change in future releases of GCC.  Divided syntax
should be considered deprecated.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrestrict-it">
<tt class="descname">-mrestrict-it</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrestrict-it" title="Permalink to this definition">¶</a></dt>
<dd><p>Restricts generation of IT blocks to conform to the rules of ARMv8.
IT blocks can only contain a single 16-bit instruction from a select
set of instructions. This option is on by default for ARMv8 Thumb mode.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mprint-tune-info">
<tt class="descname">-mprint-tune-info</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mprint-tune-info" title="Permalink to this definition">¶</a></dt>
<dd><p>Print CPU tuning information as comment in assembler file.  This is
an option used only for regression testing of the compiler and not
intended for ordinary use in compiling code.  This option is disabled
by default.</p>
</dd></dl>

</div>
<div class="section" id="avr-options">
<span id="id7"></span><h2>AVR Options<a class="headerlink" href="#avr-options" title="Permalink to this headline">¶</a></h2>
<p id="index-10">These options are defined for AVR implementations:</p>
<dl class="option">
<dt id="cmdoption-mmcu">
<tt class="descname">-mmcu</tt><tt class="descclassname">=mcu</tt><a class="headerlink" href="#cmdoption-mmcu" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify Atmel AVR instruction set architectures (ISA) or MCU type.</p>
<p>The default for this option is <tt class="samp docutils literal"><span class="pre">avr2</span></tt>.</p>
<p>GCC supports the following AVR devices and ISAs:</p>
<dl class="docutils">
<dt><tt class="docutils literal"><span class="pre">avr2</span></tt></dt>
<dd><p class="first">&#8216;Classic&#8217; devices with up to 8 KiB of program memory.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">attiny22</span></tt>, <tt class="docutils literal"><span class="pre">attiny26</span></tt>, <tt class="docutils literal"><span class="pre">at90c8534</span></tt>, <tt class="docutils literal"><span class="pre">at90s2313</span></tt>, <tt class="docutils literal"><span class="pre">at90s2323</span></tt>, <tt class="docutils literal"><span class="pre">at90s2333</span></tt>, <tt class="docutils literal"><span class="pre">at90s2343</span></tt>, <tt class="docutils literal"><span class="pre">at90s4414</span></tt>, <tt class="docutils literal"><span class="pre">at90s4433</span></tt>, <tt class="docutils literal"><span class="pre">at90s4434</span></tt>, <tt class="docutils literal"><span class="pre">at90s8515</span></tt>, <tt class="docutils literal"><span class="pre">at90s8535</span></tt>.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">avr25</span></tt></dt>
<dd><p class="first">&#8216;Classic&#8217; devices with up to 8 KiB of program memory and with the <tt class="docutils literal"><span class="pre">MOVW</span></tt> instruction.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">ata5272</span></tt>, <tt class="docutils literal"><span class="pre">ata6616c</span></tt>, <tt class="docutils literal"><span class="pre">attiny13</span></tt>, <tt class="docutils literal"><span class="pre">attiny13a</span></tt>, <tt class="docutils literal"><span class="pre">attiny2313</span></tt>, <tt class="docutils literal"><span class="pre">attiny2313a</span></tt>, <tt class="docutils literal"><span class="pre">attiny24</span></tt>, <tt class="docutils literal"><span class="pre">attiny24a</span></tt>, <tt class="docutils literal"><span class="pre">attiny25</span></tt>, <tt class="docutils literal"><span class="pre">attiny261</span></tt>, <tt class="docutils literal"><span class="pre">attiny261a</span></tt>, <tt class="docutils literal"><span class="pre">attiny43u</span></tt>, <tt class="docutils literal"><span class="pre">attiny4313</span></tt>, <tt class="docutils literal"><span class="pre">attiny44</span></tt>, <tt class="docutils literal"><span class="pre">attiny44a</span></tt>, <tt class="docutils literal"><span class="pre">attiny441</span></tt>, <tt class="docutils literal"><span class="pre">attiny45</span></tt>, <tt class="docutils literal"><span class="pre">attiny461</span></tt>, <tt class="docutils literal"><span class="pre">attiny461a</span></tt>, <tt class="docutils literal"><span class="pre">attiny48</span></tt>, <tt class="docutils literal"><span class="pre">attiny828</span></tt>, <tt class="docutils literal"><span class="pre">attiny84</span></tt>, <tt class="docutils literal"><span class="pre">attiny84a</span></tt>, <tt class="docutils literal"><span class="pre">attiny841</span></tt>, <tt class="docutils literal"><span class="pre">attiny85</span></tt>, <tt class="docutils literal"><span class="pre">attiny861</span></tt>, <tt class="docutils literal"><span class="pre">attiny861a</span></tt>, <tt class="docutils literal"><span class="pre">attiny87</span></tt>, <tt class="docutils literal"><span class="pre">attiny88</span></tt>, <tt class="docutils literal"><span class="pre">at86rf401</span></tt>.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">avr3</span></tt></dt>
<dd><p class="first">&#8216;Classic&#8217; devices with 16 KiB up to 64 KiB of  program memory.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">at43usb355</span></tt>, <tt class="docutils literal"><span class="pre">at76c711</span></tt>.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">avr31</span></tt></dt>
<dd><p class="first">&#8216;Classic&#8217; devices with 128 KiB of program memory.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">atmega103</span></tt>, <tt class="docutils literal"><span class="pre">at43usb320</span></tt>.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">avr35</span></tt></dt>
<dd><p class="first">&#8216;Classic&#8217; devices with 16 KiB up to 64 KiB of program memory and with the <tt class="docutils literal"><span class="pre">MOVW</span></tt> instruction.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">ata5505</span></tt>, <tt class="docutils literal"><span class="pre">ata6617c</span></tt>, <tt class="docutils literal"><span class="pre">ata664251</span></tt>, <tt class="docutils literal"><span class="pre">atmega16u2</span></tt>, <tt class="docutils literal"><span class="pre">atmega32u2</span></tt>, <tt class="docutils literal"><span class="pre">atmega8u2</span></tt>, <tt class="docutils literal"><span class="pre">attiny1634</span></tt>, <tt class="docutils literal"><span class="pre">attiny167</span></tt>, <tt class="docutils literal"><span class="pre">at90usb162</span></tt>, <tt class="docutils literal"><span class="pre">at90usb82</span></tt>.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">avr4</span></tt></dt>
<dd><p class="first">&#8216;Enhanced&#8217; devices with up to 8 KiB of program memory.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">ata6285</span></tt>, <tt class="docutils literal"><span class="pre">ata6286</span></tt>, <tt class="docutils literal"><span class="pre">ata6289</span></tt>, <tt class="docutils literal"><span class="pre">ata6612c</span></tt>, <tt class="docutils literal"><span class="pre">atmega48</span></tt>, <tt class="docutils literal"><span class="pre">atmega48a</span></tt>, <tt class="docutils literal"><span class="pre">atmega48p</span></tt>, <tt class="docutils literal"><span class="pre">atmega48pa</span></tt>, <tt class="docutils literal"><span class="pre">atmega8</span></tt>, <tt class="docutils literal"><span class="pre">atmega8a</span></tt>, <tt class="docutils literal"><span class="pre">atmega8hva</span></tt>, <tt class="docutils literal"><span class="pre">atmega8515</span></tt>, <tt class="docutils literal"><span class="pre">atmega8535</span></tt>, <tt class="docutils literal"><span class="pre">atmega88</span></tt>, <tt class="docutils literal"><span class="pre">atmega88a</span></tt>, <tt class="docutils literal"><span class="pre">atmega88p</span></tt>, <tt class="docutils literal"><span class="pre">atmega88pa</span></tt>, <tt class="docutils literal"><span class="pre">at90pwm1</span></tt>, <tt class="docutils literal"><span class="pre">at90pwm2</span></tt>, <tt class="docutils literal"><span class="pre">at90pwm2b</span></tt>, <tt class="docutils literal"><span class="pre">at90pwm3</span></tt>, <tt class="docutils literal"><span class="pre">at90pwm3b</span></tt>, <tt class="docutils literal"><span class="pre">at90pwm81</span></tt>.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">avr5</span></tt></dt>
<dd><p class="first">&#8216;Enhanced&#8217; devices with 16 KiB up to 64 KiB of program memory.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">ata5702m322</span></tt>, <tt class="docutils literal"><span class="pre">ata5782</span></tt>, <tt class="docutils literal"><span class="pre">ata5790</span></tt>, <tt class="docutils literal"><span class="pre">ata5790n</span></tt>, <tt class="docutils literal"><span class="pre">ata5795</span></tt>, <tt class="docutils literal"><span class="pre">ata5831</span></tt>, <tt class="docutils literal"><span class="pre">ata6613c</span></tt>, <tt class="docutils literal"><span class="pre">ata6614q</span></tt>, <tt class="docutils literal"><span class="pre">atmega16</span></tt>, <tt class="docutils literal"><span class="pre">atmega16a</span></tt>, <tt class="docutils literal"><span class="pre">atmega16hva</span></tt>, <tt class="docutils literal"><span class="pre">atmega16hva2</span></tt>, <tt class="docutils literal"><span class="pre">atmega16hvb</span></tt>, <tt class="docutils literal"><span class="pre">atmega16hvbrevb</span></tt>, <tt class="docutils literal"><span class="pre">atmega16m1</span></tt>, <tt class="docutils literal"><span class="pre">atmega16u4</span></tt>, <tt class="docutils literal"><span class="pre">atmega161</span></tt>, <tt class="docutils literal"><span class="pre">atmega162</span></tt>, <tt class="docutils literal"><span class="pre">atmega163</span></tt>, <tt class="docutils literal"><span class="pre">atmega164a</span></tt>, <tt class="docutils literal"><span class="pre">atmega164p</span></tt>, <tt class="docutils literal"><span class="pre">atmega164pa</span></tt>, <tt class="docutils literal"><span class="pre">atmega165</span></tt>, <tt class="docutils literal"><span class="pre">atmega165a</span></tt>, <tt class="docutils literal"><span class="pre">atmega165p</span></tt>, <tt class="docutils literal"><span class="pre">atmega165pa</span></tt>, <tt class="docutils literal"><span class="pre">atmega168</span></tt>, <tt class="docutils literal"><span class="pre">atmega168a</span></tt>, <tt class="docutils literal"><span class="pre">atmega168p</span></tt>, <tt class="docutils literal"><span class="pre">atmega168pa</span></tt>, <tt class="docutils literal"><span class="pre">atmega169</span></tt>, <tt class="docutils literal"><span class="pre">atmega169a</span></tt>, <tt class="docutils literal"><span class="pre">atmega169p</span></tt>, <tt class="docutils literal"><span class="pre">atmega169pa</span></tt>, <tt class="docutils literal"><span class="pre">atmega32</span></tt>, <tt class="docutils literal"><span class="pre">atmega32a</span></tt>, <tt class="docutils literal"><span class="pre">atmega32c1</span></tt>, <tt class="docutils literal"><span class="pre">atmega32hvb</span></tt>, <tt class="docutils literal"><span class="pre">atmega32hvbrevb</span></tt>, <tt class="docutils literal"><span class="pre">atmega32m1</span></tt>, <tt class="docutils literal"><span class="pre">atmega32u4</span></tt>, <tt class="docutils literal"><span class="pre">atmega32u6</span></tt>, <tt class="docutils literal"><span class="pre">atmega323</span></tt>, <tt class="docutils literal"><span class="pre">atmega324a</span></tt>, <tt class="docutils literal"><span class="pre">atmega324p</span></tt>, <tt class="docutils literal"><span class="pre">atmega324pa</span></tt>, <tt class="docutils literal"><span class="pre">atmega325</span></tt>, <tt class="docutils literal"><span class="pre">atmega325a</span></tt>, <tt class="docutils literal"><span class="pre">atmega325p</span></tt>, <tt class="docutils literal"><span class="pre">atmega325pa</span></tt>, <tt class="docutils literal"><span class="pre">atmega3250</span></tt>, <tt class="docutils literal"><span class="pre">atmega3250a</span></tt>, <tt class="docutils literal"><span class="pre">atmega3250p</span></tt>, <tt class="docutils literal"><span class="pre">atmega3250pa</span></tt>, <tt class="docutils literal"><span class="pre">atmega328</span></tt>, <tt class="docutils literal"><span class="pre">atmega328p</span></tt>, <tt class="docutils literal"><span class="pre">atmega329</span></tt>, <tt class="docutils literal"><span class="pre">atmega329a</span></tt>, <tt class="docutils literal"><span class="pre">atmega329p</span></tt>, <tt class="docutils literal"><span class="pre">atmega329pa</span></tt>, <tt class="docutils literal"><span class="pre">atmega3290</span></tt>, <tt class="docutils literal"><span class="pre">atmega3290a</span></tt>, <tt class="docutils literal"><span class="pre">atmega3290p</span></tt>, <tt class="docutils literal"><span class="pre">atmega3290pa</span></tt>, <tt class="docutils literal"><span class="pre">atmega406</span></tt>, <tt class="docutils literal"><span class="pre">atmega64</span></tt>, <tt class="docutils literal"><span class="pre">atmega64a</span></tt>, <tt class="docutils literal"><span class="pre">atmega64c1</span></tt>, <tt class="docutils literal"><span class="pre">atmega64hve</span></tt>, <tt class="docutils literal"><span class="pre">atmega64hve2</span></tt>, <tt class="docutils literal"><span class="pre">atmega64m1</span></tt>, <tt class="docutils literal"><span class="pre">atmega64rfr2</span></tt>, <tt class="docutils literal"><span class="pre">atmega640</span></tt>, <tt class="docutils literal"><span class="pre">atmega644</span></tt>, <tt class="docutils literal"><span class="pre">atmega644a</span></tt>, <tt class="docutils literal"><span class="pre">atmega644p</span></tt>, <tt class="docutils literal"><span class="pre">atmega644pa</span></tt>, <tt class="docutils literal"><span class="pre">atmega644rfr2</span></tt>, <tt class="docutils literal"><span class="pre">atmega645</span></tt>, <tt class="docutils literal"><span class="pre">atmega645a</span></tt>, <tt class="docutils literal"><span class="pre">atmega645p</span></tt>, <tt class="docutils literal"><span class="pre">atmega6450</span></tt>, <tt class="docutils literal"><span class="pre">atmega6450a</span></tt>, <tt class="docutils literal"><span class="pre">atmega6450p</span></tt>, <tt class="docutils literal"><span class="pre">atmega649</span></tt>, <tt class="docutils literal"><span class="pre">atmega649a</span></tt>, <tt class="docutils literal"><span class="pre">atmega649p</span></tt>, <tt class="docutils literal"><span class="pre">atmega6490</span></tt>, <tt class="docutils literal"><span class="pre">atmega6490a</span></tt>, <tt class="docutils literal"><span class="pre">atmega6490p</span></tt>, <tt class="docutils literal"><span class="pre">at90can32</span></tt>, <tt class="docutils literal"><span class="pre">at90can64</span></tt>, <tt class="docutils literal"><span class="pre">at90pwm161</span></tt>, <tt class="docutils literal"><span class="pre">at90pwm216</span></tt>, <tt class="docutils literal"><span class="pre">at90pwm316</span></tt>, <tt class="docutils literal"><span class="pre">at90scr100</span></tt>, <tt class="docutils literal"><span class="pre">at90usb646</span></tt>, <tt class="docutils literal"><span class="pre">at90usb647</span></tt>, <tt class="docutils literal"><span class="pre">at94k</span></tt>, <tt class="docutils literal"><span class="pre">m3000</span></tt>.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">avr51</span></tt></dt>
<dd><p class="first">&#8216;Enhanced&#8217; devices with 128 KiB of program memory.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">atmega128</span></tt>, <tt class="docutils literal"><span class="pre">atmega128a</span></tt>, <tt class="docutils literal"><span class="pre">atmega128rfa1</span></tt>, <tt class="docutils literal"><span class="pre">atmega128rfr2</span></tt>, <tt class="docutils literal"><span class="pre">atmega1280</span></tt>, <tt class="docutils literal"><span class="pre">atmega1281</span></tt>, <tt class="docutils literal"><span class="pre">atmega1284</span></tt>, <tt class="docutils literal"><span class="pre">atmega1284p</span></tt>, <tt class="docutils literal"><span class="pre">atmega1284rfr2</span></tt>, <tt class="docutils literal"><span class="pre">at90can128</span></tt>, <tt class="docutils literal"><span class="pre">at90usb1286</span></tt>, <tt class="docutils literal"><span class="pre">at90usb1287</span></tt>.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">avr6</span></tt></dt>
<dd><p class="first">&#8216;Enhanced&#8217; devices with 3-byte PC, i.e. with more than 128 KiB of program memory.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">atmega256rfr2</span></tt>, <tt class="docutils literal"><span class="pre">atmega2560</span></tt>, <tt class="docutils literal"><span class="pre">atmega2561</span></tt>, <tt class="docutils literal"><span class="pre">atmega2564rfr2</span></tt>.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">avrxmega2</span></tt></dt>
<dd><p class="first">&#8216;XMEGA&#8217; devices with more than 8 KiB and up to 64 KiB of program memory.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">atxmega16a4</span></tt>, <tt class="docutils literal"><span class="pre">atxmega16a4u</span></tt>, <tt class="docutils literal"><span class="pre">atxmega16c4</span></tt>, <tt class="docutils literal"><span class="pre">atxmega16d4</span></tt>, <tt class="docutils literal"><span class="pre">atxmega16e5</span></tt>, <tt class="docutils literal"><span class="pre">atxmega32a4</span></tt>, <tt class="docutils literal"><span class="pre">atxmega32a4u</span></tt>, <tt class="docutils literal"><span class="pre">atxmega32c3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega32c4</span></tt>, <tt class="docutils literal"><span class="pre">atxmega32d3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega32d4</span></tt>, <tt class="docutils literal"><span class="pre">atxmega32e5</span></tt>, <tt class="docutils literal"><span class="pre">atxmega8e5</span></tt>.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">avrxmega4</span></tt></dt>
<dd><p class="first">&#8216;XMEGA&#8217; devices with more than 64 KiB and up to 128 KiB of program memory.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">atxmega64a3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega64a3u</span></tt>, <tt class="docutils literal"><span class="pre">atxmega64a4u</span></tt>, <tt class="docutils literal"><span class="pre">atxmega64b1</span></tt>, <tt class="docutils literal"><span class="pre">atxmega64b3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega64c3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega64d3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega64d4</span></tt>.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">avrxmega5</span></tt></dt>
<dd><p class="first">&#8216;XMEGA&#8217; devices with more than 64 KiB and up to 128 KiB of program memory and more than 64 KiB of RAM.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">atxmega64a1</span></tt>, <tt class="docutils literal"><span class="pre">atxmega64a1u</span></tt>.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">avrxmega6</span></tt></dt>
<dd><p class="first">&#8216;XMEGA&#8217; devices with more than 128 KiB of program memory.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">atxmega128a3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega128a3u</span></tt>, <tt class="docutils literal"><span class="pre">atxmega128b1</span></tt>, <tt class="docutils literal"><span class="pre">atxmega128b3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega128c3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega128d3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega128d4</span></tt>, <tt class="docutils literal"><span class="pre">atxmega192a3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega192a3u</span></tt>, <tt class="docutils literal"><span class="pre">atxmega192c3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega192d3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega256a3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega256a3b</span></tt>, <tt class="docutils literal"><span class="pre">atxmega256a3bu</span></tt>, <tt class="docutils literal"><span class="pre">atxmega256a3u</span></tt>, <tt class="docutils literal"><span class="pre">atxmega256c3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega256d3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega384c3</span></tt>, <tt class="docutils literal"><span class="pre">atxmega384d3</span></tt>.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">avrxmega7</span></tt></dt>
<dd><p class="first">&#8216;XMEGA&#8217; devices with more than 128 KiB of program memory and more than 64 KiB of RAM.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">atxmega128a1</span></tt>, <tt class="docutils literal"><span class="pre">atxmega128a1u</span></tt>, <tt class="docutils literal"><span class="pre">atxmega128a4u</span></tt>.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">avrtiny</span></tt></dt>
<dd><p class="first">&#8216;TINY&#8217; Tiny core devices with 512 B up to 4 KiB of program memory.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">attiny10</span></tt>, <tt class="docutils literal"><span class="pre">attiny20</span></tt>, <tt class="docutils literal"><span class="pre">attiny4</span></tt>, <tt class="docutils literal"><span class="pre">attiny40</span></tt>, <tt class="docutils literal"><span class="pre">attiny5</span></tt>, <tt class="docutils literal"><span class="pre">attiny9</span></tt>.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">avr1</span></tt></dt>
<dd><p class="first">This ISA is implemented by the minimal AVR core and supported for assembler only.</p>
<p class="last"><tt class="docutils literal"><span class="pre">mcu</span></tt> = <tt class="docutils literal"><span class="pre">attiny11</span></tt>, <tt class="docutils literal"><span class="pre">attiny12</span></tt>, <tt class="docutils literal"><span class="pre">attiny15</span></tt>, <tt class="docutils literal"><span class="pre">attiny28</span></tt>, <tt class="docutils literal"><span class="pre">at90s1200</span></tt>.</p>
</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-maccumulate-args">
<tt class="descname">-maccumulate-args</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-maccumulate-args" title="Permalink to this definition">¶</a></dt>
<dd><p>Accumulate outgoing function arguments and acquire/release the needed
stack space for outgoing function arguments once in function
prologue/epilogue.  Without this option, outgoing arguments are pushed
before calling a function and popped afterwards.</p>
<p>Popping the arguments after the function call can be expensive on
AVR so that accumulating the stack space might lead to smaller
executables because arguments need not to be removed from the
stack after such a function call.</p>
<p>This option can lead to reduced code size for functions that perform
several calls to functions that get their arguments on the stack like
calls to printf-like functions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbranch-cost">
<tt class="descname">-mbranch-cost</tt><tt class="descclassname">=cost</tt><a class="headerlink" href="#cmdoption-mbranch-cost" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the branch costs for conditional branch instructions to
<tt class="docutils literal"><span class="pre">cost</span></tt>.  Reasonable values for <tt class="docutils literal"><span class="pre">cost</span></tt> are small, non-negative
integers. The default branch cost is 0.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcall-prologues">
<tt class="descname">-mcall-prologues</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcall-prologues" title="Permalink to this definition">¶</a></dt>
<dd><p>Functions prologues/epilogues are expanded as calls to appropriate
subroutines.  Code size is smaller.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mint8">
<tt class="descname">-mint8</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mint8" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume <tt class="docutils literal"><span class="pre">int</span></tt> to be 8-bit integer.  This affects the sizes of all types: a
<tt class="docutils literal"><span class="pre">char</span></tt> is 1 byte, an <tt class="docutils literal"><span class="pre">int</span></tt> is 1 byte, a <tt class="docutils literal"><span class="pre">long</span></tt> is 2 bytes,
and <tt class="docutils literal"><span class="pre">long</span> <span class="pre">long</span></tt> is 4 bytes.  Please note that this option does not
conform to the C standards, but it results in smaller code
size.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mn-flash">
<tt class="descname">-mn-flash</tt><tt class="descclassname">=num</tt><a class="headerlink" href="#cmdoption-mn-flash" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume that the flash memory has a size of
<tt class="docutils literal"><span class="pre">num</span></tt> times 64 KiB.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-interrupts">
<tt class="descname">-mno-interrupts</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-interrupts" title="Permalink to this definition">¶</a></dt>
<dd><p>Generated code is not compatible with hardware interrupts.
Code size is smaller.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrelax">
<tt class="descname">-mrelax</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrelax" title="Permalink to this definition">¶</a></dt>
<dd><p>Try to replace <tt class="docutils literal"><span class="pre">CALL</span></tt> resp. <tt class="docutils literal"><span class="pre">JMP</span></tt> instruction by the shorter
<tt class="docutils literal"><span class="pre">RCALL</span></tt> resp. <tt class="docutils literal"><span class="pre">RJMP</span></tt> instruction if applicable.
Setting <a class="reference internal" href="#cmdoption-mrelax"><em class="xref std std-option">-mrelax</em></a> just adds the <em class="xref std std-option">--mlink-relax</em> option to
the assembler&#8217;s command line and the <em class="xref std std-option">--relax</em> option to the
linker&#8217;s command line.</p>
<p>Jump relaxing is performed by the linker because jump offsets are not
known before code is located. Therefore, the assembler code generated by the
compiler is the same, but the instructions in the executable may
differ from instructions in the assembler code.</p>
<p>Relaxing must be turned on if linker stubs are needed, see the
section on <tt class="docutils literal"><span class="pre">EIND</span></tt> and linker stubs below.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrmw">
<tt class="descname">-mrmw</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrmw" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume that the device supports the Read-Modify-Write
instructions <tt class="docutils literal"><span class="pre">XCH</span></tt>, <tt class="docutils literal"><span class="pre">LAC</span></tt>, <tt class="docutils literal"><span class="pre">LAS</span></tt> and <tt class="docutils literal"><span class="pre">LAT</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msp8">
<tt class="descname">-msp8</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msp8" title="Permalink to this definition">¶</a></dt>
<dd><p>Treat the stack pointer register as an 8-bit register,
i.e. assume the high byte of the stack pointer is zero.
In general, you don&#8217;t need to set this option by hand.</p>
<p>This option is used internally by the compiler to select and
build multilibs for architectures <tt class="docutils literal"><span class="pre">avr2</span></tt> and <tt class="docutils literal"><span class="pre">avr25</span></tt>.
These architectures mix devices with and without <tt class="docutils literal"><span class="pre">SPH</span></tt>.
For any setting other than <em class="xref std std-option">-mmcu=avr2</em> or <em class="xref std std-option">-mmcu=avr25</em>
the compiler driver adds or removes this option from the compiler
proper&#8217;s command line, because the compiler then knows if the device
or architecture has an 8-bit stack pointer and thus no <tt class="docutils literal"><span class="pre">SPH</span></tt>
register or not.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mstrict-X">
<tt class="descname">-mstrict-X</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mstrict-X" title="Permalink to this definition">¶</a></dt>
<dd><p>Use address register <tt class="docutils literal"><span class="pre">X</span></tt> in a way proposed by the hardware.  This means
that <tt class="docutils literal"><span class="pre">X</span></tt> is only used in indirect, post-increment or
pre-decrement addressing.</p>
<p>Without this option, the <tt class="docutils literal"><span class="pre">X</span></tt> register may be used in the same way
as <tt class="docutils literal"><span class="pre">Y</span></tt> or <tt class="docutils literal"><span class="pre">Z</span></tt> which then is emulated by additional
instructions.
For example, loading a value with <tt class="docutils literal"><span class="pre">X+const</span></tt> addressing with a
small non-negative <tt class="docutils literal"><span class="pre">const</span> <span class="pre">&lt;</span> <span class="pre">64</span></tt> to a register <tt class="docutils literal"><span class="pre">Rn</span></tt> is
performed as</p>
<div class="highlight-c++"><pre>adiw r26, const   ; X += const
ld   ``Rn``, X        ; ``Rn`` = *X
sbiw r26, const   ; X -= const</pre>
</div>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtiny-stack">
<tt class="descname">-mtiny-stack</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mtiny-stack" title="Permalink to this definition">¶</a></dt>
<dd><p>Only change the lower 8 bits of the stack pointer.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-nodevicelib">
<tt class="descname">-nodevicelib</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-nodevicelib" title="Permalink to this definition">¶</a></dt>
<dd><p>Don&#8217;t link against AVR-LibC&#8217;s device specific library <tt class="docutils literal"><span class="pre">libdev.a</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-Waddr-space-convert">
<tt class="descname">-Waddr-space-convert</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-Waddr-space-convert" title="Permalink to this definition">¶</a></dt>
<dd><p>Warn about conversions between address spaces in the case where the
resulting address space is not contained in the incoming address space.</p>
</dd></dl>

<p><tt class="docutils literal"><span class="pre">EIND</span></tt> and Devices with More Than 128 Ki Bytes of Flash
.. index:: EIND</p>
<p>Pointers in the implementation are 16 bits wide.
The address of a function or label is represented as word address so
that indirect jumps and calls can target any code address in the
range of 64 Ki words.</p>
<p>In order to facilitate indirect jump on devices with more than 128 Ki
bytes of program memory space, there is a special function register called
<tt class="docutils literal"><span class="pre">EIND</span></tt> that serves as most significant part of the target address
when <tt class="docutils literal"><span class="pre">EICALL</span></tt> or <tt class="docutils literal"><span class="pre">EIJMP</span></tt> instructions are used.</p>
<p>Indirect jumps and calls on these devices are handled as follows by
the compiler and are subject to some limitations:</p>
<ul>
<li><p class="first">The compiler never sets <tt class="docutils literal"><span class="pre">EIND</span></tt>.</p>
</li>
<li><p class="first">The compiler uses <tt class="docutils literal"><span class="pre">EIND</span></tt> implicitely in <tt class="docutils literal"><span class="pre">EICALL</span></tt>/<tt class="docutils literal"><span class="pre">EIJMP</span></tt>
instructions or might read <tt class="docutils literal"><span class="pre">EIND</span></tt> directly in order to emulate an
indirect call/jump by means of a <tt class="docutils literal"><span class="pre">RET</span></tt> instruction.</p>
</li>
<li><p class="first">The compiler assumes that <tt class="docutils literal"><span class="pre">EIND</span></tt> never changes during the startup
code or during the application. In particular, <tt class="docutils literal"><span class="pre">EIND</span></tt> is not
saved/restored in function or interrupt service routine
prologue/epilogue.</p>
</li>
<li><p class="first">For indirect calls to functions and computed goto, the linker
generates <em>stubs</em>. Stubs are jump pads sometimes also called
<em>trampolines</em>. Thus, the indirect call/jump jumps to such a stub.
The stub contains a direct jump to the desired address.</p>
</li>
<li><p class="first">Linker relaxation must be turned on so that the linker generates
the stubs correctly in all situations. See the compiler option
<a class="reference internal" href="#cmdoption-mrelax"><em class="xref std std-option">-mrelax</em></a> and the linker option <em class="xref std std-option">--relax</em>.
There are corner cases where the linker is supposed to generate stubs
but aborts without relaxation and without a helpful error message.</p>
</li>
<li><p class="first">The default linker script is arranged for code with <tt class="docutils literal"><span class="pre">EIND</span> <span class="pre">=</span> <span class="pre">0</span></tt>.
If code is supposed to work for a setup with <tt class="docutils literal"><span class="pre">EIND</span> <span class="pre">!=</span> <span class="pre">0</span></tt>, a custom
linker script has to be used in order to place the sections whose
name start with <tt class="docutils literal"><span class="pre">.trampolines</span></tt> into the segment where <tt class="docutils literal"><span class="pre">EIND</span></tt>
points to.</p>
</li>
<li><p class="first">The startup code from libgcc never sets <tt class="docutils literal"><span class="pre">EIND</span></tt>.
Notice that startup code is a blend of code from libgcc and AVR-LibC.
For the impact of AVR-LibC on <tt class="docutils literal"><span class="pre">EIND</span></tt>, see the
<a class="reference external" href="http://nongnu.org/avr-libc/user-manual/AVR-LibC">http://nongnu.org/avr-libc/user-manual/AVR-LibC</a> user manual.</p>
</li>
<li><p class="first">It is legitimate for user-specific startup code to set up <tt class="docutils literal"><span class="pre">EIND</span></tt>
early, for example by means of initialization code located in
section <tt class="docutils literal"><span class="pre">.init3</span></tt>. Such code runs prior to general startup code
that initializes RAM and calls constructors, but after the bit
of startup code from AVR-LibC that sets <tt class="docutils literal"><span class="pre">EIND</span></tt> to the segment
where the vector table is located.</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="cp">#include &lt;avr/io.h&gt;</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">__attribute__</span><span class="p">((</span><span class="n">section</span><span class="p">(</span><span class="s">&quot;.init3&quot;</span><span class="p">),</span><span class="kr">naked</span><span class="p">,</span><span class="n">used</span><span class="p">,</span><span class="n">no_instrument_function</span><span class="p">))</span>
<span class="n">init3_set_eind</span> <span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
  <span class="kr">__asm</span> <span class="k">volatile</span> <span class="p">(</span><span class="s">&quot;ldi r24,pm_hh8(__trampolines_start)</span><span class="se">\n\t</span><span class="s">&quot;</span>
                  <span class="s">&quot;out %i0,r24&quot;</span> <span class="o">::</span> <span class="s">&quot;n&quot;</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">EIND</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;r24&quot;</span><span class="p">,</span><span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>
</pre></div>
</div>
<p>The <tt class="docutils literal"><span class="pre">__trampolines_start</span></tt> symbol is defined in the linker script.</p>
</li>
<li><p class="first">Stubs are generated automatically by the linker if
the following two conditions are met:</p>
<ul>
<li><p class="first">The address of a label is taken by means of the <tt class="docutils literal"><span class="pre">gs</span></tt> modifier
(short for <em>generate stubs</em>) like so:</p>
<div class="highlight-c++"><pre>LDI r24, lo8(gs(``func``))
LDI r25, hi8(gs(``func``))</pre>
</div>
</li>
<li><p class="first">The final location of that label is in a code segment
<em>outside</em> the segment where the stubs are located.</p>
</li>
</ul>
</li>
<li><p class="first">The compiler emits such <tt class="docutils literal"><span class="pre">gs</span></tt> modifiers for code labels in the
following situations:</p>
<ul class="simple">
<li>Taking address of a function or code label.</li>
<li>Computed goto.</li>
<li>If prologue-save function is used, see <a class="reference internal" href="#cmdoption-mcall-prologues"><em class="xref std std-option">-mcall-prologues</em></a>
command-line option.</li>
<li>Switch/case dispatch tables. If you do not want such dispatch
tables you can specify the <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fno-jump-tables"><em class="xref std std-option">-fno-jump-tables</em></a> command-line option.</li>
<li>C and C++ constructors/destructors called during startup/shutdown.</li>
<li>If the tools hit a <tt class="docutils literal"><span class="pre">gs()</span></tt> modifier explained above.</li>
</ul>
</li>
<li><p class="first">Jumping to non-symbolic addresses like so is <em>not</em> supported:</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="kt">int</span> <span class="nf">main</span> <span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
    <span class="cm">/* Call function at word address 0x2 */</span>
    <span class="k">return</span> <span class="p">((</span><span class="kt">int</span><span class="p">(</span><span class="o">*</span><span class="p">)(</span><span class="kt">void</span><span class="p">))</span> <span class="mh">0x2</span><span class="p">)();</span>
<span class="p">}</span>
</pre></div>
</div>
<p>Instead, a stub has to be set up, i.e. the function has to be called
through a symbol (<tt class="docutils literal"><span class="pre">func_4</span></tt> in the example):</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="kt">int</span> <span class="nf">main</span> <span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
    <span class="k">extern</span> <span class="kt">int</span> <span class="n">func_4</span> <span class="p">(</span><span class="kt">void</span><span class="p">);</span>

    <span class="cm">/* Call function at byte address 0x4 */</span>
    <span class="k">return</span> <span class="n">func_4</span><span class="p">();</span>
<span class="p">}</span>
</pre></div>
</div>
<p>and the application be linked with <em class="xref std std-option">-Wl,--defsym,func_4=0x4</em>.
Alternatively, <tt class="docutils literal"><span class="pre">func_4</span></tt> can be defined in the linker script.</p>
</li>
</ul>
<p>Handling of the <tt class="docutils literal"><span class="pre">RAMPD</span></tt>, <tt class="docutils literal"><span class="pre">RAMPX</span></tt>, <tt class="docutils literal"><span class="pre">RAMPY</span></tt> and <tt class="docutils literal"><span class="pre">RAMPZ</span></tt> Special Function Registers
.. index:: RAMPD</p>
<span class="target" id="index-11"></span><span class="target" id="index-12"></span><p id="index-13">Some AVR devices support memories larger than the 64 KiB range
that can be accessed with 16-bit pointers.  To access memory locations
outside this 64 KiB range, the contentent of a <tt class="docutils literal"><span class="pre">RAMP</span></tt>
register is used as high part of the address:
The <tt class="docutils literal"><span class="pre">X</span></tt>, <tt class="docutils literal"><span class="pre">Y</span></tt>, <tt class="docutils literal"><span class="pre">Z</span></tt> address register is concatenated
with the <tt class="docutils literal"><span class="pre">RAMPX</span></tt>, <tt class="docutils literal"><span class="pre">RAMPY</span></tt>, <tt class="docutils literal"><span class="pre">RAMPZ</span></tt> special function
register, respectively, to get a wide address. Similarly,
<tt class="docutils literal"><span class="pre">RAMPD</span></tt> is used together with direct addressing.</p>
<ul class="simple">
<li>The startup code initializes the <tt class="docutils literal"><span class="pre">RAMP</span></tt> special function
registers with zero.</li>
<li>If a AVR Named Address Spacesnamed address space other than
generic or <tt class="docutils literal"><span class="pre">__flash</span></tt> is used, then <tt class="docutils literal"><span class="pre">RAMPZ</span></tt> is set
as needed before the operation.</li>
<li>If the device supports RAM larger than 64 KiB and the compiler
needs to change <tt class="docutils literal"><span class="pre">RAMPZ</span></tt> to accomplish an operation, <tt class="docutils literal"><span class="pre">RAMPZ</span></tt>
is reset to zero after the operation.</li>
<li>If the device comes with a specific <tt class="docutils literal"><span class="pre">RAMP</span></tt> register, the ISR
prologue/epilogue saves/restores that SFR and initializes it with
zero in case the ISR code might (implicitly) use it.</li>
<li>RAM larger than 64 KiB is not supported by GCC for AVR targets.
If you use inline assembler to read from locations outside the
16-bit address range and change one of the <tt class="docutils literal"><span class="pre">RAMP</span></tt> registers,
you must reset it to zero after the access.</li>
</ul>
<div class="section" id="avr-built-in-macros">
<h3>AVR Built-in Macros<a class="headerlink" href="#avr-built-in-macros" title="Permalink to this headline">¶</a></h3>
<p>GCC defines several built-in macros so that the user code can test
for the presence or absence of features.  Almost any of the following
built-in macros are deduced from device capabilities and thus
triggered by the <em class="xref std std-option">-mmcu=</em> command-line option.</p>
<p>For even more AVR-specific built-in macros see
AVR Named Address Spaces and AVR Built-in Functions.</p>
<dl class="docutils">
<dt><tt class="docutils literal"><span class="pre">__AVR_ARCH__</span></tt></dt>
<dd><p class="first">Build-in macro that resolves to a decimal number that identifies the
architecture and depends on the <em class="xref std std-option">-mmcu=``mcu``</em> option.
Possible values are:</p>
<p><tt class="docutils literal"><span class="pre">2</span></tt>, <tt class="docutils literal"><span class="pre">25</span></tt>, <tt class="docutils literal"><span class="pre">3</span></tt>, <tt class="docutils literal"><span class="pre">31</span></tt>, <tt class="docutils literal"><span class="pre">35</span></tt>,
<tt class="docutils literal"><span class="pre">4</span></tt>, <tt class="docutils literal"><span class="pre">5</span></tt>, <tt class="docutils literal"><span class="pre">51</span></tt>, <tt class="docutils literal"><span class="pre">6</span></tt></p>
<p>for <tt class="docutils literal"><span class="pre">mcu``=``avr2</span></tt>, <tt class="docutils literal"><span class="pre">avr25</span></tt>, <tt class="docutils literal"><span class="pre">avr3</span></tt>, <tt class="docutils literal"><span class="pre">avr31</span></tt>,
<tt class="docutils literal"><span class="pre">avr35</span></tt>, <tt class="docutils literal"><span class="pre">avr4</span></tt>, <tt class="docutils literal"><span class="pre">avr5</span></tt>, <tt class="docutils literal"><span class="pre">avr51</span></tt>, <tt class="docutils literal"><span class="pre">avr6</span></tt>,</p>
<p>respectively and</p>
<p><tt class="docutils literal"><span class="pre">100</span></tt>, <tt class="docutils literal"><span class="pre">102</span></tt>, <tt class="docutils literal"><span class="pre">104</span></tt>,
<tt class="docutils literal"><span class="pre">105</span></tt>, <tt class="docutils literal"><span class="pre">106</span></tt>, <tt class="docutils literal"><span class="pre">107</span></tt></p>
<p class="last">for <tt class="docutils literal"><span class="pre">mcu``=``avrtiny</span></tt>, <tt class="docutils literal"><span class="pre">avrxmega2</span></tt>, <tt class="docutils literal"><span class="pre">avrxmega4</span></tt>,
<tt class="docutils literal"><span class="pre">avrxmega5</span></tt>, <tt class="docutils literal"><span class="pre">avrxmega6</span></tt>, <tt class="docutils literal"><span class="pre">avrxmega7</span></tt>, respectively.
If <tt class="docutils literal"><span class="pre">mcu</span></tt> specifies a device, this built-in macro is set
accordingly. For example, with <em class="xref std std-option">-mmcu=atmega8</em> the macro is
defined to <tt class="docutils literal"><span class="pre">4</span></tt>.</p>
</dd>
<dt><tt class="samp docutils literal"><span class="pre">__AVR_</span><em><span class="pre">Device</span></em><span class="pre">__</span></tt></dt>
<dd><p class="first">Setting <em class="xref std std-option">-mmcu=``device``</em> defines this built-in macro which reflects
the device&#8217;s name. For example, <em class="xref std std-option">-mmcu=atmega8</em> defines the
built-in macro <tt class="docutils literal"><span class="pre">__AVR_ATmega8__</span></tt>, <em class="xref std std-option">-mmcu=attiny261a</em> defines
<tt class="docutils literal"><span class="pre">__AVR_ATtiny261A__</span></tt>, etc.</p>
<p>The built-in macros&#8217; names follow
the scheme <tt class="docutils literal"><span class="pre">__AVR_``Device``__</span></tt> where <tt class="docutils literal"><span class="pre">Device</span></tt> is
the device name as from the AVR user manual. The difference between
<tt class="docutils literal"><span class="pre">Device</span></tt> in the built-in macro and <tt class="docutils literal"><span class="pre">device</span></tt> in
<em class="xref std std-option">-mmcu=``device``</em> is that the latter is always lowercase.</p>
<p class="last">If <tt class="docutils literal"><span class="pre">device</span></tt> is not a device but only a core architecture like
<tt class="samp docutils literal"><span class="pre">avr51</span></tt>, this macro is not defined.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">__AVR_DEVICE_NAME__</span></tt></dt>
<dd><p class="first">Setting <em class="xref std std-option">-mmcu=``device``</em> defines this built-in macro to
the device&#8217;s name. For example, with <em class="xref std std-option">-mmcu=atmega8</em> the macro
is defined to <tt class="docutils literal"><span class="pre">atmega8</span></tt>.</p>
<p class="last">If <tt class="docutils literal"><span class="pre">device</span></tt> is not a device but only a core architecture like
<tt class="samp docutils literal"><span class="pre">avr51</span></tt>, this macro is not defined.</p>
</dd>
<dt><tt class="docutils literal"><span class="pre">__AVR_XMEGA__</span></tt></dt>
<dd>The device / architecture belongs to the XMEGA family of devices.</dd>
<dt><tt class="docutils literal"><span class="pre">__AVR_HAVE_ELPM__</span></tt></dt>
<dd>The device has the the <tt class="docutils literal"><span class="pre">ELPM</span></tt> instruction.</dd>
<dt><tt class="docutils literal"><span class="pre">__AVR_HAVE_ELPMX__</span></tt></dt>
<dd>The device has the <tt class="docutils literal"><span class="pre">ELPM</span> <span class="pre">R``n</span></tt>,Z`` and <tt class="docutils literal"><span class="pre">ELPM</span>
<span class="pre">R``n</span></tt>,Z+`` instructions.</dd>
<dt><tt class="docutils literal"><span class="pre">__AVR_HAVE_MOVW__</span></tt></dt>
<dd>The device has the <tt class="docutils literal"><span class="pre">MOVW</span></tt> instruction to perform 16-bit
register-register moves.</dd>
<dt><tt class="docutils literal"><span class="pre">__AVR_HAVE_LPMX__</span></tt></dt>
<dd>The device has the <tt class="docutils literal"><span class="pre">LPM</span> <span class="pre">R``n</span></tt>,Z`` and
<tt class="docutils literal"><span class="pre">LPM</span> <span class="pre">R``n</span></tt>,Z+`` instructions.</dd>
<dt><tt class="docutils literal"><span class="pre">__AVR_HAVE_MUL__</span></tt></dt>
<dd>The device has a hardware multiplier.</dd>
<dt><tt class="docutils literal"><span class="pre">__AVR_HAVE_JMP_CALL__</span></tt></dt>
<dd>The device has the <tt class="docutils literal"><span class="pre">JMP</span></tt> and <tt class="docutils literal"><span class="pre">CALL</span></tt> instructions.
This is the case for devices with at least 16 KiB of program
memory.</dd>
<dt><tt class="docutils literal"><span class="pre">__AVR_HAVE_EIJMP_EICALL__</span></tt> <tt class="docutils literal"><span class="pre">__AVR_3_BYTE_PC__</span></tt></dt>
<dd>The device has the <tt class="docutils literal"><span class="pre">EIJMP</span></tt> and <tt class="docutils literal"><span class="pre">EICALL</span></tt> instructions.
This is the case for devices with more than 128 KiB of program memory.
This also means that the program counter
(PC) is 3 bytes wide.</dd>
<dt><tt class="docutils literal"><span class="pre">__AVR_2_BYTE_PC__</span></tt></dt>
<dd>The program counter (PC) is 2 bytes wide. This is the case for devices
with up to 128 KiB of program memory.</dd>
<dt><tt class="docutils literal"><span class="pre">__AVR_HAVE_8BIT_SP__</span></tt> <tt class="docutils literal"><span class="pre">__AVR_HAVE_16BIT_SP__</span></tt></dt>
<dd>The stack pointer (SP) register is treated as 8-bit respectively
16-bit register by the compiler.
The definition of these macros is affected by <a class="reference internal" href="#cmdoption-mtiny-stack"><em class="xref std std-option">-mtiny-stack</em></a>.</dd>
<dt><tt class="docutils literal"><span class="pre">__AVR_HAVE_SPH__</span></tt> <tt class="docutils literal"><span class="pre">__AVR_SP8__</span></tt></dt>
<dd>The device has the SPH (high part of stack pointer) special function
register or has an 8-bit stack pointer, respectively.
The definition of these macros is affected by <em class="xref std std-option">-mmcu=</em> and
in the cases of <em class="xref std std-option">-mmcu=avr2</em> and <em class="xref std std-option">-mmcu=avr25</em> also
by <a class="reference internal" href="#cmdoption-msp8"><em class="xref std std-option">-msp8</em></a>.</dd>
<dt><tt class="docutils literal"><span class="pre">__AVR_HAVE_RAMPD__</span></tt> <tt class="docutils literal"><span class="pre">__AVR_HAVE_RAMPX__</span></tt> <tt class="docutils literal"><span class="pre">__AVR_HAVE_RAMPY__</span></tt> <tt class="docutils literal"><span class="pre">__AVR_HAVE_RAMPZ__</span></tt></dt>
<dd>The device has the <tt class="docutils literal"><span class="pre">RAMPD</span></tt>, <tt class="docutils literal"><span class="pre">RAMPX</span></tt>, <tt class="docutils literal"><span class="pre">RAMPY</span></tt>,
<tt class="docutils literal"><span class="pre">RAMPZ</span></tt> special function register, respectively.</dd>
<dt><tt class="docutils literal"><span class="pre">__NO_INTERRUPTS__</span></tt></dt>
<dd>This macro reflects the <a class="reference internal" href="#cmdoption-mno-interrupts"><em class="xref std std-option">-mno-interrupts</em></a> command-line option.</dd>
<dt><tt class="docutils literal"><span class="pre">__AVR_ERRATA_SKIP__</span></tt> <tt class="docutils literal"><span class="pre">__AVR_ERRATA_SKIP_JMP_CALL__</span></tt></dt>
<dd>Some AVR devices (AT90S8515, ATmega103) must not skip 32-bit
instructions because of a hardware erratum.  Skip instructions are
<tt class="docutils literal"><span class="pre">SBRS</span></tt>, <tt class="docutils literal"><span class="pre">SBRC</span></tt>, <tt class="docutils literal"><span class="pre">SBIS</span></tt>, <tt class="docutils literal"><span class="pre">SBIC</span></tt> and <tt class="docutils literal"><span class="pre">CPSE</span></tt>.
The second macro is only defined if <tt class="docutils literal"><span class="pre">__AVR_HAVE_JMP_CALL__</span></tt> is also
set.</dd>
<dt><tt class="docutils literal"><span class="pre">__AVR_ISA_RMW__</span></tt></dt>
<dd>The device has Read-Modify-Write instructions (XCH, LAC, LAS and LAT).</dd>
<dt><tt class="samp docutils literal"><span class="pre">__AVR_SFR_OFFSET__=</span><em><span class="pre">offset</span></em></tt></dt>
<dd>Instructions that can address I/O special function registers directly
like <tt class="docutils literal"><span class="pre">IN</span></tt>, <tt class="docutils literal"><span class="pre">OUT</span></tt>, <tt class="docutils literal"><span class="pre">SBI</span></tt>, etc. may use a different
address as if addressed by an instruction to access RAM like <tt class="docutils literal"><span class="pre">LD</span></tt>
or <tt class="docutils literal"><span class="pre">STS</span></tt>. This offset depends on the device architecture and has
to be subtracted from the RAM address in order to get the
respective I/O address.</dd>
<dt><tt class="docutils literal"><span class="pre">__WITH_AVRLIBC__</span></tt></dt>
<dd>The compiler is configured to be used together with AVR-Libc.
See the <em class="xref std std-option">--with-avrlibc</em> configure option.</dd>
</dl>
</div>
</div>
<div class="section" id="blackfin-options">
<span id="id8"></span><h2>Blackfin Options<a class="headerlink" href="#blackfin-options" title="Permalink to this headline">¶</a></h2>
<span class="target" id="index-14"></span><dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=cpu[-sirevision]</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies the name of the target Blackfin processor.  Currently, <tt class="docutils literal"><span class="pre">cpu</span></tt>
can be one of <tt class="samp docutils literal"><span class="pre">bf512</span></tt>, <tt class="samp docutils literal"><span class="pre">bf514</span></tt>, <tt class="samp docutils literal"><span class="pre">bf516</span></tt>, <tt class="samp docutils literal"><span class="pre">bf518</span></tt>,
<tt class="samp docutils literal"><span class="pre">bf522</span></tt>, <tt class="samp docutils literal"><span class="pre">bf523</span></tt>, <tt class="samp docutils literal"><span class="pre">bf524</span></tt>, <tt class="samp docutils literal"><span class="pre">bf525</span></tt>, <tt class="samp docutils literal"><span class="pre">bf526</span></tt>,
<tt class="samp docutils literal"><span class="pre">bf527</span></tt>, <tt class="samp docutils literal"><span class="pre">bf531</span></tt>, <tt class="samp docutils literal"><span class="pre">bf532</span></tt>, <tt class="samp docutils literal"><span class="pre">bf533</span></tt>,
<tt class="samp docutils literal"><span class="pre">bf534</span></tt>, <tt class="samp docutils literal"><span class="pre">bf536</span></tt>, <tt class="samp docutils literal"><span class="pre">bf537</span></tt>, <tt class="samp docutils literal"><span class="pre">bf538</span></tt>, <tt class="samp docutils literal"><span class="pre">bf539</span></tt>,
<tt class="samp docutils literal"><span class="pre">bf542</span></tt>, <tt class="samp docutils literal"><span class="pre">bf544</span></tt>, <tt class="samp docutils literal"><span class="pre">bf547</span></tt>, <tt class="samp docutils literal"><span class="pre">bf548</span></tt>, <tt class="samp docutils literal"><span class="pre">bf549</span></tt>,
<tt class="samp docutils literal"><span class="pre">bf542m</span></tt>, <tt class="samp docutils literal"><span class="pre">bf544m</span></tt>, <tt class="samp docutils literal"><span class="pre">bf547m</span></tt>, <tt class="samp docutils literal"><span class="pre">bf548m</span></tt>, <tt class="samp docutils literal"><span class="pre">bf549m</span></tt>,
<tt class="samp docutils literal"><span class="pre">bf561</span></tt>, <tt class="samp docutils literal"><span class="pre">bf592</span></tt>.</p>
<p>The optional <tt class="docutils literal"><span class="pre">sirevision</span></tt> specifies the silicon revision of the target
Blackfin processor.  Any workarounds available for the targeted silicon revision
are enabled.  If <tt class="docutils literal"><span class="pre">sirevision</span></tt> is <tt class="samp docutils literal"><span class="pre">none</span></tt>, no workarounds are enabled.
If <tt class="docutils literal"><span class="pre">sirevision</span></tt> is <tt class="samp docutils literal"><span class="pre">any</span></tt>, all workarounds for the targeted processor
are enabled.  The <tt class="docutils literal"><span class="pre">__SILICON_REVISION__</span></tt> macro is defined to two
hexadecimal digits representing the major and minor numbers in the silicon
revision.  If <tt class="docutils literal"><span class="pre">sirevision</span></tt> is <tt class="samp docutils literal"><span class="pre">none</span></tt>, the <tt class="docutils literal"><span class="pre">__SILICON_REVISION__</span></tt>
is not defined.  If <tt class="docutils literal"><span class="pre">sirevision</span></tt> is <tt class="samp docutils literal"><span class="pre">any</span></tt>, the
<tt class="docutils literal"><span class="pre">__SILICON_REVISION__</span></tt> is defined to be <tt class="docutils literal"><span class="pre">0xffff</span></tt>.
If this optional <tt class="docutils literal"><span class="pre">sirevision</span></tt> is not used, GCC assumes the latest known
silicon revision of the targeted Blackfin processor.</p>
<p>GCC defines a preprocessor macro for the specified <tt class="docutils literal"><span class="pre">cpu</span></tt>.
For the <tt class="samp docutils literal"><span class="pre">bfin-elf</span></tt> toolchain, this option causes the hardware BSP
provided by libgloss to be linked in if <a class="reference internal" href="#cmdoption-msim"><em class="xref std std-option">-msim</em></a> is not given.</p>
<p>Without this option, <tt class="samp docutils literal"><span class="pre">bf532</span></tt> is used as the processor by default.</p>
<p>Note that support for <tt class="samp docutils literal"><span class="pre">bf561</span></tt> is incomplete.  For <tt class="samp docutils literal"><span class="pre">bf561</span></tt>,
only the preprocessor macro is defined.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msim">
<tt class="descname">-msim</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msim" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies that the program will be run on the simulator.  This causes
the simulator BSP provided by libgloss to be linked in.  This option
has effect only for <tt class="samp docutils literal"><span class="pre">bfin-elf</span></tt> toolchain.
Certain other options, such as <a class="reference internal" href="#cmdoption-mid-shared-library"><em class="xref std std-option">-mid-shared-library</em></a> and
<a class="reference internal" href="#cmdoption-mfdpic"><em class="xref std std-option">-mfdpic</em></a>, imply <a class="reference internal" href="#cmdoption-msim"><em class="xref std std-option">-msim</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-momit-leaf-frame-pointer">
<tt class="descname">-momit-leaf-frame-pointer</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-momit-leaf-frame-pointer" title="Permalink to this definition">¶</a></dt>
<dd><p>Don&#8217;t keep the frame pointer in a register for leaf functions.  This
avoids the instructions to save, set up and restore frame pointers and
makes an extra register available in leaf functions.  The option
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-fomit-frame-pointer"><em class="xref std std-option">-fomit-frame-pointer</em></a> removes the frame pointer for all functions,
which might make debugging harder.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mspecld-anomaly">
<tt class="descname">-mspecld-anomaly</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mspecld-anomaly" title="Permalink to this definition">¶</a></dt>
<dd><p>When enabled, the compiler ensures that the generated code does not
contain speculative loads after jump instructions. If this option is used,
<tt class="docutils literal"><span class="pre">__WORKAROUND_SPECULATIVE_LOADS</span></tt> is defined.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-specld-anomaly">
<tt class="descname">-mno-specld-anomaly</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-specld-anomaly" title="Permalink to this definition">¶</a></dt>
<dd><p>Don&#8217;t generate extra code to prevent speculative loads from occurring.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcsync-anomaly">
<tt class="descname">-mcsync-anomaly</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcsync-anomaly" title="Permalink to this definition">¶</a></dt>
<dd><p>When enabled, the compiler ensures that the generated code does not
contain CSYNC or SSYNC instructions too soon after conditional branches.
If this option is used, <tt class="docutils literal"><span class="pre">__WORKAROUND_SPECULATIVE_SYNCS</span></tt> is defined.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-csync-anomaly">
<tt class="descname">-mno-csync-anomaly</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-csync-anomaly" title="Permalink to this definition">¶</a></dt>
<dd><p>Don&#8217;t generate extra code to prevent CSYNC or SSYNC instructions from
occurring too soon after a conditional branch.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlow-64k">
<tt class="descname">-mlow-64k</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlow-64k" title="Permalink to this definition">¶</a></dt>
<dd><p>When enabled, the compiler is free to take advantage of the knowledge that
the entire program fits into the low 64k of memory.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-low-64k">
<tt class="descname">-mno-low-64k</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-low-64k" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume that the program is arbitrarily large.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mstack-check-l1">
<tt class="descname">-mstack-check-l1</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mstack-check-l1" title="Permalink to this definition">¶</a></dt>
<dd><p>Do stack checking using information placed into L1 scratchpad memory by the
uClinux kernel.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mid-shared-library">
<tt class="descname">-mid-shared-library</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mid-shared-library" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that supports shared libraries via the library ID method.
This allows for execute in place and shared libraries in an environment
without virtual memory management.  This option implies <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a>.
With a <tt class="samp docutils literal"><span class="pre">bfin-elf</span></tt> target, this option implies <a class="reference internal" href="#cmdoption-msim"><em class="xref std std-option">-msim</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-id-shared-library">
<tt class="descname">-mno-id-shared-library</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-id-shared-library" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that doesn&#8217;t assume ID-based shared libraries are being used.
This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mleaf-id-shared-library">
<tt class="descname">-mleaf-id-shared-library</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mleaf-id-shared-library" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that supports shared libraries via the library ID method,
but assumes that this library or executable won&#8217;t link against any other
ID shared libraries.  That allows the compiler to use faster code for jumps
and calls.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-leaf-id-shared-library">
<tt class="descname">-mno-leaf-id-shared-library</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-leaf-id-shared-library" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not assume that the code being compiled won&#8217;t link against any ID shared
libraries.  Slower code is generated for jump and call insns.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mshared-library-id">
<tt class="descname">-mshared-library-id</tt><tt class="descclassname">=n</tt><a class="headerlink" href="#cmdoption-mshared-library-id" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies the identification number of the ID-based shared library being
compiled.  Specifying a value of 0 generates more compact code; specifying
other values forces the allocation of that number to the current
library but is no more space- or time-efficient than omitting this option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msep-data">
<tt class="descname">-msep-data</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msep-data" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that allows the data segment to be located in a different
area of memory from the text segment.  This allows for execute in place in
an environment without virtual memory management by eliminating relocations
against the text section.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-sep-data">
<tt class="descname">-mno-sep-data</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-sep-data" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that assumes that the data segment follows the text segment.
This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlong-calls">
<tt class="descname">-mlong-calls</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-long-calls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlong-calls" title="Permalink to this definition">¶</a></dt>
<dd><p>Tells the compiler to perform function calls by first loading the
address of the function into a register and then performing a subroutine
call on this register.  This switch is needed if the target function
lies outside of the 24-bit addressing range of the offset-based
version of subroutine call instruction.</p>
<p>This feature is not enabled by default.  Specifying
<em class="xref std std-option">-mno-long-calls</em> restores the default behavior.  Note these
switches have no effect on how the compiler generates code to handle
function calls via function pointers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfast-fp">
<tt class="descname">-mfast-fp</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfast-fp" title="Permalink to this definition">¶</a></dt>
<dd><p>Link with the fast floating-point library. This library relaxes some of
the IEEE floating-point standard&#8217;s rules for checking inputs against
Not-a-Number (NAN), in the interest of performance.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-minline-plt">
<tt class="descname">-minline-plt</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-minline-plt" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable inlining of PLT entries in function calls to functions that are
not known to bind locally.  It has no effect without <a class="reference internal" href="#cmdoption-mfdpic"><em class="xref std std-option">-mfdpic</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmulticore">
<tt class="descname">-mmulticore</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmulticore" title="Permalink to this definition">¶</a></dt>
<dd><p>Build a standalone application for multicore Blackfin processors.
This option causes proper start files and link scripts supporting
multicore to be used, and defines the macro <tt class="docutils literal"><span class="pre">__BFIN_MULTICORE</span></tt>.
It can only be used with <em class="xref std std-option">-mcpu=bf561[-``sirevision`</em>]`.</p>
<p>This option can be used with <a class="reference internal" href="#cmdoption-mcorea"><em class="xref std std-option">-mcorea</em></a> or <a class="reference internal" href="#cmdoption-mcoreb"><em class="xref std std-option">-mcoreb</em></a>, which
selects the one-application-per-core programming model.  Without
<a class="reference internal" href="#cmdoption-mcorea"><em class="xref std std-option">-mcorea</em></a> or <a class="reference internal" href="#cmdoption-mcoreb"><em class="xref std std-option">-mcoreb</em></a>, the single-application/dual-core
programming model is used. In this model, the main function of Core B
should be named as <tt class="docutils literal"><span class="pre">coreb_main</span></tt>.</p>
<p>If this option is not used, the single-core application programming
model is used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcorea">
<tt class="descname">-mcorea</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcorea" title="Permalink to this definition">¶</a></dt>
<dd><p>Build a standalone application for Core A of BF561 when using
the one-application-per-core programming model. Proper start files
and link scripts are used to support Core A, and the macro
<tt class="docutils literal"><span class="pre">__BFIN_COREA</span></tt> is defined.
This option can only be used in conjunction with <a class="reference internal" href="#cmdoption-mmulticore"><em class="xref std std-option">-mmulticore</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcoreb">
<tt class="descname">-mcoreb</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcoreb" title="Permalink to this definition">¶</a></dt>
<dd><p>Build a standalone application for Core B of BF561 when using
the one-application-per-core programming model. Proper start files
and link scripts are used to support Core B, and the macro
<tt class="docutils literal"><span class="pre">__BFIN_COREB</span></tt> is defined. When this option is used, <tt class="docutils literal"><span class="pre">coreb_main</span></tt>
should be used instead of <tt class="docutils literal"><span class="pre">main</span></tt>.
This option can only be used in conjunction with <a class="reference internal" href="#cmdoption-mmulticore"><em class="xref std std-option">-mmulticore</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msdram">
<tt class="descname">-msdram</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msdram" title="Permalink to this definition">¶</a></dt>
<dd><p>Build a standalone application for SDRAM. Proper start files and
link scripts are used to put the application into SDRAM, and the macro
<tt class="docutils literal"><span class="pre">__BFIN_SDRAM</span></tt> is defined.
The loader should initialize SDRAM before loading the application.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-micplb">
<tt class="descname">-micplb</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-micplb" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume that ICPLBs are enabled at run time.  This has an effect on certain
anomaly workarounds.  For Linux targets, the default is to assume ICPLBs
are enabled; for standalone applications the default is off.</p>
</dd></dl>

</div>
<div class="section" id="c6x-options">
<span id="id9"></span><h2>C6X Options<a class="headerlink" href="#c6x-options" title="Permalink to this headline">¶</a></h2>
<span class="target" id="index-15"></span><dl class="option">
<dt id="cmdoption-march">
<tt class="descname">-march</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-march" title="Permalink to this definition">¶</a></dt>
<dd><p>This specifies the name of the target architecture.  GCC uses this
name to determine what kind of instructions it can emit when generating
assembly code.  Permissible names are: <tt class="samp docutils literal"><span class="pre">c62x</span></tt>,
<tt class="samp docutils literal"><span class="pre">c64x</span></tt>, <tt class="samp docutils literal"><span class="pre">c64x+</span></tt>, <tt class="samp docutils literal"><span class="pre">c67x</span></tt>, <tt class="samp docutils literal"><span class="pre">c67x+</span></tt>, <tt class="samp docutils literal"><span class="pre">c674x</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbig-endian">
<tt class="descname">-mbig-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbig-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a big-endian target.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlittle-endian">
<tt class="descname">-mlittle-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlittle-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a little-endian target.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msim">
<tt class="descname">-msim</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msim" title="Permalink to this definition">¶</a></dt>
<dd><p>Choose startup files and linker script suitable for the simulator.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msdata">
<tt class="descname">-msdata</tt><tt class="descclassname">=default</tt><a class="headerlink" href="#cmdoption-msdata" title="Permalink to this definition">¶</a></dt>
<dd><p>Put small global and static data in the <tt class="docutils literal"><span class="pre">.neardata</span></tt> section,
which is pointed to by register <tt class="docutils literal"><span class="pre">B14</span></tt>.  Put small uninitialized
global and static data in the <tt class="docutils literal"><span class="pre">.bss</span></tt> section, which is adjacent
to the <tt class="docutils literal"><span class="pre">.neardata</span></tt> section.  Put small read-only data into the
<tt class="docutils literal"><span class="pre">.rodata</span></tt> section.  The corresponding sections used for large
pieces of data are <tt class="docutils literal"><span class="pre">.fardata</span></tt>, <tt class="docutils literal"><span class="pre">.far</span></tt> and <tt class="docutils literal"><span class="pre">.const</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msdata">
<tt class="descname">-msdata</tt><tt class="descclassname">=all</tt><a class="headerlink" href="#cmdoption-msdata" title="Permalink to this definition">¶</a></dt>
<dd><p>Put all data, not just small objects, into the sections reserved for
small data, and use addressing relative to the <tt class="docutils literal"><span class="pre">B14</span></tt> register to
access them.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msdata">
<tt class="descname">-msdata</tt><tt class="descclassname">=none</tt><a class="headerlink" href="#cmdoption-msdata" title="Permalink to this definition">¶</a></dt>
<dd><p>Make no use of the sections reserved for small data, and use absolute
addresses to access all data.  Put all initialized global and static
data in the <tt class="docutils literal"><span class="pre">.fardata</span></tt> section, and all uninitialized data in the
<tt class="docutils literal"><span class="pre">.far</span></tt> section.  Put all constant data into the <tt class="docutils literal"><span class="pre">.const</span></tt>
section.</p>
</dd></dl>

</div>
<div class="section" id="cris-options">
<span id="id10"></span><h2>CRIS Options<a class="headerlink" href="#cris-options" title="Permalink to this headline">¶</a></h2>
<p id="index-16">These options are defined specifically for the CRIS ports.</p>
<dl class="option">
<dt id="cmdoption-march">
<tt class="descname">-march</tt><tt class="descclassname">=architecture-type</tt><a class="headerlink" href="#cmdoption-march" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the specified architecture.  The choices for
<tt class="docutils literal"><span class="pre">architecture-type</span></tt> are <tt class="samp docutils literal"><span class="pre">v3</span></tt>, <tt class="samp docutils literal"><span class="pre">v8</span></tt> and <tt class="samp docutils literal"><span class="pre">v10</span></tt> for
respectively ETRAX4, ETRAX100, and ETRAX100LX.
Default is <tt class="samp docutils literal"><span class="pre">v0</span></tt> except for cris-axis-linux-gnu, where the default is
<tt class="samp docutils literal"><span class="pre">v10</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune">
<tt class="descname">-mtune</tt><tt class="descclassname">=architecture-type</tt><a class="headerlink" href="#cmdoption-mtune" title="Permalink to this definition">¶</a></dt>
<dd><p>Tune to <tt class="docutils literal"><span class="pre">architecture-type</span></tt> everything applicable about the generated
code, except for the ABI and the set of available instructions.  The
choices for <tt class="docutils literal"><span class="pre">architecture-type</span></tt> are the same as for
<em class="xref std std-option">-march=``architecture-type``</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmax-stack-frame">
<tt class="descname">-mmax-stack-frame</tt><tt class="descclassname">=n</tt><a class="headerlink" href="#cmdoption-mmax-stack-frame" title="Permalink to this definition">¶</a></dt>
<dd><p>Warn when the stack frame of a function exceeds <tt class="docutils literal"><span class="pre">n</span></tt> bytes.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-metrax4">
<tt class="descname">-metrax4</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-metrax100</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-metrax4" title="Permalink to this definition">¶</a></dt>
<dd><p>The options <a class="reference internal" href="#cmdoption-metrax4"><em class="xref std std-option">-metrax4</em></a> and <em class="xref std std-option">-metrax100</em> are synonyms for
<em class="xref std std-option">-march=v3</em> and <em class="xref std std-option">-march=v8</em> respectively.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmul-bug-workaround">
<tt class="descname">-mmul-bug-workaround</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-mul-bug-workaround</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmul-bug-workaround" title="Permalink to this definition">¶</a></dt>
<dd><p>Work around a bug in the <tt class="docutils literal"><span class="pre">muls</span></tt> and <tt class="docutils literal"><span class="pre">mulu</span></tt> instructions for CPU
models where it applies.  This option is active by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpdebug">
<tt class="descname">-mpdebug</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpdebug" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable CRIS-specific verbose debug-related information in the assembly
code.  This option also has the effect of turning off the <tt class="samp docutils literal"><span class="pre">#NO_APP</span></tt>
formatted-code indicator to the assembler at the beginning of the
assembly file.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcc-init">
<tt class="descname">-mcc-init</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcc-init" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not use condition-code results from previous instruction; always emit
compare and test instructions before use of condition codes.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-side-effects">
<tt class="descname">-mno-side-effects</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-side-effects" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not emit instructions with side effects in addressing modes other than
post-increment.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mstack-align">
<tt class="descname">-mstack-align</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-stack-align</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mdata-align</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-data-align</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mconst-align</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-const-align</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mstack-align" title="Permalink to this definition">¶</a></dt>
<dd><p>These options (<tt class="samp docutils literal"><span class="pre">no-</span></tt> options) arrange (eliminate arrangements) for the
stack frame, individual data and constants to be aligned for the maximum
single data access size for the chosen CPU model.  The default is to
arrange for 32-bit alignment.  ABI details such as structure layout are
not affected by these options.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m32-bit">
<tt class="descname">-m32-bit</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m16-bit</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m8-bit</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m32-bit" title="Permalink to this definition">¶</a></dt>
<dd><p>Similar to the stack- data- and const-align options above, these options
arrange for stack frame, writable data and constants to all be 32-bit,
16-bit or 8-bit aligned.  The default is 32-bit alignment.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-prologue-epilogue">
<tt class="descname">-mno-prologue-epilogue</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mprologue-epilogue</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-prologue-epilogue" title="Permalink to this definition">¶</a></dt>
<dd><p>With <a class="reference internal" href="#cmdoption-mno-prologue-epilogue"><em class="xref std std-option">-mno-prologue-epilogue</em></a>, the normal function prologue and
epilogue which set up the stack frame are omitted and no return
instructions or return sequences are generated in the code.  Use this
option only together with visual inspection of the compiled code: no
warnings or errors are generated when call-saved registers must be saved,
or storage for local variables needs to be allocated.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-gotplt">
<tt class="descname">-mno-gotplt</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mgotplt</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-gotplt" title="Permalink to this definition">¶</a></dt>
<dd><p>With <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fpic"><em class="xref std std-option">-fpic</em></a> and <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a>, don&#8217;t generate (do generate)
instruction sequences that load addresses for functions from the PLT part
of the GOT rather than (traditional on other architectures) calls to the
PLT.  The default is <em class="xref std std-option">-mgotplt</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-melf">
<tt class="descname">-melf</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-melf" title="Permalink to this definition">¶</a></dt>
<dd><p>Legacy no-op option only recognized with the cris-axis-elf and
cris-axis-linux-gnu targets.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlinux">
<tt class="descname">-mlinux</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlinux" title="Permalink to this definition">¶</a></dt>
<dd><p>Legacy no-op option only recognized with the cris-axis-linux-gnu target.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-sim">
<tt class="descname">-sim</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-sim" title="Permalink to this definition">¶</a></dt>
<dd><p>This option, recognized for the cris-axis-elf, arranges
to link with input-output functions from a simulator library.  Code,
initialized data and zero-initialized data are allocated consecutively.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-sim2">
<tt class="descname">-sim2</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-sim2" title="Permalink to this definition">¶</a></dt>
<dd><p>Like <a class="reference internal" href="#cmdoption-sim"><em class="xref std std-option">-sim</em></a>, but pass linker options to locate initialized data at
0x40000000 and zero-initialized data at 0x80000000.</p>
</dd></dl>

</div>
<div class="section" id="cr16-options">
<span id="id11"></span><h2>CR16 Options<a class="headerlink" href="#cr16-options" title="Permalink to this headline">¶</a></h2>
<p id="index-17">These options are defined specifically for the CR16 ports.</p>
<dl class="option">
<dt id="cmdoption-mmac">
<tt class="descname">-mmac</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmac" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the use of multiply-accumulate instructions. Disabled by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcr16cplus">
<tt class="descname">-mcr16cplus</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mcr16c</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcr16cplus" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for CR16C or CR16C+ architecture. CR16C+ architecture
is default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msim">
<tt class="descname">-msim</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msim" title="Permalink to this definition">¶</a></dt>
<dd><p>Links the library libsim.a which is in compatible with simulator. Applicable
to ELF compiler only.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mint32">
<tt class="descname">-mint32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mint32" title="Permalink to this definition">¶</a></dt>
<dd><p>Choose integer type as 32-bit wide.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbit-ops">
<tt class="descname">-mbit-ops</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbit-ops" title="Permalink to this definition">¶</a></dt>
<dd><p>Generates <tt class="docutils literal"><span class="pre">sbit</span></tt>/<tt class="docutils literal"><span class="pre">cbit</span></tt> instructions for bit manipulations.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdata-model">
<tt class="descname">-mdata-model</tt><tt class="descclassname">=model</tt><a class="headerlink" href="#cmdoption-mdata-model" title="Permalink to this definition">¶</a></dt>
<dd><p>Choose a data model. The choices for <tt class="docutils literal"><span class="pre">model</span></tt> are <tt class="samp docutils literal"><span class="pre">near</span></tt>,
<tt class="samp docutils literal"><span class="pre">far</span></tt> or <tt class="samp docutils literal"><span class="pre">medium</span></tt>. <tt class="samp docutils literal"><span class="pre">medium</span></tt> is default.
However, <tt class="samp docutils literal"><span class="pre">far</span></tt> is not valid with <em class="xref std std-option">-mcr16c</em>, as the
CR16C architecture does not support the far data model.</p>
</dd></dl>

</div>
<div class="section" id="darwin-options">
<span id="id12"></span><h2>Darwin Options<a class="headerlink" href="#darwin-options" title="Permalink to this headline">¶</a></h2>
<p id="index-18">These options are defined for all architectures running the Darwin operating
system.</p>
<p>FSF GCC on Darwin does not create &#8216;fat&#8217; object files; it creates
an object file for the single architecture that GCC was built to
target.  Apple&#8217;s GCC on Darwin does create &#8216;fat&#8217; files if multiple
<em class="xref std std-option">-arch</em> options are used; it does so by running the compiler or
linker multiple times and joining the results together with
lipo.</p>
<p>The subtype of the file created (like <tt class="samp docutils literal"><span class="pre">ppc7400</span></tt> or <tt class="samp docutils literal"><span class="pre">ppc970</span></tt> or
<tt class="samp docutils literal"><span class="pre">i686</span></tt>) is determined by the flags that specify the ISA
that GCC is targeting, like <a class="reference internal" href="#cmdoption-mcpu"><em class="xref std std-option">-mcpu</em></a> or <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a>.  The
<a class="reference internal" href="#cmdoption-force_cpusubtype_ALL"><em class="xref std std-option">-force_cpusubtype_ALL</em></a> option can be used to override this.</p>
<p>The Darwin tools vary in their behavior when presented with an ISA
mismatch.  The assembler, as, only permits instructions to
be used that are valid for the subtype of the file it is generating,
so you cannot put 64-bit instructions in a <tt class="samp docutils literal"><span class="pre">ppc750</span></tt> object file.
The linker for shared libraries, /usr/bin/libtool, fails
and prints an error if asked to create a shared library with a less
restrictive subtype than its input files (for instance, trying to put
a <tt class="samp docutils literal"><span class="pre">ppc970</span></tt> object file in a <tt class="samp docutils literal"><span class="pre">ppc7400</span></tt> library).  The linker
for executables, <strong class="command">ld</strong>, quietly gives the executable the most
restrictive subtype of any of its input files.</p>
<dl class="option">
<dt id="cmdoption-Fdir">
<tt class="descname">-Fdir</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-F</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-Fdir" title="Permalink to this definition">¶</a></dt>
<dd><p>Add the framework directory <tt class="docutils literal"><span class="pre">dir</span></tt> to the head of the list of
directories to be searched for header files.  These directories are
interleaved with those specified by <a class="reference internal" href="options-controlling-the-preprocessor.html#cmdoption-I"><em class="xref std std-option">-I</em></a> options and are
scanned in a left-to-right order.</p>
<p>A framework directory is a directory with frameworks in it.  A
framework is a directory with a Headers and/or
PrivateHeaders directory contained directly in it that ends
in .framework.  The name of a framework is the name of this
directory excluding the .framework.  Headers associated with
the framework are found in one of those two directories, with
Headers being searched first.  A subframework is a framework
directory that is in a framework&#8217;s Frameworks directory.
Includes of subframework headers can only appear in a header of a
framework that contains the subframework, or in a sibling subframework
header.  Two subframeworks are siblings if they occur in the same
framework.  A subframework should not have the same name as a
framework; a warning is issued if this is violated.  Currently a
subframework cannot have subframeworks; in the future, the mechanism
may be extended to support this.  The standard frameworks can be found
in /System/Library/Frameworks and
/Library/Frameworks.  An example include looks like
<tt class="docutils literal"><span class="pre">#include</span> <span class="pre">&lt;Framework/header.h&gt;</span></tt>, where Framework denotes
the name of the framework and header.h is found in the
PrivateHeaders or Headers directory.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-iframeworkdir">
<tt class="descname">-iframeworkdir</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-iframework</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-iframeworkdir" title="Permalink to this definition">¶</a></dt>
<dd><p>Like <em class="xref std std-option">-F</em> except the directory is a treated as a system
directory.  The main difference between this <em class="xref std std-option">-iframework</em> and
<em class="xref std std-option">-F</em> is that with <em class="xref std std-option">-iframework</em> the compiler does not
warn about constructs contained within header files found via
<tt class="docutils literal"><span class="pre">dir</span></tt>.  This option is valid only for the C family of languages.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-gused">
<tt class="descname">-gused</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-gused" title="Permalink to this definition">¶</a></dt>
<dd><p>Emit debugging information for symbols that are used.  For stabs
debugging format, this enables <a class="reference internal" href="options-for-debugging-your-program-or-gcc.html#cmdoption-feliminate-unused-debug-symbols"><em class="xref std std-option">-feliminate-unused-debug-symbols</em></a>.
This is by default ON.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-gfull">
<tt class="descname">-gfull</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-gfull" title="Permalink to this definition">¶</a></dt>
<dd><p>Emit debugging information for all symbols and types.</p>
</dd></dl>

<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">-mmacosx-version-min=</span><em><span class="pre">version</span></em></tt></dt>
<dd><p class="first">The earliest version of MacOS X that this executable will run on
is <tt class="docutils literal"><span class="pre">version</span></tt>.  Typical values of <tt class="docutils literal"><span class="pre">version</span></tt> include <tt class="docutils literal"><span class="pre">10.1</span></tt>,
<tt class="docutils literal"><span class="pre">10.2</span></tt>, and <tt class="docutils literal"><span class="pre">10.3.9</span></tt>.</p>
<p class="last">If the compiler was built to use the system&#8217;s headers by default,
then the default for this option is the system version on which the
compiler is running, otherwise the default is to make choices that
are compatible with as many systems and code bases as possible.</p>
</dd>
</dl>
<dl class="option">
<dt id="cmdoption-mkernel">
<tt class="descname">-mkernel</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mkernel" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable kernel development mode.  The <a class="reference internal" href="#cmdoption-mkernel"><em class="xref std std-option">-mkernel</em></a> option sets
<a class="reference internal" href="#cmdoption-static"><em class="xref std std-option">-static</em></a>, <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fno-common"><em class="xref std std-option">-fno-common</em></a>, <em class="xref std std-option">-fno-use-cxa-atexit</em>,
<em class="xref std std-option">-fno-exceptions</em>, <em class="xref std std-option">-fno-non-call-exceptions</em>,
<em class="xref std std-option">-fapple-kext</em>, <a class="reference internal" href="options-controlling-c++-dialect.html#cmdoption-fno-weak"><em class="xref std std-option">-fno-weak</em></a> and <a class="reference internal" href="options-controlling-c++-dialect.html#cmdoption-fno-rtti"><em class="xref std std-option">-fno-rtti</em></a> where
applicable.  This mode also sets <em class="xref std std-option">-mno-altivec</em>,
<a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a>, <a class="reference internal" href="options-controlling-c-dialect.html#cmdoption-fno-builtin"><em class="xref std std-option">-fno-builtin</em></a> and
<em class="xref std std-option">-mlong-branch</em> for PowerPC targets.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mone-byte-bool">
<tt class="descname">-mone-byte-bool</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mone-byte-bool" title="Permalink to this definition">¶</a></dt>
<dd><p>Override the defaults for <tt class="docutils literal"><span class="pre">bool</span></tt> so that <tt class="docutils literal"><span class="pre">sizeof(bool)==1</span></tt>.
By default <tt class="docutils literal"><span class="pre">sizeof(bool)</span></tt> is <tt class="docutils literal"><span class="pre">4</span></tt> when compiling for
Darwin/PowerPC and <tt class="docutils literal"><span class="pre">1</span></tt> when compiling for Darwin/x86, so this
option has no effect on x86.</p>
<p>Warning: The <a class="reference internal" href="#cmdoption-mone-byte-bool"><em class="xref std std-option">-mone-byte-bool</em></a> switch causes GCC
to generate code that is not binary compatible with code generated
without that switch.  Using this switch may require recompiling all
other modules in a program, including system libraries.  Use this
switch to conform to a non-default data model.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfix-and-continue">
<tt class="descname">-mfix-and-continue</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-ffix-and-continue</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-findirect-data</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfix-and-continue" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code suitable for fast turnaround development, such as to
allow GDB to dynamically load .o files into already-running
programs.  <em class="xref std std-option">-findirect-data</em> and <em class="xref std std-option">-ffix-and-continue</em>
are provided for backwards compatibility.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-all_load">
<tt class="descname">-all_load</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-all_load" title="Permalink to this definition">¶</a></dt>
<dd><p>Loads all members of static archive libraries.
See man ld(1) for more information.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-arch_errors_fatal">
<tt class="descname">-arch_errors_fatal</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-arch_errors_fatal" title="Permalink to this definition">¶</a></dt>
<dd><p>Cause the errors having to do with files that have the wrong architecture
to be fatal.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-bind_at_load">
<tt class="descname">-bind_at_load</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-bind_at_load" title="Permalink to this definition">¶</a></dt>
<dd><p>Causes the output file to be marked such that the dynamic linker will
bind all undefined references when the file is loaded or launched.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-bundle">
<tt class="descname">-bundle</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-bundle" title="Permalink to this definition">¶</a></dt>
<dd><p>Produce a Mach-o bundle format file.
See man ld(1) for more information.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-bundle_loader">
<tt class="descname">-bundle_loader</tt><tt class="descclassname"> executable</tt><tt class="descclassname">, </tt><tt class="descname">-bundle_loader</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-bundle_loader" title="Permalink to this definition">¶</a></dt>
<dd><p>This option specifies the <tt class="docutils literal"><span class="pre">executable</span></tt> that will load the build
output file being linked.  See man ld(1) for more information.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-dynamiclib">
<tt class="descname">-dynamiclib</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-dynamiclib" title="Permalink to this definition">¶</a></dt>
<dd><p>When passed this option, GCC produces a dynamic library instead of
an executable when linking, using the Darwin libtool command.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-force_cpusubtype_ALL">
<tt class="descname">-force_cpusubtype_ALL</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-force_cpusubtype_ALL" title="Permalink to this definition">¶</a></dt>
<dd><p>This causes GCC&#8217;s output file to have the <tt class="samp docutils literal"><span class="pre">ALL</span></tt> subtype, instead of
one controlled by the <a class="reference internal" href="#cmdoption-mcpu"><em class="xref std std-option">-mcpu</em></a> or <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-allowable_client">
<tt class="descname">-allowable_client</tt><tt class="descclassname">  client_name</tt><tt class="descclassname">, </tt><tt class="descname">-allowable_client</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-client_name</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-compatibility_version</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-current_version</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-dead_strip</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-dependency-file</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-dylib_file</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-dylinker_install_name</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-dynamic</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-exported_symbols_list</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-filelist</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-flat_namespace</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-force_flat_namespace</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-headerpad_max_install_names</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-image_base</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-init</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-install_name</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-keep_private_externs</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-multi_module</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-multiply_defined</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-multiply_defined_unused</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-noall_load</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-no_dead_strip_inits_and_terms</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-nofixprebinding</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-nomultidefs</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-noprebind</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-noseglinkedit</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-pagezero_size</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-prebind</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-prebind_all_twolevel_modules</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-private_bundle</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-read_only_relocs</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-sectalign</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-sectobjectsymbols</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-whyload</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-seg1addr</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-sectcreate</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-sectorder</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-segaddr</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-segs_read_only_addr</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-segs_read_write_addr</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-seg_addr_table</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-seg_addr_table_filename</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-seglinkedit</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-segprot</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-single_module</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-static</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-sub_library</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-sub_umbrella</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-twolevel_namespace</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-umbrella</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-undefined</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-unexported_symbols_list</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-weak_reference_mismatches</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-whatsloaded</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-allowable_client" title="Permalink to this definition">¶</a></dt>
<dd><p>These options are passed to the Darwin linker.  The Darwin linker man page
describes them in detail.</p>
</dd></dl>

</div>
<div class="section" id="dec-alpha-options">
<span id="id13"></span><h2>DEC Alpha Options<a class="headerlink" href="#dec-alpha-options" title="Permalink to this headline">¶</a></h2>
<p>These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are defined for the DEC Alpha implementations:</p>
<dl class="option">
<dt id="cmdoption-mno-soft-float">
<tt class="descname">-mno-soft-float</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-msoft-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-soft-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) the hardware floating-point instructions for
floating-point operations.  When <a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a> is specified,
functions in libgcc.a are used to perform floating-point
operations.  Unless they are replaced by routines that emulate the
floating-point operations, or compiled in such a way as to call such
emulations routines, these routines issue floating-point
operations.   If you are compiling for an Alpha without floating-point
operations, you must ensure that the library is built so as not to call
them.</p>
<p>Note that Alpha implementations without floating-point operations are
required to have floating-point registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfp-reg">
<tt class="descname">-mfp-reg</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fp-regs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfp-reg" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the floating-point register set.
<em class="xref std std-option">-mno-fp-regs</em> implies <a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a>.  If the floating-point
register set is not used, floating-point operands are passed in integer
registers as if they were integers and floating-point results are passed
in <tt class="docutils literal"><span class="pre">$0</span></tt> instead of <tt class="docutils literal"><span class="pre">$f0</span></tt>.  This is a non-standard calling sequence,
so any function with a floating-point argument or return value called by code
compiled with <em class="xref std std-option">-mno-fp-regs</em> must also be compiled with that
option.</p>
<p>A typical use of this option is building a kernel that does not use,
and hence need not save and restore, any floating-point registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mieee">
<tt class="descname">-mieee</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mieee" title="Permalink to this definition">¶</a></dt>
<dd><p>The Alpha architecture implements floating-point hardware optimized for
maximum performance.  It is mostly compliant with the IEEE floating-point
standard.  However, for full compliance, software assistance is
required.  This option generates code fully IEEE-compliant code
<em>except</em> that the <tt class="docutils literal"><span class="pre">inexact-flag</span></tt> is not maintained (see below).
If this option is turned on, the preprocessor macro <tt class="docutils literal"><span class="pre">_IEEE_FP</span></tt> is
defined during compilation.  The resulting code is less efficient but is
able to correctly support denormalized numbers and exceptional IEEE
values such as not-a-number and plus/minus infinity.  Other Alpha
compilers call this option <em class="xref std std-option">-ieee_with_no_inexact</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mieee-with-inexact">
<tt class="descname">-mieee-with-inexact</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mieee-with-inexact" title="Permalink to this definition">¶</a></dt>
<dd><p>This is like <a class="reference internal" href="#cmdoption-mieee"><em class="xref std std-option">-mieee</em></a> except the generated code also maintains
the IEEE <tt class="docutils literal"><span class="pre">inexact-flag</span></tt>.  Turning on this option causes the
generated code to implement fully-compliant IEEE math.  In addition to
<tt class="docutils literal"><span class="pre">_IEEE_FP</span></tt>, <tt class="docutils literal"><span class="pre">_IEEE_FP_EXACT</span></tt> is defined as a preprocessor
macro.  On some Alpha implementations the resulting code may execute
significantly slower than the code generated by default.  Since there is
very little code that depends on the <tt class="docutils literal"><span class="pre">inexact-flag</span></tt>, you should
normally not specify this option.  Other Alpha compilers call this
option <em class="xref std std-option">-ieee_with_inexact</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfp-trap-mode">
<tt class="descname">-mfp-trap-mode</tt><tt class="descclassname">=trap-mode</tt><a class="headerlink" href="#cmdoption-mfp-trap-mode" title="Permalink to this definition">¶</a></dt>
<dd><p>This option controls what floating-point related traps are enabled.
Other Alpha compilers call this option <em class="xref std std-option">-fptm ``trap-mode``</em>.
The trap mode can be set to one of four values:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">n</span></tt></dt>
<dd>This is the default (normal) setting.  The only traps that are enabled
are the ones that cannot be disabled in software (e.g., division by zero
trap).</dd>
<dt><tt class="samp docutils literal"><span class="pre">u</span></tt></dt>
<dd>In addition to the traps enabled by <tt class="samp docutils literal"><span class="pre">n</span></tt>, underflow traps are enabled
as well.</dd>
<dt><tt class="samp docutils literal"><span class="pre">su</span></tt></dt>
<dd>Like <tt class="samp docutils literal"><span class="pre">u</span></tt>, but the instructions are marked to be safe for software
completion (see Alpha architecture manual for details).</dd>
<dt><tt class="samp docutils literal"><span class="pre">sui</span></tt></dt>
<dd>Like <tt class="samp docutils literal"><span class="pre">su</span></tt>, but inexact traps are enabled as well.</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfp-rounding-mode">
<tt class="descname">-mfp-rounding-mode</tt><tt class="descclassname">=rounding-mode</tt><a class="headerlink" href="#cmdoption-mfp-rounding-mode" title="Permalink to this definition">¶</a></dt>
<dd><p>Selects the IEEE rounding mode.  Other Alpha compilers call this option
<em class="xref std std-option">-fprm ``rounding-mode``</em>.  The <tt class="docutils literal"><span class="pre">rounding-mode</span></tt> can be one
of:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">n</span></tt></dt>
<dd>Normal IEEE rounding mode.  Floating-point numbers are rounded towards
the nearest machine number or towards the even machine number in case
of a tie.</dd>
<dt><tt class="samp docutils literal"><span class="pre">m</span></tt></dt>
<dd>Round towards minus infinity.</dd>
<dt><tt class="samp docutils literal"><span class="pre">c</span></tt></dt>
<dd>Chopped rounding mode.  Floating-point numbers are rounded towards zero.</dd>
<dt><tt class="samp docutils literal"><span class="pre">d</span></tt></dt>
<dd>Dynamic rounding mode.  A field in the floating-point control register
(<tt class="docutils literal"><span class="pre">fpcr</span></tt>, see Alpha architecture reference manual) controls the
rounding mode in effect.  The C library initializes this register for
rounding towards plus infinity.  Thus, unless your program modifies the
<tt class="docutils literal"><span class="pre">fpcr</span></tt>, <tt class="samp docutils literal"><span class="pre">d</span></tt> corresponds to round towards plus infinity.</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtrap-precision">
<tt class="descname">-mtrap-precision</tt><tt class="descclassname">=trap-precision</tt><a class="headerlink" href="#cmdoption-mtrap-precision" title="Permalink to this definition">¶</a></dt>
<dd><p>In the Alpha architecture, floating-point traps are imprecise.  This
means without software assistance it is impossible to recover from a
floating trap and program execution normally needs to be terminated.
GCC can generate code that can assist operating system trap handlers
in determining the exact location that caused a floating-point trap.
Depending on the requirements of an application, different levels of
precisions can be selected:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">p</span></tt></dt>
<dd>Program precision.  This option is the default and means a trap handler
can only identify which program caused a floating-point exception.</dd>
<dt><tt class="samp docutils literal"><span class="pre">f</span></tt></dt>
<dd>Function precision.  The trap handler can determine the function that
caused a floating-point exception.</dd>
<dt><tt class="samp docutils literal"><span class="pre">i</span></tt></dt>
<dd><p class="first">Instruction precision.  The trap handler can determine the exact
instruction that caused a floating-point exception.</p>
<p class="last">Other Alpha compilers provide the equivalent options called</p>
</dd>
</dl>
<p><em class="xref std std-option">-scope_safe</em> and <em class="xref std std-option">-resumption_safe</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mieee-conformant">
<tt class="descname">-mieee-conformant</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mieee-conformant" title="Permalink to this definition">¶</a></dt>
<dd><p>This option marks the generated code as IEEE conformant.  You must not
use this option unless you also specify <em class="xref std std-option">-mtrap-precision=i</em> and either
<em class="xref std std-option">-mfp-trap-mode=su</em> or <em class="xref std std-option">-mfp-trap-mode=sui</em>.  Its only effect
is to emit the line <tt class="samp docutils literal"><span class="pre">.eflag</span> <span class="pre">48</span></tt> in the function prologue of the
generated assembly file.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbuild-constants">
<tt class="descname">-mbuild-constants</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbuild-constants" title="Permalink to this definition">¶</a></dt>
<dd><p>Normally GCC examines a 32- or 64-bit integer constant to
see if it can construct it from smaller constants in two or three
instructions.  If it cannot, it outputs the constant as a literal and
generates code to load it from the data segment at run time.</p>
<p>Use this option to require GCC to construct <em>all</em> integer constants
using code, even if it takes more instructions (the maximum is six).</p>
<p>You typically use this option to build a shared library dynamic
loader.  Itself a shared library, it must relocate itself in memory
before it can find the variables and constants in its own data segment.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbwx">
<tt class="descname">-mbwx</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-bwx</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mcix</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-cix</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mfix</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fix</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mmax</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-max</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbwx" title="Permalink to this definition">¶</a></dt>
<dd><p>Indicate whether GCC should generate code to use the optional BWX,
CIX, FIX and MAX instruction sets.  The default is to use the instruction
sets supported by the CPU type specified via <em class="xref std std-option">-mcpu=</em> option or that
of the CPU on which GCC was built if none is specified.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfloat-vax">
<tt class="descname">-mfloat-vax</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mfloat-ieee</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfloat-vax" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) VAX F and G floating-point
arithmetic instead of IEEE single and double precision.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mexplicit-relocs">
<tt class="descname">-mexplicit-relocs</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-explicit-relocs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mexplicit-relocs" title="Permalink to this definition">¶</a></dt>
<dd><p>Older Alpha assemblers provided no way to generate symbol relocations
except via assembler macros.  Use of these macros does not allow
optimal instruction scheduling.  GNU binutils as of version 2.12
supports a new syntax that allows the compiler to explicitly mark
which relocations should apply to which instructions.  This option
is mostly useful for debugging, as GCC detects the capabilities of
the assembler when it is built and sets the default accordingly.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msmall-data">
<tt class="descname">-msmall-data</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mlarge-data</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msmall-data" title="Permalink to this definition">¶</a></dt>
<dd><p>When <a class="reference internal" href="#cmdoption-mexplicit-relocs"><em class="xref std std-option">-mexplicit-relocs</em></a> is in effect, static data is
accessed via <em class="dfn">gp-relative</em> relocations.  When <a class="reference internal" href="#cmdoption-msmall-data"><em class="xref std std-option">-msmall-data</em></a>
is used, objects 8 bytes long or smaller are placed in a <em class="dfn">small data area</em>
(the <tt class="docutils literal"><span class="pre">.sdata</span></tt> and <tt class="docutils literal"><span class="pre">.sbss</span></tt> sections) and are accessed via
16-bit relocations off of the <tt class="docutils literal"><span class="pre">$gp</span></tt> register.  This limits the
size of the small data area to 64KB, but allows the variables to be
directly accessed via a single instruction.</p>
<p>The default is <em class="xref std std-option">-mlarge-data</em>.  With this option the data area
is limited to just below 2GB.  Programs that require more than 2GB of
data must use <tt class="docutils literal"><span class="pre">malloc</span></tt> or <tt class="docutils literal"><span class="pre">mmap</span></tt> to allocate the data in the
heap instead of in the program&#8217;s data segment.</p>
<p>When generating code for shared libraries, <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fpic"><em class="xref std std-option">-fpic</em></a> implies
<a class="reference internal" href="#cmdoption-msmall-data"><em class="xref std std-option">-msmall-data</em></a> and <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a> implies <em class="xref std std-option">-mlarge-data</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msmall-text">
<tt class="descname">-msmall-text</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mlarge-text</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msmall-text" title="Permalink to this definition">¶</a></dt>
<dd><p>When <a class="reference internal" href="#cmdoption-msmall-text"><em class="xref std std-option">-msmall-text</em></a> is used, the compiler assumes that the
code of the entire program (or shared library) fits in 4MB, and is
thus reachable with a branch instruction.  When <a class="reference internal" href="#cmdoption-msmall-data"><em class="xref std std-option">-msmall-data</em></a>
is used, the compiler can assume that all local symbols share the
same <tt class="docutils literal"><span class="pre">$gp</span></tt> value, and thus reduce the number of instructions
required for a function call from 4 to 1.</p>
<p>The default is <em class="xref std std-option">-mlarge-text</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=cpu_type</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the instruction set and instruction scheduling parameters for
machine type <tt class="docutils literal"><span class="pre">cpu_type</span></tt>.  You can specify either the <tt class="samp docutils literal"><span class="pre">EV</span></tt>
style name or the corresponding chip number.  GCC supports scheduling
parameters for the EV4, EV5 and EV6 family of processors and
chooses the default values for the instruction set from the processor
you specify.  If you do not specify a processor type, GCC defaults
to the processor on which the compiler was built.</p>
<p>Supported values for <tt class="docutils literal"><span class="pre">cpu_type</span></tt> are</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">ev4</span></tt> <tt class="samp docutils literal"><span class="pre">ev45</span></tt> <tt class="samp docutils literal"><span class="pre">21064</span></tt></dt>
<dd>Schedules as an EV4 and has no instruction set extensions.</dd>
<dt><tt class="samp docutils literal"><span class="pre">ev5</span></tt> <tt class="samp docutils literal"><span class="pre">21164</span></tt></dt>
<dd>Schedules as an EV5 and has no instruction set extensions.</dd>
<dt><tt class="samp docutils literal"><span class="pre">ev56</span></tt> <tt class="samp docutils literal"><span class="pre">21164a</span></tt></dt>
<dd>Schedules as an EV5 and supports the BWX extension.</dd>
<dt><tt class="samp docutils literal"><span class="pre">pca56</span></tt> <tt class="samp docutils literal"><span class="pre">21164pc</span></tt> <tt class="samp docutils literal"><span class="pre">21164PC</span></tt></dt>
<dd>Schedules as an EV5 and supports the BWX and MAX extensions.</dd>
<dt><tt class="samp docutils literal"><span class="pre">ev6</span></tt> <tt class="samp docutils literal"><span class="pre">21264</span></tt></dt>
<dd>Schedules as an EV6 and supports the BWX, FIX, and MAX extensions.</dd>
<dt><tt class="samp docutils literal"><span class="pre">ev67</span></tt> <tt class="samp docutils literal"><span class="pre">21264a</span></tt></dt>
<dd><p class="first">Schedules as an EV6 and supports the BWX, CIX, FIX, and MAX extensions.</p>
<p class="last">Native toolchains also support the value <tt class="samp docutils literal"><span class="pre">native</span></tt>,</p>
</dd>
</dl>
<p>which selects the best architecture option for the host processor.
<em class="xref std std-option">-mcpu=native</em> has no effect if GCC does not recognize
the processor.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune">
<tt class="descname">-mtune</tt><tt class="descclassname">=cpu_type</tt><a class="headerlink" href="#cmdoption-mtune" title="Permalink to this definition">¶</a></dt>
<dd><p>Set only the instruction scheduling parameters for machine type
<tt class="docutils literal"><span class="pre">cpu_type</span></tt>.  The instruction set is not changed.</p>
<p>Native toolchains also support the value <tt class="samp docutils literal"><span class="pre">native</span></tt>,
which selects the best architecture option for the host processor.
<em class="xref std std-option">-mtune=native</em> has no effect if GCC does not recognize
the processor.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmemory-latency">
<tt class="descname">-mmemory-latency</tt><tt class="descclassname">=time</tt><a class="headerlink" href="#cmdoption-mmemory-latency" title="Permalink to this definition">¶</a></dt>
<dd><p>Sets the latency the scheduler should assume for typical memory
references as seen by the application.  This number is highly
dependent on the memory access patterns used by the application
and the size of the external cache on the machine.</p>
<p>Valid options for <tt class="docutils literal"><span class="pre">time</span></tt> are</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">number</span></tt></dt>
<dd>A decimal number representing clock cycles.</dd>
<dt><tt class="samp docutils literal"><span class="pre">L1</span></tt> <tt class="samp docutils literal"><span class="pre">L2</span></tt> <tt class="samp docutils literal"><span class="pre">L3</span></tt> <tt class="samp docutils literal"><span class="pre">main</span></tt></dt>
<dd>The compiler contains estimates of the number of clock cycles for
&#8216;typical&#8217; EV4 &amp; EV5 hardware for the Level 1, 2 &amp; 3 caches
(also called Dcache, Scache, and Bcache), as well as to main memory.
Note that L3 is only valid for EV5.</dd>
</dl>
</dd></dl>

</div>
<div class="section" id="fr30-options">
<span id="id14"></span><h2>FR30 Options<a class="headerlink" href="#fr30-options" title="Permalink to this headline">¶</a></h2>
<p id="index-19">These options are defined specifically for the FR30 port.</p>
<dl class="option">
<dt id="cmdoption-msmall-model">
<tt class="descname">-msmall-model</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msmall-model" title="Permalink to this definition">¶</a></dt>
<dd><p>Use the small address space model.  This can produce smaller code, but
it does assume that all symbolic values and addresses fit into a
20-bit range.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-lsim">
<tt class="descname">-mno-lsim</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-lsim" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume that runtime support has been provided and so there is no need
to include the simulator library (libsim.a) on the linker
command line.</p>
</dd></dl>

</div>
<div class="section" id="frv-options">
<span id="id15"></span><h2>FRV Options<a class="headerlink" href="#frv-options" title="Permalink to this headline">¶</a></h2>
<span class="target" id="index-20"></span><dl class="option">
<dt id="cmdoption-mgpr-32">
<tt class="descname">-mgpr-32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mgpr-32" title="Permalink to this definition">¶</a></dt>
<dd><p>Only use the first 32 general-purpose registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mgpr-64">
<tt class="descname">-mgpr-64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mgpr-64" title="Permalink to this definition">¶</a></dt>
<dd><p>Use all 64 general-purpose registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfpr-32">
<tt class="descname">-mfpr-32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfpr-32" title="Permalink to this definition">¶</a></dt>
<dd><p>Use only the first 32 floating-point registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfpr-64">
<tt class="descname">-mfpr-64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfpr-64" title="Permalink to this definition">¶</a></dt>
<dd><p>Use all 64 floating-point registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mhard-float">
<tt class="descname">-mhard-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mhard-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Use hardware instructions for floating-point operations.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msoft-float">
<tt class="descname">-msoft-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msoft-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Use library routines for floating-point operations.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-malloc-cc">
<tt class="descname">-malloc-cc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-malloc-cc" title="Permalink to this definition">¶</a></dt>
<dd><p>Dynamically allocate condition code registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfixed-cc">
<tt class="descname">-mfixed-cc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfixed-cc" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not try to dynamically allocate condition code registers, only
use <tt class="docutils literal"><span class="pre">icc0</span></tt> and <tt class="docutils literal"><span class="pre">fcc0</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdword">
<tt class="descname">-mdword</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdword" title="Permalink to this definition">¶</a></dt>
<dd><p>Change ABI to use double word insns.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-dword">
<tt class="descname">-mno-dword</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-dword" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not use double word instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdouble">
<tt class="descname">-mdouble</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdouble" title="Permalink to this definition">¶</a></dt>
<dd><p>Use floating-point double instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-double">
<tt class="descname">-mno-double</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-double" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not use floating-point double instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmedia">
<tt class="descname">-mmedia</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmedia" title="Permalink to this definition">¶</a></dt>
<dd><p>Use media instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-media">
<tt class="descname">-mno-media</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-media" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not use media instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmuladd">
<tt class="descname">-mmuladd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmuladd" title="Permalink to this definition">¶</a></dt>
<dd><p>Use multiply and add/subtract instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-muladd">
<tt class="descname">-mno-muladd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-muladd" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not use multiply and add/subtract instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfdpic">
<tt class="descname">-mfdpic</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfdpic" title="Permalink to this definition">¶</a></dt>
<dd><p>Select the FDPIC ABI, which uses function descriptors to represent
pointers to functions.  Without any PIC/PIE-related options, it
implies <em class="xref std std-option">-fPIE</em>.  With <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fpic"><em class="xref std std-option">-fpic</em></a> or <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fpie"><em class="xref std std-option">-fpie</em></a>, it
assumes GOT entries and small data are within a 12-bit range from the
GOT base address; with <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a> or <em class="xref std std-option">-fPIE</em>, GOT offsets
are computed with 32 bits.
With a <tt class="samp docutils literal"><span class="pre">bfin-elf</span></tt> target, this option implies <a class="reference internal" href="#cmdoption-msim"><em class="xref std std-option">-msim</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-minline-plt">
<tt class="descname">-minline-plt</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-minline-plt" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable inlining of PLT entries in function calls to functions that are
not known to bind locally.  It has no effect without <a class="reference internal" href="#cmdoption-mfdpic"><em class="xref std std-option">-mfdpic</em></a>.
It&#8217;s enabled by default if optimizing for speed and compiling for
shared libraries (i.e., <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a> or <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fpic"><em class="xref std std-option">-fpic</em></a>), or when an
optimization option such as <a class="reference internal" href="options-that-control-optimization.html#cmdoption-O3"><em class="xref std std-option">-O3</em></a> or above is present in the
command line.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mTLS">
<tt class="descname">-mTLS</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mTLS" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume a large TLS segment when generating thread-local code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtls">
<tt class="descname">-mtls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mtls" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not assume a large TLS segment when generating thread-local code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mgprel-ro">
<tt class="descname">-mgprel-ro</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mgprel-ro" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the use of <tt class="docutils literal"><span class="pre">GPREL</span></tt> relocations in the FDPIC ABI for data
that is known to be in read-only sections.  It&#8217;s enabled by default,
except for <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fpic"><em class="xref std std-option">-fpic</em></a> or <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fpie"><em class="xref std std-option">-fpie</em></a>: even though it may help
make the global offset table smaller, it trades 1 instruction for 4.
With <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a> or <em class="xref std std-option">-fPIE</em>, it trades 3 instructions for 4,
one of which may be shared by multiple symbols, and it avoids the need
for a GOT entry for the referenced symbol, so it&#8217;s more likely to be a
win.  If it is not, <em class="xref std std-option">-mno-gprel-ro</em> can be used to disable it.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-multilib-library-pic">
<tt class="descname">-multilib-library-pic</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-multilib-library-pic" title="Permalink to this definition">¶</a></dt>
<dd><p>Link with the (library, not FD) pic libraries.  It&#8217;s implied by
<a class="reference internal" href="#cmdoption-mlibrary-pic"><em class="xref std std-option">-mlibrary-pic</em></a>, as well as by <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a> and
<a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fpic"><em class="xref std std-option">-fpic</em></a> without <a class="reference internal" href="#cmdoption-mfdpic"><em class="xref std std-option">-mfdpic</em></a>.  You should never have to use
it explicitly.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlinked-fp">
<tt class="descname">-mlinked-fp</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlinked-fp" title="Permalink to this definition">¶</a></dt>
<dd><p>Follow the EABI requirement of always creating a frame pointer whenever
a stack frame is allocated.  This option is enabled by default and can
be disabled with <em class="xref std std-option">-mno-linked-fp</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlong-calls">
<tt class="descname">-mlong-calls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlong-calls" title="Permalink to this definition">¶</a></dt>
<dd><p>Use indirect addressing to call functions outside the current
compilation unit.  This allows the functions to be placed anywhere
within the 32-bit address space.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-malign-labels">
<tt class="descname">-malign-labels</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-malign-labels" title="Permalink to this definition">¶</a></dt>
<dd><p>Try to align labels to an 8-byte boundary by inserting NOPs into the
previous packet.  This option only has an effect when VLIW packing
is enabled.  It doesn&#8217;t create new packets; it merely adds NOPs to
existing ones.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlibrary-pic">
<tt class="descname">-mlibrary-pic</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlibrary-pic" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate position-independent EABI code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-macc-4">
<tt class="descname">-macc-4</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-macc-4" title="Permalink to this definition">¶</a></dt>
<dd><p>Use only the first four media accumulator registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-macc-8">
<tt class="descname">-macc-8</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-macc-8" title="Permalink to this definition">¶</a></dt>
<dd><p>Use all eight media accumulator registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpack">
<tt class="descname">-mpack</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpack" title="Permalink to this definition">¶</a></dt>
<dd><p>Pack VLIW instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-pack">
<tt class="descname">-mno-pack</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-pack" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not pack VLIW instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-eflags">
<tt class="descname">-mno-eflags</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-eflags" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not mark ABI switches in e_flags.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcond-move">
<tt class="descname">-mcond-move</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcond-move" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the use of conditional-move instructions (default).</p>
<p>This switch is mainly for debugging the compiler and will likely be removed
in a future version.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-cond-move">
<tt class="descname">-mno-cond-move</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-cond-move" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable the use of conditional-move instructions.</p>
<p>This switch is mainly for debugging the compiler and will likely be removed
in a future version.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mscc">
<tt class="descname">-mscc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mscc" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the use of conditional set instructions (default).</p>
<p>This switch is mainly for debugging the compiler and will likely be removed
in a future version.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-scc">
<tt class="descname">-mno-scc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-scc" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable the use of conditional set instructions.</p>
<p>This switch is mainly for debugging the compiler and will likely be removed
in a future version.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcond-exec">
<tt class="descname">-mcond-exec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcond-exec" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the use of conditional execution (default).</p>
<p>This switch is mainly for debugging the compiler and will likely be removed
in a future version.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-cond-exec">
<tt class="descname">-mno-cond-exec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-cond-exec" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable the use of conditional execution.</p>
<p>This switch is mainly for debugging the compiler and will likely be removed
in a future version.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mvliw-branch">
<tt class="descname">-mvliw-branch</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mvliw-branch" title="Permalink to this definition">¶</a></dt>
<dd><p>Run a pass to pack branches into VLIW instructions (default).</p>
<p>This switch is mainly for debugging the compiler and will likely be removed
in a future version.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-vliw-branch">
<tt class="descname">-mno-vliw-branch</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-vliw-branch" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not run a pass to pack branches into VLIW instructions.</p>
<p>This switch is mainly for debugging the compiler and will likely be removed
in a future version.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmulti-cond-exec">
<tt class="descname">-mmulti-cond-exec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmulti-cond-exec" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable optimization of <tt class="docutils literal"><span class="pre">&amp;&amp;</span></tt> and <tt class="docutils literal"><span class="pre">||</span></tt> in conditional execution
(default).</p>
<p>This switch is mainly for debugging the compiler and will likely be removed
in a future version.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-multi-cond-exec">
<tt class="descname">-mno-multi-cond-exec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-multi-cond-exec" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable optimization of <tt class="docutils literal"><span class="pre">&amp;&amp;</span></tt> and <tt class="docutils literal"><span class="pre">||</span></tt> in conditional execution.</p>
<p>This switch is mainly for debugging the compiler and will likely be removed
in a future version.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mnested-cond-exec">
<tt class="descname">-mnested-cond-exec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mnested-cond-exec" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable nested conditional execution optimizations (default).</p>
<p>This switch is mainly for debugging the compiler and will likely be removed
in a future version.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-nested-cond-exec">
<tt class="descname">-mno-nested-cond-exec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-nested-cond-exec" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable nested conditional execution optimizations.</p>
<p>This switch is mainly for debugging the compiler and will likely be removed
in a future version.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-moptimize-membar">
<tt class="descname">-moptimize-membar</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-moptimize-membar" title="Permalink to this definition">¶</a></dt>
<dd><p>This switch removes redundant <tt class="docutils literal"><span class="pre">membar</span></tt> instructions from the
compiler-generated code.  It is enabled by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-optimize-membar">
<tt class="descname">-mno-optimize-membar</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-optimize-membar" title="Permalink to this definition">¶</a></dt>
<dd><p>This switch disables the automatic removal of redundant <tt class="docutils literal"><span class="pre">membar</span></tt>
instructions from the generated code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtomcat-stats">
<tt class="descname">-mtomcat-stats</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mtomcat-stats" title="Permalink to this definition">¶</a></dt>
<dd><p>Cause gas to print out tomcat statistics.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=cpu</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Select the processor type for which to generate code.  Possible values are
<tt class="samp docutils literal"><span class="pre">frv</span></tt>, <tt class="samp docutils literal"><span class="pre">fr550</span></tt>, <tt class="samp docutils literal"><span class="pre">tomcat</span></tt>, <tt class="samp docutils literal"><span class="pre">fr500</span></tt>, <tt class="samp docutils literal"><span class="pre">fr450</span></tt>,
<tt class="samp docutils literal"><span class="pre">fr405</span></tt>, <tt class="samp docutils literal"><span class="pre">fr400</span></tt>, <tt class="samp docutils literal"><span class="pre">fr300</span></tt> and <tt class="samp docutils literal"><span class="pre">simple</span></tt>.</p>
</dd></dl>

</div>
<div class="section" id="gnu-linux-options">
<span id="id16"></span><h2>GNU/Linux Options<a class="headerlink" href="#gnu-linux-options" title="Permalink to this headline">¶</a></h2>
<p>These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are defined for GNU/Linux targets:</p>
<dl class="option">
<dt id="cmdoption-mglibc">
<tt class="descname">-mglibc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mglibc" title="Permalink to this definition">¶</a></dt>
<dd><p>Use the GNU C library.  This is the default except
on <tt class="samp docutils literal"><span class="pre">*-*-linux-*uclibc*</span></tt>, <tt class="samp docutils literal"><span class="pre">*-*-linux-*musl*</span></tt> and
<tt class="samp docutils literal"><span class="pre">*-*-linux-*android*</span></tt> targets.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-muclibc">
<tt class="descname">-muclibc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-muclibc" title="Permalink to this definition">¶</a></dt>
<dd><p>Use uClibc C library.  This is the default on
<tt class="samp docutils literal"><span class="pre">*-*-linux-*uclibc*</span></tt> targets.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmusl">
<tt class="descname">-mmusl</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmusl" title="Permalink to this definition">¶</a></dt>
<dd><p>Use the musl C library.  This is the default on
<tt class="samp docutils literal"><span class="pre">*-*-linux-*musl*</span></tt> targets.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbionic">
<tt class="descname">-mbionic</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbionic" title="Permalink to this definition">¶</a></dt>
<dd><p>Use Bionic C library.  This is the default on
<tt class="samp docutils literal"><span class="pre">*-*-linux-*android*</span></tt> targets.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mandroid">
<tt class="descname">-mandroid</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mandroid" title="Permalink to this definition">¶</a></dt>
<dd><p>Compile code compatible with Android platform.  This is the default on
<tt class="samp docutils literal"><span class="pre">*-*-linux-*android*</span></tt> targets.</p>
<p>When compiling, this option enables <a class="reference internal" href="#cmdoption-mbionic"><em class="xref std std-option">-mbionic</em></a>, <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a>,
<em class="xref std std-option">-fno-exceptions</em> and <a class="reference internal" href="options-controlling-c++-dialect.html#cmdoption-fno-rtti"><em class="xref std std-option">-fno-rtti</em></a> by default.  When linking,
this option makes the GCC driver pass Android-specific options to the linker.
Finally, this option causes the preprocessor macro <tt class="docutils literal"><span class="pre">__ANDROID__</span></tt>
to be defined.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-tno-android-cc">
<tt class="descname">-tno-android-cc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-tno-android-cc" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable compilation effects of <a class="reference internal" href="#cmdoption-mandroid"><em class="xref std std-option">-mandroid</em></a>, i.e., do not enable
<a class="reference internal" href="#cmdoption-mbionic"><em class="xref std std-option">-mbionic</em></a>, <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a>, <em class="xref std std-option">-fno-exceptions</em> and
<a class="reference internal" href="options-controlling-c++-dialect.html#cmdoption-fno-rtti"><em class="xref std std-option">-fno-rtti</em></a> by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-tno-android-ld">
<tt class="descname">-tno-android-ld</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-tno-android-ld" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable linking effects of <a class="reference internal" href="#cmdoption-mandroid"><em class="xref std std-option">-mandroid</em></a>, i.e., pass standard Linux
linking options to the linker.</p>
</dd></dl>

</div>
<div class="section" id="h8-300-options">
<span id="id17"></span><h2>H8/300 Options<a class="headerlink" href="#h8-300-options" title="Permalink to this headline">¶</a></h2>
<p>These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are defined for the H8/300 implementations:</p>
<dl class="option">
<dt id="cmdoption-mrelax">
<tt class="descname">-mrelax</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrelax" title="Permalink to this definition">¶</a></dt>
<dd><p>Shorten some address references at link time, when possible; uses the
linker option <em class="xref std std-option">-relax</em>.  See <em class="xref std std-ref">h8-300</em>, for a fuller description.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mh">
<tt class="descname">-mh</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mh" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the H8/300H.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-ms">
<tt class="descname">-ms</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-ms" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the H8S.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mn">
<tt class="descname">-mn</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mn" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the H8S and H8/300H in the normal mode.  This switch
must be used either with <a class="reference internal" href="#cmdoption-mh"><em class="xref std std-option">-mh</em></a> or <a class="reference internal" href="#cmdoption-ms"><em class="xref std std-option">-ms</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-ms2600">
<tt class="descname">-ms2600</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-ms2600" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the H8S/2600.  This switch must be used with <a class="reference internal" href="#cmdoption-ms"><em class="xref std std-option">-ms</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mexr">
<tt class="descname">-mexr</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mexr" title="Permalink to this definition">¶</a></dt>
<dd><p>Extended registers are stored on stack before execution of function
with monitor attribute. Default option is <a class="reference internal" href="#cmdoption-mexr"><em class="xref std std-option">-mexr</em></a>.
This option is valid only for H8S targets.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-exr">
<tt class="descname">-mno-exr</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-exr" title="Permalink to this definition">¶</a></dt>
<dd><p>Extended registers are not stored on stack before execution of function
with monitor attribute. Default option is <a class="reference internal" href="#cmdoption-mno-exr"><em class="xref std std-option">-mno-exr</em></a>.
This option is valid only for H8S targets.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mint32">
<tt class="descname">-mint32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mint32" title="Permalink to this definition">¶</a></dt>
<dd><p>Make <tt class="docutils literal"><span class="pre">int</span></tt> data 32 bits by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-malign-300">
<tt class="descname">-malign-300</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-malign-300" title="Permalink to this definition">¶</a></dt>
<dd><p>On the H8/300H and H8S, use the same alignment rules as for the H8/300.
The default for the H8/300H and H8S is to align longs and floats on
4-byte boundaries.
<a class="reference internal" href="#cmdoption-malign-300"><em class="xref std std-option">-malign-300</em></a> causes them to be aligned on 2-byte boundaries.
This option has no effect on the H8/300.</p>
</dd></dl>

</div>
<div class="section" id="hppa-options">
<span id="id18"></span><h2>HPPA Options<a class="headerlink" href="#hppa-options" title="Permalink to this headline">¶</a></h2>
<p id="index-21">These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are defined for the HPPA family of computers:</p>
<dl class="option">
<dt id="cmdoption-march">
<tt class="descname">-march</tt><tt class="descclassname">=architecture-type</tt><a class="headerlink" href="#cmdoption-march" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the specified architecture.  The choices for
<tt class="docutils literal"><span class="pre">architecture-type</span></tt> are <tt class="samp docutils literal"><span class="pre">1.0</span></tt> for PA 1.0, <tt class="samp docutils literal"><span class="pre">1.1</span></tt> for PA
1.1, and <tt class="samp docutils literal"><span class="pre">2.0</span></tt> for PA 2.0 processors.  Refer to
/usr/lib/sched.models on an HP-UX system to determine the proper
architecture option for your machine.  Code compiled for lower numbered
architectures runs on higher numbered architectures, but not the
other way around.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpa-risc-1-0">
<tt class="descname">-mpa-risc-1-0</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mpa-risc-1-1</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mpa-risc-2-0</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpa-risc-1-0" title="Permalink to this definition">¶</a></dt>
<dd><p>Synonyms for <em class="xref std std-option">-march=1.0</em>, <em class="xref std std-option">-march=1.1</em>, and <em class="xref std std-option">-march=2.0</em> respectively.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mjump-in-delay">
<tt class="descname">-mjump-in-delay</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mjump-in-delay" title="Permalink to this definition">¶</a></dt>
<dd><p>This option is ignored and provided for compatibility purposes only.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdisable-fpregs">
<tt class="descname">-mdisable-fpregs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdisable-fpregs" title="Permalink to this definition">¶</a></dt>
<dd><p>Prevent floating-point registers from being used in any manner.  This is
necessary for compiling kernels that perform lazy context switching of
floating-point registers.  If you use this option and attempt to perform
floating-point operations, the compiler aborts.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdisable-indexing">
<tt class="descname">-mdisable-indexing</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdisable-indexing" title="Permalink to this definition">¶</a></dt>
<dd><p>Prevent the compiler from using indexing address modes.  This avoids some
rather obscure problems when compiling MIG generated code under MACH.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-space-regs">
<tt class="descname">-mno-space-regs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-space-regs" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that assumes the target has no space registers.  This allows
GCC to generate faster indirect calls and use unscaled index address modes.</p>
<p>Such code is suitable for level 0 PA systems and kernels.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfast-indirect-calls">
<tt class="descname">-mfast-indirect-calls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfast-indirect-calls" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that assumes calls never cross space boundaries.  This
allows GCC to emit code that performs faster indirect calls.</p>
<p>This option does not work in the presence of shared libraries or nested
functions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfixed-range">
<tt class="descname">-mfixed-range</tt><tt class="descclassname">=register-range</tt><a class="headerlink" href="#cmdoption-mfixed-range" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code treating the given register range as fixed registers.
A fixed register is one that the register allocator cannot use.  This is
useful when compiling kernel code.  A register range is specified as
two registers separated by a dash.  Multiple register ranges can be
specified separated by a comma.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlong-load-store">
<tt class="descname">-mlong-load-store</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlong-load-store" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate 3-instruction load and store sequences as sometimes required by
the HP-UX 10 linker.  This is equivalent to the <tt class="samp docutils literal"><span class="pre">+k</span></tt> option to
the HP compilers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mportable-runtime">
<tt class="descname">-mportable-runtime</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mportable-runtime" title="Permalink to this definition">¶</a></dt>
<dd><p>Use the portable calling conventions proposed by HP for ELF systems.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mgas">
<tt class="descname">-mgas</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mgas" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the use of assembler directives only GAS understands.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mschedule">
<tt class="descname">-mschedule</tt><tt class="descclassname">=cpu-type</tt><a class="headerlink" href="#cmdoption-mschedule" title="Permalink to this definition">¶</a></dt>
<dd><p>Schedule code according to the constraints for the machine type
<tt class="docutils literal"><span class="pre">cpu-type</span></tt>.  The choices for <tt class="docutils literal"><span class="pre">cpu-type</span></tt> are <tt class="samp docutils literal"><span class="pre">700</span></tt>
<tt class="samp docutils literal"><span class="pre">7100</span></tt>, <tt class="samp docutils literal"><span class="pre">7100LC</span></tt>, <tt class="samp docutils literal"><span class="pre">7200</span></tt>, <tt class="samp docutils literal"><span class="pre">7300</span></tt> and <tt class="samp docutils literal"><span class="pre">8000</span></tt>.  Refer
to /usr/lib/sched.models on an HP-UX system to determine the
proper scheduling option for your machine.  The default scheduling is
<tt class="samp docutils literal"><span class="pre">8000</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlinker-opt">
<tt class="descname">-mlinker-opt</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlinker-opt" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the optimization pass in the HP-UX linker.  Note this makes symbolic
debugging impossible.  It also triggers a bug in the HP-UX 8 and HP-UX 9
linkers in which they give bogus error messages when linking some programs.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msoft-float">
<tt class="descname">-msoft-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msoft-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output containing library calls for floating point.
Warning: the requisite libraries are not available for all HPPA
targets.  Normally the facilities of the machine&#8217;s usual C compiler are
used, but this cannot be done directly in cross-compilation.  You must make
your own arrangements to provide suitable library functions for
cross-compilation.</p>
<p><a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a> changes the calling convention in the output file;
therefore, it is only useful if you compile <em>all</em> of a program with
this option.  In particular, you need to compile libgcc.a, the
library that comes with GCC, with <a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a> in order for
this to work.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msio">
<tt class="descname">-msio</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msio" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate the predefine, <tt class="docutils literal"><span class="pre">_SIO</span></tt>, for server IO.  The default is
<em class="xref std std-option">-mwsio</em>.  This generates the predefines, <tt class="docutils literal"><span class="pre">__hp9000s700</span></tt>,
<tt class="docutils literal"><span class="pre">__hp9000s700__</span></tt> and <tt class="docutils literal"><span class="pre">_WSIO</span></tt>, for workstation IO.  These
options are available under HP-UX and HI-UX.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mgnu-ld">
<tt class="descname">-mgnu-ld</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mgnu-ld" title="Permalink to this definition">¶</a></dt>
<dd><p>Use options specific to GNU <strong class="command">ld</strong>.
This passes <a class="reference internal" href="options-for-linking.html#cmdoption-shared"><em class="xref std std-option">-shared</em></a> to <strong class="command">ld</strong> when
building a shared library.  It is the default when GCC is configured,
explicitly or implicitly, with the GNU linker.  This option does not
affect which <strong class="command">ld</strong> is called; it only changes what parameters
are passed to that <strong class="command">ld</strong>.
The <strong class="command">ld</strong> that is called is determined by the
<em class="xref std std-option">--with-ld</em> configure option, GCC&#8217;s program search path, and
finally by the user&#8217;s <span class="target" id="index-22"></span><tt class="xref std std-envvar docutils literal"><span class="pre">PATH</span></tt>.  The linker used by GCC can be printed
using <tt class="samp docutils literal"><span class="pre">which</span> <span class="pre">`gcc</span> <span class="pre">-print-prog-name=ld`</span></tt>.  This option is only available
on the 64-bit HP-UX GCC, i.e. configured with <tt class="samp docutils literal"><span class="pre">hppa*64*-*-hpux*</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mhp-ld">
<tt class="descname">-mhp-ld</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mhp-ld" title="Permalink to this definition">¶</a></dt>
<dd><p>Use options specific to HP <strong class="command">ld</strong>.
This passes <em class="xref std std-option">-b</em> to <strong class="command">ld</strong> when building
a shared library and passes +Accept TypeMismatch to <strong class="command">ld</strong> on all
links.  It is the default when GCC is configured, explicitly or
implicitly, with the HP linker.  This option does not affect
which <strong class="command">ld</strong> is called; it only changes what parameters are passed to that
<strong class="command">ld</strong>.
The <strong class="command">ld</strong> that is called is determined by the <em class="xref std std-option">--with-ld</em>
configure option, GCC&#8217;s program search path, and finally by the user&#8217;s
<span class="target" id="index-23"></span><tt class="xref std std-envvar docutils literal"><span class="pre">PATH</span></tt>.  The linker used by GCC can be printed using <tt class="samp docutils literal"><span class="pre">which</span>
<span class="pre">`gcc</span> <span class="pre">-print-prog-name=ld`</span></tt>.  This option is only available on the 64-bit
HP-UX GCC, i.e. configured with <tt class="samp docutils literal"><span class="pre">hppa*64*-*-hpux*</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlong-calls">
<tt class="descname">-mlong-calls</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-long-calls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlong-calls" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses long call sequences.  This ensures that a call
is always able to reach linker generated stubs.  The default is to generate
long calls only when the distance from the call site to the beginning
of the function or translation unit, as the case may be, exceeds a
predefined limit set by the branch type being used.  The limits for
normal calls are 7,600,000 and 240,000 bytes, respectively for the
PA 2.0 and PA 1.X architectures.  Sibcalls are always limited at
240,000 bytes.</p>
<p>Distances are measured from the beginning of functions when using the
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-ffunction-sections"><em class="xref std std-option">-ffunction-sections</em></a> option, or when using the <a class="reference internal" href="#cmdoption-mgas"><em class="xref std std-option">-mgas</em></a>
and <em class="xref std std-option">-mno-portable-runtime</em> options together under HP-UX with
the SOM linker.</p>
<p>It is normally not desirable to use this option as it degrades
performance.  However, it may be useful in large applications,
particularly when partial linking is used to build the application.</p>
<p>The types of long calls used depends on the capabilities of the
assembler and linker, and the type of code being generated.  The
impact on systems that support long absolute calls, and long pic
symbol-difference or pc-relative calls should be relatively small.
However, an indirect call is used on 32-bit ELF systems in pic code
and it is quite long.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-munix">
<tt class="descname">-munix</tt><tt class="descclassname">=unix-std</tt><a class="headerlink" href="#cmdoption-munix" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate compiler predefines and select a startfile for the specified
UNIX standard.  The choices for <tt class="docutils literal"><span class="pre">unix-std</span></tt> are <tt class="samp docutils literal"><span class="pre">93</span></tt>, <tt class="samp docutils literal"><span class="pre">95</span></tt>
and <tt class="samp docutils literal"><span class="pre">98</span></tt>.  <tt class="samp docutils literal"><span class="pre">93</span></tt> is supported on all HP-UX versions.  <tt class="samp docutils literal"><span class="pre">95</span></tt>
is available on HP-UX 10.10 and later.  <tt class="samp docutils literal"><span class="pre">98</span></tt> is available on HP-UX
11.11 and later.  The default values are <tt class="samp docutils literal"><span class="pre">93</span></tt> for HP-UX 10.00,
<tt class="samp docutils literal"><span class="pre">95</span></tt> for HP-UX 10.10 though to 11.00, and <tt class="samp docutils literal"><span class="pre">98</span></tt> for HP-UX 11.11
and later.</p>
<p><em class="xref std std-option">-munix=93</em> provides the same predefines as GCC 3.3 and 3.4.
<em class="xref std std-option">-munix=95</em> provides additional predefines for <tt class="docutils literal"><span class="pre">XOPEN_UNIX</span></tt>
and <tt class="docutils literal"><span class="pre">_XOPEN_SOURCE_EXTENDED</span></tt>, and the startfile unix95.o.
<em class="xref std std-option">-munix=98</em> provides additional predefines for <tt class="docutils literal"><span class="pre">_XOPEN_UNIX</span></tt>,
<tt class="docutils literal"><span class="pre">_XOPEN_SOURCE_EXTENDED</span></tt>, <tt class="docutils literal"><span class="pre">_INCLUDE__STDC_A1_SOURCE</span></tt> and
<tt class="docutils literal"><span class="pre">_INCLUDE_XOPEN_SOURCE_500</span></tt>, and the startfile unix98.o.</p>
<p>It is <em>important</em> to note that this option changes the interfaces
for various library routines.  It also affects the operational behavior
of the C library.  Thus, <em>extreme</em> care is needed in using this
option.</p>
<p>Library code that is intended to operate with more than one UNIX
standard must test, set and restore the variable <tt class="docutils literal"><span class="pre">__xpg4_extended_mask</span></tt>
as appropriate.  Most GNU software doesn&#8217;t provide this capability.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-nolibdld">
<tt class="descname">-nolibdld</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-nolibdld" title="Permalink to this definition">¶</a></dt>
<dd><p>Suppress the generation of link options to search libdld.sl when the
<a class="reference internal" href="#cmdoption-static"><em class="xref std std-option">-static</em></a> option is specified on HP-UX 10 and later.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-static">
<tt class="descname">-static</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-static" title="Permalink to this definition">¶</a></dt>
<dd><p>The HP-UX implementation of setlocale in libc has a dependency on
libdld.sl.  There isn&#8217;t an archive version of libdld.sl.  Thus,
when the <a class="reference internal" href="#cmdoption-static"><em class="xref std std-option">-static</em></a> option is specified, special link options
are needed to resolve this dependency.</p>
<p>On HP-UX 10 and later, the GCC driver adds the necessary options to
link with libdld.sl when the <a class="reference internal" href="#cmdoption-static"><em class="xref std std-option">-static</em></a> option is specified.
This causes the resulting binary to be dynamic.  On the 64-bit port,
the linkers generate dynamic binaries by default in any case.  The
<a class="reference internal" href="#cmdoption-nolibdld"><em class="xref std std-option">-nolibdld</em></a> option can be used to prevent the GCC driver from
adding these link options.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-threads">
<tt class="descname">-threads</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-threads" title="Permalink to this definition">¶</a></dt>
<dd><p>Add support for multithreading with the <em class="dfn">dce thread</em> library
under HP-UX.  This option sets flags for both the preprocessor and
linker.</p>
</dd></dl>

</div>
<div class="section" id="ia-64-options">
<span id="id19"></span><h2>IA-64 Options<a class="headerlink" href="#ia-64-options" title="Permalink to this headline">¶</a></h2>
<p id="index-24">These are the <tt class="samp docutils literal"><span class="pre">-m</span></tt> options defined for the Intel IA-64 architecture.</p>
<dl class="option">
<dt id="cmdoption-mbig-endian">
<tt class="descname">-mbig-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbig-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a big-endian target.  This is the default for HP-UX.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlittle-endian">
<tt class="descname">-mlittle-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlittle-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a little-endian target.  This is the default for AIX5
and GNU/Linux.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mgnu-as">
<tt class="descname">-mgnu-as</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-gnu-as</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mgnu-as" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate (or don&#8217;t) code for the GNU assembler.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mgnu-ld">
<tt class="descname">-mgnu-ld</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-gnu-ld</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mgnu-ld" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate (or don&#8217;t) code for the GNU linker.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-pic">
<tt class="descname">-mno-pic</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-pic" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that does not use a global pointer register.  The result
is not position independent code, and violates the IA-64 ABI.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mvolatile-asm-stop">
<tt class="descname">-mvolatile-asm-stop</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-volatile-asm-stop</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mvolatile-asm-stop" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate (or don&#8217;t) a stop bit immediately before and after volatile asm
statements.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mregister-names">
<tt class="descname">-mregister-names</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-register-names</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mregister-names" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate (or don&#8217;t) <tt class="samp docutils literal"><span class="pre">in</span></tt>, <tt class="samp docutils literal"><span class="pre">loc</span></tt>, and <tt class="samp docutils literal"><span class="pre">out</span></tt> register names for
the stacked registers.  This may make assembler output more readable.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-sdata">
<tt class="descname">-mno-sdata</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-msdata</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-sdata" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable (or enable) optimizations that use the small data section.  This may
be useful for working around optimizer bugs.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mconstant-gp">
<tt class="descname">-mconstant-gp</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mconstant-gp" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses a single constant global pointer value.  This is
useful when compiling kernel code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mauto-pic">
<tt class="descname">-mauto-pic</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mauto-pic" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that is self-relocatable.  This implies <a class="reference internal" href="#cmdoption-mconstant-gp"><em class="xref std std-option">-mconstant-gp</em></a>.
This is useful when compiling firmware code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-minline-float-divide-min-latency">
<tt class="descname">-minline-float-divide-min-latency</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-minline-float-divide-min-latency" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for inline divides of floating-point values
using the minimum latency algorithm.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-minline-float-divide-max-throughput">
<tt class="descname">-minline-float-divide-max-throughput</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-minline-float-divide-max-throughput" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for inline divides of floating-point values
using the maximum throughput algorithm.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-inline-float-divide">
<tt class="descname">-mno-inline-float-divide</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-inline-float-divide" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate inline code for divides of floating-point values.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-minline-int-divide-min-latency">
<tt class="descname">-minline-int-divide-min-latency</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-minline-int-divide-min-latency" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for inline divides of integer values
using the minimum latency algorithm.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-minline-int-divide-max-throughput">
<tt class="descname">-minline-int-divide-max-throughput</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-minline-int-divide-max-throughput" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for inline divides of integer values
using the maximum throughput algorithm.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-inline-int-divide">
<tt class="descname">-mno-inline-int-divide</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-inline-int-divide" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate inline code for divides of integer values.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-minline-sqrt-min-latency">
<tt class="descname">-minline-sqrt-min-latency</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-minline-sqrt-min-latency" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for inline square roots
using the minimum latency algorithm.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-minline-sqrt-max-throughput">
<tt class="descname">-minline-sqrt-max-throughput</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-minline-sqrt-max-throughput" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for inline square roots
using the maximum throughput algorithm.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-inline-sqrt">
<tt class="descname">-mno-inline-sqrt</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-inline-sqrt" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate inline code for <tt class="docutils literal"><span class="pre">sqrt</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfused-madd">
<tt class="descname">-mfused-madd</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fused-madd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfused-madd" title="Permalink to this definition">¶</a></dt>
<dd><p>Do (don&#8217;t) generate code that uses the fused multiply/add or multiply/subtract
instructions.  The default is to use these instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-dwarf2-asm">
<tt class="descname">-mno-dwarf2-asm</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mdwarf2-asm</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-dwarf2-asm" title="Permalink to this definition">¶</a></dt>
<dd><p>Don&#8217;t (or do) generate assembler code for the DWARF 2 line number debugging
info.  This may be useful when not using the GNU assembler.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mearly-stop-bits">
<tt class="descname">-mearly-stop-bits</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-early-stop-bits</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mearly-stop-bits" title="Permalink to this definition">¶</a></dt>
<dd><p>Allow stop bits to be placed earlier than immediately preceding the
instruction that triggered the stop bit.  This can improve instruction
scheduling, but does not always do so.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfixed-range">
<tt class="descname">-mfixed-range</tt><tt class="descclassname">=register-range</tt><a class="headerlink" href="#cmdoption-mfixed-range" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code treating the given register range as fixed registers.
A fixed register is one that the register allocator cannot use.  This is
useful when compiling kernel code.  A register range is specified as
two registers separated by a dash.  Multiple register ranges can be
specified separated by a comma.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtls-size">
<tt class="descname">-mtls-size</tt><tt class="descclassname">=tls-size</tt><a class="headerlink" href="#cmdoption-mtls-size" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify bit size of immediate TLS offsets.  Valid values are 14, 22, and
64.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune">
<tt class="descname">-mtune</tt><tt class="descclassname">=cpu-type</tt><a class="headerlink" href="#cmdoption-mtune" title="Permalink to this definition">¶</a></dt>
<dd><p>Tune the instruction scheduling for a particular CPU, Valid values are
<tt class="samp docutils literal"><span class="pre">itanium</span></tt>, <tt class="samp docutils literal"><span class="pre">itanium1</span></tt>, <tt class="samp docutils literal"><span class="pre">merced</span></tt>, <tt class="samp docutils literal"><span class="pre">itanium2</span></tt>,
and <tt class="samp docutils literal"><span class="pre">mckinley</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-milp32">
<tt class="descname">-milp32</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mlp64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-milp32" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a 32-bit or 64-bit environment.
The 32-bit environment sets int, long and pointer to 32 bits.
The 64-bit environment sets int to 32 bits and long and pointer
to 64 bits.  These are HP-UX specific flags.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-sched-br-data-spec">
<tt class="descname">-mno-sched-br-data-spec</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-msched-br-data-spec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-sched-br-data-spec" title="Permalink to this definition">¶</a></dt>
<dd><p>(Dis/En)able data speculative scheduling before reload.
This results in generation of <tt class="docutils literal"><span class="pre">ld.a</span></tt> instructions and
the corresponding check instructions (<tt class="docutils literal"><span class="pre">ld.c</span></tt> / <tt class="docutils literal"><span class="pre">chk.a</span></tt>).
The default is &#8216;disable&#8217;.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msched-ar-data-spec">
<tt class="descname">-msched-ar-data-spec</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-sched-ar-data-spec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msched-ar-data-spec" title="Permalink to this definition">¶</a></dt>
<dd><p>(En/Dis)able data speculative scheduling after reload.
This results in generation of <tt class="docutils literal"><span class="pre">ld.a</span></tt> instructions and
the corresponding check instructions (<tt class="docutils literal"><span class="pre">ld.c</span></tt> / <tt class="docutils literal"><span class="pre">chk.a</span></tt>).
The default is &#8216;enable&#8217;.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-sched-control-spec">
<tt class="descname">-mno-sched-control-spec</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-msched-control-spec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-sched-control-spec" title="Permalink to this definition">¶</a></dt>
<dd><p>(Dis/En)able control speculative scheduling.  This feature is
available only during region scheduling (i.e. before reload).
This results in generation of the <tt class="docutils literal"><span class="pre">ld.s</span></tt> instructions and
the corresponding check instructions <tt class="docutils literal"><span class="pre">chk.s</span></tt>.
The default is &#8216;disable&#8217;.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msched-br-in-data-spec">
<tt class="descname">-msched-br-in-data-spec</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-sched-br-in-data-spec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msched-br-in-data-spec" title="Permalink to this definition">¶</a></dt>
<dd><p>(En/Dis)able speculative scheduling of the instructions that
are dependent on the data speculative loads before reload.
This is effective only with <em class="xref std std-option">-msched-br-data-spec</em> enabled.
The default is &#8216;enable&#8217;.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msched-ar-in-data-spec">
<tt class="descname">-msched-ar-in-data-spec</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-sched-ar-in-data-spec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msched-ar-in-data-spec" title="Permalink to this definition">¶</a></dt>
<dd><p>(En/Dis)able speculative scheduling of the instructions that
are dependent on the data speculative loads after reload.
This is effective only with <a class="reference internal" href="#cmdoption-msched-ar-data-spec"><em class="xref std std-option">-msched-ar-data-spec</em></a> enabled.
The default is &#8216;enable&#8217;.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msched-in-control-spec">
<tt class="descname">-msched-in-control-spec</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-sched-in-control-spec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msched-in-control-spec" title="Permalink to this definition">¶</a></dt>
<dd><p>(En/Dis)able speculative scheduling of the instructions that
are dependent on the control speculative loads.
This is effective only with <em class="xref std std-option">-msched-control-spec</em> enabled.
The default is &#8216;enable&#8217;.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-sched-prefer-non-data-spec-insns">
<tt class="descname">-mno-sched-prefer-non-data-spec-insns</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-msched-prefer-non-data-spec-insns</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-sched-prefer-non-data-spec-insns" title="Permalink to this definition">¶</a></dt>
<dd><p>If enabled, data-speculative instructions are chosen for schedule
only if there are no other choices at the moment.  This makes
the use of the data speculation much more conservative.
The default is &#8216;disable&#8217;.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-sched-prefer-non-control-spec-insns">
<tt class="descname">-mno-sched-prefer-non-control-spec-insns</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-msched-prefer-non-control-spec-insns</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-sched-prefer-non-control-spec-insns" title="Permalink to this definition">¶</a></dt>
<dd><p>If enabled, control-speculative instructions are chosen for schedule
only if there are no other choices at the moment.  This makes
the use of the control speculation much more conservative.
The default is &#8216;disable&#8217;.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-sched-count-spec-in-critical-path">
<tt class="descname">-mno-sched-count-spec-in-critical-path</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-msched-count-spec-in-critical-path</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-sched-count-spec-in-critical-path" title="Permalink to this definition">¶</a></dt>
<dd><p>If enabled, speculative dependencies are considered during
computation of the instructions priorities.  This makes the use of the
speculation a bit more conservative.
The default is &#8216;disable&#8217;.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msched-spec-ldc">
<tt class="descname">-msched-spec-ldc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msched-spec-ldc" title="Permalink to this definition">¶</a></dt>
<dd><p>Use a simple data speculation check.  This option is on by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msched-control-spec-ldc">
<tt class="descname">-msched-control-spec-ldc</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-msched-spec-ldc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msched-control-spec-ldc" title="Permalink to this definition">¶</a></dt>
<dd><p>Use a simple check for control speculation.  This option is on by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msched-stop-bits-after-every-cycle">
<tt class="descname">-msched-stop-bits-after-every-cycle</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msched-stop-bits-after-every-cycle" title="Permalink to this definition">¶</a></dt>
<dd><p>Place a stop bit after every cycle when scheduling.  This option is on
by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msched-fp-mem-deps-zero-cost">
<tt class="descname">-msched-fp-mem-deps-zero-cost</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msched-fp-mem-deps-zero-cost" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume that floating-point stores and loads are not likely to cause a conflict
when placed into the same instruction group.  This option is disabled by
default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msel-sched-dont-check-control-spec">
<tt class="descname">-msel-sched-dont-check-control-spec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msel-sched-dont-check-control-spec" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate checks for control speculation in selective scheduling.
This flag is disabled by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msched-max-memory-insns">
<tt class="descname">-msched-max-memory-insns</tt><tt class="descclassname">=max-insns</tt><a class="headerlink" href="#cmdoption-msched-max-memory-insns" title="Permalink to this definition">¶</a></dt>
<dd><p>Limit on the number of memory insns per instruction group, giving lower
priority to subsequent memory insns attempting to schedule in the same
instruction group. Frequently useful to prevent cache bank conflicts.
The default value is 1.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msched-max-memory-insns-hard-limit">
<tt class="descname">-msched-max-memory-insns-hard-limit</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msched-max-memory-insns-hard-limit" title="Permalink to this definition">¶</a></dt>
<dd><p>Makes the limit specified by msched-max-memory-insns a hard limit,
disallowing more than that number in an instruction group.
Otherwise, the limit is &#8216;soft&#8217;, meaning that non-memory operations
are preferred when the limit is reached, but memory operations may still
be scheduled.</p>
</dd></dl>

</div>
<div class="section" id="lm32-options">
<span id="id20"></span><h2>LM32 Options<a class="headerlink" href="#lm32-options" title="Permalink to this headline">¶</a></h2>
<p id="index-25">These <em class="xref std std-option">-m</em> options are defined for the LatticeMico32 architecture:</p>
<dl class="option">
<dt id="cmdoption-mbarrel-shift-enabled">
<tt class="descname">-mbarrel-shift-enabled</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbarrel-shift-enabled" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable barrel-shift instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdivide-enabled">
<tt class="descname">-mdivide-enabled</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdivide-enabled" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable divide and modulus instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmultiply-enabled">
<tt class="descname">-mmultiply-enabled</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-multiply-enabled</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmultiply-enabled" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable multiply instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msign-extend-enabled">
<tt class="descname">-msign-extend-enabled</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msign-extend-enabled" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable sign extend instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-muser-enabled">
<tt class="descname">-muser-enabled</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-muser-enabled" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable user-defined instructions.</p>
</dd></dl>

</div>
<div class="section" id="m32c-options">
<span id="id21"></span><h2>M32C Options<a class="headerlink" href="#m32c-options" title="Permalink to this headline">¶</a></h2>
<span class="target" id="index-26"></span><dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Select the CPU for which code is generated.  <tt class="docutils literal"><span class="pre">name</span></tt> may be one of
<tt class="samp docutils literal"><span class="pre">r8c</span></tt> for the R8C/Tiny series, <tt class="samp docutils literal"><span class="pre">m16c</span></tt> for the M16C (up to
/60) series, <tt class="samp docutils literal"><span class="pre">m32cm</span></tt> for the M16C/80 series, or <tt class="samp docutils literal"><span class="pre">m32c</span></tt> for
the M32C/80 series.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msim">
<tt class="descname">-msim</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msim" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies that the program will be run on the simulator.  This causes
an alternate runtime library to be linked in which supports, for
example, file I/O.  You must not use this option when generating
programs that will run on real hardware; you must provide your own
runtime library for whatever I/O functions are needed.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-memregs">
<tt class="descname">-memregs</tt><tt class="descclassname">=number</tt><a class="headerlink" href="#cmdoption-memregs" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies the number of memory-based pseudo-registers GCC uses
during code generation.  These pseudo-registers are used like real
registers, so there is a tradeoff between GCC&#8217;s ability to fit the
code into available registers, and the performance penalty of using
memory instead of registers.  Note that all modules in a program must
be compiled with the same value for this option.  Because of that, you
must not use this option with GCC&#8217;s default runtime libraries.</p>
</dd></dl>

</div>
<div class="section" id="m32r-d-options">
<span id="id22"></span><h2>M32R/D Options<a class="headerlink" href="#m32r-d-options" title="Permalink to this headline">¶</a></h2>
<p id="index-27">These <em class="xref std std-option">-m</em> options are defined for Renesas M32R/D architectures:</p>
<dl class="option">
<dt id="cmdoption-m32r2">
<tt class="descname">-m32r2</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m32r2" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the M32R/2.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m32rx">
<tt class="descname">-m32rx</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m32rx" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the M32R/X.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m32r">
<tt class="descname">-m32r</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m32r" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the M32R.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmodel">
<tt class="descname">-mmodel</tt><tt class="descclassname">=small</tt><a class="headerlink" href="#cmdoption-mmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume all objects live in the lower 16MB of memory (so that their addresses
can be loaded with the <tt class="docutils literal"><span class="pre">ld24</span></tt> instruction), and assume all subroutines
are reachable with the <tt class="docutils literal"><span class="pre">bl</span></tt> instruction.
This is the default.</p>
<p>The addressability of a particular object can be set with the
<tt class="docutils literal"><span class="pre">model</span></tt> attribute.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmodel">
<tt class="descname">-mmodel</tt><tt class="descclassname">=medium</tt><a class="headerlink" href="#cmdoption-mmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume objects may be anywhere in the 32-bit address space (the compiler
generates <tt class="docutils literal"><span class="pre">seth/add3</span></tt> instructions to load their addresses), and
assume all subroutines are reachable with the <tt class="docutils literal"><span class="pre">bl</span></tt> instruction.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmodel">
<tt class="descname">-mmodel</tt><tt class="descclassname">=large</tt><a class="headerlink" href="#cmdoption-mmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume objects may be anywhere in the 32-bit address space (the compiler
generates <tt class="docutils literal"><span class="pre">seth/add3</span></tt> instructions to load their addresses), and
assume subroutines may not be reachable with the <tt class="docutils literal"><span class="pre">bl</span></tt> instruction
(the compiler generates the much slower <tt class="docutils literal"><span class="pre">seth/add3/jl</span></tt>
instruction sequence).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msdata">
<tt class="descname">-msdata</tt><tt class="descclassname">=none</tt><a class="headerlink" href="#cmdoption-msdata" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable use of the small data area.  Variables are put into
one of <tt class="docutils literal"><span class="pre">.data</span></tt>, <tt class="docutils literal"><span class="pre">.bss</span></tt>, or <tt class="docutils literal"><span class="pre">.rodata</span></tt> (unless the
<tt class="docutils literal"><span class="pre">section</span></tt> attribute has been specified).
This is the default.</p>
<p>The small data area consists of sections <tt class="docutils literal"><span class="pre">.sdata</span></tt> and <tt class="docutils literal"><span class="pre">.sbss</span></tt>.
Objects may be explicitly put in the small data area with the
<tt class="docutils literal"><span class="pre">section</span></tt> attribute using one of these sections.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msdata">
<tt class="descname">-msdata</tt><tt class="descclassname">=sdata</tt><a class="headerlink" href="#cmdoption-msdata" title="Permalink to this definition">¶</a></dt>
<dd><p>Put small global and static data in the small data area, but do not
generate special code to reference them.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msdata">
<tt class="descname">-msdata</tt><tt class="descclassname">=use</tt><a class="headerlink" href="#cmdoption-msdata" title="Permalink to this definition">¶</a></dt>
<dd><p>Put small global and static data in the small data area, and generate
special instructions to reference them.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-G">
<tt class="descname">-G</tt><tt class="descclassname"> num</tt><tt class="descclassname">, </tt><tt class="descname">-G</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-G" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-28">Put global and static objects less than or equal to <tt class="docutils literal"><span class="pre">num</span></tt> bytes
into the small data or BSS sections instead of the normal data or BSS
sections.  The default value of <tt class="docutils literal"><span class="pre">num</span></tt> is 8.
The <a class="reference internal" href="#cmdoption-msdata"><em class="xref std std-option">-msdata</em></a> option must be set to one of <tt class="samp docutils literal"><span class="pre">sdata</span></tt> or <tt class="samp docutils literal"><span class="pre">use</span></tt>
for this option to have any effect.</p>
<p>All modules should be compiled with the same <em class="xref std std-option">-G ``num``</em> value.
Compiling with different values of <tt class="docutils literal"><span class="pre">num</span></tt> may or may not work; if it
doesn&#8217;t the linker gives an error message-incorrect code is not
generated.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdebug">
<tt class="descname">-mdebug</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdebug" title="Permalink to this definition">¶</a></dt>
<dd><p>Makes the M32R-specific code in the compiler display some statistics
that might help in debugging programs.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-malign-loops">
<tt class="descname">-malign-loops</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-malign-loops" title="Permalink to this definition">¶</a></dt>
<dd><p>Align all loops to a 32-byte boundary.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-align-loops">
<tt class="descname">-mno-align-loops</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-align-loops" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not enforce a 32-byte alignment for loops.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-missue-rate">
<tt class="descname">-missue-rate</tt><tt class="descclassname">=number</tt><a class="headerlink" href="#cmdoption-missue-rate" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-29">Issue <tt class="docutils literal"><span class="pre">number</span></tt> instructions per cycle.  <tt class="docutils literal"><span class="pre">number</span></tt> can only be 1
or 2.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbranch-cost">
<tt class="descname">-mbranch-cost</tt><tt class="descclassname">=number</tt><a class="headerlink" href="#cmdoption-mbranch-cost" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-30"><tt class="docutils literal"><span class="pre">number</span></tt> can only be 1 or 2.  If it is 1 then branches are
preferred over conditional code, if it is 2, then the opposite applies.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mflush-trap">
<tt class="descname">-mflush-trap</tt><tt class="descclassname">=number</tt><a class="headerlink" href="#cmdoption-mflush-trap" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-31">Specifies the trap number to use to flush the cache.  The default is
12.  Valid numbers are between 0 and 15 inclusive.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-flush-trap">
<tt class="descname">-mno-flush-trap</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-flush-trap" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies that the cache cannot be flushed by using a trap.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mflush-func">
<tt class="descname">-mflush-func</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mflush-func" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-32">Specifies the name of the operating system function to call to flush
the cache.  The default is <tt class="samp docutils literal"><span class="pre">_flush_cache</span></tt>, but a function call
is only used if a trap is not available.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-flush-func">
<tt class="descname">-mno-flush-func</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-flush-func" title="Permalink to this definition">¶</a></dt>
<dd><p>Indicates that there is no OS function for flushing the cache.</p>
</dd></dl>

</div>
<div class="section" id="m680x0-options">
<span id="id23"></span><h2>M680x0 Options<a class="headerlink" href="#m680x0-options" title="Permalink to this headline">¶</a></h2>
<p id="index-33">These are the <tt class="samp docutils literal"><span class="pre">-m</span></tt> options defined for M680x0 and ColdFire processors.
The default settings depend on which architecture was selected when
the compiler was configured; the defaults for the most common choices
are given below.</p>
<dl class="option">
<dt id="cmdoption-march">
<tt class="descname">-march</tt><tt class="descclassname">=arch</tt><a class="headerlink" href="#cmdoption-march" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a specific M680x0 or ColdFire instruction set
architecture.  Permissible values of <tt class="docutils literal"><span class="pre">arch</span></tt> for M680x0
architectures are: <tt class="samp docutils literal"><span class="pre">68000</span></tt>, <tt class="samp docutils literal"><span class="pre">68010</span></tt>, <tt class="samp docutils literal"><span class="pre">68020</span></tt>,
<tt class="samp docutils literal"><span class="pre">68030</span></tt>, <tt class="samp docutils literal"><span class="pre">68040</span></tt>, <tt class="samp docutils literal"><span class="pre">68060</span></tt> and <tt class="samp docutils literal"><span class="pre">cpu32</span></tt>.  ColdFire
architectures are selected according to Freescale&#8217;s ISA classification
and the permissible values are: <tt class="samp docutils literal"><span class="pre">isaa</span></tt>, <tt class="samp docutils literal"><span class="pre">isaaplus</span></tt>,
<tt class="samp docutils literal"><span class="pre">isab</span></tt> and <tt class="samp docutils literal"><span class="pre">isac</span></tt>.</p>
<p>GCC defines a macro <tt class="docutils literal"><span class="pre">__mcf``arch``__</span></tt> whenever it is generating
code for a ColdFire target.  The <tt class="docutils literal"><span class="pre">arch</span></tt> in this macro is one of the
<a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> arguments given above.</p>
<p>When used together, <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> and <a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a> select code
that runs on a family of similar processors but that is optimized
for a particular microarchitecture.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=cpu</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a specific M680x0 or ColdFire processor.
The M680x0 <a href="#id24"><span class="problematic" id="id25">``</span></a>cpu``s are: <tt class="samp docutils literal"><span class="pre">68000</span></tt>, <tt class="samp docutils literal"><span class="pre">68010</span></tt>, <tt class="samp docutils literal"><span class="pre">68020</span></tt>,
<tt class="samp docutils literal"><span class="pre">68030</span></tt>, <tt class="samp docutils literal"><span class="pre">68040</span></tt>, <tt class="samp docutils literal"><span class="pre">68060</span></tt>, <tt class="samp docutils literal"><span class="pre">68302</span></tt>, <tt class="samp docutils literal"><span class="pre">68332</span></tt>
and <tt class="samp docutils literal"><span class="pre">cpu32</span></tt>.  The ColdFire <a href="#id26"><span class="problematic" id="id27">``</span></a>cpu``s are given by the table
below, which also classifies the CPUs into families:</p>
<table border="1" class="docutils">
<colgroup>
<col width="7%" />
<col width="93%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Family</th>
<th class="head"><tt class="samp docutils literal"><span class="pre">-mcpu</span></tt> arguments</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td><tt class="samp docutils literal"><span class="pre">51</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">51</span></tt> <tt class="samp docutils literal"><span class="pre">51ac</span></tt> <tt class="samp docutils literal"><span class="pre">51ag</span></tt> <tt class="samp docutils literal"><span class="pre">51cn</span></tt> <tt class="samp docutils literal"><span class="pre">51em</span></tt> <tt class="samp docutils literal"><span class="pre">51je</span></tt> <tt class="samp docutils literal"><span class="pre">51jf</span></tt> <tt class="samp docutils literal"><span class="pre">51jg</span></tt> <tt class="samp docutils literal"><span class="pre">51jm</span></tt> <tt class="samp docutils literal"><span class="pre">51mm</span></tt> <tt class="samp docutils literal"><span class="pre">51qe</span></tt> <tt class="samp docutils literal"><span class="pre">51qm</span></tt></td>
</tr>
<tr class="row-odd"><td><tt class="samp docutils literal"><span class="pre">5206</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5202</span></tt> <tt class="samp docutils literal"><span class="pre">5204</span></tt> <tt class="samp docutils literal"><span class="pre">5206</span></tt></td>
</tr>
<tr class="row-even"><td><tt class="samp docutils literal"><span class="pre">5206e</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5206e</span></tt></td>
</tr>
<tr class="row-odd"><td><tt class="samp docutils literal"><span class="pre">5208</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5207</span></tt> <tt class="samp docutils literal"><span class="pre">5208</span></tt></td>
</tr>
<tr class="row-even"><td><tt class="samp docutils literal"><span class="pre">5211a</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5210a</span></tt> <tt class="samp docutils literal"><span class="pre">5211a</span></tt></td>
</tr>
<tr class="row-odd"><td><tt class="samp docutils literal"><span class="pre">5213</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5211</span></tt> <tt class="samp docutils literal"><span class="pre">5212</span></tt> <tt class="samp docutils literal"><span class="pre">5213</span></tt></td>
</tr>
<tr class="row-even"><td><tt class="samp docutils literal"><span class="pre">5216</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5214</span></tt> <tt class="samp docutils literal"><span class="pre">5216</span></tt></td>
</tr>
<tr class="row-odd"><td><tt class="samp docutils literal"><span class="pre">52235</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">52230</span></tt> <tt class="samp docutils literal"><span class="pre">52231</span></tt> <tt class="samp docutils literal"><span class="pre">52232</span></tt> <tt class="samp docutils literal"><span class="pre">52233</span></tt> <tt class="samp docutils literal"><span class="pre">52234</span></tt> <tt class="samp docutils literal"><span class="pre">52235</span></tt></td>
</tr>
<tr class="row-even"><td><tt class="samp docutils literal"><span class="pre">5225</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5224</span></tt> <tt class="samp docutils literal"><span class="pre">5225</span></tt></td>
</tr>
<tr class="row-odd"><td><tt class="samp docutils literal"><span class="pre">52259</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">52252</span></tt> <tt class="samp docutils literal"><span class="pre">52254</span></tt> <tt class="samp docutils literal"><span class="pre">52255</span></tt> <tt class="samp docutils literal"><span class="pre">52256</span></tt> <tt class="samp docutils literal"><span class="pre">52258</span></tt> <tt class="samp docutils literal"><span class="pre">52259</span></tt></td>
</tr>
<tr class="row-even"><td><tt class="samp docutils literal"><span class="pre">5235</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5232</span></tt> <tt class="samp docutils literal"><span class="pre">5233</span></tt> <tt class="samp docutils literal"><span class="pre">5234</span></tt> <tt class="samp docutils literal"><span class="pre">5235</span></tt> <tt class="samp docutils literal"><span class="pre">523x</span></tt></td>
</tr>
<tr class="row-odd"><td><tt class="samp docutils literal"><span class="pre">5249</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5249</span></tt></td>
</tr>
<tr class="row-even"><td><tt class="samp docutils literal"><span class="pre">5250</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5250</span></tt></td>
</tr>
<tr class="row-odd"><td><tt class="samp docutils literal"><span class="pre">5271</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5270</span></tt> <tt class="samp docutils literal"><span class="pre">5271</span></tt></td>
</tr>
<tr class="row-even"><td><tt class="samp docutils literal"><span class="pre">5272</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5272</span></tt></td>
</tr>
<tr class="row-odd"><td><tt class="samp docutils literal"><span class="pre">5275</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5274</span></tt> <tt class="samp docutils literal"><span class="pre">5275</span></tt></td>
</tr>
<tr class="row-even"><td><tt class="samp docutils literal"><span class="pre">5282</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5280</span></tt> <tt class="samp docutils literal"><span class="pre">5281</span></tt> <tt class="samp docutils literal"><span class="pre">5282</span></tt> <tt class="samp docutils literal"><span class="pre">528x</span></tt></td>
</tr>
<tr class="row-odd"><td><tt class="samp docutils literal"><span class="pre">53017</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">53011</span></tt> <tt class="samp docutils literal"><span class="pre">53012</span></tt> <tt class="samp docutils literal"><span class="pre">53013</span></tt> <tt class="samp docutils literal"><span class="pre">53014</span></tt> <tt class="samp docutils literal"><span class="pre">53015</span></tt> <tt class="samp docutils literal"><span class="pre">53016</span></tt> <tt class="samp docutils literal"><span class="pre">53017</span></tt></td>
</tr>
<tr class="row-even"><td><tt class="samp docutils literal"><span class="pre">5307</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5307</span></tt></td>
</tr>
<tr class="row-odd"><td><tt class="samp docutils literal"><span class="pre">5329</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5327</span></tt> <tt class="samp docutils literal"><span class="pre">5328</span></tt> <tt class="samp docutils literal"><span class="pre">5329</span></tt> <tt class="samp docutils literal"><span class="pre">532x</span></tt></td>
</tr>
<tr class="row-even"><td><tt class="samp docutils literal"><span class="pre">5373</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5372</span></tt> <tt class="samp docutils literal"><span class="pre">5373</span></tt> <tt class="samp docutils literal"><span class="pre">537x</span></tt></td>
</tr>
<tr class="row-odd"><td><tt class="samp docutils literal"><span class="pre">5407</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5407</span></tt></td>
</tr>
<tr class="row-even"><td><tt class="samp docutils literal"><span class="pre">5475</span></tt></td>
<td><tt class="samp docutils literal"><span class="pre">5470</span></tt> <tt class="samp docutils literal"><span class="pre">5471</span></tt> <tt class="samp docutils literal"><span class="pre">5472</span></tt> <tt class="samp docutils literal"><span class="pre">5473</span></tt> <tt class="samp docutils literal"><span class="pre">5474</span></tt> <tt class="samp docutils literal"><span class="pre">5475</span></tt> <tt class="samp docutils literal"><span class="pre">547x</span></tt> <tt class="samp docutils literal"><span class="pre">5480</span></tt> <tt class="samp docutils literal"><span class="pre">5481</span></tt> <tt class="samp docutils literal"><span class="pre">5482</span></tt> <tt class="samp docutils literal"><span class="pre">5483</span></tt> <tt class="samp docutils literal"><span class="pre">5484</span></tt> <tt class="samp docutils literal"><span class="pre">5485</span></tt></td>
</tr>
</tbody>
</table>
<p><em class="xref std std-option">-mcpu=``cpu``</em> overrides <em class="xref std std-option">-march=``arch``</em> if
<tt class="docutils literal"><span class="pre">arch</span></tt> is compatible with <tt class="docutils literal"><span class="pre">cpu</span></tt>.  Other combinations of
<a class="reference internal" href="#cmdoption-mcpu"><em class="xref std std-option">-mcpu</em></a> and <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> are rejected.</p>
<p>GCC defines the macro <tt class="docutils literal"><span class="pre">__mcf_cpu_``cpu``</span></tt> when ColdFire target
<tt class="docutils literal"><span class="pre">cpu</span></tt> is selected.  It also defines <tt class="docutils literal"><span class="pre">__mcf_family_``family``</span></tt>,
where the value of <tt class="docutils literal"><span class="pre">family</span></tt> is given by the table above.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune">
<tt class="descname">-mtune</tt><tt class="descclassname">=tune</tt><a class="headerlink" href="#cmdoption-mtune" title="Permalink to this definition">¶</a></dt>
<dd><p>Tune the code for a particular microarchitecture within the
constraints set by <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> and <a class="reference internal" href="#cmdoption-mcpu"><em class="xref std std-option">-mcpu</em></a>.
The M680x0 microarchitectures are: <tt class="samp docutils literal"><span class="pre">68000</span></tt>, <tt class="samp docutils literal"><span class="pre">68010</span></tt>,
<tt class="samp docutils literal"><span class="pre">68020</span></tt>, <tt class="samp docutils literal"><span class="pre">68030</span></tt>, <tt class="samp docutils literal"><span class="pre">68040</span></tt>, <tt class="samp docutils literal"><span class="pre">68060</span></tt>
and <tt class="samp docutils literal"><span class="pre">cpu32</span></tt>.  The ColdFire microarchitectures
are: <tt class="samp docutils literal"><span class="pre">cfv1</span></tt>, <tt class="samp docutils literal"><span class="pre">cfv2</span></tt>, <tt class="samp docutils literal"><span class="pre">cfv3</span></tt>, <tt class="samp docutils literal"><span class="pre">cfv4</span></tt> and <tt class="samp docutils literal"><span class="pre">cfv4e</span></tt>.</p>
<p>You can also use <em class="xref std std-option">-mtune=68020-40</em> for code that needs
to run relatively well on 68020, 68030 and 68040 targets.
<em class="xref std std-option">-mtune=68020-60</em> is similar but includes 68060 targets
as well.  These two options select the same tuning decisions as
<a class="reference internal" href="#cmdoption-m68020-40"><em class="xref std std-option">-m68020-40</em></a> and <a class="reference internal" href="#cmdoption-m68020-60"><em class="xref std std-option">-m68020-60</em></a> respectively.</p>
<p>GCC defines the macros <tt class="docutils literal"><span class="pre">__mc``arch``</span></tt> and <tt class="docutils literal"><span class="pre">__mc``arch``__</span></tt>
when tuning for 680x0 architecture <tt class="docutils literal"><span class="pre">arch</span></tt>.  It also defines
<tt class="docutils literal"><span class="pre">mc``arch``</span></tt> unless either <a class="reference internal" href="options-controlling-c-dialect.html#cmdoption-ansi"><em class="xref std std-option">-ansi</em></a> or a non-GNU <a class="reference internal" href="options-controlling-the-preprocessor.html#cmdoption-std"><em class="xref std std-option">-std</em></a>
option is used.  If GCC is tuning for a range of architectures,
as selected by <em class="xref std std-option">-mtune=68020-40</em> or <em class="xref std std-option">-mtune=68020-60</em>,
it defines the macros for every architecture in the range.</p>
<p>GCC also defines the macro <tt class="docutils literal"><span class="pre">__m``uarch``__</span></tt> when tuning for
ColdFire microarchitecture <tt class="docutils literal"><span class="pre">uarch</span></tt>, where <tt class="docutils literal"><span class="pre">uarch</span></tt> is one
of the arguments given above.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m68000">
<tt class="descname">-m68000</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mc68000</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m68000" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output for a 68000.  This is the default
when the compiler is configured for 68000-based systems.
It is equivalent to <em class="xref std std-option">-march=68000</em>.</p>
<p>Use this option for microcontrollers with a 68000 or EC000 core,
including the 68008, 68302, 68306, 68307, 68322, 68328 and 68356.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m68010">
<tt class="descname">-m68010</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m68010" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output for a 68010.  This is the default
when the compiler is configured for 68010-based systems.
It is equivalent to <em class="xref std std-option">-march=68010</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m68020">
<tt class="descname">-m68020</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mc68020</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m68020" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output for a 68020.  This is the default
when the compiler is configured for 68020-based systems.
It is equivalent to <em class="xref std std-option">-march=68020</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m68030">
<tt class="descname">-m68030</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m68030" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output for a 68030.  This is the default when the compiler is
configured for 68030-based systems.  It is equivalent to
<em class="xref std std-option">-march=68030</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m68040">
<tt class="descname">-m68040</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m68040" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output for a 68040.  This is the default when the compiler is
configured for 68040-based systems.  It is equivalent to
<em class="xref std std-option">-march=68040</em>.</p>
<p>This option inhibits the use of 68881/68882 instructions that have to be
emulated by software on the 68040.  Use this option if your 68040 does not
have code to emulate those instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m68060">
<tt class="descname">-m68060</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m68060" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output for a 68060.  This is the default when the compiler is
configured for 68060-based systems.  It is equivalent to
<em class="xref std std-option">-march=68060</em>.</p>
<p>This option inhibits the use of 68020 and 68881/68882 instructions that
have to be emulated by software on the 68060.  Use this option if your 68060
does not have code to emulate those instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu32">
<tt class="descname">-mcpu32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcpu32" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output for a CPU32.  This is the default
when the compiler is configured for CPU32-based systems.
It is equivalent to <em class="xref std std-option">-march=cpu32</em>.</p>
<p>Use this option for microcontrollers with a
CPU32 or CPU32+ core, including the 68330, 68331, 68332, 68333, 68334,
68336, 68340, 68341, 68349 and 68360.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m5200">
<tt class="descname">-m5200</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m5200" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output for a 520X ColdFire CPU.  This is the default
when the compiler is configured for 520X-based systems.
It is equivalent to <em class="xref std std-option">-mcpu=5206</em>, and is now deprecated
in favor of that option.</p>
<p>Use this option for microcontroller with a 5200 core, including
the MCF5202, MCF5203, MCF5204 and MCF5206.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m5206e">
<tt class="descname">-m5206e</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m5206e" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output for a 5206e ColdFire CPU.  The option is now
deprecated in favor of the equivalent <em class="xref std std-option">-mcpu=5206e</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m528x">
<tt class="descname">-m528x</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m528x" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output for a member of the ColdFire 528X family.
The option is now deprecated in favor of the equivalent
<em class="xref std std-option">-mcpu=528x</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m5307">
<tt class="descname">-m5307</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m5307" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output for a ColdFire 5307 CPU.  The option is now deprecated
in favor of the equivalent <em class="xref std std-option">-mcpu=5307</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m5407">
<tt class="descname">-m5407</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m5407" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output for a ColdFire 5407 CPU.  The option is now deprecated
in favor of the equivalent <em class="xref std std-option">-mcpu=5407</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcfv4e">
<tt class="descname">-mcfv4e</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcfv4e" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output for a ColdFire V4e family CPU (e.g. 547x/548x).
This includes use of hardware floating-point instructions.
The option is equivalent to <em class="xref std std-option">-mcpu=547x</em>, and is now
deprecated in favor of that option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m68020-40">
<tt class="descname">-m68020-40</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m68020-40" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output for a 68040, without using any of the new instructions.
This results in code that can run relatively efficiently on either a
68020/68881 or a 68030 or a 68040.  The generated code does use the
68881 instructions that are emulated on the 68040.</p>
<p>The option is equivalent to <em class="xref std std-option">-march=68020</em> <em class="xref std std-option">-mtune=68020-40</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m68020-60">
<tt class="descname">-m68020-60</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m68020-60" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output for a 68060, without using any of the new instructions.
This results in code that can run relatively efficiently on either a
68020/68881 or a 68030 or a 68040.  The generated code does use the
68881 instructions that are emulated on the 68060.</p>
<p>The option is equivalent to <em class="xref std std-option">-march=68020</em> <em class="xref std std-option">-mtune=68020-60</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mhard-float">
<tt class="descname">-mhard-float</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m68881</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mhard-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate floating-point instructions.  This is the default for 68020
and above, and for ColdFire devices that have an FPU.  It defines the
macro <tt class="docutils literal"><span class="pre">__HAVE_68881__</span></tt> on M680x0 targets and <tt class="docutils literal"><span class="pre">__mcffpu__</span></tt>
on ColdFire targets.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msoft-float">
<tt class="descname">-msoft-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msoft-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate floating-point instructions; use library calls instead.
This is the default for 68000, 68010, and 68832 targets.  It is also
the default for ColdFire devices that have no FPU.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdiv">
<tt class="descname">-mdiv</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-div</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdiv" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate (do not generate) ColdFire hardware divide and remainder
instructions.  If <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> is used without <a class="reference internal" href="#cmdoption-mcpu"><em class="xref std std-option">-mcpu</em></a>,
the default is &#8216;on&#8217; for ColdFire architectures and &#8216;off&#8217; for M680x0
architectures.  Otherwise, the default is taken from the target CPU
(either the default CPU, or the one specified by <a class="reference internal" href="#cmdoption-mcpu"><em class="xref std std-option">-mcpu</em></a>).  For
example, the default is &#8216;off&#8217; for <em class="xref std std-option">-mcpu=5206</em> and &#8216;on&#8217; for
<em class="xref std std-option">-mcpu=5206e</em>.</p>
<p>GCC defines the macro <tt class="docutils literal"><span class="pre">__mcfhwdiv__</span></tt> when this option is enabled.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mshort">
<tt class="descname">-mshort</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mshort" title="Permalink to this definition">¶</a></dt>
<dd><p>Consider type <tt class="docutils literal"><span class="pre">int</span></tt> to be 16 bits wide, like <tt class="docutils literal"><span class="pre">short</span> <span class="pre">int</span></tt>.
Additionally, parameters passed on the stack are also aligned to a
16-bit boundary even on targets whose API mandates promotion to 32-bit.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-short">
<tt class="descname">-mno-short</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-short" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not consider type <tt class="docutils literal"><span class="pre">int</span></tt> to be 16 bits wide.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mnobitfield">
<tt class="descname">-mnobitfield</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-bitfield</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mnobitfield" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not use the bit-field instructions.  The <a class="reference internal" href="#cmdoption-m68000"><em class="xref std std-option">-m68000</em></a>, <a class="reference internal" href="#cmdoption-mcpu32"><em class="xref std std-option">-mcpu32</em></a>
and <a class="reference internal" href="#cmdoption-m5200"><em class="xref std std-option">-m5200</em></a> options imply <a class="reference internal" href="#cmdoption-mnobitfield"><em class="xref std std-option">-mnobitfield</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbitfield">
<tt class="descname">-mbitfield</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbitfield" title="Permalink to this definition">¶</a></dt>
<dd><p>Do use the bit-field instructions.  The <a class="reference internal" href="#cmdoption-m68020"><em class="xref std std-option">-m68020</em></a> option implies
<a class="reference internal" href="#cmdoption-mbitfield"><em class="xref std std-option">-mbitfield</em></a>.  This is the default if you use a configuration
designed for a 68020.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrtd">
<tt class="descname">-mrtd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrtd" title="Permalink to this definition">¶</a></dt>
<dd><p>Use a different function-calling convention, in which functions
that take a fixed number of arguments return with the <tt class="docutils literal"><span class="pre">rtd</span></tt>
instruction, which pops their arguments while returning.  This
saves one instruction in the caller since there is no need to pop
the arguments there.</p>
<p>This calling convention is incompatible with the one normally
used on Unix, so you cannot use it if you need to call libraries
compiled with the Unix compiler.</p>
<p>Also, you must provide function prototypes for all functions that
take variable numbers of arguments (including <tt class="docutils literal"><span class="pre">printf</span></tt>);
otherwise incorrect code is generated for calls to those
functions.</p>
<p>In addition, seriously incorrect code results if you call a
function with too many arguments.  (Normally, extra arguments are
harmlessly ignored.)</p>
<p>The <tt class="docutils literal"><span class="pre">rtd</span></tt> instruction is supported by the 68010, 68020, 68030,
68040, 68060 and CPU32 processors, but not by the 68000 or 5200.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-rtd">
<tt class="descname">-mno-rtd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-rtd" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not use the calling conventions selected by <a class="reference internal" href="#cmdoption-mrtd"><em class="xref std std-option">-mrtd</em></a>.
This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-malign-int">
<tt class="descname">-malign-int</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-align-int</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-malign-int" title="Permalink to this definition">¶</a></dt>
<dd><p>Control whether GCC aligns <tt class="docutils literal"><span class="pre">int</span></tt>, <tt class="docutils literal"><span class="pre">long</span></tt>, <tt class="docutils literal"><span class="pre">long</span> <span class="pre">long</span></tt>,
<tt class="docutils literal"><span class="pre">float</span></tt>, <tt class="docutils literal"><span class="pre">double</span></tt>, and <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt> variables on a 32-bit
boundary (<a class="reference internal" href="#cmdoption-malign-int"><em class="xref std std-option">-malign-int</em></a>) or a 16-bit boundary (<em class="xref std std-option">-mno-align-int</em>).
Aligning variables on 32-bit boundaries produces code that runs somewhat
faster on processors with 32-bit busses at the expense of more memory.</p>
<p>Warning: if you use the <a class="reference internal" href="#cmdoption-malign-int"><em class="xref std std-option">-malign-int</em></a> switch, GCC
aligns structures containing the above types differently than
most published application binary interface specifications for the m68k.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpcrel">
<tt class="descname">-mpcrel</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpcrel" title="Permalink to this definition">¶</a></dt>
<dd><p>Use the pc-relative addressing mode of the 68000 directly, instead of
using a global offset table.  At present, this option implies <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fpic"><em class="xref std std-option">-fpic</em></a>,
allowing at most a 16-bit offset for pc-relative addressing.  <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a> is
not presently supported with <a class="reference internal" href="#cmdoption-mpcrel"><em class="xref std std-option">-mpcrel</em></a>, though this could be supported for
68020 and higher processors.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-strict-align">
<tt class="descname">-mno-strict-align</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mstrict-align</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-strict-align" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not (do) assume that unaligned memory references are handled by
the system.</p>
</dd></dl>

<dl class="docutils">
<dt><tt class="docutils literal"><span class="pre">-msep-data</span></tt></dt>
<dd>Generate code that allows the data segment to be located in a different
area of memory from the text segment.  This allows for execute-in-place in
an environment without virtual memory management.  This option implies
<a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a>.</dd>
<dt><tt class="docutils literal"><span class="pre">-mno-sep-data</span></tt></dt>
<dd>Generate code that assumes that the data segment follows the text segment.
This is the default.</dd>
<dt><tt class="docutils literal"><span class="pre">-mid-shared-library</span></tt></dt>
<dd>Generate code that supports shared libraries via the library ID method.
This allows for execute-in-place and shared libraries in an environment
without virtual memory management.  This option implies <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a>.</dd>
<dt><tt class="docutils literal"><span class="pre">-mno-id-shared-library</span></tt></dt>
<dd>Generate code that doesn&#8217;t assume ID-based shared libraries are being used.
This is the default.</dd>
<dt><tt class="docutils literal"><span class="pre">-mshared-library-id=n</span></tt></dt>
<dd>Specifies the identification number of the ID-based shared library being
compiled.  Specifying a value of 0 generates more compact code; specifying
other values forces the allocation of that number to the current
library, but is no more space- or time-efficient than omitting this option.</dd>
</dl>
<dl class="option">
<dt id="cmdoption-mxgot">
<tt class="descname">-mxgot</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-xgot</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxgot" title="Permalink to this definition">¶</a></dt>
<dd><p>When generating position-independent code for ColdFire, generate code
that works if the GOT has more than 8192 entries.  This code is
larger and slower than code generated without this option.  On M680x0
processors, this option is not needed; <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a> suffices.</p>
<p>GCC normally uses a single instruction to load values from the GOT.
While this is relatively efficient, it only works if the GOT
is smaller than about 64k.  Anything larger causes the linker
to report an error such as:</p>
<div class="highlight-c++" id="index-34"><div class="highlight"><pre><span class="n">relocation</span> <span class="n">truncated</span> <span class="n">to</span> <span class="n">fit</span><span class="o">:</span> <span class="n">R_68K_GOT16O</span> <span class="n">foobar</span>
</pre></div>
</div>
<p>If this happens, you should recompile your code with <a class="reference internal" href="#cmdoption-mxgot"><em class="xref std std-option">-mxgot</em></a>.
It should then work with very large GOTs.  However, code generated with
<a class="reference internal" href="#cmdoption-mxgot"><em class="xref std std-option">-mxgot</em></a> is less efficient, since it takes 4 instructions to fetch
the value of a global symbol.</p>
<p>Note that some linkers, including newer versions of the GNU linker,
can create multiple GOTs and sort GOT entries.  If you have such a linker,
you should only need to use <a class="reference internal" href="#cmdoption-mxgot"><em class="xref std std-option">-mxgot</em></a> when compiling a single
object file that accesses more than 8192 GOT entries.  Very few do.</p>
<p>These options have no effect unless GCC is generating
position-independent code.</p>
</dd></dl>

</div>
<div class="section" id="mcore-options">
<span id="id28"></span><h2>MCore Options<a class="headerlink" href="#mcore-options" title="Permalink to this headline">¶</a></h2>
<p id="index-35">These are the <tt class="samp docutils literal"><span class="pre">-m</span></tt> options defined for the Motorola M*Core
processors.</p>
<dl class="option">
<dt id="cmdoption-mhardlit">
<tt class="descname">-mhardlit</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-hardlit</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mhardlit" title="Permalink to this definition">¶</a></dt>
<dd><p>Inline constants into the code stream if it can be done in two
instructions or less.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdiv">
<tt class="descname">-mdiv</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-div</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdiv" title="Permalink to this definition">¶</a></dt>
<dd><p>Use the divide instruction.  (Enabled by default).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrelax-immediate">
<tt class="descname">-mrelax-immediate</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-relax-immediate</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrelax-immediate" title="Permalink to this definition">¶</a></dt>
<dd><p>Allow arbitrary-sized immediates in bit operations.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mwide-bitfields">
<tt class="descname">-mwide-bitfields</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-wide-bitfields</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mwide-bitfields" title="Permalink to this definition">¶</a></dt>
<dd><p>Always treat bit-fields as <tt class="docutils literal"><span class="pre">int</span></tt>-sized.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4byte-functions">
<tt class="descname">-m4byte-functions</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-4byte-functions</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4byte-functions" title="Permalink to this definition">¶</a></dt>
<dd><p>Force all functions to be aligned to a 4-byte boundary.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcallgraph-data">
<tt class="descname">-mcallgraph-data</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-callgraph-data</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcallgraph-data" title="Permalink to this definition">¶</a></dt>
<dd><p>Emit callgraph information.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mslow-bytes">
<tt class="descname">-mslow-bytes</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-slow-bytes</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mslow-bytes" title="Permalink to this definition">¶</a></dt>
<dd><p>Prefer word access when reading byte quantities.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlittle-endian">
<tt class="descname">-mlittle-endian</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mbig-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlittle-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a little-endian target.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m210">
<tt class="descname">-m210</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m340</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m210" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the 210 processor.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-lsim">
<tt class="descname">-mno-lsim</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-lsim" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume that runtime support has been provided and so omit the
simulator library (libsim.a) from the linker command line.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mstack-increment">
<tt class="descname">-mstack-increment</tt><tt class="descclassname">=size</tt><a class="headerlink" href="#cmdoption-mstack-increment" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the maximum amount for a single stack increment operation.  Large
values can increase the speed of programs that contain functions
that need a large amount of stack space, but they can also trigger a
segmentation fault if the stack is extended too much.  The default
value is 0x1000.</p>
</dd></dl>

</div>
<div class="section" id="mep-options">
<span id="id29"></span><h2>MeP Options<a class="headerlink" href="#mep-options" title="Permalink to this headline">¶</a></h2>
<span class="target" id="index-36"></span><dl class="option">
<dt id="cmdoption-mabsdiff">
<tt class="descname">-mabsdiff</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mabsdiff" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables the <tt class="docutils literal"><span class="pre">abs</span></tt> instruction, which is the absolute difference
between two registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mall-opts">
<tt class="descname">-mall-opts</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mall-opts" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables all the optional instructions-average, multiply, divide, bit
operations, leading zero, absolute difference, min/max, clip, and
saturation.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-maverage">
<tt class="descname">-maverage</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-maverage" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables the <tt class="docutils literal"><span class="pre">ave</span></tt> instruction, which computes the average of two
registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbased">
<tt class="descname">-mbased</tt><tt class="descclassname">=n</tt><a class="headerlink" href="#cmdoption-mbased" title="Permalink to this definition">¶</a></dt>
<dd><p>Variables of size <tt class="docutils literal"><span class="pre">n</span></tt> bytes or smaller are placed in the
<tt class="docutils literal"><span class="pre">.based</span></tt> section by default.  Based variables use the <tt class="docutils literal"><span class="pre">$tp</span></tt>
register as a base register, and there is a 128-byte limit to the
<tt class="docutils literal"><span class="pre">.based</span></tt> section.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbitops">
<tt class="descname">-mbitops</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbitops" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables the bit operation instructions-bit test (<tt class="docutils literal"><span class="pre">btstm</span></tt>), set
(<tt class="docutils literal"><span class="pre">bsetm</span></tt>), clear (<tt class="docutils literal"><span class="pre">bclrm</span></tt>), invert (<tt class="docutils literal"><span class="pre">bnotm</span></tt>), and
test-and-set (<tt class="docutils literal"><span class="pre">tas</span></tt>).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mc">
<tt class="descname">-mc</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mc" title="Permalink to this definition">¶</a></dt>
<dd><p>Selects which section constant data is placed in.  <tt class="docutils literal"><span class="pre">name</span></tt> may
be <tt class="samp docutils literal"><span class="pre">tiny</span></tt>, <tt class="samp docutils literal"><span class="pre">near</span></tt>, or <tt class="samp docutils literal"><span class="pre">far</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mclip">
<tt class="descname">-mclip</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mclip" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables the <tt class="docutils literal"><span class="pre">clip</span></tt> instruction.  Note that <a class="reference internal" href="#cmdoption-mclip"><em class="xref std std-option">-mclip</em></a> is not
useful unless you also provide <a class="reference internal" href="#cmdoption-mminmax"><em class="xref std std-option">-mminmax</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mconfig">
<tt class="descname">-mconfig</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mconfig" title="Permalink to this definition">¶</a></dt>
<dd><p>Selects one of the built-in core configurations.  Each MeP chip has
one or more modules in it; each module has a core CPU and a variety of
coprocessors, optional instructions, and peripherals.  The
<tt class="docutils literal"><span class="pre">MeP-Integrator</span></tt> tool, not part of GCC, provides these
configurations through this option; using this option is the same as
using all the corresponding command-line options.  The default
configuration is <tt class="samp docutils literal"><span class="pre">default</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcop">
<tt class="descname">-mcop</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcop" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables the coprocessor instructions.  By default, this is a 32-bit
coprocessor.  Note that the coprocessor is normally enabled via the
<em class="xref std std-option">-mconfig=</em> option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcop32">
<tt class="descname">-mcop32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcop32" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables the 32-bit coprocessor&#8217;s instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcop64">
<tt class="descname">-mcop64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcop64" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables the 64-bit coprocessor&#8217;s instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mivc2">
<tt class="descname">-mivc2</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mivc2" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables IVC2 scheduling.  IVC2 is a 64-bit VLIW coprocessor.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdc">
<tt class="descname">-mdc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdc" title="Permalink to this definition">¶</a></dt>
<dd><p>Causes constant variables to be placed in the <tt class="docutils literal"><span class="pre">.near</span></tt> section.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdiv">
<tt class="descname">-mdiv</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdiv" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables the <tt class="docutils literal"><span class="pre">div</span></tt> and <tt class="docutils literal"><span class="pre">divu</span></tt> instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-meb">
<tt class="descname">-meb</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-meb" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate big-endian code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mel">
<tt class="descname">-mel</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mel" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate little-endian code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mio-volatile">
<tt class="descname">-mio-volatile</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mio-volatile" title="Permalink to this definition">¶</a></dt>
<dd><p>Tells the compiler that any variable marked with the <tt class="docutils literal"><span class="pre">io</span></tt>
attribute is to be considered volatile.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-ml">
<tt class="descname">-ml</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-ml" title="Permalink to this definition">¶</a></dt>
<dd><p>Causes variables to be assigned to the <tt class="docutils literal"><span class="pre">.far</span></tt> section by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mleadz">
<tt class="descname">-mleadz</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mleadz" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables the <tt class="docutils literal"><span class="pre">leadz</span></tt> (leading zero) instruction.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mm">
<tt class="descname">-mm</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mm" title="Permalink to this definition">¶</a></dt>
<dd><p>Causes variables to be assigned to the <tt class="docutils literal"><span class="pre">.near</span></tt> section by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mminmax">
<tt class="descname">-mminmax</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mminmax" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables the <tt class="docutils literal"><span class="pre">min</span></tt> and <tt class="docutils literal"><span class="pre">max</span></tt> instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmult">
<tt class="descname">-mmult</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmult" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables the multiplication and multiply-accumulate instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-opts">
<tt class="descname">-mno-opts</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-opts" title="Permalink to this definition">¶</a></dt>
<dd><p>Disables all the optional instructions enabled by <a class="reference internal" href="#cmdoption-mall-opts"><em class="xref std std-option">-mall-opts</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrepeat">
<tt class="descname">-mrepeat</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrepeat" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables the <tt class="docutils literal"><span class="pre">repeat</span></tt> and <tt class="docutils literal"><span class="pre">erepeat</span></tt> instructions, used for
low-overhead looping.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-ms">
<tt class="descname">-ms</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-ms" title="Permalink to this definition">¶</a></dt>
<dd><p>Causes all variables to default to the <tt class="docutils literal"><span class="pre">.tiny</span></tt> section.  Note
that there is a 65536-byte limit to this section.  Accesses to these
variables use the <tt class="docutils literal"><span class="pre">%gp</span></tt> base register.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msatur">
<tt class="descname">-msatur</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msatur" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables the saturation instructions.  Note that the compiler does not
currently generate these itself, but this option is included for
compatibility with other tools, like <tt class="docutils literal"><span class="pre">as</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msdram">
<tt class="descname">-msdram</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msdram" title="Permalink to this definition">¶</a></dt>
<dd><p>Link the SDRAM-based runtime instead of the default ROM-based runtime.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msim">
<tt class="descname">-msim</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msim" title="Permalink to this definition">¶</a></dt>
<dd><p>Link the simulator run-time libraries.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msimnovec">
<tt class="descname">-msimnovec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msimnovec" title="Permalink to this definition">¶</a></dt>
<dd><p>Link the simulator runtime libraries, excluding built-in support
for reset and exception vectors and tables.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtf">
<tt class="descname">-mtf</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mtf" title="Permalink to this definition">¶</a></dt>
<dd><p>Causes all functions to default to the <tt class="docutils literal"><span class="pre">.far</span></tt> section.  Without
this option, functions default to the <tt class="docutils literal"><span class="pre">.near</span></tt> section.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtiny">
<tt class="descname">-mtiny</tt><tt class="descclassname">=n</tt><a class="headerlink" href="#cmdoption-mtiny" title="Permalink to this definition">¶</a></dt>
<dd><p>Variables that are <tt class="docutils literal"><span class="pre">n</span></tt> bytes or smaller are allocated to the
<tt class="docutils literal"><span class="pre">.tiny</span></tt> section.  These variables use the <tt class="docutils literal"><span class="pre">$gp</span></tt> base
register.  The default for this option is 4, but note that there&#8217;s a
65536-byte limit to the <tt class="docutils literal"><span class="pre">.tiny</span></tt> section.</p>
</dd></dl>

</div>
<div class="section" id="microblaze-options">
<span id="id30"></span><h2>MicroBlaze Options<a class="headerlink" href="#microblaze-options" title="Permalink to this headline">¶</a></h2>
<span class="target" id="index-37"></span><dl class="option">
<dt id="cmdoption-msoft-float">
<tt class="descname">-msoft-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msoft-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Use software emulation for floating point (default).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mhard-float">
<tt class="descname">-mhard-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mhard-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Use hardware floating-point instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmemcpy">
<tt class="descname">-mmemcpy</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmemcpy" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not optimize block moves, use <tt class="docutils literal"><span class="pre">memcpy</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-clearbss">
<tt class="descname">-mno-clearbss</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-clearbss" title="Permalink to this definition">¶</a></dt>
<dd><p>This option is deprecated.  Use <a class="reference internal" href="options-that-control-optimization.html#cmdoption-fno-zero-initialized-in-bss"><em class="xref std std-option">-fno-zero-initialized-in-bss</em></a> instead.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=cpu-type</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Use features of, and schedule code for, the given CPU.
Supported values are in the format <tt class="samp docutils literal"><span class="pre">v``X`</span></tt>.``YY``.``Z```,
where <tt class="docutils literal"><span class="pre">X</span></tt> is a major version, <tt class="docutils literal"><span class="pre">YY</span></tt> is the minor version, and
<tt class="docutils literal"><span class="pre">Z</span></tt> is compatibility code.  Example values are <tt class="samp docutils literal"><span class="pre">v3.00.a</span></tt>,
<tt class="samp docutils literal"><span class="pre">v4.00.b</span></tt>, <tt class="samp docutils literal"><span class="pre">v5.00.a</span></tt>, <tt class="samp docutils literal"><span class="pre">v5.00.b</span></tt>, <tt class="samp docutils literal"><span class="pre">v5.00.b</span></tt>, <tt class="samp docutils literal"><span class="pre">v6.00.a</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mxl-soft-mul">
<tt class="descname">-mxl-soft-mul</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxl-soft-mul" title="Permalink to this definition">¶</a></dt>
<dd><p>Use software multiply emulation (default).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mxl-soft-div">
<tt class="descname">-mxl-soft-div</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxl-soft-div" title="Permalink to this definition">¶</a></dt>
<dd><p>Use software emulation for divides (default).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mxl-barrel-shift">
<tt class="descname">-mxl-barrel-shift</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxl-barrel-shift" title="Permalink to this definition">¶</a></dt>
<dd><p>Use the hardware barrel shifter.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mxl-pattern-compare">
<tt class="descname">-mxl-pattern-compare</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxl-pattern-compare" title="Permalink to this definition">¶</a></dt>
<dd><p>Use pattern compare instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msmall-divides">
<tt class="descname">-msmall-divides</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msmall-divides" title="Permalink to this definition">¶</a></dt>
<dd><p>Use table lookup optimization for small signed integer divisions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mxl-stack-check">
<tt class="descname">-mxl-stack-check</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxl-stack-check" title="Permalink to this definition">¶</a></dt>
<dd><p>This option is deprecated.  Use <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fstack-check"><em class="xref std std-option">-fstack-check</em></a> instead.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mxl-gp-opt">
<tt class="descname">-mxl-gp-opt</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxl-gp-opt" title="Permalink to this definition">¶</a></dt>
<dd><p>Use GP-relative <tt class="docutils literal"><span class="pre">.sdata</span></tt>/<tt class="docutils literal"><span class="pre">.sbss</span></tt> sections.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mxl-multiply-high">
<tt class="descname">-mxl-multiply-high</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxl-multiply-high" title="Permalink to this definition">¶</a></dt>
<dd><p>Use multiply high instructions for high part of 32x32 multiply.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mxl-float-convert">
<tt class="descname">-mxl-float-convert</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxl-float-convert" title="Permalink to this definition">¶</a></dt>
<dd><p>Use hardware floating-point conversion instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mxl-float-sqrt">
<tt class="descname">-mxl-float-sqrt</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxl-float-sqrt" title="Permalink to this definition">¶</a></dt>
<dd><p>Use hardware floating-point square root instruction.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbig-endian">
<tt class="descname">-mbig-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbig-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a big-endian target.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlittle-endian">
<tt class="descname">-mlittle-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlittle-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a little-endian target.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mxl-reorder">
<tt class="descname">-mxl-reorder</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxl-reorder" title="Permalink to this definition">¶</a></dt>
<dd><p>Use reorder instructions (swap and byte reversed load/store).</p>
</dd></dl>

<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">-mxl-mode-</span><em><span class="pre">app-model</span></em></tt></dt>
<dd><p class="first">Select application model <tt class="docutils literal"><span class="pre">app-model</span></tt>.  Valid models are</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">executable</span></tt></dt>
<dd>normal executable (default), uses startup code crt0.o.</dd>
<dt><tt class="samp docutils literal"><span class="pre">xmdstub</span></tt></dt>
<dd>for use with Xilinx Microprocessor Debugger (XMD) based
software intrusive debug agent called xmdstub. This uses startup file
crt1.o and sets the start address of the program to 0x800.</dd>
<dt><tt class="samp docutils literal"><span class="pre">bootstrap</span></tt></dt>
<dd>for applications that are loaded using a bootloader.
This model uses startup file crt2.o which does not contain a processor
reset vector handler. This is suitable for transferring control on a
processor reset to the bootloader rather than the application.</dd>
<dt><tt class="samp docutils literal"><span class="pre">novectors</span></tt></dt>
<dd><p class="first">for applications that do not require any of the
MicroBlaze vectors. This option may be useful for applications running
within a monitoring application. This model uses crt3.o as a startup file.</p>
<p class="last">Option <em class="xref std std-option">-xl-mode-``app-model``</em> is a deprecated alias for</p>
</dd>
</dl>
<p class="last"><em class="xref std std-option">-mxl-mode-``app-model``</em>.</p>
</dd>
</dl>
</div>
<div class="section" id="mips-options">
<span id="id31"></span><h2>MIPS Options<a class="headerlink" href="#mips-options" title="Permalink to this headline">¶</a></h2>
<span class="target" id="index-38"></span><dl class="option">
<dt id="cmdoption-EB">
<tt class="descname">-EB</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-EB" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate big-endian code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-EL">
<tt class="descname">-EL</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-EL" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate little-endian code.  This is the default for <tt class="samp docutils literal"><span class="pre">mips*el-*-*</span></tt>
configurations.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-march">
<tt class="descname">-march</tt><tt class="descclassname">=arch</tt><a class="headerlink" href="#cmdoption-march" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that runs on <tt class="docutils literal"><span class="pre">arch</span></tt>, which can be the name of a
generic MIPS ISA, or the name of a particular processor.
The ISA names are:
<tt class="samp docutils literal"><span class="pre">mips1</span></tt>, <tt class="samp docutils literal"><span class="pre">mips2</span></tt>, <tt class="samp docutils literal"><span class="pre">mips3</span></tt>, <tt class="samp docutils literal"><span class="pre">mips4</span></tt>,
<tt class="samp docutils literal"><span class="pre">mips32</span></tt>, <tt class="samp docutils literal"><span class="pre">mips32r2</span></tt>, <tt class="samp docutils literal"><span class="pre">mips32r3</span></tt>, <tt class="samp docutils literal"><span class="pre">mips32r5</span></tt>,
<tt class="samp docutils literal"><span class="pre">mips32r6</span></tt>, <tt class="samp docutils literal"><span class="pre">mips64</span></tt>, <tt class="samp docutils literal"><span class="pre">mips64r2</span></tt>, <tt class="samp docutils literal"><span class="pre">mips64r3</span></tt>,
<tt class="samp docutils literal"><span class="pre">mips64r5</span></tt> and <tt class="samp docutils literal"><span class="pre">mips64r6</span></tt>.
The processor names are:
<tt class="samp docutils literal"><span class="pre">4kc</span></tt>, <tt class="samp docutils literal"><span class="pre">4km</span></tt>, <tt class="samp docutils literal"><span class="pre">4kp</span></tt>, <tt class="samp docutils literal"><span class="pre">4ksc</span></tt>,
<tt class="samp docutils literal"><span class="pre">4kec</span></tt>, <tt class="samp docutils literal"><span class="pre">4kem</span></tt>, <tt class="samp docutils literal"><span class="pre">4kep</span></tt>, <tt class="samp docutils literal"><span class="pre">4ksd</span></tt>,
<tt class="samp docutils literal"><span class="pre">5kc</span></tt>, <tt class="samp docutils literal"><span class="pre">5kf</span></tt>,
<tt class="samp docutils literal"><span class="pre">20kc</span></tt>,
<tt class="samp docutils literal"><span class="pre">24kc</span></tt>, <tt class="samp docutils literal"><span class="pre">24kf2_1</span></tt>, <tt class="samp docutils literal"><span class="pre">24kf1_1</span></tt>,
<tt class="samp docutils literal"><span class="pre">24kec</span></tt>, <tt class="samp docutils literal"><span class="pre">24kef2_1</span></tt>, <tt class="samp docutils literal"><span class="pre">24kef1_1</span></tt>,
<tt class="samp docutils literal"><span class="pre">34kc</span></tt>, <tt class="samp docutils literal"><span class="pre">34kf2_1</span></tt>, <tt class="samp docutils literal"><span class="pre">34kf1_1</span></tt>, <tt class="samp docutils literal"><span class="pre">34kn</span></tt>,
<tt class="samp docutils literal"><span class="pre">74kc</span></tt>, <tt class="samp docutils literal"><span class="pre">74kf2_1</span></tt>, <tt class="samp docutils literal"><span class="pre">74kf1_1</span></tt>, <tt class="samp docutils literal"><span class="pre">74kf3_2</span></tt>,
<tt class="samp docutils literal"><span class="pre">1004kc</span></tt>, <tt class="samp docutils literal"><span class="pre">1004kf2_1</span></tt>, <tt class="samp docutils literal"><span class="pre">1004kf1_1</span></tt>,
<tt class="samp docutils literal"><span class="pre">loongson2e</span></tt>, <tt class="samp docutils literal"><span class="pre">loongson2f</span></tt>, <tt class="samp docutils literal"><span class="pre">loongson3a</span></tt>,
<tt class="samp docutils literal"><span class="pre">m4k</span></tt>,
<tt class="samp docutils literal"><span class="pre">m14k</span></tt>, <tt class="samp docutils literal"><span class="pre">m14kc</span></tt>, <tt class="samp docutils literal"><span class="pre">m14ke</span></tt>, <tt class="samp docutils literal"><span class="pre">m14kec</span></tt>,
<tt class="samp docutils literal"><span class="pre">octeon</span></tt>, <tt class="samp docutils literal"><span class="pre">octeon+</span></tt>, <tt class="samp docutils literal"><span class="pre">octeon2</span></tt>, <tt class="samp docutils literal"><span class="pre">octeon3</span></tt>,
<tt class="samp docutils literal"><span class="pre">orion</span></tt>,
<tt class="samp docutils literal"><span class="pre">p5600</span></tt>,
<tt class="samp docutils literal"><span class="pre">r2000</span></tt>, <tt class="samp docutils literal"><span class="pre">r3000</span></tt>, <tt class="samp docutils literal"><span class="pre">r3900</span></tt>, <tt class="samp docutils literal"><span class="pre">r4000</span></tt>, <tt class="samp docutils literal"><span class="pre">r4400</span></tt>,
<tt class="samp docutils literal"><span class="pre">r4600</span></tt>, <tt class="samp docutils literal"><span class="pre">r4650</span></tt>, <tt class="samp docutils literal"><span class="pre">r4700</span></tt>, <tt class="samp docutils literal"><span class="pre">r6000</span></tt>, <tt class="samp docutils literal"><span class="pre">r8000</span></tt>,
<tt class="samp docutils literal"><span class="pre">rm7000</span></tt>, <tt class="samp docutils literal"><span class="pre">rm9000</span></tt>,
<tt class="samp docutils literal"><span class="pre">r10000</span></tt>, <tt class="samp docutils literal"><span class="pre">r12000</span></tt>, <tt class="samp docutils literal"><span class="pre">r14000</span></tt>, <tt class="samp docutils literal"><span class="pre">r16000</span></tt>,
<tt class="samp docutils literal"><span class="pre">sb1</span></tt>,
<tt class="samp docutils literal"><span class="pre">sr71000</span></tt>,
<tt class="samp docutils literal"><span class="pre">vr4100</span></tt>, <tt class="samp docutils literal"><span class="pre">vr4111</span></tt>, <tt class="samp docutils literal"><span class="pre">vr4120</span></tt>, <tt class="samp docutils literal"><span class="pre">vr4130</span></tt>, <tt class="samp docutils literal"><span class="pre">vr4300</span></tt>,
<tt class="samp docutils literal"><span class="pre">vr5000</span></tt>, <tt class="samp docutils literal"><span class="pre">vr5400</span></tt>, <tt class="samp docutils literal"><span class="pre">vr5500</span></tt>,
<tt class="samp docutils literal"><span class="pre">xlr</span></tt> and <tt class="samp docutils literal"><span class="pre">xlp</span></tt>.
The special value <tt class="samp docutils literal"><span class="pre">from-abi</span></tt> selects the
most compatible architecture for the selected ABI (that is,
<tt class="samp docutils literal"><span class="pre">mips1</span></tt> for 32-bit ABIs and <tt class="samp docutils literal"><span class="pre">mips3</span></tt> for 64-bit ABIs).</p>
<p>The native Linux/GNU toolchain also supports the value <tt class="samp docutils literal"><span class="pre">native</span></tt>,
which selects the best architecture option for the host processor.
<em class="xref std std-option">-march=native</em> has no effect if GCC does not recognize
the processor.</p>
<p>In processor names, a final <tt class="samp docutils literal"><span class="pre">000</span></tt> can be abbreviated as <tt class="samp docutils literal"><span class="pre">k</span></tt>
(for example, <em class="xref std std-option">-march=r2k</em>).  Prefixes are optional, and
<tt class="samp docutils literal"><span class="pre">vr</span></tt> may be written <tt class="samp docutils literal"><span class="pre">r</span></tt>.</p>
<p>Names of the form :samp:<a href="#id32"><span class="problematic" id="id33">``</span></a><cite>n``f2_1</cite> refer to processors with
FPUs clocked at half the rate of the core, names of the form
:samp:<a href="#id34"><span class="problematic" id="id35">``</span></a><cite>n``f1_1</cite> refer to processors with FPUs clocked at the same
rate as the core, and names of the form :samp:<a href="#id36"><span class="problematic" id="id37">``</span></a><cite>n``f3_2</cite> refer to
processors with FPUs clocked a ratio of 3:2 with respect to the core.
For compatibility reasons, :samp:<a href="#id38"><span class="problematic" id="id39">``</span></a><cite>n``f</cite> is accepted as a synonym
for :samp:<a href="#id40"><span class="problematic" id="id41">``</span></a><cite>n``f2_1</cite> while :samp:<a href="#id42"><span class="problematic" id="id43">``</span></a><cite>n``x</cite> and :samp:<a href="#id44"><span class="problematic" id="id45">``</span></a><cite>b``fx</cite> are
accepted as synonyms for :samp:<a href="#id46"><span class="problematic" id="id47">``</span></a><cite>n``f1_1</cite>.</p>
<p>GCC defines two macros based on the value of this option.  The first
is <tt class="docutils literal"><span class="pre">_MIPS_ARCH</span></tt>, which gives the name of target architecture, as
a string.  The second has the form <tt class="docutils literal"><span class="pre">_MIPS_ARCH_``foo``</span></tt>,
where <tt class="docutils literal"><span class="pre">foo</span></tt> is the capitalized value of <tt class="docutils literal"><span class="pre">_MIPS_ARCH</span></tt>.
For example, <em class="xref std std-option">-march=r2000</em> sets <tt class="docutils literal"><span class="pre">_MIPS_ARCH</span></tt>
to <tt class="docutils literal"><span class="pre">&quot;r2000&quot;</span></tt> and defines the macro <tt class="docutils literal"><span class="pre">_MIPS_ARCH_R2000</span></tt>.</p>
<p>Note that the <tt class="docutils literal"><span class="pre">_MIPS_ARCH</span></tt> macro uses the processor names given
above.  In other words, it has the full prefix and does not
abbreviate <tt class="samp docutils literal"><span class="pre">000</span></tt> as <tt class="samp docutils literal"><span class="pre">k</span></tt>.  In the case of <tt class="samp docutils literal"><span class="pre">from-abi</span></tt>,
the macro names the resolved architecture (either <tt class="docutils literal"><span class="pre">&quot;mips1&quot;</span></tt> or
<tt class="docutils literal"><span class="pre">&quot;mips3&quot;</span></tt>).  It names the default architecture when no
<a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> option is given.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune">
<tt class="descname">-mtune</tt><tt class="descclassname">=arch</tt><a class="headerlink" href="#cmdoption-mtune" title="Permalink to this definition">¶</a></dt>
<dd><p>Optimize for <tt class="docutils literal"><span class="pre">arch</span></tt>.  Among other things, this option controls
the way instructions are scheduled, and the perceived cost of arithmetic
operations.  The list of <tt class="docutils literal"><span class="pre">arch</span></tt> values is the same as for
<a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a>.</p>
<p>When this option is not used, GCC optimizes for the processor
specified by <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a>.  By using <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> and
<a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a> together, it is possible to generate code that
runs on a family of processors, but optimize the code for one
particular member of that family.</p>
<p><a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a> defines the macros <tt class="docutils literal"><span class="pre">_MIPS_TUNE</span></tt> and
<tt class="docutils literal"><span class="pre">_MIPS_TUNE_``foo``</span></tt>, which work in the same way as the
<a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> ones described above.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mips1">
<tt class="descname">-mips1</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mips1" title="Permalink to this definition">¶</a></dt>
<dd><p>Equivalent to <em class="xref std std-option">-march=mips1</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mips2">
<tt class="descname">-mips2</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mips2" title="Permalink to this definition">¶</a></dt>
<dd><p>Equivalent to <em class="xref std std-option">-march=mips2</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mips3">
<tt class="descname">-mips3</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mips3" title="Permalink to this definition">¶</a></dt>
<dd><p>Equivalent to <em class="xref std std-option">-march=mips3</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mips4">
<tt class="descname">-mips4</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mips4" title="Permalink to this definition">¶</a></dt>
<dd><p>Equivalent to <em class="xref std std-option">-march=mips4</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mips32">
<tt class="descname">-mips32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mips32" title="Permalink to this definition">¶</a></dt>
<dd><p>Equivalent to <em class="xref std std-option">-march=mips32</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mips32r3">
<tt class="descname">-mips32r3</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mips32r3" title="Permalink to this definition">¶</a></dt>
<dd><p>Equivalent to <em class="xref std std-option">-march=mips32r3</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mips32r5">
<tt class="descname">-mips32r5</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mips32r5" title="Permalink to this definition">¶</a></dt>
<dd><p>Equivalent to <em class="xref std std-option">-march=mips32r5</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mips32r6">
<tt class="descname">-mips32r6</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mips32r6" title="Permalink to this definition">¶</a></dt>
<dd><p>Equivalent to <em class="xref std std-option">-march=mips32r6</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mips64">
<tt class="descname">-mips64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mips64" title="Permalink to this definition">¶</a></dt>
<dd><p>Equivalent to <em class="xref std std-option">-march=mips64</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mips64r2">
<tt class="descname">-mips64r2</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mips64r2" title="Permalink to this definition">¶</a></dt>
<dd><p>Equivalent to <em class="xref std std-option">-march=mips64r2</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mips64r3">
<tt class="descname">-mips64r3</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mips64r3" title="Permalink to this definition">¶</a></dt>
<dd><p>Equivalent to <em class="xref std std-option">-march=mips64r3</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mips64r5">
<tt class="descname">-mips64r5</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mips64r5" title="Permalink to this definition">¶</a></dt>
<dd><p>Equivalent to <em class="xref std std-option">-march=mips64r5</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mips64r6">
<tt class="descname">-mips64r6</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mips64r6" title="Permalink to this definition">¶</a></dt>
<dd><p>Equivalent to <em class="xref std std-option">-march=mips64r6</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mips16">
<tt class="descname">-mips16</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-mips16</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mips16" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate (do not generate) MIPS16 code.  If GCC is targeting a
MIPS32 or MIPS64 architecture, it makes use of the MIPS16e ASE.</p>
<p>MIPS16 code generation can also be controlled on a per-function basis
by means of <tt class="docutils literal"><span class="pre">mips16</span></tt> and <tt class="docutils literal"><span class="pre">nomips16</span></tt> attributes.
See <a class="reference internal" href="declaring-attributes-of-functions.html#function-attributes"><em>Declaring Attributes of Functions</em></a>, for more information.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mflip-mips16">
<tt class="descname">-mflip-mips16</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mflip-mips16" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate MIPS16 code on alternating functions.  This option is provided
for regression testing of mixed MIPS16/non-MIPS16 code generation, and is
not intended for ordinary use in compiling user code.</p>
</dd></dl>

<p><tt class="docutils literal"><span class="pre">-minterlink-compressed</span></tt>
.. option:: -mno-interlink-compressed, -minterlink-compressed</p>
<blockquote>
<div><p>Require (do not require) that code using the standard (uncompressed) MIPS ISA
be link-compatible with MIPS16 and microMIPS code, and vice versa.</p>
<p>For example, code using the standard ISA encoding cannot jump directly
to MIPS16 or microMIPS code; it must either use a call or an indirect jump.
<em class="xref std std-option">-minterlink-compressed</em> therefore disables direct jumps unless GCC
knows that the target of the jump is not compressed.</p>
</div></blockquote>
<dl class="option">
<dt id="cmdoption-minterlink-mips16">
<tt class="descname">-minterlink-mips16</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-interlink-mips16</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-minterlink-mips16" title="Permalink to this definition">¶</a></dt>
<dd><p>Aliases of <em class="xref std std-option">-minterlink-compressed</em> and
<em class="xref std std-option">-mno-interlink-compressed</em>.  These options predate the microMIPS ASE
and are retained for backwards compatibility.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mabi">
<tt class="descname">-mabi</tt><tt class="descclassname">=32</tt><a class="headerlink" href="#cmdoption-mabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the given ABI.</p>
<p>Note that the EABI has a 32-bit and a 64-bit variant.  GCC normally
generates 64-bit code when you select a 64-bit architecture, but you
can use <a class="reference internal" href="#cmdoption-mgp32"><em class="xref std std-option">-mgp32</em></a> to get 32-bit code instead.</p>
<p>For information about the O64 ABI, see
<a class="reference external" href="http://gcc.gnu.org//projects//mipso64-abi.html">http://gcc.gnu.org//projects//mipso64-abi.html</a>.</p>
<p>GCC supports a variant of the o32 ABI in which floating-point registers
are 64 rather than 32 bits wide.  You can select this combination with
<em class="xref std std-option">-mabi=32</em> <a class="reference internal" href="#cmdoption-mfp64"><em class="xref std std-option">-mfp64</em></a>.  This ABI relies on the <tt class="docutils literal"><span class="pre">mthc1</span></tt>
and <tt class="docutils literal"><span class="pre">mfhc1</span></tt> instructions and is therefore only supported for
MIPS32R2, MIPS32R3 and MIPS32R5 processors.</p>
<p>The register assignments for arguments and return values remain the
same, but each scalar value is passed in a single 64-bit register
rather than a pair of 32-bit registers.  For example, scalar
floating-point values are returned in <tt class="samp docutils literal"><span class="pre">$f0</span></tt> only, not a
<tt class="samp docutils literal"><span class="pre">$f0</span></tt>/<tt class="samp docutils literal"><span class="pre">$f1</span></tt> pair.  The set of call-saved registers also
remains the same in that the even-numbered double-precision registers
are saved.</p>
<p>Two additional variants of the o32 ABI are supported to enable
a transition from 32-bit to 64-bit registers.  These are FPXX
(<a class="reference internal" href="#cmdoption-mfpxx"><em class="xref std std-option">-mfpxx</em></a>) and FP64A (<a class="reference internal" href="#cmdoption-mfp64"><em class="xref std std-option">-mfp64</em></a> <em class="xref std std-option">-mno-odd-spreg</em>).
The FPXX extension mandates that all code must execute correctly
when run using 32-bit or 64-bit registers.  The code can be interlinked
with either FP32 or FP64, but not both.
The FP64A extension is similar to the FP64 extension but forbids the
use of odd-numbered single-precision registers.  This can be used
in conjunction with the <tt class="docutils literal"><span class="pre">FRE</span></tt> mode of FPUs in MIPS32R5
processors and allows both FP32 and FP64A code to interlink and
run in the same process without changing FPU modes.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mabicalls">
<tt class="descname">-mabicalls</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-abicalls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mabicalls" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate (do not generate) code that is suitable for SVR4-style
dynamic objects.  <a class="reference internal" href="#cmdoption-mabicalls"><em class="xref std std-option">-mabicalls</em></a> is the default for SVR4-based
systems.</p>
</dd></dl>

<dl class="docutils">
<dt><tt class="docutils literal"><span class="pre">-mshared</span></tt> <tt class="docutils literal"><span class="pre">-mno-shared</span></tt></dt>
<dd><p class="first">Generate (do not generate) code that is fully position-independent,
and that can therefore be linked into shared libraries.  This option
only affects <a class="reference internal" href="#cmdoption-mabicalls"><em class="xref std std-option">-mabicalls</em></a>.</p>
<p>All <a class="reference internal" href="#cmdoption-mabicalls"><em class="xref std std-option">-mabicalls</em></a> code has traditionally been position-independent,
regardless of options like <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a> and <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fpic"><em class="xref std std-option">-fpic</em></a>.  However,
as an extension, the GNU toolchain allows executables to use absolute
accesses for locally-binding symbols.  It can also use shorter GP
initialization sequences and generate direct calls to locally-defined
functions.  This mode is selected by <em class="xref std std-option">-mno-shared</em>.</p>
<p><em class="xref std std-option">-mno-shared</em> depends on binutils 2.16 or higher and generates
objects that can only be linked by the GNU linker.  However, the option
does not affect the ABI of the final executable; it only affects the ABI
of relocatable objects.  Using <em class="xref std std-option">-mno-shared</em> generally makes
executables both smaller and quicker.</p>
<p class="last"><em class="xref std std-option">-mshared</em> is the default.</p>
</dd>
</dl>
<dl class="option">
<dt id="cmdoption-mplt">
<tt class="descname">-mplt</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-plt</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mplt" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume (do not assume) that the static and dynamic linkers
support PLTs and copy relocations.  This option only affects
<em class="xref std std-option">-mno-shared -mabicalls</em>.  For the n64 ABI, this option
has no effect without <a class="reference internal" href="#cmdoption-msym32"><em class="xref std std-option">-msym32</em></a>.</p>
<p>You can make <a class="reference internal" href="#cmdoption-mplt"><em class="xref std std-option">-mplt</em></a> the default by configuring
GCC with <em class="xref std std-option">--with-mips-plt</em>.  The default is
<em class="xref std std-option">-mno-plt</em> otherwise.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mxgot">
<tt class="descname">-mxgot</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-xgot</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxgot" title="Permalink to this definition">¶</a></dt>
<dd><p>Lift (do not lift) the usual restrictions on the size of the global
offset table.</p>
<p>GCC normally uses a single instruction to load values from the GOT.
While this is relatively efficient, it only works if the GOT
is smaller than about 64k.  Anything larger causes the linker
to report an error such as:</p>
<div class="highlight-c++" id="index-39"><div class="highlight"><pre><span class="n">relocation</span> <span class="n">truncated</span> <span class="n">to</span> <span class="n">fit</span><span class="o">:</span> <span class="n">R_MIPS_GOT16</span> <span class="n">foobar</span>
</pre></div>
</div>
<p>If this happens, you should recompile your code with <a class="reference internal" href="#cmdoption-mxgot"><em class="xref std std-option">-mxgot</em></a>.
This works with very large GOTs, although the code is also
less efficient, since it takes three instructions to fetch the
value of a global symbol.</p>
<p>Note that some linkers can create multiple GOTs.  If you have such a
linker, you should only need to use <a class="reference internal" href="#cmdoption-mxgot"><em class="xref std std-option">-mxgot</em></a> when a single object
file accesses more than 64k&#8217;s worth of GOT entries.  Very few do.</p>
<p>These options have no effect unless GCC is generating position
independent code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mgp32">
<tt class="descname">-mgp32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mgp32" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume that general-purpose registers are 32 bits wide.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mgp64">
<tt class="descname">-mgp64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mgp64" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume that general-purpose registers are 64 bits wide.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfp32">
<tt class="descname">-mfp32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfp32" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume that floating-point registers are 32 bits wide.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfp64">
<tt class="descname">-mfp64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfp64" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume that floating-point registers are 64 bits wide.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfpxx">
<tt class="descname">-mfpxx</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfpxx" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not assume the width of floating-point registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mhard-float">
<tt class="descname">-mhard-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mhard-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Use floating-point coprocessor instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msoft-float">
<tt class="descname">-msoft-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msoft-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not use floating-point coprocessor instructions.  Implement
floating-point calculations using library calls instead.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-float">
<tt class="descname">-mno-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Equivalent to <a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a>, but additionally asserts that the
program being compiled does not perform any floating-point operations.
This option is presently supported only by some bare-metal MIPS
configurations, where it may select a special set of libraries
that lack all floating-point support (including, for example, the
floating-point <tt class="docutils literal"><span class="pre">printf</span></tt> formats).
If code compiled with <a class="reference internal" href="#cmdoption-mno-float"><em class="xref std std-option">-mno-float</em></a> accidentally contains
floating-point operations, it is likely to suffer a link-time
or run-time failure.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msingle-float">
<tt class="descname">-msingle-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msingle-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume that the floating-point coprocessor only supports single-precision
operations.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdouble-float">
<tt class="descname">-mdouble-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdouble-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume that the floating-point coprocessor supports double-precision
operations.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-modd-spreg">
<tt class="descname">-modd-spreg</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-odd-spreg</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-modd-spreg" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the use of odd-numbered single-precision floating-point registers
for the o32 ABI.  This is the default for processors that are known to
support these registers.  When using the o32 FPXX ABI, <em class="xref std std-option">-mno-odd-spreg</em>
is set by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mabs">
<tt class="descname">-mabs</tt><tt class="descclassname">=2008</tt><a class="headerlink" href="#cmdoption-mabs" title="Permalink to this definition">¶</a></dt>
<dd><p>These options control the treatment of the special not-a-number (NaN)
IEEE 754 floating-point data with the <tt class="docutils literal"><span class="pre">abs.fmt</span></tt> and
<tt class="docutils literal"><span class="pre">neg.fmt</span></tt> machine instructions.</p>
<p>By default or when <em class="xref std std-option">-mabs=legacy</em> is used the legacy
treatment is selected.  In this case these instructions are considered
arithmetic and avoided where correct operation is required and the
input operand might be a NaN.  A longer sequence of instructions that
manipulate the sign bit of floating-point datum manually is used
instead unless the <a class="reference internal" href="options-that-control-optimization.html#cmdoption-ffinite-math-only"><em class="xref std std-option">-ffinite-math-only</em></a> option has also been
specified.</p>
<p>The <em class="xref std std-option">-mabs=2008</em> option selects the IEEE 754-2008 treatment.  In
this case these instructions are considered non-arithmetic and therefore
operating correctly in all cases, including in particular where the
input operand is a NaN.  These instructions are therefore always used
for the respective operations.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mnan">
<tt class="descname">-mnan</tt><tt class="descclassname">=2008</tt><a class="headerlink" href="#cmdoption-mnan" title="Permalink to this definition">¶</a></dt>
<dd><p>These options control the encoding of the special not-a-number (NaN)
IEEE 754 floating-point data.</p>
<p>The <em class="xref std std-option">-mnan=legacy</em> option selects the legacy encoding.  In this
case quiet NaNs (qNaNs) are denoted by the first bit of their trailing
significand field being 0, whereas signalling NaNs (sNaNs) are denoted
by the first bit of their trailing significand field being 1.</p>
<p>The <em class="xref std std-option">-mnan=2008</em> option selects the IEEE 754-2008 encoding.  In
this case qNaNs are denoted by the first bit of their trailing
significand field being 1, whereas sNaNs are denoted by the first bit of
their trailing significand field being 0.</p>
<p>The default is <em class="xref std std-option">-mnan=legacy</em> unless GCC has been configured with
<em class="xref std std-option">--with-nan=2008</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mllsc">
<tt class="descname">-mllsc</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-llsc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mllsc" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) <tt class="samp docutils literal"><span class="pre">ll</span></tt>, <tt class="samp docutils literal"><span class="pre">sc</span></tt>, and <tt class="samp docutils literal"><span class="pre">sync</span></tt> instructions to
implement atomic memory built-in functions.  When neither option is
specified, GCC uses the instructions if the target architecture
supports them.</p>
<p><a class="reference internal" href="#cmdoption-mllsc"><em class="xref std std-option">-mllsc</em></a> is useful if the runtime environment can emulate the
instructions and <em class="xref std std-option">-mno-llsc</em> can be useful when compiling for
nonstandard ISAs.  You can make either option the default by
configuring GCC with <em class="xref std std-option">--with-llsc</em> and <em class="xref std std-option">--without-llsc</em>
respectively.  <em class="xref std std-option">--with-llsc</em> is the default for some
configurations; see the installation documentation for details.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdsp">
<tt class="descname">-mdsp</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-dsp</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdsp" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) revision 1 of the MIPS DSP ASE.
See <a class="reference internal" href="built-in-functions-specific-to-particular-target-machines.html#mips-dsp-built-in-functions"><em>MIPS DSP Built-in Functions</em></a>.  This option defines the
preprocessor macro <tt class="docutils literal"><span class="pre">__mips_dsp</span></tt>.  It also defines
<tt class="docutils literal"><span class="pre">__mips_dsp_rev</span></tt> to 1.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdspr2">
<tt class="descname">-mdspr2</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-dspr2</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdspr2" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) revision 2 of the MIPS DSP ASE.
See <a class="reference internal" href="built-in-functions-specific-to-particular-target-machines.html#mips-dsp-built-in-functions"><em>MIPS DSP Built-in Functions</em></a>.  This option defines the
preprocessor macros <tt class="docutils literal"><span class="pre">__mips_dsp</span></tt> and <tt class="docutils literal"><span class="pre">__mips_dspr2</span></tt>.
It also defines <tt class="docutils literal"><span class="pre">__mips_dsp_rev</span></tt> to 2.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msmartmips">
<tt class="descname">-msmartmips</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-smartmips</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msmartmips" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) the MIPS SmartMIPS ASE.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpaired-single">
<tt class="descname">-mpaired-single</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-paired-single</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpaired-single" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) paired-single floating-point instructions.
See <a class="reference internal" href="built-in-functions-specific-to-particular-target-machines.html#mips-paired-single-support"><em>MIPS Paired-Single Support</em></a>.  This option requires
hardware floating-point support to be enabled.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdmx">
<tt class="descname">-mdmx</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-mdmx</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdmx" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) MIPS Digital Media Extension instructions.
This option can only be used when generating 64-bit code and requires
hardware floating-point support to be enabled.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mips3d">
<tt class="descname">-mips3d</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-mips3d</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mips3d" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) the MIPS-3D ASE.  See <a class="reference internal" href="built-in-functions-specific-to-particular-target-machines.html#mips-3d-built-in-functions"><em>MIPS-3D Built-in Functions</em></a>.
The option <a class="reference internal" href="#cmdoption-mips3d"><em class="xref std std-option">-mips3d</em></a> implies <a class="reference internal" href="#cmdoption-mpaired-single"><em class="xref std std-option">-mpaired-single</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmicromips">
<tt class="descname">-mmicromips</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-mmicromips</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmicromips" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate (do not generate) microMIPS code.</p>
<p>MicroMIPS code generation can also be controlled on a per-function basis
by means of <tt class="docutils literal"><span class="pre">micromips</span></tt> and <tt class="docutils literal"><span class="pre">nomicromips</span></tt> attributes.
See <a class="reference internal" href="declaring-attributes-of-functions.html#function-attributes"><em>Declaring Attributes of Functions</em></a>, for more information.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmt">
<tt class="descname">-mmt</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-mt</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmt" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) MT Multithreading instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmcu">
<tt class="descname">-mmcu</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-mcu</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmcu" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) the MIPS MCU ASE instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-meva">
<tt class="descname">-meva</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-eva</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-meva" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) the MIPS Enhanced Virtual Addressing instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mvirt">
<tt class="descname">-mvirt</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-virt</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mvirt" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) the MIPS Virtualization Application Specific instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mxpa">
<tt class="descname">-mxpa</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-xpa</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxpa" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) the MIPS eXtended Physical Address (XPA) instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlong64">
<tt class="descname">-mlong64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlong64" title="Permalink to this definition">¶</a></dt>
<dd><p>Force <tt class="docutils literal"><span class="pre">long</span></tt> types to be 64 bits wide.  See <a class="reference internal" href="#cmdoption-mlong32"><em class="xref std std-option">-mlong32</em></a> for
an explanation of the default and the way that the pointer size is
determined.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlong32">
<tt class="descname">-mlong32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlong32" title="Permalink to this definition">¶</a></dt>
<dd><p>Force <tt class="docutils literal"><span class="pre">long</span></tt>, <tt class="docutils literal"><span class="pre">int</span></tt>, and pointer types to be 32 bits wide.</p>
<p>The default size of <a href="#id48"><span class="problematic" id="id49">``</span></a>int``s, <a href="#id50"><span class="problematic" id="id51">``</span></a>long``s and pointers depends on
the ABI.  All the supported ABIs use 32-bit <a href="#id52"><span class="problematic" id="id53">``</span></a>int``s.  The n64 ABI
uses 64-bit <a href="#id54"><span class="problematic" id="id55">``</span></a>long``s, as does the 64-bit EABI; the others use
32-bit <a href="#id56"><span class="problematic" id="id57">``</span></a>long``s.  Pointers are the same size as <a href="#id58"><span class="problematic" id="id59">``</span></a>long``s,
or the same size as integer registers, whichever is smaller.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msym32">
<tt class="descname">-msym32</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-sym32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msym32" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume (do not assume) that all symbols have 32-bit values, regardless
of the selected ABI.  This option is useful in combination with
<em class="xref std std-option">-mabi=64</em> and <em class="xref std std-option">-mno-abicalls</em> because it allows GCC
to generate shorter and faster references to symbolic addresses.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-G">
<tt class="descname">-G</tt><tt class="descclassname"> num</tt><tt class="descclassname">, </tt><tt class="descname">-G</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-G" title="Permalink to this definition">¶</a></dt>
<dd><p>Put definitions of externally-visible data in a small data section
if that data is no bigger than <tt class="docutils literal"><span class="pre">num</span></tt> bytes.  GCC can then generate
more efficient accesses to the data; see <a class="reference internal" href="#cmdoption-mgpopt"><em class="xref std std-option">-mgpopt</em></a> for details.</p>
<p>The default <a class="reference internal" href="#cmdoption-G"><em class="xref std std-option">-G</em></a> option depends on the configuration.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlocal-sdata">
<tt class="descname">-mlocal-sdata</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-local-sdata</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlocal-sdata" title="Permalink to this definition">¶</a></dt>
<dd><p>Extend (do not extend) the <a class="reference internal" href="#cmdoption-G"><em class="xref std std-option">-G</em></a> behavior to local data too,
such as to static variables in C.  <a class="reference internal" href="#cmdoption-mlocal-sdata"><em class="xref std std-option">-mlocal-sdata</em></a> is the
default for all configurations.</p>
<p>If the linker complains that an application is using too much small data,
you might want to try rebuilding the less performance-critical parts with
<em class="xref std std-option">-mno-local-sdata</em>.  You might also want to build large
libraries with <em class="xref std std-option">-mno-local-sdata</em>, so that the libraries leave
more room for the main program.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mextern-sdata">
<tt class="descname">-mextern-sdata</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-extern-sdata</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mextern-sdata" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume (do not assume) that externally-defined data is in
a small data section if the size of that data is within the <a class="reference internal" href="#cmdoption-G"><em class="xref std std-option">-G</em></a> limit.
<a class="reference internal" href="#cmdoption-mextern-sdata"><em class="xref std std-option">-mextern-sdata</em></a> is the default for all configurations.</p>
<p>If you compile a module <tt class="docutils literal"><span class="pre">Mod</span></tt> with <a class="reference internal" href="#cmdoption-mextern-sdata"><em class="xref std std-option">-mextern-sdata</em></a> <em class="xref std std-option">-G
``num``</em> <a class="reference internal" href="#cmdoption-mgpopt"><em class="xref std std-option">-mgpopt</em></a>, and <tt class="docutils literal"><span class="pre">Mod</span></tt> references a variable <tt class="docutils literal"><span class="pre">Var</span></tt>
that is no bigger than <tt class="docutils literal"><span class="pre">num</span></tt> bytes, you must make sure that <tt class="docutils literal"><span class="pre">Var</span></tt>
is placed in a small data section.  If <tt class="docutils literal"><span class="pre">Var</span></tt> is defined by another
module, you must either compile that module with a high-enough
<a class="reference internal" href="#cmdoption-G"><em class="xref std std-option">-G</em></a> setting or attach a <tt class="docutils literal"><span class="pre">section</span></tt> attribute to <tt class="docutils literal"><span class="pre">Var</span></tt>&#8216;s
definition.  If <tt class="docutils literal"><span class="pre">Var</span></tt> is common, you must link the application
with a high-enough <a class="reference internal" href="#cmdoption-G"><em class="xref std std-option">-G</em></a> setting.</p>
<p>The easiest way of satisfying these restrictions is to compile
and link every module with the same <a class="reference internal" href="#cmdoption-G"><em class="xref std std-option">-G</em></a> option.  However,
you may wish to build a library that supports several different
small data limits.  You can do this by compiling the library with
the highest supported <a class="reference internal" href="#cmdoption-G"><em class="xref std std-option">-G</em></a> setting and additionally using
<em class="xref std std-option">-mno-extern-sdata</em> to stop the library from making assumptions
about externally-defined data.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mgpopt">
<tt class="descname">-mgpopt</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-gpopt</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mgpopt" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) GP-relative accesses for symbols that are known to be
in a small data section; see <a class="reference internal" href="#cmdoption-G"><em class="xref std std-option">-G</em></a>, <a class="reference internal" href="#cmdoption-mlocal-sdata"><em class="xref std std-option">-mlocal-sdata</em></a> and
<a class="reference internal" href="#cmdoption-mextern-sdata"><em class="xref std std-option">-mextern-sdata</em></a>.  <a class="reference internal" href="#cmdoption-mgpopt"><em class="xref std std-option">-mgpopt</em></a> is the default for all
configurations.</p>
<p><em class="xref std std-option">-mno-gpopt</em> is useful for cases where the <tt class="docutils literal"><span class="pre">$gp</span></tt> register
might not hold the value of <tt class="docutils literal"><span class="pre">_gp</span></tt>.  For example, if the code is
part of a library that might be used in a boot monitor, programs that
call boot monitor routines pass an unknown value in <tt class="docutils literal"><span class="pre">$gp</span></tt>.
(In such situations, the boot monitor itself is usually compiled
with <em class="xref std std-option">-G0</em>.)</p>
<p><em class="xref std std-option">-mno-gpopt</em> implies <em class="xref std std-option">-mno-local-sdata</em> and
<em class="xref std std-option">-mno-extern-sdata</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-membedded-data">
<tt class="descname">-membedded-data</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-embedded-data</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-membedded-data" title="Permalink to this definition">¶</a></dt>
<dd><p>Allocate variables to the read-only data section first if possible, then
next in the small data section if possible, otherwise in data.  This gives
slightly slower code than the default, but reduces the amount of RAM required
when executing, and thus may be preferred for some embedded systems.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-muninit-const-in-rodata">
<tt class="descname">-muninit-const-in-rodata</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-uninit-const-in-rodata</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-muninit-const-in-rodata" title="Permalink to this definition">¶</a></dt>
<dd><p>Put uninitialized <tt class="docutils literal"><span class="pre">const</span></tt> variables in the read-only data section.
This option is only meaningful in conjunction with <a class="reference internal" href="#cmdoption-membedded-data"><em class="xref std std-option">-membedded-data</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcode-readable">
<tt class="descname">-mcode-readable</tt><tt class="descclassname">=setting</tt><a class="headerlink" href="#cmdoption-mcode-readable" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify whether GCC may generate code that reads from executable sections.
There are three possible settings:</p>
<dl class="docutils">
<dt><tt class="docutils literal"><span class="pre">-mcode-readable=yes</span></tt></dt>
<dd>Instructions may freely access executable sections.  This is the
default setting.</dd>
<dt><tt class="docutils literal"><span class="pre">-mcode-readable=pcrel</span></tt></dt>
<dd>MIPS16 PC-relative load instructions can access executable sections,
but other instructions must not do so.  This option is useful on 4KSc
and 4KSd processors when the code TLBs have the Read Inhibit bit set.
It is also useful on processors that can be configured to have a dual
instruction/data SRAM interface and that, like the M4K, automatically
redirect PC-relative loads to the instruction RAM.</dd>
<dt><tt class="docutils literal"><span class="pre">-mcode-readable=no</span></tt></dt>
<dd>Instructions must not access executable sections.  This option can be
useful on targets that are configured to have a dual instruction/data
SRAM interface but that (unlike the M4K) do not automatically redirect
PC-relative loads to the instruction RAM.</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msplit-addresses">
<tt class="descname">-msplit-addresses</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-split-addresses</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msplit-addresses" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable (disable) use of the <tt class="docutils literal"><span class="pre">%hi()</span></tt> and <tt class="docutils literal"><span class="pre">%lo()</span></tt> assembler
relocation operators.  This option has been superseded by
<a class="reference internal" href="#cmdoption-mexplicit-relocs"><em class="xref std std-option">-mexplicit-relocs</em></a> but is retained for backwards compatibility.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mexplicit-relocs">
<tt class="descname">-mexplicit-relocs</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-explicit-relocs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mexplicit-relocs" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) assembler relocation operators when dealing with symbolic
addresses.  The alternative, selected by <em class="xref std std-option">-mno-explicit-relocs</em>,
is to use assembler macros instead.</p>
<p><a class="reference internal" href="#cmdoption-mexplicit-relocs"><em class="xref std std-option">-mexplicit-relocs</em></a> is the default if GCC was configured
to use an assembler that supports relocation operators.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcheck-zero-division">
<tt class="descname">-mcheck-zero-division</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-check-zero-division</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcheck-zero-division" title="Permalink to this definition">¶</a></dt>
<dd><p>Trap (do not trap) on integer division by zero.</p>
<p>The default is <a class="reference internal" href="#cmdoption-mcheck-zero-division"><em class="xref std std-option">-mcheck-zero-division</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdivide-traps">
<tt class="descname">-mdivide-traps</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mdivide-breaks</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdivide-traps" title="Permalink to this definition">¶</a></dt>
<dd><p>MIPS systems check for division by zero by generating either a
conditional trap or a break instruction.  Using traps results in
smaller code, but is only supported on MIPS II and later.  Also, some
versions of the Linux kernel have a bug that prevents trap from
generating the proper signal (<tt class="docutils literal"><span class="pre">SIGFPE</span></tt>).  Use <a class="reference internal" href="#cmdoption-mdivide-traps"><em class="xref std std-option">-mdivide-traps</em></a> to
allow conditional traps on architectures that support them and
<em class="xref std std-option">-mdivide-breaks</em> to force the use of breaks.</p>
<p>The default is usually <a class="reference internal" href="#cmdoption-mdivide-traps"><em class="xref std std-option">-mdivide-traps</em></a>, but this can be
overridden at configure time using <em class="xref std std-option">--with-divide=breaks</em>.
Divide-by-zero checks can be completely disabled using
<em class="xref std std-option">-mno-check-zero-division</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmemcpy">
<tt class="descname">-mmemcpy</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-memcpy</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmemcpy" title="Permalink to this definition">¶</a></dt>
<dd><p>Force (do not force) the use of <tt class="docutils literal"><span class="pre">memcpy</span></tt> for non-trivial block
moves.  The default is <em class="xref std std-option">-mno-memcpy</em>, which allows GCC to inline
most constant-sized copies.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlong-calls">
<tt class="descname">-mlong-calls</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-long-calls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlong-calls" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable (do not disable) use of the <tt class="docutils literal"><span class="pre">jal</span></tt> instruction.  Calling
functions using <tt class="docutils literal"><span class="pre">jal</span></tt> is more efficient but requires the caller
and callee to be in the same 256 megabyte segment.</p>
<p>This option has no effect on abicalls code.  The default is
<em class="xref std std-option">-mno-long-calls</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmad">
<tt class="descname">-mmad</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-mad</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmad" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable (disable) use of the <tt class="docutils literal"><span class="pre">mad</span></tt>, <tt class="docutils literal"><span class="pre">madu</span></tt> and <tt class="docutils literal"><span class="pre">mul</span></tt>
instructions, as provided by the R4650 ISA.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mimadd">
<tt class="descname">-mimadd</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-imadd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mimadd" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable (disable) use of the <tt class="docutils literal"><span class="pre">madd</span></tt> and <tt class="docutils literal"><span class="pre">msub</span></tt> integer
instructions.  The default is <a class="reference internal" href="#cmdoption-mimadd"><em class="xref std std-option">-mimadd</em></a> on architectures
that support <tt class="docutils literal"><span class="pre">madd</span></tt> and <tt class="docutils literal"><span class="pre">msub</span></tt> except for the 74k
architecture where it was found to generate slower code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfused-madd">
<tt class="descname">-mfused-madd</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fused-madd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfused-madd" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable (disable) use of the floating-point multiply-accumulate
instructions, when they are available.  The default is
<a class="reference internal" href="#cmdoption-mfused-madd"><em class="xref std std-option">-mfused-madd</em></a>.</p>
<p>On the R8000 CPU when multiply-accumulate instructions are used,
the intermediate product is calculated to infinite precision
and is not subject to the FCSR Flush to Zero bit.  This may be
undesirable in some circumstances.  On other processors the result
is numerically identical to the equivalent computation using
separate multiply, add, subtract and negate instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-nocpp">
<tt class="descname">-nocpp</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-nocpp" title="Permalink to this definition">¶</a></dt>
<dd><p>Tell the MIPS assembler to not run its preprocessor over user
assembler files (with a <tt class="samp docutils literal"><span class="pre">.s</span></tt> suffix) when assembling them.</p>
</dd></dl>

<p><tt class="docutils literal"><span class="pre">-mfix-24k</span></tt>
.. option:: -mno-fix-24k, -mfix-24k</p>
<blockquote>
<div>Work around the 24K E48 (lost data on stores during refill) errata.
The workarounds are implemented by the assembler rather than by GCC.</div></blockquote>
<dl class="option">
<dt id="cmdoption-mfix-r4000">
<tt class="descname">-mfix-r4000</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fix-r4000</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfix-r4000" title="Permalink to this definition">¶</a></dt>
<dd><p>Work around certain R4000 CPU errata:</p>
<ul class="simple">
<li>A double-word or a variable shift may give an incorrect result if executed
immediately after starting an integer division.</li>
<li>A double-word or a variable shift may give an incorrect result if executed
while an integer multiplication is in progress.</li>
<li>An integer division may give an incorrect result if started in a delay slot
of a taken branch or a jump.</li>
</ul>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfix-r4400">
<tt class="descname">-mfix-r4400</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fix-r4400</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfix-r4400" title="Permalink to this definition">¶</a></dt>
<dd><p>Work around certain R4400 CPU errata:</p>
<ul class="simple">
<li>A double-word or a variable shift may give an incorrect result if executed
immediately after starting an integer division.</li>
</ul>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfix-r10000">
<tt class="descname">-mfix-r10000</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fix-r10000</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfix-r10000" title="Permalink to this definition">¶</a></dt>
<dd><p>Work around certain R10000 errata:</p>
<ul class="simple">
<li><tt class="docutils literal"><span class="pre">ll</span></tt>/<tt class="docutils literal"><span class="pre">sc</span></tt> sequences may not behave atomically on revisions
prior to 3.0.  They may deadlock on revisions 2.6 and earlier.</li>
</ul>
<p>This option can only be used if the target architecture supports
branch-likely instructions.  <a class="reference internal" href="#cmdoption-mfix-r10000"><em class="xref std std-option">-mfix-r10000</em></a> is the default when
<em class="xref std std-option">-march=r10000</em> is used; <em class="xref std std-option">-mno-fix-r10000</em> is the default
otherwise.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfix-rm7000">
<tt class="descname">-mfix-rm7000</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfix-rm7000" title="Permalink to this definition">¶</a></dt>
<dd><p>Work around the RM7000 <tt class="docutils literal"><span class="pre">dmult</span></tt>/<tt class="docutils literal"><span class="pre">dmultu</span></tt> errata.  The
workarounds are implemented by the assembler rather than by GCC.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfix-vr4120">
<tt class="descname">-mfix-vr4120</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfix-vr4120" title="Permalink to this definition">¶</a></dt>
<dd><p>Work around certain VR4120 errata:</p>
<ul class="simple">
<li><tt class="docutils literal"><span class="pre">dmultu</span></tt> does not always produce the correct result.</li>
<li><tt class="docutils literal"><span class="pre">div</span></tt> and <tt class="docutils literal"><span class="pre">ddiv</span></tt> do not always produce the correct result if one
of the operands is negative.</li>
</ul>
<p>The workarounds for the division errata rely on special functions in
libgcc.a.  At present, these functions are only provided by
the <tt class="docutils literal"><span class="pre">mips64vr*-elf</span></tt> configurations.</p>
<p>Other VR4120 errata require a NOP to be inserted between certain pairs of
instructions.  These errata are handled by the assembler, not by GCC itself.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfix-vr4130">
<tt class="descname">-mfix-vr4130</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfix-vr4130" title="Permalink to this definition">¶</a></dt>
<dd><p>Work around the VR4130 <tt class="docutils literal"><span class="pre">mflo</span></tt>/<tt class="docutils literal"><span class="pre">mfhi</span></tt> errata.  The
workarounds are implemented by the assembler rather than by GCC,
although GCC avoids using <tt class="docutils literal"><span class="pre">mflo</span></tt> and <tt class="docutils literal"><span class="pre">mfhi</span></tt> if the
VR4130 <tt class="docutils literal"><span class="pre">macc</span></tt>, <tt class="docutils literal"><span class="pre">macchi</span></tt>, <tt class="docutils literal"><span class="pre">dmacc</span></tt> and <tt class="docutils literal"><span class="pre">dmacchi</span></tt>
instructions are available instead.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfix-sb1">
<tt class="descname">-mfix-sb1</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfix-sb1" title="Permalink to this definition">¶</a></dt>
<dd><p>Work around certain SB-1 CPU core errata.
(This flag currently works around the SB-1 revision 2
&#8216;F1&#8217; and &#8216;F2&#8217; floating-point errata.)</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mr10k-cache-barrier">
<tt class="descname">-mr10k-cache-barrier</tt><tt class="descclassname">=setting</tt><a class="headerlink" href="#cmdoption-mr10k-cache-barrier" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify whether GCC should insert cache barriers to avoid the
side-effects of speculation on R10K processors.</p>
<p>In common with many processors, the R10K tries to predict the outcome
of a conditional branch and speculatively executes instructions from
the &#8216;taken&#8217; branch.  It later aborts these instructions if the
predicted outcome is wrong.  However, on the R10K, even aborted
instructions can have side effects.</p>
<p>This problem only affects kernel stores and, depending on the system,
kernel loads.  As an example, a speculatively-executed store may load
the target memory into cache and mark the cache line as dirty, even if
the store itself is later aborted.  If a DMA operation writes to the
same area of memory before the &#8216;dirty&#8217; line is flushed, the cached
data overwrites the DMA-ed data.  See the R10K processor manual
for a full description, including other potential problems.</p>
<p>One workaround is to insert cache barrier instructions before every memory
access that might be speculatively executed and that might have side
effects even if aborted.  <em class="xref std std-option">-mr10k-cache-barrier=``setting``</em>
controls GCC&#8217;s implementation of this workaround.  It assumes that
aborted accesses to any byte in the following regions does not have
side effects:</p>
<ul class="simple">
<li>the memory occupied by the current function&#8217;s stack frame;</li>
<li>the memory occupied by an incoming stack argument;</li>
<li>the memory occupied by an object with a link-time-constant address.</li>
</ul>
<p>It is the kernel&#8217;s responsibility to ensure that speculative
accesses to these regions are indeed safe.</p>
<p>If the input program contains a function declaration such as:</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="kt">void</span> <span class="nf">foo</span> <span class="p">(</span><span class="kt">void</span><span class="p">);</span>
</pre></div>
</div>
<p>then the implementation of <tt class="docutils literal"><span class="pre">foo</span></tt> must allow <tt class="docutils literal"><span class="pre">j</span> <span class="pre">foo</span></tt> and
<tt class="docutils literal"><span class="pre">jal</span> <span class="pre">foo</span></tt> to be executed speculatively.  GCC honors this
restriction for functions it compiles itself.  It expects non-GCC
functions (such as hand-written assembly code) to do the same.</p>
<p>The option has three forms:</p>
<dl class="docutils">
<dt><tt class="docutils literal"><span class="pre">-mr10k-cache-barrier=load-store</span></tt></dt>
<dd>Insert a cache barrier before a load or store that might be
speculatively executed and that might have side effects even
if aborted.</dd>
<dt><tt class="docutils literal"><span class="pre">-mr10k-cache-barrier=store</span></tt></dt>
<dd>Insert a cache barrier before a store that might be speculatively
executed and that might have side effects even if aborted.</dd>
<dt><tt class="docutils literal"><span class="pre">-mr10k-cache-barrier=none</span></tt></dt>
<dd>Disable the insertion of cache barriers.  This is the default setting.</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mflush-func">
<tt class="descname">-mflush-func</tt><tt class="descclassname">=func</tt><a class="headerlink" href="#cmdoption-mflush-func" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies the function to call to flush the I and D caches, or to not
call any such function.  If called, the function must take the same
arguments as the common <tt class="docutils literal"><span class="pre">_flush_func</span></tt>, that is, the address of the
memory range for which the cache is being flushed, the size of the
memory range, and the number 3 (to flush both caches).  The default
depends on the target GCC was configured for, but commonly is either
<tt class="docutils literal"><span class="pre">_flush_func</span></tt> or <tt class="docutils literal"><span class="pre">__cpu_flush</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-cost">
<tt class="descname">-cost</tt><tt class="descclassname">=num</tt><a class="headerlink" href="#cmdoption-cost" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the cost of branches to roughly <tt class="docutils literal"><span class="pre">num</span></tt> &#8216;simple&#8217; instructions.
This cost is only a heuristic and is not guaranteed to produce
consistent results across releases.  A zero cost redundantly selects
the default, which is based on the <a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a> setting.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbranch-likely">
<tt class="descname">-mbranch-likely</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-branch-likely</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbranch-likely" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable or disable use of Branch Likely instructions, regardless of the
default for the selected architecture.  By default, Branch Likely
instructions may be generated if they are supported by the selected
architecture.  An exception is for the MIPS32 and MIPS64 architectures
and processors that implement those architectures; for those, Branch
Likely instructions are not be generated by default because the MIPS32
and MIPS64 architectures specifically deprecate their use.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfp-exceptions">
<tt class="descname">-mfp-exceptions</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfp-exceptions" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies whether FP exceptions are enabled.  This affects how
FP instructions are scheduled for some processors.
The default is that FP exceptions are
enabled.</p>
<p>For instance, on the SB-1, if FP exceptions are disabled, and we are emitting
64-bit code, then we can use both FP pipes.  Otherwise, we can only use one
FP pipe.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mvr4130-align">
<tt class="descname">-mvr4130-align</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mvr4130-align" title="Permalink to this definition">¶</a></dt>
<dd><p>The VR4130 pipeline is two-way superscalar, but can only issue two
instructions together if the first one is 8-byte aligned.  When this
option is enabled, GCC aligns pairs of instructions that it
thinks should execute in parallel.</p>
<p>This option only has an effect when optimizing for the VR4130.
It normally makes code faster, but at the expense of making it bigger.
It is enabled by default at optimization level <a class="reference internal" href="options-that-control-optimization.html#cmdoption-O3"><em class="xref std std-option">-O3</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msynci">
<tt class="descname">-msynci</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msynci" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable (disable) generation of <tt class="docutils literal"><span class="pre">synci</span></tt> instructions on
architectures that support it.  The <tt class="docutils literal"><span class="pre">synci</span></tt> instructions (if
enabled) are generated when <tt class="docutils literal"><span class="pre">__builtin___clear_cache</span></tt> is
compiled.</p>
<p>This option defaults to <em class="xref std std-option">-mno-synci</em>, but the default can be
overridden by configuring GCC with <em class="xref std std-option">--with-synci</em>.</p>
<p>When compiling code for single processor systems, it is generally safe
to use <tt class="docutils literal"><span class="pre">synci</span></tt>.  However, on many multi-core (SMP) systems, it
does not invalidate the instruction caches on all cores and may lead
to undefined behavior.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrelax-pic-calls">
<tt class="descname">-mrelax-pic-calls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrelax-pic-calls" title="Permalink to this definition">¶</a></dt>
<dd><p>Try to turn PIC calls that are normally dispatched via register
<tt class="docutils literal"><span class="pre">$25</span></tt> into direct calls.  This is only possible if the linker can
resolve the destination at link-time and if the destination is within
range for a direct call.</p>
<p><a class="reference internal" href="#cmdoption-mrelax-pic-calls"><em class="xref std std-option">-mrelax-pic-calls</em></a> is the default if GCC was configured to use
an assembler and a linker that support the <tt class="docutils literal"><span class="pre">.reloc</span></tt> assembly
directive and <a class="reference internal" href="#cmdoption-mexplicit-relocs"><em class="xref std std-option">-mexplicit-relocs</em></a> is in effect.  With
<em class="xref std std-option">-mno-explicit-relocs</em>, this optimization can be performed by the
assembler and the linker alone without help from the compiler.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmcount-ra-address">
<tt class="descname">-mmcount-ra-address</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-mcount-ra-address</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmcount-ra-address" title="Permalink to this definition">¶</a></dt>
<dd><p>Emit (do not emit) code that allows <tt class="docutils literal"><span class="pre">_mcount</span></tt> to modify the
calling function&#8217;s return address.  When enabled, this option extends
the usual <tt class="docutils literal"><span class="pre">_mcount</span></tt> interface with a new <tt class="docutils literal"><span class="pre">ra-address</span></tt>
parameter, which has type <tt class="docutils literal"><span class="pre">intptr_t</span> <span class="pre">*</span></tt> and is passed in register
<tt class="docutils literal"><span class="pre">$12</span></tt>.  <tt class="docutils literal"><span class="pre">_mcount</span></tt> can then modify the return address by
doing both of the following:</p>
<ul class="simple">
<li>Returning the new address in register <tt class="docutils literal"><span class="pre">$31</span></tt>.</li>
<li>Storing the new address in <tt class="docutils literal"><span class="pre">*``ra-address``</span></tt>,
if <tt class="docutils literal"><span class="pre">ra-address</span></tt> is nonnull.</li>
</ul>
<p>The default is <em class="xref std std-option">-mno-mcount-ra-address</em>.</p>
</dd></dl>

</div>
<div class="section" id="mmix-options">
<span id="id60"></span><h2>MMIX Options<a class="headerlink" href="#mmix-options" title="Permalink to this headline">¶</a></h2>
<p id="index-40">These options are defined for the MMIX:</p>
<dl class="option">
<dt id="cmdoption-mlibfuncs">
<tt class="descname">-mlibfuncs</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-libfuncs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlibfuncs" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify that intrinsic library functions are being compiled, passing all
values in registers, no matter the size.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mepsilon">
<tt class="descname">-mepsilon</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-epsilon</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mepsilon" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate floating-point comparison instructions that compare with respect
to the <tt class="docutils literal"><span class="pre">rE</span></tt> epsilon register.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mabi">
<tt class="descname">-mabi</tt><tt class="descclassname">=mmixware</tt><a class="headerlink" href="#cmdoption-mabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that passes function parameters and return values that (in
the called function) are seen as registers <tt class="docutils literal"><span class="pre">$0</span></tt> and up, as opposed to
the GNU ABI which uses global registers <tt class="docutils literal"><span class="pre">$231</span></tt> and up.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mzero-extend">
<tt class="descname">-mzero-extend</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-zero-extend</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mzero-extend" title="Permalink to this definition">¶</a></dt>
<dd><p>When reading data from memory in sizes shorter than 64 bits, use (do not
use) zero-extending load instructions by default, rather than
sign-extending ones.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mknuthdiv">
<tt class="descname">-mknuthdiv</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-knuthdiv</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mknuthdiv" title="Permalink to this definition">¶</a></dt>
<dd><p>Make the result of a division yielding a remainder have the same sign as
the divisor.  With the default, <em class="xref std std-option">-mno-knuthdiv</em>, the sign of the
remainder follows the sign of the dividend.  Both methods are
arithmetically valid, the latter being almost exclusively used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtoplevel-symbols">
<tt class="descname">-mtoplevel-symbols</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-toplevel-symbols</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mtoplevel-symbols" title="Permalink to this definition">¶</a></dt>
<dd><p>Prepend (do not prepend) a <tt class="samp docutils literal"><span class="pre">:</span></tt> to all global symbols, so the assembly
code can be used with the <tt class="docutils literal"><span class="pre">PREFIX</span></tt> assembly directive.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-melf">
<tt class="descname">-melf</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-melf" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate an executable in the ELF format, rather than the default
<tt class="samp docutils literal"><span class="pre">mmo</span></tt> format used by the <strong class="command">mmix</strong> simulator.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbranch-predict">
<tt class="descname">-mbranch-predict</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-branch-predict</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbranch-predict" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) the probable-branch instructions, when static branch
prediction indicates a probable branch.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbase-addresses">
<tt class="descname">-mbase-addresses</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-base-addresses</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbase-addresses" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate (do not generate) code that uses <em>base addresses</em>.  Using a
base address automatically generates a request (handled by the assembler
and the linker) for a constant to be set up in a global register.  The
register is used for one or more base address requests within the range 0
to 255 from the value held in the register.  The generally leads to short
and fast code, but the number of different data items that can be
addressed is limited.  This means that a program that uses lots of static
data may require <em class="xref std std-option">-mno-base-addresses</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msingle-exit">
<tt class="descname">-msingle-exit</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-single-exit</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msingle-exit" title="Permalink to this definition">¶</a></dt>
<dd><p>Force (do not force) generated code to have a single exit point in each
function.</p>
</dd></dl>

</div>
<div class="section" id="mn10300-options">
<span id="id61"></span><h2>MN10300 Options<a class="headerlink" href="#mn10300-options" title="Permalink to this headline">¶</a></h2>
<p id="index-41">These <em class="xref std std-option">-m</em> options are defined for Matsushita MN10300 architectures:</p>
<dl class="option">
<dt id="cmdoption-mmult-bug">
<tt class="descname">-mmult-bug</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmult-bug" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code to avoid bugs in the multiply instructions for the MN10300
processors.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-mult-bug">
<tt class="descname">-mno-mult-bug</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-mult-bug" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate code to avoid bugs in the multiply instructions for the
MN10300 processors.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mam33">
<tt class="descname">-mam33</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mam33" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code using features specific to the AM33 processor.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-am33">
<tt class="descname">-mno-am33</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-am33" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate code using features specific to the AM33 processor.  This
is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mam33-2">
<tt class="descname">-mam33-2</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mam33-2" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code using features specific to the AM33/2.0 processor.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mam34">
<tt class="descname">-mam34</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mam34" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code using features specific to the AM34 processor.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune">
<tt class="descname">-mtune</tt><tt class="descclassname">=cpu-type</tt><a class="headerlink" href="#cmdoption-mtune" title="Permalink to this definition">¶</a></dt>
<dd><p>Use the timing characteristics of the indicated CPU type when
scheduling instructions.  This does not change the targeted processor
type.  The CPU type must be one of <tt class="samp docutils literal"><span class="pre">mn10300</span></tt>, <tt class="samp docutils literal"><span class="pre">am33</span></tt>,
<tt class="samp docutils literal"><span class="pre">am33-2</span></tt> or <tt class="samp docutils literal"><span class="pre">am34</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mreturn-pointer-on-d0">
<tt class="descname">-mreturn-pointer-on-d0</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mreturn-pointer-on-d0" title="Permalink to this definition">¶</a></dt>
<dd><p>When generating a function that returns a pointer, return the pointer
in both <tt class="docutils literal"><span class="pre">a0</span></tt> and <tt class="docutils literal"><span class="pre">d0</span></tt>.  Otherwise, the pointer is returned
only in <tt class="docutils literal"><span class="pre">a0</span></tt>, and attempts to call such functions without a prototype
result in errors.  Note that this option is on by default; use
<em class="xref std std-option">-mno-return-pointer-on-d0</em> to disable it.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-crt0">
<tt class="descname">-mno-crt0</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-crt0" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not link in the C run-time initialization object file.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrelax">
<tt class="descname">-mrelax</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrelax" title="Permalink to this definition">¶</a></dt>
<dd><p>Indicate to the linker that it should perform a relaxation optimization pass
to shorten branches, calls and absolute memory addresses.  This option only
has an effect when used on the command line for the final link step.</p>
<p>This option makes symbolic debugging impossible.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mliw">
<tt class="descname">-mliw</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mliw" title="Permalink to this definition">¶</a></dt>
<dd><p>Allow the compiler to generate <em>Long Instruction Word</em>
instructions if the target is the <tt class="samp docutils literal"><span class="pre">AM33</span></tt> or later.  This is the
default.  This option defines the preprocessor macro <tt class="docutils literal"><span class="pre">__LIW__</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mnoliw">
<tt class="descname">-mnoliw</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mnoliw" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not allow the compiler to generate <em>Long Instruction Word</em>
instructions.  This option defines the preprocessor macro
<tt class="docutils literal"><span class="pre">__NO_LIW__</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msetlb">
<tt class="descname">-msetlb</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msetlb" title="Permalink to this definition">¶</a></dt>
<dd><p>Allow the compiler to generate the <em>SETLB</em> and <em>Lcc</em>
instructions if the target is the <tt class="samp docutils literal"><span class="pre">AM33</span></tt> or later.  This is the
default.  This option defines the preprocessor macro <tt class="docutils literal"><span class="pre">__SETLB__</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mnosetlb">
<tt class="descname">-mnosetlb</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mnosetlb" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not allow the compiler to generate <em>SETLB</em> or <em>Lcc</em>
instructions.  This option defines the preprocessor macro
<tt class="docutils literal"><span class="pre">__NO_SETLB__</span></tt>.</p>
</dd></dl>

</div>
<div class="section" id="moxie-options">
<span id="id62"></span><h2>Moxie Options<a class="headerlink" href="#moxie-options" title="Permalink to this headline">¶</a></h2>
<span class="target" id="index-42"></span><dl class="option">
<dt id="cmdoption-meb">
<tt class="descname">-meb</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-meb" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate big-endian code.  This is the default for <tt class="samp docutils literal"><span class="pre">moxie-*-*</span></tt>
configurations.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mel">
<tt class="descname">-mel</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mel" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate little-endian code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmul">
<tt class="descname">-mmul</tt><tt class="descclassname">.x</tt><a class="headerlink" href="#cmdoption-mmul" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate mul.x and umul.x instructions.  This is the default for
<tt class="samp docutils literal"><span class="pre">moxiebox-*-*</span></tt> configurations.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-crt0">
<tt class="descname">-mno-crt0</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-crt0" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not link in the C run-time initialization object file.</p>
</dd></dl>

</div>
<div class="section" id="msp430-options">
<span id="id63"></span><h2>MSP430 Options<a class="headerlink" href="#msp430-options" title="Permalink to this headline">¶</a></h2>
<p id="index-43">These options are defined for the MSP430:</p>
<dl class="option">
<dt id="cmdoption-masm-hex">
<tt class="descname">-masm-hex</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-masm-hex" title="Permalink to this definition">¶</a></dt>
<dd><p>Force assembly output to always use hex constants.  Normally such
constants are signed decimals, but this option is available for
testsuite and/or aesthetic purposes.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmcu">
<tt class="descname">-mmcu</tt><tt class="descclassname">=</tt><a class="headerlink" href="#cmdoption-mmcu" title="Permalink to this definition">¶</a></dt>
<dd><p>Select the MCU to target.  This is used to create a C preprocessor
symbol based upon the MCU name, converted to upper case and pre- and
post-fixed with <tt class="samp docutils literal"><span class="pre">__</span></tt>.  This in turn is used by the
msp430.h header file to select an MCU-specific supplementary
header file.</p>
<p>The option also sets the ISA to use.  If the MCU name is one that is
known to only support the 430 ISA then that is selected, otherwise the
430X ISA is selected.  A generic MCU name of <tt class="samp docutils literal"><span class="pre">msp430</span></tt> can also be
used to select the 430 ISA.  Similarly the generic <tt class="samp docutils literal"><span class="pre">msp430x</span></tt> MCU
name selects the 430X ISA.</p>
<p>In addition an MCU-specific linker script is added to the linker
command line.  The script&#8217;s name is the name of the MCU with
.ld appended.  Thus specifying <em class="xref std std-option">-mmcu=xxx</em> on the <strong class="command">gcc</strong>
command line defines the C preprocessor symbol <tt class="docutils literal"><span class="pre">__XXX__</span></tt> and
cause the linker to search for a script called xxx.ld.</p>
<p>This option is also passed on to the assembler.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies the ISA to use.  Accepted values are <tt class="samp docutils literal"><span class="pre">msp430</span></tt>,
<tt class="samp docutils literal"><span class="pre">msp430x</span></tt> and <tt class="samp docutils literal"><span class="pre">msp430xv2</span></tt>.  This option is deprecated.  The
<em class="xref std std-option">-mmcu=</em> option should be used to select the ISA.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msim">
<tt class="descname">-msim</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msim" title="Permalink to this definition">¶</a></dt>
<dd><p>Link to the simulator runtime libraries and linker script.  Overrides
any scripts that would be selected by the <em class="xref std std-option">-mmcu=</em> option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlarge">
<tt class="descname">-mlarge</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlarge" title="Permalink to this definition">¶</a></dt>
<dd><p>Use large-model addressing (20-bit pointers, 32-bit <tt class="docutils literal"><span class="pre">size_t</span></tt>).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msmall">
<tt class="descname">-msmall</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msmall" title="Permalink to this definition">¶</a></dt>
<dd><p>Use small-model addressing (16-bit pointers, 16-bit <tt class="docutils literal"><span class="pre">size_t</span></tt>).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrelax">
<tt class="descname">-mrelax</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrelax" title="Permalink to this definition">¶</a></dt>
<dd><p>This option is passed to the assembler and linker, and allows the
linker to perform certain optimizations that cannot be done until
the final link.</p>
</dd></dl>

<dl class="option">
<dt>
<tt class="descname">mhwmult=</tt></dt>
<dd><p>Describes the type of hardware multiply supported by the target.
Accepted values are <tt class="samp docutils literal"><span class="pre">none</span></tt> for no hardware multiply, <tt class="samp docutils literal"><span class="pre">16bit</span></tt>
for the original 16-bit-only multiply supported by early MCUs.
<tt class="samp docutils literal"><span class="pre">32bit</span></tt> for the 16/32-bit multiply supported by later MCUs and
<tt class="samp docutils literal"><span class="pre">f5series</span></tt> for the 16/32-bit multiply supported by F5-series MCUs.
A value of <tt class="samp docutils literal"><span class="pre">auto</span></tt> can also be given.  This tells GCC to deduce
the hardware multiply support based upon the MCU name provided by the
<a class="reference internal" href="#cmdoption-mmcu"><em class="xref std std-option">-mmcu</em></a> option.  If no <a class="reference internal" href="#cmdoption-mmcu"><em class="xref std std-option">-mmcu</em></a> option is specified then
<tt class="samp docutils literal"><span class="pre">32bit</span></tt> hardware multiply support is assumed.  <tt class="samp docutils literal"><span class="pre">auto</span></tt> is the
default setting.</p>
<p>Hardware multiplies are normally performed by calling a library
routine.  This saves space in the generated code.  When compiling at
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-O3"><em class="xref std std-option">-O3</em></a> or higher however the hardware multiplier is invoked
inline.  This makes for bigger, but faster code.</p>
<p>The hardware multiply routines disable interrupts whilst running and
restore the previous interrupt state when they finish.  This makes
them safe to use inside interrupt handlers as well as in normal code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-minrt">
<tt class="descname">-minrt</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-minrt" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the use of a minimum runtime environment - no static
initializers or constructors.  This is intended for memory-constrained
devices.  The compiler includes special symbols in some objects
that tell the linker and runtime which code fragments are required.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcode-region">
<tt class="descname">-mcode-region</tt><tt class="descclassname">=</tt><a class="headerlink" href="#cmdoption-mcode-region" title="Permalink to this definition">¶</a></dt>
<dd><p>These options tell the compiler where to place functions and data that
do not have one of the <tt class="docutils literal"><span class="pre">lower</span></tt>, <tt class="docutils literal"><span class="pre">upper</span></tt>, <tt class="docutils literal"><span class="pre">either</span></tt> or
<tt class="docutils literal"><span class="pre">section</span></tt> attributes.  Possible values are <tt class="docutils literal"><span class="pre">lower</span></tt>,
<tt class="docutils literal"><span class="pre">upper</span></tt>, <tt class="docutils literal"><span class="pre">either</span></tt> or <tt class="docutils literal"><span class="pre">any</span></tt>.  The first three behave
like the corresponding attribute.  The fourth possible value -
<tt class="docutils literal"><span class="pre">any</span></tt> - is the default.  It leaves placement entirely up to the
linker script and how it assigns the standard sections (.text, .data
etc) to the memory regions.</p>
</dd></dl>

</div>
<div class="section" id="nds32-options">
<span id="id64"></span><h2>NDS32 Options<a class="headerlink" href="#nds32-options" title="Permalink to this headline">¶</a></h2>
<p id="index-44">These options are defined for NDS32 implementations:</p>
<dl class="option">
<dt id="cmdoption-mbig-endian">
<tt class="descname">-mbig-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbig-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code in big-endian mode.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlittle-endian">
<tt class="descname">-mlittle-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlittle-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code in little-endian mode.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mreduced-regs">
<tt class="descname">-mreduced-regs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mreduced-regs" title="Permalink to this definition">¶</a></dt>
<dd><p>Use reduced-set registers for register allocation.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfull-regs">
<tt class="descname">-mfull-regs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfull-regs" title="Permalink to this definition">¶</a></dt>
<dd><p>Use full-set registers for register allocation.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcmov">
<tt class="descname">-mcmov</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcmov" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate conditional move instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-cmov">
<tt class="descname">-mno-cmov</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-cmov" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate conditional move instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mperf-ext">
<tt class="descname">-mperf-ext</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mperf-ext" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate performance extension instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-perf-ext">
<tt class="descname">-mno-perf-ext</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-perf-ext" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate performance extension instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mv3push">
<tt class="descname">-mv3push</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mv3push" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate v3 push25/pop25 instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-v3push">
<tt class="descname">-mno-v3push</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-v3push" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate v3 push25/pop25 instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m16-bit">
<tt class="descname">-m16-bit</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m16-bit" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate 16-bit instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-16-bit">
<tt class="descname">-mno-16-bit</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-16-bit" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate 16-bit instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-misr-vector-size">
<tt class="descname">-misr-vector-size</tt><tt class="descclassname">=num</tt><a class="headerlink" href="#cmdoption-misr-vector-size" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify the size of each interrupt vector, which must be 4 or 16.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcache-block-size">
<tt class="descname">-mcache-block-size</tt><tt class="descclassname">=num</tt><a class="headerlink" href="#cmdoption-mcache-block-size" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify the size of each cache block,
which must be a power of 2 between 4 and 512.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-march">
<tt class="descname">-march</tt><tt class="descclassname">=arch</tt><a class="headerlink" href="#cmdoption-march" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify the name of the target architecture.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcmodel">
<tt class="descname">-mcmodel</tt><tt class="descclassname">=code-model</tt><a class="headerlink" href="#cmdoption-mcmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the code model to one of</p>
<dl class="docutils">
<dt>small</dt>
<dd>All the data and read-only data segments must be within 512KB addressing space.
The text segment must be within 16MB addressing space.</dd>
<dt>medium</dt>
<dd>The data segment must be within 512KB while the read-only data segment can be
within 4GB addressing space.  The text segment should be still within 16MB
addressing space.</dd>
<dt>large</dt>
<dd>All the text and data segments can be within 4GB addressing space.</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mctor-dtor">
<tt class="descname">-mctor-dtor</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mctor-dtor" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable constructor/destructor feature.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrelax">
<tt class="descname">-mrelax</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrelax" title="Permalink to this definition">¶</a></dt>
<dd><p>Guide linker to relax instructions.</p>
</dd></dl>

</div>
<div class="section" id="nios-ii-options">
<span id="id65"></span><h2>Nios II Options<a class="headerlink" href="#nios-ii-options" title="Permalink to this headline">¶</a></h2>
<span class="target" id="index-45"></span><p id="index-46">These are the options defined for the Altera Nios II processor.</p>
<dl class="option">
<dt id="cmdoption-G">
<tt class="descname">-G</tt><tt class="descclassname"> num</tt><tt class="descclassname">, </tt><tt class="descname">-G</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-G" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-47">Put global and static objects less than or equal to <tt class="docutils literal"><span class="pre">num</span></tt> bytes
into the small data or BSS sections instead of the normal data or BSS
sections.  The default value of <tt class="docutils literal"><span class="pre">num</span></tt> is 8.</p>
</dd></dl>

<p><tt class="samp docutils literal"><span class="pre">-mgpopt=</span><em><span class="pre">option</span></em></tt>
.. option:: -mgpopt, -mno-gpopt</p>
<blockquote>
<div><p>Generate (do not generate) GP-relative accesses.  The following
<tt class="docutils literal"><span class="pre">option</span></tt> names are recognized:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">none</span></tt></dt>
<dd>Do not generate GP-relative accesses.</dd>
<dt><tt class="samp docutils literal"><span class="pre">local</span></tt></dt>
<dd>Generate GP-relative accesses for small data objects that are not
external or weak.  Also use GP-relative addressing for objects that
have been explicitly placed in a small data section via a <tt class="docutils literal"><span class="pre">section</span></tt>
attribute.</dd>
<dt><tt class="samp docutils literal"><span class="pre">global</span></tt></dt>
<dd>As for <tt class="samp docutils literal"><span class="pre">local</span></tt>, but also generate GP-relative accesses for
small data objects that are external or weak.  If you use this option,
you must ensure that all parts of your program (including libraries) are
compiled with the same <a class="reference internal" href="#cmdoption-G"><em class="xref std std-option">-G</em></a> setting.</dd>
<dt><tt class="samp docutils literal"><span class="pre">data</span></tt></dt>
<dd>Generate GP-relative accesses for all data objects in the program.  If you
use this option, the entire data and BSS segments
of your program must fit in 64K of memory and you must use an appropriate
linker script to allocate them within the addressible range of the
global pointer.</dd>
<dt><tt class="samp docutils literal"><span class="pre">all</span></tt></dt>
<dd><p class="first">Generate GP-relative addresses for function pointers as well as data
pointers.  If you use this option, the entire text, data, and BSS segments
of your program must fit in 64K of memory and you must use an appropriate
linker script to allocate them within the addressible range of the
global pointer.</p>
<p class="last"><a class="reference internal" href="#cmdoption-mgpopt"><em class="xref std std-option">-mgpopt</em></a> is equivalent to <em class="xref std std-option">-mgpopt=local</em>, and</p>
</dd>
</dl>
<p><em class="xref std std-option">-mno-gpopt</em> is equivalent to <em class="xref std std-option">-mgpopt=none</em>.</p>
<p>The default is <a class="reference internal" href="#cmdoption-mgpopt"><em class="xref std std-option">-mgpopt</em></a> except when <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fpic"><em class="xref std std-option">-fpic</em></a> or
<a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a> is specified to generate position-independent code.
Note that the Nios II ABI does not permit GP-relative accesses from
shared libraries.</p>
<p>You may need to specify <em class="xref std std-option">-mno-gpopt</em> explicitly when building
programs that include large amounts of small data, including large
GOT data sections.  In this case, the 16-bit offset for GP-relative
addressing may not be large enough to allow access to the entire
small data section.</p>
</div></blockquote>
<dl class="option">
<dt id="cmdoption-mel">
<tt class="descname">-mel</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-meb</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mel" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate little-endian (default) or big-endian (experimental) code,
respectively.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbypass-cache">
<tt class="descname">-mbypass-cache</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-bypass-cache</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbypass-cache" title="Permalink to this definition">¶</a></dt>
<dd><p>Force all load and store instructions to always bypass cache by
using I/O variants of the instructions. The default is not to
bypass the cache.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-cache-volatile">
<tt class="descname">-mno-cache-volatile</tt><tt class="descclassname"> </tt><tt class="descclassname">, </tt><tt class="descname">-mcache-volatile</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-cache-volatile</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-cache-volatile" title="Permalink to this definition">¶</a></dt>
<dd><p>Volatile memory access bypass the cache using the I/O variants of
the load and store instructions. The default is not to bypass the cache.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-fast-sw-div">
<tt class="descname">-mno-fast-sw-div</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mfast-sw-div</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-fast-sw-div" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not use table-based fast divide for small numbers. The default
is to use the fast divide at <a class="reference internal" href="options-that-control-optimization.html#cmdoption-O3"><em class="xref std std-option">-O3</em></a> and above.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-hw-mul">
<tt class="descname">-mno-hw-mul</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mhw-mul</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-hw-mulx</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mhw-mulx</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-hw-div</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mhw-div</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-hw-mul" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable or disable emitting <tt class="docutils literal"><span class="pre">mul</span></tt>, <tt class="docutils literal"><span class="pre">mulx</span></tt> and <tt class="docutils literal"><span class="pre">div</span></tt> family of
instructions by the compiler. The default is to emit <tt class="docutils literal"><span class="pre">mul</span></tt>
and not emit <tt class="docutils literal"><span class="pre">div</span></tt> and <tt class="docutils literal"><span class="pre">mulx</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcustom-insn">
<tt class="descname">-mcustom-insn</tt><tt class="descclassname">=N</tt><a class="headerlink" href="#cmdoption-mcustom-insn" title="Permalink to this definition">¶</a></dt>
<dd><span class="target" id="index-48"></span><p id="index-49">Each <em class="xref std std-option">-mcustom-``insn``=``N``</em> option enables use of a
custom instruction with encoding <tt class="docutils literal"><span class="pre">N</span></tt> when generating code that uses
<tt class="docutils literal"><span class="pre">insn</span></tt>.  For example, <em class="xref std std-option">-mcustom-fadds=253</em> generates custom
instruction 253 for single-precision floating-point add operations instead
of the default behavior of using a library call.</p>
<p>The following values of <tt class="docutils literal"><span class="pre">insn</span></tt> are supported.  Except as otherwise
noted, floating-point operations are expected to be implemented with
normal IEEE 754 semantics and correspond directly to the C operators or the
equivalent GCC built-in functions (see <a class="reference internal" href="other-built-in-functions-provided-by-gcc.html#other-builtins"><em>Other Built-in Functions Provided by GCC</em></a>).</p>
<p>Single-precision floating point:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><em><span class="pre">fadds</span></em><span class="pre">,</span> <em><span class="pre">fsubs</span></em><span class="pre">,</span> <em><span class="pre">fdivs</span></em><span class="pre">,</span> <em><span class="pre">fmuls</span></em></tt></dt>
<dd>Binary arithmetic operations.</dd>
<dt>fnegs</dt>
<dd>Unary negation.</dd>
<dt>fabss</dt>
<dd>Unary absolute value.</dd>
<dt><tt class="samp docutils literal"><em><span class="pre">fcmpeqs</span></em><span class="pre">,</span> <em><span class="pre">fcmpges</span></em><span class="pre">,</span> <em><span class="pre">fcmpgts</span></em><span class="pre">,</span> <em><span class="pre">fcmples</span></em><span class="pre">,</span> <em><span class="pre">fcmplts</span></em><span class="pre">,</span> <em><span class="pre">fcmpnes</span></em></tt></dt>
<dd>Comparison operations.</dd>
<dt><tt class="samp docutils literal"><em><span class="pre">fmins</span></em><span class="pre">,</span> <em><span class="pre">fmaxs</span></em></tt></dt>
<dd>Floating-point minimum and maximum.  These instructions are only
generated if <a class="reference internal" href="options-that-control-optimization.html#cmdoption-ffinite-math-only"><em class="xref std std-option">-ffinite-math-only</em></a> is specified.</dd>
<dt>fsqrts</dt>
<dd>Unary square root operation.</dd>
<dt><tt class="samp docutils literal"><em><span class="pre">fcoss</span></em><span class="pre">,</span> <em><span class="pre">fsins</span></em><span class="pre">,</span> <em><span class="pre">ftans</span></em><span class="pre">,</span> <em><span class="pre">fatans</span></em><span class="pre">,</span> <em><span class="pre">fexps</span></em><span class="pre">,</span> <em><span class="pre">flogs</span></em></tt></dt>
<dd><p class="first">Floating-point trigonometric and exponential functions.  These instructions
are only generated if <a class="reference internal" href="options-that-control-optimization.html#cmdoption-funsafe-math-optimizations"><em class="xref std std-option">-funsafe-math-optimizations</em></a> is also specified.</p>
<p class="last">Double-precision floating point:</p>
</dd>
<dt><tt class="samp docutils literal"><em><span class="pre">faddd</span></em><span class="pre">,</span> <em><span class="pre">fsubd</span></em><span class="pre">,</span> <em><span class="pre">fdivd</span></em><span class="pre">,</span> <em><span class="pre">fmuld</span></em></tt></dt>
<dd>Binary arithmetic operations.</dd>
<dt>fnegd</dt>
<dd>Unary negation.</dd>
<dt>fabsd</dt>
<dd>Unary absolute value.</dd>
<dt><tt class="samp docutils literal"><em><span class="pre">fcmpeqd</span></em><span class="pre">,</span> <em><span class="pre">fcmpged</span></em><span class="pre">,</span> <em><span class="pre">fcmpgtd</span></em><span class="pre">,</span> <em><span class="pre">fcmpled</span></em><span class="pre">,</span> <em><span class="pre">fcmpltd</span></em><span class="pre">,</span> <em><span class="pre">fcmpned</span></em></tt></dt>
<dd>Comparison operations.</dd>
<dt><tt class="samp docutils literal"><em><span class="pre">fmind</span></em><span class="pre">,</span> <em><span class="pre">fmaxd</span></em></tt></dt>
<dd>Double-precision minimum and maximum.  These instructions are only
generated if <a class="reference internal" href="options-that-control-optimization.html#cmdoption-ffinite-math-only"><em class="xref std std-option">-ffinite-math-only</em></a> is specified.</dd>
<dt>fsqrtd</dt>
<dd>Unary square root operation.</dd>
<dt><tt class="samp docutils literal"><em><span class="pre">fcosd</span></em><span class="pre">,</span> <em><span class="pre">fsind</span></em><span class="pre">,</span> <em><span class="pre">ftand</span></em><span class="pre">,</span> <em><span class="pre">fatand</span></em><span class="pre">,</span> <em><span class="pre">fexpd</span></em><span class="pre">,</span> <em><span class="pre">flogd</span></em></tt></dt>
<dd><p class="first">Double-precision trigonometric and exponential functions.  These instructions
are only generated if <a class="reference internal" href="options-that-control-optimization.html#cmdoption-funsafe-math-optimizations"><em class="xref std std-option">-funsafe-math-optimizations</em></a> is also specified.</p>
<p class="last">Conversions:</p>
</dd>
<dt>fextsd</dt>
<dd>Conversion from single precision to double precision.</dd>
<dt>ftruncds</dt>
<dd>Conversion from double precision to single precision.</dd>
<dt><tt class="samp docutils literal"><em><span class="pre">fixsi</span></em><span class="pre">,</span> <em><span class="pre">fixsu</span></em><span class="pre">,</span> <em><span class="pre">fixdi</span></em><span class="pre">,</span> <em><span class="pre">fixdu</span></em></tt></dt>
<dd>Conversion from floating point to signed or unsigned integer types, with
truncation towards zero.</dd>
<dt>round</dt>
<dd>Conversion from single-precision floating point to signed integer,
rounding to the nearest integer and ties away from zero.
This corresponds to the <tt class="docutils literal"><span class="pre">__builtin_lroundf</span></tt> function when
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-fno-math-errno"><em class="xref std std-option">-fno-math-errno</em></a> is used.</dd>
<dt><tt class="samp docutils literal"><em><span class="pre">floatis</span></em><span class="pre">,</span> <em><span class="pre">floatus</span></em><span class="pre">,</span> <em><span class="pre">floatid</span></em><span class="pre">,</span> <em><span class="pre">floatud</span></em></tt></dt>
<dd><p class="first">Conversion from signed or unsigned integer types to floating-point types.</p>
<p class="last">In addition, all of the following transfer instructions for internal</p>
</dd>
</dl>
<p>registers X and Y must be provided to use any of the double-precision
floating-point instructions.  Custom instructions taking two
double-precision source operands expect the first operand in the
64-bit register X.  The other operand (or only operand of a unary
operation) is given to the custom arithmetic instruction with the
least significant half in source register <tt class="docutils literal"><span class="pre">src1</span></tt> and the most
significant half in <tt class="docutils literal"><span class="pre">src2</span></tt>.  A custom instruction that returns a
double-precision result returns the most significant 32 bits in the
destination register and the other half in 32-bit register Y.
GCC automatically generates the necessary code sequences to write
register X and/or read register Y when double-precision floating-point
instructions are used.</p>
<dl class="docutils">
<dt>fwrx</dt>
<dd>Write <tt class="docutils literal"><span class="pre">src1</span></tt> into the least significant half of X and <tt class="docutils literal"><span class="pre">src2</span></tt> into
the most significant half of X.</dd>
<dt>fwry</dt>
<dd>Write <tt class="docutils literal"><span class="pre">src1</span></tt> into Y.</dd>
<dt><tt class="samp docutils literal"><em><span class="pre">frdxhi</span></em><span class="pre">,</span> <em><span class="pre">frdxlo</span></em></tt></dt>
<dd>Read the most or least (respectively) significant half of X and store it in
<tt class="docutils literal"><span class="pre">dest</span></tt>.</dd>
<dt>frdy</dt>
<dd><p class="first">Read the value of Y and store it into <tt class="docutils literal"><span class="pre">dest</span></tt>.</p>
<p class="last">Note that you can gain more local control over generation of Nios II custom</p>
</dd>
</dl>
<p>instructions by using the <tt class="docutils literal"><span class="pre">target(&quot;custom-``insn``=``N</span></tt>&#8221;)``
and <tt class="docutils literal"><span class="pre">target(&quot;no-custom-``insn</span></tt>&#8221;)`` function attributes
(see <a class="reference internal" href="declaring-attributes-of-functions.html#function-attributes"><em>Declaring Attributes of Functions</em></a>)
or pragmas (see <a class="reference internal" href="pragmas-accepted-by-gcc.html#function-specific-option-pragmas"><em>Function Specific Option Pragmas</em></a>).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcustom-fpu-cfg">
<tt class="descname">-mcustom-fpu-cfg</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mcustom-fpu-cfg" title="Permalink to this definition">¶</a></dt>
<dd><p>This option enables a predefined, named set of custom instruction encodings
(see <em class="xref std std-option">-mcustom-``insn``</em> above).
Currently, the following sets are defined:</p>
<p><em class="xref std std-option">-mcustom-fpu-cfg=60-1</em> is equivalent to:</p>
<p><em class="xref std std-option">-mcustom-fmuls=252</em>
<em class="xref std std-option">-mcustom-fadds=253</em>
<em class="xref std std-option">-mcustom-fsubs=254</em>
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-fsingle-precision-constant"><em class="xref std std-option">-fsingle-precision-constant</em></a>
<em class="xref std std-option">-mcustom-fpu-cfg=60-2</em> is equivalent to:</p>
<p><em class="xref std std-option">-mcustom-fmuls=252</em>
<em class="xref std std-option">-mcustom-fadds=253</em>
<em class="xref std std-option">-mcustom-fsubs=254</em>
<em class="xref std std-option">-mcustom-fdivs=255</em>
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-fsingle-precision-constant"><em class="xref std std-option">-fsingle-precision-constant</em></a>
<em class="xref std std-option">-mcustom-fpu-cfg=72-3</em> is equivalent to:</p>
<p><em class="xref std std-option">-mcustom-floatus=243</em>
<em class="xref std std-option">-mcustom-fixsi=244</em>
<em class="xref std std-option">-mcustom-floatis=245</em>
<em class="xref std std-option">-mcustom-fcmpgts=246</em>
<em class="xref std std-option">-mcustom-fcmples=249</em>
<em class="xref std std-option">-mcustom-fcmpeqs=250</em>
<em class="xref std std-option">-mcustom-fcmpnes=251</em>
<em class="xref std std-option">-mcustom-fmuls=252</em>
<em class="xref std std-option">-mcustom-fadds=253</em>
<em class="xref std std-option">-mcustom-fsubs=254</em>
<em class="xref std std-option">-mcustom-fdivs=255</em>
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-fsingle-precision-constant"><em class="xref std std-option">-fsingle-precision-constant</em></a>
Custom instruction assignments given by individual
<em class="xref std std-option">-mcustom-``insn``=</em> options override those given by
<em class="xref std std-option">-mcustom-fpu-cfg=</em>, regardless of the
order of the options on the command line.</p>
<p>Note that you can gain more local control over selection of a FPU
configuration by using the <tt class="docutils literal"><span class="pre">target(&quot;custom-fpu-cfg=``name</span></tt>&#8221;)``
function attribute (see <a class="reference internal" href="declaring-attributes-of-functions.html#function-attributes"><em>Declaring Attributes of Functions</em></a>)
or pragma (see <a class="reference internal" href="pragmas-accepted-by-gcc.html#function-specific-option-pragmas"><em>Function Specific Option Pragmas</em></a>).</p>
</dd></dl>

<p>These additional <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are available for the Altera Nios II
ELF (bare-metal) target:</p>
<dl class="option">
<dt id="cmdoption-mhal">
<tt class="descname">-mhal</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mhal" title="Permalink to this definition">¶</a></dt>
<dd><p>Link with HAL BSP.  This suppresses linking with the GCC-provided C runtime
startup and termination code, and is typically used in conjunction with
<em class="xref std std-option">-msys-crt0=</em> to specify the location of the alternate startup code
provided by the HAL BSP.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msmallc">
<tt class="descname">-msmallc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msmallc" title="Permalink to this definition">¶</a></dt>
<dd><p>Link with a limited version of the C library, <em class="xref std std-option">-lsmallc</em>, rather than
Newlib.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msys-crt0">
<tt class="descname">-msys-crt0</tt><tt class="descclassname">=startfile</tt><a class="headerlink" href="#cmdoption-msys-crt0" title="Permalink to this definition">¶</a></dt>
<dd><p><tt class="docutils literal"><span class="pre">startfile</span></tt> is the file name of the startfile (crt0) to use
when linking.  This option is only useful in conjunction with <a class="reference internal" href="#cmdoption-mhal"><em class="xref std std-option">-mhal</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msys-lib">
<tt class="descname">-msys-lib</tt><tt class="descclassname">=systemlib</tt><a class="headerlink" href="#cmdoption-msys-lib" title="Permalink to this definition">¶</a></dt>
<dd><p><tt class="docutils literal"><span class="pre">systemlib</span></tt> is the library name of the library that provides
low-level system calls required by the C library,
e.g. <tt class="docutils literal"><span class="pre">read</span></tt> and <tt class="docutils literal"><span class="pre">write</span></tt>.
This option is typically used to link with a library provided by a HAL BSP.</p>
</dd></dl>

</div>
<div class="section" id="nvidia-ptx-options">
<span id="id66"></span><h2>Nvidia PTX Options<a class="headerlink" href="#nvidia-ptx-options" title="Permalink to this headline">¶</a></h2>
<span class="target" id="index-50"></span><p id="index-51">These options are defined for Nvidia PTX:</p>
<dl class="option">
<dt id="cmdoption-m32">
<tt class="descname">-m32</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m32" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for 32-bit or 64-bit ABI.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmainkernel">
<tt class="descname">-mmainkernel</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmainkernel" title="Permalink to this definition">¶</a></dt>
<dd><p>Link in code for a __main kernel.  This is for stand-alone instead of
offloading execution.</p>
</dd></dl>

</div>
<div class="section" id="pdp-11-options">
<span id="id67"></span><h2>PDP-11 Options<a class="headerlink" href="#pdp-11-options" title="Permalink to this headline">¶</a></h2>
<p id="index-52">These options are defined for the PDP-11:</p>
<dl class="option">
<dt id="cmdoption-mfpu">
<tt class="descname">-mfpu</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Use hardware FPP floating point.  This is the default.  (FIS floating
point on the PDP-11/40 is not supported.)</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msoft-float">
<tt class="descname">-msoft-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msoft-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not use hardware floating point.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mac0">
<tt class="descname">-mac0</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mac0" title="Permalink to this definition">¶</a></dt>
<dd><p>Return floating-point results in ac0 (fr0 in Unix assembler syntax).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-ac0">
<tt class="descname">-mno-ac0</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-ac0" title="Permalink to this definition">¶</a></dt>
<dd><p>Return floating-point results in memory.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m40">
<tt class="descname">-m40</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m40" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a PDP-11/40.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m45">
<tt class="descname">-m45</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m45" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a PDP-11/45.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m10">
<tt class="descname">-m10</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m10" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a PDP-11/10.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbcopy-builtin">
<tt class="descname">-mbcopy-builtin</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbcopy-builtin" title="Permalink to this definition">¶</a></dt>
<dd><p>Use inline <tt class="docutils literal"><span class="pre">movmemhi</span></tt> patterns for copying memory.  This is the
default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbcopy">
<tt class="descname">-mbcopy</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbcopy" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not use inline <tt class="docutils literal"><span class="pre">movmemhi</span></tt> patterns for copying memory.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mint16">
<tt class="descname">-mint16</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-int32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mint16" title="Permalink to this definition">¶</a></dt>
<dd><p>Use 16-bit <tt class="docutils literal"><span class="pre">int</span></tt>.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mint32">
<tt class="descname">-mint32</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-int16</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mint32" title="Permalink to this definition">¶</a></dt>
<dd><p>Use 32-bit <tt class="docutils literal"><span class="pre">int</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfloat64">
<tt class="descname">-mfloat64</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-float32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfloat64" title="Permalink to this definition">¶</a></dt>
<dd><p>Use 64-bit <tt class="docutils literal"><span class="pre">float</span></tt>.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfloat32">
<tt class="descname">-mfloat32</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-float64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfloat32" title="Permalink to this definition">¶</a></dt>
<dd><p>Use 32-bit <tt class="docutils literal"><span class="pre">float</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mabshi">
<tt class="descname">-mabshi</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mabshi" title="Permalink to this definition">¶</a></dt>
<dd><p>Use <tt class="docutils literal"><span class="pre">abshi2</span></tt> pattern.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-abshi">
<tt class="descname">-mno-abshi</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-abshi" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not use <tt class="docutils literal"><span class="pre">abshi2</span></tt> pattern.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbranch-expensive">
<tt class="descname">-mbranch-expensive</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbranch-expensive" title="Permalink to this definition">¶</a></dt>
<dd><p>Pretend that branches are expensive.  This is for experimenting with
code generation only.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbranch-cheap">
<tt class="descname">-mbranch-cheap</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbranch-cheap" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not pretend that branches are expensive.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-munix-asm">
<tt class="descname">-munix-asm</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-munix-asm" title="Permalink to this definition">¶</a></dt>
<dd><p>Use Unix assembler syntax.  This is the default when configured for
<tt class="samp docutils literal"><span class="pre">pdp11-*-bsd</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdec-asm">
<tt class="descname">-mdec-asm</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdec-asm" title="Permalink to this definition">¶</a></dt>
<dd><p>Use DEC assembler syntax.  This is the default when configured for any
PDP-11 target other than <tt class="samp docutils literal"><span class="pre">pdp11-*-bsd</span></tt>.</p>
</dd></dl>

</div>
<div class="section" id="picochip-options">
<span id="id68"></span><h2>picoChip Options<a class="headerlink" href="#picochip-options" title="Permalink to this headline">¶</a></h2>
<p id="index-53">These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are defined for picoChip implementations:</p>
<dl class="option">
<dt id="cmdoption-mae">
<tt class="descname">-mae</tt><tt class="descclassname">=ae_type</tt><a class="headerlink" href="#cmdoption-mae" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the instruction set, register set, and instruction scheduling
parameters for array element type <tt class="docutils literal"><span class="pre">ae_type</span></tt>.  Supported values
for <tt class="docutils literal"><span class="pre">ae_type</span></tt> are <tt class="samp docutils literal"><span class="pre">ANY</span></tt>, <tt class="samp docutils literal"><span class="pre">MUL</span></tt>, and <tt class="samp docutils literal"><span class="pre">MAC</span></tt>.</p>
<p><em class="xref std std-option">-mae=ANY</em> selects a completely generic AE type.  Code
generated with this option runs on any of the other AE types.  The
code is not as efficient as it would be if compiled for a specific
AE type, and some types of operation (e.g., multiplication) do not
work properly on all types of AE.</p>
<p><em class="xref std std-option">-mae=MUL</em> selects a MUL AE type.  This is the most useful AE type
for compiled code, and is the default.</p>
<p><em class="xref std std-option">-mae=MAC</em> selects a DSP-style MAC AE.  Code compiled with this
option may suffer from poor performance of byte (char) manipulation,
since the DSP AE does not provide hardware support for byte load/stores.</p>
</dd></dl>

<dl class="docutils">
<dt><tt class="docutils literal"><span class="pre">-msymbol-as-address</span></tt></dt>
<dd>Enable the compiler to directly use a symbol name as an address in a
load/store instruction, without first loading it into a
register.  Typically, the use of this option generates larger
programs, which run faster than when the option isn&#8217;t used.  However, the
results vary from program to program, so it is left as a user option,
rather than being permanently enabled.</dd>
<dt><tt class="docutils literal"><span class="pre">-mno-inefficient-warnings</span></tt></dt>
<dd>Disables warnings about the generation of inefficient code.  These
warnings can be generated, for example, when compiling code that
performs byte-level memory operations on the MAC AE type.  The MAC AE has
no hardware support for byte-level memory operations, so all byte
load/stores must be synthesized from word load/store operations.  This is
inefficient and a warning is generated to indicate
that you should rewrite the code to avoid byte operations, or to target
an AE type that has the necessary hardware support.  This option disables
these warnings.</dd>
</dl>
</div>
<div class="section" id="powerpc-options">
<span id="id69"></span><h2>PowerPC Options<a class="headerlink" href="#powerpc-options" title="Permalink to this headline">¶</a></h2>
<p id="index-54">These are listed under See <a class="reference internal" href="#rs-6000-and-powerpc-options"><em>IBM RS/6000 and PowerPC Options</em></a>.</p>
</div>
<div class="section" id="rl78-options">
<span id="id70"></span><h2>RL78 Options<a class="headerlink" href="#rl78-options" title="Permalink to this headline">¶</a></h2>
<span class="target" id="index-55"></span><dl class="option">
<dt id="cmdoption-msim">
<tt class="descname">-msim</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msim" title="Permalink to this definition">¶</a></dt>
<dd><p>Links in additional target libraries to support operation within a
simulator.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmul">
<tt class="descname">-mmul</tt><tt class="descclassname">=none</tt><a class="headerlink" href="#cmdoption-mmul" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies the type of hardware multiplication and division support to
be used.  The simplest is <tt class="docutils literal"><span class="pre">none</span></tt>, which uses software for both
multiplication and division.  This is the default.  The <tt class="docutils literal"><span class="pre">g13</span></tt>
value is for the hardware multiply/divide peripheral found on the
RL78/G13 (S2 core) targets.  The <tt class="docutils literal"><span class="pre">g14</span></tt> value selects the use of
the multiplication and division instructions supported by the RL78/G14
(S3 core) parts.  The value <tt class="docutils literal"><span class="pre">rl78</span></tt> is an alias for <tt class="docutils literal"><span class="pre">g14</span></tt> and
the value <tt class="docutils literal"><span class="pre">mg10</span></tt> is an alias for <tt class="docutils literal"><span class="pre">none</span></tt>.</p>
<p>In addition a C preprocessor macro is defined, based upon the setting
of this option.  Possible values are: <tt class="docutils literal"><span class="pre">__RL78_MUL_NONE__</span></tt>,
<tt class="docutils literal"><span class="pre">__RL78_MUL_G13__</span></tt> or <tt class="docutils literal"><span class="pre">__RL78_MUL_G14__</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=g10</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies the RL78 core to target.  The default is the G14 core, also
known as an S3 core or just RL78.  The G13 or S2 core does not have
multiply or divide instructions, instead it uses a hardware peripheral
for these operations.  The G10 or S1 core does not have register
banks, so it uses a different calling convention.</p>
<p>If this option is set it also selects the type of hardware multiply
support to use, unless this is overridden by an explicit
<em class="xref std std-option">-mmul=none</em> option on the command line.  Thus specifying
<em class="xref std std-option">-mcpu=g13</em> enables the use of the G13 hardware multiply
peripheral and specifying <em class="xref std std-option">-mcpu=g10</em> disables the use of
hardware multipications altogether.</p>
<p>Note, although the RL78/G14 core is the default target, specifying
<em class="xref std std-option">-mcpu=g14</em> or <em class="xref std std-option">-mcpu=rl78</em> on the command line does
change the behaviour of the toolchain since it also enables G14
hardware multiply support.  If these options are not specified on the
command line then software multiplication routines will be used even
though the code targets the RL78 core.  This is for backwards
compatibility with older toolchains which did not have hardware
multiply and divide support.</p>
<p>In addition a C preprocessor macro is defined, based upon the setting
of this option.  Possible values are: <tt class="docutils literal"><span class="pre">__RL78_G10__</span></tt>,
<tt class="docutils literal"><span class="pre">__RL78_G13__</span></tt> or <tt class="docutils literal"><span class="pre">__RL78_G14__</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mg10">
<tt class="descname">-mg10</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mg13</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mg14</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mrl78</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mg10" title="Permalink to this definition">¶</a></dt>
<dd><p>These are aliases for the corresponding <em class="xref std std-option">-mcpu=</em> option.  They
are provided for backwards compatibility.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mallregs">
<tt class="descname">-mallregs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mallregs" title="Permalink to this definition">¶</a></dt>
<dd><p>Allow the compiler to use all of the available registers.  By default
registers <tt class="docutils literal"><span class="pre">r24..r31</span></tt> are reserved for use in interrupt handlers.
With this option enabled these registers can be used in ordinary
functions as well.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m64bit-doubles">
<tt class="descname">-m64bit-doubles</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m32bit-doubles</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m64bit-doubles" title="Permalink to this definition">¶</a></dt>
<dd><p>Make the <tt class="docutils literal"><span class="pre">double</span></tt> data type be 64 bits (<a class="reference internal" href="#cmdoption-m64bit-doubles"><em class="xref std std-option">-m64bit-doubles</em></a>)
or 32 bits (<em class="xref std std-option">-m32bit-doubles</em>) in size.  The default is
<em class="xref std std-option">-m32bit-doubles</em>.</p>
</dd></dl>

</div>
<div class="section" id="ibm-rs-6000-and-powerpc-options">
<span id="rs-6000-and-powerpc-options"></span><h2>IBM RS/6000 and PowerPC Options<a class="headerlink" href="#ibm-rs-6000-and-powerpc-options" title="Permalink to this headline">¶</a></h2>
<span class="target" id="index-56"></span><p id="index-57">These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are defined for the IBM RS/6000 and PowerPC:</p>
<dl class="option">
<dt id="cmdoption-mpowerpc-gpopt">
<tt class="descname">-mpowerpc-gpopt</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-powerpc-gpopt</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mpowerpc-gfxopt</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-powerpc-gfxopt</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mpowerpc64</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-powerpc64</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mmfcrf</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-mfcrf</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mpopcntb</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-popcntb</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mpopcntd</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-popcntd</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mfprnd</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fprnd</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mcmpb</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-cmpb</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mmfpgpr</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-mfpgpr</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mhard-dfp</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-hard-dfp</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpowerpc-gpopt" title="Permalink to this definition">¶</a></dt>
<dd><p>You use these options to specify which instructions are available on the
processor you are using.  The default value of these options is
determined when configuring GCC.  Specifying the
<em class="xref std std-option">-mcpu=``cpu_type``</em> overrides the specification of these
options.  We recommend you use the <em class="xref std std-option">-mcpu=``cpu_type``</em> option
rather than the options listed above.</p>
<p>Specifying <a class="reference internal" href="#cmdoption-mpowerpc-gpopt"><em class="xref std std-option">-mpowerpc-gpopt</em></a> allows
GCC to use the optional PowerPC architecture instructions in the
General Purpose group, including floating-point square root.  Specifying
<em class="xref std std-option">-mpowerpc-gfxopt</em> allows GCC to
use the optional PowerPC architecture instructions in the Graphics
group, including floating-point select.</p>
<p>The <em class="xref std std-option">-mmfcrf</em> option allows GCC to generate the move from
condition register field instruction implemented on the POWER4
processor and other processors that support the PowerPC V2.01
architecture.
The <em class="xref std std-option">-mpopcntb</em> option allows GCC to generate the popcount and
double-precision FP reciprocal estimate instruction implemented on the
POWER5 processor and other processors that support the PowerPC V2.02
architecture.
The <em class="xref std std-option">-mpopcntd</em> option allows GCC to generate the popcount
instruction implemented on the POWER7 processor and other processors
that support the PowerPC V2.06 architecture.
The <em class="xref std std-option">-mfprnd</em> option allows GCC to generate the FP round to
integer instructions implemented on the POWER5+ processor and other
processors that support the PowerPC V2.03 architecture.
The <em class="xref std std-option">-mcmpb</em> option allows GCC to generate the compare bytes
instruction implemented on the POWER6 processor and other processors
that support the PowerPC V2.05 architecture.
The <em class="xref std std-option">-mmfpgpr</em> option allows GCC to generate the FP move to/from
general-purpose register instructions implemented on the POWER6X
processor and other processors that support the extended PowerPC V2.05
architecture.
The <a class="reference internal" href="#cmdoption-mhard-dfp"><em class="xref std std-option">-mhard-dfp</em></a> option allows GCC to generate the decimal
floating-point instructions implemented on some POWER processors.</p>
<p>The <em class="xref std std-option">-mpowerpc64</em> option allows GCC to generate the additional
64-bit instructions that are found in the full PowerPC64 architecture
and to treat GPRs as 64-bit, doubleword quantities.  GCC defaults to
<em class="xref std std-option">-mno-powerpc64</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=cpu_type</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Set architecture type, register usage, and
instruction scheduling parameters for machine type <tt class="docutils literal"><span class="pre">cpu_type</span></tt>.
Supported values for <tt class="docutils literal"><span class="pre">cpu_type</span></tt> are <tt class="samp docutils literal"><span class="pre">401</span></tt>, <tt class="samp docutils literal"><span class="pre">403</span></tt>,
<tt class="samp docutils literal"><span class="pre">405</span></tt>, <tt class="samp docutils literal"><span class="pre">405fp</span></tt>, <tt class="samp docutils literal"><span class="pre">440</span></tt>, <tt class="samp docutils literal"><span class="pre">440fp</span></tt>, <tt class="samp docutils literal"><span class="pre">464</span></tt>, <tt class="samp docutils literal"><span class="pre">464fp</span></tt>,
<tt class="samp docutils literal"><span class="pre">476</span></tt>, <tt class="samp docutils literal"><span class="pre">476fp</span></tt>, <tt class="samp docutils literal"><span class="pre">505</span></tt>, <tt class="samp docutils literal"><span class="pre">601</span></tt>, <tt class="samp docutils literal"><span class="pre">602</span></tt>, <tt class="samp docutils literal"><span class="pre">603</span></tt>,
<tt class="samp docutils literal"><span class="pre">603e</span></tt>, <tt class="samp docutils literal"><span class="pre">604</span></tt>, <tt class="samp docutils literal"><span class="pre">604e</span></tt>, <tt class="samp docutils literal"><span class="pre">620</span></tt>, <tt class="samp docutils literal"><span class="pre">630</span></tt>, <tt class="samp docutils literal"><span class="pre">740</span></tt>,
<tt class="samp docutils literal"><span class="pre">7400</span></tt>, <tt class="samp docutils literal"><span class="pre">7450</span></tt>, <tt class="samp docutils literal"><span class="pre">750</span></tt>, <tt class="samp docutils literal"><span class="pre">801</span></tt>, <tt class="samp docutils literal"><span class="pre">821</span></tt>, <tt class="samp docutils literal"><span class="pre">823</span></tt>,
<tt class="samp docutils literal"><span class="pre">860</span></tt>, <tt class="samp docutils literal"><span class="pre">970</span></tt>, <tt class="samp docutils literal"><span class="pre">8540</span></tt>, <tt class="samp docutils literal"><span class="pre">a2</span></tt>, <tt class="samp docutils literal"><span class="pre">e300c2</span></tt>,
<tt class="samp docutils literal"><span class="pre">e300c3</span></tt>, <tt class="samp docutils literal"><span class="pre">e500mc</span></tt>, <tt class="samp docutils literal"><span class="pre">e500mc64</span></tt>, <tt class="samp docutils literal"><span class="pre">e5500</span></tt>,
<tt class="samp docutils literal"><span class="pre">e6500</span></tt>, <tt class="samp docutils literal"><span class="pre">ec603e</span></tt>, <tt class="samp docutils literal"><span class="pre">G3</span></tt>, <tt class="samp docutils literal"><span class="pre">G4</span></tt>, <tt class="samp docutils literal"><span class="pre">G5</span></tt>,
<tt class="samp docutils literal"><span class="pre">titan</span></tt>, <tt class="samp docutils literal"><span class="pre">power3</span></tt>, <tt class="samp docutils literal"><span class="pre">power4</span></tt>, <tt class="samp docutils literal"><span class="pre">power5</span></tt>, <tt class="samp docutils literal"><span class="pre">power5+</span></tt>,
<tt class="samp docutils literal"><span class="pre">power6</span></tt>, <tt class="samp docutils literal"><span class="pre">power6x</span></tt>, <tt class="samp docutils literal"><span class="pre">power7</span></tt>, <tt class="samp docutils literal"><span class="pre">power8</span></tt>, <tt class="samp docutils literal"><span class="pre">powerpc</span></tt>,
<tt class="samp docutils literal"><span class="pre">powerpc64</span></tt>, <tt class="samp docutils literal"><span class="pre">powerpc64le</span></tt>, and <tt class="samp docutils literal"><span class="pre">rs64</span></tt>.</p>
<p><em class="xref std std-option">-mcpu=powerpc</em>, <em class="xref std std-option">-mcpu=powerpc64</em>, and
<em class="xref std std-option">-mcpu=powerpc64le</em> specify pure 32-bit PowerPC (either
endian), 64-bit big endian PowerPC and 64-bit little endian PowerPC
architecture machine types, with an appropriate, generic processor
model assumed for scheduling purposes.</p>
<p>The other options specify a specific processor.  Code generated under
those options runs best on that processor, and may not run at all on
others.</p>
<p>The <a class="reference internal" href="#cmdoption-mcpu"><em class="xref std std-option">-mcpu</em></a> options automatically enable or disable the
following options:</p>
<p><a class="reference internal" href="#cmdoption-maltivec"><em class="xref std std-option">-maltivec</em></a>  <em class="xref std std-option">-mfprnd</em>  <a class="reference internal" href="#cmdoption-mhard-float"><em class="xref std std-option">-mhard-float</em></a>  <em class="xref std std-option">-mmfcrf</em>  <a class="reference internal" href="#cmdoption-mmultiple"><em class="xref std std-option">-mmultiple</em></a>
<em class="xref std std-option">-mpopcntb</em> <em class="xref std std-option">-mpopcntd</em>  <em class="xref std std-option">-mpowerpc64</em>
<a class="reference internal" href="#cmdoption-mpowerpc-gpopt"><em class="xref std std-option">-mpowerpc-gpopt</em></a>  <em class="xref std std-option">-mpowerpc-gfxopt</em>  <a class="reference internal" href="#cmdoption-msingle-float"><em class="xref std std-option">-msingle-float</em></a> <a class="reference internal" href="#cmdoption-mdouble-float"><em class="xref std std-option">-mdouble-float</em></a>
<a class="reference internal" href="#cmdoption-msimple-fpu"><em class="xref std std-option">-msimple-fpu</em></a> <a class="reference internal" href="#cmdoption-mstring"><em class="xref std std-option">-mstring</em></a>  <a class="reference internal" href="#cmdoption-mmulhw"><em class="xref std std-option">-mmulhw</em></a>  <a class="reference internal" href="#cmdoption-mdlmzb"><em class="xref std std-option">-mdlmzb</em></a>  <em class="xref std std-option">-mmfpgpr</em> <a class="reference internal" href="#cmdoption-mvsx"><em class="xref std std-option">-mvsx</em></a>
<a class="reference internal" href="#cmdoption-mcrypto"><em class="xref std std-option">-mcrypto</em></a> <a class="reference internal" href="#cmdoption-mdirect-move"><em class="xref std std-option">-mdirect-move</em></a> <a class="reference internal" href="#cmdoption-mpower8-fusion"><em class="xref std std-option">-mpower8-fusion</em></a> <a class="reference internal" href="#cmdoption-mpower8-vector"><em class="xref std std-option">-mpower8-vector</em></a>
<a class="reference internal" href="#cmdoption-mquad-memory"><em class="xref std std-option">-mquad-memory</em></a> <a class="reference internal" href="#cmdoption-mquad-memory-atomic"><em class="xref std std-option">-mquad-memory-atomic</em></a>
The particular options set for any particular CPU varies between
compiler versions, depending on what setting seems to produce optimal
code for that CPU; it doesn&#8217;t necessarily reflect the actual hardware&#8217;s
capabilities.  If you wish to set an individual option to a particular
value, you may specify it after the <a class="reference internal" href="#cmdoption-mcpu"><em class="xref std std-option">-mcpu</em></a> option, like
<em class="xref std std-option">-mcpu=970 -mno-altivec</em>.</p>
<p>On AIX, the <a class="reference internal" href="#cmdoption-maltivec"><em class="xref std std-option">-maltivec</em></a> and <em class="xref std std-option">-mpowerpc64</em> options are
not enabled or disabled by the <a class="reference internal" href="#cmdoption-mcpu"><em class="xref std std-option">-mcpu</em></a> option at present because
AIX does not have full support for these options.  You may still
enable or disable them individually if you&#8217;re sure it&#8217;ll work in your
environment.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune">
<tt class="descname">-mtune</tt><tt class="descclassname">=cpu_type</tt><a class="headerlink" href="#cmdoption-mtune" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the instruction scheduling parameters for machine type
<tt class="docutils literal"><span class="pre">cpu_type</span></tt>, but do not set the architecture type or register usage,
as <em class="xref std std-option">-mcpu=``cpu_type``</em> does.  The same
values for <tt class="docutils literal"><span class="pre">cpu_type</span></tt> are used for <a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a> as for
<a class="reference internal" href="#cmdoption-mcpu"><em class="xref std std-option">-mcpu</em></a>.  If both are specified, the code generated uses the
architecture and registers set by <a class="reference internal" href="#cmdoption-mcpu"><em class="xref std std-option">-mcpu</em></a>, but the
scheduling parameters set by <a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcmodel">
<tt class="descname">-mcmodel</tt><tt class="descclassname">=small</tt><a class="headerlink" href="#cmdoption-mcmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate PowerPC64 code for the small model: The TOC is limited to
64k.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcmodel">
<tt class="descname">-mcmodel</tt><tt class="descclassname">=medium</tt><a class="headerlink" href="#cmdoption-mcmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate PowerPC64 code for the medium model: The TOC and other static
data may be up to a total of 4G in size.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcmodel">
<tt class="descname">-mcmodel</tt><tt class="descclassname">=large</tt><a class="headerlink" href="#cmdoption-mcmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate PowerPC64 code for the large model: The TOC may be up to 4G
in size.  Other data and code is only limited by the 64-bit address
space.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-maltivec">
<tt class="descname">-maltivec</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-altivec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-maltivec" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) AltiVec instructions, and also
enable the use of built-in functions that allow more direct access to
the AltiVec instruction set.  You may also need to set
<em class="xref std std-option">-mabi=altivec</em> to adjust the current ABI with AltiVec ABI
enhancements.</p>
<p>When <a class="reference internal" href="#cmdoption-maltivec"><em class="xref std std-option">-maltivec</em></a> is used, rather than <em class="xref std std-option">-maltivec=le</em> or
<em class="xref std std-option">-maltivec=be</em>, the element order for Altivec intrinsics such
as <tt class="docutils literal"><span class="pre">vec_splat</span></tt>, <tt class="docutils literal"><span class="pre">vec_extract</span></tt>, and <tt class="docutils literal"><span class="pre">vec_insert</span></tt>
match array element order corresponding to the endianness of the
target.  That is, element zero identifies the leftmost element in a
vector register when targeting a big-endian platform, and identifies
the rightmost element in a vector register when targeting a
little-endian platform.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-maltivec">
<tt class="descname">-maltivec</tt><tt class="descclassname">=be</tt><a class="headerlink" href="#cmdoption-maltivec" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate Altivec instructions using big-endian element order,
regardless of whether the target is big- or little-endian.  This is
the default when targeting a big-endian platform.</p>
<p>The element order is used to interpret element numbers in Altivec
intrinsics such as <tt class="docutils literal"><span class="pre">vec_splat</span></tt>, <tt class="docutils literal"><span class="pre">vec_extract</span></tt>, and
<tt class="docutils literal"><span class="pre">vec_insert</span></tt>.  By default, these match array element order
corresponding to the endianness for the target.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-maltivec">
<tt class="descname">-maltivec</tt><tt class="descclassname">=le</tt><a class="headerlink" href="#cmdoption-maltivec" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate Altivec instructions using little-endian element order,
regardless of whether the target is big- or little-endian.  This is
the default when targeting a little-endian platform.  This option is
currently ignored when targeting a big-endian platform.</p>
<p>The element order is used to interpret element numbers in Altivec
intrinsics such as <tt class="docutils literal"><span class="pre">vec_splat</span></tt>, <tt class="docutils literal"><span class="pre">vec_extract</span></tt>, and
<tt class="docutils literal"><span class="pre">vec_insert</span></tt>.  By default, these match array element order
corresponding to the endianness for the target.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mvrsave">
<tt class="descname">-mvrsave</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-vrsave</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mvrsave" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate VRSAVE instructions when generating AltiVec code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mgen-cell-microcode">
<tt class="descname">-mgen-cell-microcode</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mgen-cell-microcode" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate Cell microcode instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mwarn-cell-microcode">
<tt class="descname">-mwarn-cell-microcode</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mwarn-cell-microcode" title="Permalink to this definition">¶</a></dt>
<dd><p>Warn when a Cell microcode instruction is emitted.  An example
of a Cell microcode instruction is a variable shift.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msecure-plt">
<tt class="descname">-msecure-plt</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msecure-plt" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that allows <strong class="command">ld</strong> and <strong class="command">ld.so</strong>
to build executables and shared
libraries with non-executable <tt class="docutils literal"><span class="pre">.plt</span></tt> and <tt class="docutils literal"><span class="pre">.got</span></tt> sections.
This is a PowerPC
32-bit SYSV ABI option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbss-plt">
<tt class="descname">-mbss-plt</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbss-plt" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses a BSS <tt class="docutils literal"><span class="pre">.plt</span></tt> section that <strong class="command">ld.so</strong>
fills in, and
requires <tt class="docutils literal"><span class="pre">.plt</span></tt> and <tt class="docutils literal"><span class="pre">.got</span></tt>
sections that are both writable and executable.
This is a PowerPC 32-bit SYSV ABI option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-misel">
<tt class="descname">-misel</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-isel</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-misel" title="Permalink to this definition">¶</a></dt>
<dd><p>This switch enables or disables the generation of ISEL instructions.</p>
</dd></dl>

<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">-misel=</span><em><span class="pre">yes/no</span></em></tt></dt>
<dd>This switch has been deprecated.  Use <a class="reference internal" href="#cmdoption-misel"><em class="xref std std-option">-misel</em></a> and
<em class="xref std std-option">-mno-isel</em> instead.</dd>
</dl>
<dl class="option">
<dt id="cmdoption-mspe">
<tt class="descname">-mspe</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-spe</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mspe" title="Permalink to this definition">¶</a></dt>
<dd><p>This switch enables or disables the generation of SPE simd
instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpaired">
<tt class="descname">-mpaired</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-paired</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpaired" title="Permalink to this definition">¶</a></dt>
<dd><p>This switch enables or disables the generation of PAIRED simd
instructions.</p>
</dd></dl>

<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">-mspe=</span><em><span class="pre">yes/no</span></em></tt></dt>
<dd>This option has been deprecated.  Use <a class="reference internal" href="#cmdoption-mspe"><em class="xref std std-option">-mspe</em></a> and
<em class="xref std std-option">-mno-spe</em> instead.</dd>
</dl>
<dl class="option">
<dt id="cmdoption-mvsx">
<tt class="descname">-mvsx</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-vsx</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mvsx" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) vector/scalar (VSX)
instructions, and also enable the use of built-in functions that allow
more direct access to the VSX instruction set.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcrypto">
<tt class="descname">-mcrypto</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-crypto</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcrypto" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the use (disable) of the built-in functions that allow direct
access to the cryptographic instructions that were added in version
2.07 of the PowerPC ISA.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdirect-move">
<tt class="descname">-mdirect-move</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-direct-move</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdirect-move" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the instructions to move data
between the general purpose registers and the vector/scalar (VSX)
registers that were added in version 2.07 of the PowerPC ISA.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpower8-fusion">
<tt class="descname">-mpower8-fusion</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-power8-fusion</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpower8-fusion" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that keeps (does not keeps) some integer operations
adjacent so that the instructions can be fused together on power8 and
later processors.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpower8-vector">
<tt class="descname">-mpower8-vector</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-power8-vector</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpower8-vector" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the vector and scalar
instructions that were added in version 2.07 of the PowerPC ISA.  Also
enable the use of built-in functions that allow more direct access to
the vector instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mquad-memory">
<tt class="descname">-mquad-memory</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-quad-memory</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mquad-memory" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the non-atomic quad word memory
instructions.  The <a class="reference internal" href="#cmdoption-mquad-memory"><em class="xref std std-option">-mquad-memory</em></a> option requires use of
64-bit mode.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mquad-memory-atomic">
<tt class="descname">-mquad-memory-atomic</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-quad-memory-atomic</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mquad-memory-atomic" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the atomic quad word memory
instructions.  The <a class="reference internal" href="#cmdoption-mquad-memory-atomic"><em class="xref std std-option">-mquad-memory-atomic</em></a> option requires use of
64-bit mode.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mupper-regs-df">
<tt class="descname">-mupper-regs-df</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-upper-regs-df</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mupper-regs-df" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the scalar double precision
instructions that target all 64 registers in the vector/scalar
floating point register set that were added in version 2.06 of the
PowerPC ISA.  <a class="reference internal" href="#cmdoption-mupper-regs-df"><em class="xref std std-option">-mupper-regs-df</em></a> is turned on by default if you
use any of the <em class="xref std std-option">-mcpu=power7</em>, <em class="xref std std-option">-mcpu=power8</em>, or
<a class="reference internal" href="#cmdoption-mvsx"><em class="xref std std-option">-mvsx</em></a> options.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mupper-regs-sf">
<tt class="descname">-mupper-regs-sf</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-upper-regs-sf</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mupper-regs-sf" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the scalar single precision
instructions that target all 64 registers in the vector/scalar
floating point register set that were added in version 2.07 of the
PowerPC ISA.  <a class="reference internal" href="#cmdoption-mupper-regs-sf"><em class="xref std std-option">-mupper-regs-sf</em></a> is turned on by default if you
use either of the <em class="xref std std-option">-mcpu=power8</em> or <a class="reference internal" href="#cmdoption-mpower8-vector"><em class="xref std std-option">-mpower8-vector</em></a>
options.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mupper-regs">
<tt class="descname">-mupper-regs</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-upper-regs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mupper-regs" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the scalar
instructions that target all 64 registers in the vector/scalar
floating point register set, depending on the model of the machine.</p>
<p>If the <em class="xref std std-option">-mno-upper-regs</em> option is used, it turns off both
<a class="reference internal" href="#cmdoption-mupper-regs-sf"><em class="xref std std-option">-mupper-regs-sf</em></a> and <a class="reference internal" href="#cmdoption-mupper-regs-df"><em class="xref std std-option">-mupper-regs-df</em></a> options.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfloat-gprs">
<tt class="descname">-mfloat-gprs</tt><tt class="descclassname">=yes/single/double/no</tt><a class="headerlink" href="#cmdoption-mfloat-gprs" title="Permalink to this definition">¶</a></dt>
<dd><p>This switch enables or disables the generation of floating-point
operations on the general-purpose registers for architectures that
support it.</p>
<p>The argument <tt class="samp docutils literal"><span class="pre">yes</span></tt> or <tt class="samp docutils literal"><span class="pre">single</span></tt> enables the use of
single-precision floating-point operations.</p>
<p>The argument <tt class="samp docutils literal"><span class="pre">double</span></tt> enables the use of single and
double-precision floating-point operations.</p>
<p>The argument <tt class="samp docutils literal"><span class="pre">no</span></tt> disables floating-point operations on the
general-purpose registers.</p>
<p>This option is currently only available on the MPC854x.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m32">
<tt class="descname">-m32</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m32" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for 32-bit or 64-bit environments of Darwin and SVR4
targets (including GNU/Linux).  The 32-bit environment sets int, long
and pointer to 32 bits and generates code that runs on any PowerPC
variant.  The 64-bit environment sets int to 32 bits and long and
pointer to 64 bits, and generates code for PowerPC64, as for
<em class="xref std std-option">-mpowerpc64</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfull-toc">
<tt class="descname">-mfull-toc</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fp-in-toc</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-sum-in-toc</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mminimal-toc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfull-toc" title="Permalink to this definition">¶</a></dt>
<dd><p>Modify generation of the TOC (Table Of Contents), which is created for
every executable file.  The <a class="reference internal" href="#cmdoption-mfull-toc"><em class="xref std std-option">-mfull-toc</em></a> option is selected by
default.  In that case, GCC allocates at least one TOC entry for
each unique non-automatic variable reference in your program.  GCC
also places floating-point constants in the TOC.  However, only
16,384 entries are available in the TOC.</p>
<p>If you receive a linker error message that saying you have overflowed
the available TOC space, you can reduce the amount of TOC space used
with the <em class="xref std std-option">-mno-fp-in-toc</em> and <em class="xref std std-option">-mno-sum-in-toc</em> options.
<em class="xref std std-option">-mno-fp-in-toc</em> prevents GCC from putting floating-point
constants in the TOC and <em class="xref std std-option">-mno-sum-in-toc</em> forces GCC to
generate code to calculate the sum of an address and a constant at
run time instead of putting that sum into the TOC.  You may specify one
or both of these options.  Each causes GCC to produce very slightly
slower and larger code at the expense of conserving TOC space.</p>
<p>If you still run out of space in the TOC even when you specify both of
these options, specify <em class="xref std std-option">-mminimal-toc</em> instead.  This option causes
GCC to make only one TOC entry for every file.  When you specify this
option, GCC produces code that is slower and larger but which
uses extremely little TOC space.  You may wish to use this option
only on files that contain less frequently-executed code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-maix64">
<tt class="descname">-maix64</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-maix32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-maix64" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable 64-bit AIX ABI and calling convention: 64-bit pointers, 64-bit
<tt class="docutils literal"><span class="pre">long</span></tt> type, and the infrastructure needed to support them.
Specifying <a class="reference internal" href="#cmdoption-maix64"><em class="xref std std-option">-maix64</em></a> implies <em class="xref std std-option">-mpowerpc64</em>,
while <em class="xref std std-option">-maix32</em> disables the 64-bit ABI and
implies <em class="xref std std-option">-mno-powerpc64</em>.  GCC defaults to <em class="xref std std-option">-maix32</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mxl-compat">
<tt class="descname">-mxl-compat</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-xl-compat</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxl-compat" title="Permalink to this definition">¶</a></dt>
<dd><p>Produce code that conforms more closely to IBM XL compiler semantics
when using AIX-compatible ABI.  Pass floating-point arguments to
prototyped functions beyond the register save area (RSA) on the stack
in addition to argument FPRs.  Do not assume that most significant
double in 128-bit long double value is properly rounded when comparing
values and converting to double.  Use XL symbol names for long double
support routines.</p>
<p>The AIX calling convention was extended but not initially documented to
handle an obscure K&amp;R C case of calling a function that takes the
address of its arguments with fewer arguments than declared.  IBM XL
compilers access floating-point arguments that do not fit in the
RSA from the stack when a subroutine is compiled without
optimization.  Because always storing floating-point arguments on the
stack is inefficient and rarely needed, this option is not enabled by
default and only is necessary when calling subroutines compiled by IBM
XL compilers without optimization.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpe">
<tt class="descname">-mpe</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpe" title="Permalink to this definition">¶</a></dt>
<dd><p>Support <em class="dfn">IBM RS/6000 SP</em> <em class="dfn">Parallel Environment</em> (PE).  Link an
application written to use message passing with special startup code to
enable the application to run.  The system must have PE installed in the
standard location (/usr/lpp/ppe.poe/), or the specs file
must be overridden with the <em class="xref std std-option">-specs=</em> option to specify the
appropriate directory location.  The Parallel Environment does not
support threads, so the <a class="reference internal" href="#cmdoption-mpe"><em class="xref std std-option">-mpe</em></a> option and the <a class="reference internal" href="#cmdoption-pthread"><em class="xref std std-option">-pthread</em></a>
option are incompatible.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-malign-natural">
<tt class="descname">-malign-natural</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-malign-power</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-malign-natural" title="Permalink to this definition">¶</a></dt>
<dd><p>On AIX, 32-bit Darwin, and 64-bit PowerPC GNU/Linux, the option
<a class="reference internal" href="#cmdoption-malign-natural"><em class="xref std std-option">-malign-natural</em></a> overrides the ABI-defined alignment of larger
types, such as floating-point doubles, on their natural size-based boundary.
The option <em class="xref std std-option">-malign-power</em> instructs GCC to follow the ABI-specified
alignment rules.  GCC defaults to the standard alignment defined in the ABI.</p>
<p>On 64-bit Darwin, natural alignment is the default, and <em class="xref std std-option">-malign-power</em>
is not supported.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msoft-float">
<tt class="descname">-msoft-float</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mhard-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msoft-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that does not use (uses) the floating-point register set.
Software floating-point emulation is provided if you use the
<a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a> option, and pass the option to GCC when linking.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msingle-float">
<tt class="descname">-msingle-float</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mdouble-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msingle-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for single- or double-precision floating-point operations.
<a class="reference internal" href="#cmdoption-mdouble-float"><em class="xref std std-option">-mdouble-float</em></a> implies <a class="reference internal" href="#cmdoption-msingle-float"><em class="xref std std-option">-msingle-float</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msimple-fpu">
<tt class="descname">-msimple-fpu</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msimple-fpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate <tt class="docutils literal"><span class="pre">sqrt</span></tt> and <tt class="docutils literal"><span class="pre">div</span></tt> instructions for hardware
floating-point unit.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfpu">
<tt class="descname">-mfpu</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mfpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify type of floating-point unit.  Valid values for <tt class="docutils literal"><span class="pre">name</span></tt> are
<tt class="samp docutils literal"><span class="pre">sp_lite</span></tt> (equivalent to <em class="xref std std-option">-msingle-float -msimple-fpu</em>),
<tt class="samp docutils literal"><span class="pre">dp_lite</span></tt> (equivalent to <em class="xref std std-option">-mdouble-float -msimple-fpu</em>),
<tt class="samp docutils literal"><span class="pre">sp_full</span></tt> (equivalent to <a class="reference internal" href="#cmdoption-msingle-float"><em class="xref std std-option">-msingle-float</em></a>),
and <tt class="samp docutils literal"><span class="pre">dp_full</span></tt> (equivalent to <a class="reference internal" href="#cmdoption-mdouble-float"><em class="xref std std-option">-mdouble-float</em></a>).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mxilinx-fpu">
<tt class="descname">-mxilinx-fpu</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mxilinx-fpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Perform optimizations for the floating-point unit on Xilinx PPC 405/440.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmultiple">
<tt class="descname">-mmultiple</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-multiple</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmultiple" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the load multiple word
instructions and the store multiple word instructions.  These
instructions are generated by default on POWER systems, and not
generated on PowerPC systems.  Do not use <a class="reference internal" href="#cmdoption-mmultiple"><em class="xref std std-option">-mmultiple</em></a> on little-endian
PowerPC systems, since those instructions do not work when the
processor is in little-endian mode.  The exceptions are PPC740 and
PPC750 which permit these instructions in little-endian mode.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mstring">
<tt class="descname">-mstring</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-string</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mstring" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the load string instructions
and the store string word instructions to save multiple registers and
do small block moves.  These instructions are generated by default on
POWER systems, and not generated on PowerPC systems.  Do not use
<a class="reference internal" href="#cmdoption-mstring"><em class="xref std std-option">-mstring</em></a> on little-endian PowerPC systems, since those
instructions do not work when the processor is in little-endian mode.
The exceptions are PPC740 and PPC750 which permit these instructions
in little-endian mode.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mupdate">
<tt class="descname">-mupdate</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-update</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mupdate" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the load or store instructions
that update the base register to the address of the calculated memory
location.  These instructions are generated by default.  If you use
<em class="xref std std-option">-mno-update</em>, there is a small window between the time that the
stack pointer is updated and the address of the previous frame is
stored, which means code that walks the stack frame across interrupts or
signals may get corrupted data.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mavoid-indexed-addresses">
<tt class="descname">-mavoid-indexed-addresses</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-avoid-indexed-addresses</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mavoid-indexed-addresses" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that tries to avoid (not avoid) the use of indexed load
or store instructions. These instructions can incur a performance
penalty on Power6 processors in certain situations, such as when
stepping through large arrays that cross a 16M boundary.  This option
is enabled by default when targeting Power6 and disabled otherwise.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfused-madd">
<tt class="descname">-mfused-madd</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fused-madd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfused-madd" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the floating-point multiply and
accumulate instructions.  These instructions are generated by default
if hardware floating point is used.  The machine-dependent
<a class="reference internal" href="#cmdoption-mfused-madd"><em class="xref std std-option">-mfused-madd</em></a> option is now mapped to the machine-independent
<em class="xref std std-option">-ffp-contract=fast</em> option, and <em class="xref std std-option">-mno-fused-madd</em> is
mapped to <em class="xref std std-option">-ffp-contract=off</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmulhw">
<tt class="descname">-mmulhw</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-mulhw</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmulhw" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the half-word multiply and
multiply-accumulate instructions on the IBM 405, 440, 464 and 476 processors.
These instructions are generated by default when targeting those
processors.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdlmzb">
<tt class="descname">-mdlmzb</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-dlmzb</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdlmzb" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the string-search <tt class="samp docutils literal"><span class="pre">dlmzb</span></tt>
instruction on the IBM 405, 440, 464 and 476 processors.  This instruction is
generated by default when targeting those processors.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-bit-align">
<tt class="descname">-mno-bit-align</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mbit-align</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-bit-align" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems do not (do) force structures
and unions that contain bit-fields to be aligned to the base type of the
bit-field.</p>
<p>For example, by default a structure containing nothing but 8
<tt class="docutils literal"><span class="pre">unsigned</span></tt> bit-fields of length 1 is aligned to a 4-byte
boundary and has a size of 4 bytes.  By using <a class="reference internal" href="#cmdoption-mno-bit-align"><em class="xref std std-option">-mno-bit-align</em></a>,
the structure is aligned to a 1-byte boundary and is 1 byte in
size.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-strict-align">
<tt class="descname">-mno-strict-align</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mstrict-align</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-strict-align" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems do not (do) assume that
unaligned memory references are handled by the system.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrelocatable">
<tt class="descname">-mrelocatable</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-relocatable</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrelocatable" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that allows (does not allow) a static executable to be
relocated to a different address at run time.  A simple embedded
PowerPC system loader should relocate the entire contents of
<tt class="docutils literal"><span class="pre">.got2</span></tt> and 4-byte locations listed in the <tt class="docutils literal"><span class="pre">.fixup</span></tt> section,
a table of 32-bit addresses generated by this option.  For this to
work, all objects linked together must be compiled with
<a class="reference internal" href="#cmdoption-mrelocatable"><em class="xref std std-option">-mrelocatable</em></a> or <a class="reference internal" href="#cmdoption-mrelocatable-lib"><em class="xref std std-option">-mrelocatable-lib</em></a>.
<a class="reference internal" href="#cmdoption-mrelocatable"><em class="xref std std-option">-mrelocatable</em></a> code aligns the stack to an 8-byte boundary.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrelocatable-lib">
<tt class="descname">-mrelocatable-lib</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-relocatable-lib</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrelocatable-lib" title="Permalink to this definition">¶</a></dt>
<dd><p>Like <a class="reference internal" href="#cmdoption-mrelocatable"><em class="xref std std-option">-mrelocatable</em></a>, <a class="reference internal" href="#cmdoption-mrelocatable-lib"><em class="xref std std-option">-mrelocatable-lib</em></a> generates a
<tt class="docutils literal"><span class="pre">.fixup</span></tt> section to allow static executables to be relocated at
run time, but <a class="reference internal" href="#cmdoption-mrelocatable-lib"><em class="xref std std-option">-mrelocatable-lib</em></a> does not use the smaller stack
alignment of <a class="reference internal" href="#cmdoption-mrelocatable"><em class="xref std std-option">-mrelocatable</em></a>.  Objects compiled with
<a class="reference internal" href="#cmdoption-mrelocatable-lib"><em class="xref std std-option">-mrelocatable-lib</em></a> may be linked with objects compiled with
any combination of the <a class="reference internal" href="#cmdoption-mrelocatable"><em class="xref std std-option">-mrelocatable</em></a> options.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-toc">
<tt class="descname">-mno-toc</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mtoc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-toc" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems do not (do) assume that
register 2 contains a pointer to a global area pointing to the addresses
used in the program.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlittle">
<tt class="descname">-mlittle</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mlittle-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlittle" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems compile code for the
processor in little-endian mode.  The <a class="reference internal" href="#cmdoption-mlittle-endian"><em class="xref std std-option">-mlittle-endian</em></a> option is
the same as <a class="reference internal" href="#cmdoption-mlittle"><em class="xref std std-option">-mlittle</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbig">
<tt class="descname">-mbig</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mbig-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbig" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems compile code for the
processor in big-endian mode.  The <a class="reference internal" href="#cmdoption-mbig-endian"><em class="xref std std-option">-mbig-endian</em></a> option is
the same as <a class="reference internal" href="#cmdoption-mbig"><em class="xref std std-option">-mbig</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdynamic-no-pic">
<tt class="descname">-mdynamic-no-pic</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdynamic-no-pic" title="Permalink to this definition">¶</a></dt>
<dd><p>On Darwin and Mac OS X systems, compile code so that it is not
relocatable, but that its external references are relocatable.  The
resulting code is suitable for applications, but not shared
libraries.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msingle-pic-base">
<tt class="descname">-msingle-pic-base</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msingle-pic-base" title="Permalink to this definition">¶</a></dt>
<dd><p>Treat the register used for PIC addressing as read-only, rather than
loading it in the prologue for each function.  The runtime system is
responsible for initializing this register with an appropriate value
before execution begins.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mprioritize-restricted-insns">
<tt class="descname">-mprioritize-restricted-insns</tt><tt class="descclassname">=priority</tt><a class="headerlink" href="#cmdoption-mprioritize-restricted-insns" title="Permalink to this definition">¶</a></dt>
<dd><p>This option controls the priority that is assigned to
dispatch-slot restricted instructions during the second scheduling
pass.  The argument <tt class="docutils literal"><span class="pre">priority</span></tt> takes the value <tt class="samp docutils literal"><span class="pre">0</span></tt>, <tt class="samp docutils literal"><span class="pre">1</span></tt>,
or <tt class="samp docutils literal"><span class="pre">2</span></tt> to assign no, highest, or second-highest (respectively)
priority to dispatch-slot restricted
instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msched-costly-dep">
<tt class="descname">-msched-costly-dep</tt><tt class="descclassname">=dependence_type</tt><a class="headerlink" href="#cmdoption-msched-costly-dep" title="Permalink to this definition">¶</a></dt>
<dd><p>This option controls which dependences are considered costly
by the target during instruction scheduling.  The argument
<tt class="docutils literal"><span class="pre">dependence_type</span></tt> takes one of the following values:</p>
<dl class="docutils">
<dt>no</dt>
<dd>No dependence is costly.</dd>
<dt>all</dt>
<dd>All dependences are costly.</dd>
<dt>true_store_to_load</dt>
<dd>A true dependence from store to load is costly.</dd>
<dt>store_to_load</dt>
<dd>Any dependence from store to load is costly.</dd>
<dt>number</dt>
<dd>Any dependence for which the latency is greater than or equal to
<tt class="docutils literal"><span class="pre">number</span></tt> is costly.</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-minsert-sched-nops">
<tt class="descname">-minsert-sched-nops</tt><tt class="descclassname">=scheme</tt><a class="headerlink" href="#cmdoption-minsert-sched-nops" title="Permalink to this definition">¶</a></dt>
<dd><p>This option controls which NOP insertion scheme is used during
the second scheduling pass.  The argument <tt class="docutils literal"><span class="pre">scheme</span></tt> takes one of the
following values:</p>
<dl class="docutils">
<dt>no</dt>
<dd>Don&#8217;t insert NOPs.</dd>
<dt>pad</dt>
<dd>Pad with NOPs any dispatch group that has vacant issue slots,
according to the scheduler&#8217;s grouping.</dd>
<dt>regroup_exact</dt>
<dd>Insert NOPs to force costly dependent insns into
separate groups.  Insert exactly as many NOPs as needed to force an insn
to a new group, according to the estimated processor grouping.</dd>
<dt>number</dt>
<dd>Insert NOPs to force costly dependent insns into
separate groups.  Insert <tt class="docutils literal"><span class="pre">number</span></tt> NOPs to force an insn to a new group.</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcall-sysv">
<tt class="descname">-mcall-sysv</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcall-sysv" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems compile code using calling
conventions that adhere to the March 1995 draft of the System V
Application Binary Interface, PowerPC processor supplement.  This is the
default unless you configured GCC using <tt class="samp docutils literal"><span class="pre">powerpc-*-eabiaix</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcall-sysv-eabi">
<tt class="descname">-mcall-sysv-eabi</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mcall-eabi</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcall-sysv-eabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify both <a class="reference internal" href="#cmdoption-mcall-sysv"><em class="xref std std-option">-mcall-sysv</em></a> and <a class="reference internal" href="#cmdoption-meabi"><em class="xref std std-option">-meabi</em></a> options.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcall-sysv-noeabi">
<tt class="descname">-mcall-sysv-noeabi</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcall-sysv-noeabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify both <a class="reference internal" href="#cmdoption-mcall-sysv"><em class="xref std std-option">-mcall-sysv</em></a> and <em class="xref std std-option">-mno-eabi</em> options.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcall-aixdesc">
<tt class="descname">-mcall-aixdesc</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcall-aixdesc" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems compile code for the AIX
operating system.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcall-linux">
<tt class="descname">-mcall-linux</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcall-linux" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems compile code for the
Linux-based GNU system.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcall-freebsd">
<tt class="descname">-mcall-freebsd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcall-freebsd" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems compile code for the
FreeBSD operating system.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcall-netbsd">
<tt class="descname">-mcall-netbsd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcall-netbsd" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems compile code for the
NetBSD operating system.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcall-openbsd">
<tt class="descname">-mcall-openbsd</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mcall-netbsd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcall-openbsd" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems compile code for the
OpenBSD operating system.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-maix-struct-return">
<tt class="descname">-maix-struct-return</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-maix-struct-return" title="Permalink to this definition">¶</a></dt>
<dd><p>Return all structures in memory (as specified by the AIX ABI).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msvr4-struct-return">
<tt class="descname">-msvr4-struct-return</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msvr4-struct-return" title="Permalink to this definition">¶</a></dt>
<dd><p>Return structures smaller than 8 bytes in registers (as specified by the
SVR4 ABI).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mabi">
<tt class="descname">-mabi</tt><tt class="descclassname">=abi-type</tt><a class="headerlink" href="#cmdoption-mabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Extend the current ABI with a particular extension, or remove such extension.
Valid values are <tt class="samp docutils literal"><span class="pre">altivec</span></tt>, <tt class="samp docutils literal"><span class="pre">no-altivec</span></tt>, <tt class="samp docutils literal"><span class="pre">spe</span></tt>,
<tt class="samp docutils literal"><span class="pre">no-spe</span></tt>, <tt class="samp docutils literal"><span class="pre">ibmlongdouble</span></tt>, <tt class="samp docutils literal"><span class="pre">ieeelongdouble</span></tt>,
<tt class="samp docutils literal"><span class="pre">elfv1</span></tt>, <tt class="samp docutils literal"><span class="pre">elfv2</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mabi">
<tt class="descname">-mabi</tt><tt class="descclassname">=spe</tt><a class="headerlink" href="#cmdoption-mabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Extend the current ABI with SPE ABI extensions.  This does not change
the default ABI, instead it adds the SPE ABI extensions to the current
ABI.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mabi">
<tt class="descname">-mabi</tt><tt class="descclassname">=no-spe</tt><a class="headerlink" href="#cmdoption-mabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable Book-E SPE ABI extensions for the current ABI.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mabi">
<tt class="descname">-mabi</tt><tt class="descclassname">=ibmlongdouble</tt><a class="headerlink" href="#cmdoption-mabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Change the current ABI to use IBM extended-precision long double.
This is a PowerPC 32-bit SYSV ABI option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mabi">
<tt class="descname">-mabi</tt><tt class="descclassname">=ieeelongdouble</tt><a class="headerlink" href="#cmdoption-mabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Change the current ABI to use IEEE extended-precision long double.
This is a PowerPC 32-bit Linux ABI option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mabi">
<tt class="descname">-mabi</tt><tt class="descclassname">=elfv1</tt><a class="headerlink" href="#cmdoption-mabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Change the current ABI to use the ELFv1 ABI.
This is the default ABI for big-endian PowerPC 64-bit Linux.
Overriding the default ABI requires special system support and is
likely to fail in spectacular ways.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mabi">
<tt class="descname">-mabi</tt><tt class="descclassname">=elfv2</tt><a class="headerlink" href="#cmdoption-mabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Change the current ABI to use the ELFv2 ABI.
This is the default ABI for little-endian PowerPC 64-bit Linux.
Overriding the default ABI requires special system support and is
likely to fail in spectacular ways.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mprototype">
<tt class="descname">-mprototype</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-prototype</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mprototype" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems assume that all calls to
variable argument functions are properly prototyped.  Otherwise, the
compiler must insert an instruction before every non-prototyped call to
set or clear bit 6 of the condition code register (<tt class="docutils literal"><span class="pre">CR</span></tt>) to
indicate whether floating-point values are passed in the floating-point
registers in case the function takes variable arguments.  With
<a class="reference internal" href="#cmdoption-mprototype"><em class="xref std std-option">-mprototype</em></a>, only calls to prototyped variable argument functions
set or clear the bit.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msim">
<tt class="descname">-msim</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msim" title="Permalink to this definition">¶</a></dt>
<dd><p>On embedded PowerPC systems, assume that the startup module is called
sim-crt0.o and that the standard C libraries are libsim.a and
libc.a.  This is the default for <tt class="samp docutils literal"><span class="pre">powerpc-*-eabisim</span></tt>
configurations.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmvme">
<tt class="descname">-mmvme</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmvme" title="Permalink to this definition">¶</a></dt>
<dd><p>On embedded PowerPC systems, assume that the startup module is called
crt0.o and the standard C libraries are libmvme.a and
libc.a.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mads">
<tt class="descname">-mads</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mads" title="Permalink to this definition">¶</a></dt>
<dd><p>On embedded PowerPC systems, assume that the startup module is called
crt0.o and the standard C libraries are libads.a and
libc.a.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-myellowknife">
<tt class="descname">-myellowknife</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-myellowknife" title="Permalink to this definition">¶</a></dt>
<dd><p>On embedded PowerPC systems, assume that the startup module is called
crt0.o and the standard C libraries are libyk.a and
libc.a.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mvxworks">
<tt class="descname">-mvxworks</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mvxworks" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems, specify that you are
compiling for a VxWorks system.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-memb">
<tt class="descname">-memb</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-memb" title="Permalink to this definition">¶</a></dt>
<dd><p>On embedded PowerPC systems, set the <tt class="docutils literal"><span class="pre">PPC_EMB</span></tt> bit in the ELF flags
header to indicate that <tt class="samp docutils literal"><span class="pre">eabi</span></tt> extended relocations are used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-meabi">
<tt class="descname">-meabi</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-eabi</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-meabi" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems do (do not) adhere to the
Embedded Applications Binary Interface (EABI), which is a set of
modifications to the System V.4 specifications.  Selecting <a class="reference internal" href="#cmdoption-meabi"><em class="xref std std-option">-meabi</em></a>
means that the stack is aligned to an 8-byte boundary, a function
<tt class="docutils literal"><span class="pre">__eabi</span></tt> is called from <tt class="docutils literal"><span class="pre">main</span></tt> to set up the EABI
environment, and the <a class="reference internal" href="#cmdoption-msdata"><em class="xref std std-option">-msdata</em></a> option can use both <tt class="docutils literal"><span class="pre">r2</span></tt> and
<tt class="docutils literal"><span class="pre">r13</span></tt> to point to two separate small data areas.  Selecting
<em class="xref std std-option">-mno-eabi</em> means that the stack is aligned to a 16-byte boundary,
no EABI initialization function is called from <tt class="docutils literal"><span class="pre">main</span></tt>, and the
<a class="reference internal" href="#cmdoption-msdata"><em class="xref std std-option">-msdata</em></a> option only uses <tt class="docutils literal"><span class="pre">r13</span></tt> to point to a single
small data area.  The <a class="reference internal" href="#cmdoption-meabi"><em class="xref std std-option">-meabi</em></a> option is on by default if you
configured GCC using one of the <tt class="samp docutils literal"><span class="pre">powerpc*-*-eabi*</span></tt> options.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msdata">
<tt class="descname">-msdata</tt><tt class="descclassname">=eabi</tt><a class="headerlink" href="#cmdoption-msdata" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems, put small initialized
<tt class="docutils literal"><span class="pre">const</span></tt> global and static data in the <tt class="docutils literal"><span class="pre">.sdata2</span></tt> section, which
is pointed to by register <tt class="docutils literal"><span class="pre">r2</span></tt>.  Put small initialized
non-<tt class="docutils literal"><span class="pre">const</span></tt> global and static data in the <tt class="docutils literal"><span class="pre">.sdata</span></tt> section,
which is pointed to by register <tt class="docutils literal"><span class="pre">r13</span></tt>.  Put small uninitialized
global and static data in the <tt class="docutils literal"><span class="pre">.sbss</span></tt> section, which is adjacent to
the <tt class="docutils literal"><span class="pre">.sdata</span></tt> section.  The <em class="xref std std-option">-msdata=eabi</em> option is
incompatible with the <a class="reference internal" href="#cmdoption-mrelocatable"><em class="xref std std-option">-mrelocatable</em></a> option.  The
<em class="xref std std-option">-msdata=eabi</em> option also sets the <a class="reference internal" href="#cmdoption-memb"><em class="xref std std-option">-memb</em></a> option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msdata">
<tt class="descname">-msdata</tt><tt class="descclassname">=sysv</tt><a class="headerlink" href="#cmdoption-msdata" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems, put small global and static
data in the <tt class="docutils literal"><span class="pre">.sdata</span></tt> section, which is pointed to by register
<tt class="docutils literal"><span class="pre">r13</span></tt>.  Put small uninitialized global and static data in the
<tt class="docutils literal"><span class="pre">.sbss</span></tt> section, which is adjacent to the <tt class="docutils literal"><span class="pre">.sdata</span></tt> section.
The <em class="xref std std-option">-msdata=sysv</em> option is incompatible with the
<a class="reference internal" href="#cmdoption-mrelocatable"><em class="xref std std-option">-mrelocatable</em></a> option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msdata">
<tt class="descname">-msdata</tt><tt class="descclassname">=default</tt><a class="headerlink" href="#cmdoption-msdata" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems, if <a class="reference internal" href="#cmdoption-meabi"><em class="xref std std-option">-meabi</em></a> is used,
compile code the same as <em class="xref std std-option">-msdata=eabi</em>, otherwise compile code the
same as <em class="xref std std-option">-msdata=sysv</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msdata">
<tt class="descname">-msdata</tt><tt class="descclassname">=data</tt><a class="headerlink" href="#cmdoption-msdata" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems, put small global
data in the <tt class="docutils literal"><span class="pre">.sdata</span></tt> section.  Put small uninitialized global
data in the <tt class="docutils literal"><span class="pre">.sbss</span></tt> section.  Do not use register <tt class="docutils literal"><span class="pre">r13</span></tt>
to address small data however.  This is the default behavior unless
other <a class="reference internal" href="#cmdoption-msdata"><em class="xref std std-option">-msdata</em></a> options are used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msdata">
<tt class="descname">-msdata</tt><tt class="descclassname">=none</tt><a class="headerlink" href="#cmdoption-msdata" title="Permalink to this definition">¶</a></dt>
<dd><p>On embedded PowerPC systems, put all initialized global and static data
in the <tt class="docutils literal"><span class="pre">.data</span></tt> section, and all uninitialized data in the
<tt class="docutils literal"><span class="pre">.bss</span></tt> section.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mblock-move-inline-limit">
<tt class="descname">-mblock-move-inline-limit</tt><tt class="descclassname">=num</tt><a class="headerlink" href="#cmdoption-mblock-move-inline-limit" title="Permalink to this definition">¶</a></dt>
<dd><p>Inline all block moves (such as calls to <tt class="docutils literal"><span class="pre">memcpy</span></tt> or structure
copies) less than or equal to <tt class="docutils literal"><span class="pre">num</span></tt> bytes.  The minimum value for
<tt class="docutils literal"><span class="pre">num</span></tt> is 32 bytes on 32-bit targets and 64 bytes on 64-bit
targets.  The default value is target-specific.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-G">
<tt class="descname">-G</tt><tt class="descclassname"> num</tt><tt class="descclassname">, </tt><tt class="descname">-G</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-G" title="Permalink to this definition">¶</a></dt>
<dd><span class="target" id="index-58"></span><p id="index-59">On embedded PowerPC systems, put global and static items less than or
equal to <tt class="docutils literal"><span class="pre">num</span></tt> bytes into the small data or BSS sections instead of
the normal data or BSS section.  By default, <tt class="docutils literal"><span class="pre">num</span></tt> is 8.  The
<em class="xref std std-option">-G ``num``</em> switch is also passed to the linker.
All modules should be compiled with the same <em class="xref std std-option">-G ``num``</em> value.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mregnames">
<tt class="descname">-mregnames</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-regnames</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mregnames" title="Permalink to this definition">¶</a></dt>
<dd><p>On System V.4 and embedded PowerPC systems do (do not) emit register
names in the assembly language output using symbolic forms.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlongcall">
<tt class="descname">-mlongcall</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-longcall</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlongcall" title="Permalink to this definition">¶</a></dt>
<dd><p>By default assume that all calls are far away so that a longer and more
expensive calling sequence is required.  This is required for calls
farther than 32 megabytes (33,554,432 bytes) from the current location.
A short call is generated if the compiler knows
the call cannot be that far away.  This setting can be overridden by
the <tt class="docutils literal"><span class="pre">shortcall</span></tt> function attribute, or by <tt class="docutils literal"><span class="pre">#pragma</span>
<span class="pre">longcall(0)</span></tt>.</p>
<p>Some linkers are capable of detecting out-of-range calls and generating
glue code on the fly.  On these systems, long calls are unnecessary and
generate slower code.  As of this writing, the AIX linker can do this,
as can the GNU linker for PowerPC/64.  It is planned to add this feature
to the GNU linker for 32-bit PowerPC systems as well.</p>
<p>On Darwin/PPC systems, <tt class="docutils literal"><span class="pre">#pragma</span> <span class="pre">longcall</span></tt> generates <tt class="docutils literal"><span class="pre">jbsr</span>
<span class="pre">callee,</span> <span class="pre">L42</span></tt>, plus a <em class="dfn">branch island</em> (glue code).  The two target
addresses represent the callee and the branch island.  The
Darwin/PPC linker prefers the first address and generates a <tt class="docutils literal"><span class="pre">bl</span>
<span class="pre">callee</span></tt> if the PPC <tt class="docutils literal"><span class="pre">bl</span></tt> instruction reaches the callee directly;
otherwise, the linker generates <tt class="docutils literal"><span class="pre">bl</span> <span class="pre">L42</span></tt> to call the branch
island.  The branch island is appended to the body of the
calling function; it computes the full 32-bit address of the callee
and jumps to it.</p>
<p>On Mach-O (Darwin) systems, this option directs the compiler emit to
the glue for every direct call, and the Darwin linker decides whether
to use or discard it.</p>
<p>In the future, GCC may ignore all longcall specifications
when the linker is known to generate glue.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtls-markers">
<tt class="descname">-mtls-markers</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-tls-markers</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mtls-markers" title="Permalink to this definition">¶</a></dt>
<dd><p>Mark (do not mark) calls to <tt class="docutils literal"><span class="pre">__tls_get_addr</span></tt> with a relocation
specifying the function argument.  The relocation allows the linker to
reliably associate function call with argument setup instructions for
TLS optimization, which in turn allows GCC to better schedule the
sequence.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-pthread">
<tt class="descname">-pthread</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-pthread" title="Permalink to this definition">¶</a></dt>
<dd><p>Adds support for multithreading with the <em class="dfn">pthreads</em> library.
This option sets flags for both the preprocessor and linker.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrecip">
<tt class="descname">-mrecip</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrecip" title="Permalink to this definition">¶</a></dt>
<dd><p>This option enables use of the reciprocal estimate and
reciprocal square root estimate instructions with additional
Newton-Raphson steps to increase precision instead of doing a divide or
square root and divide for floating-point arguments.  You should use
the <a class="reference internal" href="options-that-control-optimization.html#cmdoption-ffast-math"><em class="xref std std-option">-ffast-math</em></a> option when using <a class="reference internal" href="#cmdoption-mrecip"><em class="xref std std-option">-mrecip</em></a> (or at
least <a class="reference internal" href="options-that-control-optimization.html#cmdoption-funsafe-math-optimizations"><em class="xref std std-option">-funsafe-math-optimizations</em></a>,
<em class="xref std std-option">-finite-math-only</em>, <a class="reference internal" href="options-that-control-optimization.html#cmdoption-freciprocal-math"><em class="xref std std-option">-freciprocal-math</em></a> and
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-fno-trapping-math"><em class="xref std std-option">-fno-trapping-math</em></a>).  Note that while the throughput of the
sequence is generally higher than the throughput of the non-reciprocal
instruction, the precision of the sequence can be decreased by up to 2
ulp (i.e. the inverse of 1.0 equals 0.99999994) for reciprocal square
roots.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrecip">
<tt class="descname">-mrecip</tt><tt class="descclassname">=opt</tt><a class="headerlink" href="#cmdoption-mrecip" title="Permalink to this definition">¶</a></dt>
<dd><p>This option controls which reciprocal estimate instructions
may be used.  <tt class="docutils literal"><span class="pre">opt</span></tt> is a comma-separated list of options, which may
be preceded by a <tt class="docutils literal"><span class="pre">!</span></tt> to invert the option:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">all</span></tt></dt>
<dd>Enable all estimate instructions.</dd>
<dt><tt class="samp docutils literal"><span class="pre">default</span></tt></dt>
<dd>Enable the default instructions, equivalent to <a class="reference internal" href="#cmdoption-mrecip"><em class="xref std std-option">-mrecip</em></a>.</dd>
<dt><tt class="samp docutils literal"><span class="pre">none</span></tt></dt>
<dd>Disable all estimate instructions, equivalent to <em class="xref std std-option">-mno-recip</em>.</dd>
<dt><tt class="samp docutils literal"><span class="pre">div</span></tt></dt>
<dd>Enable the reciprocal approximation instructions for both
single and double precision.</dd>
<dt><tt class="samp docutils literal"><span class="pre">divf</span></tt></dt>
<dd>Enable the single-precision reciprocal approximation instructions.</dd>
<dt><tt class="samp docutils literal"><span class="pre">divd</span></tt></dt>
<dd>Enable the double-precision reciprocal approximation instructions.</dd>
<dt><tt class="samp docutils literal"><span class="pre">rsqrt</span></tt></dt>
<dd>Enable the reciprocal square root approximation instructions for both
single and double precision.</dd>
<dt><tt class="samp docutils literal"><span class="pre">rsqrtf</span></tt></dt>
<dd>Enable the single-precision reciprocal square root approximation instructions.</dd>
<dt><tt class="samp docutils literal"><span class="pre">rsqrtd</span></tt></dt>
<dd><p class="first">Enable the double-precision reciprocal square root approximation instructions.</p>
<p class="last">So, for example, <em class="xref std std-option">-mrecip=all,!rsqrtd</em> enables</p>
</dd>
</dl>
<p>all of the reciprocal estimate instructions, except for the
<tt class="docutils literal"><span class="pre">FRSQRTE</span></tt>, <tt class="docutils literal"><span class="pre">XSRSQRTEDP</span></tt>, and <tt class="docutils literal"><span class="pre">XVRSQRTEDP</span></tt> instructions
which handle the double-precision reciprocal square root calculations.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrecip-precision">
<tt class="descname">-mrecip-precision</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrecip-precision" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume (do not assume) that the reciprocal estimate instructions
provide higher-precision estimates than is mandated by the PowerPC
ABI.  Selecting <em class="xref std std-option">-mcpu=power6</em>, <em class="xref std std-option">-mcpu=power7</em> or
<em class="xref std std-option">-mcpu=power8</em> automatically selects <a class="reference internal" href="#cmdoption-mrecip-precision"><em class="xref std std-option">-mrecip-precision</em></a>.
The double-precision square root estimate instructions are not generated by
default on low-precision machines, since they do not provide an
estimate that converges after three steps.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mveclibabi">
<tt class="descname">-mveclibabi</tt><tt class="descclassname">=type</tt><a class="headerlink" href="#cmdoption-mveclibabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies the ABI type to use for vectorizing intrinsics using an
external library.  The only type supported at present is <tt class="samp docutils literal"><span class="pre">mass</span></tt>,
which specifies to use IBM&#8217;s Mathematical Acceleration Subsystem
(MASS) libraries for vectorizing intrinsics using external libraries.
GCC currently emits calls to <tt class="docutils literal"><span class="pre">acosd2</span></tt>, <tt class="docutils literal"><span class="pre">acosf4</span></tt>,
<tt class="docutils literal"><span class="pre">acoshd2</span></tt>, <tt class="docutils literal"><span class="pre">acoshf4</span></tt>, <tt class="docutils literal"><span class="pre">asind2</span></tt>, <tt class="docutils literal"><span class="pre">asinf4</span></tt>,
<tt class="docutils literal"><span class="pre">asinhd2</span></tt>, <tt class="docutils literal"><span class="pre">asinhf4</span></tt>, <tt class="docutils literal"><span class="pre">atan2d2</span></tt>, <tt class="docutils literal"><span class="pre">atan2f4</span></tt>,
<tt class="docutils literal"><span class="pre">atand2</span></tt>, <tt class="docutils literal"><span class="pre">atanf4</span></tt>, <tt class="docutils literal"><span class="pre">atanhd2</span></tt>, <tt class="docutils literal"><span class="pre">atanhf4</span></tt>,
<tt class="docutils literal"><span class="pre">cbrtd2</span></tt>, <tt class="docutils literal"><span class="pre">cbrtf4</span></tt>, <tt class="docutils literal"><span class="pre">cosd2</span></tt>, <tt class="docutils literal"><span class="pre">cosf4</span></tt>,
<tt class="docutils literal"><span class="pre">coshd2</span></tt>, <tt class="docutils literal"><span class="pre">coshf4</span></tt>, <tt class="docutils literal"><span class="pre">erfcd2</span></tt>, <tt class="docutils literal"><span class="pre">erfcf4</span></tt>,
<tt class="docutils literal"><span class="pre">erfd2</span></tt>, <tt class="docutils literal"><span class="pre">erff4</span></tt>, <tt class="docutils literal"><span class="pre">exp2d2</span></tt>, <tt class="docutils literal"><span class="pre">exp2f4</span></tt>,
<tt class="docutils literal"><span class="pre">expd2</span></tt>, <tt class="docutils literal"><span class="pre">expf4</span></tt>, <tt class="docutils literal"><span class="pre">expm1d2</span></tt>, <tt class="docutils literal"><span class="pre">expm1f4</span></tt>,
<tt class="docutils literal"><span class="pre">hypotd2</span></tt>, <tt class="docutils literal"><span class="pre">hypotf4</span></tt>, <tt class="docutils literal"><span class="pre">lgammad2</span></tt>, <tt class="docutils literal"><span class="pre">lgammaf4</span></tt>,
<tt class="docutils literal"><span class="pre">log10d2</span></tt>, <tt class="docutils literal"><span class="pre">log10f4</span></tt>, <tt class="docutils literal"><span class="pre">log1pd2</span></tt>, <tt class="docutils literal"><span class="pre">log1pf4</span></tt>,
<tt class="docutils literal"><span class="pre">log2d2</span></tt>, <tt class="docutils literal"><span class="pre">log2f4</span></tt>, <tt class="docutils literal"><span class="pre">logd2</span></tt>, <tt class="docutils literal"><span class="pre">logf4</span></tt>,
<tt class="docutils literal"><span class="pre">powd2</span></tt>, <tt class="docutils literal"><span class="pre">powf4</span></tt>, <tt class="docutils literal"><span class="pre">sind2</span></tt>, <tt class="docutils literal"><span class="pre">sinf4</span></tt>, <tt class="docutils literal"><span class="pre">sinhd2</span></tt>,
<tt class="docutils literal"><span class="pre">sinhf4</span></tt>, <tt class="docutils literal"><span class="pre">sqrtd2</span></tt>, <tt class="docutils literal"><span class="pre">sqrtf4</span></tt>, <tt class="docutils literal"><span class="pre">tand2</span></tt>,
<tt class="docutils literal"><span class="pre">tanf4</span></tt>, <tt class="docutils literal"><span class="pre">tanhd2</span></tt>, and <tt class="docutils literal"><span class="pre">tanhf4</span></tt> when generating code
for power7.  Both <a class="reference internal" href="options-that-control-optimization.html#cmdoption-ftree-vectorize"><em class="xref std std-option">-ftree-vectorize</em></a> and
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-funsafe-math-optimizations"><em class="xref std std-option">-funsafe-math-optimizations</em></a> must also be enabled.  The MASS
libraries must be specified at link time.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfriz">
<tt class="descname">-mfriz</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfriz" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate (do not generate) the <tt class="docutils literal"><span class="pre">friz</span></tt> instruction when the
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-funsafe-math-optimizations"><em class="xref std std-option">-funsafe-math-optimizations</em></a> option is used to optimize
rounding of floating-point values to 64-bit integer and back to floating
point.  The <tt class="docutils literal"><span class="pre">friz</span></tt> instruction does not return the same value if
the floating-point number is too large to fit in an integer.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpointers-to-nested-functions">
<tt class="descname">-mpointers-to-nested-functions</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpointers-to-nested-functions" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate (do not generate) code to load up the static chain register
(<tt class="docutils literal"><span class="pre">r11</span></tt>) when calling through a pointer on AIX and 64-bit Linux
systems where a function pointer points to a 3-word descriptor giving
the function address, TOC value to be loaded in register <tt class="docutils literal"><span class="pre">r2</span></tt>, and
static chain value to be loaded in register <tt class="docutils literal"><span class="pre">r11</span></tt>.  The
<a class="reference internal" href="#cmdoption-mpointers-to-nested-functions"><em class="xref std std-option">-mpointers-to-nested-functions</em></a> is on by default.  You cannot
call through pointers to nested functions or pointers
to functions compiled in other languages that use the static chain if
you use <em class="xref std std-option">-mno-pointers-to-nested-functions</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msave-toc-indirect">
<tt class="descname">-msave-toc-indirect</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msave-toc-indirect" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate (do not generate) code to save the TOC value in the reserved
stack location in the function prologue if the function calls through
a pointer on AIX and 64-bit Linux systems.  If the TOC value is not
saved in the prologue, it is saved just before the call through the
pointer.  The <em class="xref std std-option">-mno-save-toc-indirect</em> option is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcompat-align-parm">
<tt class="descname">-mcompat-align-parm</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcompat-align-parm" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate (do not generate) code to pass structure parameters with a
maximum alignment of 64 bits, for compatibility with older versions
of GCC.</p>
<p>Older versions of GCC (prior to 4.9.0) incorrectly did not align a
structure parameter on a 128-bit boundary when that structure contained
a member requiring 128-bit alignment.  This is corrected in more
recent versions of GCC.  This option may be used to generate code
that is compatible with functions compiled with older versions of
GCC.</p>
<p>The <em class="xref std std-option">-mno-compat-align-parm</em> option is the default.</p>
</dd></dl>

</div>
<div class="section" id="rx-options">
<span id="id71"></span><h2>RX Options<a class="headerlink" href="#rx-options" title="Permalink to this headline">¶</a></h2>
<p id="index-60">These command-line options are defined for RX targets:</p>
<dl class="option">
<dt id="cmdoption-m64bit-doubles">
<tt class="descname">-m64bit-doubles</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m32bit-doubles</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m64bit-doubles" title="Permalink to this definition">¶</a></dt>
<dd><p>Make the <tt class="docutils literal"><span class="pre">double</span></tt> data type be 64 bits (<a class="reference internal" href="#cmdoption-m64bit-doubles"><em class="xref std std-option">-m64bit-doubles</em></a>)
or 32 bits (<em class="xref std std-option">-m32bit-doubles</em>) in size.  The default is
<em class="xref std std-option">-m32bit-doubles</em>.  <em>Note</em> RX floating-point hardware only
works on 32-bit values, which is why the default is
<em class="xref std std-option">-m32bit-doubles</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-fpu">
<tt class="descname">-fpu</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-nofpu</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-fpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables (<a class="reference internal" href="#cmdoption-fpu"><em class="xref std std-option">-fpu</em></a>) or disables (<em class="xref std std-option">-nofpu</em>) the use of RX
floating-point hardware.  The default is enabled for the RX600
series and disabled for the RX200 series.</p>
<p>Floating-point instructions are only generated for 32-bit floating-point
values, however, so the FPU hardware is not used for doubles if the
<a class="reference internal" href="#cmdoption-m64bit-doubles"><em class="xref std std-option">-m64bit-doubles</em></a> option is used.</p>
<p><em>Note</em> If the <a class="reference internal" href="#cmdoption-fpu"><em class="xref std std-option">-fpu</em></a> option is enabled then
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-funsafe-math-optimizations"><em class="xref std std-option">-funsafe-math-optimizations</em></a> is also enabled automatically.
This is because the RX FPU instructions are themselves unsafe.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Selects the type of RX CPU to be targeted.  Currently three types are
supported, the generic <tt class="samp docutils literal"><span class="pre">RX600</span></tt> and <tt class="samp docutils literal"><span class="pre">RX200</span></tt> series hardware and
the specific <tt class="samp docutils literal"><span class="pre">RX610</span></tt> CPU.  The default is <tt class="samp docutils literal"><span class="pre">RX600</span></tt>.</p>
<p>The only difference between <tt class="samp docutils literal"><span class="pre">RX600</span></tt> and <tt class="samp docutils literal"><span class="pre">RX610</span></tt> is that the
<tt class="samp docutils literal"><span class="pre">RX610</span></tt> does not support the <tt class="docutils literal"><span class="pre">MVTIPL</span></tt> instruction.</p>
<p>The <tt class="samp docutils literal"><span class="pre">RX200</span></tt> series does not have a hardware floating-point unit
and so <em class="xref std std-option">-nofpu</em> is enabled by default when this type is
selected.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbig-endian-data">
<tt class="descname">-mbig-endian-data</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mlittle-endian-data</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbig-endian-data" title="Permalink to this definition">¶</a></dt>
<dd><p>Store data (but not code) in the big-endian format.  The default is
<em class="xref std std-option">-mlittle-endian-data</em>, i.e. to store data in the little-endian
format.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msmall-data-limit">
<tt class="descname">-msmall-data-limit</tt><tt class="descclassname">=N</tt><a class="headerlink" href="#cmdoption-msmall-data-limit" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies the maximum size in bytes of global and static variables
which can be placed into the small data area.  Using the small data
area can lead to smaller and faster code, but the size of area is
limited and it is up to the programmer to ensure that the area does
not overflow.  Also when the small data area is used one of the RX&#8217;s
registers (usually <tt class="docutils literal"><span class="pre">r13</span></tt>) is reserved for use pointing to this
area, so it is no longer available for use by the compiler.  This
could result in slower and/or larger code if variables are pushed onto
the stack instead of being held in this register.</p>
<p>Note, common variables (variables that have not been initialized) and
constants are not placed into the small data area as they are assigned
to other sections in the output executable.</p>
<p>The default value is zero, which disables this feature.  Note, this
feature is not enabled by default with higher optimization levels
(<a class="reference internal" href="options-that-control-optimization.html#cmdoption-O2"><em class="xref std std-option">-O2</em></a> etc) because of the potentially detrimental effects of
reserving a register.  It is up to the programmer to experiment and
discover whether this feature is of benefit to their program.  See the
description of the <a class="reference internal" href="#cmdoption-mpid"><em class="xref std std-option">-mpid</em></a> option for a description of how the
actual register to hold the small data area pointer is chosen.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msim">
<tt class="descname">-msim</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-sim</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msim" title="Permalink to this definition">¶</a></dt>
<dd><p>Use the simulator runtime.  The default is to use the libgloss
board-specific runtime.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mas100-syntax">
<tt class="descname">-mas100-syntax</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-as100-syntax</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mas100-syntax" title="Permalink to this definition">¶</a></dt>
<dd><p>When generating assembler output use a syntax that is compatible with
Renesas&#8217;s AS100 assembler.  This syntax can also be handled by the GAS
assembler, but it has some restrictions so it is not generated by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmax-constant-size">
<tt class="descname">-mmax-constant-size</tt><tt class="descclassname">=N</tt><a class="headerlink" href="#cmdoption-mmax-constant-size" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies the maximum size, in bytes, of a constant that can be used as
an operand in a RX instruction.  Although the RX instruction set does
allow constants of up to 4 bytes in length to be used in instructions,
a longer value equates to a longer instruction.  Thus in some
circumstances it can be beneficial to restrict the size of constants
that are used in instructions.  Constants that are too big are instead
placed into a constant pool and referenced via register indirection.</p>
<p>The value <tt class="docutils literal"><span class="pre">N</span></tt> can be between 0 and 4.  A value of 0 (the default)
or 4 means that constants of any size are allowed.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrelax">
<tt class="descname">-mrelax</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrelax" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable linker relaxation.  Linker relaxation is a process whereby the
linker attempts to reduce the size of a program by finding shorter
versions of various instructions.  Disabled by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mint-register">
<tt class="descname">-mint-register</tt><tt class="descclassname">=N</tt><a class="headerlink" href="#cmdoption-mint-register" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify the number of registers to reserve for fast interrupt handler
functions.  The value <tt class="docutils literal"><span class="pre">N</span></tt> can be between 0 and 4.  A value of 1
means that register <tt class="docutils literal"><span class="pre">r13</span></tt> is reserved for the exclusive use
of fast interrupt handlers.  A value of 2 reserves <tt class="docutils literal"><span class="pre">r13</span></tt> and
<tt class="docutils literal"><span class="pre">r12</span></tt>.  A value of 3 reserves <tt class="docutils literal"><span class="pre">r13</span></tt>, <tt class="docutils literal"><span class="pre">r12</span></tt> and
<tt class="docutils literal"><span class="pre">r11</span></tt>, and a value of 4 reserves <tt class="docutils literal"><span class="pre">r13</span></tt> through <tt class="docutils literal"><span class="pre">r10</span></tt>.
A value of 0, the default, does not reserve any registers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msave-acc-in-interrupts">
<tt class="descname">-msave-acc-in-interrupts</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msave-acc-in-interrupts" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies that interrupt handler functions should preserve the
accumulator register.  This is only necessary if normal code might use
the accumulator register, for example because it performs 64-bit
multiplications.  The default is to ignore the accumulator as this
makes the interrupt handlers faster.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpid">
<tt class="descname">-mpid</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-pid</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpid" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables the generation of position independent data.  When enabled any
access to constant data is done via an offset from a base address
held in a register.  This allows the location of constant data to be
determined at run time without requiring the executable to be
relocated, which is a benefit to embedded applications with tight
memory constraints.  Data that can be modified is not affected by this
option.</p>
<p>Note, using this feature reserves a register, usually <tt class="docutils literal"><span class="pre">r13</span></tt>, for
the constant data base address.  This can result in slower and/or
larger code, especially in complicated functions.</p>
<p>The actual register chosen to hold the constant data base address
depends upon whether the <a class="reference internal" href="#cmdoption-msmall-data-limit"><em class="xref std std-option">-msmall-data-limit</em></a> and/or the
<a class="reference internal" href="#cmdoption-mint-register"><em class="xref std std-option">-mint-register</em></a> command-line options are enabled.  Starting
with register <tt class="docutils literal"><span class="pre">r13</span></tt> and proceeding downwards, registers are
allocated first to satisfy the requirements of <a class="reference internal" href="#cmdoption-mint-register"><em class="xref std std-option">-mint-register</em></a>,
then <a class="reference internal" href="#cmdoption-mpid"><em class="xref std std-option">-mpid</em></a> and finally <a class="reference internal" href="#cmdoption-msmall-data-limit"><em class="xref std std-option">-msmall-data-limit</em></a>.  Thus it
is possible for the small data area register to be <tt class="docutils literal"><span class="pre">r8</span></tt> if both
<em class="xref std std-option">-mint-register=4</em> and <a class="reference internal" href="#cmdoption-mpid"><em class="xref std std-option">-mpid</em></a> are specified on the
command line.</p>
<p>By default this feature is not enabled.  The default can be restored
via the <em class="xref std std-option">-mno-pid</em> command-line option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-warn-multiple-fast-interrupts">
<tt class="descname">-mno-warn-multiple-fast-interrupts</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mwarn-multiple-fast-interrupts</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-warn-multiple-fast-interrupts" title="Permalink to this definition">¶</a></dt>
<dd><p>Prevents GCC from issuing a warning message if it finds more than one
fast interrupt handler when it is compiling a file.  The default is to
issue a warning for each extra fast interrupt handler found, as the RX
only supports one such interrupt.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mallow-string-insns">
<tt class="descname">-mallow-string-insns</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-allow-string-insns</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mallow-string-insns" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables or disables the use of the string manipulation instructions
<tt class="docutils literal"><span class="pre">SMOVF</span></tt>, <tt class="docutils literal"><span class="pre">SCMPU</span></tt>, <tt class="docutils literal"><span class="pre">SMOVB</span></tt>, <tt class="docutils literal"><span class="pre">SMOVU</span></tt>, <tt class="docutils literal"><span class="pre">SUNTIL</span></tt>
<tt class="docutils literal"><span class="pre">SWHILE</span></tt> and also the <tt class="docutils literal"><span class="pre">RMPA</span></tt> instruction.  These
instructions may prefetch data, which is not safe to do if accessing
an I/O register.  (See section 12.2.7 of the RX62N Group User&#8217;s Manual
for more information).</p>
<p>The default is to allow these instructions, but it is not possible for
GCC to reliably detect all circumstances where a string instruction
might be used to access an I/O register, so their use cannot be
disabled automatically.  Instead it is reliant upon the programmer to
use the <em class="xref std std-option">-mno-allow-string-insns</em> option if their program
accesses I/O space.</p>
<p>When the instructions are enabled GCC defines the C preprocessor
symbol <tt class="docutils literal"><span class="pre">__RX_ALLOW_STRING_INSNS__</span></tt>, otherwise it defines the
symbol <tt class="docutils literal"><span class="pre">__RX_DISALLOW_STRING_INSNS__</span></tt>.</p>
</dd></dl>

<p><em>Note:</em> The generic GCC command-line option <em class="xref std std-option">-ffixed-``reg``</em>
has special significance to the RX port when used with the
<tt class="docutils literal"><span class="pre">interrupt</span></tt> function attribute.  This attribute indicates a
function intended to process fast interrupts.  GCC ensures
that it only uses the registers <tt class="docutils literal"><span class="pre">r10</span></tt>, <tt class="docutils literal"><span class="pre">r11</span></tt>, <tt class="docutils literal"><span class="pre">r12</span></tt>
and/or <tt class="docutils literal"><span class="pre">r13</span></tt> and only provided that the normal use of the
corresponding registers have been restricted via the
<em class="xref std std-option">-ffixed-``reg``</em> or <a class="reference internal" href="#cmdoption-mint-register"><em class="xref std std-option">-mint-register</em></a> command-line
options.</p>
</div>
<div class="section" id="s-390-and-zseries-options">
<span id="id72"></span><h2>S/390 and zSeries Options<a class="headerlink" href="#s-390-and-zseries-options" title="Permalink to this headline">¶</a></h2>
<p id="index-61">These are the <tt class="samp docutils literal"><span class="pre">-m</span></tt> options defined for the S/390 and zSeries architecture.</p>
<dl class="option">
<dt id="cmdoption-mhard-float">
<tt class="descname">-mhard-float</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-msoft-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mhard-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) the hardware floating-point instructions and registers
for floating-point operations.  When <a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a> is specified,
functions in libgcc.a are used to perform floating-point
operations.  When <a class="reference internal" href="#cmdoption-mhard-float"><em class="xref std std-option">-mhard-float</em></a> is specified, the compiler
generates IEEE floating-point instructions.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mhard-dfp">
<tt class="descname">-mhard-dfp</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-hard-dfp</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mhard-dfp" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) the hardware decimal-floating-point instructions for
decimal-floating-point operations.  When <em class="xref std std-option">-mno-hard-dfp</em> is
specified, functions in libgcc.a are used to perform
decimal-floating-point operations.  When <a class="reference internal" href="#cmdoption-mhard-dfp"><em class="xref std std-option">-mhard-dfp</em></a> is
specified, the compiler generates decimal-floating-point hardware
instructions.  This is the default for <em class="xref std std-option">-march=z9-ec</em> or higher.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlong-double-64">
<tt class="descname">-mlong-double-64</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mlong-double-128</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlong-double-64" title="Permalink to this definition">¶</a></dt>
<dd><p>These switches control the size of <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt> type. A size
of 64 bits makes the <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt> type equivalent to the <tt class="docutils literal"><span class="pre">double</span></tt>
type. This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbackchain">
<tt class="descname">-mbackchain</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-backchain</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbackchain" title="Permalink to this definition">¶</a></dt>
<dd><p>Store (do not store) the address of the caller&#8217;s frame as backchain pointer
into the callee&#8217;s stack frame.
A backchain may be needed to allow debugging using tools that do not understand
DWARF 2 call frame information.
When <em class="xref std std-option">-mno-packed-stack</em> is in effect, the backchain pointer is stored
at the bottom of the stack frame; when <a class="reference internal" href="#cmdoption-mpacked-stack"><em class="xref std std-option">-mpacked-stack</em></a> is in effect,
the backchain is placed into the topmost word of the 96/160 byte register
save area.</p>
<p>In general, code compiled with <a class="reference internal" href="#cmdoption-mbackchain"><em class="xref std std-option">-mbackchain</em></a> is call-compatible with
code compiled with <em class="xref std std-option">-mmo-backchain</em>; however, use of the backchain
for debugging purposes usually requires that the whole binary is built with
<a class="reference internal" href="#cmdoption-mbackchain"><em class="xref std std-option">-mbackchain</em></a>.  Note that the combination of <a class="reference internal" href="#cmdoption-mbackchain"><em class="xref std std-option">-mbackchain</em></a>,
<a class="reference internal" href="#cmdoption-mpacked-stack"><em class="xref std std-option">-mpacked-stack</em></a> and <a class="reference internal" href="#cmdoption-mhard-float"><em class="xref std std-option">-mhard-float</em></a> is not supported.  In order
to build a linux kernel use <a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a>.</p>
<p>The default is to not maintain the backchain.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpacked-stack">
<tt class="descname">-mpacked-stack</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-packed-stack</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpacked-stack" title="Permalink to this definition">¶</a></dt>
<dd><p>Use (do not use) the packed stack layout.  When <em class="xref std std-option">-mno-packed-stack</em> is
specified, the compiler uses the all fields of the 96/160 byte register save
area only for their default purpose; unused fields still take up stack space.
When <a class="reference internal" href="#cmdoption-mpacked-stack"><em class="xref std std-option">-mpacked-stack</em></a> is specified, register save slots are densely
packed at the top of the register save area; unused space is reused for other
purposes, allowing for more efficient use of the available stack space.
However, when <a class="reference internal" href="#cmdoption-mbackchain"><em class="xref std std-option">-mbackchain</em></a> is also in effect, the topmost word of
the save area is always used to store the backchain, and the return address
register is always saved two words below the backchain.</p>
<p>As long as the stack frame backchain is not used, code generated with
<a class="reference internal" href="#cmdoption-mpacked-stack"><em class="xref std std-option">-mpacked-stack</em></a> is call-compatible with code generated with
<em class="xref std std-option">-mno-packed-stack</em>.  Note that some non-FSF releases of GCC 2.95 for
S/390 or zSeries generated code that uses the stack frame backchain at run
time, not just for debugging purposes.  Such code is not call-compatible
with code compiled with <a class="reference internal" href="#cmdoption-mpacked-stack"><em class="xref std std-option">-mpacked-stack</em></a>.  Also, note that the
combination of <a class="reference internal" href="#cmdoption-mbackchain"><em class="xref std std-option">-mbackchain</em></a>,
<a class="reference internal" href="#cmdoption-mpacked-stack"><em class="xref std std-option">-mpacked-stack</em></a> and <a class="reference internal" href="#cmdoption-mhard-float"><em class="xref std std-option">-mhard-float</em></a> is not supported.  In order
to build a linux kernel use <a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a>.</p>
<p>The default is to not use the packed stack layout.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msmall-exec">
<tt class="descname">-msmall-exec</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-small-exec</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msmall-exec" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate (or do not generate) code using the <tt class="docutils literal"><span class="pre">bras</span></tt> instruction
to do subroutine calls.
This only works reliably if the total executable size does not
exceed 64k.  The default is to use the <tt class="docutils literal"><span class="pre">basr</span></tt> instruction instead,
which does not have this limitation.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m64">
<tt class="descname">-m64</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m31</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m64" title="Permalink to this definition">¶</a></dt>
<dd><p>When <em class="xref std std-option">-m31</em> is specified, generate code compliant to the
GNU/Linux for S/390 ABI.  When <a class="reference internal" href="#cmdoption-m64"><em class="xref std std-option">-m64</em></a> is specified, generate
code compliant to the GNU/Linux for zSeries ABI.  This allows GCC in
particular to generate 64-bit instructions.  For the <tt class="samp docutils literal"><span class="pre">s390</span></tt>
targets, the default is <em class="xref std std-option">-m31</em>, while the <tt class="samp docutils literal"><span class="pre">s390x</span></tt>
targets default to <a class="reference internal" href="#cmdoption-m64"><em class="xref std std-option">-m64</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mzarch">
<tt class="descname">-mzarch</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mesa</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mzarch" title="Permalink to this definition">¶</a></dt>
<dd><p>When <a class="reference internal" href="#cmdoption-mzarch"><em class="xref std std-option">-mzarch</em></a> is specified, generate code using the
instructions available on z/Architecture.
When <em class="xref std std-option">-mesa</em> is specified, generate code using the
instructions available on ESA/390.  Note that <em class="xref std std-option">-mesa</em> is
not possible with <a class="reference internal" href="#cmdoption-m64"><em class="xref std std-option">-m64</em></a>.
When generating code compliant to the GNU/Linux for S/390 ABI,
the default is <em class="xref std std-option">-mesa</em>.  When generating code compliant
to the GNU/Linux for zSeries ABI, the default is <a class="reference internal" href="#cmdoption-mzarch"><em class="xref std std-option">-mzarch</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmvcle">
<tt class="descname">-mmvcle</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-mvcle</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmvcle" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate (or do not generate) code using the <tt class="docutils literal"><span class="pre">mvcle</span></tt> instruction
to perform block moves.  When <em class="xref std std-option">-mno-mvcle</em> is specified,
use a <tt class="docutils literal"><span class="pre">mvc</span></tt> loop instead.  This is the default unless optimizing for
size.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdebug">
<tt class="descname">-mdebug</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-debug</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdebug" title="Permalink to this definition">¶</a></dt>
<dd><p>Print (or do not print) additional debug information when compiling.
The default is to not print debug information.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-march">
<tt class="descname">-march</tt><tt class="descclassname">=cpu-type</tt><a class="headerlink" href="#cmdoption-march" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that runs on <tt class="docutils literal"><span class="pre">cpu-type</span></tt>, which is the name of a system
representing a certain processor type.  Possible values for
<tt class="docutils literal"><span class="pre">cpu-type</span></tt> are <tt class="samp docutils literal"><span class="pre">g5</span></tt>, <tt class="samp docutils literal"><span class="pre">g6</span></tt>, <tt class="samp docutils literal"><span class="pre">z900</span></tt>, <tt class="samp docutils literal"><span class="pre">z990</span></tt>,
<tt class="samp docutils literal"><span class="pre">z9-109</span></tt>, <tt class="samp docutils literal"><span class="pre">z9-ec</span></tt>, <tt class="samp docutils literal"><span class="pre">z10</span></tt>,  <tt class="samp docutils literal"><span class="pre">z196</span></tt>, and <tt class="samp docutils literal"><span class="pre">zEC12</span></tt>.
When generating code using the instructions available on z/Architecture,
the default is <em class="xref std std-option">-march=z900</em>.  Otherwise, the default is
<em class="xref std std-option">-march=g5</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune">
<tt class="descname">-mtune</tt><tt class="descclassname">=cpu-type</tt><a class="headerlink" href="#cmdoption-mtune" title="Permalink to this definition">¶</a></dt>
<dd><p>Tune to <tt class="docutils literal"><span class="pre">cpu-type</span></tt> everything applicable about the generated code,
except for the ABI and the set of available instructions.
The list of <tt class="docutils literal"><span class="pre">cpu-type</span></tt> values is the same as for <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a>.
The default is the value used for <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtpf-trace">
<tt class="descname">-mtpf-trace</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-tpf-trace</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mtpf-trace" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that adds (does not add) in TPF OS specific branches to trace
routines in the operating system.  This option is off by default, even
when compiling for the TPF OS.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfused-madd">
<tt class="descname">-mfused-madd</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fused-madd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfused-madd" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the floating-point multiply and
accumulate instructions.  These instructions are generated by default if
hardware floating point is used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mwarn-framesize">
<tt class="descname">-mwarn-framesize</tt><tt class="descclassname">=framesize</tt><a class="headerlink" href="#cmdoption-mwarn-framesize" title="Permalink to this definition">¶</a></dt>
<dd><p>Emit a warning if the current function exceeds the given frame size.  Because
this is a compile-time check it doesn&#8217;t need to be a real problem when the program
runs.  It is intended to identify functions that most probably cause
a stack overflow.  It is useful to be used in an environment with limited stack
size e.g. the linux kernel.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mwarn-dynamicstack">
<tt class="descname">-mwarn-dynamicstack</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mwarn-dynamicstack" title="Permalink to this definition">¶</a></dt>
<dd><p>Emit a warning if the function calls <tt class="docutils literal"><span class="pre">alloca</span></tt> or uses dynamically-sized
arrays.  This is generally a bad idea with a limited stack size.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mstack-guard">
<tt class="descname">-mstack-guard</tt><tt class="descclassname">=stack-guard</tt><a class="headerlink" href="#cmdoption-mstack-guard" title="Permalink to this definition">¶</a></dt>
<dd><p>If these options are provided the S/390 back end emits additional instructions in
the function prologue that trigger a trap if the stack size is <tt class="docutils literal"><span class="pre">stack-guard</span></tt>
bytes above the <tt class="docutils literal"><span class="pre">stack-size</span></tt> (remember that the stack on S/390 grows downward).
If the <tt class="docutils literal"><span class="pre">stack-guard</span></tt> option is omitted the smallest power of 2 larger than
the frame size of the compiled function is chosen.
These options are intended to be used to help debugging stack overflow problems.
The additionally emitted code causes only little overhead and hence can also be
used in production-like systems without greater performance degradation.  The given
values have to be exact powers of 2 and <tt class="docutils literal"><span class="pre">stack-size</span></tt> has to be greater than
<tt class="docutils literal"><span class="pre">stack-guard</span></tt> without exceeding 64k.
In order to be efficient the extra code makes the assumption that the stack starts
at an address aligned to the value given by <tt class="docutils literal"><span class="pre">stack-size</span></tt>.
The <tt class="docutils literal"><span class="pre">stack-guard</span></tt> option can only be used in conjunction with <tt class="docutils literal"><span class="pre">stack-size</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mhotpatch">
<tt class="descname">-mhotpatch</tt><tt class="descclassname">=pre-halfwords,post-halfwords</tt><a class="headerlink" href="#cmdoption-mhotpatch" title="Permalink to this definition">¶</a></dt>
<dd><p>If the hotpatch option is enabled, a &#8216;hot-patching&#8217; function
prologue is generated for all functions in the compilation unit.
The funtion label is prepended with the given number of two-byte
NOP instructions (<tt class="docutils literal"><span class="pre">pre-halfwords</span></tt>, maximum 1000000).  After
the label, 2 * <tt class="docutils literal"><span class="pre">post-halfwords</span></tt> bytes are appended, using the
largest NOP like instructions the architecture allows (maximum
1000000).</p>
<p>If both arguments are zero, hotpatching is disabled.</p>
<p>This option can be overridden for individual functions with the
<tt class="docutils literal"><span class="pre">hotpatch</span></tt> attribute.</p>
</dd></dl>

</div>
<div class="section" id="score-options">
<span id="id73"></span><h2>Score Options<a class="headerlink" href="#score-options" title="Permalink to this headline">¶</a></h2>
<p id="index-62">These options are defined for Score implementations:</p>
<dl class="option">
<dt id="cmdoption-meb">
<tt class="descname">-meb</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-meb" title="Permalink to this definition">¶</a></dt>
<dd><p>Compile code for big-endian mode.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mel">
<tt class="descname">-mel</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mel" title="Permalink to this definition">¶</a></dt>
<dd><p>Compile code for little-endian mode.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mnhwloop">
<tt class="descname">-mnhwloop</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mnhwloop" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable generation of <tt class="docutils literal"><span class="pre">bcnz</span></tt> instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-muls">
<tt class="descname">-muls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-muls" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable generation of unaligned load and store instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmac">
<tt class="descname">-mmac</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmac" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the use of multiply-accumulate instructions. Disabled by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mscore5">
<tt class="descname">-mscore5</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mscore5" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify the SCORE5 as the target architecture.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mscore5u">
<tt class="descname">-mscore5u</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mscore5u" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify the SCORE5U of the target architecture.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mscore7">
<tt class="descname">-mscore7</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mscore7" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify the SCORE7 as the target architecture. This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mscore7d">
<tt class="descname">-mscore7d</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mscore7d" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify the SCORE7D as the target architecture.</p>
</dd></dl>

</div>
<div class="section" id="sh-options">
<span id="id74"></span><h2>SH Options<a class="headerlink" href="#sh-options" title="Permalink to this headline">¶</a></h2>
<p>These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are defined for the SH implementations:</p>
<dl class="option">
<dt id="cmdoption-m1">
<tt class="descname">-m1</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m1" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH1.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m2">
<tt class="descname">-m2</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m2" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH2.</p>
</dd></dl>

<dl class="docutils">
<dt><tt class="docutils literal"><span class="pre">-m2e</span></tt></dt>
<dd>Generate code for the SH2e.</dd>
</dl>
<dl class="option">
<dt id="cmdoption-m2a-nofpu">
<tt class="descname">-m2a-nofpu</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m2a-nofpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH2a without FPU, or for a SH2a-FPU in such a way
that the floating-point unit is not used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m2a-single-only">
<tt class="descname">-m2a-single-only</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m2a-single-only" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH2a-FPU, in such a way that no double-precision
floating-point operations are used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m2a-single">
<tt class="descname">-m2a-single</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m2a-single" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH2a-FPU assuming the floating-point unit is in
single-precision mode by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m2a">
<tt class="descname">-m2a</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m2a" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH2a-FPU assuming the floating-point unit is in
double-precision mode by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m3">
<tt class="descname">-m3</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m3" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH3.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m3e">
<tt class="descname">-m3e</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m3e" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH3e.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-nofpu">
<tt class="descname">-m4-nofpu</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-nofpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH4 without a floating-point unit.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-single-only">
<tt class="descname">-m4-single-only</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-single-only" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH4 with a floating-point unit that only
supports single-precision arithmetic.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-single">
<tt class="descname">-m4-single</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-single" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH4 assuming the floating-point unit is in
single-precision mode by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4">
<tt class="descname">-m4</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH4.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-100">
<tt class="descname">-m4-100</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-100" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SH4-100.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-100-nofpu">
<tt class="descname">-m4-100-nofpu</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-100-nofpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SH4-100 in such a way that the
floating-point unit is not used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-100-single">
<tt class="descname">-m4-100-single</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-100-single" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SH4-100 assuming the floating-point unit is in
single-precision mode by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-100-single-only">
<tt class="descname">-m4-100-single-only</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-100-single-only" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SH4-100 in such a way that no double-precision
floating-point operations are used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-200">
<tt class="descname">-m4-200</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-200" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SH4-200.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-200-nofpu">
<tt class="descname">-m4-200-nofpu</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-200-nofpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SH4-200 without in such a way that the
floating-point unit is not used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-200-single">
<tt class="descname">-m4-200-single</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-200-single" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SH4-200 assuming the floating-point unit is in
single-precision mode by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-200-single-only">
<tt class="descname">-m4-200-single-only</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-200-single-only" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SH4-200 in such a way that no double-precision
floating-point operations are used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-300">
<tt class="descname">-m4-300</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-300" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SH4-300.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-300-nofpu">
<tt class="descname">-m4-300-nofpu</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-300-nofpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SH4-300 without in such a way that the
floating-point unit is not used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-300-single">
<tt class="descname">-m4-300-single</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-300-single" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SH4-300 in such a way that no double-precision
floating-point operations are used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-300-single-only">
<tt class="descname">-m4-300-single-only</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-300-single-only" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SH4-300 in such a way that no double-precision
floating-point operations are used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-340">
<tt class="descname">-m4-340</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-340" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SH4-340 (no MMU, no FPU).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4-500">
<tt class="descname">-m4-500</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4-500" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SH4-500 (no FPU).  Passes <em class="xref std std-option">-isa=sh4-nofpu</em> to the
assembler.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4a-nofpu">
<tt class="descname">-m4a-nofpu</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4a-nofpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH4al-dsp, or for a SH4a in such a way that the
floating-point unit is not used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4a-single-only">
<tt class="descname">-m4a-single-only</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4a-single-only" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH4a, in such a way that no double-precision
floating-point operations are used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4a-single">
<tt class="descname">-m4a-single</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4a-single" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH4a assuming the floating-point unit is in
single-precision mode by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4a">
<tt class="descname">-m4a</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4a" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the SH4a.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m4al">
<tt class="descname">-m4al</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m4al" title="Permalink to this definition">¶</a></dt>
<dd><p>Same as <a class="reference internal" href="#cmdoption-m4a-nofpu"><em class="xref std std-option">-m4a-nofpu</em></a>, except that it implicitly passes
<em class="xref std std-option">-dsp</em> to the assembler.  GCC doesn&#8217;t generate any DSP
instructions at the moment.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m5-32media">
<tt class="descname">-m5-32media</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m5-32media" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate 32-bit code for SHmedia.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m5-32media-nofpu">
<tt class="descname">-m5-32media-nofpu</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m5-32media-nofpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate 32-bit code for SHmedia in such a way that the
floating-point unit is not used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m5-64media">
<tt class="descname">-m5-64media</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m5-64media" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate 64-bit code for SHmedia.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m5-64media-nofpu">
<tt class="descname">-m5-64media-nofpu</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m5-64media-nofpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate 64-bit code for SHmedia in such a way that the
floating-point unit is not used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m5-compact">
<tt class="descname">-m5-compact</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m5-compact" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SHcompact.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m5-compact-nofpu">
<tt class="descname">-m5-compact-nofpu</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m5-compact-nofpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for SHcompact in such a way that the
floating-point unit is not used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mb">
<tt class="descname">-mb</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mb" title="Permalink to this definition">¶</a></dt>
<dd><p>Compile code for the processor in big-endian mode.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-ml">
<tt class="descname">-ml</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-ml" title="Permalink to this definition">¶</a></dt>
<dd><p>Compile code for the processor in little-endian mode.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdalign">
<tt class="descname">-mdalign</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdalign" title="Permalink to this definition">¶</a></dt>
<dd><p>Align doubles at 64-bit boundaries.  Note that this changes the calling
conventions, and thus some functions from the standard C library do
not work unless you recompile it first with <a class="reference internal" href="#cmdoption-mdalign"><em class="xref std std-option">-mdalign</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrelax">
<tt class="descname">-mrelax</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrelax" title="Permalink to this definition">¶</a></dt>
<dd><p>Shorten some address references at link time, when possible; uses the
linker option <em class="xref std std-option">-relax</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbigtable">
<tt class="descname">-mbigtable</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbigtable" title="Permalink to this definition">¶</a></dt>
<dd><p>Use 32-bit offsets in <tt class="docutils literal"><span class="pre">switch</span></tt> tables.  The default is to use
16-bit offsets.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbitops">
<tt class="descname">-mbitops</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbitops" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the use of bit manipulation instructions on SH2A.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfmovd">
<tt class="descname">-mfmovd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfmovd" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the use of the instruction <tt class="docutils literal"><span class="pre">fmovd</span></tt>.  Check <a class="reference internal" href="#cmdoption-mdalign"><em class="xref std std-option">-mdalign</em></a> for
alignment constraints.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrenesas">
<tt class="descname">-mrenesas</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrenesas" title="Permalink to this definition">¶</a></dt>
<dd><p>Comply with the calling conventions defined by Renesas.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-renesas">
<tt class="descname">-mno-renesas</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-renesas" title="Permalink to this definition">¶</a></dt>
<dd><p>Comply with the calling conventions defined for GCC before the Renesas
conventions were available.  This option is the default for all
targets of the SH toolchain.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mnomacsave">
<tt class="descname">-mnomacsave</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mnomacsave" title="Permalink to this definition">¶</a></dt>
<dd><p>Mark the <tt class="docutils literal"><span class="pre">MAC</span></tt> register as call-clobbered, even if
<a class="reference internal" href="#cmdoption-mrenesas"><em class="xref std std-option">-mrenesas</em></a> is given.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mieee">
<tt class="descname">-mieee</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-ieee</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mieee" title="Permalink to this definition">¶</a></dt>
<dd><p>Control the IEEE compliance of floating-point comparisons, which affects the
handling of cases where the result of a comparison is unordered.  By default
<a class="reference internal" href="#cmdoption-mieee"><em class="xref std std-option">-mieee</em></a> is implicitly enabled.  If <a class="reference internal" href="options-that-control-optimization.html#cmdoption-ffinite-math-only"><em class="xref std std-option">-ffinite-math-only</em></a> is
enabled <em class="xref std std-option">-mno-ieee</em> is implicitly set, which results in faster
floating-point greater-equal and less-equal comparisons.  The implcit settings
can be overridden by specifying either <a class="reference internal" href="#cmdoption-mieee"><em class="xref std std-option">-mieee</em></a> or <em class="xref std std-option">-mno-ieee</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-minline-ic_invalidate">
<tt class="descname">-minline-ic_invalidate</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-minline-ic_invalidate" title="Permalink to this definition">¶</a></dt>
<dd><p>Inline code to invalidate instruction cache entries after setting up
nested function trampolines.
This option has no effect if <a class="reference internal" href="#cmdoption-musermode"><em class="xref std std-option">-musermode</em></a> is in effect and the selected
code generation option (e.g. <a class="reference internal" href="#cmdoption-m4"><em class="xref std std-option">-m4</em></a>) does not allow the use of the <tt class="docutils literal"><span class="pre">icbi</span></tt>
instruction.
If the selected code generation option does not allow the use of the <tt class="docutils literal"><span class="pre">icbi</span></tt>
instruction, and <a class="reference internal" href="#cmdoption-musermode"><em class="xref std std-option">-musermode</em></a> is not in effect, the inlined code
manipulates the instruction cache address array directly with an associative
write.  This not only requires privileged mode at run time, but it also
fails if the cache line had been mapped via the TLB and has become unmapped.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-misize">
<tt class="descname">-misize</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-misize" title="Permalink to this definition">¶</a></dt>
<dd><p>Dump instruction size and location in the assembly code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpadstruct">
<tt class="descname">-mpadstruct</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpadstruct" title="Permalink to this definition">¶</a></dt>
<dd><p>This option is deprecated.  It pads structures to multiple of 4 bytes,
which is incompatible with the SH ABI.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-matomic-model">
<tt class="descname">-matomic-model</tt><tt class="descclassname">=model</tt><a class="headerlink" href="#cmdoption-matomic-model" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-63">Sets the model of atomic operations and additional parameters as a comma
separated list.  For details on the atomic built-in functions see
__atomic Builtins.  The following models and parameters are supported:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">none</span></tt></dt>
<dd>Disable compiler generated atomic sequences and emit library calls for atomic
operations.  This is the default if the target is not <tt class="docutils literal"><span class="pre">sh*-*-linux*</span></tt>.</dd>
<dt><tt class="samp docutils literal"><span class="pre">soft-gusa</span></tt></dt>
<dd>Generate GNU/Linux compatible gUSA software atomic sequences for the atomic
built-in functions.  The generated atomic sequences require additional support
from the interrupt/exception handling code of the system and are only suitable
for SH3* and SH4* single-core systems.  This option is enabled by default when
the target is <tt class="docutils literal"><span class="pre">sh*-*-linux*</span></tt> and SH3* or SH4*.  When the target is SH4A,
this option also partially utilizes the hardware atomic instructions
<tt class="docutils literal"><span class="pre">movli.l</span></tt> and <tt class="docutils literal"><span class="pre">movco.l</span></tt> to create more efficient code, unless
<tt class="samp docutils literal"><span class="pre">strict</span></tt> is specified.</dd>
<dt><tt class="samp docutils literal"><span class="pre">soft-tcb</span></tt></dt>
<dd>Generate software atomic sequences that use a variable in the thread control
block.  This is a variation of the gUSA sequences which can also be used on
SH1* and SH2* targets.  The generated atomic sequences require additional
support from the interrupt/exception handling code of the system and are only
suitable for single-core systems.  When using this model, the <tt class="samp docutils literal"><span class="pre">gbr-offset=</span></tt>
parameter has to be specified as well.</dd>
<dt><tt class="samp docutils literal"><span class="pre">soft-imask</span></tt></dt>
<dd>Generate software atomic sequences that temporarily disable interrupts by
setting <tt class="docutils literal"><span class="pre">SR.IMASK</span> <span class="pre">=</span> <span class="pre">1111</span></tt>.  This model works only when the program runs
in privileged mode and is only suitable for single-core systems.  Additional
support from the interrupt/exception handling code of the system is not
required.  This model is enabled by default when the target is
<tt class="docutils literal"><span class="pre">sh*-*-linux*</span></tt> and SH1* or SH2*.</dd>
<dt><tt class="samp docutils literal"><span class="pre">hard-llcs</span></tt></dt>
<dd>Generate hardware atomic sequences using the <tt class="docutils literal"><span class="pre">movli.l</span></tt> and <tt class="docutils literal"><span class="pre">movco.l</span></tt>
instructions only.  This is only available on SH4A and is suitable for
multi-core systems.  Since the hardware instructions support only 32 bit atomic
variables access to 8 or 16 bit variables is emulated with 32 bit accesses.
Code compiled with this option is also compatible with other software
atomic model interrupt/exception handling systems if executed on an SH4A
system.  Additional support from the interrupt/exception handling code of the
system is not required for this model.</dd>
<dt><tt class="samp docutils literal"><span class="pre">gbr-offset=</span></tt></dt>
<dd>This parameter specifies the offset in bytes of the variable in the thread
control block structure that should be used by the generated atomic sequences
when the <tt class="samp docutils literal"><span class="pre">soft-tcb</span></tt> model has been selected.  For other models this
parameter is ignored.  The specified value must be an integer multiple of four
and in the range 0-1020.</dd>
<dt><tt class="samp docutils literal"><span class="pre">strict</span></tt></dt>
<dd>This parameter prevents mixed usage of multiple atomic models, even if they
are compatible, and makes the compiler generate atomic sequences of the
specified model only.</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtas">
<tt class="descname">-mtas</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mtas" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate the <tt class="docutils literal"><span class="pre">tas.b</span></tt> opcode for <tt class="docutils literal"><span class="pre">__atomic_test_and_set</span></tt>.
Notice that depending on the particular hardware and software configuration
this can degrade overall performance due to the operand cache line flushes
that are implied by the <tt class="docutils literal"><span class="pre">tas.b</span></tt> instruction.  On multi-core SH4A
processors the <tt class="docutils literal"><span class="pre">tas.b</span></tt> instruction must be used with caution since it
can result in data corruption for certain cache configurations.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mprefergot">
<tt class="descname">-mprefergot</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mprefergot" title="Permalink to this definition">¶</a></dt>
<dd><p>When generating position-independent code, emit function calls using
the Global Offset Table instead of the Procedure Linkage Table.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-musermode">
<tt class="descname">-musermode</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-usermode</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-musermode" title="Permalink to this definition">¶</a></dt>
<dd><p>Don&#8217;t allow (allow) the compiler generating privileged mode code.  Specifying
<a class="reference internal" href="#cmdoption-musermode"><em class="xref std std-option">-musermode</em></a> also implies <em class="xref std std-option">-mno-inline-ic_invalidate</em> if the
inlined code would not work in user mode.  <a class="reference internal" href="#cmdoption-musermode"><em class="xref std std-option">-musermode</em></a> is the default
when the target is <tt class="docutils literal"><span class="pre">sh*-*-linux*</span></tt>.  If the target is SH1* or SH2*
<a class="reference internal" href="#cmdoption-musermode"><em class="xref std std-option">-musermode</em></a> has no effect, since there is no user mode.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-multcost">
<tt class="descname">-multcost</tt><tt class="descclassname">=number</tt><a class="headerlink" href="#cmdoption-multcost" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-64">Set the cost to assume for a multiply insn.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdiv">
<tt class="descname">-mdiv</tt><tt class="descclassname">=strategy</tt><a class="headerlink" href="#cmdoption-mdiv" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-65">Set the division strategy to be used for integer division operations.
For SHmedia <tt class="docutils literal"><span class="pre">strategy</span></tt> can be one of:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">fp</span></tt></dt>
<dd>Performs the operation in floating point.  This has a very high latency,
but needs only a few instructions, so it might be a good choice if
your code has enough easily-exploitable ILP to allow the compiler to
schedule the floating-point instructions together with other instructions.
Division by zero causes a floating-point exception.</dd>
<dt><tt class="samp docutils literal"><span class="pre">inv</span></tt></dt>
<dd>Uses integer operations to calculate the inverse of the divisor,
and then multiplies the dividend with the inverse.  This strategy allows
CSE and hoisting of the inverse calculation.  Division by zero calculates
an unspecified result, but does not trap.</dd>
<dt><tt class="samp docutils literal"><span class="pre">inv:minlat</span></tt></dt>
<dd>A variant of <tt class="samp docutils literal"><span class="pre">inv</span></tt> where, if no CSE or hoisting opportunities
have been found, or if the entire operation has been hoisted to the same
place, the last stages of the inverse calculation are intertwined with the
final multiply to reduce the overall latency, at the expense of using a few
more instructions, and thus offering fewer scheduling opportunities with
other code.</dd>
<dt><tt class="samp docutils literal"><span class="pre">call</span></tt></dt>
<dd>Calls a library function that usually implements the <tt class="samp docutils literal"><span class="pre">inv:minlat</span></tt>
strategy.
This gives high code density for <tt class="docutils literal"><span class="pre">m5-*media-nofpu</span></tt> compilations.</dd>
<dt><tt class="samp docutils literal"><span class="pre">call2</span></tt></dt>
<dd>Uses a different entry point of the same library function, where it
assumes that a pointer to a lookup table has already been set up, which
exposes the pointer load to CSE and code hoisting optimizations.</dd>
<dt><tt class="samp docutils literal"><span class="pre">inv:call</span></tt> <tt class="samp docutils literal"><span class="pre">inv:call2</span></tt> <tt class="samp docutils literal"><span class="pre">inv:fp</span></tt></dt>
<dd>Use the <tt class="samp docutils literal"><span class="pre">inv</span></tt> algorithm for initial
code generation, but if the code stays unoptimized, revert to the <tt class="samp docutils literal"><span class="pre">call</span></tt>,
<tt class="samp docutils literal"><span class="pre">call2</span></tt>, or <tt class="samp docutils literal"><span class="pre">fp</span></tt> strategies, respectively.  Note that the
potentially-trapping side effect of division by zero is carried by a
separate instruction, so it is possible that all the integer instructions
are hoisted out, but the marker for the side effect stays where it is.
A recombination to floating-point operations or a call is not possible
in that case.</dd>
<dt><tt class="samp docutils literal"><span class="pre">inv20u</span></tt> <tt class="samp docutils literal"><span class="pre">inv20l</span></tt></dt>
<dd><p class="first">Variants of the <tt class="samp docutils literal"><span class="pre">inv:minlat</span></tt> strategy.  In the case
that the inverse calculation is not separated from the multiply, they speed
up division where the dividend fits into 20 bits (plus sign where applicable)
by inserting a test to skip a number of operations in this case; this test
slows down the case of larger dividends.  <tt class="samp docutils literal"><span class="pre">inv20u</span></tt> assumes the case of a such
a small dividend to be unlikely, and <tt class="samp docutils literal"><span class="pre">inv20l</span></tt> assumes it to be likely.</p>
<p class="last">For targets other than SHmedia <tt class="docutils literal"><span class="pre">strategy</span></tt> can be one of:</p>
</dd>
<dt><tt class="samp docutils literal"><span class="pre">call-div1</span></tt></dt>
<dd>Calls a library function that uses the single-step division instruction
<tt class="docutils literal"><span class="pre">div1</span></tt> to perform the operation.  Division by zero calculates an
unspecified result and does not trap.  This is the default except for SH4,
SH2A and SHcompact.</dd>
<dt><tt class="samp docutils literal"><span class="pre">call-fp</span></tt></dt>
<dd>Calls a library function that performs the operation in double precision
floating point.  Division by zero causes a floating-point exception.  This is
the default for SHcompact with FPU.  Specifying this for targets that do not
have a double precision FPU defaults to <tt class="docutils literal"><span class="pre">call-div1</span></tt>.</dd>
<dt><tt class="samp docutils literal"><span class="pre">call-table</span></tt></dt>
<dd><p class="first">Calls a library function that uses a lookup table for small divisors and
the <tt class="docutils literal"><span class="pre">div1</span></tt> instruction with case distinction for larger divisors.  Division
by zero calculates an unspecified result and does not trap.  This is the default
for SH4.  Specifying this for targets that do not have dynamic shift
instructions defaults to <tt class="docutils literal"><span class="pre">call-div1</span></tt>.</p>
<p class="last">When a division strategy has not been specified the default strategy is</p>
</dd>
</dl>
<p>selected based on the current target.  For SH2A the default strategy is to
use the <tt class="docutils literal"><span class="pre">divs</span></tt> and <tt class="docutils literal"><span class="pre">divu</span></tt> instructions instead of library function
calls.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-maccumulate-outgoing-args">
<tt class="descname">-maccumulate-outgoing-args</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-maccumulate-outgoing-args" title="Permalink to this definition">¶</a></dt>
<dd><p>Reserve space once for outgoing arguments in the function prologue rather
than around each call.  Generally beneficial for performance and size.  Also
needed for unwinding to avoid changing the stack frame around conditional code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdivsi3_libfunc">
<tt class="descname">-mdivsi3_libfunc</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mdivsi3_libfunc" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-66">Set the name of the library function used for 32-bit signed division to
<tt class="docutils literal"><span class="pre">name</span></tt>.
This only affects the name used in the <tt class="samp docutils literal"><span class="pre">call</span></tt> and <tt class="samp docutils literal"><span class="pre">inv:call</span></tt>
division strategies, and the compiler still expects the same
sets of input/output/clobbered registers as if this option were not present.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfixed-range">
<tt class="descname">-mfixed-range</tt><tt class="descclassname">=register-range</tt><a class="headerlink" href="#cmdoption-mfixed-range" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code treating the given register range as fixed registers.
A fixed register is one that the register allocator can not use.  This is
useful when compiling kernel code.  A register range is specified as
two registers separated by a dash.  Multiple register ranges can be
specified separated by a comma.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mindexed-addressing">
<tt class="descname">-mindexed-addressing</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mindexed-addressing" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the use of the indexed addressing mode for SHmedia32/SHcompact.
This is only safe if the hardware and/or OS implement 32-bit wrap-around
semantics for the indexed addressing mode.  The architecture allows the
implementation of processors with 64-bit MMU, which the OS could use to
get 32-bit addressing, but since no current hardware implementation supports
this or any other way to make the indexed addressing mode safe to use in
the 32-bit ABI, the default is <em class="xref std std-option">-mno-indexed-addressing</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mgettrcost">
<tt class="descname">-mgettrcost</tt><tt class="descclassname">=number</tt><a class="headerlink" href="#cmdoption-mgettrcost" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-67">Set the cost assumed for the <tt class="docutils literal"><span class="pre">gettr</span></tt> instruction to <tt class="docutils literal"><span class="pre">number</span></tt>.
The default is 2 if <a class="reference internal" href="#cmdoption-mpt-fixed"><em class="xref std std-option">-mpt-fixed</em></a> is in effect, 100 otherwise.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpt-fixed">
<tt class="descname">-mpt-fixed</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpt-fixed" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume <tt class="docutils literal"><span class="pre">pt*</span></tt> instructions won&#8217;t trap.  This generally generates
better-scheduled code, but is unsafe on current hardware.
The current architecture
definition says that <tt class="docutils literal"><span class="pre">ptabs</span></tt> and <tt class="docutils literal"><span class="pre">ptrel</span></tt> trap when the target
anded with 3 is 3.
This has the unintentional effect of making it unsafe to schedule these
instructions before a branch, or hoist them out of a loop.  For example,
<tt class="docutils literal"><span class="pre">__do_global_ctors</span></tt>, a part of libgcc
that runs constructors at program
startup, calls functions in a list which is delimited by -1.  With the
<a class="reference internal" href="#cmdoption-mpt-fixed"><em class="xref std std-option">-mpt-fixed</em></a> option, the <tt class="docutils literal"><span class="pre">ptabs</span></tt> is done before testing against -1.
That means that all the constructors run a bit more quickly, but when
the loop comes to the end of the list, the program crashes because <tt class="docutils literal"><span class="pre">ptabs</span></tt>
loads -1 into a target register.</p>
<p>Since this option is unsafe for any
hardware implementing the current architecture specification, the default
is <em class="xref std std-option">-mno-pt-fixed</em>.  Unless specified explicitly with
<a class="reference internal" href="#cmdoption-mgettrcost"><em class="xref std std-option">-mgettrcost</em></a>, <em class="xref std std-option">-mno-pt-fixed</em> also implies <em class="xref std std-option">-mgettrcost=100</em>;
this deters register allocation from using target registers for storing
ordinary integers.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-minvalid-symbols">
<tt class="descname">-minvalid-symbols</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-minvalid-symbols" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume symbols might be invalid.  Ordinary function symbols generated by
the compiler are always valid to load with
<tt class="docutils literal"><span class="pre">movi</span></tt>/<tt class="docutils literal"><span class="pre">shori</span></tt>/<tt class="docutils literal"><span class="pre">ptabs</span></tt> or
<tt class="docutils literal"><span class="pre">movi</span></tt>/<tt class="docutils literal"><span class="pre">shori</span></tt>/<tt class="docutils literal"><span class="pre">ptrel</span></tt>,
but with assembler and/or linker tricks it is possible
to generate symbols that cause <tt class="docutils literal"><span class="pre">ptabs</span></tt> or <tt class="docutils literal"><span class="pre">ptrel</span></tt> to trap.
This option is only meaningful when <em class="xref std std-option">-mno-pt-fixed</em> is in effect.
It prevents cross-basic-block CSE, hoisting and most scheduling
of symbol loads.  The default is <em class="xref std std-option">-mno-invalid-symbols</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbranch-cost">
<tt class="descname">-mbranch-cost</tt><tt class="descclassname">=num</tt><a class="headerlink" href="#cmdoption-mbranch-cost" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-68">Assume <tt class="docutils literal"><span class="pre">num</span></tt> to be the cost for a branch instruction.  Higher numbers
make the compiler try to generate more branch-free code if possible.
If not specified the value is selected depending on the processor type that
is being compiled for.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mzdcbranch">
<tt class="descname">-mzdcbranch</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-zdcbranch</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mzdcbranch" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume (do not assume) that zero displacement conditional branch instructions
<tt class="docutils literal"><span class="pre">bt</span></tt> and <tt class="docutils literal"><span class="pre">bf</span></tt> are fast.  If <a class="reference internal" href="#cmdoption-mzdcbranch"><em class="xref std std-option">-mzdcbranch</em></a> is specified, the
compiler prefers zero displacement branch code sequences.  This is
enabled by default when generating code for SH4 and SH4A.  It can be explicitly
disabled by specifying <em class="xref std std-option">-mno-zdcbranch</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcbranch-force-delay-slot">
<tt class="descname">-mcbranch-force-delay-slot</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcbranch-force-delay-slot" title="Permalink to this definition">¶</a></dt>
<dd><p>Force the usage of delay slots for conditional branches, which stuffs the delay
slot with a <tt class="docutils literal"><span class="pre">nop</span></tt> if a suitable instruction can&#8217;t be found.  By default
this option is disabled.  It can be enabled to work around hardware bugs as
found in the original SH7055.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfused-madd">
<tt class="descname">-mfused-madd</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fused-madd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfused-madd" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code that uses (does not use) the floating-point multiply and
accumulate instructions.  These instructions are generated by default
if hardware floating point is used.  The machine-dependent
<a class="reference internal" href="#cmdoption-mfused-madd"><em class="xref std std-option">-mfused-madd</em></a> option is now mapped to the machine-independent
<em class="xref std std-option">-ffp-contract=fast</em> option, and <em class="xref std std-option">-mno-fused-madd</em> is
mapped to <em class="xref std std-option">-ffp-contract=off</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfsca">
<tt class="descname">-mfsca</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fsca</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfsca" title="Permalink to this definition">¶</a></dt>
<dd><p>Allow or disallow the compiler to emit the <tt class="docutils literal"><span class="pre">fsca</span></tt> instruction for sine
and cosine approximations.  The option <a class="reference internal" href="#cmdoption-mfsca"><em class="xref std std-option">-mfsca</em></a> must be used in
combination with <a class="reference internal" href="options-that-control-optimization.html#cmdoption-funsafe-math-optimizations"><em class="xref std std-option">-funsafe-math-optimizations</em></a>.  It is enabled by default
when generating code for SH4A.  Using <em class="xref std std-option">-mno-fsca</em> disables sine and cosine
approximations even if <a class="reference internal" href="options-that-control-optimization.html#cmdoption-funsafe-math-optimizations"><em class="xref std std-option">-funsafe-math-optimizations</em></a> is in effect.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfsrra">
<tt class="descname">-mfsrra</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fsrra</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfsrra" title="Permalink to this definition">¶</a></dt>
<dd><p>Allow or disallow the compiler to emit the <tt class="docutils literal"><span class="pre">fsrra</span></tt> instruction for
reciprocal square root approximations.  The option <a class="reference internal" href="#cmdoption-mfsrra"><em class="xref std std-option">-mfsrra</em></a> must be used
in combination with <a class="reference internal" href="options-that-control-optimization.html#cmdoption-funsafe-math-optimizations"><em class="xref std std-option">-funsafe-math-optimizations</em></a> and
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-ffinite-math-only"><em class="xref std std-option">-ffinite-math-only</em></a>.  It is enabled by default when generating code for
SH4A.  Using <em class="xref std std-option">-mno-fsrra</em> disables reciprocal square root approximations
even if <a class="reference internal" href="options-that-control-optimization.html#cmdoption-funsafe-math-optimizations"><em class="xref std std-option">-funsafe-math-optimizations</em></a> and <a class="reference internal" href="options-that-control-optimization.html#cmdoption-ffinite-math-only"><em class="xref std std-option">-ffinite-math-only</em></a> are
in effect.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpretend-cmove">
<tt class="descname">-mpretend-cmove</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpretend-cmove" title="Permalink to this definition">¶</a></dt>
<dd><p>Prefer zero-displacement conditional branches for conditional move instruction
patterns.  This can result in faster code on the SH4 processor.</p>
</dd></dl>

</div>
<div class="section" id="solaris-2-options">
<span id="id75"></span><h2>Solaris 2 Options<a class="headerlink" href="#solaris-2-options" title="Permalink to this headline">¶</a></h2>
<p id="index-69">These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are supported on Solaris 2:</p>
<dl class="option">
<dt id="cmdoption-mclear-hwcap">
<tt class="descname">-mclear-hwcap</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mclear-hwcap" title="Permalink to this definition">¶</a></dt>
<dd><p><a class="reference internal" href="#cmdoption-mclear-hwcap"><em class="xref std std-option">-mclear-hwcap</em></a> tells the compiler to remove the hardware
capabilities generated by the Solaris assembler.  This is only necessary
when object files use ISA extensions not supported by the current
machine, but check at runtime whether or not to use them.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mimpure-text">
<tt class="descname">-mimpure-text</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mimpure-text" title="Permalink to this definition">¶</a></dt>
<dd><p><a class="reference internal" href="#cmdoption-mimpure-text"><em class="xref std std-option">-mimpure-text</em></a>, used in addition to <a class="reference internal" href="options-for-linking.html#cmdoption-shared"><em class="xref std std-option">-shared</em></a>, tells
the compiler to not pass <em class="xref std std-option">-z text</em> to the linker when linking a
shared object.  Using this option, you can link position-dependent
code into a shared object.</p>
<p><a class="reference internal" href="#cmdoption-mimpure-text"><em class="xref std std-option">-mimpure-text</em></a> suppresses the &#8216;relocations remain against
allocatable but non-writable sections&#8217; linker error message.
However, the necessary relocations trigger copy-on-write, and the
shared object is not actually shared across processes.  Instead of
using <a class="reference internal" href="#cmdoption-mimpure-text"><em class="xref std std-option">-mimpure-text</em></a>, you should compile all source code with
<a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fpic"><em class="xref std std-option">-fpic</em></a> or <a class="reference internal" href="options-for-code-generation-conventions.html#cmdoption-fPIC"><em class="xref std std-option">-fPIC</em></a>.</p>
</dd></dl>

<p>These switches are supported in addition to the above on Solaris 2:</p>
<dl class="option">
<dt id="cmdoption-pthreads">
<tt class="descname">-pthreads</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-pthreads" title="Permalink to this definition">¶</a></dt>
<dd><p>Add support for multithreading using the POSIX threads library.  This
option sets flags for both the preprocessor and linker.  This option does
not affect the thread safety of object code produced  by the compiler or
that of libraries supplied with it.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-pthread">
<tt class="descname">-pthread</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-pthread" title="Permalink to this definition">¶</a></dt>
<dd><p>This is a synonym for <a class="reference internal" href="#cmdoption-pthreads"><em class="xref std std-option">-pthreads</em></a>.</p>
</dd></dl>

</div>
<div class="section" id="sparc-options">
<span id="id76"></span><h2>SPARC Options<a class="headerlink" href="#sparc-options" title="Permalink to this headline">¶</a></h2>
<p id="index-70">These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are supported on the SPARC:</p>
<dl class="option">
<dt id="cmdoption-mno-app-regs">
<tt class="descname">-mno-app-regs</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mapp-regs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-app-regs" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify <a class="reference internal" href="#cmdoption-mapp-regs"><em class="xref std std-option">-mapp-regs</em></a> to generate output using the global registers
2 through 4, which the SPARC SVR4 ABI reserves for applications.  Like the
global register 1, each global register 2 through 4 is then treated as an
allocable register that is clobbered by function calls.  This is the default.</p>
<p>To be fully SVR4 ABI-compliant at the cost of some performance loss,
specify <a class="reference internal" href="#cmdoption-mno-app-regs"><em class="xref std std-option">-mno-app-regs</em></a>.  You should compile libraries and system
software with this option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mflat">
<tt class="descname">-mflat</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-flat</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mflat" title="Permalink to this definition">¶</a></dt>
<dd><p>With <a class="reference internal" href="#cmdoption-mflat"><em class="xref std std-option">-mflat</em></a>, the compiler does not generate save/restore instructions
and uses a &#8216;flat&#8217; or single register window model.  This model is compatible
with the regular register window model.  The local registers and the input
registers (0-5) are still treated as &#8216;call-saved&#8217; registers and are
saved on the stack as needed.</p>
<p>With <em class="xref std std-option">-mno-flat</em> (the default), the compiler generates save/restore
instructions (except for leaf functions).  This is the normal operating mode.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfpu">
<tt class="descname">-mfpu</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mhard-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output containing floating-point instructions.  This is the
default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-fpu">
<tt class="descname">-mno-fpu</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-msoft-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-fpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output containing library calls for floating point.
Warning: the requisite libraries are not available for all SPARC
targets.  Normally the facilities of the machine&#8217;s usual C compiler are
used, but this cannot be done directly in cross-compilation.  You must make
your own arrangements to provide suitable library functions for
cross-compilation.  The embedded targets <tt class="samp docutils literal"><span class="pre">sparc-*-aout</span></tt> and
<tt class="samp docutils literal"><span class="pre">sparclite-*-*</span></tt> do provide software floating-point support.</p>
<p><a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a> changes the calling convention in the output file;
therefore, it is only useful if you compile <em>all</em> of a program with
this option.  In particular, you need to compile libgcc.a, the
library that comes with GCC, with <a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a> in order for
this to work.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mhard-quad-float">
<tt class="descname">-mhard-quad-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mhard-quad-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output containing quad-word (long double) floating-point
instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msoft-quad-float">
<tt class="descname">-msoft-quad-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msoft-quad-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output containing library calls for quad-word (long double)
floating-point instructions.  The functions called are those specified
in the SPARC ABI.  This is the default.</p>
<p>As of this writing, there are no SPARC implementations that have hardware
support for the quad-word floating-point instructions.  They all invoke
a trap handler for one of these instructions, and then the trap handler
emulates the effect of the instruction.  Because of the trap handler overhead,
this is much slower than calling the ABI library routines.  Thus the
<a class="reference internal" href="#cmdoption-msoft-quad-float"><em class="xref std std-option">-msoft-quad-float</em></a> option is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-unaligned-doubles">
<tt class="descname">-mno-unaligned-doubles</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-munaligned-doubles</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-unaligned-doubles" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume that doubles have 8-byte alignment.  This is the default.</p>
<p>With <em class="xref std std-option">-munaligned-doubles</em>, GCC assumes that doubles have 8-byte
alignment only if they are contained in another type, or if they have an
absolute address.  Otherwise, it assumes they have 4-byte alignment.
Specifying this option avoids some rare compatibility problems with code
generated by other compilers.  It is not the default because it results
in a performance loss, especially for floating-point code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-muser-mode">
<tt class="descname">-muser-mode</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-user-mode</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-muser-mode" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate code that can only run in supervisor mode.  This is relevant
only for the <tt class="docutils literal"><span class="pre">casa</span></tt> instruction emitted for the LEON3 processor.  The
default is <em class="xref std std-option">-mno-user-mode</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-faster-structs">
<tt class="descname">-mno-faster-structs</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mfaster-structs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-faster-structs" title="Permalink to this definition">¶</a></dt>
<dd><p>With <em class="xref std std-option">-mfaster-structs</em>, the compiler assumes that structures
should have 8-byte alignment.  This enables the use of pairs of
<tt class="docutils literal"><span class="pre">ldd</span></tt> and <tt class="docutils literal"><span class="pre">std</span></tt> instructions for copies in structure
assignment, in place of twice as many <tt class="docutils literal"><span class="pre">ld</span></tt> and <tt class="docutils literal"><span class="pre">st</span></tt> pairs.
However, the use of this changed alignment directly violates the SPARC
ABI.  Thus, it&#8217;s intended only for use on targets where the developer
acknowledges that their resulting code is not directly in line with
the rules of the ABI.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=cpu_type</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the instruction set, register set, and instruction scheduling parameters
for machine type <tt class="docutils literal"><span class="pre">cpu_type</span></tt>.  Supported values for <tt class="docutils literal"><span class="pre">cpu_type</span></tt> are
<tt class="samp docutils literal"><span class="pre">v7</span></tt>, <tt class="samp docutils literal"><span class="pre">cypress</span></tt>, <tt class="samp docutils literal"><span class="pre">v8</span></tt>, <tt class="samp docutils literal"><span class="pre">supersparc</span></tt>, <tt class="samp docutils literal"><span class="pre">hypersparc</span></tt>,
<tt class="samp docutils literal"><span class="pre">leon</span></tt>, <tt class="samp docutils literal"><span class="pre">leon3</span></tt>, <tt class="samp docutils literal"><span class="pre">leon3v7</span></tt>, <tt class="samp docutils literal"><span class="pre">sparclite</span></tt>, <tt class="samp docutils literal"><span class="pre">f930</span></tt>,
<tt class="samp docutils literal"><span class="pre">f934</span></tt>, <tt class="samp docutils literal"><span class="pre">sparclite86x</span></tt>, <tt class="samp docutils literal"><span class="pre">sparclet</span></tt>, <tt class="samp docutils literal"><span class="pre">tsc701</span></tt>, <tt class="samp docutils literal"><span class="pre">v9</span></tt>,
<tt class="samp docutils literal"><span class="pre">ultrasparc</span></tt>, <tt class="samp docutils literal"><span class="pre">ultrasparc3</span></tt>, <tt class="samp docutils literal"><span class="pre">niagara</span></tt>, <tt class="samp docutils literal"><span class="pre">niagara2</span></tt>,
<tt class="samp docutils literal"><span class="pre">niagara3</span></tt> and <tt class="samp docutils literal"><span class="pre">niagara4</span></tt>.</p>
<p>Native Solaris and GNU/Linux toolchains also support the value <tt class="samp docutils literal"><span class="pre">native</span></tt>,
which selects the best architecture option for the host processor.
<em class="xref std std-option">-mcpu=native</em> has no effect if GCC does not recognize
the processor.</p>
<p>Default instruction scheduling parameters are used for values that select
an architecture and not an implementation.  These are <tt class="samp docutils literal"><span class="pre">v7</span></tt>, <tt class="samp docutils literal"><span class="pre">v8</span></tt>,
<tt class="samp docutils literal"><span class="pre">sparclite</span></tt>, <tt class="samp docutils literal"><span class="pre">sparclet</span></tt>, <tt class="samp docutils literal"><span class="pre">v9</span></tt>.</p>
<p>Here is a list of each supported architecture and their supported
implementations.</p>
<dl class="docutils">
<dt>v7</dt>
<dd>cypress, leon3v7</dd>
<dt>v8</dt>
<dd>supersparc, hypersparc, leon, leon3</dd>
<dt>sparclite</dt>
<dd>f930, f934, sparclite86x</dd>
<dt>sparclet</dt>
<dd>tsc701</dd>
<dt>v9</dt>
<dd><p class="first">ultrasparc, ultrasparc3, niagara, niagara2, niagara3, niagara4</p>
<p class="last">By default (unless configured otherwise), GCC generates code for the V7</p>
</dd>
</dl>
<p>variant of the SPARC architecture.  With <em class="xref std std-option">-mcpu=cypress</em>, the compiler
additionally optimizes it for the Cypress CY7C602 chip, as used in the
SPARCStation/SPARCServer 3xx series.  This is also appropriate for the older
SPARCStation 1, 2, IPX etc.</p>
<p>With <em class="xref std std-option">-mcpu=v8</em>, GCC generates code for the V8 variant of the SPARC
architecture.  The only difference from V7 code is that the compiler emits
the integer multiply and integer divide instructions which exist in SPARC-V8
but not in SPARC-V7.  With <em class="xref std std-option">-mcpu=supersparc</em>, the compiler additionally
optimizes it for the SuperSPARC chip, as used in the SPARCStation 10, 1000 and
2000 series.</p>
<p>With <em class="xref std std-option">-mcpu=sparclite</em>, GCC generates code for the SPARClite variant of
the SPARC architecture.  This adds the integer multiply, integer divide step
and scan (<tt class="docutils literal"><span class="pre">ffs</span></tt>) instructions which exist in SPARClite but not in SPARC-V7.
With <em class="xref std std-option">-mcpu=f930</em>, the compiler additionally optimizes it for the
Fujitsu MB86930 chip, which is the original SPARClite, with no FPU.  With
<em class="xref std std-option">-mcpu=f934</em>, the compiler additionally optimizes it for the Fujitsu
MB86934 chip, which is the more recent SPARClite with FPU.</p>
<p>With <em class="xref std std-option">-mcpu=sparclet</em>, GCC generates code for the SPARClet variant of
the SPARC architecture.  This adds the integer multiply, multiply/accumulate,
integer divide step and scan (<tt class="docutils literal"><span class="pre">ffs</span></tt>) instructions which exist in SPARClet
but not in SPARC-V7.  With <em class="xref std std-option">-mcpu=tsc701</em>, the compiler additionally
optimizes it for the TEMIC SPARClet chip.</p>
<p>With <em class="xref std std-option">-mcpu=v9</em>, GCC generates code for the V9 variant of the SPARC
architecture.  This adds 64-bit integer and floating-point move instructions,
3 additional floating-point condition code registers and conditional move
instructions.  With <em class="xref std std-option">-mcpu=ultrasparc</em>, the compiler additionally
optimizes it for the Sun UltraSPARC I/II/IIi chips.  With
<em class="xref std std-option">-mcpu=ultrasparc3</em>, the compiler additionally optimizes it for the
Sun UltraSPARC III/III+/IIIi/IIIi+/IV/IV+ chips.  With
<em class="xref std std-option">-mcpu=niagara</em>, the compiler additionally optimizes it for
Sun UltraSPARC T1 chips.  With <em class="xref std std-option">-mcpu=niagara2</em>, the compiler
additionally optimizes it for Sun UltraSPARC T2 chips. With
<em class="xref std std-option">-mcpu=niagara3</em>, the compiler additionally optimizes it for Sun
UltraSPARC T3 chips.  With <em class="xref std std-option">-mcpu=niagara4</em>, the compiler
additionally optimizes it for Sun UltraSPARC T4 chips.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune">
<tt class="descname">-mtune</tt><tt class="descclassname">=cpu_type</tt><a class="headerlink" href="#cmdoption-mtune" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the instruction scheduling parameters for machine type
<tt class="docutils literal"><span class="pre">cpu_type</span></tt>, but do not set the instruction set or register set that the
option <em class="xref std std-option">-mcpu=``cpu_type``</em> does.</p>
<p>The same values for <em class="xref std std-option">-mcpu=``cpu_type``</em> can be used for
<em class="xref std std-option">-mtune=``cpu_type``</em>, but the only useful values are those
that select a particular CPU implementation.  Those are <tt class="samp docutils literal"><span class="pre">cypress</span></tt>,
<tt class="samp docutils literal"><span class="pre">supersparc</span></tt>, <tt class="samp docutils literal"><span class="pre">hypersparc</span></tt>, <tt class="samp docutils literal"><span class="pre">leon</span></tt>, <tt class="samp docutils literal"><span class="pre">leon3</span></tt>,
<tt class="samp docutils literal"><span class="pre">leon3v7</span></tt>, <tt class="samp docutils literal"><span class="pre">f930</span></tt>, <tt class="samp docutils literal"><span class="pre">f934</span></tt>, <tt class="samp docutils literal"><span class="pre">sparclite86x</span></tt>, <tt class="samp docutils literal"><span class="pre">tsc701</span></tt>,
<tt class="samp docutils literal"><span class="pre">ultrasparc</span></tt>, <tt class="samp docutils literal"><span class="pre">ultrasparc3</span></tt>, <tt class="samp docutils literal"><span class="pre">niagara</span></tt>, <tt class="samp docutils literal"><span class="pre">niagara2</span></tt>,
<tt class="samp docutils literal"><span class="pre">niagara3</span></tt> and <tt class="samp docutils literal"><span class="pre">niagara4</span></tt>.  With native Solaris and GNU/Linux
toolchains, <tt class="samp docutils literal"><span class="pre">native</span></tt> can also be used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mv8plus">
<tt class="descname">-mv8plus</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-v8plus</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mv8plus" title="Permalink to this definition">¶</a></dt>
<dd><p>With <a class="reference internal" href="#cmdoption-mv8plus"><em class="xref std std-option">-mv8plus</em></a>, GCC generates code for the SPARC-V8+ ABI.  The
difference from the V8 ABI is that the global and out registers are
considered 64 bits wide.  This is enabled by default on Solaris in 32-bit
mode for all SPARC-V9 processors.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mvis">
<tt class="descname">-mvis</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-vis</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mvis" title="Permalink to this definition">¶</a></dt>
<dd><p>With <a class="reference internal" href="#cmdoption-mvis"><em class="xref std std-option">-mvis</em></a>, GCC generates code that takes advantage of the UltraSPARC
Visual Instruction Set extensions.  The default is <em class="xref std std-option">-mno-vis</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mvis2">
<tt class="descname">-mvis2</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-vis2</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mvis2" title="Permalink to this definition">¶</a></dt>
<dd><p>With <a class="reference internal" href="#cmdoption-mvis2"><em class="xref std std-option">-mvis2</em></a>, GCC generates code that takes advantage of
version 2.0 of the UltraSPARC Visual Instruction Set extensions.  The
default is <a class="reference internal" href="#cmdoption-mvis2"><em class="xref std std-option">-mvis2</em></a> when targeting a cpu that supports such
instructions, such as UltraSPARC-III and later.  Setting <a class="reference internal" href="#cmdoption-mvis2"><em class="xref std std-option">-mvis2</em></a>
also sets <a class="reference internal" href="#cmdoption-mvis"><em class="xref std std-option">-mvis</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mvis3">
<tt class="descname">-mvis3</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-vis3</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mvis3" title="Permalink to this definition">¶</a></dt>
<dd><p>With <a class="reference internal" href="#cmdoption-mvis3"><em class="xref std std-option">-mvis3</em></a>, GCC generates code that takes advantage of
version 3.0 of the UltraSPARC Visual Instruction Set extensions.  The
default is <a class="reference internal" href="#cmdoption-mvis3"><em class="xref std std-option">-mvis3</em></a> when targeting a cpu that supports such
instructions, such as niagara-3 and later.  Setting <a class="reference internal" href="#cmdoption-mvis3"><em class="xref std std-option">-mvis3</em></a>
also sets <a class="reference internal" href="#cmdoption-mvis2"><em class="xref std std-option">-mvis2</em></a> and <a class="reference internal" href="#cmdoption-mvis"><em class="xref std std-option">-mvis</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcbcond">
<tt class="descname">-mcbcond</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-cbcond</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcbcond" title="Permalink to this definition">¶</a></dt>
<dd><p>With <a class="reference internal" href="#cmdoption-mcbcond"><em class="xref std std-option">-mcbcond</em></a>, GCC generates code that takes advantage of
compare-and-branch instructions, as defined in the Sparc Architecture 2011.
The default is <a class="reference internal" href="#cmdoption-mcbcond"><em class="xref std std-option">-mcbcond</em></a> when targeting a cpu that supports such
instructions, such as niagara-4 and later.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpopc">
<tt class="descname">-mpopc</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-popc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpopc" title="Permalink to this definition">¶</a></dt>
<dd><p>With <a class="reference internal" href="#cmdoption-mpopc"><em class="xref std std-option">-mpopc</em></a>, GCC generates code that takes advantage of the UltraSPARC
population count instruction.  The default is <a class="reference internal" href="#cmdoption-mpopc"><em class="xref std std-option">-mpopc</em></a>
when targeting a cpu that supports such instructions, such as Niagara-2 and
later.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfmaf">
<tt class="descname">-mfmaf</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fmaf</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfmaf" title="Permalink to this definition">¶</a></dt>
<dd><p>With <a class="reference internal" href="#cmdoption-mfmaf"><em class="xref std std-option">-mfmaf</em></a>, GCC generates code that takes advantage of the UltraSPARC
Fused Multiply-Add Floating-point extensions.  The default is <a class="reference internal" href="#cmdoption-mfmaf"><em class="xref std std-option">-mfmaf</em></a>
when targeting a cpu that supports such instructions, such as Niagara-3 and
later.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfix-at697f">
<tt class="descname">-mfix-at697f</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfix-at697f" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the documented workaround for the single erratum of the Atmel AT697F
processor (which corresponds to erratum #13 of the AT697E processor).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfix-ut699">
<tt class="descname">-mfix-ut699</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfix-ut699" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the documented workarounds for the floating-point errata and the data
cache nullify errata of the UT699 processor.</p>
</dd></dl>

<p>These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are supported in addition to the above
on SPARC-V9 processors in 64-bit environments:</p>
<dl class="option">
<dt id="cmdoption-m32">
<tt class="descname">-m32</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m32" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a 32-bit or 64-bit environment.
The 32-bit environment sets int, long and pointer to 32 bits.
The 64-bit environment sets int to 32 bits and long and pointer
to 64 bits.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcmodel">
<tt class="descname">-mcmodel</tt><tt class="descclassname">=which</tt><a class="headerlink" href="#cmdoption-mcmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the code model to one of</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">medlow</span></tt></dt>
<dd>The Medium/Low code model: 64-bit addresses, programs
must be linked in the low 32 bits of memory.  Programs can be statically
or dynamically linked.</dd>
<dt><tt class="samp docutils literal"><span class="pre">medmid</span></tt></dt>
<dd>The Medium/Middle code model: 64-bit addresses, programs
must be linked in the low 44 bits of memory, the text and data segments must
be less than 2GB in size and the data segment must be located within 2GB of
the text segment.</dd>
<dt><tt class="samp docutils literal"><span class="pre">medany</span></tt></dt>
<dd>The Medium/Anywhere code model: 64-bit addresses, programs
may be linked anywhere in memory, the text and data segments must be less
than 2GB in size and the data segment must be located within 2GB of the
text segment.</dd>
<dt><tt class="samp docutils literal"><span class="pre">embmedany</span></tt></dt>
<dd>The Medium/Anywhere code model for embedded systems:
64-bit addresses, the text and data segments must be less than 2GB in
size, both starting anywhere in memory (determined at link time).  The
global register %g4 points to the base of the data segment.  Programs
are statically linked and PIC is not supported.</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmemory-model">
<tt class="descname">-mmemory-model</tt><tt class="descclassname">=mem-model</tt><a class="headerlink" href="#cmdoption-mmemory-model" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the memory model in force on the processor to one of</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">default</span></tt></dt>
<dd>The default memory model for the processor and operating system.</dd>
<dt><tt class="samp docutils literal"><span class="pre">rmo</span></tt></dt>
<dd>Relaxed Memory Order</dd>
<dt><tt class="samp docutils literal"><span class="pre">pso</span></tt></dt>
<dd>Partial Store Order</dd>
<dt><tt class="samp docutils literal"><span class="pre">tso</span></tt></dt>
<dd>Total Store Order</dd>
<dt><tt class="samp docutils literal"><span class="pre">sc</span></tt></dt>
<dd><p class="first">Sequential Consistency</p>
<p class="last">These memory models are formally defined in Appendix D of the Sparc V9</p>
</dd>
</dl>
<p>architecture manual, as set in the processor&#8217;s <tt class="docutils literal"><span class="pre">PSTATE.MM</span></tt> field.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mstack-bias">
<tt class="descname">-mstack-bias</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-stack-bias</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mstack-bias" title="Permalink to this definition">¶</a></dt>
<dd><p>With <a class="reference internal" href="#cmdoption-mstack-bias"><em class="xref std std-option">-mstack-bias</em></a>, GCC assumes that the stack pointer, and
frame pointer if present, are offset by -2047 which must be added back
when making stack frame references.  This is the default in 64-bit mode.
Otherwise, assume no such offset is present.</p>
</dd></dl>

</div>
<div class="section" id="spu-options">
<span id="id77"></span><h2>SPU Options<a class="headerlink" href="#spu-options" title="Permalink to this headline">¶</a></h2>
<p id="index-71">These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are supported on the SPU:</p>
<dl class="option">
<dt id="cmdoption-mwarn-reloc">
<tt class="descname">-mwarn-reloc</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-merror-reloc</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mwarn-reloc" title="Permalink to this definition">¶</a></dt>
<dd><p>The loader for SPU does not handle dynamic relocations.  By default, GCC
gives an error when it generates code that requires a dynamic
relocation.  <em class="xref std std-option">-mno-error-reloc</em> disables the error,
<a class="reference internal" href="#cmdoption-mwarn-reloc"><em class="xref std std-option">-mwarn-reloc</em></a> generates a warning instead.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msafe-dma">
<tt class="descname">-msafe-dma</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-munsafe-dma</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msafe-dma" title="Permalink to this definition">¶</a></dt>
<dd><p>Instructions that initiate or test completion of DMA must not be
reordered with respect to loads and stores of the memory that is being
accessed.
With <em class="xref std std-option">-munsafe-dma</em> you must use the <tt class="docutils literal"><span class="pre">volatile</span></tt> keyword to protect
memory accesses, but that can lead to inefficient code in places where the
memory is known to not change.  Rather than mark the memory as volatile,
you can use <a class="reference internal" href="#cmdoption-msafe-dma"><em class="xref std std-option">-msafe-dma</em></a> to tell the compiler to treat
the DMA instructions as potentially affecting all memory.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbranch-hints">
<tt class="descname">-mbranch-hints</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbranch-hints" title="Permalink to this definition">¶</a></dt>
<dd><p>By default, GCC generates a branch hint instruction to avoid
pipeline stalls for always-taken or probably-taken branches.  A hint
is not generated closer than 8 instructions away from its branch.
There is little reason to disable them, except for debugging purposes,
or to make an object a little bit smaller.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msmall-mem">
<tt class="descname">-msmall-mem</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mlarge-mem</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msmall-mem" title="Permalink to this definition">¶</a></dt>
<dd><p>By default, GCC generates code assuming that addresses are never larger
than 18 bits.  With <em class="xref std std-option">-mlarge-mem</em> code is generated that assumes
a full 32-bit address.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mstdmain">
<tt class="descname">-mstdmain</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mstdmain" title="Permalink to this definition">¶</a></dt>
<dd><p>By default, GCC links against startup code that assumes the SPU-style
main function interface (which has an unconventional parameter list).
With <a class="reference internal" href="#cmdoption-mstdmain"><em class="xref std std-option">-mstdmain</em></a>, GCC links your program against startup
code that assumes a C99-style interface to <tt class="docutils literal"><span class="pre">main</span></tt>, including a
local copy of <tt class="docutils literal"><span class="pre">argv</span></tt> strings.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfixed-range">
<tt class="descname">-mfixed-range</tt><tt class="descclassname">=register-range</tt><a class="headerlink" href="#cmdoption-mfixed-range" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code treating the given register range as fixed registers.
A fixed register is one that the register allocator cannot use.  This is
useful when compiling kernel code.  A register range is specified as
two registers separated by a dash.  Multiple register ranges can be
specified separated by a comma.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mea32">
<tt class="descname">-mea32</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mea64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mea32" title="Permalink to this definition">¶</a></dt>
<dd><p>Compile code assuming that pointers to the PPU address space accessed
via the <tt class="docutils literal"><span class="pre">__ea</span></tt> named address space qualifier are either 32 or 64
bits wide.  The default is 32 bits.  As this is an ABI-changing option,
all object code in an executable must be compiled with the same setting.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-maddress-space-conversion">
<tt class="descname">-maddress-space-conversion</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-address-space-conversion</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-maddress-space-conversion" title="Permalink to this definition">¶</a></dt>
<dd><p>Allow/disallow treating the <tt class="docutils literal"><span class="pre">__ea</span></tt> address space as superset
of the generic address space.  This enables explicit type casts
between <tt class="docutils literal"><span class="pre">__ea</span></tt> and generic pointer as well as implicit
conversions of generic pointers to <tt class="docutils literal"><span class="pre">__ea</span></tt> pointers.  The
default is to allow address space pointer conversions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcache-size">
<tt class="descname">-mcache-size</tt><tt class="descclassname">=cache-size</tt><a class="headerlink" href="#cmdoption-mcache-size" title="Permalink to this definition">¶</a></dt>
<dd><p>This option controls the version of libgcc that the compiler links to an
executable and selects a software-managed cache for accessing variables
in the <tt class="docutils literal"><span class="pre">__ea</span></tt> address space with a particular cache size.  Possible
options for <tt class="docutils literal"><span class="pre">cache-size</span></tt> are <tt class="samp docutils literal"><span class="pre">8</span></tt>, <tt class="samp docutils literal"><span class="pre">16</span></tt>, <tt class="samp docutils literal"><span class="pre">32</span></tt>, <tt class="samp docutils literal"><span class="pre">64</span></tt>
and <tt class="samp docutils literal"><span class="pre">128</span></tt>.  The default cache size is 64KB.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-matomic-updates">
<tt class="descname">-matomic-updates</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-atomic-updates</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-matomic-updates" title="Permalink to this definition">¶</a></dt>
<dd><p>This option controls the version of libgcc that the compiler links to an
executable and selects whether atomic updates to the software-managed
cache of PPU-side variables are used.  If you use atomic updates, changes
to a PPU variable from SPU code using the <tt class="docutils literal"><span class="pre">__ea</span></tt> named address space
qualifier do not interfere with changes to other PPU variables residing
in the same cache line from PPU code.  If you do not use atomic updates,
such interference may occur; however, writing back cache lines is
more efficient.  The default behavior is to use atomic updates.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdual-nops">
<tt class="descname">-mdual-nops</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdual-nops" title="Permalink to this definition">¶</a></dt>
<dd><p>By default, GCC inserts nops to increase dual issue when it expects
it to increase performance.  <tt class="docutils literal"><span class="pre">n</span></tt> can be a value from 0 to 10.  A
smaller <tt class="docutils literal"><span class="pre">n</span></tt> inserts fewer nops.  10 is the default, 0 is the
same as <em class="xref std std-option">-mno-dual-nops</em>.  Disabled with <a class="reference internal" href="options-that-control-optimization.html#cmdoption-Os"><em class="xref std std-option">-Os</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mhint-max-nops">
<tt class="descname">-mhint-max-nops</tt><tt class="descclassname">=n</tt><a class="headerlink" href="#cmdoption-mhint-max-nops" title="Permalink to this definition">¶</a></dt>
<dd><p>Maximum number of nops to insert for a branch hint.  A branch hint must
be at least 8 instructions away from the branch it is affecting.  GCC
inserts up to <tt class="docutils literal"><span class="pre">n</span></tt> nops to enforce this, otherwise it does not
generate the branch hint.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mhint-max-distance">
<tt class="descname">-mhint-max-distance</tt><tt class="descclassname">=n</tt><a class="headerlink" href="#cmdoption-mhint-max-distance" title="Permalink to this definition">¶</a></dt>
<dd><p>The encoding of the branch hint instruction limits the hint to be within
256 instructions of the branch it is affecting.  By default, GCC makes
sure it is within 125.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msafe-hints">
<tt class="descname">-msafe-hints</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msafe-hints" title="Permalink to this definition">¶</a></dt>
<dd><p>Work around a hardware bug that causes the SPU to stall indefinitely.
By default, GCC inserts the <tt class="docutils literal"><span class="pre">hbrp</span></tt> instruction to make sure
this stall won&#8217;t happen.</p>
</dd></dl>

</div>
<div class="section" id="options-for-system-v">
<span id="system-v-options"></span><h2>Options for System V<a class="headerlink" href="#options-for-system-v" title="Permalink to this headline">¶</a></h2>
<p>These additional options are available on System V Release 4 for
compatibility with other compilers on those systems:</p>
<dl class="option">
<dt id="cmdoption-G">
<tt class="descname">-G</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-G" title="Permalink to this definition">¶</a></dt>
<dd><p>Create a shared object.
It is recommended that <a class="reference internal" href="options-for-linking.html#cmdoption-symbolic"><em class="xref std std-option">-symbolic</em></a> or <a class="reference internal" href="options-for-linking.html#cmdoption-shared"><em class="xref std std-option">-shared</em></a> be used instead.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-Qy">
<tt class="descname">-Qy</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-Qy" title="Permalink to this definition">¶</a></dt>
<dd><p>Identify the versions of each tool used by the compiler, in a
<tt class="docutils literal"><span class="pre">.ident</span></tt> assembler directive in the output.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-Qn">
<tt class="descname">-Qn</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-Qn" title="Permalink to this definition">¶</a></dt>
<dd><p>Refrain from adding <tt class="docutils literal"><span class="pre">.ident</span></tt> directives to the output file (this is
the default).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-YP">
<tt class="descname">-YP</tt><tt class="descclassname">,dirs</tt><tt class="descclassname">, </tt><tt class="descname">-YP</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-YP" title="Permalink to this definition">¶</a></dt>
<dd><p>Search the directories <tt class="docutils literal"><span class="pre">dirs</span></tt>, and no others, for libraries
specified with <em class="xref std std-option">-l</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-Ym">
<tt class="descname">-Ym</tt><tt class="descclassname">,dir</tt><tt class="descclassname">, </tt><tt class="descname">-Ym</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-Ym" title="Permalink to this definition">¶</a></dt>
<dd><p>Look in the directory <tt class="docutils literal"><span class="pre">dir</span></tt> to find the M4 preprocessor.
The assembler uses this option.</p>
</dd></dl>

</div>
<div class="section" id="tile-gx-options">
<span id="id78"></span><h2>TILE-Gx Options<a class="headerlink" href="#tile-gx-options" title="Permalink to this headline">¶</a></h2>
<p id="index-72">These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are supported on the TILE-Gx:</p>
<dl class="option">
<dt id="cmdoption-mcmodel">
<tt class="descname">-mcmodel</tt><tt class="descclassname">=small</tt><a class="headerlink" href="#cmdoption-mcmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the small model.  The distance for direct calls is
limited to 500M in either direction.  PC-relative addresses are 32
bits.  Absolute addresses support the full address range.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcmodel">
<tt class="descname">-mcmodel</tt><tt class="descclassname">=large</tt><a class="headerlink" href="#cmdoption-mcmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the large model.  There is no limitation on call
distance, pc-relative addresses, or absolute addresses.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Selects the type of CPU to be targeted.  Currently the only supported
type is <tt class="samp docutils literal"><span class="pre">tilegx</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m32">
<tt class="descname">-m32</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m32" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a 32-bit or 64-bit environment.  The 32-bit
environment sets int, long, and pointer to 32 bits.  The 64-bit
environment sets int to 32 bits and long and pointer to 64 bits.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbig-endian">
<tt class="descname">-mbig-endian</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mlittle-endian</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbig-endian" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code in big/little endian mode, respectively.</p>
</dd></dl>

</div>
<div class="section" id="tilepro-options">
<span id="id79"></span><h2>TILEPro Options<a class="headerlink" href="#tilepro-options" title="Permalink to this headline">¶</a></h2>
<p id="index-73">These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are supported on the TILEPro:</p>
<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Selects the type of CPU to be targeted.  Currently the only supported
type is <tt class="samp docutils literal"><span class="pre">tilepro</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m32">
<tt class="descname">-m32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m32" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a 32-bit environment, which sets int, long, and
pointer to 32 bits.  This is the only supported behavior so the flag
is essentially ignored.</p>
</dd></dl>

</div>
<div class="section" id="v850-options">
<span id="id80"></span><h2>V850 Options<a class="headerlink" href="#v850-options" title="Permalink to this headline">¶</a></h2>
<p id="index-74">These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are defined for V850 implementations:</p>
<dl class="option">
<dt id="cmdoption-mlong-calls">
<tt class="descname">-mlong-calls</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-long-calls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlong-calls" title="Permalink to this definition">¶</a></dt>
<dd><p>Treat all calls as being far away (near).  If calls are assumed to be
far away, the compiler always loads the function&#8217;s address into a
register, and calls indirect through the pointer.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-ep">
<tt class="descname">-mno-ep</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mep</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-ep" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not optimize (do optimize) basic blocks that use the same index
pointer 4 or more times to copy pointer into the <tt class="docutils literal"><span class="pre">ep</span></tt> register, and
use the shorter <tt class="docutils literal"><span class="pre">sld</span></tt> and <tt class="docutils literal"><span class="pre">sst</span></tt> instructions.  The <em class="xref std std-option">-mep</em>
option is on by default if you optimize.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-prolog-function">
<tt class="descname">-mno-prolog-function</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mprolog-function</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-prolog-function" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not use (do use) external functions to save and restore registers
at the prologue and epilogue of a function.  The external functions
are slower, but use less code space if more than one function saves
the same number of registers.  The <em class="xref std std-option">-mprolog-function</em> option
is on by default if you optimize.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mspace">
<tt class="descname">-mspace</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mspace" title="Permalink to this definition">¶</a></dt>
<dd><p>Try to make the code as small as possible.  At present, this just turns
on the <em class="xref std std-option">-mep</em> and <em class="xref std std-option">-mprolog-function</em> options.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtda">
<tt class="descname">-mtda</tt><tt class="descclassname">=n</tt><a class="headerlink" href="#cmdoption-mtda" title="Permalink to this definition">¶</a></dt>
<dd><p>Put static or global variables whose size is <tt class="docutils literal"><span class="pre">n</span></tt> bytes or less into
the tiny data area that register <tt class="docutils literal"><span class="pre">ep</span></tt> points to.  The tiny data
area can hold up to 256 bytes in total (128 bytes for byte references).</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msda">
<tt class="descname">-msda</tt><tt class="descclassname">=n</tt><a class="headerlink" href="#cmdoption-msda" title="Permalink to this definition">¶</a></dt>
<dd><p>Put static or global variables whose size is <tt class="docutils literal"><span class="pre">n</span></tt> bytes or less into
the small data area that register <tt class="docutils literal"><span class="pre">gp</span></tt> points to.  The small data
area can hold up to 64 kilobytes.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mzda">
<tt class="descname">-mzda</tt><tt class="descclassname">=n</tt><a class="headerlink" href="#cmdoption-mzda" title="Permalink to this definition">¶</a></dt>
<dd><p>Put static or global variables whose size is <tt class="docutils literal"><span class="pre">n</span></tt> bytes or less into
the first 32 kilobytes of memory.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mv850">
<tt class="descname">-mv850</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mv850" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify that the target processor is the V850.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mv850e3v5">
<tt class="descname">-mv850e3v5</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mv850e3v5" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify that the target processor is the V850E3V5.  The preprocessor
constant <tt class="docutils literal"><span class="pre">__v850e3v5__</span></tt> is defined if this option is used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mv850e2v4">
<tt class="descname">-mv850e2v4</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mv850e2v4" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify that the target processor is the V850E3V5.  This is an alias for
the <a class="reference internal" href="#cmdoption-mv850e3v5"><em class="xref std std-option">-mv850e3v5</em></a> option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mv850e2v3">
<tt class="descname">-mv850e2v3</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mv850e2v3" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify that the target processor is the V850E2V3.  The preprocessor
constant <tt class="docutils literal"><span class="pre">__v850e2v3__</span></tt> is defined if this option is used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mv850e2">
<tt class="descname">-mv850e2</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mv850e2" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify that the target processor is the V850E2.  The preprocessor
constant <tt class="docutils literal"><span class="pre">__v850e2__</span></tt> is defined if this option is used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mv850e1">
<tt class="descname">-mv850e1</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mv850e1" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify that the target processor is the V850E1.  The preprocessor
constants <tt class="docutils literal"><span class="pre">__v850e1__</span></tt> and <tt class="docutils literal"><span class="pre">__v850e__</span></tt> are defined if
this option is used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mv850es">
<tt class="descname">-mv850es</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mv850es" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify that the target processor is the V850ES.  This is an alias for
the <a class="reference internal" href="#cmdoption-mv850e1"><em class="xref std std-option">-mv850e1</em></a> option.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mv850e">
<tt class="descname">-mv850e</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mv850e" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify that the target processor is the V850E.  The preprocessor
constant <tt class="docutils literal"><span class="pre">__v850e__</span></tt> is defined if this option is used.</p>
<p>If neither <a class="reference internal" href="#cmdoption-mv850"><em class="xref std std-option">-mv850</em></a> nor <a class="reference internal" href="#cmdoption-mv850e"><em class="xref std std-option">-mv850e</em></a> nor <a class="reference internal" href="#cmdoption-mv850e1"><em class="xref std std-option">-mv850e1</em></a>
nor <a class="reference internal" href="#cmdoption-mv850e2"><em class="xref std std-option">-mv850e2</em></a> nor <a class="reference internal" href="#cmdoption-mv850e2v3"><em class="xref std std-option">-mv850e2v3</em></a> nor <a class="reference internal" href="#cmdoption-mv850e3v5"><em class="xref std std-option">-mv850e3v5</em></a>
are defined then a default target processor is chosen and the
relevant <tt class="samp docutils literal"><span class="pre">__v850*__</span></tt> preprocessor constant is defined.</p>
<p>The preprocessor constants <tt class="docutils literal"><span class="pre">__v850</span></tt> and <tt class="docutils literal"><span class="pre">__v851__</span></tt> are always
defined, regardless of which processor variant is the target.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdisable-callt">
<tt class="descname">-mdisable-callt</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-disable-callt</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdisable-callt" title="Permalink to this definition">¶</a></dt>
<dd><p>This option suppresses generation of the <tt class="docutils literal"><span class="pre">CALLT</span></tt> instruction for the
v850e, v850e1, v850e2, v850e2v3 and v850e3v5 flavors of the v850
architecture.</p>
<p>This option is enabled by default when the RH850 ABI is
in use (see <a class="reference internal" href="#cmdoption-mrh850-abi"><em class="xref std std-option">-mrh850-abi</em></a>), and disabled by default when the
GCC ABI is in use.  If <tt class="docutils literal"><span class="pre">CALLT</span></tt> instructions are being generated
then the C preprocessor symbol <tt class="docutils literal"><span class="pre">__V850_CALLT__</span></tt> is defined.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrelax">
<tt class="descname">-mrelax</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-relax</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrelax" title="Permalink to this definition">¶</a></dt>
<dd><p>Pass on (or do not pass on) the <a class="reference internal" href="#cmdoption-mrelax"><em class="xref std std-option">-mrelax</em></a> command-line option
to the assembler.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlong-jumps">
<tt class="descname">-mlong-jumps</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-long-jumps</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlong-jumps" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable (or re-enable) the generation of PC-relative jump instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msoft-float">
<tt class="descname">-msoft-float</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mhard-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msoft-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable (or re-enable) the generation of hardware floating point
instructions.  This option is only significant when the target
architecture is <tt class="samp docutils literal"><span class="pre">V850E2V3</span></tt> or higher.  If hardware floating point
instructions are being generated then the C preprocessor symbol
<tt class="docutils literal"><span class="pre">__FPU_OK__</span></tt> is defined, otherwise the symbol
<tt class="docutils literal"><span class="pre">__NO_FPU__</span></tt> is defined.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mloop">
<tt class="descname">-mloop</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mloop" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables the use of the e3v5 LOOP instruction.  The use of this
instruction is not enabled by default when the e3v5 architecture is
selected because its use is still experimental.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrh850-abi">
<tt class="descname">-mrh850-abi</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mghs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrh850-abi" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables support for the RH850 version of the V850 ABI.  This is the
default.  With this version of the ABI the following rules apply:</p>
<ul class="simple">
<li>Integer sized structures and unions are returned via a memory pointer
rather than a register.</li>
<li>Large structures and unions (more than 8 bytes in size) are passed by
value.</li>
<li>Functions are aligned to 16-bit boundaries.</li>
<li>The <a class="reference internal" href="#cmdoption-m8byte-align"><em class="xref std std-option">-m8byte-align</em></a> command-line option is supported.</li>
<li>The <a class="reference internal" href="#cmdoption-mdisable-callt"><em class="xref std std-option">-mdisable-callt</em></a> command-line option is enabled by
default.  The <em class="xref std std-option">-mno-disable-callt</em> command-line option is not
supported.</li>
</ul>
<p>When this version of the ABI is enabled the C preprocessor symbol
<tt class="docutils literal"><span class="pre">__V850_RH850_ABI__</span></tt> is defined.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mgcc-abi">
<tt class="descname">-mgcc-abi</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mgcc-abi" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables support for the old GCC version of the V850 ABI.  With this
version of the ABI the following rules apply:</p>
<ul class="simple">
<li>Integer sized structures and unions are returned in register <tt class="docutils literal"><span class="pre">r10</span></tt>.</li>
<li>Large structures and unions (more than 8 bytes in size) are passed by
reference.</li>
<li>Functions are aligned to 32-bit boundaries, unless optimizing for
size.</li>
<li>The <a class="reference internal" href="#cmdoption-m8byte-align"><em class="xref std std-option">-m8byte-align</em></a> command-line option is not supported.</li>
<li>The <a class="reference internal" href="#cmdoption-mdisable-callt"><em class="xref std std-option">-mdisable-callt</em></a> command-line option is supported but not
enabled by default.</li>
</ul>
<p>When this version of the ABI is enabled the C preprocessor symbol
<tt class="docutils literal"><span class="pre">__V850_GCC_ABI__</span></tt> is defined.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m8byte-align">
<tt class="descname">-m8byte-align</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-8byte-align</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m8byte-align" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables support for <tt class="docutils literal"><span class="pre">double</span></tt> and <tt class="docutils literal"><span class="pre">long</span> <span class="pre">long</span></tt> types to be
aligned on 8-byte boundaries.  The default is to restrict the
alignment of all objects to at most 4-bytes.  When
<a class="reference internal" href="#cmdoption-m8byte-align"><em class="xref std std-option">-m8byte-align</em></a> is in effect the C preprocessor symbol
<tt class="docutils literal"><span class="pre">__V850_8BYTE_ALIGN__</span></tt> is defined.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mbig-switch">
<tt class="descname">-mbig-switch</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mbig-switch" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code suitable for big switch tables.  Use this option only if
the assembler/linker complain about out of range branches within a switch
table.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mapp-regs">
<tt class="descname">-mapp-regs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mapp-regs" title="Permalink to this definition">¶</a></dt>
<dd><p>This option causes r2 and r5 to be used in the code generated by
the compiler.  This setting is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-app-regs">
<tt class="descname">-mno-app-regs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-app-regs" title="Permalink to this definition">¶</a></dt>
<dd><p>This option causes r2 and r5 to be treated as fixed registers.</p>
</dd></dl>

</div>
<div class="section" id="vax-options">
<span id="id81"></span><h2>VAX Options<a class="headerlink" href="#vax-options" title="Permalink to this headline">¶</a></h2>
<p id="index-75">These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are defined for the VAX:</p>
<dl class="option">
<dt id="cmdoption-munix">
<tt class="descname">-munix</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-munix" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not output certain jump instructions (<tt class="docutils literal"><span class="pre">aobleq</span></tt> and so on)
that the Unix assembler for the VAX cannot handle across long
ranges.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mgnu">
<tt class="descname">-mgnu</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mgnu" title="Permalink to this definition">¶</a></dt>
<dd><p>Do output those jump instructions, on the assumption that the
GNU assembler is being used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mg">
<tt class="descname">-mg</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mg" title="Permalink to this definition">¶</a></dt>
<dd><p>Output code for G-format floating-point numbers instead of D-format.</p>
</dd></dl>

</div>
<div class="section" id="visium-options">
<span id="id82"></span><h2>Visium Options<a class="headerlink" href="#visium-options" title="Permalink to this headline">¶</a></h2>
<span class="target" id="index-76"></span><dl class="option">
<dt id="cmdoption-mdebug">
<tt class="descname">-mdebug</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdebug" title="Permalink to this definition">¶</a></dt>
<dd><p>A program which performs file I/O and is destined to run on an MCM target
should be linked with this option.  It causes the libraries libc.a and
libdebug.a to be linked.  The program should be run on the target under
the control of the GDB remote debugging stub.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msim">
<tt class="descname">-msim</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msim" title="Permalink to this definition">¶</a></dt>
<dd><p>A program which performs file I/O and is destined to run on the simulator
should be linked with option.  This causes libraries libc.a and libsim.a to
be linked.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfpu">
<tt class="descname">-mfpu</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mhard-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code containing floating-point instructions.  This is the
default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-fpu">
<tt class="descname">-mno-fpu</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-msoft-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-fpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code containing library calls for floating-point.</p>
<p><a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a> changes the calling convention in the output file;
therefore, it is only useful if you compile <em>all</em> of a program with
this option.  In particular, you need to compile libgcc.a, the
library that comes with GCC, with <a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a> in order for
this to work.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=cpu_type</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the instruction set, register set, and instruction scheduling parameters
for machine type <tt class="docutils literal"><span class="pre">cpu_type</span></tt>.  Supported values for <tt class="docutils literal"><span class="pre">cpu_type</span></tt> are
<tt class="samp docutils literal"><span class="pre">mcm</span></tt>, <tt class="samp docutils literal"><span class="pre">gr5</span></tt> and <tt class="samp docutils literal"><span class="pre">gr6</span></tt>.</p>
<p><tt class="samp docutils literal"><span class="pre">mcm</span></tt> is a synonym of <tt class="samp docutils literal"><span class="pre">gr5</span></tt> present for backward compatibility.</p>
<p>By default (unless configured otherwise), GCC generates code for the GR5
variant of the Visium architecture.</p>
<p>With <em class="xref std std-option">-mcpu=gr6</em>, GCC generates code for the GR6 variant of the Visium
architecture.  The only difference from GR5 code is that the compiler will
generate block move instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune">
<tt class="descname">-mtune</tt><tt class="descclassname">=cpu_type</tt><a class="headerlink" href="#cmdoption-mtune" title="Permalink to this definition">¶</a></dt>
<dd><p>Set the instruction scheduling parameters for machine type <tt class="docutils literal"><span class="pre">cpu_type</span></tt>,
but do not set the instruction set or register set that the option
<em class="xref std std-option">-mcpu=``cpu_type``</em> would.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msv-mode">
<tt class="descname">-msv-mode</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msv-mode" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the supervisor mode, where there are no restrictions on
the access to general registers.  This is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-muser-mode">
<tt class="descname">-muser-mode</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-muser-mode" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the user mode, where the access to some general registers
is forbidden: on the GR5, registers r24 to r31 cannot be accessed in this
mode; on the GR6, only registers r29 to r31 are affected.</p>
</dd></dl>

</div>
<div class="section" id="vms-options">
<span id="id83"></span><h2>VMS Options<a class="headerlink" href="#vms-options" title="Permalink to this headline">¶</a></h2>
<p>These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are defined for the VMS implementations:</p>
<dl class="option">
<dt id="cmdoption-mvms-return-codes">
<tt class="descname">-mvms-return-codes</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mvms-return-codes" title="Permalink to this definition">¶</a></dt>
<dd><p>Return VMS condition codes from <tt class="docutils literal"><span class="pre">main</span></tt>. The default is to return POSIX-style
condition (e.g.error) codes.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdebug-main">
<tt class="descname">-mdebug-main</tt><tt class="descclassname">=prefix</tt><a class="headerlink" href="#cmdoption-mdebug-main" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-77">Flag the first routine whose name starts with <tt class="docutils literal"><span class="pre">prefix</span></tt> as the main
routine for the debugger.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmalloc64">
<tt class="descname">-mmalloc64</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmalloc64" title="Permalink to this definition">¶</a></dt>
<dd><p>Default to 64-bit memory allocation routines.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpointer-size">
<tt class="descname">-mpointer-size</tt><tt class="descclassname">=size</tt><a class="headerlink" href="#cmdoption-mpointer-size" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-78">Set the default size of pointers. Possible options for <tt class="docutils literal"><span class="pre">size</span></tt> are
<tt class="samp docutils literal"><span class="pre">32</span></tt> or <tt class="samp docutils literal"><span class="pre">short</span></tt> for 32 bit pointers, <tt class="samp docutils literal"><span class="pre">64</span></tt> or <tt class="samp docutils literal"><span class="pre">long</span></tt>
for 64 bit pointers, and <tt class="samp docutils literal"><span class="pre">no</span></tt> for supporting only 32 bit pointers.
The later option disables <tt class="docutils literal"><span class="pre">pragma</span> <span class="pre">pointer_size</span></tt>.</p>
</dd></dl>

</div>
<div class="section" id="vxworks-options">
<span id="id84"></span><h2>VxWorks Options<a class="headerlink" href="#vxworks-options" title="Permalink to this headline">¶</a></h2>
<p id="index-79">The options in this section are defined for all VxWorks targets.
Options specific to the target hardware are listed with the other
options for that target.</p>
<dl class="option">
<dt id="cmdoption-mrtp">
<tt class="descname">-mrtp</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrtp" title="Permalink to this definition">¶</a></dt>
<dd><p>GCC can generate code for both VxWorks kernels and real time processes
(RTPs).  This option switches from the former to the latter.  It also
defines the preprocessor macro <tt class="docutils literal"><span class="pre">__RTP__</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-non-static">
<tt class="descname">-non-static</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-non-static" title="Permalink to this definition">¶</a></dt>
<dd><p>Link an RTP executable against shared libraries rather than static
libraries.  The options <a class="reference internal" href="#cmdoption-static"><em class="xref std std-option">-static</em></a> and <a class="reference internal" href="options-for-linking.html#cmdoption-shared"><em class="xref std std-option">-shared</em></a> can
also be used for RTPs (see <a class="reference internal" href="options-for-linking.html#link-options"><em>Options for Linking</em></a>); <a class="reference internal" href="#cmdoption-static"><em class="xref std std-option">-static</em></a>
is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-Bstatic">
<tt class="descname">-Bstatic</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-Bdynamic</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-Bstatic" title="Permalink to this definition">¶</a></dt>
<dd><p>These options are passed down to the linker.  They are defined for
compatibility with Diab.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-Xbind-lazy">
<tt class="descname">-Xbind-lazy</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-Xbind-lazy" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable lazy binding of function calls.  This option is equivalent to
<em class="xref std std-option">-Wl,-z,now</em> and is defined for compatibility with Diab.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-Xbind-now">
<tt class="descname">-Xbind-now</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-Xbind-now" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable lazy binding of function calls.  This option is the default and
is defined for compatibility with Diab.</p>
</dd></dl>

</div>
<div class="section" id="x86-options">
<span id="id85"></span><h2>x86 Options<a class="headerlink" href="#x86-options" title="Permalink to this headline">¶</a></h2>
<p id="index-80">These <tt class="samp docutils literal"><span class="pre">-m</span></tt> options are defined for the x86 family of computers.</p>
<dl class="option">
<dt id="cmdoption-march">
<tt class="descname">-march</tt><tt class="descclassname">=cpu-type</tt><a class="headerlink" href="#cmdoption-march" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate instructions for the machine type <tt class="docutils literal"><span class="pre">cpu-type</span></tt>.  In contrast to
<em class="xref std std-option">-mtune=``cpu-type``</em>, which merely tunes the generated code
for the specified <tt class="docutils literal"><span class="pre">cpu-type</span></tt>, <em class="xref std std-option">-march=``cpu-type``</em> allows GCC
to generate code that may not run at all on processors other than the one
indicated.  Specifying <em class="xref std std-option">-march=``cpu-type``</em> implies
<em class="xref std std-option">-mtune=``cpu-type``</em>.</p>
<p>The choices for <tt class="docutils literal"><span class="pre">cpu-type</span></tt> are:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">native</span></tt></dt>
<dd>This selects the CPU to generate code for at compilation time by determining
the processor type of the compiling machine.  Using <em class="xref std std-option">-march=native</em>
enables all instruction subsets supported by the local machine (hence
the result might not run on different machines).  Using <em class="xref std std-option">-mtune=native</em>
produces code optimized for the local machine under the constraints
of the selected instruction set.</dd>
<dt><tt class="samp docutils literal"><span class="pre">i386</span></tt></dt>
<dd>Original Intel i386 CPU.</dd>
<dt><tt class="samp docutils literal"><span class="pre">i486</span></tt></dt>
<dd>Intel i486 CPU.  (No scheduling is implemented for this chip.)</dd>
<dt><tt class="samp docutils literal"><span class="pre">i586</span></tt> <tt class="samp docutils literal"><span class="pre">pentium</span></tt></dt>
<dd>Intel Pentium CPU with no MMX support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">pentium-mmx</span></tt></dt>
<dd>Intel Pentium MMX CPU, based on Pentium core with MMX instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">pentiumpro</span></tt></dt>
<dd>Intel Pentium Pro CPU.</dd>
<dt><tt class="samp docutils literal"><span class="pre">i686</span></tt></dt>
<dd>When used with <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a>, the Pentium Pro
instruction set is used, so the code runs on all i686 family chips.
When used with <a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a>, it has the same meaning as <tt class="samp docutils literal"><span class="pre">generic</span></tt>.</dd>
<dt><tt class="samp docutils literal"><span class="pre">pentium2</span></tt></dt>
<dd>Intel Pentium II CPU, based on Pentium Pro core with MMX instruction set
support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">pentium3</span></tt> <tt class="samp docutils literal"><span class="pre">pentium3m</span></tt></dt>
<dd>Intel Pentium III CPU, based on Pentium Pro core with MMX and SSE instruction
set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">pentium-m</span></tt></dt>
<dd>Intel Pentium M; low-power version of Intel Pentium III CPU
with MMX, SSE and SSE2 instruction set support.  Used by Centrino notebooks.</dd>
<dt><tt class="samp docutils literal"><span class="pre">pentium4</span></tt> <tt class="samp docutils literal"><span class="pre">pentium4m</span></tt></dt>
<dd>Intel Pentium 4 CPU with MMX, SSE and SSE2 instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">prescott</span></tt></dt>
<dd>Improved version of Intel Pentium 4 CPU with MMX, SSE, SSE2 and SSE3 instruction
set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">nocona</span></tt></dt>
<dd>Improved version of Intel Pentium 4 CPU with 64-bit extensions, MMX, SSE,
SSE2 and SSE3 instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">core2</span></tt></dt>
<dd>Intel Core 2 CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3 and SSSE3
instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">nehalem</span></tt></dt>
<dd>Intel Nehalem CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3,
SSE4.1, SSE4.2 and POPCNT instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">westmere</span></tt></dt>
<dd>Intel Westmere CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3,
SSE4.1, SSE4.2, POPCNT, AES and PCLMUL instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">sandybridge</span></tt></dt>
<dd>Intel Sandy Bridge CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3,
SSE4.1, SSE4.2, POPCNT, AVX, AES and PCLMUL instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">ivybridge</span></tt></dt>
<dd>Intel Ivy Bridge CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3,
SSE4.1, SSE4.2, POPCNT, AVX, AES, PCLMUL, FSGSBASE, RDRND and F16C
instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">haswell</span></tt></dt>
<dd>Intel Haswell CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3, SSSE3,
SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA,
BMI, BMI2 and F16C instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">broadwell</span></tt></dt>
<dd>Intel Broadwell CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3, SSSE3,
SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA,
BMI, BMI2, F16C, RDSEED, ADCX and PREFETCHW instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">bonnell</span></tt></dt>
<dd>Intel Bonnell CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3 and SSSE3
instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">silvermont</span></tt></dt>
<dd>Intel Silvermont CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3, SSSE3,
SSE4.1, SSE4.2, POPCNT, AES, PCLMUL and RDRND instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">knl</span></tt></dt>
<dd>Intel Knight&#8217;s Landing CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3,
SSSE3, SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA,
BMI, BMI2, F16C, RDSEED, ADCX, PREFETCHW, AVX512F, AVX512PF, AVX512ER and
AVX512CD instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">k6</span></tt></dt>
<dd>AMD K6 CPU with MMX instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">k6-2</span></tt> <tt class="samp docutils literal"><span class="pre">k6-3</span></tt></dt>
<dd>Improved versions of AMD K6 CPU with MMX and 3DNow! instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">athlon</span></tt> <tt class="samp docutils literal"><span class="pre">athlon-tbird</span></tt></dt>
<dd>AMD Athlon CPU with MMX, 3dNOW!, enhanced 3DNow! and SSE prefetch instructions
support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">athlon-4</span></tt> <tt class="samp docutils literal"><span class="pre">athlon-xp</span></tt> <tt class="samp docutils literal"><span class="pre">athlon-mp</span></tt></dt>
<dd>Improved AMD Athlon CPU with MMX, 3DNow!, enhanced 3DNow! and full SSE
instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">k8</span></tt> <tt class="samp docutils literal"><span class="pre">opteron</span></tt> <tt class="samp docutils literal"><span class="pre">athlon64</span></tt> <tt class="samp docutils literal"><span class="pre">athlon-fx</span></tt></dt>
<dd>Processors based on the AMD K8 core with x86-64 instruction set support,
including the AMD Opteron, Athlon 64, and Athlon 64 FX processors.
(This supersets MMX, SSE, SSE2, 3DNow!, enhanced 3DNow! and 64-bit
instruction set extensions.)</dd>
<dt><tt class="samp docutils literal"><span class="pre">k8-sse3</span></tt> <tt class="samp docutils literal"><span class="pre">opteron-sse3</span></tt> <tt class="samp docutils literal"><span class="pre">athlon64-sse3</span></tt></dt>
<dd>Improved versions of AMD K8 cores with SSE3 instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">amdfam10</span></tt> <tt class="samp docutils literal"><span class="pre">barcelona</span></tt></dt>
<dd>CPUs based on AMD Family 10h cores with x86-64 instruction set support.  (This
supersets MMX, SSE, SSE2, SSE3, SSE4A, 3DNow!, enhanced 3DNow!, ABM and 64-bit
instruction set extensions.)</dd>
<dt><tt class="samp docutils literal"><span class="pre">bdver1</span></tt></dt>
<dd>CPUs based on AMD Family 15h cores with x86-64 instruction set support.  (This
supersets FMA4, AVX, XOP, LWP, AES, PCL_MUL, CX16, MMX, SSE, SSE2, SSE3, SSE4A,
SSSE3, SSE4.1, SSE4.2, ABM and 64-bit instruction set extensions.)</dd>
<dt><tt class="samp docutils literal"><span class="pre">bdver2</span></tt></dt>
<dd>AMD Family 15h core based CPUs with x86-64 instruction set support.  (This
supersets BMI, TBM, F16C, FMA, FMA4, AVX, XOP, LWP, AES, PCL_MUL, CX16, MMX,
SSE, SSE2, SSE3, SSE4A, SSSE3, SSE4.1, SSE4.2, ABM and 64-bit instruction set
extensions.)</dd>
<dt><tt class="samp docutils literal"><span class="pre">bdver3</span></tt></dt>
<dd>AMD Family 15h core based CPUs with x86-64 instruction set support.  (This
supersets BMI, TBM, F16C, FMA, FMA4, FSGSBASE, AVX, XOP, LWP, AES,
PCL_MUL, CX16, MMX, SSE, SSE2, SSE3, SSE4A, SSSE3, SSE4.1, SSE4.2, ABM and
64-bit instruction set extensions.</dd>
<dt><tt class="samp docutils literal"><span class="pre">bdver4</span></tt></dt>
<dd>AMD Family 15h core based CPUs with x86-64 instruction set support.  (This
supersets BMI, BMI2, TBM, F16C, FMA, FMA4, FSGSBASE, AVX, AVX2, XOP, LWP,
AES, PCL_MUL, CX16, MOVBE, MMX, SSE, SSE2, SSE3, SSE4A, SSSE3, SSE4.1,
SSE4.2, ABM and 64-bit instruction set extensions.</dd>
<dt><tt class="samp docutils literal"><span class="pre">btver1</span></tt></dt>
<dd>CPUs based on AMD Family 14h cores with x86-64 instruction set support.  (This
supersets MMX, SSE, SSE2, SSE3, SSSE3, SSE4A, CX16, ABM and 64-bit
instruction set extensions.)</dd>
<dt><tt class="samp docutils literal"><span class="pre">btver2</span></tt></dt>
<dd>CPUs based on AMD Family 16h cores with x86-64 instruction set support. This
includes MOVBE, F16C, BMI, AVX, PCL_MUL, AES, SSE4.2, SSE4.1, CX16, ABM,
SSE4A, SSSE3, SSE3, SSE2, SSE, MMX and 64-bit instruction set extensions.</dd>
<dt><tt class="samp docutils literal"><span class="pre">winchip-c6</span></tt></dt>
<dd>IDT WinChip C6 CPU, dealt in same way as i486 with additional MMX instruction
set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">winchip2</span></tt></dt>
<dd>IDT WinChip 2 CPU, dealt in same way as i486 with additional MMX and 3DNow!
instruction set support.</dd>
<dt><tt class="samp docutils literal"><span class="pre">c3</span></tt></dt>
<dd>VIA C3 CPU with MMX and 3DNow! instruction set support.  (No scheduling is
implemented for this chip.)</dd>
<dt><tt class="samp docutils literal"><span class="pre">c3-2</span></tt></dt>
<dd>VIA C3-2 (Nehemiah/C5XL) CPU with MMX and SSE instruction set support.
(No scheduling is
implemented for this chip.)</dd>
<dt><tt class="samp docutils literal"><span class="pre">geode</span></tt></dt>
<dd>AMD Geode embedded processor with MMX and 3DNow! instruction set support.</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune">
<tt class="descname">-mtune</tt><tt class="descclassname">=cpu-type</tt><a class="headerlink" href="#cmdoption-mtune" title="Permalink to this definition">¶</a></dt>
<dd><p>Tune to <tt class="docutils literal"><span class="pre">cpu-type</span></tt> everything applicable about the generated code, except
for the ABI and the set of available instructions.
While picking a specific <tt class="docutils literal"><span class="pre">cpu-type</span></tt> schedules things appropriately
for that particular chip, the compiler does not generate any code that
cannot run on the default machine type unless you use a
<em class="xref std std-option">-march=``cpu-type``</em> option.
For example, if GCC is configured for i686-pc-linux-gnu
then <em class="xref std std-option">-mtune=pentium4</em> generates code that is tuned for Pentium 4
but still runs on i686 machines.</p>
<p>The choices for <tt class="docutils literal"><span class="pre">cpu-type</span></tt> are the same as for <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a>.
In addition, <a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a> supports 2 extra choices for <tt class="docutils literal"><span class="pre">cpu-type</span></tt>:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">generic</span></tt></dt>
<dd><p class="first">Produce code optimized for the most common IA32//AMD64//EM64T processors.
If you know the CPU on which your code will run, then you should use
the corresponding <a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a> or <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> option instead of
<em class="xref std std-option">-mtune=generic</em>.  But, if you do not know exactly what CPU users
of your application will have, then you should use this option.</p>
<p>As new processors are deployed in the marketplace, the behavior of this
option will change.  Therefore, if you upgrade to a newer version of
GCC, code generation controlled by this option will change to reflect
the processors
that are most common at the time that version of GCC is released.</p>
<p class="last">There is no <em class="xref std std-option">-march=generic</em> option because <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a>
indicates the instruction set the compiler can use, and there is no
generic instruction set applicable to all processors.  In contrast,
<a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a> indicates the processor (or, in this case, collection of
processors) for which the code is optimized.</p>
</dd>
<dt><tt class="samp docutils literal"><span class="pre">intel</span></tt></dt>
<dd><p class="first">Produce code optimized for the most current Intel processors, which are
Haswell and Silvermont for this version of GCC.  If you know the CPU
on which your code will run, then you should use the corresponding
<a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a> or <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> option instead of <em class="xref std std-option">-mtune=intel</em>.
But, if you want your application performs better on both Haswell and
Silvermont, then you should use this option.</p>
<p>As new Intel processors are deployed in the marketplace, the behavior of
this option will change.  Therefore, if you upgrade to a newer version of
GCC, code generation controlled by this option will change to reflect
the most current Intel processors at the time that version of GCC is
released.</p>
<p class="last">There is no <em class="xref std std-option">-march=intel</em> option because <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a> indicates
the instruction set the compiler can use, and there is no common
instruction set applicable to all processors.  In contrast,
<a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a> indicates the processor (or, in this case, collection of
processors) for which the code is optimized.</p>
</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcpu">
<tt class="descname">-mcpu</tt><tt class="descclassname">=cpu-type</tt><a class="headerlink" href="#cmdoption-mcpu" title="Permalink to this definition">¶</a></dt>
<dd><p>A deprecated synonym for <a class="reference internal" href="#cmdoption-mtune"><em class="xref std std-option">-mtune</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfpmath">
<tt class="descname">-mfpmath</tt><tt class="descclassname">=unit</tt><a class="headerlink" href="#cmdoption-mfpmath" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate floating-point arithmetic for selected unit <tt class="docutils literal"><span class="pre">unit</span></tt>.  The choices
for <tt class="docutils literal"><span class="pre">unit</span></tt> are:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">387</span></tt></dt>
<dd><p class="first">Use the standard 387 floating-point coprocessor present on the majority of chips and
emulated otherwise.  Code compiled with this option runs almost everywhere.
The temporary results are computed in 80-bit precision instead of the precision
specified by the type, resulting in slightly different results compared to most
of other chips.  See <a class="reference internal" href="options-that-control-optimization.html#cmdoption-ffloat-store"><em class="xref std std-option">-ffloat-store</em></a> for more detailed description.</p>
<p class="last">This is the default choice for x86-32 targets.</p>
</dd>
<dt><tt class="samp docutils literal"><span class="pre">sse</span></tt></dt>
<dd><p class="first">Use scalar floating-point instructions present in the SSE instruction set.
This instruction set is supported by Pentium III and newer chips,
and in the AMD line
by Athlon-4, Athlon XP and Athlon MP chips.  The earlier version of the SSE
instruction set supports only single-precision arithmetic, thus the double and
extended-precision arithmetic are still done using 387.  A later version, present
only in Pentium 4 and AMD x86-64 chips, supports double-precision
arithmetic too.</p>
<p>For the x86-32 compiler, you must use <em class="xref std std-option">-march=``cpu-type``</em>, <em class="xref std std-option">-msse</em>
or <em class="xref std std-option">-msse2</em> switches to enable SSE extensions and make this option
effective.  For the x86-64 compiler, these extensions are enabled by default.</p>
<p>The resulting code should be considerably faster in the majority of cases and avoid
the numerical instability problems of 387 code, but may break some existing
code that expects temporaries to be 80 bits.</p>
<p class="last">This is the default choice for the x86-64 compiler.</p>
</dd>
<dt><tt class="samp docutils literal"><span class="pre">sse,387</span></tt> <tt class="samp docutils literal"><span class="pre">sse+387</span></tt> <tt class="samp docutils literal"><span class="pre">both</span></tt></dt>
<dd>Attempt to utilize both instruction sets at once.  This effectively doubles the
amount of available registers, and on chips with separate execution units for
387 and SSE the execution resources too.  Use this option with care, as it is
still experimental, because the GCC register allocator does not model separate
functional units well, resulting in unstable performance.</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-masm">
<tt class="descname">-masm</tt><tt class="descclassname">=dialect</tt><a class="headerlink" href="#cmdoption-masm" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-81">Output assembly instructions using selected <tt class="docutils literal"><span class="pre">dialect</span></tt>.  Also affects
which dialect is used for basic <tt class="docutils literal"><span class="pre">asm</span></tt> (see <a class="reference internal" href="how-to-use-inline-assembly-language-in-c-code.html#basic-asm"><em>Basic Asm - Assembler Instructions Without Operands</em></a>) and
extended <tt class="docutils literal"><span class="pre">asm</span></tt> (see <a class="reference internal" href="how-to-use-inline-assembly-language-in-c-code.html#extended-asm"><em>Extended Asm - Assembler Instructions with C Expression Operands</em></a>). Supported choices (in dialect
order) are <tt class="samp docutils literal"><span class="pre">att</span></tt> or <tt class="samp docutils literal"><span class="pre">intel</span></tt>. The default is <tt class="samp docutils literal"><span class="pre">att</span></tt>. Darwin does
not support <tt class="samp docutils literal"><span class="pre">intel</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mieee-fp">
<tt class="descname">-mieee-fp</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-ieee-fp</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mieee-fp" title="Permalink to this definition">¶</a></dt>
<dd><p>Control whether or not the compiler uses IEEE floating-point
comparisons.  These correctly handle the case where the result of a
comparison is unordered.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msoft-float">
<tt class="descname">-msoft-float</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msoft-float" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate output containing library calls for floating point.</p>
<p>Warning: the requisite libraries are not part of GCC.
Normally the facilities of the machine&#8217;s usual C compiler are used, but
this can&#8217;t be done directly in cross-compilation.  You must make your
own arrangements to provide suitable library functions for
cross-compilation.</p>
<p>On machines where a function returns floating-point results in the 80387
register stack, some floating-point opcodes may be emitted even if
<a class="reference internal" href="#cmdoption-msoft-float"><em class="xref std std-option">-msoft-float</em></a> is used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-fp-ret-in-387">
<tt class="descname">-mno-fp-ret-in-387</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-fp-ret-in-387" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not use the FPU registers for return values of functions.</p>
<p>The usual calling convention has functions return values of types
<tt class="docutils literal"><span class="pre">float</span></tt> and <tt class="docutils literal"><span class="pre">double</span></tt> in an FPU register, even if there
is no FPU.  The idea is that the operating system should emulate
an FPU.</p>
<p>The option <a class="reference internal" href="#cmdoption-mno-fp-ret-in-387"><em class="xref std std-option">-mno-fp-ret-in-387</em></a> causes such values to be returned
in ordinary CPU registers instead.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-fancy-math-387">
<tt class="descname">-mno-fancy-math-387</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-fancy-math-387" title="Permalink to this definition">¶</a></dt>
<dd><p>Some 387 emulators do not support the <tt class="docutils literal"><span class="pre">sin</span></tt>, <tt class="docutils literal"><span class="pre">cos</span></tt> and
<tt class="docutils literal"><span class="pre">sqrt</span></tt> instructions for the 387.  Specify this option to avoid
generating those instructions.  This option is the default on FreeBSD,
OpenBSD and NetBSD.  This option is overridden when <a class="reference internal" href="#cmdoption-march"><em class="xref std std-option">-march</em></a>
indicates that the target CPU always has an FPU and so the
instruction does not need emulation.  These
instructions are not generated unless you also use the
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-funsafe-math-optimizations"><em class="xref std std-option">-funsafe-math-optimizations</em></a> switch.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-malign-double">
<tt class="descname">-malign-double</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-align-double</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-malign-double" title="Permalink to this definition">¶</a></dt>
<dd><p>Control whether GCC aligns <tt class="docutils literal"><span class="pre">double</span></tt>, <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt>, and
<tt class="docutils literal"><span class="pre">long</span> <span class="pre">long</span></tt> variables on a two-word boundary or a one-word
boundary.  Aligning <tt class="docutils literal"><span class="pre">double</span></tt> variables on a two-word boundary
produces code that runs somewhat faster on a Pentium at the
expense of more memory.</p>
<p>On x86-64, <a class="reference internal" href="#cmdoption-malign-double"><em class="xref std std-option">-malign-double</em></a> is enabled by default.</p>
<p>Warning: if you use the <a class="reference internal" href="#cmdoption-malign-double"><em class="xref std std-option">-malign-double</em></a> switch,
structures containing the above types are aligned differently than
the published application binary interface specifications for the x86-32
and are not binary compatible with structures in code compiled
without that switch.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m96bit-long-double">
<tt class="descname">-m96bit-long-double</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m128bit-long-double</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m96bit-long-double" title="Permalink to this definition">¶</a></dt>
<dd><p>These switches control the size of <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt> type.  The x86-32
application binary interface specifies the size to be 96 bits,
so <a class="reference internal" href="#cmdoption-m96bit-long-double"><em class="xref std std-option">-m96bit-long-double</em></a> is the default in 32-bit mode.</p>
<p>Modern architectures (Pentium and newer) prefer <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt>
to be aligned to an 8- or 16-byte boundary.  In arrays or structures
conforming to the ABI, this is not possible.  So specifying
<em class="xref std std-option">-m128bit-long-double</em> aligns <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt>
to a 16-byte boundary by padding the <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt> with an additional
32-bit zero.</p>
<p>In the x86-64 compiler, <em class="xref std std-option">-m128bit-long-double</em> is the default choice as
its ABI specifies that <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt> is aligned on 16-byte boundary.</p>
<p>Notice that neither of these options enable any extra precision over the x87
standard of 80 bits for a <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt>.</p>
<p>Warning: if you override the default value for your target ABI, this
changes the size of
structures and arrays containing <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt> variables,
as well as modifying the function calling convention for functions taking
<tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt>.  Hence they are not binary-compatible
with code compiled without that switch.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlong-double-64">
<tt class="descname">-mlong-double-64</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mlong-double-80</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mlong-double-128</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlong-double-64" title="Permalink to this definition">¶</a></dt>
<dd><p>These switches control the size of <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt> type. A size
of 64 bits makes the <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt> type equivalent to the <tt class="docutils literal"><span class="pre">double</span></tt>
type. This is the default for 32-bit Bionic C library.  A size
of 128 bits makes the <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt> type equivalent to the
<tt class="docutils literal"><span class="pre">__float128</span></tt> type. This is the default for 64-bit Bionic C library.</p>
<p>Warning: if you override the default value for your target ABI, this
changes the size of
structures and arrays containing <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt> variables,
as well as modifying the function calling convention for functions taking
<tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt>.  Hence they are not binary-compatible
with code compiled without that switch.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-malign-data">
<tt class="descname">-malign-data</tt><tt class="descclassname">=type</tt><a class="headerlink" href="#cmdoption-malign-data" title="Permalink to this definition">¶</a></dt>
<dd><p>Control how GCC aligns variables.  Supported values for <tt class="docutils literal"><span class="pre">type</span></tt> are
<tt class="samp docutils literal"><span class="pre">compat</span></tt> uses increased alignment value compatible uses GCC 4.8
and earlier, <tt class="samp docutils literal"><span class="pre">abi</span></tt> uses alignment value as specified by the
psABI, and <tt class="samp docutils literal"><span class="pre">cacheline</span></tt> uses increased alignment value to match
the cache line size.  <tt class="samp docutils literal"><span class="pre">compat</span></tt> is the default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlarge-data-threshold">
<tt class="descname">-mlarge-data-threshold</tt><tt class="descclassname">=threshold</tt><a class="headerlink" href="#cmdoption-mlarge-data-threshold" title="Permalink to this definition">¶</a></dt>
<dd><p>When <em class="xref std std-option">-mcmodel=medium</em> is specified, data objects larger than
<tt class="docutils literal"><span class="pre">threshold</span></tt> are placed in the large data section.  This value must be the
same across all objects linked into the binary, and defaults to 65535.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrtd">
<tt class="descname">-mrtd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrtd" title="Permalink to this definition">¶</a></dt>
<dd><p>Use a different function-calling convention, in which functions that
take a fixed number of arguments return with the <tt class="docutils literal"><span class="pre">ret</span> <span class="pre">``num``</span></tt>
instruction, which pops their arguments while returning.  This saves one
instruction in the caller since there is no need to pop the arguments
there.</p>
<p>You can specify that an individual function is called with this calling
sequence with the function attribute <tt class="docutils literal"><span class="pre">stdcall</span></tt>.  You can also
override the <a class="reference internal" href="#cmdoption-mrtd"><em class="xref std std-option">-mrtd</em></a> option by using the function attribute
<tt class="docutils literal"><span class="pre">cdecl</span></tt>.  See <a class="reference internal" href="declaring-attributes-of-functions.html#function-attributes"><em>Declaring Attributes of Functions</em></a>.</p>
<p>Warning: this calling convention is incompatible with the one
normally used on Unix, so you cannot use it if you need to call
libraries compiled with the Unix compiler.</p>
<p>Also, you must provide function prototypes for all functions that
take variable numbers of arguments (including <tt class="docutils literal"><span class="pre">printf</span></tt>);
otherwise incorrect code is generated for calls to those
functions.</p>
<p>In addition, seriously incorrect code results if you call a
function with too many arguments.  (Normally, extra arguments are
harmlessly ignored.)</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mregparm">
<tt class="descname">-mregparm</tt><tt class="descclassname">=num</tt><a class="headerlink" href="#cmdoption-mregparm" title="Permalink to this definition">¶</a></dt>
<dd><p>Control how many registers are used to pass integer arguments.  By
default, no registers are used to pass arguments, and at most 3
registers can be used.  You can control this behavior for a specific
function by using the function attribute <tt class="docutils literal"><span class="pre">regparm</span></tt>.
See <a class="reference internal" href="declaring-attributes-of-functions.html#function-attributes"><em>Declaring Attributes of Functions</em></a>.</p>
<p>Warning: if you use this switch, and
<tt class="docutils literal"><span class="pre">num</span></tt> is nonzero, then you must build all modules with the same
value, including any libraries.  This includes the system libraries and
startup modules.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msseregparm">
<tt class="descname">-msseregparm</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msseregparm" title="Permalink to this definition">¶</a></dt>
<dd><p>Use SSE register passing conventions for float and double arguments
and return values.  You can control this behavior for a specific
function by using the function attribute <tt class="docutils literal"><span class="pre">sseregparm</span></tt>.
See <a class="reference internal" href="declaring-attributes-of-functions.html#function-attributes"><em>Declaring Attributes of Functions</em></a>.</p>
<p>Warning: if you use this switch then you must build all
modules with the same value, including any libraries.  This includes
the system libraries and startup modules.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mvect8-ret-in-mem">
<tt class="descname">-mvect8-ret-in-mem</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mvect8-ret-in-mem" title="Permalink to this definition">¶</a></dt>
<dd><p>Return 8-byte vectors in memory instead of MMX registers.  This is the
default on Solaris 8 and 9 and VxWorks to match the ABI of the Sun
Studio compilers until version 12.  Later compiler versions (starting
with Studio 12 Update 1) follow the ABI used by other x86 targets, which
is the default on Solaris 10 and later.  <em>Only</em> use this option if
you need to remain compatible with existing code produced by those
previous compiler versions or older versions of GCC.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpc32">
<tt class="descname">-mpc32</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mpc64</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mpc80</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpc32" title="Permalink to this definition">¶</a></dt>
<dd><p>Set 80387 floating-point precision to 32, 64 or 80 bits.  When <a class="reference internal" href="#cmdoption-mpc32"><em class="xref std std-option">-mpc32</em></a>
is specified, the significands of results of floating-point operations are
rounded to 24 bits (single precision); <em class="xref std std-option">-mpc64</em> rounds the
significands of results of floating-point operations to 53 bits (double
precision) and <em class="xref std std-option">-mpc80</em> rounds the significands of results of
floating-point operations to 64 bits (extended double precision), which is
the default.  When this option is used, floating-point operations in higher
precisions are not available to the programmer without setting the FPU
control word explicitly.</p>
<p>Setting the rounding of floating-point operations to less than the default
80 bits can speed some programs by 2% or more.  Note that some mathematical
libraries assume that extended-precision (80-bit) floating-point operations
are enabled by default; routines in such libraries could suffer significant
loss of accuracy, typically through so-called &#8216;catastrophic cancellation&#8217;,
when this option is used to set the precision to less than extended precision.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mstackrealign">
<tt class="descname">-mstackrealign</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mstackrealign" title="Permalink to this definition">¶</a></dt>
<dd><p>Realign the stack at entry.  On the x86, the <a class="reference internal" href="#cmdoption-mstackrealign"><em class="xref std std-option">-mstackrealign</em></a>
option generates an alternate prologue and epilogue that realigns the
run-time stack if necessary.  This supports mixing legacy codes that keep
4-byte stack alignment with modern codes that keep 16-byte stack alignment for
SSE compatibility.  See also the attribute <tt class="docutils literal"><span class="pre">force_align_arg_pointer</span></tt>,
applicable to individual functions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpreferred-stack-boundary">
<tt class="descname">-mpreferred-stack-boundary</tt><tt class="descclassname">=num</tt><a class="headerlink" href="#cmdoption-mpreferred-stack-boundary" title="Permalink to this definition">¶</a></dt>
<dd><p>Attempt to keep the stack boundary aligned to a 2 raised to <tt class="docutils literal"><span class="pre">num</span></tt>
byte boundary.  If <a class="reference internal" href="#cmdoption-mpreferred-stack-boundary"><em class="xref std std-option">-mpreferred-stack-boundary</em></a> is not specified,
the default is 4 (16 bytes or 128 bits).</p>
<p>Warning: When generating code for the x86-64 architecture with
SSE extensions disabled, <em class="xref std std-option">-mpreferred-stack-boundary=3</em> can be
used to keep the stack boundary aligned to 8 byte boundary.  Since
x86-64 ABI require 16 byte stack alignment, this is ABI incompatible and
intended to be used in controlled environment where stack space is
important limitation.  This option leads to wrong code when functions
compiled with 16 byte stack alignment (such as functions from a standard
library) are called with misaligned stack.  In this case, SSE
instructions may lead to misaligned memory access traps.  In addition,
variable arguments are handled incorrectly for 16 byte aligned
objects (including x87 long double and __int128), leading to wrong
results.  You must build all modules with
<em class="xref std std-option">-mpreferred-stack-boundary=3</em>, including any libraries.  This
includes the system libraries and startup modules.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mincoming-stack-boundary">
<tt class="descname">-mincoming-stack-boundary</tt><tt class="descclassname">=num</tt><a class="headerlink" href="#cmdoption-mincoming-stack-boundary" title="Permalink to this definition">¶</a></dt>
<dd><p>Assume the incoming stack is aligned to a 2 raised to <tt class="docutils literal"><span class="pre">num</span></tt> byte
boundary.  If <a class="reference internal" href="#cmdoption-mincoming-stack-boundary"><em class="xref std std-option">-mincoming-stack-boundary</em></a> is not specified,
the one specified by <a class="reference internal" href="#cmdoption-mpreferred-stack-boundary"><em class="xref std std-option">-mpreferred-stack-boundary</em></a> is used.</p>
<p>On Pentium and Pentium Pro, <tt class="docutils literal"><span class="pre">double</span></tt> and <tt class="docutils literal"><span class="pre">long</span> <span class="pre">double</span></tt> values
should be aligned to an 8-byte boundary (see <a class="reference internal" href="#cmdoption-malign-double"><em class="xref std std-option">-malign-double</em></a>) or
suffer significant run time performance penalties.  On Pentium III, the
Streaming SIMD Extension (SSE) data type <tt class="docutils literal"><span class="pre">__m128</span></tt> may not work
properly if it is not 16-byte aligned.</p>
<p>To ensure proper alignment of this values on the stack, the stack boundary
must be as aligned as that required by any value stored on the stack.
Further, every function must be generated such that it keeps the stack
aligned.  Thus calling a function compiled with a higher preferred
stack boundary from a function compiled with a lower preferred stack
boundary most likely misaligns the stack.  It is recommended that
libraries that use callbacks always use the default setting.</p>
<p>This extra alignment does consume extra stack space, and generally
increases code size.  Code that is sensitive to stack space usage, such
as embedded systems and operating system kernels, may want to reduce the
preferred alignment to <em class="xref std std-option">-mpreferred-stack-boundary=2</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmmx">
<tt class="descname">-mmmx</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mmpx</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmmx" title="Permalink to this definition">¶</a></dt>
<dd><p>These switches enable the use of instructions in the MMX, SSE,
SSE2, SSE3, SSSE3, SSE4.1, AVX, AVX2, AVX512F, AVX512PF, AVX512ER, AVX512CD,
SHA, AES, PCLMUL, FSGSBASE, RDRND, F16C, FMA, SSE4A, FMA4, XOP, LWP, ABM,
BMI, BMI2, FXSR, XSAVE, XSAVEOPT, LZCNT, RTM, MPX or 3DNow!
extended instruction sets.  Each has a corresponding <em class="xref std std-option">-mno-</em> option
to disable use of these instructions.</p>
<p>These extensions are also available as built-in functions: see
x86 Built-in Functions, for details of the functions enabled and
disabled by these switches.</p>
<p>To generate SSE/SSE2 instructions automatically from floating-point
code (as opposed to 387 instructions), see <em class="xref std std-option">-mfpmath=sse</em>.</p>
<p>GCC depresses SSEx instructions when <em class="xref std std-option">-mavx</em> is used. Instead, it
generates new AVX instructions or AVX equivalence for all SSEx instructions
when needed.</p>
<p>These options enable GCC to use these extended instructions in
generated code, even without <em class="xref std std-option">-mfpmath=sse</em>.  Applications that
perform run-time CPU detection must compile separate files for each
supported architecture, using the appropriate flags.  In particular,
the file containing the CPU detection code should be compiled without
these options.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdump-tune-features">
<tt class="descname">-mdump-tune-features</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdump-tune-features" title="Permalink to this definition">¶</a></dt>
<dd><p>This option instructs GCC to dump the names of the x86 performance
tuning features and default settings. The names can be used in
<em class="xref std std-option">-mtune-ctrl=``feature-list``</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtune-ctrl">
<tt class="descname">-mtune-ctrl</tt><tt class="descclassname">=feature-list</tt><a class="headerlink" href="#cmdoption-mtune-ctrl" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-82">This option is used to do fine grain control of x86 code generation features.
<tt class="docutils literal"><span class="pre">feature-list</span></tt> is a comma separated list of <tt class="docutils literal"><span class="pre">feature</span></tt> names. See also
<a class="reference internal" href="#cmdoption-mdump-tune-features"><em class="xref std std-option">-mdump-tune-features</em></a>. When specified, the <tt class="docutils literal"><span class="pre">feature</span></tt> is turned
on if it is not preceded with <tt class="samp docutils literal"><span class="pre">^</span></tt>, otherwise, it is turned off.
<em class="xref std std-option">-mtune-ctrl=``feature-list``</em> is intended to be used by GCC
developers. Using it may lead to code paths not covered by testing and can
potentially result in compiler ICEs or runtime errors.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-default">
<tt class="descname">-mno-default</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-default" title="Permalink to this definition">¶</a></dt>
<dd><p>This option instructs GCC to turn off all tunable features. See also
<em class="xref std std-option">-mtune-ctrl=``feature-list``</em> and <a class="reference internal" href="#cmdoption-mdump-tune-features"><em class="xref std std-option">-mdump-tune-features</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcld">
<tt class="descname">-mcld</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcld" title="Permalink to this definition">¶</a></dt>
<dd><p>This option instructs GCC to emit a <tt class="docutils literal"><span class="pre">cld</span></tt> instruction in the prologue
of functions that use string instructions.  String instructions depend on
the DF flag to select between autoincrement or autodecrement mode.  While the
ABI specifies the DF flag to be cleared on function entry, some operating
systems violate this specification by not clearing the DF flag in their
exception dispatchers.  The exception handler can be invoked with the DF flag
set, which leads to wrong direction mode when string instructions are used.
This option can be enabled by default on 32-bit x86 targets by configuring
GCC with the <em class="xref std std-option">--enable-cld</em> configure option.  Generation of <tt class="docutils literal"><span class="pre">cld</span></tt>
instructions can be suppressed with the <em class="xref std std-option">-mno-cld</em> compiler option
in this case.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mvzeroupper">
<tt class="descname">-mvzeroupper</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mvzeroupper" title="Permalink to this definition">¶</a></dt>
<dd><p>This option instructs GCC to emit a <tt class="docutils literal"><span class="pre">vzeroupper</span></tt> instruction
before a transfer of control flow out of the function to minimize
the AVX to SSE transition penalty as well as remove unnecessary <tt class="docutils literal"><span class="pre">zeroupper</span></tt>
intrinsics.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mprefer-avx128">
<tt class="descname">-mprefer-avx128</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mprefer-avx128" title="Permalink to this definition">¶</a></dt>
<dd><p>This option instructs GCC to use 128-bit AVX instructions instead of
256-bit AVX instructions in the auto-vectorizer.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcx16">
<tt class="descname">-mcx16</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcx16" title="Permalink to this definition">¶</a></dt>
<dd><p>This option enables GCC to generate <tt class="docutils literal"><span class="pre">CMPXCHG16B</span></tt> instructions.
<tt class="docutils literal"><span class="pre">CMPXCHG16B</span></tt> allows for atomic operations on 128-bit double quadword
(or oword) data types.
This is useful for high-resolution counters that can be updated
by multiple processors (or cores).  This instruction is generated as part of
atomic built-in functions: see __sync Builtins or
__atomic Builtins for details.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msahf">
<tt class="descname">-msahf</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msahf" title="Permalink to this definition">¶</a></dt>
<dd><p>This option enables generation of <tt class="docutils literal"><span class="pre">SAHF</span></tt> instructions in 64-bit code.
Early Intel Pentium 4 CPUs with Intel 64 support,
prior to the introduction of Pentium 4 G1 step in December 2005,
lacked the <tt class="docutils literal"><span class="pre">LAHF</span></tt> and <tt class="docutils literal"><span class="pre">SAHF</span></tt> instructions
which are supported by AMD64.
These are load and store instructions, respectively, for certain status flags.
In 64-bit mode, the <tt class="docutils literal"><span class="pre">SAHF</span></tt> instruction is used to optimize <tt class="docutils literal"><span class="pre">fmod</span></tt>,
<tt class="docutils literal"><span class="pre">drem</span></tt>, and <tt class="docutils literal"><span class="pre">remainder</span></tt> built-in functions;
see Other Builtins for details.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmovbe">
<tt class="descname">-mmovbe</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mmovbe" title="Permalink to this definition">¶</a></dt>
<dd><p>This option enables use of the <tt class="docutils literal"><span class="pre">movbe</span></tt> instruction to implement
<tt class="docutils literal"><span class="pre">__builtin_bswap32</span></tt> and <tt class="docutils literal"><span class="pre">__builtin_bswap64</span></tt>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcrc32">
<tt class="descname">-mcrc32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mcrc32" title="Permalink to this definition">¶</a></dt>
<dd><p>This option enables built-in functions <tt class="docutils literal"><span class="pre">__builtin_ia32_crc32qi</span></tt>,
<tt class="docutils literal"><span class="pre">__builtin_ia32_crc32hi</span></tt>, <tt class="docutils literal"><span class="pre">__builtin_ia32_crc32si</span></tt> and
<tt class="docutils literal"><span class="pre">__builtin_ia32_crc32di</span></tt> to generate the <tt class="docutils literal"><span class="pre">crc32</span></tt> machine instruction.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrecip">
<tt class="descname">-mrecip</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrecip" title="Permalink to this definition">¶</a></dt>
<dd><p>This option enables use of <tt class="docutils literal"><span class="pre">RCPSS</span></tt> and <tt class="docutils literal"><span class="pre">RSQRTSS</span></tt> instructions
(and their vectorized variants <tt class="docutils literal"><span class="pre">RCPPS</span></tt> and <tt class="docutils literal"><span class="pre">RSQRTPS</span></tt>)
with an additional Newton-Raphson step
to increase precision instead of <tt class="docutils literal"><span class="pre">DIVSS</span></tt> and <tt class="docutils literal"><span class="pre">SQRTSS</span></tt>
(and their vectorized
variants) for single-precision floating-point arguments.  These instructions
are generated only when <a class="reference internal" href="options-that-control-optimization.html#cmdoption-funsafe-math-optimizations"><em class="xref std std-option">-funsafe-math-optimizations</em></a> is enabled
together with <em class="xref std std-option">-finite-math-only</em> and <a class="reference internal" href="options-that-control-optimization.html#cmdoption-fno-trapping-math"><em class="xref std std-option">-fno-trapping-math</em></a>.
Note that while the throughput of the sequence is higher than the throughput
of the non-reciprocal instruction, the precision of the sequence can be
decreased by up to 2 ulp (i.e. the inverse of 1.0 equals 0.99999994).</p>
<p>Note that GCC implements <tt class="docutils literal"><span class="pre">1.0f/sqrtf(``x</span></tt>)`` in terms of <tt class="docutils literal"><span class="pre">RSQRTSS</span></tt>
(or <tt class="docutils literal"><span class="pre">RSQRTPS</span></tt>) already with <a class="reference internal" href="options-that-control-optimization.html#cmdoption-ffast-math"><em class="xref std std-option">-ffast-math</em></a> (or the above option
combination), and doesn&#8217;t need <a class="reference internal" href="#cmdoption-mrecip"><em class="xref std std-option">-mrecip</em></a>.</p>
<p>Also note that GCC emits the above sequence with additional Newton-Raphson step
for vectorized single-float division and vectorized <tt class="docutils literal"><span class="pre">sqrtf(``x</span></tt>)``
already with <a class="reference internal" href="options-that-control-optimization.html#cmdoption-ffast-math"><em class="xref std std-option">-ffast-math</em></a> (or the above option combination), and
doesn&#8217;t need <a class="reference internal" href="#cmdoption-mrecip"><em class="xref std std-option">-mrecip</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrecip">
<tt class="descname">-mrecip</tt><tt class="descclassname">=opt</tt><a class="headerlink" href="#cmdoption-mrecip" title="Permalink to this definition">¶</a></dt>
<dd><p>This option controls which reciprocal estimate instructions
may be used.  <tt class="docutils literal"><span class="pre">opt</span></tt> is a comma-separated list of options, which may
be preceded by a <tt class="samp docutils literal"><span class="pre">!</span></tt> to invert the option:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">all</span></tt></dt>
<dd>Enable all estimate instructions.</dd>
<dt><tt class="samp docutils literal"><span class="pre">default</span></tt></dt>
<dd>Enable the default instructions, equivalent to <a class="reference internal" href="#cmdoption-mrecip"><em class="xref std std-option">-mrecip</em></a>.</dd>
<dt><tt class="samp docutils literal"><span class="pre">none</span></tt></dt>
<dd>Disable all estimate instructions, equivalent to <em class="xref std std-option">-mno-recip</em>.</dd>
<dt><tt class="samp docutils literal"><span class="pre">div</span></tt></dt>
<dd>Enable the approximation for scalar division.</dd>
<dt><tt class="samp docutils literal"><span class="pre">vec-div</span></tt></dt>
<dd>Enable the approximation for vectorized division.</dd>
<dt><tt class="samp docutils literal"><span class="pre">sqrt</span></tt></dt>
<dd>Enable the approximation for scalar square root.</dd>
<dt><tt class="samp docutils literal"><span class="pre">vec-sqrt</span></tt></dt>
<dd><p class="first">Enable the approximation for vectorized square root.</p>
<p class="last">So, for example, <em class="xref std std-option">-mrecip=all,!sqrt</em> enables</p>
</dd>
</dl>
<p>all of the reciprocal approximations, except for square root.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mveclibabi">
<tt class="descname">-mveclibabi</tt><tt class="descclassname">=type</tt><a class="headerlink" href="#cmdoption-mveclibabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Specifies the ABI type to use for vectorizing intrinsics using an
external library.  Supported values for <tt class="docutils literal"><span class="pre">type</span></tt> are <tt class="samp docutils literal"><span class="pre">svml</span></tt>
for the Intel short
vector math library and <tt class="samp docutils literal"><span class="pre">acml</span></tt> for the AMD math core library.
To use this option, both <a class="reference internal" href="options-that-control-optimization.html#cmdoption-ftree-vectorize"><em class="xref std std-option">-ftree-vectorize</em></a> and
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-funsafe-math-optimizations"><em class="xref std std-option">-funsafe-math-optimizations</em></a> have to be enabled, and an SVML or ACML
ABI-compatible library must be specified at link time.</p>
<p>GCC currently emits calls to <tt class="docutils literal"><span class="pre">vmldExp2</span></tt>,
<tt class="docutils literal"><span class="pre">vmldLn2</span></tt>, <tt class="docutils literal"><span class="pre">vmldLog102</span></tt>, <tt class="docutils literal"><span class="pre">vmldLog102</span></tt>, <tt class="docutils literal"><span class="pre">vmldPow2</span></tt>,
<tt class="docutils literal"><span class="pre">vmldTanh2</span></tt>, <tt class="docutils literal"><span class="pre">vmldTan2</span></tt>, <tt class="docutils literal"><span class="pre">vmldAtan2</span></tt>, <tt class="docutils literal"><span class="pre">vmldAtanh2</span></tt>,
<tt class="docutils literal"><span class="pre">vmldCbrt2</span></tt>, <tt class="docutils literal"><span class="pre">vmldSinh2</span></tt>, <tt class="docutils literal"><span class="pre">vmldSin2</span></tt>, <tt class="docutils literal"><span class="pre">vmldAsinh2</span></tt>,
<tt class="docutils literal"><span class="pre">vmldAsin2</span></tt>, <tt class="docutils literal"><span class="pre">vmldCosh2</span></tt>, <tt class="docutils literal"><span class="pre">vmldCos2</span></tt>, <tt class="docutils literal"><span class="pre">vmldAcosh2</span></tt>,
<tt class="docutils literal"><span class="pre">vmldAcos2</span></tt>, <tt class="docutils literal"><span class="pre">vmlsExp4</span></tt>, <tt class="docutils literal"><span class="pre">vmlsLn4</span></tt>, <tt class="docutils literal"><span class="pre">vmlsLog104</span></tt>,
<tt class="docutils literal"><span class="pre">vmlsLog104</span></tt>, <tt class="docutils literal"><span class="pre">vmlsPow4</span></tt>, <tt class="docutils literal"><span class="pre">vmlsTanh4</span></tt>, <tt class="docutils literal"><span class="pre">vmlsTan4</span></tt>,
<tt class="docutils literal"><span class="pre">vmlsAtan4</span></tt>, <tt class="docutils literal"><span class="pre">vmlsAtanh4</span></tt>, <tt class="docutils literal"><span class="pre">vmlsCbrt4</span></tt>, <tt class="docutils literal"><span class="pre">vmlsSinh4</span></tt>,
<tt class="docutils literal"><span class="pre">vmlsSin4</span></tt>, <tt class="docutils literal"><span class="pre">vmlsAsinh4</span></tt>, <tt class="docutils literal"><span class="pre">vmlsAsin4</span></tt>, <tt class="docutils literal"><span class="pre">vmlsCosh4</span></tt>,
<tt class="docutils literal"><span class="pre">vmlsCos4</span></tt>, <tt class="docutils literal"><span class="pre">vmlsAcosh4</span></tt> and <tt class="docutils literal"><span class="pre">vmlsAcos4</span></tt> for corresponding
function type when <em class="xref std std-option">-mveclibabi=svml</em> is used, and <tt class="docutils literal"><span class="pre">__vrd2_sin</span></tt>,
<tt class="docutils literal"><span class="pre">__vrd2_cos</span></tt>, <tt class="docutils literal"><span class="pre">__vrd2_exp</span></tt>, <tt class="docutils literal"><span class="pre">__vrd2_log</span></tt>, <tt class="docutils literal"><span class="pre">__vrd2_log2</span></tt>,
<tt class="docutils literal"><span class="pre">__vrd2_log10</span></tt>, <tt class="docutils literal"><span class="pre">__vrs4_sinf</span></tt>, <tt class="docutils literal"><span class="pre">__vrs4_cosf</span></tt>,
<tt class="docutils literal"><span class="pre">__vrs4_expf</span></tt>, <tt class="docutils literal"><span class="pre">__vrs4_logf</span></tt>, <tt class="docutils literal"><span class="pre">__vrs4_log2f</span></tt>,
<tt class="docutils literal"><span class="pre">__vrs4_log10f</span></tt> and <tt class="docutils literal"><span class="pre">__vrs4_powf</span></tt> for the corresponding function type
when <em class="xref std std-option">-mveclibabi=acml</em> is used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mabi">
<tt class="descname">-mabi</tt><tt class="descclassname">=name</tt><a class="headerlink" href="#cmdoption-mabi" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the specified calling convention.  Permissible values
are <tt class="samp docutils literal"><span class="pre">sysv</span></tt> for the ABI used on GNU/Linux and other systems, and
<tt class="samp docutils literal"><span class="pre">ms</span></tt> for the Microsoft ABI.  The default is to use the Microsoft
ABI when targeting Microsoft Windows and the SysV ABI on all other systems.
You can control this behavior for specific functions by
using the function attributes <tt class="docutils literal"><span class="pre">ms_abi</span></tt> and <tt class="docutils literal"><span class="pre">sysv_abi</span></tt>.
See <a class="reference internal" href="declaring-attributes-of-functions.html#function-attributes"><em>Declaring Attributes of Functions</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtls-dialect">
<tt class="descname">-mtls-dialect</tt><tt class="descclassname">=type</tt><a class="headerlink" href="#cmdoption-mtls-dialect" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code to access thread-local storage using the <tt class="samp docutils literal"><span class="pre">gnu</span></tt> or
<tt class="samp docutils literal"><span class="pre">gnu2</span></tt> conventions.  <tt class="samp docutils literal"><span class="pre">gnu</span></tt> is the conservative default;
<tt class="samp docutils literal"><span class="pre">gnu2</span></tt> is more efficient, but it may add compile- and run-time
requirements that cannot be satisfied on all systems.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpush-args">
<tt class="descname">-mpush-args</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-push-args</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpush-args" title="Permalink to this definition">¶</a></dt>
<dd><p>Use PUSH operations to store outgoing parameters.  This method is shorter
and usually equally fast as method using SUB/MOV operations and is enabled
by default.  In some cases disabling it may improve performance because of
improved scheduling and reduced dependencies.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-maccumulate-outgoing-args">
<tt class="descname">-maccumulate-outgoing-args</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-maccumulate-outgoing-args" title="Permalink to this definition">¶</a></dt>
<dd><p>If enabled, the maximum amount of space required for outgoing arguments is
computed in the function prologue.  This is faster on most modern CPUs
because of reduced dependencies, improved scheduling and reduced stack usage
when the preferred stack boundary is not equal to 2.  The drawback is a notable
increase in code size.  This switch implies <em class="xref std std-option">-mno-push-args</em>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mthreads">
<tt class="descname">-mthreads</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mthreads" title="Permalink to this definition">¶</a></dt>
<dd><p>Support thread-safe exception handling on MinGW.  Programs that rely
on thread-safe exception handling must compile and link all code with the
<a class="reference internal" href="#cmdoption-mthreads"><em class="xref std std-option">-mthreads</em></a> option.  When compiling, <a class="reference internal" href="#cmdoption-mthreads"><em class="xref std std-option">-mthreads</em></a> defines
<em class="xref std std-option">-D_MT</em>; when linking, it links in a special thread helper library
<em class="xref std std-option">-lmingwthrd</em> which cleans up per-thread exception-handling data.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-align-stringops">
<tt class="descname">-mno-align-stringops</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-align-stringops" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not align the destination of inlined string operations.  This switch reduces
code size and improves performance in case the destination is already aligned,
but GCC doesn&#8217;t know about it.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-minline-all-stringops">
<tt class="descname">-minline-all-stringops</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-minline-all-stringops" title="Permalink to this definition">¶</a></dt>
<dd><p>By default GCC inlines string operations only when the destination is
known to be aligned to least a 4-byte boundary.
This enables more inlining and increases code
size, but may improve performance of code that depends on fast
<tt class="docutils literal"><span class="pre">memcpy</span></tt>, <tt class="docutils literal"><span class="pre">strlen</span></tt>,
and <tt class="docutils literal"><span class="pre">memset</span></tt> for short lengths.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-minline-stringops-dynamically">
<tt class="descname">-minline-stringops-dynamically</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-minline-stringops-dynamically" title="Permalink to this definition">¶</a></dt>
<dd><p>For string operations of unknown size, use run-time checks with
inline code for small blocks and a library call for large blocks.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mstringop-strategy">
<tt class="descname">-mstringop-strategy</tt><tt class="descclassname">=alg</tt><a class="headerlink" href="#cmdoption-mstringop-strategy" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-83">Override the internal decision heuristic for the particular algorithm to use
for inlining string operations.  The allowed values for <tt class="docutils literal"><span class="pre">alg</span></tt> are:</p>
<dl class="docutils">
<dt><tt class="samp docutils literal"><span class="pre">rep_byte</span></tt> <tt class="samp docutils literal"><span class="pre">rep_4byte</span></tt> <tt class="samp docutils literal"><span class="pre">rep_8byte</span></tt></dt>
<dd>Expand using i386 <tt class="docutils literal"><span class="pre">rep</span></tt> prefix of the specified size.</dd>
<dt><tt class="samp docutils literal"><span class="pre">byte_loop</span></tt> <tt class="samp docutils literal"><span class="pre">loop</span></tt> <tt class="samp docutils literal"><span class="pre">unrolled_loop</span></tt></dt>
<dd>Expand into an inline loop.</dd>
<dt><tt class="samp docutils literal"><span class="pre">libcall</span></tt></dt>
<dd>Always use a library call.</dd>
</dl>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmemcpy-strategy">
<tt class="descname">-mmemcpy-strategy</tt><tt class="descclassname">=strategy</tt><a class="headerlink" href="#cmdoption-mmemcpy-strategy" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-84">Override the internal decision heuristic to decide if <tt class="docutils literal"><span class="pre">__builtin_memcpy</span></tt>
should be inlined and what inline algorithm to use when the expected size
of the copy operation is known. <tt class="docutils literal"><span class="pre">strategy</span></tt>
is a comma-separated list of <tt class="docutils literal"><span class="pre">alg</span></tt>:<tt class="docutils literal"><span class="pre">max_size</span></tt>:<tt class="docutils literal"><span class="pre">dest_align</span></tt> triplets.
<tt class="docutils literal"><span class="pre">alg</span></tt> is specified in <a class="reference internal" href="#cmdoption-mstringop-strategy"><em class="xref std std-option">-mstringop-strategy</em></a>, <tt class="docutils literal"><span class="pre">max_size</span></tt> specifies
the max byte size with which inline algorithm <tt class="docutils literal"><span class="pre">alg</span></tt> is allowed.  For the last
triplet, the <tt class="docutils literal"><span class="pre">max_size</span></tt> must be <tt class="docutils literal"><span class="pre">-1</span></tt>. The <tt class="docutils literal"><span class="pre">max_size</span></tt> of the triplets
in the list must be specified in increasing order.  The minimal byte size for
<tt class="docutils literal"><span class="pre">alg</span></tt> is <tt class="docutils literal"><span class="pre">0</span></tt> for the first triplet and <tt class="docutils literal"><span class="pre">``max_size</span></tt> + 1`` of the
preceding range.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mmemset-strategy">
<tt class="descname">-mmemset-strategy</tt><tt class="descclassname">=strategy</tt><a class="headerlink" href="#cmdoption-mmemset-strategy" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-85">The option is similar to <em class="xref std std-option">-mmemcpy-strategy=</em> except that it is to control
<tt class="docutils literal"><span class="pre">__builtin_memset</span></tt> expansion.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-momit-leaf-frame-pointer">
<tt class="descname">-momit-leaf-frame-pointer</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-momit-leaf-frame-pointer" title="Permalink to this definition">¶</a></dt>
<dd><p>Don&#8217;t keep the frame pointer in a register for leaf functions.  This
avoids the instructions to save, set up, and restore frame pointers and
makes an extra register available in leaf functions.  The option
<em class="xref std std-option">-fomit-leaf-frame-pointer</em> removes the frame pointer for leaf functions,
which might make debugging harder.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtls-direct-seg-refs">
<tt class="descname">-mtls-direct-seg-refs</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mtls-direct-seg-refs" title="Permalink to this definition">¶</a></dt>
<dd><p>Controls whether TLS variables may be accessed with offsets from the
TLS segment register (<tt class="docutils literal"><span class="pre">%gs</span></tt> for 32-bit, <tt class="docutils literal"><span class="pre">%fs</span></tt> for 64-bit),
or whether the thread base pointer must be added.  Whether or not this
is valid depends on the operating system, and whether it maps the
segment to cover the entire TLS area.</p>
<p>For systems that use the GNU C Library, the default is on.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-msse2avx">
<tt class="descname">-msse2avx</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msse2avx" title="Permalink to this definition">¶</a></dt>
<dd><p>Specify that the assembler should encode SSE instructions with VEX
prefix.  The option <em class="xref std std-option">-mavx</em> turns this on by default.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfentry">
<tt class="descname">-mfentry</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfentry" title="Permalink to this definition">¶</a></dt>
<dd><p>If profiling is active (<a class="reference internal" href="options-for-debugging-your-program-or-gcc.html#cmdoption-pg"><em class="xref std std-option">-pg</em></a>), put the profiling
counter call before the prologue.
Note: On x86 architectures the attribute <tt class="docutils literal"><span class="pre">ms_hook_prologue</span></tt>
isn&#8217;t possible at the moment for <a class="reference internal" href="#cmdoption-mfentry"><em class="xref std std-option">-mfentry</em></a> and <a class="reference internal" href="options-for-debugging-your-program-or-gcc.html#cmdoption-pg"><em class="xref std std-option">-pg</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mrecord-mcount">
<tt class="descname">-mrecord-mcount</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mrecord-mcount" title="Permalink to this definition">¶</a></dt>
<dd><p>If profiling is active (<a class="reference internal" href="options-for-debugging-your-program-or-gcc.html#cmdoption-pg"><em class="xref std std-option">-pg</em></a>), generate a __mcount_loc section
that contains pointers to each profiling call. This is useful for
automatically patching and out calls.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mnop-mcount">
<tt class="descname">-mnop-mcount</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mnop-mcount" title="Permalink to this definition">¶</a></dt>
<dd><p>If profiling is active (<a class="reference internal" href="options-for-debugging-your-program-or-gcc.html#cmdoption-pg"><em class="xref std std-option">-pg</em></a>), generate the calls to
the profiling functions as nops. This is useful when they
should be patched in later dynamically. This is likely only
useful together with <a class="reference internal" href="#cmdoption-mrecord-mcount"><em class="xref std std-option">-mrecord-mcount</em></a>.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mskip-rax-setup">
<tt class="descname">-mskip-rax-setup</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mskip-rax-setup" title="Permalink to this definition">¶</a></dt>
<dd><p>When generating code for the x86-64 architecture with SSE extensions
disabled, <em class="xref std std-option">-skip-rax-setup</em> can be used to skip setting up RAX
register when there are no variable arguments passed in vector registers.</p>
<p>Warning: Since RAX register is used to avoid unnecessarily
saving vector registers on stack when passing variable arguments, the
impacts of this option are callees may waste some stack space,
misbehave or jump to a random location.  GCC 4.4 or newer don&#8217;t have
those issues, regardless the RAX register value.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-m8bit-idiv">
<tt class="descname">-m8bit-idiv</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m8bit-idiv" title="Permalink to this definition">¶</a></dt>
<dd><p>On some processors, like Intel Atom, 8-bit unsigned integer divide is
much faster than 32-bit/64-bit integer divide.  This option generates a
run-time check.  If both dividend and divisor are within range of 0
to 255, 8-bit unsigned integer divide is used instead of
32-bit/64-bit integer divide.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mavx256-split-unaligned-load">
<tt class="descname">-mavx256-split-unaligned-load</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mavx256-split-unaligned-store</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mavx256-split-unaligned-load" title="Permalink to this definition">¶</a></dt>
<dd><p>Split 32-byte AVX unaligned load and store.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mstack-protector-guard">
<tt class="descname">-mstack-protector-guard</tt><tt class="descclassname">=guard</tt><a class="headerlink" href="#cmdoption-mstack-protector-guard" title="Permalink to this definition">¶</a></dt>
<dd><p id="index-86">Generate stack protection code using canary at <tt class="docutils literal"><span class="pre">guard</span></tt>.  Supported
locations are <tt class="samp docutils literal"><span class="pre">global</span></tt> for global canary or <tt class="samp docutils literal"><span class="pre">tls</span></tt> for per-thread
canary in the TLS block (the default).  This option has effect only when
<a class="reference internal" href="options-that-control-optimization.html#cmdoption-fstack-protector"><em class="xref std std-option">-fstack-protector</em></a> or <a class="reference internal" href="options-that-control-optimization.html#cmdoption-fstack-protector-all"><em class="xref std std-option">-fstack-protector-all</em></a> is specified.</p>
</dd></dl>

<p>These <tt class="samp docutils literal"><span class="pre">-m</span></tt> switches are supported in addition to the above
on x86-64 processors in 64-bit environments.</p>
<dl class="option">
<dt id="cmdoption-m32">
<tt class="descname">-m32</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m64</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mx32</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-m16</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-m32" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for a 16-bit, 32-bit or 64-bit environment.
The <a class="reference internal" href="#cmdoption-m32"><em class="xref std std-option">-m32</em></a> option sets <tt class="docutils literal"><span class="pre">int</span></tt>, <tt class="docutils literal"><span class="pre">long</span></tt>, and pointer types
to 32 bits, and
generates code that runs on any i386 system.</p>
<p>The <a class="reference internal" href="#cmdoption-m64"><em class="xref std std-option">-m64</em></a> option sets <tt class="docutils literal"><span class="pre">int</span></tt> to 32 bits and <tt class="docutils literal"><span class="pre">long</span></tt> and pointer
types to 64 bits, and generates code for the x86-64 architecture.
For Darwin only the <a class="reference internal" href="#cmdoption-m64"><em class="xref std std-option">-m64</em></a> option also turns off the <em class="xref std std-option">-fno-pic</em>
and <a class="reference internal" href="#cmdoption-mdynamic-no-pic"><em class="xref std std-option">-mdynamic-no-pic</em></a> options.</p>
<p>The <em class="xref std std-option">-mx32</em> option sets <tt class="docutils literal"><span class="pre">int</span></tt>, <tt class="docutils literal"><span class="pre">long</span></tt>, and pointer types
to 32 bits, and
generates code for the x86-64 architecture.</p>
<p>The <em class="xref std std-option">-m16</em> option is the same as <a class="reference internal" href="#cmdoption-m32"><em class="xref std std-option">-m32</em></a>, except for that
it outputs the <tt class="docutils literal"><span class="pre">.code16gcc</span></tt> assembly directive at the beginning of
the assembly output so that the binary can run in 16-bit mode.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mno-red-zone">
<tt class="descname">-mno-red-zone</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mno-red-zone" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not use a so-called &#8216;red zone&#8217; for x86-64 code.  The red zone is mandated
by the x86-64 ABI; it is a 128-byte area beyond the location of the
stack pointer that is not modified by signal or interrupt handlers
and therefore can be used for temporary data without adjusting the stack
pointer.  The flag <a class="reference internal" href="#cmdoption-mno-red-zone"><em class="xref std std-option">-mno-red-zone</em></a> disables this red zone.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcmodel">
<tt class="descname">-mcmodel</tt><tt class="descclassname">=small</tt><a class="headerlink" href="#cmdoption-mcmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the small code model: the program and its symbols must
be linked in the lower 2 GB of the address space.  Pointers are 64 bits.
Programs can be statically or dynamically linked.  This is the default
code model.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcmodel">
<tt class="descname">-mcmodel</tt><tt class="descclassname">=kernel</tt><a class="headerlink" href="#cmdoption-mcmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the kernel code model.  The kernel runs in the
negative 2 GB of the address space.
This model has to be used for Linux kernel code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcmodel">
<tt class="descname">-mcmodel</tt><tt class="descclassname">=medium</tt><a class="headerlink" href="#cmdoption-mcmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the medium model: the program is linked in the lower 2
GB of the address space.  Small symbols are also placed there.  Symbols
with sizes larger than <a class="reference internal" href="#cmdoption-mlarge-data-threshold"><em class="xref std std-option">-mlarge-data-threshold</em></a> are put into
large data or BSS sections and can be located above 2GB.  Programs can
be statically or dynamically linked.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mcmodel">
<tt class="descname">-mcmodel</tt><tt class="descclassname">=large</tt><a class="headerlink" href="#cmdoption-mcmodel" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for the large model.  This model makes no assumptions
about addresses and sizes of sections.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-maddress-mode">
<tt class="descname">-maddress-mode</tt><tt class="descclassname">=long</tt><a class="headerlink" href="#cmdoption-maddress-mode" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for long address mode.  This is only supported for 64-bit
and x32 environments.  It is the default address mode for 64-bit
environments.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-maddress-mode">
<tt class="descname">-maddress-mode</tt><tt class="descclassname">=short</tt><a class="headerlink" href="#cmdoption-maddress-mode" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate code for short address mode.  This is only supported for 32-bit
and x32 environments.  It is the default address mode for 32-bit and
x32 environments.</p>
</dd></dl>

</div>
<div class="section" id="x86-windows-options">
<span id="id86"></span><h2>x86 Windows Options<a class="headerlink" href="#x86-windows-options" title="Permalink to this headline">¶</a></h2>
<span class="target" id="index-87"></span><p id="index-88">These additional options are available for Microsoft Windows targets:</p>
<dl class="option">
<dt id="cmdoption-mconsole">
<tt class="descname">-mconsole</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mconsole" title="Permalink to this definition">¶</a></dt>
<dd><p>This option
specifies that a console application is to be generated, by
instructing the linker to set the PE header subsystem type
required for console applications.
This option is available for Cygwin and MinGW targets and is
enabled by default on those targets.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mdll">
<tt class="descname">-mdll</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mdll" title="Permalink to this definition">¶</a></dt>
<dd><p>This option is available for Cygwin and MinGW targets.  It
specifies that a DLL-a dynamic link library-is to be
generated, enabling the selection of the required runtime
startup object and entry point.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mnop-fun-dllimport">
<tt class="descname">-mnop-fun-dllimport</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mnop-fun-dllimport" title="Permalink to this definition">¶</a></dt>
<dd><p>This option is available for Cygwin and MinGW targets.  It
specifies that the <tt class="docutils literal"><span class="pre">dllimport</span></tt> attribute should be ignored.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mthread">
<tt class="descname">-mthread</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mthread" title="Permalink to this definition">¶</a></dt>
<dd><p>This option is available for MinGW targets. It specifies
that MinGW-specific thread support is to be used.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-municode">
<tt class="descname">-municode</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-municode" title="Permalink to this definition">¶</a></dt>
<dd><p>This option is available for MinGW-w64 targets.  It causes
the <tt class="docutils literal"><span class="pre">UNICODE</span></tt> preprocessor macro to be predefined, and
chooses Unicode-capable runtime startup code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mwin32">
<tt class="descname">-mwin32</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mwin32" title="Permalink to this definition">¶</a></dt>
<dd><p>This option is available for Cygwin and MinGW targets.  It
specifies that the typical Microsoft Windows predefined macros are to
be set in the pre-processor, but does not influence the choice
of runtime library/startup code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mwindows">
<tt class="descname">-mwindows</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mwindows" title="Permalink to this definition">¶</a></dt>
<dd><p>This option is available for Cygwin and MinGW targets.  It
specifies that a GUI application is to be generated by
instructing the linker to set the PE header subsystem type
appropriately.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-fno-set-stack-executable">
<tt class="descname">-fno-set-stack-executable</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-fno-set-stack-executable" title="Permalink to this definition">¶</a></dt>
<dd><p>This option is available for MinGW targets. It specifies that
the executable flag for the stack used by nested functions isn&#8217;t
set. This is necessary for binaries running in kernel mode of
Microsoft Windows, as there the User32 API, which is used to set executable
privileges, isn&#8217;t available.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-fwritable-relocated-rdata">
<tt class="descname">-fwritable-relocated-rdata</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-fno-writable-relocated-rdata</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-fwritable-relocated-rdata" title="Permalink to this definition">¶</a></dt>
<dd><p>This option is available for MinGW and Cygwin targets.  It specifies
that relocated-data in read-only section is put into .data
section.  This is a necessary for older runtimes not supporting
modification of .rdata sections for pseudo-relocation.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mpe-aligned-commons">
<tt class="descname">-mpe-aligned-commons</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mpe-aligned-commons" title="Permalink to this definition">¶</a></dt>
<dd><p>This option is available for Cygwin and MinGW targets.  It
specifies that the GNU extension to the PE file format that
permits the correct alignment of COMMON variables should be
used when generating code.  It is enabled by default if
GCC detects that the target assembler found during configuration
supports the feature.</p>
</dd></dl>

<p>See also under x86 Options for standard options.</p>
</div>
<div class="section" id="xstormy16-options">
<span id="id87"></span><h2>Xstormy16 Options<a class="headerlink" href="#xstormy16-options" title="Permalink to this headline">¶</a></h2>
<p id="index-89">These options are defined for Xstormy16:</p>
<dl class="option">
<dt id="cmdoption-msim">
<tt class="descname">-msim</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-msim" title="Permalink to this definition">¶</a></dt>
<dd><p>Choose startup files and linker script suitable for the simulator.</p>
</dd></dl>

</div>
<div class="section" id="xtensa-options">
<span id="id88"></span><h2>Xtensa Options<a class="headerlink" href="#xtensa-options" title="Permalink to this headline">¶</a></h2>
<p id="index-90">These options are supported for Xtensa targets:</p>
<dl class="option">
<dt id="cmdoption-mconst16">
<tt class="descname">-mconst16</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-const16</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mconst16" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable or disable use of <tt class="docutils literal"><span class="pre">CONST16</span></tt> instructions for loading
constant values.  The <tt class="docutils literal"><span class="pre">CONST16</span></tt> instruction is currently not a
standard option from Tensilica.  When enabled, <tt class="docutils literal"><span class="pre">CONST16</span></tt>
instructions are always used in place of the standard <tt class="docutils literal"><span class="pre">L32R</span></tt>
instructions.  The use of <tt class="docutils literal"><span class="pre">CONST16</span></tt> is enabled by default only if
the <tt class="docutils literal"><span class="pre">L32R</span></tt> instruction is not available.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mfused-madd">
<tt class="descname">-mfused-madd</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-fused-madd</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mfused-madd" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable or disable use of fused multiply/add and multiply/subtract
instructions in the floating-point option.  This has no effect if the
floating-point option is not also enabled.  Disabling fused multiply/add
and multiply/subtract instructions forces the compiler to use separate
instructions for the multiply and add/subtract operations.  This may be
desirable in some cases where strict IEEE 754-compliant results are
required: the fused multiply add/subtract instructions do not round the
intermediate result, thereby producing results with <em>more</em> bits of
precision than specified by the IEEE standard.  Disabling fused multiply
add/subtract instructions also ensures that the program output is not
sensitive to the compiler&#8217;s ability to combine multiply and add/subtract
operations.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mserialize-volatile">
<tt class="descname">-mserialize-volatile</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-serialize-volatile</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mserialize-volatile" title="Permalink to this definition">¶</a></dt>
<dd><p>When this option is enabled, GCC inserts <tt class="docutils literal"><span class="pre">MEMW</span></tt> instructions before
<tt class="docutils literal"><span class="pre">volatile</span></tt> memory references to guarantee sequential consistency.
The default is <a class="reference internal" href="#cmdoption-mserialize-volatile"><em class="xref std std-option">-mserialize-volatile</em></a>.  Use
<em class="xref std std-option">-mno-serialize-volatile</em> to omit the <tt class="docutils literal"><span class="pre">MEMW</span></tt> instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mforce-no-pic">
<tt class="descname">-mforce-no-pic</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mforce-no-pic" title="Permalink to this definition">¶</a></dt>
<dd><p>For targets, like GNU/Linux, where all user-mode Xtensa code must be
position-independent code (PIC), this option disables PIC for compiling
kernel code.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtext-section-literals">
<tt class="descname">-mtext-section-literals</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-text-section-literals</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mtext-section-literals" title="Permalink to this definition">¶</a></dt>
<dd><p>These options control the treatment of literal pools.  The default is
<em class="xref std std-option">-mno-text-section-literals</em>, which places literals in a separate
section in the output file.  This allows the literal pool to be placed
in a data RAM/ROM, and it also allows the linker to combine literal
pools from separate object files to remove redundant literals and
improve code size.  With <a class="reference internal" href="#cmdoption-mtext-section-literals"><em class="xref std std-option">-mtext-section-literals</em></a>, the literals
are interspersed in the text section in order to keep them as close as
possible to their references.  This may be necessary for large assembly
files.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mtarget-align">
<tt class="descname">-mtarget-align</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-target-align</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mtarget-align" title="Permalink to this definition">¶</a></dt>
<dd><p>When this option is enabled, GCC instructs the assembler to
automatically align instructions to reduce branch penalties at the
expense of some code density.  The assembler attempts to widen density
instructions to align branch targets and the instructions following call
instructions.  If there are not enough preceding safe density
instructions to align a target, no widening is performed.  The
default is <a class="reference internal" href="#cmdoption-mtarget-align"><em class="xref std std-option">-mtarget-align</em></a>.  These options do not affect the
treatment of auto-aligned instructions like <tt class="docutils literal"><span class="pre">LOOP</span></tt>, which the
assembler always aligns, either by widening density instructions or
by inserting NOP instructions.</p>
</dd></dl>

<dl class="option">
<dt id="cmdoption-mlongcalls">
<tt class="descname">-mlongcalls</tt><tt class="descclassname"></tt><tt class="descclassname">, </tt><tt class="descname">-mno-longcalls</tt><tt class="descclassname"></tt><a class="headerlink" href="#cmdoption-mlongcalls" title="Permalink to this definition">¶</a></dt>
<dd><p>When this option is enabled, GCC instructs the assembler to translate
direct calls to indirect calls unless it can determine that the target
of a direct call is in the range allowed by the call instruction.  This
translation typically occurs for calls to functions in other source
files.  Specifically, the assembler translates a direct <tt class="docutils literal"><span class="pre">CALL</span></tt>
instruction into an <tt class="docutils literal"><span class="pre">L32R</span></tt> followed by a <tt class="docutils literal"><span class="pre">CALLX</span></tt> instruction.
The default is <em class="xref std std-option">-mno-longcalls</em>.  This option should be used in
programs where the call target can potentially be out of range.  This
option is implemented in the assembler, not the compiler, so the
assembly code generated by GCC still shows direct call
instructions-look at the disassembled object code to see the actual
instructions.  Note that the assembler uses an indirect call for
every cross-file call, not just those that really are out of range.</p>
</dd></dl>

</div>
<div class="section" id="zseries-options">
<span id="id89"></span><h2>zSeries Options<a class="headerlink" href="#zseries-options" title="Permalink to this headline">¶</a></h2>
<p id="index-91">These are listed under See <a class="reference internal" href="#s-390-and-zseries-options"><em>S/390 and zSeries Options</em></a>.</p>
</div>
</div>


          </div>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="options-for-code-generation-conventions.html" title="Options for Code Generation Conventions"
             >next</a> |</li>
        <li class="right" >
          <a href="specifying-target-machine-and-compiler-version.html" title="Specifying Target Machine and Compiler Version"
             >previous</a> |</li>
        <li><a href="index.html">gcc 6 documentation</a> &raquo;</li>
          <li><a href="gcc.html" >Introduction</a> &raquo;</li>
          <li><a href="gcc-command-options.html" >GCC Command Options</a> &raquo;</li> 
      </ul>
    </div>
    <div class="footer">
        &copy; Copyright 2015, gcc peeps.
      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
    </div>
  </body>
</html>