#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Feb 16 15:00:14 2018
# Process ID: 11608
# Current directory: D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/FMC_IMAGEON/2013_3/avnet_fmc_imageon_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 283.383 ; gain = 46.789
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1871 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/fmc_imageon_iic_0/U0'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/fmc_imageon_iic_0/U0'
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0/design_1_proc_sys_reset_0_board.xdc] for cell 'design_1_i/proc_sys_reset/U0'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0/design_1_proc_sys_reset_0_board.xdc] for cell 'design_1_i/proc_sys_reset/U0'
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0/design_1_proc_sys_reset_0.xdc] for cell 'design_1_i/proc_sys_reset/U0'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0/design_1_proc_sys_reset_0.xdc] for cell 'design_1_i/proc_sys_reset/U0'
Parsing XDC File [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/constrs_1/imports/constraints/zedboard_fmc_imageon_vita_passthrough.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/constrs_1/imports/constraints/zedboard_fmc_imageon_vita_passthrough.xdc:141]
INFO: [Timing 38-2] Deriving generated clocks [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/constrs_1/imports/constraints/zedboard_fmc_imageon_vita_passthrough.xdc:141]
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1313.738 ; gain = 576.797
Finished Parsing XDC File [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/constrs_1/imports/constraints/zedboard_fmc_imageon_vita_passthrough.xdc]
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_cfa_0_0/design_1_v_cfa_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_vita_color/v_cfa_0/U0'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_cfa_0_0/design_1_v_cfa_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_vita_color/v_cfa_0/U0'
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst'
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst'
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_0_0/design_1_v_cresample_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_cresample_0/U0'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_0_0/design_1_v_cresample_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_cresample_0/U0'
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_rgb2ycrcb_0/U0'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_rgb2ycrcb_0/U0'
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_tc_0/U0'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_tc_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/CDC_SINGLE_COUPLER_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/CDC_SINGLE_COUPLER_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 37 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

20 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 1313.738 ; gain = 1030.355
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1313.738 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 633a3c60

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 855 cells and removed 1272 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 19ce62e6b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1313.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 352 cells and removed 1449 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d1e1765b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1313.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2305 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d1e1765b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1313.738 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d1e1765b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1313.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1313.738 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 192e7ddaa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1313.738 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.489 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 0 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 1bf640525

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.518 . Memory (MB): peak = 1707.684 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1bf640525

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1707.684 ; gain = 393.945

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 135190086

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 12 cells and removed 36 cells
Ending Logic Optimization Task | Checksum: 135190086

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:02 . Memory (MB): peak = 1707.684 ; gain = 393.945
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[10]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[11]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[13][9]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[13][10]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[13][11]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[13][12]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[13][13]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[13][6]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[13][7]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[13][8]) which is driven by a register (design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1707.684 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17a5f922c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.294 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 100482c05

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d01b2a94

Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d01b2a94

Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 1707.684 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: d01b2a94

Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 130055e0d

Time (s): cpu = 00:01:55 ; elapsed = 00:01:30 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 130055e0d

Time (s): cpu = 00:01:55 ; elapsed = 00:01:30 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19803b6db

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d0cca39a

Time (s): cpu = 00:02:10 ; elapsed = 00:01:41 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f0279956

Time (s): cpu = 00:02:10 ; elapsed = 00:01:41 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1f0279956

Time (s): cpu = 00:02:10 ; elapsed = 00:01:41 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18e8cfa87

Time (s): cpu = 00:02:11 ; elapsed = 00:01:42 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1c1c89d08

Time (s): cpu = 00:02:26 ; elapsed = 00:01:58 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: f05e47c5

Time (s): cpu = 00:02:28 ; elapsed = 00:02:00 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 155a46c15

Time (s): cpu = 00:02:29 ; elapsed = 00:02:00 . Memory (MB): peak = 1707.684 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 155a46c15

Time (s): cpu = 00:02:29 ; elapsed = 00:02:01 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a82e59ca

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-33] Processed net design_1_i/fmc_imageon_vita_color/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsiedkmf4ebb[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/fmc_imageon_vita_color/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsa1nb[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 3 candidate nets, 0 success, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a82e59ca

Time (s): cpu = 00:02:52 ; elapsed = 00:02:17 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.682. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cbb4beba

Time (s): cpu = 00:02:56 ; elapsed = 00:02:21 . Memory (MB): peak = 1707.684 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1cbb4beba

Time (s): cpu = 00:02:56 ; elapsed = 00:02:21 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cbb4beba

Time (s): cpu = 00:02:57 ; elapsed = 00:02:22 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cbb4beba

Time (s): cpu = 00:02:57 ; elapsed = 00:02:22 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 21aeb5e80

Time (s): cpu = 00:02:57 ; elapsed = 00:02:23 . Memory (MB): peak = 1707.684 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21aeb5e80

Time (s): cpu = 00:02:58 ; elapsed = 00:02:23 . Memory (MB): peak = 1707.684 ; gain = 0.000
Ending Placer Task | Checksum: 15e4dd0bf

Time (s): cpu = 00:02:58 ; elapsed = 00:02:23 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:08 ; elapsed = 00:02:31 . Memory (MB): peak = 1707.684 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.700 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1707.684 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: dcc3dced ConstDB: 0 ShapeSum: 8189f3d2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1017c3870

Time (s): cpu = 00:01:23 ; elapsed = 00:01:10 . Memory (MB): peak = 1707.684 ; gain = 0.000
Post Restoration Checksum: NetGraph: 104a8585 NumContArr: f131b2eb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1017c3870

Time (s): cpu = 00:01:25 ; elapsed = 00:01:12 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1017c3870

Time (s): cpu = 00:01:25 ; elapsed = 00:01:12 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1017c3870

Time (s): cpu = 00:01:26 ; elapsed = 00:01:13 . Memory (MB): peak = 1707.684 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: a8b4b7f4

Time (s): cpu = 00:01:58 ; elapsed = 00:01:34 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.664  | TNS=0.000  | WHS=-0.986 | THS=-393.621|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 10738c134

Time (s): cpu = 00:02:20 ; elapsed = 00:01:47 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.664  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 10a3aa2c5

Time (s): cpu = 00:02:20 ; elapsed = 00:01:48 . Memory (MB): peak = 1707.684 ; gain = 0.000
Phase 2 Router Initialization | Checksum: f0259cb3

Time (s): cpu = 00:02:20 ; elapsed = 00:01:48 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ab2085d1

Time (s): cpu = 00:02:32 ; elapsed = 00:01:54 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2151
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.523  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20f23d664

Time (s): cpu = 00:03:05 ; elapsed = 00:02:14 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.585  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a95927d8

Time (s): cpu = 00:03:11 ; elapsed = 00:02:19 . Memory (MB): peak = 1707.684 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1a95927d8

Time (s): cpu = 00:03:11 ; elapsed = 00:02:19 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ba444a03

Time (s): cpu = 00:03:15 ; elapsed = 00:02:22 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.677  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 133fcef92

Time (s): cpu = 00:03:16 ; elapsed = 00:02:22 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 133fcef92

Time (s): cpu = 00:03:16 ; elapsed = 00:02:22 . Memory (MB): peak = 1707.684 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 133fcef92

Time (s): cpu = 00:03:16 ; elapsed = 00:02:22 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d54ffeda

Time (s): cpu = 00:03:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.677  | TNS=0.000  | WHS=-2.123 | THS=-109.760|

Phase 6.1 Hold Fix Iter | Checksum: 12f75fc17

Time (s): cpu = 00:03:23 ; elapsed = 00:02:27 . Memory (MB): peak = 1707.684 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 11f317e90

Time (s): cpu = 00:03:23 ; elapsed = 00:02:27 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.42581 %
  Global Horizontal Routing Utilization  = 6.12475 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ea810adf

Time (s): cpu = 00:03:24 ; elapsed = 00:02:27 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ea810adf

Time (s): cpu = 00:03:24 ; elapsed = 00:02:27 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12a32d953

Time (s): cpu = 00:03:28 ; elapsed = 00:02:31 . Memory (MB): peak = 1707.684 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1423a59ad

Time (s): cpu = 00:03:33 ; elapsed = 00:02:35 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.677  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1423a59ad

Time (s): cpu = 00:03:34 ; elapsed = 00:02:35 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:34 ; elapsed = 00:02:35 . Memory (MB): peak = 1707.684 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:52 ; elapsed = 00:02:48 . Memory (MB): peak = 1707.684 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 1707.684 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:05 ; elapsed = 00:00:38 . Memory (MB): peak = 1809.715 ; gain = 102.031
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
97 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.500 ; gain = 46.785
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1858.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 16 15:10:37 2018...
