

================================================================
== Vivado HLS Report for 'update_knn'
================================================================
* Date:           Wed Oct  2 02:44:59 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        digitrec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.968 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53| 0.530 us | 0.530 us |   53|   53|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- popcount    |       49|       49|         1|          -|          -|    49|    no    |
        |- search_max  |        2|        2|         1|          -|          -|     2|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%min_distances_2_V_r_3 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_2_V_r)"   --->   Operation 4 'read' 'min_distances_2_V_r_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%min_distances_2_V_r_4 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_2_V_r_2)"   --->   Operation 5 'read' 'min_distances_2_V_r_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%min_distances_1_V_r_3 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_1_V_r)"   --->   Operation 6 'read' 'min_distances_1_V_r_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%min_distances_1_V_r_4 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_1_V_r_2)"   --->   Operation 7 'read' 'min_distances_1_V_r_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%min_distances_0_V_r_3 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_0_V_r)"   --->   Operation 8 'read' 'min_distances_0_V_r_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%min_distances_0_V_r_4 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_0_V_r_2)"   --->   Operation 9 'read' 'min_distances_0_V_r_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)"   --->   Operation 10 'read' 'train_inst_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)"   --->   Operation 11 'read' 'test_inst_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%train_inst_V_cast = zext i48 %train_inst_V_read to i49"   --->   Operation 12 'zext' 'train_inst_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.02ns)   --->   "%ret_V = xor i49 %train_inst_V_cast, %test_inst_V_read" [digitrec.cpp:86]   --->   Operation 13 'xor' 'ret_V' <Predicate = true> <Delay = 1.02> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [digitrec.cpp:89]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%min_distances_0_V_0 = phi i6 [ 0, %0 ], [ %dist_V, %2 ]"   --->   Operation 15 'phi' 'min_distances_0_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%bvh_d_index = phi i6 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 16 'phi' 'bvh_d_index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i6 %bvh_d_index to i32" [digitrec.cpp:89]   --->   Operation 17 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.42ns)   --->   "%icmp_ln89 = icmp eq i6 %bvh_d_index, -15" [digitrec.cpp:89]   --->   Operation 18 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%i = add i6 %bvh_d_index, 1" [digitrec.cpp:89]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %.preheader.preheader, label %2" [digitrec.cpp:89]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [digitrec.cpp:89]   --->   Operation 22 'specloopname' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %ret_V, i32 %zext_ln89)" [digitrec.cpp:90]   --->   Operation 23 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i1 %p_Result_s to i6" [digitrec.cpp:90]   --->   Operation 24 'zext' 'zext_ln700' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%dist_V = add i6 %zext_ln700, %min_distances_0_V_0" [digitrec.cpp:90]   --->   Operation 25 'add' 'dist_V' <Predicate = (!icmp_ln89)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [digitrec.cpp:89]   --->   Operation 26 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader" [digitrec.cpp:96]   --->   Operation 27 'br' <Predicate = (icmp_ln89)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.96>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_032_0 = phi i4 [ %select_ln96, %branch3_ifconv ], [ 0, %.preheader.preheader ]" [digitrec.cpp:96]   --->   Operation 28 'phi' 'p_032_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%val_assign = phi i2 [ %i_1, %branch3_ifconv ], [ 1, %.preheader.preheader ]"   --->   Operation 29 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.95ns)   --->   "%icmp_ln95 = icmp eq i2 %val_assign, -1" [digitrec.cpp:95]   --->   Operation 30 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 31 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %branch1, label %branch3_ifconv" [digitrec.cpp:95]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [digitrec.cpp:95]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.95ns)   --->   "%icmp_ln895_2 = icmp eq i2 %val_assign, 1" [digitrec.cpp:96]   --->   Operation 34 'icmp' 'icmp_ln895_2' <Predicate = (!icmp_ln95)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895_1)   --->   "%select_ln895 = select i1 %icmp_ln895_2, i6 %min_distances_1_V_r_3, i6 %min_distances_2_V_r_3" [digitrec.cpp:96]   --->   Operation 35 'select' 'select_ln895' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln895_1 = trunc i4 %p_032_0 to i2" [digitrec.cpp:96]   --->   Operation 36 'trunc' 'trunc_ln895_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.77ns)   --->   "%tmp_1 = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %min_distances_0_V_r_3, i6 %min_distances_1_V_r_3, i6 %min_distances_2_V_r_3, i2 %trunc_ln895_1)" [digitrec.cpp:96]   --->   Operation 37 'mux' 'tmp_1' <Predicate = (!icmp_ln95)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln895_1 = icmp ugt i6 %select_ln895, %tmp_1" [digitrec.cpp:96]   --->   Operation 38 'icmp' 'icmp_ln895_1' <Predicate = (!icmp_ln95)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%max_idx_V = zext i2 %val_assign to i4" [digitrec.cpp:96]   --->   Operation 39 'zext' 'max_idx_V' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.02ns)   --->   "%select_ln96 = select i1 %icmp_ln895_1, i4 %max_idx_V, i4 %p_032_0" [digitrec.cpp:96]   --->   Operation 40 'select' 'select_ln96' <Predicate = (!icmp_ln95)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.56ns)   --->   "%i_1 = add i2 1, %val_assign" [digitrec.cpp:95]   --->   Operation 41 'add' 'i_1' <Predicate = (!icmp_ln95)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader" [digitrec.cpp:95]   --->   Operation 42 'br' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln895 = trunc i4 %p_032_0 to i2" [digitrec.cpp:100]   --->   Operation 43 'trunc' 'trunc_ln895' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.77ns)   --->   "%tmp = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %min_distances_0_V_r_3, i6 %min_distances_1_V_r_3, i6 %min_distances_2_V_r_3, i2 %trunc_ln895)" [digitrec.cpp:100]   --->   Operation 44 'mux' 'tmp' <Predicate = (icmp_ln95)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.42ns)   --->   "%icmp_ln895 = icmp ugt i6 %tmp, %min_distances_0_V_0" [digitrec.cpp:100]   --->   Operation 45 'icmp' 'icmp_ln895' <Predicate = (icmp_ln95)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.76ns)   --->   "br i1 %icmp_ln895, label %branch0, label %._crit_edge" [digitrec.cpp:100]   --->   Operation 46 'br' <Predicate = (icmp_ln95)> <Delay = 1.76>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln100)   --->   "%write_flag_1 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 false, i1 false, i1 false, i2 %trunc_ln895)" [digitrec.cpp:100]   --->   Operation 47 'mux' 'write_flag_1' <Predicate = (icmp_ln95 & icmp_ln895)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln100_2)   --->   "%write_flag7_1 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 false, i1 true, i1 true, i2 %trunc_ln895)" [digitrec.cpp:100]   --->   Operation 48 'mux' 'write_flag7_1' <Predicate = (icmp_ln95 & icmp_ln895)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln100_1)   --->   "%write_flag4_1 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 true, i1 false, i1 false, i2 %trunc_ln895)" [digitrec.cpp:100]   --->   Operation 49 'mux' 'write_flag4_1' <Predicate = (icmp_ln95 & icmp_ln895)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.95ns) (out node of the LUT)   --->   "%select_ln100 = select i1 %write_flag_1, i6 %min_distances_0_V_0, i6 %min_distances_0_V_r_4" [digitrec.cpp:100]   --->   Operation 50 'select' 'select_ln100' <Predicate = (icmp_ln95 & icmp_ln895)> <Delay = 1.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.95ns) (out node of the LUT)   --->   "%select_ln100_1 = select i1 %write_flag4_1, i6 %min_distances_0_V_0, i6 %min_distances_1_V_r_4" [digitrec.cpp:100]   --->   Operation 51 'select' 'select_ln100_1' <Predicate = (icmp_ln95 & icmp_ln895)> <Delay = 1.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.95ns) (out node of the LUT)   --->   "%select_ln100_2 = select i1 %write_flag7_1, i6 %min_distances_0_V_0, i6 %min_distances_2_V_r_4" [digitrec.cpp:100]   --->   Operation 52 'select' 'select_ln100_2' <Predicate = (icmp_ln95 & icmp_ln895)> <Delay = 1.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.76ns)   --->   "br label %._crit_edge" [digitrec.cpp:100]   --->   Operation 53 'br' <Predicate = (icmp_ln95 & icmp_ln895)> <Delay = 1.76>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%phi_ln101 = phi i6 [ %select_ln100_1, %branch0 ], [ %min_distances_1_V_r_4, %branch1 ]" [digitrec.cpp:101]   --->   Operation 54 'phi' 'phi_ln101' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%phi_ln101_1 = phi i6 [ %select_ln100_2, %branch0 ], [ %min_distances_2_V_r_4, %branch1 ]" [digitrec.cpp:101]   --->   Operation 55 'phi' 'phi_ln101_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%phi_ln101_2 = phi i6 [ %select_ln100, %branch0 ], [ %min_distances_0_V_r_4, %branch1 ]" [digitrec.cpp:101]   --->   Operation 56 'phi' 'phi_ln101_2' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i6, i6, i6 } undef, i6 %phi_ln101_2, 0" [digitrec.cpp:101]   --->   Operation 57 'insertvalue' 'mrv' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i6, i6, i6 } %mrv, i6 %phi_ln101, 1" [digitrec.cpp:101]   --->   Operation 58 'insertvalue' 'mrv_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i6, i6, i6 } %mrv_1, i6 %phi_ln101_1, 2" [digitrec.cpp:101]   --->   Operation 59 'insertvalue' 'mrv_2' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "ret { i6, i6, i6 } %mrv_2" [digitrec.cpp:101]   --->   Operation 60 'ret' <Predicate = (icmp_ln95)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ test_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ train_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_0_V_r_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_0_V_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_1_V_r_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_1_V_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_2_V_r_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_2_V_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
min_distances_2_V_r_3 (read             ) [ 0011]
min_distances_2_V_r_4 (read             ) [ 0011]
min_distances_1_V_r_3 (read             ) [ 0011]
min_distances_1_V_r_4 (read             ) [ 0011]
min_distances_0_V_r_3 (read             ) [ 0011]
min_distances_0_V_r_4 (read             ) [ 0011]
train_inst_V_read     (read             ) [ 0000]
test_inst_V_read      (read             ) [ 0000]
train_inst_V_cast     (zext             ) [ 0000]
ret_V                 (xor              ) [ 0010]
br_ln89               (br               ) [ 0110]
min_distances_0_V_0   (phi              ) [ 0011]
bvh_d_index           (phi              ) [ 0010]
zext_ln89             (zext             ) [ 0000]
icmp_ln89             (icmp             ) [ 0010]
empty                 (speclooptripcount) [ 0000]
i                     (add              ) [ 0110]
br_ln89               (br               ) [ 0000]
specloopname_ln89     (specloopname     ) [ 0000]
p_Result_s            (bitselect        ) [ 0000]
zext_ln700            (zext             ) [ 0000]
dist_V                (add              ) [ 0110]
br_ln89               (br               ) [ 0110]
br_ln96               (br               ) [ 0011]
p_032_0               (phi              ) [ 0001]
val_assign            (phi              ) [ 0001]
icmp_ln95             (icmp             ) [ 0001]
empty_3               (speclooptripcount) [ 0000]
br_ln95               (br               ) [ 0000]
specloopname_ln95     (specloopname     ) [ 0000]
icmp_ln895_2          (icmp             ) [ 0000]
select_ln895          (select           ) [ 0000]
trunc_ln895_1         (trunc            ) [ 0000]
tmp_1                 (mux              ) [ 0000]
icmp_ln895_1          (icmp             ) [ 0000]
max_idx_V             (zext             ) [ 0000]
select_ln96           (select           ) [ 0011]
i_1                   (add              ) [ 0011]
br_ln95               (br               ) [ 0011]
trunc_ln895           (trunc            ) [ 0000]
tmp                   (mux              ) [ 0000]
icmp_ln895            (icmp             ) [ 0001]
br_ln100              (br               ) [ 0000]
write_flag_1          (mux              ) [ 0000]
write_flag7_1         (mux              ) [ 0000]
write_flag4_1         (mux              ) [ 0000]
select_ln100          (select           ) [ 0000]
select_ln100_1        (select           ) [ 0000]
select_ln100_2        (select           ) [ 0000]
br_ln100              (br               ) [ 0000]
phi_ln101             (phi              ) [ 0001]
phi_ln101_1           (phi              ) [ 0001]
phi_ln101_2           (phi              ) [ 0001]
mrv                   (insertvalue      ) [ 0000]
mrv_1                 (insertvalue      ) [ 0000]
mrv_2                 (insertvalue      ) [ 0000]
ret_ln101             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="test_inst_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_inst_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="train_inst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="train_inst_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_distances_0_V_r_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_0_V_r_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="min_distances_0_V_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_0_V_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="min_distances_1_V_r_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_1_V_r_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="min_distances_1_V_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_1_V_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="min_distances_2_V_r_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_2_V_r_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="min_distances_2_V_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_2_V_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i6.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="min_distances_2_V_r_3_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_distances_2_V_r_3/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="min_distances_2_V_r_4_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="0"/>
<pin id="67" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_distances_2_V_r_4/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="min_distances_1_V_r_3_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_distances_1_V_r_3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="min_distances_1_V_r_4_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="6" slack="0"/>
<pin id="79" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_distances_1_V_r_4/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="min_distances_0_V_r_3_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="6" slack="0"/>
<pin id="85" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_distances_0_V_r_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="min_distances_0_V_r_4_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="0"/>
<pin id="91" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_distances_0_V_r_4/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="train_inst_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="48" slack="0"/>
<pin id="96" dir="0" index="1" bw="48" slack="0"/>
<pin id="97" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="train_inst_V_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="test_inst_V_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="49" slack="0"/>
<pin id="102" dir="0" index="1" bw="49" slack="0"/>
<pin id="103" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="test_inst_V_read/1 "/>
</bind>
</comp>

<comp id="106" class="1005" name="min_distances_0_V_0_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="1"/>
<pin id="108" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="min_distances_0_V_0 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="min_distances_0_V_0_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_distances_0_V_0/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="bvh_d_index_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="1"/>
<pin id="120" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="bvh_d_index_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="p_032_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="1"/>
<pin id="131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_032_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_032_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_032_0/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="val_assign_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="1"/>
<pin id="142" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="val_assign_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/3 "/>
</bind>
</comp>

<comp id="151" class="1005" name="phi_ln101_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="153" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln101 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="phi_ln101_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="6" slack="2"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln101/3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="phi_ln101_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="162" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln101_1 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="phi_ln101_1_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="0"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="6" slack="2"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln101_1/3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="phi_ln101_2_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="171" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln101_2 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="phi_ln101_2_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="6" slack="2"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln101_2/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="train_inst_V_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="48" slack="0"/>
<pin id="180" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="train_inst_V_cast/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="ret_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="48" slack="0"/>
<pin id="184" dir="0" index="1" bw="49" slack="0"/>
<pin id="185" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln89_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln89_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Result_s_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="49" slack="1"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln700_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="dist_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="6" slack="0"/>
<pin id="218" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dist_V/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln95_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln895_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_2/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln895_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="6" slack="2"/>
<pin id="236" dir="0" index="2" bw="6" slack="2"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln895/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln895_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln895_1/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="2"/>
<pin id="246" dir="0" index="2" bw="6" slack="2"/>
<pin id="247" dir="0" index="3" bw="6" slack="2"/>
<pin id="248" dir="0" index="4" bw="2" slack="0"/>
<pin id="249" dir="1" index="5" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln895_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="6" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="max_idx_V_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_idx_V/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln96_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="2" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="2" slack="0"/>
<pin id="273" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln895_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln895/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="6" slack="2"/>
<pin id="283" dir="0" index="2" bw="6" slack="2"/>
<pin id="284" dir="0" index="3" bw="6" slack="2"/>
<pin id="285" dir="0" index="4" bw="2" slack="0"/>
<pin id="286" dir="1" index="5" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln895_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="1"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="write_flag_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="0" index="3" bw="1" slack="0"/>
<pin id="300" dir="0" index="4" bw="1" slack="0"/>
<pin id="301" dir="0" index="5" bw="2" slack="0"/>
<pin id="302" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag_1/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="write_flag7_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="0" index="3" bw="1" slack="0"/>
<pin id="314" dir="0" index="4" bw="1" slack="0"/>
<pin id="315" dir="0" index="5" bw="2" slack="0"/>
<pin id="316" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag7_1/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="write_flag4_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="0" index="3" bw="1" slack="0"/>
<pin id="328" dir="0" index="4" bw="1" slack="0"/>
<pin id="329" dir="0" index="5" bw="2" slack="0"/>
<pin id="330" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag4_1/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln100_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="6" slack="1"/>
<pin id="340" dir="0" index="2" bw="6" slack="2"/>
<pin id="341" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln100_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="6" slack="1"/>
<pin id="348" dir="0" index="2" bw="6" slack="2"/>
<pin id="349" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln100_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="6" slack="1"/>
<pin id="356" dir="0" index="2" bw="6" slack="2"/>
<pin id="357" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100_2/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="mrv_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="18" slack="0"/>
<pin id="363" dir="0" index="1" bw="6" slack="0"/>
<pin id="364" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="mrv_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="18" slack="0"/>
<pin id="369" dir="0" index="1" bw="6" slack="0"/>
<pin id="370" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="mrv_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="18" slack="0"/>
<pin id="375" dir="0" index="1" bw="6" slack="0"/>
<pin id="376" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="379" class="1005" name="min_distances_2_V_r_3_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="2"/>
<pin id="381" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="min_distances_2_V_r_3 "/>
</bind>
</comp>

<comp id="386" class="1005" name="min_distances_2_V_r_4_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="2"/>
<pin id="388" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="min_distances_2_V_r_4 "/>
</bind>
</comp>

<comp id="392" class="1005" name="min_distances_1_V_r_3_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="2"/>
<pin id="394" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="min_distances_1_V_r_3 "/>
</bind>
</comp>

<comp id="399" class="1005" name="min_distances_1_V_r_4_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="2"/>
<pin id="401" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="min_distances_1_V_r_4 "/>
</bind>
</comp>

<comp id="405" class="1005" name="min_distances_0_V_r_3_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="2"/>
<pin id="407" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="min_distances_0_V_r_3 "/>
</bind>
</comp>

<comp id="411" class="1005" name="min_distances_0_V_r_4_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="2"/>
<pin id="413" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="min_distances_0_V_r_4 "/>
</bind>
</comp>

<comp id="417" class="1005" name="ret_V_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="49" slack="1"/>
<pin id="419" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="425" class="1005" name="i_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="430" class="1005" name="dist_V_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="dist_V "/>
</bind>
</comp>

<comp id="438" class="1005" name="select_ln96_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln96 "/>
</bind>
</comp>

<comp id="443" class="1005" name="i_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="0"/>
<pin id="445" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="181"><net_src comp="94" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="100" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="122" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="122" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="122" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="188" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="110" pin="4"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="144" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="144" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="133" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="239" pin="1"/><net_sink comp="243" pin=4"/></net>

<net id="256"><net_src comp="233" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="243" pin="5"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="144" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="252" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="133" pin="4"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="144" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="133" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="276" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="293"><net_src comp="280" pin="5"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="106" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="295" pin=4"/></net>

<net id="308"><net_src comp="276" pin="1"/><net_sink comp="295" pin=5"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="54" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="54" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="309" pin=4"/></net>

<net id="322"><net_src comp="276" pin="1"/><net_sink comp="309" pin=5"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="54" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="54" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="323" pin=4"/></net>

<net id="336"><net_src comp="276" pin="1"/><net_sink comp="323" pin=5"/></net>

<net id="342"><net_src comp="295" pin="6"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="106" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="337" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="350"><net_src comp="323" pin="6"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="106" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="345" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="358"><net_src comp="309" pin="6"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="106" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="353" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="365"><net_src comp="56" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="172" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="154" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="163" pin="4"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="58" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="243" pin=3"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="280" pin=3"/></net>

<net id="389"><net_src comp="64" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="395"><net_src comp="70" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="402"><net_src comp="76" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="408"><net_src comp="82" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="414"><net_src comp="88" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="420"><net_src comp="182" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="428"><net_src comp="198" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="433"><net_src comp="215" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="441"><net_src comp="262" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="446"><net_src comp="270" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="144" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: update_knn : test_inst_V | {1 }
	Port: update_knn : train_inst_V | {1 }
	Port: update_knn : min_distances_0_V_r_2 | {1 }
	Port: update_knn : min_distances_0_V_r | {1 }
	Port: update_knn : min_distances_1_V_r_2 | {1 }
	Port: update_knn : min_distances_1_V_r | {1 }
	Port: update_knn : min_distances_2_V_r_2 | {1 }
	Port: update_knn : min_distances_2_V_r | {1 }
  - Chain level:
	State 1
		ret_V : 1
	State 2
		zext_ln89 : 1
		icmp_ln89 : 1
		i : 1
		br_ln89 : 2
		p_Result_s : 2
		zext_ln700 : 3
		dist_V : 4
	State 3
		icmp_ln95 : 1
		br_ln95 : 2
		icmp_ln895_2 : 1
		select_ln895 : 2
		trunc_ln895_1 : 1
		tmp_1 : 2
		icmp_ln895_1 : 3
		max_idx_V : 1
		select_ln96 : 4
		i_1 : 1
		trunc_ln895 : 1
		tmp : 2
		icmp_ln895 : 3
		br_ln100 : 4
		write_flag_1 : 2
		write_flag7_1 : 2
		write_flag4_1 : 2
		select_ln100 : 3
		select_ln100_1 : 3
		select_ln100_2 : 3
		phi_ln101 : 5
		phi_ln101_1 : 5
		phi_ln101_2 : 5
		mrv : 6
		mrv_1 : 7
		mrv_2 : 8
		ret_ln101 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |           tmp_1_fu_243           |    0    |    21   |
|          |            tmp_fu_280            |    0    |    21   |
|    mux   |        write_flag_1_fu_295       |    0    |    21   |
|          |       write_flag7_1_fu_309       |    0    |    21   |
|          |       write_flag4_1_fu_323       |    0    |    21   |
|----------|----------------------------------|---------|---------|
|    xor   |           ret_V_fu_182           |    0    |    49   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln89_fu_192         |    0    |    11   |
|          |         icmp_ln95_fu_221         |    0    |    8    |
|   icmp   |        icmp_ln895_2_fu_227       |    0    |    8    |
|          |        icmp_ln895_1_fu_252       |    0    |    11   |
|          |         icmp_ln895_fu_289        |    0    |    11   |
|----------|----------------------------------|---------|---------|
|          |             i_fu_198             |    0    |    15   |
|    add   |           dist_V_fu_215          |    0    |    15   |
|          |            i_1_fu_270            |    0    |    10   |
|----------|----------------------------------|---------|---------|
|          |        select_ln895_fu_233       |    0    |    6    |
|          |        select_ln96_fu_262        |    0    |    4    |
|  select  |        select_ln100_fu_337       |    0    |    6    |
|          |       select_ln100_1_fu_345      |    0    |    6    |
|          |       select_ln100_2_fu_353      |    0    |    6    |
|----------|----------------------------------|---------|---------|
|          | min_distances_2_V_r_3_read_fu_58 |    0    |    0    |
|          | min_distances_2_V_r_4_read_fu_64 |    0    |    0    |
|          | min_distances_1_V_r_3_read_fu_70 |    0    |    0    |
|   read   | min_distances_1_V_r_4_read_fu_76 |    0    |    0    |
|          | min_distances_0_V_r_3_read_fu_82 |    0    |    0    |
|          | min_distances_0_V_r_4_read_fu_88 |    0    |    0    |
|          |   train_inst_V_read_read_fu_94   |    0    |    0    |
|          |   test_inst_V_read_read_fu_100   |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |     train_inst_V_cast_fu_178     |    0    |    0    |
|   zext   |         zext_ln89_fu_188         |    0    |    0    |
|          |         zext_ln700_fu_211        |    0    |    0    |
|          |         max_idx_V_fu_258         |    0    |    0    |
|----------|----------------------------------|---------|---------|
| bitselect|         p_Result_s_fu_204        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |       trunc_ln895_1_fu_239       |    0    |    0    |
|          |        trunc_ln895_fu_276        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            mrv_fu_361            |    0    |    0    |
|insertvalue|           mrv_1_fu_367           |    0    |    0    |
|          |           mrv_2_fu_373           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   271   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     bvh_d_index_reg_118     |    6   |
|        dist_V_reg_430       |    6   |
|         i_1_reg_443         |    2   |
|          i_reg_425          |    6   |
| min_distances_0_V_0_reg_106 |    6   |
|min_distances_0_V_r_3_reg_405|    6   |
|min_distances_0_V_r_4_reg_411|    6   |
|min_distances_1_V_r_3_reg_392|    6   |
|min_distances_1_V_r_4_reg_399|    6   |
|min_distances_2_V_r_3_reg_379|    6   |
|min_distances_2_V_r_4_reg_386|    6   |
|       p_032_0_reg_129       |    4   |
|     phi_ln101_1_reg_160     |    6   |
|     phi_ln101_2_reg_169     |    6   |
|      phi_ln101_reg_151      |    6   |
|        ret_V_reg_417        |   49   |
|     select_ln96_reg_438     |    4   |
|      val_assign_reg_140     |    2   |
+-----------------------------+--------+
|            Total            |   139  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
| min_distances_0_V_0_reg_106 |  p0  |   2  |   6  |   12   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   12   ||  1.769  ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   271  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   139  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   139  |   280  |
+-----------+--------+--------+--------+
