# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--trace --cc --exe -O3 --threads-dpi all -I/home/jy/CECS-Lab/simulator/IP/mycpu -Mdir /home/jy/CECS-Lab/simulator/build -DDIFF /home/jy/CECS-Lab/simulator/sim/sim.cpp /home/jy/CECS-Lab/simulator/sim/utils/disasm.cpp /home/jy/CECS-Lab/simulator/sim/utils/get_time.c /home/jy/CECS-Lab/simulator/sim/difftest/difftest.cpp /home/jy/CECS-Lab/simulator/sim/sdb/expr.cpp /home/jy/CECS-Lab/simulator/sim/sdb/sdb.cpp /home/jy/CECS-Lab/simulator/sim/build.cpp /home/jy/CECS-Lab/simulator/sim/device/serial.c /home/jy/CECS-Lab/simulator/sim/device/disk.c /home/jy/CECS-Lab/simulator/sim/device/keyboard.c /home/jy/CECS-Lab/simulator/sim/device/timer.c /home/jy/CECS-Lab/simulator/sim/device/device.c /home/jy/CECS-Lab/simulator/sim/device/vga.c /home/jy/CECS-Lab/simulator/sim/device/io/mmio.c /home/jy/CECS-Lab/simulator/sim/device/io/map.c /home/jy/CECS-Lab/simulator/sim/main.cpp /home/jy/CECS-Lab/simulator/sim/memory/paddr.cpp -CFLAGS -I/home/jy/CECS-Lab/simulator/sim/include /home/jy/CECS-Lab/simulator/IP/mycpu/CPU.sv"
S      1828  3145997  1701611589   414932442  1701611589   414932442 "/home/jy/CECS-Lab/simulator/IP/mycpu/./include/config.sv"
S      2258  3150127  1699942750   195251545  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/ALU.sv"
S      1051  3148317  1699942750   195251545  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/BRAM_bytewrite.sv"
S       818  3150128  1699942750   195251545  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/BRAM_common.sv"
S      1174  3150129  1699942750   195251545  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/Branch.sv"
S     18585  3145744  1700822439   120729571  1700822439   120729571 "/home/jy/CECS-Lab/simulator/IP/mycpu/CPU.sv"
S      2754  3145998  1701694655   278993315  1701694655   278993315 "/home/jy/CECS-Lab/simulator/IP/mycpu/CSR.sv"
S     22766  3148320  1700203657   380517028  1700203657   380517028 "/home/jy/CECS-Lab/simulator/IP/mycpu/DCache.sv"
S       888  3148321  1699942750   203194047  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/DCache_Read_Ctrl.sv"
S      1087  3148322  1699942750   203194047  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/DCache_Write_Ctrl.sv"
S      6231  3145962  1701663333   749439923  1701663333   749439923 "/home/jy/CECS-Lab/simulator/IP/mycpu/Decode.sv"
S       618  3145993  1701611900   552434611  1701611900   552434611 "/home/jy/CECS-Lab/simulator/IP/mycpu/Exp_Commit.sv"
S      4518  3145994  1701661118   871086196  1701661118   871086196 "/home/jy/CECS-Lab/simulator/IP/mycpu/Hazard.sv"
S     10666  3148325  1700814980   128936162  1700814980   128936162 "/home/jy/CECS-Lab/simulator/IP/mycpu/ICache.sv"
S       341  3148326  1699942750   211136550  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/Mux2_1.sv"
S       477  3148327  1699942750   211136550  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/Mux4_1.sv"
S       225  3148328  1699942750   211136550  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/NPC_Mux.sv"
S       507  3148329  1699942750   211136550  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/PC.sv"
S       757  3148330  1699942750   215107801  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/Priv.sv"
S      1296  3148332  1699942750   215107801  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/Regfile.sv"
S      1732  3148333  1700822708    38071769  1700822708    38071769 "/home/jy/CECS-Lab/simulator/IP/mycpu/SegReg_EX_LS.sv"
S      2633  3148334  1700822700   377058857  1700822700   377058857 "/home/jy/CECS-Lab/simulator/IP/mycpu/SegReg_ID_EX.sv"
S       647  3145995  1700817287   148734097  1700817287   148734097 "/home/jy/CECS-Lab/simulator/IP/mycpu/SegReg_IF1_IF2.sv"
S       767  3145996  1700817288   908650125  1700817288   908650125 "/home/jy/CECS-Lab/simulator/IP/mycpu/SegReg_IF2_ID.sv"
S      2024  3148337  1700822719   171342330  1700822719   171342330 "/home/jy/CECS-Lab/simulator/IP/mycpu/SegReg_LS_WB.sv"
S      5673  3148338  1699954091   632919772  1699954091   632919772 "/home/jy/CECS-Lab/simulator/IP/mycpu/axi_arbiter.sv"
T      5849  3146201  1701695398   286782156  1701695398   286782156 "/home/jy/CECS-Lab/simulator/build/VCPU.cpp"
T      4019  3146200  1701695398   286782156  1701695398   286782156 "/home/jy/CECS-Lab/simulator/build/VCPU.h"
T      4302  3146211  1701695398   298723499  1701695398   298723499 "/home/jy/CECS-Lab/simulator/build/VCPU.mk"
T     32797  3146199  1701695398   286782156  1701695398   286782156 "/home/jy/CECS-Lab/simulator/build/VCPU__ConstPool_0.cpp"
T       669  3146198  1701695398   286782156  1701695398   286782156 "/home/jy/CECS-Lab/simulator/build/VCPU__Dpi.cpp"
T       911  3146197  1701695398   286782156  1701695398   286782156 "/home/jy/CECS-Lab/simulator/build/VCPU__Dpi.h"
T       828  3146195  1701695398   286782156  1701695398   286782156 "/home/jy/CECS-Lab/simulator/build/VCPU__Syms.cpp"
T      1146  3146196  1701695398   286782156  1701695398   286782156 "/home/jy/CECS-Lab/simulator/build/VCPU__Syms.h"
T     60722  3146209  1701695398   298723499  1701695398   298723499 "/home/jy/CECS-Lab/simulator/build/VCPU__Trace__0.cpp"
T    104127  3146208  1701695398   298723499  1701695398   298723499 "/home/jy/CECS-Lab/simulator/build/VCPU__Trace__0__Slow.cpp"
T     13288  3146202  1701695398   286782156  1701695398   286782156 "/home/jy/CECS-Lab/simulator/build/VCPU___024root.h"
T    220402  3146207  1701695398   294743051  1701695398   294743051 "/home/jy/CECS-Lab/simulator/build/VCPU___024root__DepSet_h295dba0a__0.cpp"
T    136510  3146205  1701695398   290762604  1701695398   290762604 "/home/jy/CECS-Lab/simulator/build/VCPU___024root__DepSet_h295dba0a__0__Slow.cpp"
T      3764  3146206  1701695398   290762604  1701695398   290762604 "/home/jy/CECS-Lab/simulator/build/VCPU___024root__DepSet_h6c062b6c__0.cpp"
T       884  3146204  1701695398   290762604  1701695398   290762604 "/home/jy/CECS-Lab/simulator/build/VCPU___024root__DepSet_h6c062b6c__0__Slow.cpp"
T       665  3146203  1701695398   290762604  1701695398   290762604 "/home/jy/CECS-Lab/simulator/build/VCPU___024root__Slow.cpp"
T      2407  3146212  1701695398   298723499  1701695398   298723499 "/home/jy/CECS-Lab/simulator/build/VCPU__ver.d"
T         0        0  1701695398   298723499  1701695398   298723499 "/home/jy/CECS-Lab/simulator/build/VCPU__verFiles.dat"
T      1733  3146210  1701695398   298723499  1701695398   298723499 "/home/jy/CECS-Lab/simulator/build/VCPU_classes.mk"
S  14000672  2401019  1698979413   149861765  1698979413   149861765 "/usr/local/bin/verilator_bin"
S      4926  2529992  1698979413   377859625  1698979413   377859625 "/usr/local/share/verilator/include/verilated_std.sv"
