

================================================================
== Vitis HLS Report for 'cyclic_prefix_removal'
================================================================
* Date:           Fri May 26 18:16:38 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_38
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.463 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17002|    17002|  0.170 ms|  0.170 ms|  17003|  17003|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                          |                                                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1_fu_56   |cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1   |     8802|     8802|  88.020 us|  88.020 us|  8802|  8802|       no|
        |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2_fu_64  |cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2  |     8194|     8194|  81.940 us|  81.940 us|  8194|  8194|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%arr_real = alloca i64 1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:8]   --->   Operation 8 'alloca' 'arr_real' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%arr_imag = alloca i64 1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:8]   --->   Operation 9 'alloca' 'arr_imag' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 10 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 11 [2/2] (3.25ns)   --->   "%call_ln0 = call void @cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1, i64 %in_samples, i32 %arr_real, i32 %arr_imag"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1, i64 %in_samples, i32 %arr_real, i32 %arr_imag"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%empty_14 = wait i32 @_ssdm_op_Wait"   --->   Operation 13 'wait' 'empty_14' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 14 'wait' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2, i32 %arr_real, i32 %arr_imag, i64 %out_samples"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 16 [1/2] (3.25ns)   --->   "%call_ln0 = call void @cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2, i32 %arr_real, i32 %arr_imag, i64 %out_samples"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.47>
ST_7 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:3]   --->   Operation 17 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_samples, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_samples"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_samples, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_samples"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %t_last, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %t_last"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (3.47ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %t_last, i1 1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:24]   --->   Operation 25 'write' 'write_ln24' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:25]   --->   Operation 26 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_samples]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_samples]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ t_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
arr_real          (alloca       ) [ 00111110]
arr_imag          (alloca       ) [ 00111110]
empty             (wait         ) [ 00000000]
call_ln0          (call         ) [ 00000000]
empty_14          (wait         ) [ 00000000]
empty_15          (wait         ) [ 00000000]
call_ln0          (call         ) [ 00000000]
spectopmodule_ln3 (spectopmodule) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
empty_16          (wait         ) [ 00000000]
write_ln24        (write        ) [ 00000000]
ret_ln25          (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_samples">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_samples"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_samples">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_samples"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t_last">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_last"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="arr_real_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_real/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="arr_imag_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_imag/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln24_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln24/7 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="61" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="3" bw="64" slack="0"/>
<pin id="69" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="36" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="38" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="64" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_samples | {5 6 }
	Port: t_last | {7 }
 - Input state : 
	Port: cyclic_prefix_removal : in_samples | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                     |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   call   |  grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1_fu_56 |    0    |    14   |    29   |
|          | grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2_fu_64 |  5.2412 |    71   |   117   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   write  |                  write_ln24_write_fu_48                  |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                          |  5.2412 |    85   |   146   |
|----------|----------------------------------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|arr_imag|   32   |    0   |    0   |    0   |
|arr_real|   32   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |   64   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |   85   |   146  |    -   |
|   Memory  |   64   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   64   |    5   |   85   |   146  |    0   |
+-----------+--------+--------+--------+--------+--------+
