#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan  7 12:47:27 2020
# Process ID: 3768
# Current directory: D:/FPGA/PS_FreeRTOS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14844 D:\FPGA\PS_FreeRTOS\PS_FreeRTOS.xpr
# Log file: D:/FPGA/PS_FreeRTOS/vivado.log
# Journal file: D:/FPGA/PS_FreeRTOS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/PS_FreeRTOS/PS_FreeRTOS.xpr
INFO: [Project 1-313] Project file moved from 'C:/FPGA/PS_FreeRTOS' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/FPGA/PS_FreeRTOS/PS_FreeRTOS.ip_user_files', nor could it be found using path 'C:/FPGA/PS_FreeRTOS/PS_FreeRTOS.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 757.816 ; gain = 131.684
open_bd_design {D:/FPGA/PS_FreeRTOS/PS_FreeRTOS.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from BD file <D:/FPGA/PS_FreeRTOS/PS_FreeRTOS.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 856.105 ; gain = 72.344
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 12:48:01 2020...
