{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476000417955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476000417959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 10:06:57 2016 " "Processing started: Sun Oct 09 10:06:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476000417959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476000417959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uppgift_vhdl_4_Door_with_lock -c uppgift_vhdl_4_Door_with_lock " "Command: quartus_map --read_settings_files=on --write_settings_files=off uppgift_vhdl_4_Door_with_lock -c uppgift_vhdl_4_Door_with_lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476000417959 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1476000418317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uppgift_vhdl_4_door_with_lock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uppgift_vhdl_4_door_with_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uppgift_vhdl_4_Door_with_lock-rtl " "Found design unit 1: uppgift_vhdl_4_Door_with_lock-rtl" {  } { { "uppgift_vhdl_4_Door_with_lock.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Door_with_lock/uppgift_vhdl_4_Door_with_lock.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476000432096 ""} { "Info" "ISGN_ENTITY_NAME" "1 uppgift_vhdl_4_Door_with_lock " "Found entity 1: uppgift_vhdl_4_Door_with_lock" {  } { { "uppgift_vhdl_4_Door_with_lock.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Door_with_lock/uppgift_vhdl_4_Door_with_lock.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476000432096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476000432096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uppgift_vhdl_4_Door_with_lock " "Elaborating entity \"uppgift_vhdl_4_Door_with_lock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476000432250 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0_close uppgift_vhdl_4_Door_with_lock.vhd(78) " "VHDL Process Statement warning at uppgift_vhdl_4_Door_with_lock.vhd(78): signal \"key0_close\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_4_Door_with_lock.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Door_with_lock/uppgift_vhdl_4_Door_with_lock.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476000432323 "|uppgift_vhdl_4_Door_with_lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1_open uppgift_vhdl_4_Door_with_lock.vhd(79) " "VHDL Process Statement warning at uppgift_vhdl_4_Door_with_lock.vhd(79): signal \"key1_open\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_4_Door_with_lock.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Door_with_lock/uppgift_vhdl_4_Door_with_lock.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476000432323 "|uppgift_vhdl_4_Door_with_lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2_lock uppgift_vhdl_4_Door_with_lock.vhd(80) " "VHDL Process Statement warning at uppgift_vhdl_4_Door_with_lock.vhd(80): signal \"key2_lock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_4_Door_with_lock.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Door_with_lock/uppgift_vhdl_4_Door_with_lock.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476000432324 "|uppgift_vhdl_4_Door_with_lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key3_unlock uppgift_vhdl_4_Door_with_lock.vhd(81) " "VHDL Process Statement warning at uppgift_vhdl_4_Door_with_lock.vhd(81): signal \"key3_unlock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_4_Door_with_lock.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Door_with_lock/uppgift_vhdl_4_Door_with_lock.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476000432324 "|uppgift_vhdl_4_Door_with_lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0_close_delay1 uppgift_vhdl_4_Door_with_lock.vhd(83) " "VHDL Process Statement warning at uppgift_vhdl_4_Door_with_lock.vhd(83): signal \"key0_close_delay1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_4_Door_with_lock.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Door_with_lock/uppgift_vhdl_4_Door_with_lock.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476000432324 "|uppgift_vhdl_4_Door_with_lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1_open_delay1 uppgift_vhdl_4_Door_with_lock.vhd(84) " "VHDL Process Statement warning at uppgift_vhdl_4_Door_with_lock.vhd(84): signal \"key1_open_delay1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_4_Door_with_lock.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Door_with_lock/uppgift_vhdl_4_Door_with_lock.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476000432324 "|uppgift_vhdl_4_Door_with_lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2_lock_delay1 uppgift_vhdl_4_Door_with_lock.vhd(85) " "VHDL Process Statement warning at uppgift_vhdl_4_Door_with_lock.vhd(85): signal \"key2_lock_delay1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_4_Door_with_lock.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Door_with_lock/uppgift_vhdl_4_Door_with_lock.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476000432324 "|uppgift_vhdl_4_Door_with_lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key3_unlock_delay1 uppgift_vhdl_4_Door_with_lock.vhd(86) " "VHDL Process Statement warning at uppgift_vhdl_4_Door_with_lock.vhd(86): signal \"key3_unlock_delay1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_4_Door_with_lock.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Door_with_lock/uppgift_vhdl_4_Door_with_lock.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476000432325 "|uppgift_vhdl_4_Door_with_lock"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1476000433613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1476000434279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476000434279 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476000434572 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476000434572 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1476000434572 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476000434572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "897 " "Peak virtual memory: 897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476000434592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 10:07:14 2016 " "Processing ended: Sun Oct 09 10:07:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476000434592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476000434592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476000434592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476000434592 ""}
