
smart-watch_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005278  08000298  08000298  00001298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08005510  08005510  00006510  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056f8  080056f8  00007010  2**0
                  CONTENTS
  4 .ARM          00000000  080056f8  080056f8  00007010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080056f8  080056f8  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056f8  080056f8  000066f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080056fc  080056fc  000066fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  08005700  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  24000010  08005710  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240000c0  08005710  000070c0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c104  00000000  00000000  0000703e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001eb2  00000000  00000000  00013142  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  00014ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007cb  00000000  00000000  00015a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003e465  00000000  00000000  0001623b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dc07  00000000  00000000  000546a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0019145f  00000000  00000000  000622a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f3706  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b00  00000000  00000000  001f374c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  001f624c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080054f8 	.word	0x080054f8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	080054f8 	.word	0x080054f8

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b3d      	ldr	r3, [pc, #244]	@ (80003d4 <SystemInit+0xfc>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002e2:	4a3c      	ldr	r2, [pc, #240]	@ (80003d4 <SystemInit+0xfc>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b39      	ldr	r3, [pc, #228]	@ (80003d4 <SystemInit+0xfc>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a38      	ldr	r2, [pc, #224]	@ (80003d4 <SystemInit+0xfc>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b37      	ldr	r3, [pc, #220]	@ (80003d8 <SystemInit+0x100>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b34      	ldr	r3, [pc, #208]	@ (80003d8 <SystemInit+0x100>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a32      	ldr	r2, [pc, #200]	@ (80003d8 <SystemInit+0x100>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b31      	ldr	r3, [pc, #196]	@ (80003dc <SystemInit+0x104>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a30      	ldr	r2, [pc, #192]	@ (80003dc <SystemInit+0x104>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b2e      	ldr	r3, [pc, #184]	@ (80003dc <SystemInit+0x104>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b2d      	ldr	r3, [pc, #180]	@ (80003dc <SystemInit+0x104>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	492c      	ldr	r1, [pc, #176]	@ (80003dc <SystemInit+0x104>)
 800032c:	4b2c      	ldr	r3, [pc, #176]	@ (80003e0 <SystemInit+0x108>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b29      	ldr	r3, [pc, #164]	@ (80003d8 <SystemInit+0x100>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b26      	ldr	r3, [pc, #152]	@ (80003d8 <SystemInit+0x100>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a24      	ldr	r2, [pc, #144]	@ (80003d8 <SystemInit+0x100>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b23      	ldr	r3, [pc, #140]	@ (80003dc <SystemInit+0x104>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b21      	ldr	r3, [pc, #132]	@ (80003dc <SystemInit+0x104>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b20      	ldr	r3, [pc, #128]	@ (80003dc <SystemInit+0x104>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b1e      	ldr	r3, [pc, #120]	@ (80003dc <SystemInit+0x104>)
 8000362:	4a20      	ldr	r2, [pc, #128]	@ (80003e4 <SystemInit+0x10c>)
 8000364:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b1d      	ldr	r3, [pc, #116]	@ (80003dc <SystemInit+0x104>)
 8000368:	4a1f      	ldr	r2, [pc, #124]	@ (80003e8 <SystemInit+0x110>)
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b1b      	ldr	r3, [pc, #108]	@ (80003dc <SystemInit+0x104>)
 800036e:	4a1f      	ldr	r2, [pc, #124]	@ (80003ec <SystemInit+0x114>)
 8000370:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b1a      	ldr	r3, [pc, #104]	@ (80003dc <SystemInit+0x104>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b18      	ldr	r3, [pc, #96]	@ (80003dc <SystemInit+0x104>)
 800037a:	4a1c      	ldr	r2, [pc, #112]	@ (80003ec <SystemInit+0x114>)
 800037c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b17      	ldr	r3, [pc, #92]	@ (80003dc <SystemInit+0x104>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b15      	ldr	r3, [pc, #84]	@ (80003dc <SystemInit+0x104>)
 8000386:	4a19      	ldr	r2, [pc, #100]	@ (80003ec <SystemInit+0x114>)
 8000388:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b14      	ldr	r3, [pc, #80]	@ (80003dc <SystemInit+0x104>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b12      	ldr	r3, [pc, #72]	@ (80003dc <SystemInit+0x104>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a11      	ldr	r2, [pc, #68]	@ (80003dc <SystemInit+0x104>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b0f      	ldr	r3, [pc, #60]	@ (80003dc <SystemInit+0x104>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b13      	ldr	r3, [pc, #76]	@ (80003f0 <SystemInit+0x118>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003a6:	4a12      	ldr	r2, [pc, #72]	@ (80003f0 <SystemInit+0x118>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b11      	ldr	r3, [pc, #68]	@ (80003f4 <SystemInit+0x11c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b11      	ldr	r3, [pc, #68]	@ (80003f8 <SystemInit+0x120>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b0f      	ldr	r3, [pc, #60]	@ (80003fc <SystemInit+0x124>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000400 <SystemInit+0x128>)
 80003c4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80003c8:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80003ca:	bf00      	nop
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	e000ed00 	.word	0xe000ed00
 80003d8:	52002000 	.word	0x52002000
 80003dc:	58024400 	.word	0x58024400
 80003e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80003e4:	02020200 	.word	0x02020200
 80003e8:	01ff0000 	.word	0x01ff0000
 80003ec:	01010280 	.word	0x01010280
 80003f0:	580000c0 	.word	0x580000c0
 80003f4:	5c001000 	.word	0x5c001000
 80003f8:	ffff0000 	.word	0xffff0000
 80003fc:	51008108 	.word	0x51008108
 8000400:	52004000 	.word	0x52004000

08000404 <GC9A01_set_reset>:


//////////////////////////////////////////////// GLOBAL FUNCTIONS


void GC9A01_set_reset(uint8_t val) {
 8000404:	b580      	push	{r7, lr}
 8000406:	b082      	sub	sp, #8
 8000408:	af00      	add	r7, sp, #0
 800040a:	4603      	mov	r3, r0
 800040c:	71fb      	strb	r3, [r7, #7]
    if (val==0) {
 800040e:	79fb      	ldrb	r3, [r7, #7]
 8000410:	2b00      	cmp	r3, #0
 8000412:	d105      	bne.n	8000420 <GC9A01_set_reset+0x1c>
    	HAL_GPIO_WritePin(GC9A01_RST_GPIO_Port, GC9A01_RST_Pin, RESET);
 8000414:	2200      	movs	r2, #0
 8000416:	2120      	movs	r1, #32
 8000418:	4806      	ldr	r0, [pc, #24]	@ (8000434 <GC9A01_set_reset+0x30>)
 800041a:	f001 fa9f 	bl	800195c <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(GC9A01_RST_GPIO_Port, GC9A01_RST_Pin, SET);
    }
}
 800041e:	e004      	b.n	800042a <GC9A01_set_reset+0x26>
        HAL_GPIO_WritePin(GC9A01_RST_GPIO_Port, GC9A01_RST_Pin, SET);
 8000420:	2201      	movs	r2, #1
 8000422:	2120      	movs	r1, #32
 8000424:	4803      	ldr	r0, [pc, #12]	@ (8000434 <GC9A01_set_reset+0x30>)
 8000426:	f001 fa99 	bl	800195c <HAL_GPIO_WritePin>
}
 800042a:	bf00      	nop
 800042c:	3708      	adds	r7, #8
 800042e:	46bd      	mov	sp, r7
 8000430:	bd80      	pop	{r7, pc}
 8000432:	bf00      	nop
 8000434:	58022400 	.word	0x58022400

08000438 <GC9A01_set_data_command>:

void GC9A01_set_data_command(uint8_t val) {
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
 800043e:	4603      	mov	r3, r0
 8000440:	71fb      	strb	r3, [r7, #7]
    if (val==0) {
 8000442:	79fb      	ldrb	r3, [r7, #7]
 8000444:	2b00      	cmp	r3, #0
 8000446:	d105      	bne.n	8000454 <GC9A01_set_data_command+0x1c>
    	HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, RESET);
 8000448:	2200      	movs	r2, #0
 800044a:	2140      	movs	r1, #64	@ 0x40
 800044c:	4806      	ldr	r0, [pc, #24]	@ (8000468 <GC9A01_set_data_command+0x30>)
 800044e:	f001 fa85 	bl	800195c <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
    }
}
 8000452:	e004      	b.n	800045e <GC9A01_set_data_command+0x26>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000454:	2201      	movs	r2, #1
 8000456:	2140      	movs	r1, #64	@ 0x40
 8000458:	4803      	ldr	r0, [pc, #12]	@ (8000468 <GC9A01_set_data_command+0x30>)
 800045a:	f001 fa7f 	bl	800195c <HAL_GPIO_WritePin>
}
 800045e:	bf00      	nop
 8000460:	3708      	adds	r7, #8
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	58022400 	.word	0x58022400

0800046c <GC9A01_set_chip_select>:

void GC9A01_set_chip_select(uint8_t val) {
 800046c:	b580      	push	{r7, lr}
 800046e:	b082      	sub	sp, #8
 8000470:	af00      	add	r7, sp, #0
 8000472:	4603      	mov	r3, r0
 8000474:	71fb      	strb	r3, [r7, #7]
    if (val==0) {
 8000476:	79fb      	ldrb	r3, [r7, #7]
 8000478:	2b00      	cmp	r3, #0
 800047a:	d105      	bne.n	8000488 <GC9A01_set_chip_select+0x1c>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 800047c:	2200      	movs	r2, #0
 800047e:	2102      	movs	r1, #2
 8000480:	4806      	ldr	r0, [pc, #24]	@ (800049c <GC9A01_set_chip_select+0x30>)
 8000482:	f001 fa6b 	bl	800195c <HAL_GPIO_WritePin>
    } else {
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
    }
}
 8000486:	e004      	b.n	8000492 <GC9A01_set_chip_select+0x26>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000488:	2201      	movs	r2, #1
 800048a:	2102      	movs	r1, #2
 800048c:	4803      	ldr	r0, [pc, #12]	@ (800049c <GC9A01_set_chip_select+0x30>)
 800048e:	f001 fa65 	bl	800195c <HAL_GPIO_WritePin>
}
 8000492:	bf00      	nop
 8000494:	3708      	adds	r7, #8
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}
 800049a:	bf00      	nop
 800049c:	58022800 	.word	0x58022800

080004a0 <GC9A01_write_command>:

void GC9A01_write_command(uint8_t cmd) {
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b082      	sub	sp, #8
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	4603      	mov	r3, r0
 80004a8:	71fb      	strb	r3, [r7, #7]
    GC9A01_set_data_command(OFF);
 80004aa:	2000      	movs	r0, #0
 80004ac:	f7ff ffc4 	bl	8000438 <GC9A01_set_data_command>
    GC9A01_set_chip_select(OFF);
 80004b0:	2000      	movs	r0, #0
 80004b2:	f7ff ffdb 	bl	800046c <GC9A01_set_chip_select>
    GC9A01_spi_tx(&cmd, sizeof(cmd));
 80004b6:	1dfb      	adds	r3, r7, #7
 80004b8:	2101      	movs	r1, #1
 80004ba:	4618      	mov	r0, r3
 80004bc:	f000 fa92 	bl	80009e4 <GC9A01_spi_tx>
    GC9A01_set_chip_select(ON);
 80004c0:	2001      	movs	r0, #1
 80004c2:	f7ff ffd3 	bl	800046c <GC9A01_set_chip_select>
}
 80004c6:	bf00      	nop
 80004c8:	3708      	adds	r7, #8
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}

080004ce <GC9A01_write_data>:

void GC9A01_write_data(uint8_t *data, size_t len) {
 80004ce:	b580      	push	{r7, lr}
 80004d0:	b082      	sub	sp, #8
 80004d2:	af00      	add	r7, sp, #0
 80004d4:	6078      	str	r0, [r7, #4]
 80004d6:	6039      	str	r1, [r7, #0]
    GC9A01_set_data_command(ON);
 80004d8:	2001      	movs	r0, #1
 80004da:	f7ff ffad 	bl	8000438 <GC9A01_set_data_command>
    GC9A01_set_chip_select(OFF);
 80004de:	2000      	movs	r0, #0
 80004e0:	f7ff ffc4 	bl	800046c <GC9A01_set_chip_select>
    GC9A01_spi_tx(data, len);
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	b29b      	uxth	r3, r3
 80004e8:	4619      	mov	r1, r3
 80004ea:	6878      	ldr	r0, [r7, #4]
 80004ec:	f000 fa7a 	bl	80009e4 <GC9A01_spi_tx>
    GC9A01_set_chip_select(ON);
 80004f0:	2001      	movs	r0, #1
 80004f2:	f7ff ffbb 	bl	800046c <GC9A01_set_chip_select>
}
 80004f6:	bf00      	nop
 80004f8:	3708      	adds	r7, #8
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}

080004fe <GC9A01_write_byte>:

static inline void GC9A01_write_byte(uint8_t val) {
 80004fe:	b580      	push	{r7, lr}
 8000500:	b082      	sub	sp, #8
 8000502:	af00      	add	r7, sp, #0
 8000504:	4603      	mov	r3, r0
 8000506:	71fb      	strb	r3, [r7, #7]
    GC9A01_write_data(&val, sizeof(val));
 8000508:	1dfb      	adds	r3, r7, #7
 800050a:	2101      	movs	r1, #1
 800050c:	4618      	mov	r0, r3
 800050e:	f7ff ffde 	bl	80004ce <GC9A01_write_data>
}
 8000512:	bf00      	nop
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}

0800051a <GC9A01_write>:

void GC9A01_write(uint8_t *data, size_t len) {
 800051a:	b580      	push	{r7, lr}
 800051c:	b082      	sub	sp, #8
 800051e:	af00      	add	r7, sp, #0
 8000520:	6078      	str	r0, [r7, #4]
 8000522:	6039      	str	r1, [r7, #0]
    GC9A01_write_command(MEM_WR);
 8000524:	202c      	movs	r0, #44	@ 0x2c
 8000526:	f7ff ffbb 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_data(data, len);
 800052a:	6839      	ldr	r1, [r7, #0]
 800052c:	6878      	ldr	r0, [r7, #4]
 800052e:	f7ff ffce 	bl	80004ce <GC9A01_write_data>
}
 8000532:	bf00      	nop
 8000534:	3708      	adds	r7, #8
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}

0800053a <GC9A01_write_continue>:

void GC9A01_write_continue(uint8_t *data, size_t len) {
 800053a:	b580      	push	{r7, lr}
 800053c:	b082      	sub	sp, #8
 800053e:	af00      	add	r7, sp, #0
 8000540:	6078      	str	r0, [r7, #4]
 8000542:	6039      	str	r1, [r7, #0]
    GC9A01_write_command(MEM_WR_CONT);
 8000544:	203c      	movs	r0, #60	@ 0x3c
 8000546:	f7ff ffab 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_data(data, len);
 800054a:	6839      	ldr	r1, [r7, #0]
 800054c:	6878      	ldr	r0, [r7, #4]
 800054e:	f7ff ffbe 	bl	80004ce <GC9A01_write_data>
}
 8000552:	bf00      	nop
 8000554:	3708      	adds	r7, #8
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}

0800055a <GC9A01_init>:

void GC9A01_init(void) {
 800055a:	b580      	push	{r7, lr}
 800055c:	af00      	add	r7, sp, #0
    
    GC9A01_set_chip_select(ON);
 800055e:	2001      	movs	r0, #1
 8000560:	f7ff ff84 	bl	800046c <GC9A01_set_chip_select>
    HAL_Delay(5);
 8000564:	2005      	movs	r0, #5
 8000566:	f000 ff35 	bl	80013d4 <HAL_Delay>
    GC9A01_set_reset(OFF);
 800056a:	2000      	movs	r0, #0
 800056c:	f7ff ff4a 	bl	8000404 <GC9A01_set_reset>
    HAL_Delay(10);
 8000570:	200a      	movs	r0, #10
 8000572:	f000 ff2f 	bl	80013d4 <HAL_Delay>
    GC9A01_set_reset(ON);
 8000576:	2001      	movs	r0, #1
 8000578:	f7ff ff44 	bl	8000404 <GC9A01_set_reset>
    HAL_Delay(120);
 800057c:	2078      	movs	r0, #120	@ 0x78
 800057e:	f000 ff29 	bl	80013d4 <HAL_Delay>
    
    /* Initial Sequence */ 
    
    GC9A01_write_command(0xEF);
 8000582:	20ef      	movs	r0, #239	@ 0xef
 8000584:	f7ff ff8c 	bl	80004a0 <GC9A01_write_command>
    
    GC9A01_write_command(0xEB);
 8000588:	20eb      	movs	r0, #235	@ 0xeb
 800058a:	f7ff ff89 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x14);
 800058e:	2014      	movs	r0, #20
 8000590:	f7ff ffb5 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xFE);
 8000594:	20fe      	movs	r0, #254	@ 0xfe
 8000596:	f7ff ff83 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_command(0xEF);
 800059a:	20ef      	movs	r0, #239	@ 0xef
 800059c:	f7ff ff80 	bl	80004a0 <GC9A01_write_command>
    
    GC9A01_write_command(0xEB);
 80005a0:	20eb      	movs	r0, #235	@ 0xeb
 80005a2:	f7ff ff7d 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x14);
 80005a6:	2014      	movs	r0, #20
 80005a8:	f7ff ffa9 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x84);
 80005ac:	2084      	movs	r0, #132	@ 0x84
 80005ae:	f7ff ff77 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x40);
 80005b2:	2040      	movs	r0, #64	@ 0x40
 80005b4:	f7ff ffa3 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x85);
 80005b8:	2085      	movs	r0, #133	@ 0x85
 80005ba:	f7ff ff71 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 80005be:	20ff      	movs	r0, #255	@ 0xff
 80005c0:	f7ff ff9d 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x86);
 80005c4:	2086      	movs	r0, #134	@ 0x86
 80005c6:	f7ff ff6b 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 80005ca:	20ff      	movs	r0, #255	@ 0xff
 80005cc:	f7ff ff97 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x87);
 80005d0:	2087      	movs	r0, #135	@ 0x87
 80005d2:	f7ff ff65 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 80005d6:	20ff      	movs	r0, #255	@ 0xff
 80005d8:	f7ff ff91 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x88);
 80005dc:	2088      	movs	r0, #136	@ 0x88
 80005de:	f7ff ff5f 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x0A);
 80005e2:	200a      	movs	r0, #10
 80005e4:	f7ff ff8b 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x89);
 80005e8:	2089      	movs	r0, #137	@ 0x89
 80005ea:	f7ff ff59 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x21);
 80005ee:	2021      	movs	r0, #33	@ 0x21
 80005f0:	f7ff ff85 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x8A);
 80005f4:	208a      	movs	r0, #138	@ 0x8a
 80005f6:	f7ff ff53 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 80005fa:	2000      	movs	r0, #0
 80005fc:	f7ff ff7f 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x8B);
 8000600:	208b      	movs	r0, #139	@ 0x8b
 8000602:	f7ff ff4d 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x80);
 8000606:	2080      	movs	r0, #128	@ 0x80
 8000608:	f7ff ff79 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x8C);
 800060c:	208c      	movs	r0, #140	@ 0x8c
 800060e:	f7ff ff47 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x01);
 8000612:	2001      	movs	r0, #1
 8000614:	f7ff ff73 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x8D);
 8000618:	208d      	movs	r0, #141	@ 0x8d
 800061a:	f7ff ff41 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x01);
 800061e:	2001      	movs	r0, #1
 8000620:	f7ff ff6d 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x8E);
 8000624:	208e      	movs	r0, #142	@ 0x8e
 8000626:	f7ff ff3b 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 800062a:	20ff      	movs	r0, #255	@ 0xff
 800062c:	f7ff ff67 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x8F);
 8000630:	208f      	movs	r0, #143	@ 0x8f
 8000632:	f7ff ff35 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 8000636:	20ff      	movs	r0, #255	@ 0xff
 8000638:	f7ff ff61 	bl	80004fe <GC9A01_write_byte>
    
    
    GC9A01_write_command(0xB6);
 800063c:	20b6      	movs	r0, #182	@ 0xb6
 800063e:	f7ff ff2f 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 8000642:	2000      	movs	r0, #0
 8000644:	f7ff ff5b 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000648:	2000      	movs	r0, #0
 800064a:	f7ff ff58 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x36);
 800064e:	2036      	movs	r0, #54	@ 0x36
 8000650:	f7ff ff26 	bl	80004a0 <GC9A01_write_command>
#if ORIENTATION == 0
    GC9A01_write_byte(0x18);
#elif ORIENTATION == 1
    GC9A01_write_byte(0x28);
#elif ORIENTATION == 2
    GC9A01_write_byte(0x48);
 8000654:	2048      	movs	r0, #72	@ 0x48
 8000656:	f7ff ff52 	bl	80004fe <GC9A01_write_byte>
#else
    GC9A01_write_byte(0x88);
#endif
    
    GC9A01_write_command(COLOR_MODE);
 800065a:	203a      	movs	r0, #58	@ 0x3a
 800065c:	f7ff ff20 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(COLOR_MODE__18_BIT);
 8000660:	2006      	movs	r0, #6
 8000662:	f7ff ff4c 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x90);
 8000666:	2090      	movs	r0, #144	@ 0x90
 8000668:	f7ff ff1a 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x08);
 800066c:	2008      	movs	r0, #8
 800066e:	f7ff ff46 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000672:	2008      	movs	r0, #8
 8000674:	f7ff ff43 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000678:	2008      	movs	r0, #8
 800067a:	f7ff ff40 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 800067e:	2008      	movs	r0, #8
 8000680:	f7ff ff3d 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xBD);
 8000684:	20bd      	movs	r0, #189	@ 0xbd
 8000686:	f7ff ff0b 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x06);
 800068a:	2006      	movs	r0, #6
 800068c:	f7ff ff37 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xBC);
 8000690:	20bc      	movs	r0, #188	@ 0xbc
 8000692:	f7ff ff05 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 8000696:	2000      	movs	r0, #0
 8000698:	f7ff ff31 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xFF);
 800069c:	20ff      	movs	r0, #255	@ 0xff
 800069e:	f7ff feff 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x60);
 80006a2:	2060      	movs	r0, #96	@ 0x60
 80006a4:	f7ff ff2b 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x01);
 80006a8:	2001      	movs	r0, #1
 80006aa:	f7ff ff28 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x04);
 80006ae:	2004      	movs	r0, #4
 80006b0:	f7ff ff25 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xC3);
 80006b4:	20c3      	movs	r0, #195	@ 0xc3
 80006b6:	f7ff fef3 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x13);
 80006ba:	2013      	movs	r0, #19
 80006bc:	f7ff ff1f 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_command(0xC4);
 80006c0:	20c4      	movs	r0, #196	@ 0xc4
 80006c2:	f7ff feed 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x13);
 80006c6:	2013      	movs	r0, #19
 80006c8:	f7ff ff19 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xC9);
 80006cc:	20c9      	movs	r0, #201	@ 0xc9
 80006ce:	f7ff fee7 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x22);
 80006d2:	2022      	movs	r0, #34	@ 0x22
 80006d4:	f7ff ff13 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xBE);
 80006d8:	20be      	movs	r0, #190	@ 0xbe
 80006da:	f7ff fee1 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x11);
 80006de:	2011      	movs	r0, #17
 80006e0:	f7ff ff0d 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xE1);
 80006e4:	20e1      	movs	r0, #225	@ 0xe1
 80006e6:	f7ff fedb 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x10);
 80006ea:	2010      	movs	r0, #16
 80006ec:	f7ff ff07 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x0E);
 80006f0:	200e      	movs	r0, #14
 80006f2:	f7ff ff04 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xDF);
 80006f6:	20df      	movs	r0, #223	@ 0xdf
 80006f8:	f7ff fed2 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x21);
 80006fc:	2021      	movs	r0, #33	@ 0x21
 80006fe:	f7ff fefe 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x0c);
 8000702:	200c      	movs	r0, #12
 8000704:	f7ff fefb 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x02);
 8000708:	2002      	movs	r0, #2
 800070a:	f7ff fef8 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xF0);
 800070e:	20f0      	movs	r0, #240	@ 0xf0
 8000710:	f7ff fec6 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x45);
 8000714:	2045      	movs	r0, #69	@ 0x45
 8000716:	f7ff fef2 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x09);
 800071a:	2009      	movs	r0, #9
 800071c:	f7ff feef 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000720:	2008      	movs	r0, #8
 8000722:	f7ff feec 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000726:	2008      	movs	r0, #8
 8000728:	f7ff fee9 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x26);
 800072c:	2026      	movs	r0, #38	@ 0x26
 800072e:	f7ff fee6 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x2A);
 8000732:	202a      	movs	r0, #42	@ 0x2a
 8000734:	f7ff fee3 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xF1);
 8000738:	20f1      	movs	r0, #241	@ 0xf1
 800073a:	f7ff feb1 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 800073e:	2043      	movs	r0, #67	@ 0x43
 8000740:	f7ff fedd 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000744:	2070      	movs	r0, #112	@ 0x70
 8000746:	f7ff feda 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x72);
 800074a:	2072      	movs	r0, #114	@ 0x72
 800074c:	f7ff fed7 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x36);
 8000750:	2036      	movs	r0, #54	@ 0x36
 8000752:	f7ff fed4 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x37);
 8000756:	2037      	movs	r0, #55	@ 0x37
 8000758:	f7ff fed1 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x6F);
 800075c:	206f      	movs	r0, #111	@ 0x6f
 800075e:	f7ff fece 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xF2);
 8000762:	20f2      	movs	r0, #242	@ 0xf2
 8000764:	f7ff fe9c 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x45);
 8000768:	2045      	movs	r0, #69	@ 0x45
 800076a:	f7ff fec8 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x09);
 800076e:	2009      	movs	r0, #9
 8000770:	f7ff fec5 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000774:	2008      	movs	r0, #8
 8000776:	f7ff fec2 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 800077a:	2008      	movs	r0, #8
 800077c:	f7ff febf 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x26);
 8000780:	2026      	movs	r0, #38	@ 0x26
 8000782:	f7ff febc 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x2A);
 8000786:	202a      	movs	r0, #42	@ 0x2a
 8000788:	f7ff feb9 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xF3);
 800078c:	20f3      	movs	r0, #243	@ 0xf3
 800078e:	f7ff fe87 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 8000792:	2043      	movs	r0, #67	@ 0x43
 8000794:	f7ff feb3 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000798:	2070      	movs	r0, #112	@ 0x70
 800079a:	f7ff feb0 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x72);
 800079e:	2072      	movs	r0, #114	@ 0x72
 80007a0:	f7ff fead 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x36);
 80007a4:	2036      	movs	r0, #54	@ 0x36
 80007a6:	f7ff feaa 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x37);
 80007aa:	2037      	movs	r0, #55	@ 0x37
 80007ac:	f7ff fea7 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x6F);
 80007b0:	206f      	movs	r0, #111	@ 0x6f
 80007b2:	f7ff fea4 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xED);
 80007b6:	20ed      	movs	r0, #237	@ 0xed
 80007b8:	f7ff fe72 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x1B);
 80007bc:	201b      	movs	r0, #27
 80007be:	f7ff fe9e 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x0B);
 80007c2:	200b      	movs	r0, #11
 80007c4:	f7ff fe9b 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xAE);
 80007c8:	20ae      	movs	r0, #174	@ 0xae
 80007ca:	f7ff fe69 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x77);
 80007ce:	2077      	movs	r0, #119	@ 0x77
 80007d0:	f7ff fe95 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xCD);
 80007d4:	20cd      	movs	r0, #205	@ 0xcd
 80007d6:	f7ff fe63 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x63);
 80007da:	2063      	movs	r0, #99	@ 0x63
 80007dc:	f7ff fe8f 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x70);
 80007e0:	2070      	movs	r0, #112	@ 0x70
 80007e2:	f7ff fe5d 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x07);
 80007e6:	2007      	movs	r0, #7
 80007e8:	f7ff fe89 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 80007ec:	2007      	movs	r0, #7
 80007ee:	f7ff fe86 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x04);
 80007f2:	2004      	movs	r0, #4
 80007f4:	f7ff fe83 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x0E);
 80007f8:	200e      	movs	r0, #14
 80007fa:	f7ff fe80 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x0F);
 80007fe:	200f      	movs	r0, #15
 8000800:	f7ff fe7d 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x09);
 8000804:	2009      	movs	r0, #9
 8000806:	f7ff fe7a 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 800080a:	2007      	movs	r0, #7
 800080c:	f7ff fe77 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000810:	2008      	movs	r0, #8
 8000812:	f7ff fe74 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x03);
 8000816:	2003      	movs	r0, #3
 8000818:	f7ff fe71 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0xE8);
 800081c:	20e8      	movs	r0, #232	@ 0xe8
 800081e:	f7ff fe3f 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x34);
 8000822:	2034      	movs	r0, #52	@ 0x34
 8000824:	f7ff fe6b 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x62);
 8000828:	2062      	movs	r0, #98	@ 0x62
 800082a:	f7ff fe39 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x18);
 800082e:	2018      	movs	r0, #24
 8000830:	f7ff fe65 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x0D);
 8000834:	200d      	movs	r0, #13
 8000836:	f7ff fe62 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 800083a:	2071      	movs	r0, #113	@ 0x71
 800083c:	f7ff fe5f 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0xED);
 8000840:	20ed      	movs	r0, #237	@ 0xed
 8000842:	f7ff fe5c 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000846:	2070      	movs	r0, #112	@ 0x70
 8000848:	f7ff fe59 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 800084c:	2070      	movs	r0, #112	@ 0x70
 800084e:	f7ff fe56 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x18);
 8000852:	2018      	movs	r0, #24
 8000854:	f7ff fe53 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x0F);
 8000858:	200f      	movs	r0, #15
 800085a:	f7ff fe50 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 800085e:	2071      	movs	r0, #113	@ 0x71
 8000860:	f7ff fe4d 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0xEF);
 8000864:	20ef      	movs	r0, #239	@ 0xef
 8000866:	f7ff fe4a 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 800086a:	2070      	movs	r0, #112	@ 0x70
 800086c:	f7ff fe47 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000870:	2070      	movs	r0, #112	@ 0x70
 8000872:	f7ff fe44 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x63);
 8000876:	2063      	movs	r0, #99	@ 0x63
 8000878:	f7ff fe12 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x18);
 800087c:	2018      	movs	r0, #24
 800087e:	f7ff fe3e 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x11);
 8000882:	2011      	movs	r0, #17
 8000884:	f7ff fe3b 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 8000888:	2071      	movs	r0, #113	@ 0x71
 800088a:	f7ff fe38 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0xF1);
 800088e:	20f1      	movs	r0, #241	@ 0xf1
 8000890:	f7ff fe35 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000894:	2070      	movs	r0, #112	@ 0x70
 8000896:	f7ff fe32 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 800089a:	2070      	movs	r0, #112	@ 0x70
 800089c:	f7ff fe2f 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x18);
 80008a0:	2018      	movs	r0, #24
 80008a2:	f7ff fe2c 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x13);
 80008a6:	2013      	movs	r0, #19
 80008a8:	f7ff fe29 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 80008ac:	2071      	movs	r0, #113	@ 0x71
 80008ae:	f7ff fe26 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0xF3);
 80008b2:	20f3      	movs	r0, #243	@ 0xf3
 80008b4:	f7ff fe23 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 80008b8:	2070      	movs	r0, #112	@ 0x70
 80008ba:	f7ff fe20 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 80008be:	2070      	movs	r0, #112	@ 0x70
 80008c0:	f7ff fe1d 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x64);
 80008c4:	2064      	movs	r0, #100	@ 0x64
 80008c6:	f7ff fdeb 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x28);
 80008ca:	2028      	movs	r0, #40	@ 0x28
 80008cc:	f7ff fe17 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x29);
 80008d0:	2029      	movs	r0, #41	@ 0x29
 80008d2:	f7ff fe14 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0xF1);
 80008d6:	20f1      	movs	r0, #241	@ 0xf1
 80008d8:	f7ff fe11 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x01);
 80008dc:	2001      	movs	r0, #1
 80008de:	f7ff fe0e 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0xF1);
 80008e2:	20f1      	movs	r0, #241	@ 0xf1
 80008e4:	f7ff fe0b 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80008e8:	2000      	movs	r0, #0
 80008ea:	f7ff fe08 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 80008ee:	2007      	movs	r0, #7
 80008f0:	f7ff fe05 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x66);
 80008f4:	2066      	movs	r0, #102	@ 0x66
 80008f6:	f7ff fdd3 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x3C);
 80008fa:	203c      	movs	r0, #60	@ 0x3c
 80008fc:	f7ff fdff 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000900:	2000      	movs	r0, #0
 8000902:	f7ff fdfc 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0xCD);
 8000906:	20cd      	movs	r0, #205	@ 0xcd
 8000908:	f7ff fdf9 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x67);
 800090c:	2067      	movs	r0, #103	@ 0x67
 800090e:	f7ff fdf6 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x45);
 8000912:	2045      	movs	r0, #69	@ 0x45
 8000914:	f7ff fdf3 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x45);
 8000918:	2045      	movs	r0, #69	@ 0x45
 800091a:	f7ff fdf0 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x10);
 800091e:	2010      	movs	r0, #16
 8000920:	f7ff fded 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000924:	2000      	movs	r0, #0
 8000926:	f7ff fdea 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 800092a:	2000      	movs	r0, #0
 800092c:	f7ff fde7 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000930:	2000      	movs	r0, #0
 8000932:	f7ff fde4 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x67);
 8000936:	2067      	movs	r0, #103	@ 0x67
 8000938:	f7ff fdb2 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 800093c:	2000      	movs	r0, #0
 800093e:	f7ff fdde 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x3C);
 8000942:	203c      	movs	r0, #60	@ 0x3c
 8000944:	f7ff fddb 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000948:	2000      	movs	r0, #0
 800094a:	f7ff fdd8 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 800094e:	2000      	movs	r0, #0
 8000950:	f7ff fdd5 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000954:	2000      	movs	r0, #0
 8000956:	f7ff fdd2 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x01);
 800095a:	2001      	movs	r0, #1
 800095c:	f7ff fdcf 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x54);
 8000960:	2054      	movs	r0, #84	@ 0x54
 8000962:	f7ff fdcc 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x10);
 8000966:	2010      	movs	r0, #16
 8000968:	f7ff fdc9 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x32);
 800096c:	2032      	movs	r0, #50	@ 0x32
 800096e:	f7ff fdc6 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x98);
 8000972:	2098      	movs	r0, #152	@ 0x98
 8000974:	f7ff fdc3 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x74);
 8000978:	2074      	movs	r0, #116	@ 0x74
 800097a:	f7ff fd91 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x10);
 800097e:	2010      	movs	r0, #16
 8000980:	f7ff fdbd 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x85);
 8000984:	2085      	movs	r0, #133	@ 0x85
 8000986:	f7ff fdba 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x80);
 800098a:	2080      	movs	r0, #128	@ 0x80
 800098c:	f7ff fdb7 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000990:	2000      	movs	r0, #0
 8000992:	f7ff fdb4 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000996:	2000      	movs	r0, #0
 8000998:	f7ff fdb1 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x4E);
 800099c:	204e      	movs	r0, #78	@ 0x4e
 800099e:	f7ff fdae 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80009a2:	2000      	movs	r0, #0
 80009a4:	f7ff fdab 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x98);
 80009a8:	2098      	movs	r0, #152	@ 0x98
 80009aa:	f7ff fd79 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_byte(0x3e);
 80009ae:	203e      	movs	r0, #62	@ 0x3e
 80009b0:	f7ff fda5 	bl	80004fe <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 80009b4:	2007      	movs	r0, #7
 80009b6:	f7ff fda2 	bl	80004fe <GC9A01_write_byte>
    
    GC9A01_write_command(0x35);
 80009ba:	2035      	movs	r0, #53	@ 0x35
 80009bc:	f7ff fd70 	bl	80004a0 <GC9A01_write_command>
    GC9A01_write_command(0x21);
 80009c0:	2021      	movs	r0, #33	@ 0x21
 80009c2:	f7ff fd6d 	bl	80004a0 <GC9A01_write_command>
    
    GC9A01_write_command(0x11);
 80009c6:	2011      	movs	r0, #17
 80009c8:	f7ff fd6a 	bl	80004a0 <GC9A01_write_command>
    HAL_Delay(120);
 80009cc:	2078      	movs	r0, #120	@ 0x78
 80009ce:	f000 fd01 	bl	80013d4 <HAL_Delay>
    GC9A01_write_command(0x29);
 80009d2:	2029      	movs	r0, #41	@ 0x29
 80009d4:	f7ff fd64 	bl	80004a0 <GC9A01_write_command>
    HAL_Delay(20);
 80009d8:	2014      	movs	r0, #20
 80009da:	f000 fcfb 	bl	80013d4 <HAL_Delay>
    
}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}
	...

080009e4 <GC9A01_spi_tx>:

//////////////////////////////////////////////// PRIVATE FUNCTIONS

HAL_StatusTypeDef ret;
static void GC9A01_spi_tx(uint8_t *data, uint16_t size)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	460b      	mov	r3, r1
 80009ee:	807b      	strh	r3, [r7, #2]


	ret = HAL_SPI_Transmit(&hspi5, data, size, HAL_MAX_DELAY);
 80009f0:	887a      	ldrh	r2, [r7, #2]
 80009f2:	f04f 33ff 	mov.w	r3, #4294967295
 80009f6:	6879      	ldr	r1, [r7, #4]
 80009f8:	4806      	ldr	r0, [pc, #24]	@ (8000a14 <GC9A01_spi_tx+0x30>)
 80009fa:	f003 fcad 	bl	8004358 <HAL_SPI_Transmit>
 80009fe:	4603      	mov	r3, r0
 8000a00:	461a      	mov	r2, r3
 8000a02:	4b05      	ldr	r3, [pc, #20]	@ (8000a18 <GC9A01_spi_tx+0x34>)
 8000a04:	701a      	strb	r2, [r3, #0]

	if(ret != HAL_OK)
 8000a06:	4b04      	ldr	r3, [pc, #16]	@ (8000a18 <GC9A01_spi_tx+0x34>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	2b00      	cmp	r3, #0
		return;

}
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	24000034 	.word	0x24000034
 8000a18:	2400002c 	.word	0x2400002c

08000a1c <lcd_init>:

uint8_t color[3];


void lcd_init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0

	GC9A01_init();
 8000a20:	f7ff fd9b 	bl	800055a <GC9A01_init>

}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <lcd_process>:


void lcd_process(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0

	lcd_demo();
 8000a2c:	f000 f802 	bl	8000a34 <lcd_demo>

}
 8000a30:	bf00      	nop
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <lcd_demo>:


void lcd_demo(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0

    // Triangle //

	triangle_ex();
 8000a38:	f000 f81c 	bl	8000a74 <triangle_ex>

    //setPWM(1);

    HAL_Delay(1000);
 8000a3c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a40:	f000 fcc8 	bl	80013d4 <HAL_Delay>

    // setPWM(0);

    // Rainbow //

    rainbow_ex();
 8000a44:	f000 f854 	bl	8000af0 <rainbow_ex>

    // setPWM(1);

    HAL_Delay(1000);
 8000a48:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a4c:	f000 fcc2 	bl	80013d4 <HAL_Delay>

    // setPWM(0);

    // Checkerboard //

    checkboard_ex();
 8000a50:	f000 f8f8 	bl	8000c44 <checkboard_ex>

    // setPWM(1);

    HAL_Delay(1000);
 8000a54:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a58:	f000 fcbc 	bl	80013d4 <HAL_Delay>

    // setPWM(0);

    // Swiss flag //

    swissFlag_ex();
 8000a5c:	f000 f94e 	bl	8000cfc <swissFlag_ex>

    // setPWM(1);

    GC9A01_write_command(0x20);
 8000a60:	2020      	movs	r0, #32
 8000a62:	f7ff fd1d 	bl	80004a0 <GC9A01_write_command>

    HAL_Delay(1000);
 8000a66:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a6a:	f000 fcb3 	bl	80013d4 <HAL_Delay>

    // setPWM(0);

}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <triangle_ex>:




static void triangle_ex(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0

	color[0] = 0xFF;
 8000a7a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae8 <triangle_ex+0x74>)
 8000a7c:	22ff      	movs	r2, #255	@ 0xff
 8000a7e:	701a      	strb	r2, [r3, #0]
	color[1] = 0xFF;
 8000a80:	4b19      	ldr	r3, [pc, #100]	@ (8000ae8 <triangle_ex+0x74>)
 8000a82:	22ff      	movs	r2, #255	@ 0xff
 8000a84:	705a      	strb	r2, [r3, #1]

	for(int x = 0; x < 240; x++)
 8000a86:	2300      	movs	r3, #0
 8000a88:	607b      	str	r3, [r7, #4]
 8000a8a:	e025      	b.n	8000ad8 <triangle_ex+0x64>
	{

		for(int y = 0; y < 240; y++)
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	603b      	str	r3, [r7, #0]
 8000a90:	e01c      	b.n	8000acc <triangle_ex+0x58>
		{

			if(x < y)
 8000a92:	687a      	ldr	r2, [r7, #4]
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	429a      	cmp	r2, r3
 8000a98:	da03      	bge.n	8000aa2 <triangle_ex+0x2e>
			{

				color[2] = 0xFF;
 8000a9a:	4b13      	ldr	r3, [pc, #76]	@ (8000ae8 <triangle_ex+0x74>)
 8000a9c:	22ff      	movs	r2, #255	@ 0xff
 8000a9e:	709a      	strb	r2, [r3, #2]
 8000aa0:	e002      	b.n	8000aa8 <triangle_ex+0x34>

			}
			else
			{

				color[2] = 0x00;
 8000aa2:	4b11      	ldr	r3, [pc, #68]	@ (8000ae8 <triangle_ex+0x74>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	709a      	strb	r2, [r3, #2]

			}

			if(x == 0 && y == 0)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d107      	bne.n	8000abe <triangle_ex+0x4a>
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d104      	bne.n	8000abe <triangle_ex+0x4a>
			{

				GC9A01_write(color, sizeof(color));
 8000ab4:	2103      	movs	r1, #3
 8000ab6:	480c      	ldr	r0, [pc, #48]	@ (8000ae8 <triangle_ex+0x74>)
 8000ab8:	f7ff fd2f 	bl	800051a <GC9A01_write>
 8000abc:	e003      	b.n	8000ac6 <triangle_ex+0x52>

			}
			else
			{

				GC9A01_write_continue(color, sizeof(color));
 8000abe:	2103      	movs	r1, #3
 8000ac0:	4809      	ldr	r0, [pc, #36]	@ (8000ae8 <triangle_ex+0x74>)
 8000ac2:	f7ff fd3a 	bl	800053a <GC9A01_write_continue>
		for(int y = 0; y < 240; y++)
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	3301      	adds	r3, #1
 8000aca:	603b      	str	r3, [r7, #0]
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	2bef      	cmp	r3, #239	@ 0xef
 8000ad0:	dddf      	ble.n	8000a92 <triangle_ex+0x1e>
	for(int x = 0; x < 240; x++)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	607b      	str	r3, [r7, #4]
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	2bef      	cmp	r3, #239	@ 0xef
 8000adc:	ddd6      	ble.n	8000a8c <triangle_ex+0x18>

		}

	}

}
 8000ade:	bf00      	nop
 8000ae0:	bf00      	nop
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	24000030 	.word	0x24000030
 8000aec:	00000000 	.word	0x00000000

08000af0 <rainbow_ex>:


static void rainbow_ex(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b086      	sub	sp, #24
 8000af4:	af00      	add	r7, sp, #0

	float frequency = 0.026;
 8000af6:	4b50      	ldr	r3, [pc, #320]	@ (8000c38 <rainbow_ex+0x148>)
 8000af8:	60fb      	str	r3, [r7, #12]

	for(int x = 0; x < 240; x++)
 8000afa:	2300      	movs	r3, #0
 8000afc:	617b      	str	r3, [r7, #20]
 8000afe:	e089      	b.n	8000c14 <rainbow_ex+0x124>
	{

		color[0] = sin(frequency*x + 0) * 127 + 128;
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	ee07 3a90 	vmov	s15, r3
 8000b06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b0a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b12:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8000c3c <rainbow_ex+0x14c>
 8000b16:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000b1a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b1e:	eeb0 0b47 	vmov.f64	d0, d7
 8000b22:	f003 ff1d 	bl	8004960 <sin>
 8000b26:	eeb0 7b40 	vmov.f64	d7, d0
 8000b2a:	ed9f 6b3f 	vldr	d6, [pc, #252]	@ 8000c28 <rainbow_ex+0x138>
 8000b2e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b32:	ed9f 6b3f 	vldr	d6, [pc, #252]	@ 8000c30 <rainbow_ex+0x140>
 8000b36:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000b3a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000b3e:	edc7 7a01 	vstr	s15, [r7, #4]
 8000b42:	793b      	ldrb	r3, [r7, #4]
 8000b44:	b2da      	uxtb	r2, r3
 8000b46:	4b3e      	ldr	r3, [pc, #248]	@ (8000c40 <rainbow_ex+0x150>)
 8000b48:	701a      	strb	r2, [r3, #0]
		color[1] = sin(frequency*x + 2) * 127 + 128;
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	ee07 3a90 	vmov	s15, r3
 8000b50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b54:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b5c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8000b60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000b64:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b68:	eeb0 0b47 	vmov.f64	d0, d7
 8000b6c:	f003 fef8 	bl	8004960 <sin>
 8000b70:	eeb0 7b40 	vmov.f64	d7, d0
 8000b74:	ed9f 6b2c 	vldr	d6, [pc, #176]	@ 8000c28 <rainbow_ex+0x138>
 8000b78:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b7c:	ed9f 6b2c 	vldr	d6, [pc, #176]	@ 8000c30 <rainbow_ex+0x140>
 8000b80:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000b84:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000b88:	edc7 7a01 	vstr	s15, [r7, #4]
 8000b8c:	793b      	ldrb	r3, [r7, #4]
 8000b8e:	b2da      	uxtb	r2, r3
 8000b90:	4b2b      	ldr	r3, [pc, #172]	@ (8000c40 <rainbow_ex+0x150>)
 8000b92:	705a      	strb	r2, [r3, #1]
		color[2] = sin(frequency*x + 4) * 127 + 128;
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	ee07 3a90 	vmov	s15, r3
 8000b9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ba2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ba6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000baa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000bae:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000bb2:	eeb0 0b47 	vmov.f64	d0, d7
 8000bb6:	f003 fed3 	bl	8004960 <sin>
 8000bba:	eeb0 7b40 	vmov.f64	d7, d0
 8000bbe:	ed9f 6b1a 	vldr	d6, [pc, #104]	@ 8000c28 <rainbow_ex+0x138>
 8000bc2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000bc6:	ed9f 6b1a 	vldr	d6, [pc, #104]	@ 8000c30 <rainbow_ex+0x140>
 8000bca:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000bce:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000bd2:	edc7 7a01 	vstr	s15, [r7, #4]
 8000bd6:	793b      	ldrb	r3, [r7, #4]
 8000bd8:	b2da      	uxtb	r2, r3
 8000bda:	4b19      	ldr	r3, [pc, #100]	@ (8000c40 <rainbow_ex+0x150>)
 8000bdc:	709a      	strb	r2, [r3, #2]
		for(int y = 0; y < 240; y++)
 8000bde:	2300      	movs	r3, #0
 8000be0:	613b      	str	r3, [r7, #16]
 8000be2:	e011      	b.n	8000c08 <rainbow_ex+0x118>
		{

			if (x == 0 && y == 0)
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d107      	bne.n	8000bfa <rainbow_ex+0x10a>
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d104      	bne.n	8000bfa <rainbow_ex+0x10a>
			{

				GC9A01_write(color, sizeof(color));
 8000bf0:	2103      	movs	r1, #3
 8000bf2:	4813      	ldr	r0, [pc, #76]	@ (8000c40 <rainbow_ex+0x150>)
 8000bf4:	f7ff fc91 	bl	800051a <GC9A01_write>
 8000bf8:	e003      	b.n	8000c02 <rainbow_ex+0x112>

			}
			else
			{

				GC9A01_write_continue(color, sizeof(color));
 8000bfa:	2103      	movs	r1, #3
 8000bfc:	4810      	ldr	r0, [pc, #64]	@ (8000c40 <rainbow_ex+0x150>)
 8000bfe:	f7ff fc9c 	bl	800053a <GC9A01_write_continue>
		for(int y = 0; y < 240; y++)
 8000c02:	693b      	ldr	r3, [r7, #16]
 8000c04:	3301      	adds	r3, #1
 8000c06:	613b      	str	r3, [r7, #16]
 8000c08:	693b      	ldr	r3, [r7, #16]
 8000c0a:	2bef      	cmp	r3, #239	@ 0xef
 8000c0c:	ddea      	ble.n	8000be4 <rainbow_ex+0xf4>
	for(int x = 0; x < 240; x++)
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	3301      	adds	r3, #1
 8000c12:	617b      	str	r3, [r7, #20]
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	2bef      	cmp	r3, #239	@ 0xef
 8000c18:	f77f af72 	ble.w	8000b00 <rainbow_ex+0x10>

		}

	}

}
 8000c1c:	bf00      	nop
 8000c1e:	bf00      	nop
 8000c20:	3718      	adds	r7, #24
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	00000000 	.word	0x00000000
 8000c2c:	405fc000 	.word	0x405fc000
 8000c30:	00000000 	.word	0x00000000
 8000c34:	40600000 	.word	0x40600000
 8000c38:	3cd4fdf4 	.word	0x3cd4fdf4
 8000c3c:	00000000 	.word	0x00000000
 8000c40:	24000030 	.word	0x24000030

08000c44 <checkboard_ex>:


static void checkboard_ex(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0

	for(int x = 0; x < 240; x++)
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	607b      	str	r3, [r7, #4]
 8000c4e:	e048      	b.n	8000ce2 <checkboard_ex+0x9e>
	{

		for(int y = 0; y < 240; y++)
 8000c50:	2300      	movs	r3, #0
 8000c52:	603b      	str	r3, [r7, #0]
 8000c54:	e03f      	b.n	8000cd6 <checkboard_ex+0x92>
		{

			if((x / 10) % 2 ==  (y / 10) % 2)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4a26      	ldr	r2, [pc, #152]	@ (8000cf4 <checkboard_ex+0xb0>)
 8000c5a:	fb82 1203 	smull	r1, r2, r2, r3
 8000c5e:	1092      	asrs	r2, r2, #2
 8000c60:	17db      	asrs	r3, r3, #31
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	f003 0301 	and.w	r3, r3, #1
 8000c6a:	bfb8      	it	lt
 8000c6c:	425b      	neglt	r3, r3
 8000c6e:	461a      	mov	r2, r3
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	4920      	ldr	r1, [pc, #128]	@ (8000cf4 <checkboard_ex+0xb0>)
 8000c74:	fb81 0103 	smull	r0, r1, r1, r3
 8000c78:	1089      	asrs	r1, r1, #2
 8000c7a:	17db      	asrs	r3, r3, #31
 8000c7c:	1acb      	subs	r3, r1, r3
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	f003 0301 	and.w	r3, r3, #1
 8000c84:	bfb8      	it	lt
 8000c86:	425b      	neglt	r3, r3
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d109      	bne.n	8000ca0 <checkboard_ex+0x5c>
			{

				color[0] = 0xFF;
 8000c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf8 <checkboard_ex+0xb4>)
 8000c8e:	22ff      	movs	r2, #255	@ 0xff
 8000c90:	701a      	strb	r2, [r3, #0]
				color[1] = 0xFF;
 8000c92:	4b19      	ldr	r3, [pc, #100]	@ (8000cf8 <checkboard_ex+0xb4>)
 8000c94:	22ff      	movs	r2, #255	@ 0xff
 8000c96:	705a      	strb	r2, [r3, #1]
				color[2] = 0xFF;
 8000c98:	4b17      	ldr	r3, [pc, #92]	@ (8000cf8 <checkboard_ex+0xb4>)
 8000c9a:	22ff      	movs	r2, #255	@ 0xff
 8000c9c:	709a      	strb	r2, [r3, #2]
 8000c9e:	e008      	b.n	8000cb2 <checkboard_ex+0x6e>

			}
			else
			{

				color[0] = 0x00;
 8000ca0:	4b15      	ldr	r3, [pc, #84]	@ (8000cf8 <checkboard_ex+0xb4>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	701a      	strb	r2, [r3, #0]
				color[1] = 0x00;
 8000ca6:	4b14      	ldr	r3, [pc, #80]	@ (8000cf8 <checkboard_ex+0xb4>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	705a      	strb	r2, [r3, #1]
				color[2] = 0x00;
 8000cac:	4b12      	ldr	r3, [pc, #72]	@ (8000cf8 <checkboard_ex+0xb4>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	709a      	strb	r2, [r3, #2]

			}
			if(x == 0 && y == 0)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d107      	bne.n	8000cc8 <checkboard_ex+0x84>
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d104      	bne.n	8000cc8 <checkboard_ex+0x84>
			{

				GC9A01_write(color, sizeof(color));
 8000cbe:	2103      	movs	r1, #3
 8000cc0:	480d      	ldr	r0, [pc, #52]	@ (8000cf8 <checkboard_ex+0xb4>)
 8000cc2:	f7ff fc2a 	bl	800051a <GC9A01_write>
 8000cc6:	e003      	b.n	8000cd0 <checkboard_ex+0x8c>

			}
			else
			{

				GC9A01_write_continue(color, sizeof(color));
 8000cc8:	2103      	movs	r1, #3
 8000cca:	480b      	ldr	r0, [pc, #44]	@ (8000cf8 <checkboard_ex+0xb4>)
 8000ccc:	f7ff fc35 	bl	800053a <GC9A01_write_continue>
		for(int y = 0; y < 240; y++)
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	603b      	str	r3, [r7, #0]
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	2bef      	cmp	r3, #239	@ 0xef
 8000cda:	ddbc      	ble.n	8000c56 <checkboard_ex+0x12>
	for(int x = 0; x < 240; x++)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	3301      	adds	r3, #1
 8000ce0:	607b      	str	r3, [r7, #4]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2bef      	cmp	r3, #239	@ 0xef
 8000ce6:	ddb3      	ble.n	8000c50 <checkboard_ex+0xc>

		}

	}

}
 8000ce8:	bf00      	nop
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	66666667 	.word	0x66666667
 8000cf8:	24000030 	.word	0x24000030

08000cfc <swissFlag_ex>:


static void swissFlag_ex(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0

	color[0] = 0xFF;
 8000d02:	4b27      	ldr	r3, [pc, #156]	@ (8000da0 <swissFlag_ex+0xa4>)
 8000d04:	22ff      	movs	r2, #255	@ 0xff
 8000d06:	701a      	strb	r2, [r3, #0]

	for(int x = 0; x < 240; x++)
 8000d08:	2300      	movs	r3, #0
 8000d0a:	607b      	str	r3, [r7, #4]
 8000d0c:	e03f      	b.n	8000d8e <swissFlag_ex+0x92>
	{

		for(int y = 0; y < 240; y++)
 8000d0e:	2300      	movs	r3, #0
 8000d10:	603b      	str	r3, [r7, #0]
 8000d12:	e036      	b.n	8000d82 <swissFlag_ex+0x86>
		{

			if((x >= 1*48 && x < 4*48 && y >= 2*48 && y < 3*48) ||
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2b2f      	cmp	r3, #47	@ 0x2f
 8000d18:	dd08      	ble.n	8000d2c <swissFlag_ex+0x30>
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2bbf      	cmp	r3, #191	@ 0xbf
 8000d1e:	dc05      	bgt.n	8000d2c <swissFlag_ex+0x30>
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	2b5f      	cmp	r3, #95	@ 0x5f
 8000d24:	dd02      	ble.n	8000d2c <swissFlag_ex+0x30>
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	2b8f      	cmp	r3, #143	@ 0x8f
 8000d2a:	dd0b      	ble.n	8000d44 <swissFlag_ex+0x48>
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2b5f      	cmp	r3, #95	@ 0x5f
 8000d30:	dd0f      	ble.n	8000d52 <swissFlag_ex+0x56>
				(x >= 2*48 && x < 3*48 && y >= 1*48 && y < 4*48))
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2b8f      	cmp	r3, #143	@ 0x8f
 8000d36:	dc0c      	bgt.n	8000d52 <swissFlag_ex+0x56>
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	2b2f      	cmp	r3, #47	@ 0x2f
 8000d3c:	dd09      	ble.n	8000d52 <swissFlag_ex+0x56>
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	2bbf      	cmp	r3, #191	@ 0xbf
 8000d42:	dc06      	bgt.n	8000d52 <swissFlag_ex+0x56>
			{

				color[1] = 0xFF;
 8000d44:	4b16      	ldr	r3, [pc, #88]	@ (8000da0 <swissFlag_ex+0xa4>)
 8000d46:	22ff      	movs	r2, #255	@ 0xff
 8000d48:	705a      	strb	r2, [r3, #1]
				color[2] = 0xFF;
 8000d4a:	4b15      	ldr	r3, [pc, #84]	@ (8000da0 <swissFlag_ex+0xa4>)
 8000d4c:	22ff      	movs	r2, #255	@ 0xff
 8000d4e:	709a      	strb	r2, [r3, #2]
 8000d50:	e005      	b.n	8000d5e <swissFlag_ex+0x62>

			}
			else
			{

				color[1] = 0x00;
 8000d52:	4b13      	ldr	r3, [pc, #76]	@ (8000da0 <swissFlag_ex+0xa4>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	705a      	strb	r2, [r3, #1]
				color[2] = 0x00;
 8000d58:	4b11      	ldr	r3, [pc, #68]	@ (8000da0 <swissFlag_ex+0xa4>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	709a      	strb	r2, [r3, #2]

			}
			if(x == 0 && y == 0)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d107      	bne.n	8000d74 <swissFlag_ex+0x78>
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d104      	bne.n	8000d74 <swissFlag_ex+0x78>
			{

				GC9A01_write(color, sizeof(color));
 8000d6a:	2103      	movs	r1, #3
 8000d6c:	480c      	ldr	r0, [pc, #48]	@ (8000da0 <swissFlag_ex+0xa4>)
 8000d6e:	f7ff fbd4 	bl	800051a <GC9A01_write>
 8000d72:	e003      	b.n	8000d7c <swissFlag_ex+0x80>

			}
			else
			{

				GC9A01_write_continue(color, sizeof(color));
 8000d74:	2103      	movs	r1, #3
 8000d76:	480a      	ldr	r0, [pc, #40]	@ (8000da0 <swissFlag_ex+0xa4>)
 8000d78:	f7ff fbdf 	bl	800053a <GC9A01_write_continue>
		for(int y = 0; y < 240; y++)
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	3301      	adds	r3, #1
 8000d80:	603b      	str	r3, [r7, #0]
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	2bef      	cmp	r3, #239	@ 0xef
 8000d86:	ddc5      	ble.n	8000d14 <swissFlag_ex+0x18>
	for(int x = 0; x < 240; x++)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	607b      	str	r3, [r7, #4]
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2bef      	cmp	r3, #239	@ 0xef
 8000d92:	ddbc      	ble.n	8000d0e <swissFlag_ex+0x12>

		}

	}

}
 8000d94:	bf00      	nop
 8000d96:	bf00      	nop
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	24000030 	.word	0x24000030

08000da4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000daa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000dae:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000db0:	bf00      	nop
 8000db2:	4b23      	ldr	r3, [pc, #140]	@ (8000e40 <main+0x9c>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d004      	beq.n	8000dc8 <main+0x24>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	1e5a      	subs	r2, r3, #1
 8000dc2:	607a      	str	r2, [r7, #4]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	dcf4      	bgt.n	8000db2 <main+0xe>
  if ( timeout < 0 )
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	da01      	bge.n	8000dd2 <main+0x2e>
  {
  Error_Handler();
 8000dce:	f000 f965 	bl	800109c <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd2:	f000 fa6d 	bl	80012b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd6:	f000 f835 	bl	8000e44 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000dda:	4b19      	ldr	r3, [pc, #100]	@ (8000e40 <main+0x9c>)
 8000ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de0:	4a17      	ldr	r2, [pc, #92]	@ (8000e40 <main+0x9c>)
 8000de2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000de6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dea:	4b15      	ldr	r3, [pc, #84]	@ (8000e40 <main+0x9c>)
 8000dec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000df4:	603b      	str	r3, [r7, #0]
 8000df6:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000df8:	2000      	movs	r0, #0
 8000dfa:	f000 fdc9 	bl	8001990 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000dfe:	2100      	movs	r1, #0
 8000e00:	2000      	movs	r0, #0
 8000e02:	f000 fddf 	bl	80019c4 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000e06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e0a:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000e0c:	bf00      	nop
 8000e0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e40 <main+0x9c>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d104      	bne.n	8000e24 <main+0x80>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	1e5a      	subs	r2, r3, #1
 8000e1e:	607a      	str	r2, [r7, #4]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	dcf4      	bgt.n	8000e0e <main+0x6a>
if ( timeout < 0 )
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	da01      	bge.n	8000e2e <main+0x8a>
{
Error_Handler();
 8000e2a:	f000 f937 	bl	800109c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e2e:	f000 f8db 	bl	8000fe8 <MX_GPIO_Init>
  MX_SPI5_Init();
 8000e32:	f000 f885 	bl	8000f40 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8000e36:	f7ff fdf1 	bl	8000a1c <lcd_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  lcd_process();
 8000e3a:	f7ff fdf5 	bl	8000a28 <lcd_process>
 8000e3e:	e7fc      	b.n	8000e3a <main+0x96>
 8000e40:	58024400 	.word	0x58024400

08000e44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b09c      	sub	sp, #112	@ 0x70
 8000e48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e4e:	224c      	movs	r2, #76	@ 0x4c
 8000e50:	2100      	movs	r1, #0
 8000e52:	4618      	mov	r0, r3
 8000e54:	f003 fd57 	bl	8004906 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e58:	1d3b      	adds	r3, r7, #4
 8000e5a:	2220      	movs	r2, #32
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f003 fd51 	bl	8004906 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000e64:	2004      	movs	r0, #4
 8000e66:	f000 fdc1 	bl	80019ec <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	603b      	str	r3, [r7, #0]
 8000e6e:	4b32      	ldr	r3, [pc, #200]	@ (8000f38 <SystemClock_Config+0xf4>)
 8000e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e72:	4a31      	ldr	r2, [pc, #196]	@ (8000f38 <SystemClock_Config+0xf4>)
 8000e74:	f023 0301 	bic.w	r3, r3, #1
 8000e78:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000e7a:	4b2f      	ldr	r3, [pc, #188]	@ (8000f38 <SystemClock_Config+0xf4>)
 8000e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e7e:	f003 0301 	and.w	r3, r3, #1
 8000e82:	603b      	str	r3, [r7, #0]
 8000e84:	4b2d      	ldr	r3, [pc, #180]	@ (8000f3c <SystemClock_Config+0xf8>)
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e8c:	4a2b      	ldr	r2, [pc, #172]	@ (8000f3c <SystemClock_Config+0xf8>)
 8000e8e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e92:	6193      	str	r3, [r2, #24]
 8000e94:	4b29      	ldr	r3, [pc, #164]	@ (8000f3c <SystemClock_Config+0xf8>)
 8000e96:	699b      	ldr	r3, [r3, #24]
 8000e98:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e9c:	603b      	str	r3, [r7, #0]
 8000e9e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000ea0:	bf00      	nop
 8000ea2:	4b26      	ldr	r3, [pc, #152]	@ (8000f3c <SystemClock_Config+0xf8>)
 8000ea4:	699b      	ldr	r3, [r3, #24]
 8000ea6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000eaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000eae:	d1f8      	bne.n	8000ea2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000eb8:	2340      	movs	r3, #64	@ 0x40
 8000eba:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000ec4:	2304      	movs	r3, #4
 8000ec6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000ec8:	230c      	movs	r3, #12
 8000eca:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 13;
 8000ed0:	230d      	movs	r3, #13
 8000ed2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000ed8:	230c      	movs	r3, #12
 8000eda:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000edc:	2300      	movs	r3, #0
 8000ede:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8000ee0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ee4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ee6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eea:	4618      	mov	r0, r3
 8000eec:	f000 fdd8 	bl	8001aa0 <HAL_RCC_OscConfig>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000ef6:	f000 f8d1 	bl	800109c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000efa:	233f      	movs	r3, #63	@ 0x3f
 8000efc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000efe:	2303      	movs	r3, #3
 8000f00:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000f02:	2300      	movs	r3, #0
 8000f04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000f06:	2300      	movs	r3, #0
 8000f08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000f0a:	2340      	movs	r3, #64	@ 0x40
 8000f0c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000f0e:	2340      	movs	r3, #64	@ 0x40
 8000f10:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000f12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f16:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000f18:	2340      	movs	r3, #64	@ 0x40
 8000f1a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f1c:	1d3b      	adds	r3, r7, #4
 8000f1e:	2102      	movs	r1, #2
 8000f20:	4618      	mov	r0, r3
 8000f22:	f001 fa17 	bl	8002354 <HAL_RCC_ClockConfig>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <SystemClock_Config+0xec>
  {
    Error_Handler();
 8000f2c:	f000 f8b6 	bl	800109c <Error_Handler>
  }
}
 8000f30:	bf00      	nop
 8000f32:	3770      	adds	r7, #112	@ 0x70
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	58000400 	.word	0x58000400
 8000f3c:	58024800 	.word	0x58024800

08000f40 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000f44:	4b26      	ldr	r3, [pc, #152]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000f46:	4a27      	ldr	r2, [pc, #156]	@ (8000fe4 <MX_SPI5_Init+0xa4>)
 8000f48:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000f4a:	4b25      	ldr	r3, [pc, #148]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000f4c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000f50:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000f52:	4b23      	ldr	r3, [pc, #140]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f58:	4b21      	ldr	r3, [pc, #132]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000f5a:	2207      	movs	r2, #7
 8000f5c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f5e:	4b20      	ldr	r3, [pc, #128]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f64:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000f6a:	4b1d      	ldr	r3, [pc, #116]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000f6c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000f70:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f72:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f78:	4b19      	ldr	r3, [pc, #100]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f7e:	4b18      	ldr	r3, [pc, #96]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f84:	4b16      	ldr	r3, [pc, #88]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8000f8a:	4b15      	ldr	r3, [pc, #84]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000f90:	4b13      	ldr	r3, [pc, #76]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000f96:	4b12      	ldr	r3, [pc, #72]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000f9c:	4b10      	ldr	r3, [pc, #64]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000fae:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000fb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000fba:	4b09      	ldr	r3, [pc, #36]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000fc0:	4b07      	ldr	r3, [pc, #28]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000fc6:	4b06      	ldr	r3, [pc, #24]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000fcc:	4804      	ldr	r0, [pc, #16]	@ (8000fe0 <MX_SPI5_Init+0xa0>)
 8000fce:	f003 f89f 	bl	8004110 <HAL_SPI_Init>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_SPI5_Init+0x9c>
  {
    Error_Handler();
 8000fd8:	f000 f860 	bl	800109c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000fdc:	bf00      	nop
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	24000034 	.word	0x24000034
 8000fe4:	40015000 	.word	0x40015000

08000fe8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b088      	sub	sp, #32
 8000fec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fee:	f107 030c 	add.w	r3, r7, #12
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	605a      	str	r2, [r3, #4]
 8000ff8:	609a      	str	r2, [r3, #8]
 8000ffa:	60da      	str	r2, [r3, #12]
 8000ffc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8000ffe:	4b24      	ldr	r3, [pc, #144]	@ (8001090 <MX_GPIO_Init+0xa8>)
 8001000:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001004:	4a22      	ldr	r2, [pc, #136]	@ (8001090 <MX_GPIO_Init+0xa8>)
 8001006:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800100a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800100e:	4b20      	ldr	r3, [pc, #128]	@ (8001090 <MX_GPIO_Init+0xa8>)
 8001010:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001014:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001018:	60bb      	str	r3, [r7, #8]
 800101a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800101c:	4b1c      	ldr	r3, [pc, #112]	@ (8001090 <MX_GPIO_Init+0xa8>)
 800101e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001022:	4a1b      	ldr	r2, [pc, #108]	@ (8001090 <MX_GPIO_Init+0xa8>)
 8001024:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001028:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800102c:	4b18      	ldr	r3, [pc, #96]	@ (8001090 <MX_GPIO_Init+0xa8>)
 800102e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001032:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	2102      	movs	r1, #2
 800103e:	4815      	ldr	r0, [pc, #84]	@ (8001094 <MX_GPIO_Init+0xac>)
 8001040:	f000 fc8c 	bl	800195c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOJ, GC9A01_BL_Pin|GC9A01_DC_Pin|GC9A01_RST_Pin, GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	2161      	movs	r1, #97	@ 0x61
 8001048:	4813      	ldr	r0, [pc, #76]	@ (8001098 <MX_GPIO_Init+0xb0>)
 800104a:	f000 fc87 	bl	800195c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GC9A01_CS_Pin */
  GPIO_InitStruct.Pin = GC9A01_CS_Pin;
 800104e:	2302      	movs	r3, #2
 8001050:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001052:	2301      	movs	r3, #1
 8001054:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105a:	2300      	movs	r3, #0
 800105c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GC9A01_CS_GPIO_Port, &GPIO_InitStruct);
 800105e:	f107 030c 	add.w	r3, r7, #12
 8001062:	4619      	mov	r1, r3
 8001064:	480b      	ldr	r0, [pc, #44]	@ (8001094 <MX_GPIO_Init+0xac>)
 8001066:	f000 fac9 	bl	80015fc <HAL_GPIO_Init>

  /*Configure GPIO pins : GC9A01_BL_Pin GC9A01_DC_Pin GC9A01_RST_Pin */
  GPIO_InitStruct.Pin = GC9A01_BL_Pin|GC9A01_DC_Pin|GC9A01_RST_Pin;
 800106a:	2361      	movs	r3, #97	@ 0x61
 800106c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106e:	2301      	movs	r3, #1
 8001070:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001076:	2300      	movs	r3, #0
 8001078:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800107a:	f107 030c 	add.w	r3, r7, #12
 800107e:	4619      	mov	r1, r3
 8001080:	4805      	ldr	r0, [pc, #20]	@ (8001098 <MX_GPIO_Init+0xb0>)
 8001082:	f000 fabb 	bl	80015fc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001086:	bf00      	nop
 8001088:	3720      	adds	r7, #32
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	58024400 	.word	0x58024400
 8001094:	58022800 	.word	0x58022800
 8001098:	58022400 	.word	0x58022400

0800109c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010a0:	b672      	cpsid	i
}
 80010a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010a4:	bf00      	nop
 80010a6:	e7fd      	b.n	80010a4 <Error_Handler+0x8>

080010a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ae:	4b0a      	ldr	r3, [pc, #40]	@ (80010d8 <HAL_MspInit+0x30>)
 80010b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010b4:	4a08      	ldr	r2, [pc, #32]	@ (80010d8 <HAL_MspInit+0x30>)
 80010b6:	f043 0302 	orr.w	r3, r3, #2
 80010ba:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80010be:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <HAL_MspInit+0x30>)
 80010c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	607b      	str	r3, [r7, #4]
 80010ca:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	58024400 	.word	0x58024400

080010dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b0be      	sub	sp, #248	@ 0xf8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010f4:	f107 0318 	add.w	r3, r7, #24
 80010f8:	22c8      	movs	r2, #200	@ 0xc8
 80010fa:	2100      	movs	r1, #0
 80010fc:	4618      	mov	r0, r3
 80010fe:	f003 fc02 	bl	8004906 <memset>
  if(hspi->Instance==SPI5)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a39      	ldr	r2, [pc, #228]	@ (80011ec <HAL_SPI_MspInit+0x110>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d16a      	bne.n	80011e2 <HAL_SPI_MspInit+0x106>

  /* USER CODE END SPI5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 800110c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001110:	f04f 0300 	mov.w	r3, #0
 8001114:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8001118:	2300      	movs	r3, #0
 800111a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800111e:	f107 0318 	add.w	r3, r7, #24
 8001122:	4618      	mov	r0, r3
 8001124:	f001 fc46 	bl	80029b4 <HAL_RCCEx_PeriphCLKConfig>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 800112e:	f7ff ffb5 	bl	800109c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001132:	4b2f      	ldr	r3, [pc, #188]	@ (80011f0 <HAL_SPI_MspInit+0x114>)
 8001134:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001138:	4a2d      	ldr	r2, [pc, #180]	@ (80011f0 <HAL_SPI_MspInit+0x114>)
 800113a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800113e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001142:	4b2b      	ldr	r3, [pc, #172]	@ (80011f0 <HAL_SPI_MspInit+0x114>)
 8001144:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001148:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800114c:	617b      	str	r3, [r7, #20]
 800114e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOK_CLK_ENABLE();
 8001150:	4b27      	ldr	r3, [pc, #156]	@ (80011f0 <HAL_SPI_MspInit+0x114>)
 8001152:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001156:	4a26      	ldr	r2, [pc, #152]	@ (80011f0 <HAL_SPI_MspInit+0x114>)
 8001158:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800115c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001160:	4b23      	ldr	r3, [pc, #140]	@ (80011f0 <HAL_SPI_MspInit+0x114>)
 8001162:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001166:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800116a:	613b      	str	r3, [r7, #16]
 800116c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800116e:	4b20      	ldr	r3, [pc, #128]	@ (80011f0 <HAL_SPI_MspInit+0x114>)
 8001170:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001174:	4a1e      	ldr	r2, [pc, #120]	@ (80011f0 <HAL_SPI_MspInit+0x114>)
 8001176:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800117a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800117e:	4b1c      	ldr	r3, [pc, #112]	@ (80011f0 <HAL_SPI_MspInit+0x114>)
 8001180:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001184:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PK0     ------> SPI5_SCK
    PJ11     ------> SPI5_MISO
    PJ10     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GC9A01_SCK_Pin;
 800118c:	2301      	movs	r3, #1
 800118e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001192:	2302      	movs	r3, #2
 8001194:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	2300      	movs	r3, #0
 80011a0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80011a4:	2305      	movs	r3, #5
 80011a6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GC9A01_SCK_GPIO_Port, &GPIO_InitStruct);
 80011aa:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80011ae:	4619      	mov	r1, r3
 80011b0:	4810      	ldr	r0, [pc, #64]	@ (80011f4 <HAL_SPI_MspInit+0x118>)
 80011b2:	f000 fa23 	bl	80015fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GC9A01_MISO_Pin|GC9A01_MOSI_Pin;
 80011b6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80011ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011be:	2302      	movs	r3, #2
 80011c0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ca:	2300      	movs	r3, #0
 80011cc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80011d0:	2305      	movs	r3, #5
 80011d2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80011d6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80011da:	4619      	mov	r1, r3
 80011dc:	4806      	ldr	r0, [pc, #24]	@ (80011f8 <HAL_SPI_MspInit+0x11c>)
 80011de:	f000 fa0d 	bl	80015fc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 80011e2:	bf00      	nop
 80011e4:	37f8      	adds	r7, #248	@ 0xf8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40015000 	.word	0x40015000
 80011f0:	58024400 	.word	0x58024400
 80011f4:	58022800 	.word	0x58022800
 80011f8:	58022400 	.word	0x58022400

080011fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001200:	bf00      	nop
 8001202:	e7fd      	b.n	8001200 <NMI_Handler+0x4>

08001204 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001208:	bf00      	nop
 800120a:	e7fd      	b.n	8001208 <HardFault_Handler+0x4>

0800120c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <MemManage_Handler+0x4>

08001214 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001218:	bf00      	nop
 800121a:	e7fd      	b.n	8001218 <BusFault_Handler+0x4>

0800121c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001220:	bf00      	nop
 8001222:	e7fd      	b.n	8001220 <UsageFault_Handler+0x4>

08001224 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001232:	b480      	push	{r7}
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001244:	bf00      	nop
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr

0800124e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800124e:	b580      	push	{r7, lr}
 8001250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001252:	f000 f89f 	bl	8001394 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
	...

0800125c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800125c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001294 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001260:	f7ff f83a 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001264:	480c      	ldr	r0, [pc, #48]	@ (8001298 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001266:	490d      	ldr	r1, [pc, #52]	@ (800129c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001268:	4a0d      	ldr	r2, [pc, #52]	@ (80012a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800126a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800126c:	e002      	b.n	8001274 <LoopCopyDataInit>

0800126e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800126e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001270:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001272:	3304      	adds	r3, #4

08001274 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001274:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001276:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001278:	d3f9      	bcc.n	800126e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800127a:	4a0a      	ldr	r2, [pc, #40]	@ (80012a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800127c:	4c0a      	ldr	r4, [pc, #40]	@ (80012a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800127e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001280:	e001      	b.n	8001286 <LoopFillZerobss>

08001282 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001282:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001284:	3204      	adds	r2, #4

08001286 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001286:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001288:	d3fb      	bcc.n	8001282 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800128a:	f003 fb45 	bl	8004918 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800128e:	f7ff fd89 	bl	8000da4 <main>
  bx  lr
 8001292:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001294:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001298:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800129c:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80012a0:	08005700 	.word	0x08005700
  ldr r2, =_sbss
 80012a4:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80012a8:	240000c0 	.word	0x240000c0

080012ac <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012ac:	e7fe      	b.n	80012ac <ADC3_IRQHandler>
	...

080012b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b6:	2003      	movs	r0, #3
 80012b8:	f000 f96e 	bl	8001598 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80012bc:	f001 fa00 	bl	80026c0 <HAL_RCC_GetSysClockFreq>
 80012c0:	4602      	mov	r2, r0
 80012c2:	4b15      	ldr	r3, [pc, #84]	@ (8001318 <HAL_Init+0x68>)
 80012c4:	699b      	ldr	r3, [r3, #24]
 80012c6:	0a1b      	lsrs	r3, r3, #8
 80012c8:	f003 030f 	and.w	r3, r3, #15
 80012cc:	4913      	ldr	r1, [pc, #76]	@ (800131c <HAL_Init+0x6c>)
 80012ce:	5ccb      	ldrb	r3, [r1, r3]
 80012d0:	f003 031f 	and.w	r3, r3, #31
 80012d4:	fa22 f303 	lsr.w	r3, r2, r3
 80012d8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80012da:	4b0f      	ldr	r3, [pc, #60]	@ (8001318 <HAL_Init+0x68>)
 80012dc:	699b      	ldr	r3, [r3, #24]
 80012de:	f003 030f 	and.w	r3, r3, #15
 80012e2:	4a0e      	ldr	r2, [pc, #56]	@ (800131c <HAL_Init+0x6c>)
 80012e4:	5cd3      	ldrb	r3, [r2, r3]
 80012e6:	f003 031f 	and.w	r3, r3, #31
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	fa22 f303 	lsr.w	r3, r2, r3
 80012f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001320 <HAL_Init+0x70>)
 80012f2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80012f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001324 <HAL_Init+0x74>)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012fa:	2000      	movs	r0, #0
 80012fc:	f000 f814 	bl	8001328 <HAL_InitTick>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	e002      	b.n	8001310 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800130a:	f7ff fecd 	bl	80010a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800130e:	2300      	movs	r3, #0
}
 8001310:	4618      	mov	r0, r3
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	58024400 	.word	0x58024400
 800131c:	08005510 	.word	0x08005510
 8001320:	24000004 	.word	0x24000004
 8001324:	24000000 	.word	0x24000000

08001328 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001330:	4b15      	ldr	r3, [pc, #84]	@ (8001388 <HAL_InitTick+0x60>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d101      	bne.n	800133c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001338:	2301      	movs	r3, #1
 800133a:	e021      	b.n	8001380 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800133c:	4b13      	ldr	r3, [pc, #76]	@ (800138c <HAL_InitTick+0x64>)
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	4b11      	ldr	r3, [pc, #68]	@ (8001388 <HAL_InitTick+0x60>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	4619      	mov	r1, r3
 8001346:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800134a:	fbb3 f3f1 	udiv	r3, r3, r1
 800134e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001352:	4618      	mov	r0, r3
 8001354:	f000 f945 	bl	80015e2 <HAL_SYSTICK_Config>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e00e      	b.n	8001380 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2b0f      	cmp	r3, #15
 8001366:	d80a      	bhi.n	800137e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001368:	2200      	movs	r2, #0
 800136a:	6879      	ldr	r1, [r7, #4]
 800136c:	f04f 30ff 	mov.w	r0, #4294967295
 8001370:	f000 f91d 	bl	80015ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001374:	4a06      	ldr	r2, [pc, #24]	@ (8001390 <HAL_InitTick+0x68>)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800137a:	2300      	movs	r3, #0
 800137c:	e000      	b.n	8001380 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
}
 8001380:	4618      	mov	r0, r3
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	2400000c 	.word	0x2400000c
 800138c:	24000000 	.word	0x24000000
 8001390:	24000008 	.word	0x24000008

08001394 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001398:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <HAL_IncTick+0x20>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	461a      	mov	r2, r3
 800139e:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <HAL_IncTick+0x24>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4413      	add	r3, r2
 80013a4:	4a04      	ldr	r2, [pc, #16]	@ (80013b8 <HAL_IncTick+0x24>)
 80013a6:	6013      	str	r3, [r2, #0]
}
 80013a8:	bf00      	nop
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	2400000c 	.word	0x2400000c
 80013b8:	240000bc 	.word	0x240000bc

080013bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  return uwTick;
 80013c0:	4b03      	ldr	r3, [pc, #12]	@ (80013d0 <HAL_GetTick+0x14>)
 80013c2:	681b      	ldr	r3, [r3, #0]
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	240000bc 	.word	0x240000bc

080013d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013dc:	f7ff ffee 	bl	80013bc <HAL_GetTick>
 80013e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013ec:	d005      	beq.n	80013fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001418 <HAL_Delay+0x44>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	461a      	mov	r2, r3
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	4413      	add	r3, r2
 80013f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013fa:	bf00      	nop
 80013fc:	f7ff ffde 	bl	80013bc <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	429a      	cmp	r2, r3
 800140a:	d8f7      	bhi.n	80013fc <HAL_Delay+0x28>
  {
  }
}
 800140c:	bf00      	nop
 800140e:	bf00      	nop
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	2400000c 	.word	0x2400000c

0800141c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001420:	4b03      	ldr	r3, [pc, #12]	@ (8001430 <HAL_GetREVID+0x14>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	0c1b      	lsrs	r3, r3, #16
}
 8001426:	4618      	mov	r0, r3
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	5c001000 	.word	0x5c001000

08001434 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f003 0307 	and.w	r3, r3, #7
 8001442:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001444:	4b0b      	ldr	r3, [pc, #44]	@ (8001474 <__NVIC_SetPriorityGrouping+0x40>)
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800144a:	68ba      	ldr	r2, [r7, #8]
 800144c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001450:	4013      	ands	r3, r2
 8001452:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800145c:	4b06      	ldr	r3, [pc, #24]	@ (8001478 <__NVIC_SetPriorityGrouping+0x44>)
 800145e:	4313      	orrs	r3, r2
 8001460:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001462:	4a04      	ldr	r2, [pc, #16]	@ (8001474 <__NVIC_SetPriorityGrouping+0x40>)
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	60d3      	str	r3, [r2, #12]
}
 8001468:	bf00      	nop
 800146a:	3714      	adds	r7, #20
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	e000ed00 	.word	0xe000ed00
 8001478:	05fa0000 	.word	0x05fa0000

0800147c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001480:	4b04      	ldr	r3, [pc, #16]	@ (8001494 <__NVIC_GetPriorityGrouping+0x18>)
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	0a1b      	lsrs	r3, r3, #8
 8001486:	f003 0307 	and.w	r3, r3, #7
}
 800148a:	4618      	mov	r0, r3
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	e000ed00 	.word	0xe000ed00

08001498 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	6039      	str	r1, [r7, #0]
 80014a2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80014a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	db0a      	blt.n	80014c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	b2da      	uxtb	r2, r3
 80014b0:	490c      	ldr	r1, [pc, #48]	@ (80014e4 <__NVIC_SetPriority+0x4c>)
 80014b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014b6:	0112      	lsls	r2, r2, #4
 80014b8:	b2d2      	uxtb	r2, r2
 80014ba:	440b      	add	r3, r1
 80014bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014c0:	e00a      	b.n	80014d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	4908      	ldr	r1, [pc, #32]	@ (80014e8 <__NVIC_SetPriority+0x50>)
 80014c8:	88fb      	ldrh	r3, [r7, #6]
 80014ca:	f003 030f 	and.w	r3, r3, #15
 80014ce:	3b04      	subs	r3, #4
 80014d0:	0112      	lsls	r2, r2, #4
 80014d2:	b2d2      	uxtb	r2, r2
 80014d4:	440b      	add	r3, r1
 80014d6:	761a      	strb	r2, [r3, #24]
}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	e000e100 	.word	0xe000e100
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b089      	sub	sp, #36	@ 0x24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f003 0307 	and.w	r3, r3, #7
 80014fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001500:	69fb      	ldr	r3, [r7, #28]
 8001502:	f1c3 0307 	rsb	r3, r3, #7
 8001506:	2b04      	cmp	r3, #4
 8001508:	bf28      	it	cs
 800150a:	2304      	movcs	r3, #4
 800150c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	3304      	adds	r3, #4
 8001512:	2b06      	cmp	r3, #6
 8001514:	d902      	bls.n	800151c <NVIC_EncodePriority+0x30>
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	3b03      	subs	r3, #3
 800151a:	e000      	b.n	800151e <NVIC_EncodePriority+0x32>
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001520:	f04f 32ff 	mov.w	r2, #4294967295
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	fa02 f303 	lsl.w	r3, r2, r3
 800152a:	43da      	mvns	r2, r3
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	401a      	ands	r2, r3
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001534:	f04f 31ff 	mov.w	r1, #4294967295
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	fa01 f303 	lsl.w	r3, r1, r3
 800153e:	43d9      	mvns	r1, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001544:	4313      	orrs	r3, r2
         );
}
 8001546:	4618      	mov	r0, r3
 8001548:	3724      	adds	r7, #36	@ 0x24
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
	...

08001554 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	3b01      	subs	r3, #1
 8001560:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001564:	d301      	bcc.n	800156a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001566:	2301      	movs	r3, #1
 8001568:	e00f      	b.n	800158a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800156a:	4a0a      	ldr	r2, [pc, #40]	@ (8001594 <SysTick_Config+0x40>)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	3b01      	subs	r3, #1
 8001570:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001572:	210f      	movs	r1, #15
 8001574:	f04f 30ff 	mov.w	r0, #4294967295
 8001578:	f7ff ff8e 	bl	8001498 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800157c:	4b05      	ldr	r3, [pc, #20]	@ (8001594 <SysTick_Config+0x40>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001582:	4b04      	ldr	r3, [pc, #16]	@ (8001594 <SysTick_Config+0x40>)
 8001584:	2207      	movs	r2, #7
 8001586:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	e000e010 	.word	0xe000e010

08001598 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f7ff ff47 	bl	8001434 <__NVIC_SetPriorityGrouping>
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b086      	sub	sp, #24
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	4603      	mov	r3, r0
 80015b6:	60b9      	str	r1, [r7, #8]
 80015b8:	607a      	str	r2, [r7, #4]
 80015ba:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015bc:	f7ff ff5e 	bl	800147c <__NVIC_GetPriorityGrouping>
 80015c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015c2:	687a      	ldr	r2, [r7, #4]
 80015c4:	68b9      	ldr	r1, [r7, #8]
 80015c6:	6978      	ldr	r0, [r7, #20]
 80015c8:	f7ff ff90 	bl	80014ec <NVIC_EncodePriority>
 80015cc:	4602      	mov	r2, r0
 80015ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015d2:	4611      	mov	r1, r2
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff ff5f 	bl	8001498 <__NVIC_SetPriority>
}
 80015da:	bf00      	nop
 80015dc:	3718      	adds	r7, #24
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b082      	sub	sp, #8
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f7ff ffb2 	bl	8001554 <SysTick_Config>
 80015f0:	4603      	mov	r3, r0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
	...

080015fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b089      	sub	sp, #36	@ 0x24
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001606:	2300      	movs	r3, #0
 8001608:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800160a:	4b89      	ldr	r3, [pc, #548]	@ (8001830 <HAL_GPIO_Init+0x234>)
 800160c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800160e:	e194      	b.n	800193a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	2101      	movs	r1, #1
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	fa01 f303 	lsl.w	r3, r1, r3
 800161c:	4013      	ands	r3, r2
 800161e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	2b00      	cmp	r3, #0
 8001624:	f000 8186 	beq.w	8001934 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f003 0303 	and.w	r3, r3, #3
 8001630:	2b01      	cmp	r3, #1
 8001632:	d005      	beq.n	8001640 <HAL_GPIO_Init+0x44>
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f003 0303 	and.w	r3, r3, #3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d130      	bne.n	80016a2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	2203      	movs	r2, #3
 800164c:	fa02 f303 	lsl.w	r3, r2, r3
 8001650:	43db      	mvns	r3, r3
 8001652:	69ba      	ldr	r2, [r7, #24]
 8001654:	4013      	ands	r3, r2
 8001656:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	68da      	ldr	r2, [r3, #12]
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	005b      	lsls	r3, r3, #1
 8001660:	fa02 f303 	lsl.w	r3, r2, r3
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	4313      	orrs	r3, r2
 8001668:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	69ba      	ldr	r2, [r7, #24]
 800166e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001676:	2201      	movs	r2, #1
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	fa02 f303 	lsl.w	r3, r2, r3
 800167e:	43db      	mvns	r3, r3
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	4013      	ands	r3, r2
 8001684:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	091b      	lsrs	r3, r3, #4
 800168c:	f003 0201 	and.w	r2, r3, #1
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	fa02 f303 	lsl.w	r3, r2, r3
 8001696:	69ba      	ldr	r2, [r7, #24]
 8001698:	4313      	orrs	r3, r2
 800169a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	69ba      	ldr	r2, [r7, #24]
 80016a0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f003 0303 	and.w	r3, r3, #3
 80016aa:	2b03      	cmp	r3, #3
 80016ac:	d017      	beq.n	80016de <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	68db      	ldr	r3, [r3, #12]
 80016b2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	2203      	movs	r2, #3
 80016ba:	fa02 f303 	lsl.w	r3, r2, r3
 80016be:	43db      	mvns	r3, r3
 80016c0:	69ba      	ldr	r2, [r7, #24]
 80016c2:	4013      	ands	r3, r2
 80016c4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	689a      	ldr	r2, [r3, #8]
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	fa02 f303 	lsl.w	r3, r2, r3
 80016d2:	69ba      	ldr	r2, [r7, #24]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	69ba      	ldr	r2, [r7, #24]
 80016dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f003 0303 	and.w	r3, r3, #3
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d123      	bne.n	8001732 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	08da      	lsrs	r2, r3, #3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	3208      	adds	r2, #8
 80016f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	f003 0307 	and.w	r3, r3, #7
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	220f      	movs	r2, #15
 8001702:	fa02 f303 	lsl.w	r3, r2, r3
 8001706:	43db      	mvns	r3, r3
 8001708:	69ba      	ldr	r2, [r7, #24]
 800170a:	4013      	ands	r3, r2
 800170c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	691a      	ldr	r2, [r3, #16]
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	f003 0307 	and.w	r3, r3, #7
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	fa02 f303 	lsl.w	r3, r2, r3
 800171e:	69ba      	ldr	r2, [r7, #24]
 8001720:	4313      	orrs	r3, r2
 8001722:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	08da      	lsrs	r2, r3, #3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	3208      	adds	r2, #8
 800172c:	69b9      	ldr	r1, [r7, #24]
 800172e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	2203      	movs	r2, #3
 800173e:	fa02 f303 	lsl.w	r3, r2, r3
 8001742:	43db      	mvns	r3, r3
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	4013      	ands	r3, r2
 8001748:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	f003 0203 	and.w	r2, r3, #3
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	69ba      	ldr	r2, [r7, #24]
 800175c:	4313      	orrs	r3, r2
 800175e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	69ba      	ldr	r2, [r7, #24]
 8001764:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800176e:	2b00      	cmp	r3, #0
 8001770:	f000 80e0 	beq.w	8001934 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001774:	4b2f      	ldr	r3, [pc, #188]	@ (8001834 <HAL_GPIO_Init+0x238>)
 8001776:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800177a:	4a2e      	ldr	r2, [pc, #184]	@ (8001834 <HAL_GPIO_Init+0x238>)
 800177c:	f043 0302 	orr.w	r3, r3, #2
 8001780:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001784:	4b2b      	ldr	r3, [pc, #172]	@ (8001834 <HAL_GPIO_Init+0x238>)
 8001786:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800178a:	f003 0302 	and.w	r3, r3, #2
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001792:	4a29      	ldr	r2, [pc, #164]	@ (8001838 <HAL_GPIO_Init+0x23c>)
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	089b      	lsrs	r3, r3, #2
 8001798:	3302      	adds	r3, #2
 800179a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800179e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	f003 0303 	and.w	r3, r3, #3
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	220f      	movs	r2, #15
 80017aa:	fa02 f303 	lsl.w	r3, r2, r3
 80017ae:	43db      	mvns	r3, r3
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	4013      	ands	r3, r2
 80017b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a20      	ldr	r2, [pc, #128]	@ (800183c <HAL_GPIO_Init+0x240>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d052      	beq.n	8001864 <HAL_GPIO_Init+0x268>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a1f      	ldr	r2, [pc, #124]	@ (8001840 <HAL_GPIO_Init+0x244>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d031      	beq.n	800182a <HAL_GPIO_Init+0x22e>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a1e      	ldr	r2, [pc, #120]	@ (8001844 <HAL_GPIO_Init+0x248>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d02b      	beq.n	8001826 <HAL_GPIO_Init+0x22a>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001848 <HAL_GPIO_Init+0x24c>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d025      	beq.n	8001822 <HAL_GPIO_Init+0x226>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a1c      	ldr	r2, [pc, #112]	@ (800184c <HAL_GPIO_Init+0x250>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d01f      	beq.n	800181e <HAL_GPIO_Init+0x222>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001850 <HAL_GPIO_Init+0x254>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d019      	beq.n	800181a <HAL_GPIO_Init+0x21e>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4a1a      	ldr	r2, [pc, #104]	@ (8001854 <HAL_GPIO_Init+0x258>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d013      	beq.n	8001816 <HAL_GPIO_Init+0x21a>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a19      	ldr	r2, [pc, #100]	@ (8001858 <HAL_GPIO_Init+0x25c>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d00d      	beq.n	8001812 <HAL_GPIO_Init+0x216>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a18      	ldr	r2, [pc, #96]	@ (800185c <HAL_GPIO_Init+0x260>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d007      	beq.n	800180e <HAL_GPIO_Init+0x212>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a17      	ldr	r2, [pc, #92]	@ (8001860 <HAL_GPIO_Init+0x264>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d101      	bne.n	800180a <HAL_GPIO_Init+0x20e>
 8001806:	2309      	movs	r3, #9
 8001808:	e02d      	b.n	8001866 <HAL_GPIO_Init+0x26a>
 800180a:	230a      	movs	r3, #10
 800180c:	e02b      	b.n	8001866 <HAL_GPIO_Init+0x26a>
 800180e:	2308      	movs	r3, #8
 8001810:	e029      	b.n	8001866 <HAL_GPIO_Init+0x26a>
 8001812:	2307      	movs	r3, #7
 8001814:	e027      	b.n	8001866 <HAL_GPIO_Init+0x26a>
 8001816:	2306      	movs	r3, #6
 8001818:	e025      	b.n	8001866 <HAL_GPIO_Init+0x26a>
 800181a:	2305      	movs	r3, #5
 800181c:	e023      	b.n	8001866 <HAL_GPIO_Init+0x26a>
 800181e:	2304      	movs	r3, #4
 8001820:	e021      	b.n	8001866 <HAL_GPIO_Init+0x26a>
 8001822:	2303      	movs	r3, #3
 8001824:	e01f      	b.n	8001866 <HAL_GPIO_Init+0x26a>
 8001826:	2302      	movs	r3, #2
 8001828:	e01d      	b.n	8001866 <HAL_GPIO_Init+0x26a>
 800182a:	2301      	movs	r3, #1
 800182c:	e01b      	b.n	8001866 <HAL_GPIO_Init+0x26a>
 800182e:	bf00      	nop
 8001830:	58000080 	.word	0x58000080
 8001834:	58024400 	.word	0x58024400
 8001838:	58000400 	.word	0x58000400
 800183c:	58020000 	.word	0x58020000
 8001840:	58020400 	.word	0x58020400
 8001844:	58020800 	.word	0x58020800
 8001848:	58020c00 	.word	0x58020c00
 800184c:	58021000 	.word	0x58021000
 8001850:	58021400 	.word	0x58021400
 8001854:	58021800 	.word	0x58021800
 8001858:	58021c00 	.word	0x58021c00
 800185c:	58022000 	.word	0x58022000
 8001860:	58022400 	.word	0x58022400
 8001864:	2300      	movs	r3, #0
 8001866:	69fa      	ldr	r2, [r7, #28]
 8001868:	f002 0203 	and.w	r2, r2, #3
 800186c:	0092      	lsls	r2, r2, #2
 800186e:	4093      	lsls	r3, r2
 8001870:	69ba      	ldr	r2, [r7, #24]
 8001872:	4313      	orrs	r3, r2
 8001874:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001876:	4938      	ldr	r1, [pc, #224]	@ (8001958 <HAL_GPIO_Init+0x35c>)
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	089b      	lsrs	r3, r3, #2
 800187c:	3302      	adds	r3, #2
 800187e:	69ba      	ldr	r2, [r7, #24]
 8001880:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001884:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	43db      	mvns	r3, r3
 8001890:	69ba      	ldr	r2, [r7, #24]
 8001892:	4013      	ands	r3, r2
 8001894:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d003      	beq.n	80018aa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80018aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80018ae:	69bb      	ldr	r3, [r7, #24]
 80018b0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80018b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	43db      	mvns	r3, r3
 80018be:	69ba      	ldr	r2, [r7, #24]
 80018c0:	4013      	ands	r3, r2
 80018c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d003      	beq.n	80018d8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80018d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	43db      	mvns	r3, r3
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	4013      	ands	r3, r2
 80018ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d003      	beq.n	8001904 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	4313      	orrs	r3, r2
 8001902:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	43db      	mvns	r3, r3
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4013      	ands	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d003      	beq.n	800192e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	4313      	orrs	r3, r2
 800192c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	3301      	adds	r3, #1
 8001938:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	fa22 f303 	lsr.w	r3, r2, r3
 8001944:	2b00      	cmp	r3, #0
 8001946:	f47f ae63 	bne.w	8001610 <HAL_GPIO_Init+0x14>
  }
}
 800194a:	bf00      	nop
 800194c:	bf00      	nop
 800194e:	3724      	adds	r7, #36	@ 0x24
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr
 8001958:	58000400 	.word	0x58000400

0800195c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	460b      	mov	r3, r1
 8001966:	807b      	strh	r3, [r7, #2]
 8001968:	4613      	mov	r3, r2
 800196a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800196c:	787b      	ldrb	r3, [r7, #1]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d003      	beq.n	800197a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001972:	887a      	ldrh	r2, [r7, #2]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001978:	e003      	b.n	8001982 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800197a:	887b      	ldrh	r3, [r7, #2]
 800197c:	041a      	lsls	r2, r3, #16
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	619a      	str	r2, [r3, #24]
}
 8001982:	bf00      	nop
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
	...

08001990 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001998:	4a08      	ldr	r2, [pc, #32]	@ (80019bc <HAL_HSEM_FastTake+0x2c>)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	3320      	adds	r3, #32
 800199e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019a2:	4a07      	ldr	r2, [pc, #28]	@ (80019c0 <HAL_HSEM_FastTake+0x30>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d101      	bne.n	80019ac <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80019a8:	2300      	movs	r3, #0
 80019aa:	e000      	b.n	80019ae <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	58026400 	.word	0x58026400
 80019c0:	80000300 	.word	0x80000300

080019c4 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80019ce:	4906      	ldr	r1, [pc, #24]	@ (80019e8 <HAL_HSEM_Release+0x24>)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80019dc:	bf00      	nop
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	58026400 	.word	0x58026400

080019ec <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80019f4:	4b29      	ldr	r3, [pc, #164]	@ (8001a9c <HAL_PWREx_ConfigSupply+0xb0>)
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	f003 0307 	and.w	r3, r3, #7
 80019fc:	2b06      	cmp	r3, #6
 80019fe:	d00a      	beq.n	8001a16 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001a00:	4b26      	ldr	r3, [pc, #152]	@ (8001a9c <HAL_PWREx_ConfigSupply+0xb0>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d001      	beq.n	8001a12 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e040      	b.n	8001a94 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001a12:	2300      	movs	r3, #0
 8001a14:	e03e      	b.n	8001a94 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001a16:	4b21      	ldr	r3, [pc, #132]	@ (8001a9c <HAL_PWREx_ConfigSupply+0xb0>)
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8001a1e:	491f      	ldr	r1, [pc, #124]	@ (8001a9c <HAL_PWREx_ConfigSupply+0xb0>)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	4313      	orrs	r3, r2
 8001a24:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001a26:	f7ff fcc9 	bl	80013bc <HAL_GetTick>
 8001a2a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001a2c:	e009      	b.n	8001a42 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001a2e:	f7ff fcc5 	bl	80013bc <HAL_GetTick>
 8001a32:	4602      	mov	r2, r0
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001a3c:	d901      	bls.n	8001a42 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e028      	b.n	8001a94 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001a42:	4b16      	ldr	r3, [pc, #88]	@ (8001a9c <HAL_PWREx_ConfigSupply+0xb0>)
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a4e:	d1ee      	bne.n	8001a2e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2b1e      	cmp	r3, #30
 8001a54:	d008      	beq.n	8001a68 <HAL_PWREx_ConfigSupply+0x7c>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2b2e      	cmp	r3, #46	@ 0x2e
 8001a5a:	d005      	beq.n	8001a68 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2b1d      	cmp	r3, #29
 8001a60:	d002      	beq.n	8001a68 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2b2d      	cmp	r3, #45	@ 0x2d
 8001a66:	d114      	bne.n	8001a92 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001a68:	f7ff fca8 	bl	80013bc <HAL_GetTick>
 8001a6c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001a6e:	e009      	b.n	8001a84 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001a70:	f7ff fca4 	bl	80013bc <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001a7e:	d901      	bls.n	8001a84 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e007      	b.n	8001a94 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001a84:	4b05      	ldr	r3, [pc, #20]	@ (8001a9c <HAL_PWREx_ConfigSupply+0xb0>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a90:	d1ee      	bne.n	8001a70 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001a92:	2300      	movs	r3, #0
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	58024800 	.word	0x58024800

08001aa0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08c      	sub	sp, #48	@ 0x30
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d102      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	f000 bc48 	b.w	8002344 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 0301 	and.w	r3, r3, #1
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	f000 8088 	beq.w	8001bd2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ac2:	4b99      	ldr	r3, [pc, #612]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001ac4:	691b      	ldr	r3, [r3, #16]
 8001ac6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001acc:	4b96      	ldr	r3, [pc, #600]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ad4:	2b10      	cmp	r3, #16
 8001ad6:	d007      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x48>
 8001ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ada:	2b18      	cmp	r3, #24
 8001adc:	d111      	bne.n	8001b02 <HAL_RCC_OscConfig+0x62>
 8001ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ae0:	f003 0303 	and.w	r3, r3, #3
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d10c      	bne.n	8001b02 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae8:	4b8f      	ldr	r3, [pc, #572]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d06d      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x130>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d169      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	f000 bc21 	b.w	8002344 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b0a:	d106      	bne.n	8001b1a <HAL_RCC_OscConfig+0x7a>
 8001b0c:	4b86      	ldr	r3, [pc, #536]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a85      	ldr	r2, [pc, #532]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001b12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b16:	6013      	str	r3, [r2, #0]
 8001b18:	e02e      	b.n	8001b78 <HAL_RCC_OscConfig+0xd8>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d10c      	bne.n	8001b3c <HAL_RCC_OscConfig+0x9c>
 8001b22:	4b81      	ldr	r3, [pc, #516]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a80      	ldr	r2, [pc, #512]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001b28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b2c:	6013      	str	r3, [r2, #0]
 8001b2e:	4b7e      	ldr	r3, [pc, #504]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a7d      	ldr	r2, [pc, #500]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001b34:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b38:	6013      	str	r3, [r2, #0]
 8001b3a:	e01d      	b.n	8001b78 <HAL_RCC_OscConfig+0xd8>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b44:	d10c      	bne.n	8001b60 <HAL_RCC_OscConfig+0xc0>
 8001b46:	4b78      	ldr	r3, [pc, #480]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a77      	ldr	r2, [pc, #476]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001b4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b50:	6013      	str	r3, [r2, #0]
 8001b52:	4b75      	ldr	r3, [pc, #468]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a74      	ldr	r2, [pc, #464]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001b58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b5c:	6013      	str	r3, [r2, #0]
 8001b5e:	e00b      	b.n	8001b78 <HAL_RCC_OscConfig+0xd8>
 8001b60:	4b71      	ldr	r3, [pc, #452]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a70      	ldr	r2, [pc, #448]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001b66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b6a:	6013      	str	r3, [r2, #0]
 8001b6c:	4b6e      	ldr	r3, [pc, #440]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a6d      	ldr	r2, [pc, #436]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001b72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d013      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b80:	f7ff fc1c 	bl	80013bc <HAL_GetTick>
 8001b84:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b88:	f7ff fc18 	bl	80013bc <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b64      	cmp	r3, #100	@ 0x64
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e3d4      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b9a:	4b63      	ldr	r3, [pc, #396]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d0f0      	beq.n	8001b88 <HAL_RCC_OscConfig+0xe8>
 8001ba6:	e014      	b.n	8001bd2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba8:	f7ff fc08 	bl	80013bc <HAL_GetTick>
 8001bac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001bae:	e008      	b.n	8001bc2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bb0:	f7ff fc04 	bl	80013bc <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	2b64      	cmp	r3, #100	@ 0x64
 8001bbc:	d901      	bls.n	8001bc2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e3c0      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001bc2:	4b59      	ldr	r3, [pc, #356]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d1f0      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x110>
 8001bce:	e000      	b.n	8001bd2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0302 	and.w	r3, r3, #2
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f000 80ca 	beq.w	8001d74 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001be0:	4b51      	ldr	r3, [pc, #324]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001be2:	691b      	ldr	r3, [r3, #16]
 8001be4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001be8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001bea:	4b4f      	ldr	r3, [pc, #316]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bee:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001bf0:	6a3b      	ldr	r3, [r7, #32]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d007      	beq.n	8001c06 <HAL_RCC_OscConfig+0x166>
 8001bf6:	6a3b      	ldr	r3, [r7, #32]
 8001bf8:	2b18      	cmp	r3, #24
 8001bfa:	d156      	bne.n	8001caa <HAL_RCC_OscConfig+0x20a>
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	f003 0303 	and.w	r3, r3, #3
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d151      	bne.n	8001caa <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c06:	4b48      	ldr	r3, [pc, #288]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0304 	and.w	r3, r3, #4
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d005      	beq.n	8001c1e <HAL_RCC_OscConfig+0x17e>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	68db      	ldr	r3, [r3, #12]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d101      	bne.n	8001c1e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e392      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001c1e:	4b42      	ldr	r3, [pc, #264]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f023 0219 	bic.w	r2, r3, #25
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	68db      	ldr	r3, [r3, #12]
 8001c2a:	493f      	ldr	r1, [pc, #252]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c30:	f7ff fbc4 	bl	80013bc <HAL_GetTick>
 8001c34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c36:	e008      	b.n	8001c4a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c38:	f7ff fbc0 	bl	80013bc <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e37c      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c4a:	4b37      	ldr	r3, [pc, #220]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0304 	and.w	r3, r3, #4
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d0f0      	beq.n	8001c38 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c56:	f7ff fbe1 	bl	800141c <HAL_GetREVID>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d817      	bhi.n	8001c94 <HAL_RCC_OscConfig+0x1f4>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	691b      	ldr	r3, [r3, #16]
 8001c68:	2b40      	cmp	r3, #64	@ 0x40
 8001c6a:	d108      	bne.n	8001c7e <HAL_RCC_OscConfig+0x1de>
 8001c6c:	4b2e      	ldr	r3, [pc, #184]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001c74:	4a2c      	ldr	r2, [pc, #176]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001c76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c7a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c7c:	e07a      	b.n	8001d74 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c7e:	4b2a      	ldr	r3, [pc, #168]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	691b      	ldr	r3, [r3, #16]
 8001c8a:	031b      	lsls	r3, r3, #12
 8001c8c:	4926      	ldr	r1, [pc, #152]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c92:	e06f      	b.n	8001d74 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c94:	4b24      	ldr	r3, [pc, #144]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	691b      	ldr	r3, [r3, #16]
 8001ca0:	061b      	lsls	r3, r3, #24
 8001ca2:	4921      	ldr	r1, [pc, #132]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ca8:	e064      	b.n	8001d74 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d047      	beq.n	8001d42 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001cb2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f023 0219 	bic.w	r2, r3, #25
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	68db      	ldr	r3, [r3, #12]
 8001cbe:	491a      	ldr	r1, [pc, #104]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc4:	f7ff fb7a 	bl	80013bc <HAL_GetTick>
 8001cc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cca:	e008      	b.n	8001cde <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ccc:	f7ff fb76 	bl	80013bc <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d901      	bls.n	8001cde <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e332      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cde:	4b12      	ldr	r3, [pc, #72]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0304 	and.w	r3, r3, #4
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d0f0      	beq.n	8001ccc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cea:	f7ff fb97 	bl	800141c <HAL_GetREVID>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d819      	bhi.n	8001d2c <HAL_RCC_OscConfig+0x28c>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	691b      	ldr	r3, [r3, #16]
 8001cfc:	2b40      	cmp	r3, #64	@ 0x40
 8001cfe:	d108      	bne.n	8001d12 <HAL_RCC_OscConfig+0x272>
 8001d00:	4b09      	ldr	r3, [pc, #36]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001d08:	4a07      	ldr	r2, [pc, #28]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001d0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d0e:	6053      	str	r3, [r2, #4]
 8001d10:	e030      	b.n	8001d74 <HAL_RCC_OscConfig+0x2d4>
 8001d12:	4b05      	ldr	r3, [pc, #20]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	691b      	ldr	r3, [r3, #16]
 8001d1e:	031b      	lsls	r3, r3, #12
 8001d20:	4901      	ldr	r1, [pc, #4]	@ (8001d28 <HAL_RCC_OscConfig+0x288>)
 8001d22:	4313      	orrs	r3, r2
 8001d24:	604b      	str	r3, [r1, #4]
 8001d26:	e025      	b.n	8001d74 <HAL_RCC_OscConfig+0x2d4>
 8001d28:	58024400 	.word	0x58024400
 8001d2c:	4b9a      	ldr	r3, [pc, #616]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	691b      	ldr	r3, [r3, #16]
 8001d38:	061b      	lsls	r3, r3, #24
 8001d3a:	4997      	ldr	r1, [pc, #604]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	604b      	str	r3, [r1, #4]
 8001d40:	e018      	b.n	8001d74 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d42:	4b95      	ldr	r3, [pc, #596]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a94      	ldr	r2, [pc, #592]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001d48:	f023 0301 	bic.w	r3, r3, #1
 8001d4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d4e:	f7ff fb35 	bl	80013bc <HAL_GetTick>
 8001d52:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d54:	e008      	b.n	8001d68 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d56:	f7ff fb31 	bl	80013bc <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d901      	bls.n	8001d68 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e2ed      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d68:	4b8b      	ldr	r3, [pc, #556]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0304 	and.w	r3, r3, #4
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d1f0      	bne.n	8001d56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0310 	and.w	r3, r3, #16
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	f000 80a9 	beq.w	8001ed4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d82:	4b85      	ldr	r3, [pc, #532]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001d84:	691b      	ldr	r3, [r3, #16]
 8001d86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d8a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001d8c:	4b82      	ldr	r3, [pc, #520]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d90:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	2b08      	cmp	r3, #8
 8001d96:	d007      	beq.n	8001da8 <HAL_RCC_OscConfig+0x308>
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	2b18      	cmp	r3, #24
 8001d9c:	d13a      	bne.n	8001e14 <HAL_RCC_OscConfig+0x374>
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	f003 0303 	and.w	r3, r3, #3
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d135      	bne.n	8001e14 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001da8:	4b7b      	ldr	r3, [pc, #492]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d005      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x320>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	69db      	ldr	r3, [r3, #28]
 8001db8:	2b80      	cmp	r3, #128	@ 0x80
 8001dba:	d001      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e2c1      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001dc0:	f7ff fb2c 	bl	800141c <HAL_GetREVID>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d817      	bhi.n	8001dfe <HAL_RCC_OscConfig+0x35e>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6a1b      	ldr	r3, [r3, #32]
 8001dd2:	2b20      	cmp	r3, #32
 8001dd4:	d108      	bne.n	8001de8 <HAL_RCC_OscConfig+0x348>
 8001dd6:	4b70      	ldr	r3, [pc, #448]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001dde:	4a6e      	ldr	r2, [pc, #440]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001de0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001de4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001de6:	e075      	b.n	8001ed4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001de8:	4b6b      	ldr	r3, [pc, #428]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6a1b      	ldr	r3, [r3, #32]
 8001df4:	069b      	lsls	r3, r3, #26
 8001df6:	4968      	ldr	r1, [pc, #416]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001dfc:	e06a      	b.n	8001ed4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001dfe:	4b66      	ldr	r3, [pc, #408]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6a1b      	ldr	r3, [r3, #32]
 8001e0a:	061b      	lsls	r3, r3, #24
 8001e0c:	4962      	ldr	r1, [pc, #392]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001e12:	e05f      	b.n	8001ed4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	69db      	ldr	r3, [r3, #28]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d042      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001e1c:	4b5e      	ldr	r3, [pc, #376]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a5d      	ldr	r2, [pc, #372]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001e22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e28:	f7ff fac8 	bl	80013bc <HAL_GetTick>
 8001e2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001e2e:	e008      	b.n	8001e42 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001e30:	f7ff fac4 	bl	80013bc <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e280      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001e42:	4b55      	ldr	r3, [pc, #340]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d0f0      	beq.n	8001e30 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001e4e:	f7ff fae5 	bl	800141c <HAL_GetREVID>
 8001e52:	4603      	mov	r3, r0
 8001e54:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d817      	bhi.n	8001e8c <HAL_RCC_OscConfig+0x3ec>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6a1b      	ldr	r3, [r3, #32]
 8001e60:	2b20      	cmp	r3, #32
 8001e62:	d108      	bne.n	8001e76 <HAL_RCC_OscConfig+0x3d6>
 8001e64:	4b4c      	ldr	r3, [pc, #304]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001e6c:	4a4a      	ldr	r2, [pc, #296]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001e6e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001e72:	6053      	str	r3, [r2, #4]
 8001e74:	e02e      	b.n	8001ed4 <HAL_RCC_OscConfig+0x434>
 8001e76:	4b48      	ldr	r3, [pc, #288]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a1b      	ldr	r3, [r3, #32]
 8001e82:	069b      	lsls	r3, r3, #26
 8001e84:	4944      	ldr	r1, [pc, #272]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	604b      	str	r3, [r1, #4]
 8001e8a:	e023      	b.n	8001ed4 <HAL_RCC_OscConfig+0x434>
 8001e8c:	4b42      	ldr	r3, [pc, #264]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a1b      	ldr	r3, [r3, #32]
 8001e98:	061b      	lsls	r3, r3, #24
 8001e9a:	493f      	ldr	r1, [pc, #252]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	60cb      	str	r3, [r1, #12]
 8001ea0:	e018      	b.n	8001ed4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001ea2:	4b3d      	ldr	r3, [pc, #244]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a3c      	ldr	r2, [pc, #240]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001ea8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001eac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eae:	f7ff fa85 	bl	80013bc <HAL_GetTick>
 8001eb2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001eb4:	e008      	b.n	8001ec8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001eb6:	f7ff fa81 	bl	80013bc <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d901      	bls.n	8001ec8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e23d      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001ec8:	4b33      	ldr	r3, [pc, #204]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d1f0      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0308 	and.w	r3, r3, #8
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d036      	beq.n	8001f4e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	695b      	ldr	r3, [r3, #20]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d019      	beq.n	8001f1c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ee8:	4b2b      	ldr	r3, [pc, #172]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001eea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001eec:	4a2a      	ldr	r2, [pc, #168]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001eee:	f043 0301 	orr.w	r3, r3, #1
 8001ef2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ef4:	f7ff fa62 	bl	80013bc <HAL_GetTick>
 8001ef8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001efc:	f7ff fa5e 	bl	80013bc <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e21a      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f0e:	4b22      	ldr	r3, [pc, #136]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001f10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d0f0      	beq.n	8001efc <HAL_RCC_OscConfig+0x45c>
 8001f1a:	e018      	b.n	8001f4e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001f1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f20:	4a1d      	ldr	r2, [pc, #116]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001f22:	f023 0301 	bic.w	r3, r3, #1
 8001f26:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f28:	f7ff fa48 	bl	80013bc <HAL_GetTick>
 8001f2c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f2e:	e008      	b.n	8001f42 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f30:	f7ff fa44 	bl	80013bc <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d901      	bls.n	8001f42 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e200      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f42:	4b15      	ldr	r3, [pc, #84]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001f44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f46:	f003 0302 	and.w	r3, r3, #2
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d1f0      	bne.n	8001f30 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0320 	and.w	r3, r3, #32
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d039      	beq.n	8001fce <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	699b      	ldr	r3, [r3, #24]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d01c      	beq.n	8001f9c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001f62:	4b0d      	ldr	r3, [pc, #52]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a0c      	ldr	r2, [pc, #48]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001f68:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f6c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001f6e:	f7ff fa25 	bl	80013bc <HAL_GetTick>
 8001f72:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001f74:	e008      	b.n	8001f88 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f76:	f7ff fa21 	bl	80013bc <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d901      	bls.n	8001f88 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e1dd      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001f88:	4b03      	ldr	r3, [pc, #12]	@ (8001f98 <HAL_RCC_OscConfig+0x4f8>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d0f0      	beq.n	8001f76 <HAL_RCC_OscConfig+0x4d6>
 8001f94:	e01b      	b.n	8001fce <HAL_RCC_OscConfig+0x52e>
 8001f96:	bf00      	nop
 8001f98:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001f9c:	4b9b      	ldr	r3, [pc, #620]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a9a      	ldr	r2, [pc, #616]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8001fa2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001fa6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001fa8:	f7ff fa08 	bl	80013bc <HAL_GetTick>
 8001fac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001fae:	e008      	b.n	8001fc2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fb0:	f7ff fa04 	bl	80013bc <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d901      	bls.n	8001fc2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e1c0      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001fc2:	4b92      	ldr	r3, [pc, #584]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d1f0      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0304 	and.w	r3, r3, #4
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	f000 8081 	beq.w	80020de <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001fdc:	4b8c      	ldr	r3, [pc, #560]	@ (8002210 <HAL_RCC_OscConfig+0x770>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a8b      	ldr	r2, [pc, #556]	@ (8002210 <HAL_RCC_OscConfig+0x770>)
 8001fe2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fe6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001fe8:	f7ff f9e8 	bl	80013bc <HAL_GetTick>
 8001fec:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ff0:	f7ff f9e4 	bl	80013bc <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b64      	cmp	r3, #100	@ 0x64
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e1a0      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002002:	4b83      	ldr	r3, [pc, #524]	@ (8002210 <HAL_RCC_OscConfig+0x770>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800200a:	2b00      	cmp	r3, #0
 800200c:	d0f0      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	2b01      	cmp	r3, #1
 8002014:	d106      	bne.n	8002024 <HAL_RCC_OscConfig+0x584>
 8002016:	4b7d      	ldr	r3, [pc, #500]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8002018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800201a:	4a7c      	ldr	r2, [pc, #496]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 800201c:	f043 0301 	orr.w	r3, r3, #1
 8002020:	6713      	str	r3, [r2, #112]	@ 0x70
 8002022:	e02d      	b.n	8002080 <HAL_RCC_OscConfig+0x5e0>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d10c      	bne.n	8002046 <HAL_RCC_OscConfig+0x5a6>
 800202c:	4b77      	ldr	r3, [pc, #476]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 800202e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002030:	4a76      	ldr	r2, [pc, #472]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8002032:	f023 0301 	bic.w	r3, r3, #1
 8002036:	6713      	str	r3, [r2, #112]	@ 0x70
 8002038:	4b74      	ldr	r3, [pc, #464]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 800203a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800203c:	4a73      	ldr	r2, [pc, #460]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 800203e:	f023 0304 	bic.w	r3, r3, #4
 8002042:	6713      	str	r3, [r2, #112]	@ 0x70
 8002044:	e01c      	b.n	8002080 <HAL_RCC_OscConfig+0x5e0>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	2b05      	cmp	r3, #5
 800204c:	d10c      	bne.n	8002068 <HAL_RCC_OscConfig+0x5c8>
 800204e:	4b6f      	ldr	r3, [pc, #444]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8002050:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002052:	4a6e      	ldr	r2, [pc, #440]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8002054:	f043 0304 	orr.w	r3, r3, #4
 8002058:	6713      	str	r3, [r2, #112]	@ 0x70
 800205a:	4b6c      	ldr	r3, [pc, #432]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 800205c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800205e:	4a6b      	ldr	r2, [pc, #428]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8002060:	f043 0301 	orr.w	r3, r3, #1
 8002064:	6713      	str	r3, [r2, #112]	@ 0x70
 8002066:	e00b      	b.n	8002080 <HAL_RCC_OscConfig+0x5e0>
 8002068:	4b68      	ldr	r3, [pc, #416]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 800206a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800206c:	4a67      	ldr	r2, [pc, #412]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 800206e:	f023 0301 	bic.w	r3, r3, #1
 8002072:	6713      	str	r3, [r2, #112]	@ 0x70
 8002074:	4b65      	ldr	r3, [pc, #404]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8002076:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002078:	4a64      	ldr	r2, [pc, #400]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 800207a:	f023 0304 	bic.w	r3, r3, #4
 800207e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d015      	beq.n	80020b4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002088:	f7ff f998 	bl	80013bc <HAL_GetTick>
 800208c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800208e:	e00a      	b.n	80020a6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002090:	f7ff f994 	bl	80013bc <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800209e:	4293      	cmp	r3, r2
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e14e      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80020a6:	4b59      	ldr	r3, [pc, #356]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80020a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020aa:	f003 0302 	and.w	r3, r3, #2
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d0ee      	beq.n	8002090 <HAL_RCC_OscConfig+0x5f0>
 80020b2:	e014      	b.n	80020de <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020b4:	f7ff f982 	bl	80013bc <HAL_GetTick>
 80020b8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80020ba:	e00a      	b.n	80020d2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020bc:	f7ff f97e 	bl	80013bc <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d901      	bls.n	80020d2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e138      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80020d2:	4b4e      	ldr	r3, [pc, #312]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80020d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d1ee      	bne.n	80020bc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	f000 812d 	beq.w	8002342 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80020e8:	4b48      	ldr	r3, [pc, #288]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80020ea:	691b      	ldr	r3, [r3, #16]
 80020ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80020f0:	2b18      	cmp	r3, #24
 80020f2:	f000 80bd 	beq.w	8002270 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	f040 809e 	bne.w	800223c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002100:	4b42      	ldr	r3, [pc, #264]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a41      	ldr	r2, [pc, #260]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8002106:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800210a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800210c:	f7ff f956 	bl	80013bc <HAL_GetTick>
 8002110:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002112:	e008      	b.n	8002126 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002114:	f7ff f952 	bl	80013bc <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b02      	cmp	r3, #2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e10e      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002126:	4b39      	ldr	r3, [pc, #228]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d1f0      	bne.n	8002114 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002132:	4b36      	ldr	r3, [pc, #216]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8002134:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002136:	4b37      	ldr	r3, [pc, #220]	@ (8002214 <HAL_RCC_OscConfig+0x774>)
 8002138:	4013      	ands	r3, r2
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002142:	0112      	lsls	r2, r2, #4
 8002144:	430a      	orrs	r2, r1
 8002146:	4931      	ldr	r1, [pc, #196]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8002148:	4313      	orrs	r3, r2
 800214a:	628b      	str	r3, [r1, #40]	@ 0x28
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002150:	3b01      	subs	r3, #1
 8002152:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800215a:	3b01      	subs	r3, #1
 800215c:	025b      	lsls	r3, r3, #9
 800215e:	b29b      	uxth	r3, r3
 8002160:	431a      	orrs	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002166:	3b01      	subs	r3, #1
 8002168:	041b      	lsls	r3, r3, #16
 800216a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800216e:	431a      	orrs	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002174:	3b01      	subs	r3, #1
 8002176:	061b      	lsls	r3, r3, #24
 8002178:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800217c:	4923      	ldr	r1, [pc, #140]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 800217e:	4313      	orrs	r3, r2
 8002180:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002182:	4b22      	ldr	r3, [pc, #136]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8002184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002186:	4a21      	ldr	r2, [pc, #132]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8002188:	f023 0301 	bic.w	r3, r3, #1
 800218c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800218e:	4b1f      	ldr	r3, [pc, #124]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 8002190:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002192:	4b21      	ldr	r3, [pc, #132]	@ (8002218 <HAL_RCC_OscConfig+0x778>)
 8002194:	4013      	ands	r3, r2
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800219a:	00d2      	lsls	r2, r2, #3
 800219c:	491b      	ldr	r1, [pc, #108]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80021a2:	4b1a      	ldr	r3, [pc, #104]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80021a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a6:	f023 020c 	bic.w	r2, r3, #12
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ae:	4917      	ldr	r1, [pc, #92]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80021b0:	4313      	orrs	r3, r2
 80021b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80021b4:	4b15      	ldr	r3, [pc, #84]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80021b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021b8:	f023 0202 	bic.w	r2, r3, #2
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c0:	4912      	ldr	r1, [pc, #72]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80021c2:	4313      	orrs	r3, r2
 80021c4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80021c6:	4b11      	ldr	r3, [pc, #68]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80021c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ca:	4a10      	ldr	r2, [pc, #64]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80021cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80021d2:	4b0e      	ldr	r3, [pc, #56]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80021d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d6:	4a0d      	ldr	r2, [pc, #52]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80021d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80021de:	4b0b      	ldr	r3, [pc, #44]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80021e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e2:	4a0a      	ldr	r2, [pc, #40]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80021e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80021ea:	4b08      	ldr	r3, [pc, #32]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80021ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ee:	4a07      	ldr	r2, [pc, #28]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80021f0:	f043 0301 	orr.w	r3, r3, #1
 80021f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021f6:	4b05      	ldr	r3, [pc, #20]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a04      	ldr	r2, [pc, #16]	@ (800220c <HAL_RCC_OscConfig+0x76c>)
 80021fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002200:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002202:	f7ff f8db 	bl	80013bc <HAL_GetTick>
 8002206:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002208:	e011      	b.n	800222e <HAL_RCC_OscConfig+0x78e>
 800220a:	bf00      	nop
 800220c:	58024400 	.word	0x58024400
 8002210:	58024800 	.word	0x58024800
 8002214:	fffffc0c 	.word	0xfffffc0c
 8002218:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800221c:	f7ff f8ce 	bl	80013bc <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b02      	cmp	r3, #2
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e08a      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800222e:	4b47      	ldr	r3, [pc, #284]	@ (800234c <HAL_RCC_OscConfig+0x8ac>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d0f0      	beq.n	800221c <HAL_RCC_OscConfig+0x77c>
 800223a:	e082      	b.n	8002342 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800223c:	4b43      	ldr	r3, [pc, #268]	@ (800234c <HAL_RCC_OscConfig+0x8ac>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a42      	ldr	r2, [pc, #264]	@ (800234c <HAL_RCC_OscConfig+0x8ac>)
 8002242:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002246:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002248:	f7ff f8b8 	bl	80013bc <HAL_GetTick>
 800224c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002250:	f7ff f8b4 	bl	80013bc <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e070      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002262:	4b3a      	ldr	r3, [pc, #232]	@ (800234c <HAL_RCC_OscConfig+0x8ac>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d1f0      	bne.n	8002250 <HAL_RCC_OscConfig+0x7b0>
 800226e:	e068      	b.n	8002342 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002270:	4b36      	ldr	r3, [pc, #216]	@ (800234c <HAL_RCC_OscConfig+0x8ac>)
 8002272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002274:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002276:	4b35      	ldr	r3, [pc, #212]	@ (800234c <HAL_RCC_OscConfig+0x8ac>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002280:	2b01      	cmp	r3, #1
 8002282:	d031      	beq.n	80022e8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	f003 0203 	and.w	r2, r3, #3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800228e:	429a      	cmp	r2, r3
 8002290:	d12a      	bne.n	80022e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	091b      	lsrs	r3, r3, #4
 8002296:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800229e:	429a      	cmp	r2, r3
 80022a0:	d122      	bne.n	80022e8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ac:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d11a      	bne.n	80022e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	0a5b      	lsrs	r3, r3, #9
 80022b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022be:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d111      	bne.n	80022e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	0c1b      	lsrs	r3, r3, #16
 80022c8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022d0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d108      	bne.n	80022e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	0e1b      	lsrs	r3, r3, #24
 80022da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022e2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d001      	beq.n	80022ec <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e02b      	b.n	8002344 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80022ec:	4b17      	ldr	r3, [pc, #92]	@ (800234c <HAL_RCC_OscConfig+0x8ac>)
 80022ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022f0:	08db      	lsrs	r3, r3, #3
 80022f2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80022f6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022fc:	693a      	ldr	r2, [r7, #16]
 80022fe:	429a      	cmp	r2, r3
 8002300:	d01f      	beq.n	8002342 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002302:	4b12      	ldr	r3, [pc, #72]	@ (800234c <HAL_RCC_OscConfig+0x8ac>)
 8002304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002306:	4a11      	ldr	r2, [pc, #68]	@ (800234c <HAL_RCC_OscConfig+0x8ac>)
 8002308:	f023 0301 	bic.w	r3, r3, #1
 800230c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800230e:	f7ff f855 	bl	80013bc <HAL_GetTick>
 8002312:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002314:	bf00      	nop
 8002316:	f7ff f851 	bl	80013bc <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800231e:	4293      	cmp	r3, r2
 8002320:	d0f9      	beq.n	8002316 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002322:	4b0a      	ldr	r3, [pc, #40]	@ (800234c <HAL_RCC_OscConfig+0x8ac>)
 8002324:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002326:	4b0a      	ldr	r3, [pc, #40]	@ (8002350 <HAL_RCC_OscConfig+0x8b0>)
 8002328:	4013      	ands	r3, r2
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800232e:	00d2      	lsls	r2, r2, #3
 8002330:	4906      	ldr	r1, [pc, #24]	@ (800234c <HAL_RCC_OscConfig+0x8ac>)
 8002332:	4313      	orrs	r3, r2
 8002334:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002336:	4b05      	ldr	r3, [pc, #20]	@ (800234c <HAL_RCC_OscConfig+0x8ac>)
 8002338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233a:	4a04      	ldr	r2, [pc, #16]	@ (800234c <HAL_RCC_OscConfig+0x8ac>)
 800233c:	f043 0301 	orr.w	r3, r3, #1
 8002340:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	3730      	adds	r7, #48	@ 0x30
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	58024400 	.word	0x58024400
 8002350:	ffff0007 	.word	0xffff0007

08002354 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b086      	sub	sp, #24
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d101      	bne.n	8002368 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e19c      	b.n	80026a2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002368:	4b8a      	ldr	r3, [pc, #552]	@ (8002594 <HAL_RCC_ClockConfig+0x240>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 030f 	and.w	r3, r3, #15
 8002370:	683a      	ldr	r2, [r7, #0]
 8002372:	429a      	cmp	r2, r3
 8002374:	d910      	bls.n	8002398 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002376:	4b87      	ldr	r3, [pc, #540]	@ (8002594 <HAL_RCC_ClockConfig+0x240>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f023 020f 	bic.w	r2, r3, #15
 800237e:	4985      	ldr	r1, [pc, #532]	@ (8002594 <HAL_RCC_ClockConfig+0x240>)
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	4313      	orrs	r3, r2
 8002384:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002386:	4b83      	ldr	r3, [pc, #524]	@ (8002594 <HAL_RCC_ClockConfig+0x240>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 030f 	and.w	r3, r3, #15
 800238e:	683a      	ldr	r2, [r7, #0]
 8002390:	429a      	cmp	r2, r3
 8002392:	d001      	beq.n	8002398 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	e184      	b.n	80026a2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d010      	beq.n	80023c6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	691a      	ldr	r2, [r3, #16]
 80023a8:	4b7b      	ldr	r3, [pc, #492]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d908      	bls.n	80023c6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80023b4:	4b78      	ldr	r3, [pc, #480]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	691b      	ldr	r3, [r3, #16]
 80023c0:	4975      	ldr	r1, [pc, #468]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 80023c2:	4313      	orrs	r3, r2
 80023c4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0308 	and.w	r3, r3, #8
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d010      	beq.n	80023f4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	695a      	ldr	r2, [r3, #20]
 80023d6:	4b70      	ldr	r3, [pc, #448]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 80023d8:	69db      	ldr	r3, [r3, #28]
 80023da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023de:	429a      	cmp	r2, r3
 80023e0:	d908      	bls.n	80023f4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80023e2:	4b6d      	ldr	r3, [pc, #436]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	695b      	ldr	r3, [r3, #20]
 80023ee:	496a      	ldr	r1, [pc, #424]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0310 	and.w	r3, r3, #16
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d010      	beq.n	8002422 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	699a      	ldr	r2, [r3, #24]
 8002404:	4b64      	ldr	r3, [pc, #400]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 8002406:	69db      	ldr	r3, [r3, #28]
 8002408:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800240c:	429a      	cmp	r2, r3
 800240e:	d908      	bls.n	8002422 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002410:	4b61      	ldr	r3, [pc, #388]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 8002412:	69db      	ldr	r3, [r3, #28]
 8002414:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	495e      	ldr	r1, [pc, #376]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 800241e:	4313      	orrs	r3, r2
 8002420:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0320 	and.w	r3, r3, #32
 800242a:	2b00      	cmp	r3, #0
 800242c:	d010      	beq.n	8002450 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	69da      	ldr	r2, [r3, #28]
 8002432:	4b59      	ldr	r3, [pc, #356]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 8002434:	6a1b      	ldr	r3, [r3, #32]
 8002436:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800243a:	429a      	cmp	r2, r3
 800243c:	d908      	bls.n	8002450 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800243e:	4b56      	ldr	r3, [pc, #344]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	69db      	ldr	r3, [r3, #28]
 800244a:	4953      	ldr	r1, [pc, #332]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 800244c:	4313      	orrs	r3, r2
 800244e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0302 	and.w	r3, r3, #2
 8002458:	2b00      	cmp	r3, #0
 800245a:	d010      	beq.n	800247e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	68da      	ldr	r2, [r3, #12]
 8002460:	4b4d      	ldr	r3, [pc, #308]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 8002462:	699b      	ldr	r3, [r3, #24]
 8002464:	f003 030f 	and.w	r3, r3, #15
 8002468:	429a      	cmp	r2, r3
 800246a:	d908      	bls.n	800247e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800246c:	4b4a      	ldr	r3, [pc, #296]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 800246e:	699b      	ldr	r3, [r3, #24]
 8002470:	f023 020f 	bic.w	r2, r3, #15
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	4947      	ldr	r1, [pc, #284]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 800247a:	4313      	orrs	r3, r2
 800247c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0301 	and.w	r3, r3, #1
 8002486:	2b00      	cmp	r3, #0
 8002488:	d055      	beq.n	8002536 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800248a:	4b43      	ldr	r3, [pc, #268]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 800248c:	699b      	ldr	r3, [r3, #24]
 800248e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	4940      	ldr	r1, [pc, #256]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 8002498:	4313      	orrs	r3, r2
 800249a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d107      	bne.n	80024b4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024a4:	4b3c      	ldr	r3, [pc, #240]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d121      	bne.n	80024f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e0f6      	b.n	80026a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	2b03      	cmp	r3, #3
 80024ba:	d107      	bne.n	80024cc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80024bc:	4b36      	ldr	r3, [pc, #216]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d115      	bne.n	80024f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e0ea      	b.n	80026a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d107      	bne.n	80024e4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80024d4:	4b30      	ldr	r3, [pc, #192]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d109      	bne.n	80024f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e0de      	b.n	80026a2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024e4:	4b2c      	ldr	r3, [pc, #176]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0304 	and.w	r3, r3, #4
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d101      	bne.n	80024f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e0d6      	b.n	80026a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80024f4:	4b28      	ldr	r3, [pc, #160]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	f023 0207 	bic.w	r2, r3, #7
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	4925      	ldr	r1, [pc, #148]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 8002502:	4313      	orrs	r3, r2
 8002504:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002506:	f7fe ff59 	bl	80013bc <HAL_GetTick>
 800250a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800250c:	e00a      	b.n	8002524 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800250e:	f7fe ff55 	bl	80013bc <HAL_GetTick>
 8002512:	4602      	mov	r2, r0
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	f241 3288 	movw	r2, #5000	@ 0x1388
 800251c:	4293      	cmp	r3, r2
 800251e:	d901      	bls.n	8002524 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e0be      	b.n	80026a2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002524:	4b1c      	ldr	r3, [pc, #112]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 8002526:	691b      	ldr	r3, [r3, #16]
 8002528:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	00db      	lsls	r3, r3, #3
 8002532:	429a      	cmp	r2, r3
 8002534:	d1eb      	bne.n	800250e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0302 	and.w	r3, r3, #2
 800253e:	2b00      	cmp	r3, #0
 8002540:	d010      	beq.n	8002564 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	68da      	ldr	r2, [r3, #12]
 8002546:	4b14      	ldr	r3, [pc, #80]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 8002548:	699b      	ldr	r3, [r3, #24]
 800254a:	f003 030f 	and.w	r3, r3, #15
 800254e:	429a      	cmp	r2, r3
 8002550:	d208      	bcs.n	8002564 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002552:	4b11      	ldr	r3, [pc, #68]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 8002554:	699b      	ldr	r3, [r3, #24]
 8002556:	f023 020f 	bic.w	r2, r3, #15
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	490e      	ldr	r1, [pc, #56]	@ (8002598 <HAL_RCC_ClockConfig+0x244>)
 8002560:	4313      	orrs	r3, r2
 8002562:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002564:	4b0b      	ldr	r3, [pc, #44]	@ (8002594 <HAL_RCC_ClockConfig+0x240>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 030f 	and.w	r3, r3, #15
 800256c:	683a      	ldr	r2, [r7, #0]
 800256e:	429a      	cmp	r2, r3
 8002570:	d214      	bcs.n	800259c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002572:	4b08      	ldr	r3, [pc, #32]	@ (8002594 <HAL_RCC_ClockConfig+0x240>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f023 020f 	bic.w	r2, r3, #15
 800257a:	4906      	ldr	r1, [pc, #24]	@ (8002594 <HAL_RCC_ClockConfig+0x240>)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	4313      	orrs	r3, r2
 8002580:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002582:	4b04      	ldr	r3, [pc, #16]	@ (8002594 <HAL_RCC_ClockConfig+0x240>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 030f 	and.w	r3, r3, #15
 800258a:	683a      	ldr	r2, [r7, #0]
 800258c:	429a      	cmp	r2, r3
 800258e:	d005      	beq.n	800259c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e086      	b.n	80026a2 <HAL_RCC_ClockConfig+0x34e>
 8002594:	52002000 	.word	0x52002000
 8002598:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0304 	and.w	r3, r3, #4
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d010      	beq.n	80025ca <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	691a      	ldr	r2, [r3, #16]
 80025ac:	4b3f      	ldr	r3, [pc, #252]	@ (80026ac <HAL_RCC_ClockConfig+0x358>)
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d208      	bcs.n	80025ca <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80025b8:	4b3c      	ldr	r3, [pc, #240]	@ (80026ac <HAL_RCC_ClockConfig+0x358>)
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	4939      	ldr	r1, [pc, #228]	@ (80026ac <HAL_RCC_ClockConfig+0x358>)
 80025c6:	4313      	orrs	r3, r2
 80025c8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0308 	and.w	r3, r3, #8
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d010      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	695a      	ldr	r2, [r3, #20]
 80025da:	4b34      	ldr	r3, [pc, #208]	@ (80026ac <HAL_RCC_ClockConfig+0x358>)
 80025dc:	69db      	ldr	r3, [r3, #28]
 80025de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d208      	bcs.n	80025f8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80025e6:	4b31      	ldr	r3, [pc, #196]	@ (80026ac <HAL_RCC_ClockConfig+0x358>)
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	492e      	ldr	r1, [pc, #184]	@ (80026ac <HAL_RCC_ClockConfig+0x358>)
 80025f4:	4313      	orrs	r3, r2
 80025f6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0310 	and.w	r3, r3, #16
 8002600:	2b00      	cmp	r3, #0
 8002602:	d010      	beq.n	8002626 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	699a      	ldr	r2, [r3, #24]
 8002608:	4b28      	ldr	r3, [pc, #160]	@ (80026ac <HAL_RCC_ClockConfig+0x358>)
 800260a:	69db      	ldr	r3, [r3, #28]
 800260c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002610:	429a      	cmp	r2, r3
 8002612:	d208      	bcs.n	8002626 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002614:	4b25      	ldr	r3, [pc, #148]	@ (80026ac <HAL_RCC_ClockConfig+0x358>)
 8002616:	69db      	ldr	r3, [r3, #28]
 8002618:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	699b      	ldr	r3, [r3, #24]
 8002620:	4922      	ldr	r1, [pc, #136]	@ (80026ac <HAL_RCC_ClockConfig+0x358>)
 8002622:	4313      	orrs	r3, r2
 8002624:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0320 	and.w	r3, r3, #32
 800262e:	2b00      	cmp	r3, #0
 8002630:	d010      	beq.n	8002654 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	69da      	ldr	r2, [r3, #28]
 8002636:	4b1d      	ldr	r3, [pc, #116]	@ (80026ac <HAL_RCC_ClockConfig+0x358>)
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800263e:	429a      	cmp	r2, r3
 8002640:	d208      	bcs.n	8002654 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002642:	4b1a      	ldr	r3, [pc, #104]	@ (80026ac <HAL_RCC_ClockConfig+0x358>)
 8002644:	6a1b      	ldr	r3, [r3, #32]
 8002646:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	69db      	ldr	r3, [r3, #28]
 800264e:	4917      	ldr	r1, [pc, #92]	@ (80026ac <HAL_RCC_ClockConfig+0x358>)
 8002650:	4313      	orrs	r3, r2
 8002652:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002654:	f000 f834 	bl	80026c0 <HAL_RCC_GetSysClockFreq>
 8002658:	4602      	mov	r2, r0
 800265a:	4b14      	ldr	r3, [pc, #80]	@ (80026ac <HAL_RCC_ClockConfig+0x358>)
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	0a1b      	lsrs	r3, r3, #8
 8002660:	f003 030f 	and.w	r3, r3, #15
 8002664:	4912      	ldr	r1, [pc, #72]	@ (80026b0 <HAL_RCC_ClockConfig+0x35c>)
 8002666:	5ccb      	ldrb	r3, [r1, r3]
 8002668:	f003 031f 	and.w	r3, r3, #31
 800266c:	fa22 f303 	lsr.w	r3, r2, r3
 8002670:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002672:	4b0e      	ldr	r3, [pc, #56]	@ (80026ac <HAL_RCC_ClockConfig+0x358>)
 8002674:	699b      	ldr	r3, [r3, #24]
 8002676:	f003 030f 	and.w	r3, r3, #15
 800267a:	4a0d      	ldr	r2, [pc, #52]	@ (80026b0 <HAL_RCC_ClockConfig+0x35c>)
 800267c:	5cd3      	ldrb	r3, [r2, r3]
 800267e:	f003 031f 	and.w	r3, r3, #31
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	fa22 f303 	lsr.w	r3, r2, r3
 8002688:	4a0a      	ldr	r2, [pc, #40]	@ (80026b4 <HAL_RCC_ClockConfig+0x360>)
 800268a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800268c:	4a0a      	ldr	r2, [pc, #40]	@ (80026b8 <HAL_RCC_ClockConfig+0x364>)
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002692:	4b0a      	ldr	r3, [pc, #40]	@ (80026bc <HAL_RCC_ClockConfig+0x368>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4618      	mov	r0, r3
 8002698:	f7fe fe46 	bl	8001328 <HAL_InitTick>
 800269c:	4603      	mov	r3, r0
 800269e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3718      	adds	r7, #24
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	58024400 	.word	0x58024400
 80026b0:	08005510 	.word	0x08005510
 80026b4:	24000004 	.word	0x24000004
 80026b8:	24000000 	.word	0x24000000
 80026bc:	24000008 	.word	0x24000008

080026c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b089      	sub	sp, #36	@ 0x24
 80026c4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80026c6:	4bb3      	ldr	r3, [pc, #716]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026ce:	2b18      	cmp	r3, #24
 80026d0:	f200 8155 	bhi.w	800297e <HAL_RCC_GetSysClockFreq+0x2be>
 80026d4:	a201      	add	r2, pc, #4	@ (adr r2, 80026dc <HAL_RCC_GetSysClockFreq+0x1c>)
 80026d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026da:	bf00      	nop
 80026dc:	08002741 	.word	0x08002741
 80026e0:	0800297f 	.word	0x0800297f
 80026e4:	0800297f 	.word	0x0800297f
 80026e8:	0800297f 	.word	0x0800297f
 80026ec:	0800297f 	.word	0x0800297f
 80026f0:	0800297f 	.word	0x0800297f
 80026f4:	0800297f 	.word	0x0800297f
 80026f8:	0800297f 	.word	0x0800297f
 80026fc:	08002767 	.word	0x08002767
 8002700:	0800297f 	.word	0x0800297f
 8002704:	0800297f 	.word	0x0800297f
 8002708:	0800297f 	.word	0x0800297f
 800270c:	0800297f 	.word	0x0800297f
 8002710:	0800297f 	.word	0x0800297f
 8002714:	0800297f 	.word	0x0800297f
 8002718:	0800297f 	.word	0x0800297f
 800271c:	0800276d 	.word	0x0800276d
 8002720:	0800297f 	.word	0x0800297f
 8002724:	0800297f 	.word	0x0800297f
 8002728:	0800297f 	.word	0x0800297f
 800272c:	0800297f 	.word	0x0800297f
 8002730:	0800297f 	.word	0x0800297f
 8002734:	0800297f 	.word	0x0800297f
 8002738:	0800297f 	.word	0x0800297f
 800273c:	08002773 	.word	0x08002773
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002740:	4b94      	ldr	r3, [pc, #592]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0320 	and.w	r3, r3, #32
 8002748:	2b00      	cmp	r3, #0
 800274a:	d009      	beq.n	8002760 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800274c:	4b91      	ldr	r3, [pc, #580]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	08db      	lsrs	r3, r3, #3
 8002752:	f003 0303 	and.w	r3, r3, #3
 8002756:	4a90      	ldr	r2, [pc, #576]	@ (8002998 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002758:	fa22 f303 	lsr.w	r3, r2, r3
 800275c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800275e:	e111      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002760:	4b8d      	ldr	r3, [pc, #564]	@ (8002998 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002762:	61bb      	str	r3, [r7, #24]
      break;
 8002764:	e10e      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002766:	4b8d      	ldr	r3, [pc, #564]	@ (800299c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002768:	61bb      	str	r3, [r7, #24]
      break;
 800276a:	e10b      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800276c:	4b8c      	ldr	r3, [pc, #560]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800276e:	61bb      	str	r3, [r7, #24]
      break;
 8002770:	e108      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002772:	4b88      	ldr	r3, [pc, #544]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002776:	f003 0303 	and.w	r3, r3, #3
 800277a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800277c:	4b85      	ldr	r3, [pc, #532]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800277e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002780:	091b      	lsrs	r3, r3, #4
 8002782:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002786:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002788:	4b82      	ldr	r3, [pc, #520]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800278a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278c:	f003 0301 	and.w	r3, r3, #1
 8002790:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002792:	4b80      	ldr	r3, [pc, #512]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002794:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002796:	08db      	lsrs	r3, r3, #3
 8002798:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800279c:	68fa      	ldr	r2, [r7, #12]
 800279e:	fb02 f303 	mul.w	r3, r2, r3
 80027a2:	ee07 3a90 	vmov	s15, r3
 80027a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027aa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f000 80e1 	beq.w	8002978 <HAL_RCC_GetSysClockFreq+0x2b8>
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	f000 8083 	beq.w	80028c4 <HAL_RCC_GetSysClockFreq+0x204>
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	f200 80a1 	bhi.w	8002908 <HAL_RCC_GetSysClockFreq+0x248>
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d003      	beq.n	80027d4 <HAL_RCC_GetSysClockFreq+0x114>
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d056      	beq.n	8002880 <HAL_RCC_GetSysClockFreq+0x1c0>
 80027d2:	e099      	b.n	8002908 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80027d4:	4b6f      	ldr	r3, [pc, #444]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0320 	and.w	r3, r3, #32
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d02d      	beq.n	800283c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80027e0:	4b6c      	ldr	r3, [pc, #432]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	08db      	lsrs	r3, r3, #3
 80027e6:	f003 0303 	and.w	r3, r3, #3
 80027ea:	4a6b      	ldr	r2, [pc, #428]	@ (8002998 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80027ec:	fa22 f303 	lsr.w	r3, r2, r3
 80027f0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	ee07 3a90 	vmov	s15, r3
 80027f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	ee07 3a90 	vmov	s15, r3
 8002802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002806:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800280a:	4b62      	ldr	r3, [pc, #392]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002812:	ee07 3a90 	vmov	s15, r3
 8002816:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800281a:	ed97 6a02 	vldr	s12, [r7, #8]
 800281e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80029a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002822:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002826:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800282a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800282e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002832:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002836:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800283a:	e087      	b.n	800294c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	ee07 3a90 	vmov	s15, r3
 8002842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002846:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80029a8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800284a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800284e:	4b51      	ldr	r3, [pc, #324]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002852:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002856:	ee07 3a90 	vmov	s15, r3
 800285a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800285e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002862:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80029a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002866:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800286a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800286e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002872:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002876:	ee67 7a27 	vmul.f32	s15, s14, s15
 800287a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800287e:	e065      	b.n	800294c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	ee07 3a90 	vmov	s15, r3
 8002886:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800288a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80029ac <HAL_RCC_GetSysClockFreq+0x2ec>
 800288e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002892:	4b40      	ldr	r3, [pc, #256]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002896:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800289a:	ee07 3a90 	vmov	s15, r3
 800289e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80028a6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80029a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80028aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80028c2:	e043      	b.n	800294c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	ee07 3a90 	vmov	s15, r3
 80028ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028ce:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80029b0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80028d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028d6:	4b2f      	ldr	r3, [pc, #188]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028de:	ee07 3a90 	vmov	s15, r3
 80028e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80028ea:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80029a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80028ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002902:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002906:	e021      	b.n	800294c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	ee07 3a90 	vmov	s15, r3
 800290e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002912:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80029ac <HAL_RCC_GetSysClockFreq+0x2ec>
 8002916:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800291a:	4b1e      	ldr	r3, [pc, #120]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002922:	ee07 3a90 	vmov	s15, r3
 8002926:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800292a:	ed97 6a02 	vldr	s12, [r7, #8]
 800292e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80029a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002932:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002936:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800293a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800293e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002942:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002946:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800294a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800294c:	4b11      	ldr	r3, [pc, #68]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800294e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002950:	0a5b      	lsrs	r3, r3, #9
 8002952:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002956:	3301      	adds	r3, #1
 8002958:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	ee07 3a90 	vmov	s15, r3
 8002960:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002964:	edd7 6a07 	vldr	s13, [r7, #28]
 8002968:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800296c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002970:	ee17 3a90 	vmov	r3, s15
 8002974:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002976:	e005      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002978:	2300      	movs	r3, #0
 800297a:	61bb      	str	r3, [r7, #24]
      break;
 800297c:	e002      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800297e:	4b07      	ldr	r3, [pc, #28]	@ (800299c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002980:	61bb      	str	r3, [r7, #24]
      break;
 8002982:	bf00      	nop
  }

  return sysclockfreq;
 8002984:	69bb      	ldr	r3, [r7, #24]
}
 8002986:	4618      	mov	r0, r3
 8002988:	3724      	adds	r7, #36	@ 0x24
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	58024400 	.word	0x58024400
 8002998:	03d09000 	.word	0x03d09000
 800299c:	003d0900 	.word	0x003d0900
 80029a0:	017d7840 	.word	0x017d7840
 80029a4:	46000000 	.word	0x46000000
 80029a8:	4c742400 	.word	0x4c742400
 80029ac:	4a742400 	.word	0x4a742400
 80029b0:	4bbebc20 	.word	0x4bbebc20

080029b4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029b8:	b0cc      	sub	sp, #304	@ 0x130
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80029c0:	2300      	movs	r3, #0
 80029c2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80029c6:	2300      	movs	r3, #0
 80029c8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80029cc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80029d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80029d8:	2500      	movs	r5, #0
 80029da:	ea54 0305 	orrs.w	r3, r4, r5
 80029de:	d049      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80029e0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80029e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029e6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80029ea:	d02f      	beq.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80029ec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80029f0:	d828      	bhi.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80029f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80029f6:	d01a      	beq.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80029f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80029fc:	d822      	bhi.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d003      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002a02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a06:	d007      	beq.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002a08:	e01c      	b.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a0a:	4bb8      	ldr	r3, [pc, #736]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a0e:	4ab7      	ldr	r2, [pc, #732]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a14:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002a16:	e01a      	b.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002a18:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a1c:	3308      	adds	r3, #8
 8002a1e:	2102      	movs	r1, #2
 8002a20:	4618      	mov	r0, r3
 8002a22:	f001 fa11 	bl	8003e48 <RCCEx_PLL2_Config>
 8002a26:	4603      	mov	r3, r0
 8002a28:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002a2c:	e00f      	b.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002a2e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a32:	3328      	adds	r3, #40	@ 0x28
 8002a34:	2102      	movs	r1, #2
 8002a36:	4618      	mov	r0, r3
 8002a38:	f001 fab8 	bl	8003fac <RCCEx_PLL3_Config>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002a42:	e004      	b.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002a4a:	e000      	b.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002a4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a4e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d10a      	bne.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002a56:	4ba5      	ldr	r3, [pc, #660]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a5a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002a5e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a64:	4aa1      	ldr	r2, [pc, #644]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a66:	430b      	orrs	r3, r1
 8002a68:	6513      	str	r3, [r2, #80]	@ 0x50
 8002a6a:	e003      	b.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a6c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002a70:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002a74:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a7c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002a80:	f04f 0900 	mov.w	r9, #0
 8002a84:	ea58 0309 	orrs.w	r3, r8, r9
 8002a88:	d047      	beq.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002a8a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a90:	2b04      	cmp	r3, #4
 8002a92:	d82a      	bhi.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002a94:	a201      	add	r2, pc, #4	@ (adr r2, 8002a9c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a9a:	bf00      	nop
 8002a9c:	08002ab1 	.word	0x08002ab1
 8002aa0:	08002abf 	.word	0x08002abf
 8002aa4:	08002ad5 	.word	0x08002ad5
 8002aa8:	08002af3 	.word	0x08002af3
 8002aac:	08002af3 	.word	0x08002af3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ab0:	4b8e      	ldr	r3, [pc, #568]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab4:	4a8d      	ldr	r2, [pc, #564]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ab6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002aba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002abc:	e01a      	b.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002abe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ac2:	3308      	adds	r3, #8
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f001 f9be 	bl	8003e48 <RCCEx_PLL2_Config>
 8002acc:	4603      	mov	r3, r0
 8002ace:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002ad2:	e00f      	b.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002ad4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ad8:	3328      	adds	r3, #40	@ 0x28
 8002ada:	2100      	movs	r1, #0
 8002adc:	4618      	mov	r0, r3
 8002ade:	f001 fa65 	bl	8003fac <RCCEx_PLL3_Config>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002ae8:	e004      	b.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002af0:	e000      	b.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002af2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002af4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d10a      	bne.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002afc:	4b7b      	ldr	r3, [pc, #492]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002afe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b00:	f023 0107 	bic.w	r1, r3, #7
 8002b04:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b0a:	4a78      	ldr	r2, [pc, #480]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b0c:	430b      	orrs	r3, r1
 8002b0e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002b10:	e003      	b.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b12:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002b16:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002b1a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b22:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8002b26:	f04f 0b00 	mov.w	fp, #0
 8002b2a:	ea5a 030b 	orrs.w	r3, sl, fp
 8002b2e:	d04c      	beq.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8002b30:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b3a:	d030      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8002b3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b40:	d829      	bhi.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002b42:	2bc0      	cmp	r3, #192	@ 0xc0
 8002b44:	d02d      	beq.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002b46:	2bc0      	cmp	r3, #192	@ 0xc0
 8002b48:	d825      	bhi.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002b4a:	2b80      	cmp	r3, #128	@ 0x80
 8002b4c:	d018      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002b4e:	2b80      	cmp	r3, #128	@ 0x80
 8002b50:	d821      	bhi.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d002      	beq.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8002b56:	2b40      	cmp	r3, #64	@ 0x40
 8002b58:	d007      	beq.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002b5a:	e01c      	b.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b5c:	4b63      	ldr	r3, [pc, #396]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b60:	4a62      	ldr	r2, [pc, #392]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002b68:	e01c      	b.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002b6a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b6e:	3308      	adds	r3, #8
 8002b70:	2100      	movs	r1, #0
 8002b72:	4618      	mov	r0, r3
 8002b74:	f001 f968 	bl	8003e48 <RCCEx_PLL2_Config>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002b7e:	e011      	b.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002b80:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b84:	3328      	adds	r3, #40	@ 0x28
 8002b86:	2100      	movs	r1, #0
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f001 fa0f 	bl	8003fac <RCCEx_PLL3_Config>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002b94:	e006      	b.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002b9c:	e002      	b.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002b9e:	bf00      	nop
 8002ba0:	e000      	b.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002ba2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ba4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d10a      	bne.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002bac:	4b4f      	ldr	r3, [pc, #316]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002bae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bb0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002bb4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002bb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bba:	4a4c      	ldr	r2, [pc, #304]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002bbc:	430b      	orrs	r3, r1
 8002bbe:	6513      	str	r3, [r2, #80]	@ 0x50
 8002bc0:	e003      	b.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bc2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002bc6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002bca:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002bd6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002bda:	2300      	movs	r3, #0
 8002bdc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002be0:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8002be4:	460b      	mov	r3, r1
 8002be6:	4313      	orrs	r3, r2
 8002be8:	d053      	beq.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002bea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002bee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002bf2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002bf6:	d035      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002bf8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002bfc:	d82e      	bhi.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002bfe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002c02:	d031      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002c04:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002c08:	d828      	bhi.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002c0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c0e:	d01a      	beq.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002c10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c14:	d822      	bhi.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d003      	beq.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002c1a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c1e:	d007      	beq.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8002c20:	e01c      	b.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c22:	4b32      	ldr	r3, [pc, #200]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c26:	4a31      	ldr	r2, [pc, #196]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002c2e:	e01c      	b.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002c30:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c34:	3308      	adds	r3, #8
 8002c36:	2100      	movs	r1, #0
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f001 f905 	bl	8003e48 <RCCEx_PLL2_Config>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002c44:	e011      	b.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002c46:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c4a:	3328      	adds	r3, #40	@ 0x28
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f001 f9ac 	bl	8003fac <RCCEx_PLL3_Config>
 8002c54:	4603      	mov	r3, r0
 8002c56:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002c5a:	e006      	b.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002c62:	e002      	b.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002c64:	bf00      	nop
 8002c66:	e000      	b.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002c68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c6a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d10b      	bne.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002c72:	4b1e      	ldr	r3, [pc, #120]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c76:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002c7a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c7e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002c82:	4a1a      	ldr	r2, [pc, #104]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c84:	430b      	orrs	r3, r1
 8002c86:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c88:	e003      	b.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c8a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002c8e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002c92:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c9a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002c9e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002ca8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002cac:	460b      	mov	r3, r1
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	d056      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002cb2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002cb6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002cba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002cbe:	d038      	beq.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002cc0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002cc4:	d831      	bhi.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002cc6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002cca:	d034      	beq.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002ccc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002cd0:	d82b      	bhi.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002cd2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002cd6:	d01d      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002cd8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002cdc:	d825      	bhi.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d006      	beq.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8002ce2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ce6:	d00a      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002ce8:	e01f      	b.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002cea:	bf00      	nop
 8002cec:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cf0:	4ba2      	ldr	r3, [pc, #648]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf4:	4aa1      	ldr	r2, [pc, #644]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002cf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002cfc:	e01c      	b.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002cfe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002d02:	3308      	adds	r3, #8
 8002d04:	2100      	movs	r1, #0
 8002d06:	4618      	mov	r0, r3
 8002d08:	f001 f89e 	bl	8003e48 <RCCEx_PLL2_Config>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002d12:	e011      	b.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002d14:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002d18:	3328      	adds	r3, #40	@ 0x28
 8002d1a:	2100      	movs	r1, #0
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f001 f945 	bl	8003fac <RCCEx_PLL3_Config>
 8002d22:	4603      	mov	r3, r0
 8002d24:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d28:	e006      	b.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002d30:	e002      	b.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002d32:	bf00      	nop
 8002d34:	e000      	b.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002d36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d38:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d10b      	bne.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002d40:	4b8e      	ldr	r3, [pc, #568]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d44:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002d48:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002d4c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002d50:	4a8a      	ldr	r2, [pc, #552]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d52:	430b      	orrs	r3, r1
 8002d54:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d56:	e003      	b.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d58:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002d5c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002d60:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d68:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002d6c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002d70:	2300      	movs	r3, #0
 8002d72:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002d76:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	d03a      	beq.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002d80:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002d84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d86:	2b30      	cmp	r3, #48	@ 0x30
 8002d88:	d01f      	beq.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002d8a:	2b30      	cmp	r3, #48	@ 0x30
 8002d8c:	d819      	bhi.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002d8e:	2b20      	cmp	r3, #32
 8002d90:	d00c      	beq.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002d92:	2b20      	cmp	r3, #32
 8002d94:	d815      	bhi.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d019      	beq.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002d9a:	2b10      	cmp	r3, #16
 8002d9c:	d111      	bne.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d9e:	4b77      	ldr	r3, [pc, #476]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002da2:	4a76      	ldr	r2, [pc, #472]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002da4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002da8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002daa:	e011      	b.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002dac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002db0:	3308      	adds	r3, #8
 8002db2:	2102      	movs	r1, #2
 8002db4:	4618      	mov	r0, r3
 8002db6:	f001 f847 	bl	8003e48 <RCCEx_PLL2_Config>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002dc0:	e006      	b.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002dc8:	e002      	b.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002dca:	bf00      	nop
 8002dcc:	e000      	b.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002dce:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002dd0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d10a      	bne.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002dd8:	4b68      	ldr	r3, [pc, #416]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002dda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ddc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002de0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002de6:	4a65      	ldr	r2, [pc, #404]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002de8:	430b      	orrs	r3, r1
 8002dea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002dec:	e003      	b.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dee:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002df2:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002df6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dfe:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002e02:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002e06:	2300      	movs	r3, #0
 8002e08:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002e0c:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002e10:	460b      	mov	r3, r1
 8002e12:	4313      	orrs	r3, r2
 8002e14:	d051      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002e16:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002e1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e20:	d035      	beq.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002e22:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e26:	d82e      	bhi.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002e28:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002e2c:	d031      	beq.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002e2e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002e32:	d828      	bhi.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002e34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e38:	d01a      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8002e3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e3e:	d822      	bhi.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d003      	beq.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8002e44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e48:	d007      	beq.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002e4a:	e01c      	b.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e4c:	4b4b      	ldr	r3, [pc, #300]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e50:	4a4a      	ldr	r2, [pc, #296]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002e58:	e01c      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002e5a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002e5e:	3308      	adds	r3, #8
 8002e60:	2100      	movs	r1, #0
 8002e62:	4618      	mov	r0, r3
 8002e64:	f000 fff0 	bl	8003e48 <RCCEx_PLL2_Config>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002e6e:	e011      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002e70:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002e74:	3328      	adds	r3, #40	@ 0x28
 8002e76:	2100      	movs	r1, #0
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f001 f897 	bl	8003fac <RCCEx_PLL3_Config>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002e84:	e006      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002e8c:	e002      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002e8e:	bf00      	nop
 8002e90:	e000      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002e92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e94:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d10a      	bne.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002e9c:	4b37      	ldr	r3, [pc, #220]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ea0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002ea4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ea8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002eaa:	4a34      	ldr	r2, [pc, #208]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002eac:	430b      	orrs	r3, r1
 8002eae:	6513      	str	r3, [r2, #80]	@ 0x50
 8002eb0:	e003      	b.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eb2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002eb6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002eba:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002ec6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002eca:	2300      	movs	r3, #0
 8002ecc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002ed0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	d056      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002eda:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ede:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ee0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ee4:	d033      	beq.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002ee6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002eea:	d82c      	bhi.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002eec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002ef0:	d02f      	beq.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8002ef2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002ef6:	d826      	bhi.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002ef8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002efc:	d02b      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002efe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002f02:	d820      	bhi.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002f04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f08:	d012      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002f0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f0e:	d81a      	bhi.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d022      	beq.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002f14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f18:	d115      	bne.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002f1a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002f1e:	3308      	adds	r3, #8
 8002f20:	2101      	movs	r1, #1
 8002f22:	4618      	mov	r0, r3
 8002f24:	f000 ff90 	bl	8003e48 <RCCEx_PLL2_Config>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002f2e:	e015      	b.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002f30:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002f34:	3328      	adds	r3, #40	@ 0x28
 8002f36:	2101      	movs	r1, #1
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f001 f837 	bl	8003fac <RCCEx_PLL3_Config>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002f44:	e00a      	b.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002f4c:	e006      	b.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002f4e:	bf00      	nop
 8002f50:	e004      	b.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002f52:	bf00      	nop
 8002f54:	e002      	b.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002f56:	bf00      	nop
 8002f58:	e000      	b.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002f5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f5c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d10d      	bne.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002f64:	4b05      	ldr	r3, [pc, #20]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f68:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002f6c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002f70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f72:	4a02      	ldr	r2, [pc, #8]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f74:	430b      	orrs	r3, r1
 8002f76:	6513      	str	r3, [r2, #80]	@ 0x50
 8002f78:	e006      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002f7a:	bf00      	nop
 8002f7c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f80:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002f84:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002f88:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f90:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002f94:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002f98:	2300      	movs	r3, #0
 8002f9a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002f9e:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	d055      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002fa8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002fac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002fb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002fb4:	d033      	beq.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002fb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002fba:	d82c      	bhi.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fc0:	d02f      	beq.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fc6:	d826      	bhi.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002fc8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002fcc:	d02b      	beq.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8002fce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002fd2:	d820      	bhi.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002fd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002fd8:	d012      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8002fda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002fde:	d81a      	bhi.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d022      	beq.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002fe4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002fe8:	d115      	bne.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002fea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002fee:	3308      	adds	r3, #8
 8002ff0:	2101      	movs	r1, #1
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f000 ff28 	bl	8003e48 <RCCEx_PLL2_Config>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002ffe:	e015      	b.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003000:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003004:	3328      	adds	r3, #40	@ 0x28
 8003006:	2101      	movs	r1, #1
 8003008:	4618      	mov	r0, r3
 800300a:	f000 ffcf 	bl	8003fac <RCCEx_PLL3_Config>
 800300e:	4603      	mov	r3, r0
 8003010:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003014:	e00a      	b.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800301c:	e006      	b.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800301e:	bf00      	nop
 8003020:	e004      	b.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003022:	bf00      	nop
 8003024:	e002      	b.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003026:	bf00      	nop
 8003028:	e000      	b.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800302a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800302c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003030:	2b00      	cmp	r3, #0
 8003032:	d10b      	bne.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003034:	4bb6      	ldr	r3, [pc, #728]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003036:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003038:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800303c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003040:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003044:	4ab2      	ldr	r2, [pc, #712]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003046:	430b      	orrs	r3, r1
 8003048:	6593      	str	r3, [r2, #88]	@ 0x58
 800304a:	e003      	b.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800304c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003050:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(DSI)
  /*---------------------------- DSI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8003054:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800305c:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003060:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003064:	2300      	movs	r3, #0
 8003066:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800306a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800306e:	460b      	mov	r3, r1
 8003070:	4313      	orrs	r3, r2
 8003072:	d02a      	beq.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x716>
  {
    switch (PeriphClkInit->DsiClockSelection)
 8003074:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003078:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800307a:	2b00      	cmp	r3, #0
 800307c:	d011      	beq.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 800307e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003082:	d10a      	bne.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x6e6>
    {

      case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003084:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003088:	3308      	adds	r3, #8
 800308a:	2101      	movs	r1, #1
 800308c:	4618      	mov	r0, r3
 800308e:	f000 fedb 	bl	8003e48 <RCCEx_PLL2_Config>
 8003092:	4603      	mov	r3, r0
 8003094:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* DSI clock source configuration done later after clock selection check */
        break;
 8003098:	e004      	b.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        /* PHY is used as clock source for DSI*/
        /* DSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80030a0:	e000      	b.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        break;
 80030a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030a4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d10a      	bne.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x70e>
    {
      /* Set the source of DSI clock*/
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 80030ac:	4b98      	ldr	r3, [pc, #608]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80030ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030b0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80030b4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80030b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030ba:	4a95      	ldr	r2, [pc, #596]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80030bc:	430b      	orrs	r3, r1
 80030be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030c0:	e003      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x716>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030c2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80030c6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80030ca:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80030ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d2:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80030d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80030da:	2300      	movs	r3, #0
 80030dc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80030e0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80030e4:	460b      	mov	r3, r1
 80030e6:	4313      	orrs	r3, r2
 80030e8:	d037      	beq.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x7a6>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80030ea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80030ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030f4:	d00e      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x760>
 80030f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030fa:	d816      	bhi.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x776>
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d018      	beq.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8003100:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003104:	d111      	bne.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x776>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003106:	4b82      	ldr	r3, [pc, #520]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800310a:	4a81      	ldr	r2, [pc, #516]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800310c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003110:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003112:	e00f      	b.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x780>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003114:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003118:	3308      	adds	r3, #8
 800311a:	2101      	movs	r1, #1
 800311c:	4618      	mov	r0, r3
 800311e:	f000 fe93 	bl	8003e48 <RCCEx_PLL2_Config>
 8003122:	4603      	mov	r3, r0
 8003124:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003128:	e004      	b.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x780>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003130:	e000      	b.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x780>
        break;
 8003132:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003134:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003138:	2b00      	cmp	r3, #0
 800313a:	d10a      	bne.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x79e>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800313c:	4b74      	ldr	r3, [pc, #464]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800313e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003140:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003144:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003148:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800314a:	4a71      	ldr	r2, [pc, #452]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800314c:	430b      	orrs	r3, r1
 800314e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003150:	e003      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x7a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003152:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003156:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800315a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800315e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003162:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003166:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800316a:	2300      	movs	r3, #0
 800316c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003170:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003174:	460b      	mov	r3, r1
 8003176:	4313      	orrs	r3, r2
 8003178:	d03a      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800317a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800317e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003180:	2b03      	cmp	r3, #3
 8003182:	d81d      	bhi.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
 8003184:	a201      	add	r2, pc, #4	@ (adr r2, 800318c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800318a:	bf00      	nop
 800318c:	080031c9 	.word	0x080031c9
 8003190:	0800319d 	.word	0x0800319d
 8003194:	080031ab 	.word	0x080031ab
 8003198:	080031c9 	.word	0x080031c9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800319c:	4b5c      	ldr	r3, [pc, #368]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800319e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a0:	4a5b      	ldr	r2, [pc, #364]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80031a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80031a8:	e00f      	b.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x816>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80031aa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031ae:	3308      	adds	r3, #8
 80031b0:	2102      	movs	r1, #2
 80031b2:	4618      	mov	r0, r3
 80031b4:	f000 fe48 	bl	8003e48 <RCCEx_PLL2_Config>
 80031b8:	4603      	mov	r3, r0
 80031ba:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FMC clock source configuration done later after clock selection check */
        break;
 80031be:	e004      	b.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x816>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80031c6:	e000      	b.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x816>
        break;
 80031c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031ca:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d10a      	bne.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x834>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80031d2:	4b4f      	ldr	r3, [pc, #316]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80031d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031d6:	f023 0103 	bic.w	r1, r3, #3
 80031da:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031e0:	4a4b      	ldr	r2, [pc, #300]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80031e2:	430b      	orrs	r3, r1
 80031e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80031e6:	e003      	b.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031e8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80031ec:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80031f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80031fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003200:	2300      	movs	r3, #0
 8003202:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003206:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800320a:	460b      	mov	r3, r1
 800320c:	4313      	orrs	r3, r2
 800320e:	f000 80a0 	beq.w	8003352 <HAL_RCCEx_PeriphCLKConfig+0x99e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003212:	4b40      	ldr	r3, [pc, #256]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a3f      	ldr	r2, [pc, #252]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8003218:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800321c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800321e:	f7fe f8cd 	bl	80013bc <HAL_GetTick>
 8003222:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003226:	e00b      	b.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x88c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003228:	f7fe f8c8 	bl	80013bc <HAL_GetTick>
 800322c:	4602      	mov	r2, r0
 800322e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b64      	cmp	r3, #100	@ 0x64
 8003236:	d903      	bls.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x88c>
      {
        ret = HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800323e:	e005      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x898>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003240:	4b34      	ldr	r3, [pc, #208]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0ed      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x874>
      }
    }

    if (ret == HAL_OK)
 800324c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003250:	2b00      	cmp	r3, #0
 8003252:	d17a      	bne.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x996>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003254:	4b2e      	ldr	r3, [pc, #184]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003256:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003258:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800325c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003260:	4053      	eors	r3, r2
 8003262:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003266:	2b00      	cmp	r3, #0
 8003268:	d015      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800326a:	4b29      	ldr	r3, [pc, #164]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800326c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800326e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003272:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003276:	4b26      	ldr	r3, [pc, #152]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800327a:	4a25      	ldr	r2, [pc, #148]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800327c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003280:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003282:	4b23      	ldr	r3, [pc, #140]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003286:	4a22      	ldr	r2, [pc, #136]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003288:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800328c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800328e:	4a20      	ldr	r2, [pc, #128]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003290:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003294:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003296:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800329a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800329e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032a2:	d118      	bne.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x922>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a4:	f7fe f88a 	bl	80013bc <HAL_GetTick>
 80032a8:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80032ac:	e00d      	b.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x916>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ae:	f7fe f885 	bl	80013bc <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80032b8:	1ad2      	subs	r2, r2, r3
 80032ba:	f241 3388 	movw	r3, #5000	@ 0x1388
 80032be:	429a      	cmp	r2, r3
 80032c0:	d903      	bls.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x916>
          {
            ret = HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
            break;
 80032c8:	e005      	b.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x922>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80032ca:	4b11      	ldr	r3, [pc, #68]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80032cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d0eb      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x8fa>
          }
        }
      }

      if (ret == HAL_OK)
 80032d6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d130      	bne.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x98c>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032de:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80032e2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80032e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80032ee:	d115      	bne.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x968>
 80032f0:	4b07      	ldr	r3, [pc, #28]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80032f2:	691b      	ldr	r3, [r3, #16]
 80032f4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80032f8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80032fc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003300:	091a      	lsrs	r2, r3, #4
 8003302:	4b05      	ldr	r3, [pc, #20]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8003304:	4013      	ands	r3, r2
 8003306:	4a02      	ldr	r2, [pc, #8]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003308:	430b      	orrs	r3, r1
 800330a:	6113      	str	r3, [r2, #16]
 800330c:	e00c      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x974>
 800330e:	bf00      	nop
 8003310:	58024400 	.word	0x58024400
 8003314:	58024800 	.word	0x58024800
 8003318:	00ffffcf 	.word	0x00ffffcf
 800331c:	4bd4      	ldr	r3, [pc, #848]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 800331e:	691b      	ldr	r3, [r3, #16]
 8003320:	4ad3      	ldr	r2, [pc, #844]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003322:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003326:	6113      	str	r3, [r2, #16]
 8003328:	4bd1      	ldr	r3, [pc, #836]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 800332a:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800332c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003330:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003334:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003338:	4acd      	ldr	r2, [pc, #820]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 800333a:	430b      	orrs	r3, r1
 800333c:	6713      	str	r3, [r2, #112]	@ 0x70
 800333e:	e008      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003340:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003344:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
 8003348:	e003      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800334a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800334e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003352:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800335a:	f002 0301 	and.w	r3, r2, #1
 800335e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003362:	2300      	movs	r3, #0
 8003364:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003368:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800336c:	460b      	mov	r3, r1
 800336e:	4313      	orrs	r3, r2
 8003370:	f000 808b 	beq.w	800348a <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003374:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003378:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800337c:	2b28      	cmp	r3, #40	@ 0x28
 800337e:	d86b      	bhi.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8003380:	a201      	add	r2, pc, #4	@ (adr r2, 8003388 <HAL_RCCEx_PeriphCLKConfig+0x9d4>)
 8003382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003386:	bf00      	nop
 8003388:	08003461 	.word	0x08003461
 800338c:	08003459 	.word	0x08003459
 8003390:	08003459 	.word	0x08003459
 8003394:	08003459 	.word	0x08003459
 8003398:	08003459 	.word	0x08003459
 800339c:	08003459 	.word	0x08003459
 80033a0:	08003459 	.word	0x08003459
 80033a4:	08003459 	.word	0x08003459
 80033a8:	0800342d 	.word	0x0800342d
 80033ac:	08003459 	.word	0x08003459
 80033b0:	08003459 	.word	0x08003459
 80033b4:	08003459 	.word	0x08003459
 80033b8:	08003459 	.word	0x08003459
 80033bc:	08003459 	.word	0x08003459
 80033c0:	08003459 	.word	0x08003459
 80033c4:	08003459 	.word	0x08003459
 80033c8:	08003443 	.word	0x08003443
 80033cc:	08003459 	.word	0x08003459
 80033d0:	08003459 	.word	0x08003459
 80033d4:	08003459 	.word	0x08003459
 80033d8:	08003459 	.word	0x08003459
 80033dc:	08003459 	.word	0x08003459
 80033e0:	08003459 	.word	0x08003459
 80033e4:	08003459 	.word	0x08003459
 80033e8:	08003461 	.word	0x08003461
 80033ec:	08003459 	.word	0x08003459
 80033f0:	08003459 	.word	0x08003459
 80033f4:	08003459 	.word	0x08003459
 80033f8:	08003459 	.word	0x08003459
 80033fc:	08003459 	.word	0x08003459
 8003400:	08003459 	.word	0x08003459
 8003404:	08003459 	.word	0x08003459
 8003408:	08003461 	.word	0x08003461
 800340c:	08003459 	.word	0x08003459
 8003410:	08003459 	.word	0x08003459
 8003414:	08003459 	.word	0x08003459
 8003418:	08003459 	.word	0x08003459
 800341c:	08003459 	.word	0x08003459
 8003420:	08003459 	.word	0x08003459
 8003424:	08003459 	.word	0x08003459
 8003428:	08003461 	.word	0x08003461
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800342c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003430:	3308      	adds	r3, #8
 8003432:	2101      	movs	r1, #1
 8003434:	4618      	mov	r0, r3
 8003436:	f000 fd07 	bl	8003e48 <RCCEx_PLL2_Config>
 800343a:	4603      	mov	r3, r0
 800343c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003440:	e00f      	b.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0xaae>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003442:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003446:	3328      	adds	r3, #40	@ 0x28
 8003448:	2101      	movs	r1, #1
 800344a:	4618      	mov	r0, r3
 800344c:	f000 fdae 	bl	8003fac <RCCEx_PLL3_Config>
 8003450:	4603      	mov	r3, r0
 8003452:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003456:	e004      	b.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0xaae>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800345e:	e000      	b.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0xaae>
        break;
 8003460:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003462:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003466:	2b00      	cmp	r3, #0
 8003468:	d10b      	bne.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xace>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800346a:	4b81      	ldr	r3, [pc, #516]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 800346c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800346e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003472:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003476:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800347a:	4a7d      	ldr	r2, [pc, #500]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 800347c:	430b      	orrs	r3, r1
 800347e:	6553      	str	r3, [r2, #84]	@ 0x54
 8003480:	e003      	b.n	800348a <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003482:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003486:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800348a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800348e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003492:	f002 0302 	and.w	r3, r2, #2
 8003496:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800349a:	2300      	movs	r3, #0
 800349c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80034a0:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80034a4:	460b      	mov	r3, r1
 80034a6:	4313      	orrs	r3, r2
 80034a8:	d042      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80034aa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80034ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80034b0:	2b05      	cmp	r3, #5
 80034b2:	d825      	bhi.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
 80034b4:	a201      	add	r2, pc, #4	@ (adr r2, 80034bc <HAL_RCCEx_PeriphCLKConfig+0xb08>)
 80034b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ba:	bf00      	nop
 80034bc:	08003509 	.word	0x08003509
 80034c0:	080034d5 	.word	0x080034d5
 80034c4:	080034eb 	.word	0x080034eb
 80034c8:	08003509 	.word	0x08003509
 80034cc:	08003509 	.word	0x08003509
 80034d0:	08003509 	.word	0x08003509
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80034d4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80034d8:	3308      	adds	r3, #8
 80034da:	2101      	movs	r1, #1
 80034dc:	4618      	mov	r0, r3
 80034de:	f000 fcb3 	bl	8003e48 <RCCEx_PLL2_Config>
 80034e2:	4603      	mov	r3, r0
 80034e4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80034e8:	e00f      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xb56>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80034ea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80034ee:	3328      	adds	r3, #40	@ 0x28
 80034f0:	2101      	movs	r1, #1
 80034f2:	4618      	mov	r0, r3
 80034f4:	f000 fd5a 	bl	8003fac <RCCEx_PLL3_Config>
 80034f8:	4603      	mov	r3, r0
 80034fa:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80034fe:	e004      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xb56>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003506:	e000      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xb56>
        break;
 8003508:	bf00      	nop
    }

    if (ret == HAL_OK)
 800350a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800350e:	2b00      	cmp	r3, #0
 8003510:	d10a      	bne.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0xb74>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003512:	4b57      	ldr	r3, [pc, #348]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003516:	f023 0107 	bic.w	r1, r3, #7
 800351a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800351e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003520:	4a53      	ldr	r2, [pc, #332]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003522:	430b      	orrs	r3, r1
 8003524:	6553      	str	r3, [r2, #84]	@ 0x54
 8003526:	e003      	b.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003528:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800352c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003530:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003538:	f002 0304 	and.w	r3, r2, #4
 800353c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003540:	2300      	movs	r3, #0
 8003542:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003546:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800354a:	460b      	mov	r3, r1
 800354c:	4313      	orrs	r3, r2
 800354e:	d044      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0xc26>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003550:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003554:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003558:	2b05      	cmp	r3, #5
 800355a:	d825      	bhi.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0xbf4>
 800355c:	a201      	add	r2, pc, #4	@ (adr r2, 8003564 <HAL_RCCEx_PeriphCLKConfig+0xbb0>)
 800355e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003562:	bf00      	nop
 8003564:	080035b1 	.word	0x080035b1
 8003568:	0800357d 	.word	0x0800357d
 800356c:	08003593 	.word	0x08003593
 8003570:	080035b1 	.word	0x080035b1
 8003574:	080035b1 	.word	0x080035b1
 8003578:	080035b1 	.word	0x080035b1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800357c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003580:	3308      	adds	r3, #8
 8003582:	2101      	movs	r1, #1
 8003584:	4618      	mov	r0, r3
 8003586:	f000 fc5f 	bl	8003e48 <RCCEx_PLL2_Config>
 800358a:	4603      	mov	r3, r0
 800358c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003590:	e00f      	b.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003592:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003596:	3328      	adds	r3, #40	@ 0x28
 8003598:	2101      	movs	r1, #1
 800359a:	4618      	mov	r0, r3
 800359c:	f000 fd06 	bl	8003fac <RCCEx_PLL3_Config>
 80035a0:	4603      	mov	r3, r0
 80035a2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80035a6:	e004      	b.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80035ae:	e000      	b.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        break;
 80035b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035b2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d10b      	bne.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035ba:	4b2d      	ldr	r3, [pc, #180]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 80035bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035be:	f023 0107 	bic.w	r1, r3, #7
 80035c2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80035c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035ca:	4a29      	ldr	r2, [pc, #164]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 80035cc:	430b      	orrs	r3, r1
 80035ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80035d0:	e003      	b.n	80035da <HAL_RCCEx_PeriphCLKConfig+0xc26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035d2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80035d6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80035da:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80035de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e2:	f002 0320 	and.w	r3, r2, #32
 80035e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80035ea:	2300      	movs	r3, #0
 80035ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80035f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80035f4:	460b      	mov	r3, r1
 80035f6:	4313      	orrs	r3, r2
 80035f8:	d057      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0xcf6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80035fa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80035fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003602:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003606:	d035      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0xcc0>
 8003608:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800360c:	d82c      	bhi.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 800360e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003612:	d031      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0xcc4>
 8003614:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003618:	d826      	bhi.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 800361a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800361e:	d02d      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 8003620:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003624:	d820      	bhi.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8003626:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800362a:	d012      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
 800362c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003630:	d81a      	bhi.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8003632:	2b00      	cmp	r3, #0
 8003634:	d024      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 8003636:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800363a:	d115      	bne.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800363c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003640:	3308      	adds	r3, #8
 8003642:	2100      	movs	r1, #0
 8003644:	4618      	mov	r0, r3
 8003646:	f000 fbff 	bl	8003e48 <RCCEx_PLL2_Config>
 800364a:	4603      	mov	r3, r0
 800364c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003650:	e017      	b.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0xcce>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003652:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003656:	3328      	adds	r3, #40	@ 0x28
 8003658:	2102      	movs	r1, #2
 800365a:	4618      	mov	r0, r3
 800365c:	f000 fca6 	bl	8003fac <RCCEx_PLL3_Config>
 8003660:	4603      	mov	r3, r0
 8003662:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003666:	e00c      	b.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800366e:	e008      	b.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0xcce>
 8003670:	58024400 	.word	0x58024400
        break;
 8003674:	bf00      	nop
 8003676:	e004      	b.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8003678:	bf00      	nop
 800367a:	e002      	b.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 800367c:	bf00      	nop
 800367e:	e000      	b.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8003680:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003682:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003686:	2b00      	cmp	r3, #0
 8003688:	d10b      	bne.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0xcee>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800368a:	4bc2      	ldr	r3, [pc, #776]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800368c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800368e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003692:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003696:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800369a:	4abe      	ldr	r2, [pc, #760]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800369c:	430b      	orrs	r3, r1
 800369e:	6553      	str	r3, [r2, #84]	@ 0x54
 80036a0:	e003      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036a2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80036a6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80036aa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80036ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036b2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80036b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80036ba:	2300      	movs	r3, #0
 80036bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80036c0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80036c4:	460b      	mov	r3, r1
 80036c6:	4313      	orrs	r3, r2
 80036c8:	d055      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80036ca:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80036ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80036d2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80036d6:	d033      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
 80036d8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80036dc:	d82c      	bhi.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 80036de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036e2:	d02f      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0xd90>
 80036e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036e8:	d826      	bhi.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 80036ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80036ee:	d02b      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0xd94>
 80036f0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80036f4:	d820      	bhi.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 80036f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036fa:	d012      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
 80036fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003700:	d81a      	bhi.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8003702:	2b00      	cmp	r3, #0
 8003704:	d022      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0xd98>
 8003706:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800370a:	d115      	bne.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xd84>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800370c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003710:	3308      	adds	r3, #8
 8003712:	2100      	movs	r1, #0
 8003714:	4618      	mov	r0, r3
 8003716:	f000 fb97 	bl	8003e48 <RCCEx_PLL2_Config>
 800371a:	4603      	mov	r3, r0
 800371c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003720:	e015      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xd9a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003722:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003726:	3328      	adds	r3, #40	@ 0x28
 8003728:	2102      	movs	r1, #2
 800372a:	4618      	mov	r0, r3
 800372c:	f000 fc3e 	bl	8003fac <RCCEx_PLL3_Config>
 8003730:	4603      	mov	r3, r0
 8003732:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003736:	e00a      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800373e:	e006      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8003740:	bf00      	nop
 8003742:	e004      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8003744:	bf00      	nop
 8003746:	e002      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8003748:	bf00      	nop
 800374a:	e000      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 800374c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800374e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003752:	2b00      	cmp	r3, #0
 8003754:	d10b      	bne.n	800376e <HAL_RCCEx_PeriphCLKConfig+0xdba>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003756:	4b8f      	ldr	r3, [pc, #572]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800375a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800375e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003762:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003766:	4a8b      	ldr	r2, [pc, #556]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003768:	430b      	orrs	r3, r1
 800376a:	6593      	str	r3, [r2, #88]	@ 0x58
 800376c:	e003      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800376e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003772:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003776:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800377a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800377e:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003782:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003786:	2300      	movs	r3, #0
 8003788:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800378c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003790:	460b      	mov	r3, r1
 8003792:	4313      	orrs	r3, r2
 8003794:	d055      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003796:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800379a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800379e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80037a2:	d033      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0xe58>
 80037a4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80037a8:	d82c      	bhi.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 80037aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037ae:	d02f      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 80037b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037b4:	d826      	bhi.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 80037b6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80037ba:	d02b      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 80037bc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80037c0:	d820      	bhi.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 80037c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037c6:	d012      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0xe3a>
 80037c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037cc:	d81a      	bhi.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d022      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0xe64>
 80037d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037d6:	d115      	bne.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xe50>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037d8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037dc:	3308      	adds	r3, #8
 80037de:	2100      	movs	r1, #0
 80037e0:	4618      	mov	r0, r3
 80037e2:	f000 fb31 	bl	8003e48 <RCCEx_PLL2_Config>
 80037e6:	4603      	mov	r3, r0
 80037e8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80037ec:	e015      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xe66>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80037ee:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037f2:	3328      	adds	r3, #40	@ 0x28
 80037f4:	2102      	movs	r1, #2
 80037f6:	4618      	mov	r0, r3
 80037f8:	f000 fbd8 	bl	8003fac <RCCEx_PLL3_Config>
 80037fc:	4603      	mov	r3, r0
 80037fe:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003802:	e00a      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xe66>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800380a:	e006      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 800380c:	bf00      	nop
 800380e:	e004      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003810:	bf00      	nop
 8003812:	e002      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003814:	bf00      	nop
 8003816:	e000      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003818:	bf00      	nop
    }

    if (ret == HAL_OK)
 800381a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10b      	bne.n	800383a <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003822:	4b5c      	ldr	r3, [pc, #368]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003826:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800382a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800382e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003832:	4a58      	ldr	r2, [pc, #352]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003834:	430b      	orrs	r3, r1
 8003836:	6593      	str	r3, [r2, #88]	@ 0x58
 8003838:	e003      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800383a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800383e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003842:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384a:	f002 0308 	and.w	r3, r2, #8
 800384e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003852:	2300      	movs	r3, #0
 8003854:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003858:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800385c:	460b      	mov	r3, r1
 800385e:	4313      	orrs	r3, r2
 8003860:	d01e      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0xeec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003862:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800386a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800386e:	d10c      	bne.n	800388a <HAL_RCCEx_PeriphCLKConfig+0xed6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003870:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003874:	3328      	adds	r3, #40	@ 0x28
 8003876:	2102      	movs	r1, #2
 8003878:	4618      	mov	r0, r3
 800387a:	f000 fb97 	bl	8003fac <RCCEx_PLL3_Config>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d002      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0xed6>
      {
        status = HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800388a:	4b42      	ldr	r3, [pc, #264]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800388c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800388e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003892:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003896:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800389a:	4a3e      	ldr	r2, [pc, #248]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800389c:	430b      	orrs	r3, r1
 800389e:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80038a0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a8:	f002 0310 	and.w	r3, r2, #16
 80038ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80038b0:	2300      	movs	r3, #0
 80038b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80038b6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80038ba:	460b      	mov	r3, r1
 80038bc:	4313      	orrs	r3, r2
 80038be:	d01e      	beq.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0xf4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80038c0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038cc:	d10c      	bne.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80038ce:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038d2:	3328      	adds	r3, #40	@ 0x28
 80038d4:	2102      	movs	r1, #2
 80038d6:	4618      	mov	r0, r3
 80038d8:	f000 fb68 	bl	8003fac <RCCEx_PLL3_Config>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d002      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
      {
        status = HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80038e8:	4b2a      	ldr	r3, [pc, #168]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80038ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ec:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80038f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038f8:	4a26      	ldr	r2, [pc, #152]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80038fa:	430b      	orrs	r3, r1
 80038fc:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038fe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003906:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800390a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800390e:	2300      	movs	r3, #0
 8003910:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003914:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003918:	460b      	mov	r3, r1
 800391a:	4313      	orrs	r3, r2
 800391c:	d040      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800391e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003922:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003926:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800392a:	d022      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0xfbe>
 800392c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003930:	d81b      	bhi.n	800396a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_RCCEx_PeriphCLKConfig+0xf8a>
 8003936:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800393a:	d00b      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0xfa0>
 800393c:	e015      	b.n	800396a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800393e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003942:	3308      	adds	r3, #8
 8003944:	2100      	movs	r1, #0
 8003946:	4618      	mov	r0, r3
 8003948:	f000 fa7e 	bl	8003e48 <RCCEx_PLL2_Config>
 800394c:	4603      	mov	r3, r0
 800394e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003952:	e00f      	b.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003954:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003958:	3328      	adds	r3, #40	@ 0x28
 800395a:	2102      	movs	r1, #2
 800395c:	4618      	mov	r0, r3
 800395e:	f000 fb25 	bl	8003fac <RCCEx_PLL3_Config>
 8003962:	4603      	mov	r3, r0
 8003964:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003968:	e004      	b.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003970:	e000      	b.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        break;
 8003972:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003974:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003978:	2b00      	cmp	r3, #0
 800397a:	d10d      	bne.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800397c:	4b05      	ldr	r3, [pc, #20]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800397e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003980:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003984:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003988:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800398c:	4a01      	ldr	r2, [pc, #4]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800398e:	430b      	orrs	r3, r1
 8003990:	6593      	str	r3, [r2, #88]	@ 0x58
 8003992:	e005      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8003994:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003998:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800399c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80039a0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80039a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039a8:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80039ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 80039ae:	2300      	movs	r3, #0
 80039b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80039b2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80039b6:	460b      	mov	r3, r1
 80039b8:	4313      	orrs	r3, r2
 80039ba:	d03b      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1080>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80039bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80039c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039c4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80039c8:	d01f      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x1056>
 80039ca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80039ce:	d818      	bhi.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x104e>
 80039d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039d4:	d003      	beq.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x102a>
 80039d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80039da:	d007      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x1038>
 80039dc:	e011      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x104e>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039de:	4b64      	ldr	r3, [pc, #400]	@ (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80039e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039e2:	4a63      	ldr	r2, [pc, #396]	@ (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80039e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80039ea:	e00f      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80039f0:	3328      	adds	r3, #40	@ 0x28
 80039f2:	2101      	movs	r1, #1
 80039f4:	4618      	mov	r0, r3
 80039f6:	f000 fad9 	bl	8003fac <RCCEx_PLL3_Config>
 80039fa:	4603      	mov	r3, r0
 80039fc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* USB clock source configuration done later after clock selection check */
        break;
 8003a00:	e004      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x1058>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003a08:	e000      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x1058>
        break;
 8003a0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a0c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d10b      	bne.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x1078>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a14:	4b56      	ldr	r3, [pc, #344]	@ (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003a16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a18:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003a1c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003a20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a24:	4a52      	ldr	r2, [pc, #328]	@ (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003a26:	430b      	orrs	r3, r1
 8003a28:	6553      	str	r3, [r2, #84]	@ 0x54
 8003a2a:	e003      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1080>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a2c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003a30:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003a34:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a3c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003a40:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a42:	2300      	movs	r3, #0
 8003a44:	677b      	str	r3, [r7, #116]	@ 0x74
 8003a46:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003a4a:	460b      	mov	r3, r1
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	d031      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x1100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003a50:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d003      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x10ae>
 8003a5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a5e:	d007      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8003a60:	e011      	b.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x10d2>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a62:	4b43      	ldr	r3, [pc, #268]	@ (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a66:	4a42      	ldr	r2, [pc, #264]	@ (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003a68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003a6e:	e00e      	b.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x10da>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003a70:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003a74:	3308      	adds	r3, #8
 8003a76:	2102      	movs	r1, #2
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f000 f9e5 	bl	8003e48 <RCCEx_PLL2_Config>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003a84:	e003      	b.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x10da>

      default:
        ret = HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003a8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a8e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d10a      	bne.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x10f8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003a96:	4b36      	ldr	r3, [pc, #216]	@ (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a9a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003a9e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003aa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa4:	4a32      	ldr	r2, [pc, #200]	@ (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003aa6:	430b      	orrs	r3, r1
 8003aa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003aaa:	e003      	b.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x1100>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aac:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003ab0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003ab4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003abc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003ac0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ac6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003aca:	460b      	mov	r3, r1
 8003acc:	4313      	orrs	r3, r2
 8003ace:	d00c      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x1136>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003ad0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003ad4:	3328      	adds	r3, #40	@ 0x28
 8003ad6:	2102      	movs	r1, #2
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f000 fa67 	bl	8003fac <RCCEx_PLL3_Config>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d002      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x1136>
    {
      status = HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003aea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003af6:	663b      	str	r3, [r7, #96]	@ 0x60
 8003af8:	2300      	movs	r3, #0
 8003afa:	667b      	str	r3, [r7, #100]	@ 0x64
 8003afc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003b00:	460b      	mov	r3, r1
 8003b02:	4313      	orrs	r3, r2
 8003b04:	d03a      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x11c8>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003b06:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003b0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b12:	d018      	beq.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x1192>
 8003b14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b18:	d811      	bhi.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x118a>
 8003b1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b1e:	d014      	beq.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x1196>
 8003b20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b24:	d80b      	bhi.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x118a>
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d011      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x119a>
 8003b2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b2e:	d106      	bne.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x118a>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b30:	4b0f      	ldr	r3, [pc, #60]	@ (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b34:	4a0e      	ldr	r2, [pc, #56]	@ (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003b36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003b3c:	e008      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003b44:	e004      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 8003b46:	bf00      	nop
 8003b48:	e002      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 8003b4a:	bf00      	nop
 8003b4c:	e000      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 8003b4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b50:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d10d      	bne.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x11c0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b58:	4b05      	ldr	r3, [pc, #20]	@ (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003b5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b5c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003b60:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003b64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b68:	4a01      	ldr	r2, [pc, #4]	@ (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003b6a:	430b      	orrs	r3, r1
 8003b6c:	6553      	str	r3, [r2, #84]	@ 0x54
 8003b6e:	e005      	b.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x11c8>
 8003b70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b74:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003b78:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003b7c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b84:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003b88:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b8e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003b92:	460b      	mov	r3, r1
 8003b94:	4313      	orrs	r3, r2
 8003b96:	d009      	beq.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x11f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003b98:	4baa      	ldr	r3, [pc, #680]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003b9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b9c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003ba0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003ba4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ba6:	4aa7      	ldr	r2, [pc, #668]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003ba8:	430b      	orrs	r3, r1
 8003baa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003bac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bb4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003bb8:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bba:	2300      	movs	r3, #0
 8003bbc:	657b      	str	r3, [r7, #84]	@ 0x54
 8003bbe:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003bc2:	460b      	mov	r3, r1
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	d00a      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x122a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003bc8:	4b9e      	ldr	r3, [pc, #632]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003bca:	691b      	ldr	r3, [r3, #16]
 8003bcc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003bd0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003bd4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003bd8:	4a9a      	ldr	r2, [pc, #616]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003bda:	430b      	orrs	r3, r1
 8003bdc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003bde:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003bea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bec:	2300      	movs	r3, #0
 8003bee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003bf0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	d009      	beq.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x125a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003bfa:	4b92      	ldr	r3, [pc, #584]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003bfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bfe:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003c02:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003c06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c08:	4a8e      	ldr	r2, [pc, #568]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003c0a:	430b      	orrs	r3, r1
 8003c0c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003c0e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c16:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003c1a:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c20:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003c24:	460b      	mov	r3, r1
 8003c26:	4313      	orrs	r3, r2
 8003c28:	d00e      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x1294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c2a:	4b86      	ldr	r3, [pc, #536]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	4a85      	ldr	r2, [pc, #532]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003c30:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003c34:	6113      	str	r3, [r2, #16]
 8003c36:	4b83      	ldr	r3, [pc, #524]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003c38:	6919      	ldr	r1, [r3, #16]
 8003c3a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003c3e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003c42:	4a80      	ldr	r2, [pc, #512]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003c44:	430b      	orrs	r3, r1
 8003c46:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003c48:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c50:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003c54:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c56:	2300      	movs	r3, #0
 8003c58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c5a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003c5e:	460b      	mov	r3, r1
 8003c60:	4313      	orrs	r3, r2
 8003c62:	d009      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x12c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003c64:	4b77      	ldr	r3, [pc, #476]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003c66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c68:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003c6c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003c70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c72:	4a74      	ldr	r2, [pc, #464]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003c74:	430b      	orrs	r3, r1
 8003c76:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003c78:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c80:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003c84:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c86:	2300      	movs	r3, #0
 8003c88:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c8a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4313      	orrs	r3, r2
 8003c92:	d00a      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003c94:	4b6b      	ldr	r3, [pc, #428]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003c96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c98:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003c9c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca4:	4a67      	ldr	r2, [pc, #412]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003ca6:	430b      	orrs	r3, r1
 8003ca8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003caa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cbc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003cc0:	460b      	mov	r3, r1
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	d011      	beq.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003cc6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003cca:	3308      	adds	r3, #8
 8003ccc:	2100      	movs	r1, #0
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f000 f8ba 	bl	8003e48 <RCCEx_PLL2_Config>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8003cda:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d003      	beq.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ce2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003ce6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003cea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf2:	2100      	movs	r1, #0
 8003cf4:	6239      	str	r1, [r7, #32]
 8003cf6:	f003 0302 	and.w	r3, r3, #2
 8003cfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cfc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003d00:	460b      	mov	r3, r1
 8003d02:	4313      	orrs	r3, r2
 8003d04:	d011      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d06:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003d0a:	3308      	adds	r3, #8
 8003d0c:	2101      	movs	r1, #1
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f000 f89a 	bl	8003e48 <RCCEx_PLL2_Config>
 8003d14:	4603      	mov	r3, r0
 8003d16:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8003d1a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d003      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d22:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003d26:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003d2a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d32:	2100      	movs	r1, #0
 8003d34:	61b9      	str	r1, [r7, #24]
 8003d36:	f003 0304 	and.w	r3, r3, #4
 8003d3a:	61fb      	str	r3, [r7, #28]
 8003d3c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003d40:	460b      	mov	r3, r1
 8003d42:	4313      	orrs	r3, r2
 8003d44:	d011      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d46:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003d4a:	3308      	adds	r3, #8
 8003d4c:	2102      	movs	r1, #2
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 f87a 	bl	8003e48 <RCCEx_PLL2_Config>
 8003d54:	4603      	mov	r3, r0
 8003d56:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8003d5a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d003      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d62:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003d66:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003d6a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d72:	2100      	movs	r1, #0
 8003d74:	6139      	str	r1, [r7, #16]
 8003d76:	f003 0308 	and.w	r3, r3, #8
 8003d7a:	617b      	str	r3, [r7, #20]
 8003d7c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003d80:	460b      	mov	r3, r1
 8003d82:	4313      	orrs	r3, r2
 8003d84:	d011      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d86:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003d8a:	3328      	adds	r3, #40	@ 0x28
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f000 f90c 	bl	8003fac <RCCEx_PLL3_Config>
 8003d94:	4603      	mov	r3, r0
 8003d96:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  
    if (ret == HAL_OK)
 8003d9a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d003      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003da2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003da6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003daa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db2:	2100      	movs	r1, #0
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	f003 0310 	and.w	r3, r3, #16
 8003dba:	60fb      	str	r3, [r7, #12]
 8003dbc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	d011      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x1436>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003dc6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003dca:	3328      	adds	r3, #40	@ 0x28
 8003dcc:	2101      	movs	r1, #1
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f000 f8ec 	bl	8003fac <RCCEx_PLL3_Config>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8003dda:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d003      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x1436>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003de2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003de6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003dea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df2:	2100      	movs	r1, #0
 8003df4:	6039      	str	r1, [r7, #0]
 8003df6:	f003 0320 	and.w	r3, r3, #32
 8003dfa:	607b      	str	r3, [r7, #4]
 8003dfc:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003e00:	460b      	mov	r3, r1
 8003e02:	4313      	orrs	r3, r2
 8003e04:	d011      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x1476>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e06:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003e0a:	3328      	adds	r3, #40	@ 0x28
 8003e0c:	2102      	movs	r1, #2
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f000 f8cc 	bl	8003fac <RCCEx_PLL3_Config>
 8003e14:	4603      	mov	r3, r0
 8003e16:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8003e1a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d003      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x1476>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e22:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003e26:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }

  if (status == HAL_OK)
 8003e2a:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d101      	bne.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x1482>
  {
    return HAL_OK;
 8003e32:	2300      	movs	r3, #0
 8003e34:	e000      	b.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x1484>
  }
  return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e44:	58024400 	.word	0x58024400

08003e48 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
 8003e50:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e52:	2300      	movs	r3, #0
 8003e54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003e56:	4b53      	ldr	r3, [pc, #332]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e5a:	f003 0303 	and.w	r3, r3, #3
 8003e5e:	2b03      	cmp	r3, #3
 8003e60:	d101      	bne.n	8003e66 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e099      	b.n	8003f9a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003e66:	4b4f      	ldr	r3, [pc, #316]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a4e      	ldr	r2, [pc, #312]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003e6c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e72:	f7fd faa3 	bl	80013bc <HAL_GetTick>
 8003e76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003e78:	e008      	b.n	8003e8c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003e7a:	f7fd fa9f 	bl	80013bc <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d901      	bls.n	8003e8c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	e086      	b.n	8003f9a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003e8c:	4b45      	ldr	r3, [pc, #276]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d1f0      	bne.n	8003e7a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003e98:	4b42      	ldr	r3, [pc, #264]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e9c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	031b      	lsls	r3, r3, #12
 8003ea6:	493f      	ldr	r1, [pc, #252]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	628b      	str	r3, [r1, #40]	@ 0x28
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	3b01      	subs	r3, #1
 8003eb2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	3b01      	subs	r3, #1
 8003ebc:	025b      	lsls	r3, r3, #9
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	431a      	orrs	r2, r3
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	041b      	lsls	r3, r3, #16
 8003eca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003ece:	431a      	orrs	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	691b      	ldr	r3, [r3, #16]
 8003ed4:	3b01      	subs	r3, #1
 8003ed6:	061b      	lsls	r3, r3, #24
 8003ed8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003edc:	4931      	ldr	r1, [pc, #196]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003ee2:	4b30      	ldr	r3, [pc, #192]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ee6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	492d      	ldr	r1, [pc, #180]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003ef4:	4b2b      	ldr	r3, [pc, #172]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef8:	f023 0220 	bic.w	r2, r3, #32
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	699b      	ldr	r3, [r3, #24]
 8003f00:	4928      	ldr	r1, [pc, #160]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f02:	4313      	orrs	r3, r2
 8003f04:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003f06:	4b27      	ldr	r3, [pc, #156]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f0a:	4a26      	ldr	r2, [pc, #152]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f0c:	f023 0310 	bic.w	r3, r3, #16
 8003f10:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003f12:	4b24      	ldr	r3, [pc, #144]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f14:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f16:	4b24      	ldr	r3, [pc, #144]	@ (8003fa8 <RCCEx_PLL2_Config+0x160>)
 8003f18:	4013      	ands	r3, r2
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	69d2      	ldr	r2, [r2, #28]
 8003f1e:	00d2      	lsls	r2, r2, #3
 8003f20:	4920      	ldr	r1, [pc, #128]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f22:	4313      	orrs	r3, r2
 8003f24:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003f26:	4b1f      	ldr	r3, [pc, #124]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f2a:	4a1e      	ldr	r2, [pc, #120]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f2c:	f043 0310 	orr.w	r3, r3, #16
 8003f30:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d106      	bne.n	8003f46 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003f38:	4b1a      	ldr	r3, [pc, #104]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f3c:	4a19      	ldr	r2, [pc, #100]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f3e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003f42:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003f44:	e00f      	b.n	8003f66 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d106      	bne.n	8003f5a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003f4c:	4b15      	ldr	r3, [pc, #84]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f50:	4a14      	ldr	r2, [pc, #80]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f56:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003f58:	e005      	b.n	8003f66 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003f5a:	4b12      	ldr	r3, [pc, #72]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f5e:	4a11      	ldr	r2, [pc, #68]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f60:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003f64:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003f66:	4b0f      	ldr	r3, [pc, #60]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a0e      	ldr	r2, [pc, #56]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f6c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003f70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f72:	f7fd fa23 	bl	80013bc <HAL_GetTick>
 8003f76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003f78:	e008      	b.n	8003f8c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003f7a:	f7fd fa1f 	bl	80013bc <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d901      	bls.n	8003f8c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e006      	b.n	8003f9a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003f8c:	4b05      	ldr	r3, [pc, #20]	@ (8003fa4 <RCCEx_PLL2_Config+0x15c>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d0f0      	beq.n	8003f7a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3710      	adds	r7, #16
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	58024400 	.word	0x58024400
 8003fa8:	ffff0007 	.word	0xffff0007

08003fac <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003fba:	4b53      	ldr	r3, [pc, #332]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 8003fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fbe:	f003 0303 	and.w	r3, r3, #3
 8003fc2:	2b03      	cmp	r3, #3
 8003fc4:	d101      	bne.n	8003fca <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e099      	b.n	80040fe <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003fca:	4b4f      	ldr	r3, [pc, #316]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a4e      	ldr	r2, [pc, #312]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 8003fd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fd6:	f7fd f9f1 	bl	80013bc <HAL_GetTick>
 8003fda:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003fdc:	e008      	b.n	8003ff0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003fde:	f7fd f9ed 	bl	80013bc <HAL_GetTick>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d901      	bls.n	8003ff0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003fec:	2303      	movs	r3, #3
 8003fee:	e086      	b.n	80040fe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003ff0:	4b45      	ldr	r3, [pc, #276]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d1f0      	bne.n	8003fde <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003ffc:	4b42      	ldr	r3, [pc, #264]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004000:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	051b      	lsls	r3, r3, #20
 800400a:	493f      	ldr	r1, [pc, #252]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 800400c:	4313      	orrs	r3, r2
 800400e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	3b01      	subs	r3, #1
 8004016:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	3b01      	subs	r3, #1
 8004020:	025b      	lsls	r3, r3, #9
 8004022:	b29b      	uxth	r3, r3
 8004024:	431a      	orrs	r2, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	3b01      	subs	r3, #1
 800402c:	041b      	lsls	r3, r3, #16
 800402e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004032:	431a      	orrs	r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	3b01      	subs	r3, #1
 800403a:	061b      	lsls	r3, r3, #24
 800403c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004040:	4931      	ldr	r1, [pc, #196]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 8004042:	4313      	orrs	r3, r2
 8004044:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004046:	4b30      	ldr	r3, [pc, #192]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 8004048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800404a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	492d      	ldr	r1, [pc, #180]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 8004054:	4313      	orrs	r3, r2
 8004056:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004058:	4b2b      	ldr	r3, [pc, #172]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 800405a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800405c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	699b      	ldr	r3, [r3, #24]
 8004064:	4928      	ldr	r1, [pc, #160]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 8004066:	4313      	orrs	r3, r2
 8004068:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800406a:	4b27      	ldr	r3, [pc, #156]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 800406c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800406e:	4a26      	ldr	r2, [pc, #152]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 8004070:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004074:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004076:	4b24      	ldr	r3, [pc, #144]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 8004078:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800407a:	4b24      	ldr	r3, [pc, #144]	@ (800410c <RCCEx_PLL3_Config+0x160>)
 800407c:	4013      	ands	r3, r2
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	69d2      	ldr	r2, [r2, #28]
 8004082:	00d2      	lsls	r2, r2, #3
 8004084:	4920      	ldr	r1, [pc, #128]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 8004086:	4313      	orrs	r3, r2
 8004088:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800408a:	4b1f      	ldr	r3, [pc, #124]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 800408c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800408e:	4a1e      	ldr	r2, [pc, #120]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 8004090:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004094:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d106      	bne.n	80040aa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800409c:	4b1a      	ldr	r3, [pc, #104]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 800409e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040a0:	4a19      	ldr	r2, [pc, #100]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 80040a2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80040a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80040a8:	e00f      	b.n	80040ca <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d106      	bne.n	80040be <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80040b0:	4b15      	ldr	r3, [pc, #84]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 80040b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b4:	4a14      	ldr	r2, [pc, #80]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 80040b6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80040ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80040bc:	e005      	b.n	80040ca <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80040be:	4b12      	ldr	r3, [pc, #72]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 80040c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c2:	4a11      	ldr	r2, [pc, #68]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 80040c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80040ca:	4b0f      	ldr	r3, [pc, #60]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a0e      	ldr	r2, [pc, #56]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 80040d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040d6:	f7fd f971 	bl	80013bc <HAL_GetTick>
 80040da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80040dc:	e008      	b.n	80040f0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80040de:	f7fd f96d 	bl	80013bc <HAL_GetTick>
 80040e2:	4602      	mov	r2, r0
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	2b02      	cmp	r3, #2
 80040ea:	d901      	bls.n	80040f0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e006      	b.n	80040fe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80040f0:	4b05      	ldr	r3, [pc, #20]	@ (8004108 <RCCEx_PLL3_Config+0x15c>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d0f0      	beq.n	80040de <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80040fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	58024400 	.word	0x58024400
 800410c:	ffff0007 	.word	0xffff0007

08004110 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d101      	bne.n	8004122 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e10f      	b.n	8004342 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a87      	ldr	r2, [pc, #540]	@ (800434c <HAL_SPI_Init+0x23c>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d00f      	beq.n	8004152 <HAL_SPI_Init+0x42>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a86      	ldr	r2, [pc, #536]	@ (8004350 <HAL_SPI_Init+0x240>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d00a      	beq.n	8004152 <HAL_SPI_Init+0x42>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a84      	ldr	r2, [pc, #528]	@ (8004354 <HAL_SPI_Init+0x244>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d005      	beq.n	8004152 <HAL_SPI_Init+0x42>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	2b0f      	cmp	r3, #15
 800414c:	d901      	bls.n	8004152 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e0f7      	b.n	8004342 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 fbbc 	bl	80048d0 <SPI_GetPacketSize>
 8004158:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a7b      	ldr	r2, [pc, #492]	@ (800434c <HAL_SPI_Init+0x23c>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d00c      	beq.n	800417e <HAL_SPI_Init+0x6e>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a79      	ldr	r2, [pc, #484]	@ (8004350 <HAL_SPI_Init+0x240>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d007      	beq.n	800417e <HAL_SPI_Init+0x6e>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a78      	ldr	r2, [pc, #480]	@ (8004354 <HAL_SPI_Init+0x244>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d002      	beq.n	800417e <HAL_SPI_Init+0x6e>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2b08      	cmp	r3, #8
 800417c:	d811      	bhi.n	80041a2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004182:	4a72      	ldr	r2, [pc, #456]	@ (800434c <HAL_SPI_Init+0x23c>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d009      	beq.n	800419c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a70      	ldr	r2, [pc, #448]	@ (8004350 <HAL_SPI_Init+0x240>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d004      	beq.n	800419c <HAL_SPI_Init+0x8c>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a6f      	ldr	r2, [pc, #444]	@ (8004354 <HAL_SPI_Init+0x244>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d104      	bne.n	80041a6 <HAL_SPI_Init+0x96>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2b10      	cmp	r3, #16
 80041a0:	d901      	bls.n	80041a6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e0cd      	b.n	8004342 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d106      	bne.n	80041c0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f7fc ff8e 	bl	80010dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2202      	movs	r2, #2
 80041c4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f022 0201 	bic.w	r2, r2, #1
 80041d6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80041e2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041ec:	d119      	bne.n	8004222 <HAL_SPI_Init+0x112>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041f6:	d103      	bne.n	8004200 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d008      	beq.n	8004212 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8004204:	2b00      	cmp	r3, #0
 8004206:	d10c      	bne.n	8004222 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800420c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004210:	d107      	bne.n	8004222 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004220:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800422a:	2b00      	cmp	r3, #0
 800422c:	d00f      	beq.n	800424e <HAL_SPI_Init+0x13e>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	2b06      	cmp	r3, #6
 8004234:	d90b      	bls.n	800424e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	601a      	str	r2, [r3, #0]
 800424c:	e007      	b.n	800425e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800425c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	69da      	ldr	r2, [r3, #28]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004266:	431a      	orrs	r2, r3
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	431a      	orrs	r2, r3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004270:	ea42 0103 	orr.w	r1, r2, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	68da      	ldr	r2, [r3, #12]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	430a      	orrs	r2, r1
 800427e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004288:	431a      	orrs	r2, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800428e:	431a      	orrs	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	699b      	ldr	r3, [r3, #24]
 8004294:	431a      	orrs	r2, r3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	431a      	orrs	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	695b      	ldr	r3, [r3, #20]
 80042a0:	431a      	orrs	r2, r3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a1b      	ldr	r3, [r3, #32]
 80042a6:	431a      	orrs	r2, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	431a      	orrs	r2, r3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042b2:	431a      	orrs	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	431a      	orrs	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042be:	ea42 0103 	orr.w	r1, r2, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	430a      	orrs	r2, r1
 80042cc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d113      	bne.n	80042fe <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042e8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80042fc:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0201 	bic.w	r2, r2, #1
 800430c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00a      	beq.n	8004330 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	430a      	orrs	r2, r1
 800432e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3710      	adds	r7, #16
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	40013000 	.word	0x40013000
 8004350:	40003800 	.word	0x40003800
 8004354:	40003c00 	.word	0x40003c00

08004358 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b088      	sub	sp, #32
 800435c:	af02      	add	r7, sp, #8
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	60b9      	str	r1, [r7, #8]
 8004362:	603b      	str	r3, [r7, #0]
 8004364:	4613      	mov	r3, r2
 8004366:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	3320      	adds	r3, #32
 800436e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004370:	f7fd f824 	bl	80013bc <HAL_GetTick>
 8004374:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800437c:	b2db      	uxtb	r3, r3
 800437e:	2b01      	cmp	r3, #1
 8004380:	d001      	beq.n	8004386 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8004382:	2302      	movs	r3, #2
 8004384:	e1d1      	b.n	800472a <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d002      	beq.n	8004392 <HAL_SPI_Transmit+0x3a>
 800438c:	88fb      	ldrh	r3, [r7, #6]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d101      	bne.n	8004396 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e1c9      	b.n	800472a <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800439c:	2b01      	cmp	r3, #1
 800439e:	d101      	bne.n	80043a4 <HAL_SPI_Transmit+0x4c>
 80043a0:	2302      	movs	r3, #2
 80043a2:	e1c2      	b.n	800472a <HAL_SPI_Transmit+0x3d2>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2203      	movs	r2, #3
 80043b0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	68ba      	ldr	r2, [r7, #8]
 80043c0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	88fa      	ldrh	r2, [r7, #6]
 80043c6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	88fa      	ldrh	r2, [r7, #6]
 80043ce:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2200      	movs	r2, #0
 80043d6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2200      	movs	r2, #0
 80043dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80043fc:	d108      	bne.n	8004410 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800440c:	601a      	str	r2, [r3, #0]
 800440e:	e009      	b.n	8004424 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004422:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	685a      	ldr	r2, [r3, #4]
 800442a:	4b96      	ldr	r3, [pc, #600]	@ (8004684 <HAL_SPI_Transmit+0x32c>)
 800442c:	4013      	ands	r3, r2
 800442e:	88f9      	ldrh	r1, [r7, #6]
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	6812      	ldr	r2, [r2, #0]
 8004434:	430b      	orrs	r3, r1
 8004436:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 0201 	orr.w	r2, r2, #1
 8004446:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004450:	d107      	bne.n	8004462 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004460:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	2b0f      	cmp	r3, #15
 8004468:	d947      	bls.n	80044fa <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800446a:	e03f      	b.n	80044ec <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	f003 0302 	and.w	r3, r3, #2
 8004476:	2b02      	cmp	r3, #2
 8004478:	d114      	bne.n	80044a4 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	6812      	ldr	r2, [r2, #0]
 8004484:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800448a:	1d1a      	adds	r2, r3, #4
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004496:	b29b      	uxth	r3, r3
 8004498:	3b01      	subs	r3, #1
 800449a:	b29a      	uxth	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80044a2:	e023      	b.n	80044ec <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044a4:	f7fc ff8a 	bl	80013bc <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	683a      	ldr	r2, [r7, #0]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d803      	bhi.n	80044bc <HAL_SPI_Transmit+0x164>
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ba:	d102      	bne.n	80044c2 <HAL_SPI_Transmit+0x16a>
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d114      	bne.n	80044ec <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80044c2:	68f8      	ldr	r0, [r7, #12]
 80044c4:	f000 f936 	bl	8004734 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044ce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e11e      	b.n	800472a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d1b9      	bne.n	800446c <HAL_SPI_Transmit+0x114>
 80044f8:	e0f1      	b.n	80046de <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	2b07      	cmp	r3, #7
 8004500:	f240 80e6 	bls.w	80046d0 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8004504:	e05d      	b.n	80045c2 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	695b      	ldr	r3, [r3, #20]
 800450c:	f003 0302 	and.w	r3, r3, #2
 8004510:	2b02      	cmp	r3, #2
 8004512:	d132      	bne.n	800457a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800451a:	b29b      	uxth	r3, r3
 800451c:	2b01      	cmp	r3, #1
 800451e:	d918      	bls.n	8004552 <HAL_SPI_Transmit+0x1fa>
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004524:	2b00      	cmp	r3, #0
 8004526:	d014      	beq.n	8004552 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	6812      	ldr	r2, [r2, #0]
 8004532:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004538:	1d1a      	adds	r2, r3, #4
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004544:	b29b      	uxth	r3, r3
 8004546:	3b02      	subs	r3, #2
 8004548:	b29a      	uxth	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004550:	e037      	b.n	80045c2 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004556:	881a      	ldrh	r2, [r3, #0]
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004560:	1c9a      	adds	r2, r3, #2
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800456c:	b29b      	uxth	r3, r3
 800456e:	3b01      	subs	r3, #1
 8004570:	b29a      	uxth	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004578:	e023      	b.n	80045c2 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800457a:	f7fc ff1f 	bl	80013bc <HAL_GetTick>
 800457e:	4602      	mov	r2, r0
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	1ad3      	subs	r3, r2, r3
 8004584:	683a      	ldr	r2, [r7, #0]
 8004586:	429a      	cmp	r2, r3
 8004588:	d803      	bhi.n	8004592 <HAL_SPI_Transmit+0x23a>
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004590:	d102      	bne.n	8004598 <HAL_SPI_Transmit+0x240>
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d114      	bne.n	80045c2 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f000 f8cb 	bl	8004734 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045a4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2201      	movs	r2, #1
 80045b2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e0b3      	b.n	800472a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d19b      	bne.n	8004506 <HAL_SPI_Transmit+0x1ae>
 80045ce:	e086      	b.n	80046de <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	695b      	ldr	r3, [r3, #20]
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d154      	bne.n	8004688 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	2b03      	cmp	r3, #3
 80045e8:	d918      	bls.n	800461c <HAL_SPI_Transmit+0x2c4>
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ee:	2b40      	cmp	r3, #64	@ 0x40
 80045f0:	d914      	bls.n	800461c <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	6812      	ldr	r2, [r2, #0]
 80045fc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004602:	1d1a      	adds	r2, r3, #4
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800460e:	b29b      	uxth	r3, r3
 8004610:	3b04      	subs	r3, #4
 8004612:	b29a      	uxth	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800461a:	e059      	b.n	80046d0 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004622:	b29b      	uxth	r3, r3
 8004624:	2b01      	cmp	r3, #1
 8004626:	d917      	bls.n	8004658 <HAL_SPI_Transmit+0x300>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800462c:	2b00      	cmp	r3, #0
 800462e:	d013      	beq.n	8004658 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004634:	881a      	ldrh	r2, [r3, #0]
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800463e:	1c9a      	adds	r2, r3, #2
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800464a:	b29b      	uxth	r3, r3
 800464c:	3b02      	subs	r3, #2
 800464e:	b29a      	uxth	r2, r3
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004656:	e03b      	b.n	80046d0 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	3320      	adds	r3, #32
 8004662:	7812      	ldrb	r2, [r2, #0]
 8004664:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800466a:	1c5a      	adds	r2, r3, #1
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004676:	b29b      	uxth	r3, r3
 8004678:	3b01      	subs	r3, #1
 800467a:	b29a      	uxth	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004682:	e025      	b.n	80046d0 <HAL_SPI_Transmit+0x378>
 8004684:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004688:	f7fc fe98 	bl	80013bc <HAL_GetTick>
 800468c:	4602      	mov	r2, r0
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	683a      	ldr	r2, [r7, #0]
 8004694:	429a      	cmp	r2, r3
 8004696:	d803      	bhi.n	80046a0 <HAL_SPI_Transmit+0x348>
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800469e:	d102      	bne.n	80046a6 <HAL_SPI_Transmit+0x34e>
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d114      	bne.n	80046d0 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f000 f844 	bl	8004734 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046b2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e02c      	b.n	800472a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80046d6:	b29b      	uxth	r3, r3
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f47f af79 	bne.w	80045d0 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	9300      	str	r3, [sp, #0]
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	2200      	movs	r2, #0
 80046e6:	2108      	movs	r1, #8
 80046e8:	68f8      	ldr	r0, [r7, #12]
 80046ea:	f000 f8c3 	bl	8004874 <SPI_WaitOnFlagUntilTimeout>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d007      	beq.n	8004704 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046fa:	f043 0220 	orr.w	r2, r3, #32
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	f000 f815 	bl	8004734 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2201      	movs	r2, #1
 800470e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004720:	2b00      	cmp	r3, #0
 8004722:	d001      	beq.n	8004728 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e000      	b.n	800472a <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8004728:	2300      	movs	r3, #0
  }
}
 800472a:	4618      	mov	r0, r3
 800472c:	3718      	adds	r7, #24
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop

08004734 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8004734:	b480      	push	{r7}
 8004736:	b085      	sub	sp, #20
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	699a      	ldr	r2, [r3, #24]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f042 0208 	orr.w	r2, r2, #8
 8004752:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	699a      	ldr	r2, [r3, #24]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f042 0210 	orr.w	r2, r2, #16
 8004762:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f022 0201 	bic.w	r2, r2, #1
 8004772:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	6919      	ldr	r1, [r3, #16]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	4b3c      	ldr	r3, [pc, #240]	@ (8004870 <SPI_CloseTransfer+0x13c>)
 8004780:	400b      	ands	r3, r1
 8004782:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	689a      	ldr	r2, [r3, #8]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8004792:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800479a:	b2db      	uxtb	r3, r3
 800479c:	2b04      	cmp	r3, #4
 800479e:	d014      	beq.n	80047ca <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f003 0320 	and.w	r3, r3, #32
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d00f      	beq.n	80047ca <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047b0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	699a      	ldr	r2, [r3, #24]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f042 0220 	orr.w	r2, r2, #32
 80047c8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b03      	cmp	r3, #3
 80047d4:	d014      	beq.n	8004800 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d00f      	beq.n	8004800 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047e6:	f043 0204 	orr.w	r2, r3, #4
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	699a      	ldr	r2, [r3, #24]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047fe:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00f      	beq.n	800482a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004810:	f043 0201 	orr.w	r2, r3, #1
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	699a      	ldr	r2, [r3, #24]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004828:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004830:	2b00      	cmp	r3, #0
 8004832:	d00f      	beq.n	8004854 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800483a:	f043 0208 	orr.w	r2, r3, #8
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	699a      	ldr	r2, [r3, #24]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004852:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8004864:	bf00      	nop
 8004866:	3714      	adds	r7, #20
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr
 8004870:	fffffc90 	.word	0xfffffc90

08004874 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	603b      	str	r3, [r7, #0]
 8004880:	4613      	mov	r3, r2
 8004882:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8004884:	e010      	b.n	80048a8 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004886:	f7fc fd99 	bl	80013bc <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	683a      	ldr	r2, [r7, #0]
 8004892:	429a      	cmp	r2, r3
 8004894:	d803      	bhi.n	800489e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800489c:	d102      	bne.n	80048a4 <SPI_WaitOnFlagUntilTimeout+0x30>
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d101      	bne.n	80048a8 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	e00f      	b.n	80048c8 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	695a      	ldr	r2, [r3, #20]
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	4013      	ands	r3, r2
 80048b2:	68ba      	ldr	r2, [r7, #8]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	bf0c      	ite	eq
 80048b8:	2301      	moveq	r3, #1
 80048ba:	2300      	movne	r3, #0
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	461a      	mov	r2, r3
 80048c0:	79fb      	ldrb	r3, [r7, #7]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d0df      	beq.n	8004886 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80048c6:	2300      	movs	r3, #0
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3710      	adds	r7, #16
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b085      	sub	sp, #20
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048dc:	095b      	lsrs	r3, r3, #5
 80048de:	3301      	adds	r3, #1
 80048e0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	3301      	adds	r3, #1
 80048e8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	3307      	adds	r3, #7
 80048ee:	08db      	lsrs	r3, r3, #3
 80048f0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	fb02 f303 	mul.w	r3, r2, r3
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3714      	adds	r7, #20
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr

08004906 <memset>:
 8004906:	4402      	add	r2, r0
 8004908:	4603      	mov	r3, r0
 800490a:	4293      	cmp	r3, r2
 800490c:	d100      	bne.n	8004910 <memset+0xa>
 800490e:	4770      	bx	lr
 8004910:	f803 1b01 	strb.w	r1, [r3], #1
 8004914:	e7f9      	b.n	800490a <memset+0x4>
	...

08004918 <__libc_init_array>:
 8004918:	b570      	push	{r4, r5, r6, lr}
 800491a:	4d0d      	ldr	r5, [pc, #52]	@ (8004950 <__libc_init_array+0x38>)
 800491c:	4c0d      	ldr	r4, [pc, #52]	@ (8004954 <__libc_init_array+0x3c>)
 800491e:	1b64      	subs	r4, r4, r5
 8004920:	10a4      	asrs	r4, r4, #2
 8004922:	2600      	movs	r6, #0
 8004924:	42a6      	cmp	r6, r4
 8004926:	d109      	bne.n	800493c <__libc_init_array+0x24>
 8004928:	4d0b      	ldr	r5, [pc, #44]	@ (8004958 <__libc_init_array+0x40>)
 800492a:	4c0c      	ldr	r4, [pc, #48]	@ (800495c <__libc_init_array+0x44>)
 800492c:	f000 fde4 	bl	80054f8 <_init>
 8004930:	1b64      	subs	r4, r4, r5
 8004932:	10a4      	asrs	r4, r4, #2
 8004934:	2600      	movs	r6, #0
 8004936:	42a6      	cmp	r6, r4
 8004938:	d105      	bne.n	8004946 <__libc_init_array+0x2e>
 800493a:	bd70      	pop	{r4, r5, r6, pc}
 800493c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004940:	4798      	blx	r3
 8004942:	3601      	adds	r6, #1
 8004944:	e7ee      	b.n	8004924 <__libc_init_array+0xc>
 8004946:	f855 3b04 	ldr.w	r3, [r5], #4
 800494a:	4798      	blx	r3
 800494c:	3601      	adds	r6, #1
 800494e:	e7f2      	b.n	8004936 <__libc_init_array+0x1e>
 8004950:	080056f8 	.word	0x080056f8
 8004954:	080056f8 	.word	0x080056f8
 8004958:	080056f8 	.word	0x080056f8
 800495c:	080056fc 	.word	0x080056fc

08004960 <sin>:
 8004960:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004962:	eeb0 7b40 	vmov.f64	d7, d0
 8004966:	ee17 3a90 	vmov	r3, s15
 800496a:	4a21      	ldr	r2, [pc, #132]	@ (80049f0 <sin+0x90>)
 800496c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004970:	4293      	cmp	r3, r2
 8004972:	d807      	bhi.n	8004984 <sin+0x24>
 8004974:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 80049e8 <sin+0x88>
 8004978:	2000      	movs	r0, #0
 800497a:	b005      	add	sp, #20
 800497c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004980:	f000 b8a2 	b.w	8004ac8 <__kernel_sin>
 8004984:	4a1b      	ldr	r2, [pc, #108]	@ (80049f4 <sin+0x94>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d904      	bls.n	8004994 <sin+0x34>
 800498a:	ee30 0b40 	vsub.f64	d0, d0, d0
 800498e:	b005      	add	sp, #20
 8004990:	f85d fb04 	ldr.w	pc, [sp], #4
 8004994:	4668      	mov	r0, sp
 8004996:	f000 f8ef 	bl	8004b78 <__ieee754_rem_pio2>
 800499a:	f000 0003 	and.w	r0, r0, #3
 800499e:	2801      	cmp	r0, #1
 80049a0:	d00a      	beq.n	80049b8 <sin+0x58>
 80049a2:	2802      	cmp	r0, #2
 80049a4:	d00f      	beq.n	80049c6 <sin+0x66>
 80049a6:	b9c0      	cbnz	r0, 80049da <sin+0x7a>
 80049a8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80049ac:	ed9d 0b00 	vldr	d0, [sp]
 80049b0:	2001      	movs	r0, #1
 80049b2:	f000 f889 	bl	8004ac8 <__kernel_sin>
 80049b6:	e7ea      	b.n	800498e <sin+0x2e>
 80049b8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80049bc:	ed9d 0b00 	vldr	d0, [sp]
 80049c0:	f000 f81a 	bl	80049f8 <__kernel_cos>
 80049c4:	e7e3      	b.n	800498e <sin+0x2e>
 80049c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80049ca:	ed9d 0b00 	vldr	d0, [sp]
 80049ce:	2001      	movs	r0, #1
 80049d0:	f000 f87a 	bl	8004ac8 <__kernel_sin>
 80049d4:	eeb1 0b40 	vneg.f64	d0, d0
 80049d8:	e7d9      	b.n	800498e <sin+0x2e>
 80049da:	ed9d 1b02 	vldr	d1, [sp, #8]
 80049de:	ed9d 0b00 	vldr	d0, [sp]
 80049e2:	f000 f809 	bl	80049f8 <__kernel_cos>
 80049e6:	e7f5      	b.n	80049d4 <sin+0x74>
	...
 80049f0:	3fe921fb 	.word	0x3fe921fb
 80049f4:	7fefffff 	.word	0x7fefffff

080049f8 <__kernel_cos>:
 80049f8:	eeb0 5b40 	vmov.f64	d5, d0
 80049fc:	ee15 1a90 	vmov	r1, s11
 8004a00:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8004a04:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8004a08:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 8004a0c:	d204      	bcs.n	8004a18 <__kernel_cos+0x20>
 8004a0e:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 8004a12:	ee17 3a90 	vmov	r3, s15
 8004a16:	b343      	cbz	r3, 8004a6a <__kernel_cos+0x72>
 8004a18:	ee25 6b05 	vmul.f64	d6, d5, d5
 8004a1c:	ee21 1b45 	vnmul.f64	d1, d1, d5
 8004a20:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 8004a90 <__kernel_cos+0x98>
 8004a24:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8004a98 <__kernel_cos+0xa0>
 8004a28:	eea6 4b07 	vfma.f64	d4, d6, d7
 8004a2c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8004aa0 <__kernel_cos+0xa8>
 8004a30:	eea4 7b06 	vfma.f64	d7, d4, d6
 8004a34:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8004aa8 <__kernel_cos+0xb0>
 8004a38:	eea7 4b06 	vfma.f64	d4, d7, d6
 8004a3c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8004ab0 <__kernel_cos+0xb8>
 8004a40:	4b1f      	ldr	r3, [pc, #124]	@ (8004ac0 <__kernel_cos+0xc8>)
 8004a42:	eea4 7b06 	vfma.f64	d7, d4, d6
 8004a46:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8004ab8 <__kernel_cos+0xc0>
 8004a4a:	4299      	cmp	r1, r3
 8004a4c:	eea7 4b06 	vfma.f64	d4, d7, d6
 8004a50:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8004a54:	ee24 4b06 	vmul.f64	d4, d4, d6
 8004a58:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004a5c:	eea6 1b04 	vfma.f64	d1, d6, d4
 8004a60:	d804      	bhi.n	8004a6c <__kernel_cos+0x74>
 8004a62:	ee37 7b41 	vsub.f64	d7, d7, d1
 8004a66:	ee30 0b47 	vsub.f64	d0, d0, d7
 8004a6a:	4770      	bx	lr
 8004a6c:	4b15      	ldr	r3, [pc, #84]	@ (8004ac4 <__kernel_cos+0xcc>)
 8004a6e:	4299      	cmp	r1, r3
 8004a70:	d809      	bhi.n	8004a86 <__kernel_cos+0x8e>
 8004a72:	2200      	movs	r2, #0
 8004a74:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 8004a78:	ec43 2b16 	vmov	d6, r2, r3
 8004a7c:	ee30 0b46 	vsub.f64	d0, d0, d6
 8004a80:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004a84:	e7ed      	b.n	8004a62 <__kernel_cos+0x6a>
 8004a86:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 8004a8a:	e7f7      	b.n	8004a7c <__kernel_cos+0x84>
 8004a8c:	f3af 8000 	nop.w
 8004a90:	be8838d4 	.word	0xbe8838d4
 8004a94:	bda8fae9 	.word	0xbda8fae9
 8004a98:	bdb4b1c4 	.word	0xbdb4b1c4
 8004a9c:	3e21ee9e 	.word	0x3e21ee9e
 8004aa0:	809c52ad 	.word	0x809c52ad
 8004aa4:	be927e4f 	.word	0xbe927e4f
 8004aa8:	19cb1590 	.word	0x19cb1590
 8004aac:	3efa01a0 	.word	0x3efa01a0
 8004ab0:	16c15177 	.word	0x16c15177
 8004ab4:	bf56c16c 	.word	0xbf56c16c
 8004ab8:	5555554c 	.word	0x5555554c
 8004abc:	3fa55555 	.word	0x3fa55555
 8004ac0:	3fd33332 	.word	0x3fd33332
 8004ac4:	3fe90000 	.word	0x3fe90000

08004ac8 <__kernel_sin>:
 8004ac8:	ee10 3a90 	vmov	r3, s1
 8004acc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ad0:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8004ad4:	d204      	bcs.n	8004ae0 <__kernel_sin+0x18>
 8004ad6:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8004ada:	ee17 3a90 	vmov	r3, s15
 8004ade:	b35b      	cbz	r3, 8004b38 <__kernel_sin+0x70>
 8004ae0:	ee20 6b00 	vmul.f64	d6, d0, d0
 8004ae4:	ee20 5b06 	vmul.f64	d5, d0, d6
 8004ae8:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 8004b40 <__kernel_sin+0x78>
 8004aec:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8004b48 <__kernel_sin+0x80>
 8004af0:	eea6 4b07 	vfma.f64	d4, d6, d7
 8004af4:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8004b50 <__kernel_sin+0x88>
 8004af8:	eea4 7b06 	vfma.f64	d7, d4, d6
 8004afc:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8004b58 <__kernel_sin+0x90>
 8004b00:	eea7 4b06 	vfma.f64	d4, d7, d6
 8004b04:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8004b60 <__kernel_sin+0x98>
 8004b08:	eea4 7b06 	vfma.f64	d7, d4, d6
 8004b0c:	b930      	cbnz	r0, 8004b1c <__kernel_sin+0x54>
 8004b0e:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8004b68 <__kernel_sin+0xa0>
 8004b12:	eea6 4b07 	vfma.f64	d4, d6, d7
 8004b16:	eea4 0b05 	vfma.f64	d0, d4, d5
 8004b1a:	4770      	bx	lr
 8004b1c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8004b20:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 8004b24:	eea1 7b04 	vfma.f64	d7, d1, d4
 8004b28:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8004b2c:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8004b70 <__kernel_sin+0xa8>
 8004b30:	eea5 1b07 	vfma.f64	d1, d5, d7
 8004b34:	ee30 0b41 	vsub.f64	d0, d0, d1
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	f3af 8000 	nop.w
 8004b40:	5acfd57c 	.word	0x5acfd57c
 8004b44:	3de5d93a 	.word	0x3de5d93a
 8004b48:	8a2b9ceb 	.word	0x8a2b9ceb
 8004b4c:	be5ae5e6 	.word	0xbe5ae5e6
 8004b50:	57b1fe7d 	.word	0x57b1fe7d
 8004b54:	3ec71de3 	.word	0x3ec71de3
 8004b58:	19c161d5 	.word	0x19c161d5
 8004b5c:	bf2a01a0 	.word	0xbf2a01a0
 8004b60:	1110f8a6 	.word	0x1110f8a6
 8004b64:	3f811111 	.word	0x3f811111
 8004b68:	55555549 	.word	0x55555549
 8004b6c:	bfc55555 	.word	0xbfc55555
 8004b70:	55555549 	.word	0x55555549
 8004b74:	3fc55555 	.word	0x3fc55555

08004b78 <__ieee754_rem_pio2>:
 8004b78:	b570      	push	{r4, r5, r6, lr}
 8004b7a:	eeb0 7b40 	vmov.f64	d7, d0
 8004b7e:	ee17 5a90 	vmov	r5, s15
 8004b82:	4b99      	ldr	r3, [pc, #612]	@ (8004de8 <__ieee754_rem_pio2+0x270>)
 8004b84:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8004b88:	429e      	cmp	r6, r3
 8004b8a:	b088      	sub	sp, #32
 8004b8c:	4604      	mov	r4, r0
 8004b8e:	d807      	bhi.n	8004ba0 <__ieee754_rem_pio2+0x28>
 8004b90:	2200      	movs	r2, #0
 8004b92:	2300      	movs	r3, #0
 8004b94:	ed84 0b00 	vstr	d0, [r4]
 8004b98:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8004b9c:	2000      	movs	r0, #0
 8004b9e:	e01b      	b.n	8004bd8 <__ieee754_rem_pio2+0x60>
 8004ba0:	4b92      	ldr	r3, [pc, #584]	@ (8004dec <__ieee754_rem_pio2+0x274>)
 8004ba2:	429e      	cmp	r6, r3
 8004ba4:	d83b      	bhi.n	8004c1e <__ieee754_rem_pio2+0xa6>
 8004ba6:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 8004baa:	2d00      	cmp	r5, #0
 8004bac:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 8004da8 <__ieee754_rem_pio2+0x230>
 8004bb0:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 8004bb4:	dd19      	ble.n	8004bea <__ieee754_rem_pio2+0x72>
 8004bb6:	ee30 7b46 	vsub.f64	d7, d0, d6
 8004bba:	429e      	cmp	r6, r3
 8004bbc:	d00e      	beq.n	8004bdc <__ieee754_rem_pio2+0x64>
 8004bbe:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 8004db0 <__ieee754_rem_pio2+0x238>
 8004bc2:	ee37 6b45 	vsub.f64	d6, d7, d5
 8004bc6:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004bca:	ed84 6b00 	vstr	d6, [r4]
 8004bce:	ee37 7b45 	vsub.f64	d7, d7, d5
 8004bd2:	ed84 7b02 	vstr	d7, [r4, #8]
 8004bd6:	2001      	movs	r0, #1
 8004bd8:	b008      	add	sp, #32
 8004bda:	bd70      	pop	{r4, r5, r6, pc}
 8004bdc:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 8004db8 <__ieee754_rem_pio2+0x240>
 8004be0:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 8004dc0 <__ieee754_rem_pio2+0x248>
 8004be4:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004be8:	e7eb      	b.n	8004bc2 <__ieee754_rem_pio2+0x4a>
 8004bea:	429e      	cmp	r6, r3
 8004bec:	ee30 7b06 	vadd.f64	d7, d0, d6
 8004bf0:	d00e      	beq.n	8004c10 <__ieee754_rem_pio2+0x98>
 8004bf2:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 8004db0 <__ieee754_rem_pio2+0x238>
 8004bf6:	ee37 6b05 	vadd.f64	d6, d7, d5
 8004bfa:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004bfe:	ed84 6b00 	vstr	d6, [r4]
 8004c02:	ee37 7b05 	vadd.f64	d7, d7, d5
 8004c06:	f04f 30ff 	mov.w	r0, #4294967295
 8004c0a:	ed84 7b02 	vstr	d7, [r4, #8]
 8004c0e:	e7e3      	b.n	8004bd8 <__ieee754_rem_pio2+0x60>
 8004c10:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 8004db8 <__ieee754_rem_pio2+0x240>
 8004c14:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 8004dc0 <__ieee754_rem_pio2+0x248>
 8004c18:	ee37 7b06 	vadd.f64	d7, d7, d6
 8004c1c:	e7eb      	b.n	8004bf6 <__ieee754_rem_pio2+0x7e>
 8004c1e:	4b74      	ldr	r3, [pc, #464]	@ (8004df0 <__ieee754_rem_pio2+0x278>)
 8004c20:	429e      	cmp	r6, r3
 8004c22:	d870      	bhi.n	8004d06 <__ieee754_rem_pio2+0x18e>
 8004c24:	f000 f8ec 	bl	8004e00 <fabs>
 8004c28:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8004c2c:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8004dc8 <__ieee754_rem_pio2+0x250>
 8004c30:	eea0 7b06 	vfma.f64	d7, d0, d6
 8004c34:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8004c38:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8004c3c:	ee17 0a90 	vmov	r0, s15
 8004c40:	eeb1 4b45 	vneg.f64	d4, d5
 8004c44:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8004da8 <__ieee754_rem_pio2+0x230>
 8004c48:	eea5 0b47 	vfms.f64	d0, d5, d7
 8004c4c:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8004db0 <__ieee754_rem_pio2+0x238>
 8004c50:	281f      	cmp	r0, #31
 8004c52:	ee25 7b07 	vmul.f64	d7, d5, d7
 8004c56:	ee30 6b47 	vsub.f64	d6, d0, d7
 8004c5a:	dc05      	bgt.n	8004c68 <__ieee754_rem_pio2+0xf0>
 8004c5c:	4b65      	ldr	r3, [pc, #404]	@ (8004df4 <__ieee754_rem_pio2+0x27c>)
 8004c5e:	1e42      	subs	r2, r0, #1
 8004c60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c64:	42b3      	cmp	r3, r6
 8004c66:	d109      	bne.n	8004c7c <__ieee754_rem_pio2+0x104>
 8004c68:	ee16 3a90 	vmov	r3, s13
 8004c6c:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8004c70:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8004c74:	2b10      	cmp	r3, #16
 8004c76:	ea4f 5226 	mov.w	r2, r6, asr #20
 8004c7a:	dc02      	bgt.n	8004c82 <__ieee754_rem_pio2+0x10a>
 8004c7c:	ed84 6b00 	vstr	d6, [r4]
 8004c80:	e01a      	b.n	8004cb8 <__ieee754_rem_pio2+0x140>
 8004c82:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 8004db8 <__ieee754_rem_pio2+0x240>
 8004c86:	eeb0 6b40 	vmov.f64	d6, d0
 8004c8a:	eea4 6b03 	vfma.f64	d6, d4, d3
 8004c8e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8004c92:	eea4 7b03 	vfma.f64	d7, d4, d3
 8004c96:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 8004dc0 <__ieee754_rem_pio2+0x248>
 8004c9a:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8004c9e:	ee36 3b47 	vsub.f64	d3, d6, d7
 8004ca2:	ee13 3a90 	vmov	r3, s7
 8004ca6:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	2b31      	cmp	r3, #49	@ 0x31
 8004cae:	dc17      	bgt.n	8004ce0 <__ieee754_rem_pio2+0x168>
 8004cb0:	eeb0 0b46 	vmov.f64	d0, d6
 8004cb4:	ed84 3b00 	vstr	d3, [r4]
 8004cb8:	ed94 6b00 	vldr	d6, [r4]
 8004cbc:	2d00      	cmp	r5, #0
 8004cbe:	ee30 0b46 	vsub.f64	d0, d0, d6
 8004cc2:	ee30 0b47 	vsub.f64	d0, d0, d7
 8004cc6:	ed84 0b02 	vstr	d0, [r4, #8]
 8004cca:	da85      	bge.n	8004bd8 <__ieee754_rem_pio2+0x60>
 8004ccc:	eeb1 6b46 	vneg.f64	d6, d6
 8004cd0:	eeb1 0b40 	vneg.f64	d0, d0
 8004cd4:	ed84 6b00 	vstr	d6, [r4]
 8004cd8:	ed84 0b02 	vstr	d0, [r4, #8]
 8004cdc:	4240      	negs	r0, r0
 8004cde:	e77b      	b.n	8004bd8 <__ieee754_rem_pio2+0x60>
 8004ce0:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 8004dd0 <__ieee754_rem_pio2+0x258>
 8004ce4:	eeb0 0b46 	vmov.f64	d0, d6
 8004ce8:	eea4 0b07 	vfma.f64	d0, d4, d7
 8004cec:	ee36 6b40 	vsub.f64	d6, d6, d0
 8004cf0:	eea4 6b07 	vfma.f64	d6, d4, d7
 8004cf4:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 8004dd8 <__ieee754_rem_pio2+0x260>
 8004cf8:	eeb0 7b46 	vmov.f64	d7, d6
 8004cfc:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8004d00:	ee30 6b47 	vsub.f64	d6, d0, d7
 8004d04:	e7ba      	b.n	8004c7c <__ieee754_rem_pio2+0x104>
 8004d06:	4b3c      	ldr	r3, [pc, #240]	@ (8004df8 <__ieee754_rem_pio2+0x280>)
 8004d08:	429e      	cmp	r6, r3
 8004d0a:	d906      	bls.n	8004d1a <__ieee754_rem_pio2+0x1a2>
 8004d0c:	ee30 7b40 	vsub.f64	d7, d0, d0
 8004d10:	ed80 7b02 	vstr	d7, [r0, #8]
 8004d14:	ed80 7b00 	vstr	d7, [r0]
 8004d18:	e740      	b.n	8004b9c <__ieee754_rem_pio2+0x24>
 8004d1a:	ee10 3a10 	vmov	r3, s0
 8004d1e:	1532      	asrs	r2, r6, #20
 8004d20:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 8004d24:	4618      	mov	r0, r3
 8004d26:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8004d2a:	ec41 0b17 	vmov	d7, r0, r1
 8004d2e:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8004d32:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 8004de0 <__ieee754_rem_pio2+0x268>
 8004d36:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8004d3a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004d3e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8004d42:	ee27 7b05 	vmul.f64	d7, d7, d5
 8004d46:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8004d4a:	a808      	add	r0, sp, #32
 8004d4c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8004d50:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004d54:	ed8d 6b04 	vstr	d6, [sp, #16]
 8004d58:	ee27 7b05 	vmul.f64	d7, d7, d5
 8004d5c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8004d60:	2103      	movs	r1, #3
 8004d62:	ed30 7b02 	vldmdb	r0!, {d7}
 8004d66:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d6e:	460b      	mov	r3, r1
 8004d70:	f101 31ff 	add.w	r1, r1, #4294967295
 8004d74:	d0f5      	beq.n	8004d62 <__ieee754_rem_pio2+0x1ea>
 8004d76:	4921      	ldr	r1, [pc, #132]	@ (8004dfc <__ieee754_rem_pio2+0x284>)
 8004d78:	9101      	str	r1, [sp, #4]
 8004d7a:	2102      	movs	r1, #2
 8004d7c:	9100      	str	r1, [sp, #0]
 8004d7e:	a802      	add	r0, sp, #8
 8004d80:	4621      	mov	r1, r4
 8004d82:	f000 f845 	bl	8004e10 <__kernel_rem_pio2>
 8004d86:	2d00      	cmp	r5, #0
 8004d88:	f6bf af26 	bge.w	8004bd8 <__ieee754_rem_pio2+0x60>
 8004d8c:	ed94 7b00 	vldr	d7, [r4]
 8004d90:	eeb1 7b47 	vneg.f64	d7, d7
 8004d94:	ed84 7b00 	vstr	d7, [r4]
 8004d98:	ed94 7b02 	vldr	d7, [r4, #8]
 8004d9c:	eeb1 7b47 	vneg.f64	d7, d7
 8004da0:	ed84 7b02 	vstr	d7, [r4, #8]
 8004da4:	e79a      	b.n	8004cdc <__ieee754_rem_pio2+0x164>
 8004da6:	bf00      	nop
 8004da8:	54400000 	.word	0x54400000
 8004dac:	3ff921fb 	.word	0x3ff921fb
 8004db0:	1a626331 	.word	0x1a626331
 8004db4:	3dd0b461 	.word	0x3dd0b461
 8004db8:	1a600000 	.word	0x1a600000
 8004dbc:	3dd0b461 	.word	0x3dd0b461
 8004dc0:	2e037073 	.word	0x2e037073
 8004dc4:	3ba3198a 	.word	0x3ba3198a
 8004dc8:	6dc9c883 	.word	0x6dc9c883
 8004dcc:	3fe45f30 	.word	0x3fe45f30
 8004dd0:	2e000000 	.word	0x2e000000
 8004dd4:	3ba3198a 	.word	0x3ba3198a
 8004dd8:	252049c1 	.word	0x252049c1
 8004ddc:	397b839a 	.word	0x397b839a
 8004de0:	00000000 	.word	0x00000000
 8004de4:	41700000 	.word	0x41700000
 8004de8:	3fe921fb 	.word	0x3fe921fb
 8004dec:	4002d97b 	.word	0x4002d97b
 8004df0:	413921fb 	.word	0x413921fb
 8004df4:	08005520 	.word	0x08005520
 8004df8:	7fefffff 	.word	0x7fefffff
 8004dfc:	080055a0 	.word	0x080055a0

08004e00 <fabs>:
 8004e00:	ec51 0b10 	vmov	r0, r1, d0
 8004e04:	4602      	mov	r2, r0
 8004e06:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8004e0a:	ec43 2b10 	vmov	d0, r2, r3
 8004e0e:	4770      	bx	lr

08004e10 <__kernel_rem_pio2>:
 8004e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e14:	ed2d 8b06 	vpush	{d8-d10}
 8004e18:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 8004e1c:	469b      	mov	fp, r3
 8004e1e:	9001      	str	r0, [sp, #4]
 8004e20:	4bbb      	ldr	r3, [pc, #748]	@ (8005110 <__kernel_rem_pio2+0x300>)
 8004e22:	98a2      	ldr	r0, [sp, #648]	@ 0x288
 8004e24:	f8dd 828c 	ldr.w	r8, [sp, #652]	@ 0x28c
 8004e28:	f853 9020 	ldr.w	r9, [r3, r0, lsl #2]
 8004e2c:	f112 0f14 	cmn.w	r2, #20
 8004e30:	bfa8      	it	ge
 8004e32:	1ed3      	subge	r3, r2, #3
 8004e34:	f10b 3aff 	add.w	sl, fp, #4294967295
 8004e38:	bfb8      	it	lt
 8004e3a:	2300      	movlt	r3, #0
 8004e3c:	f06f 0517 	mvn.w	r5, #23
 8004e40:	ed9f 6bad 	vldr	d6, [pc, #692]	@ 80050f8 <__kernel_rem_pio2+0x2e8>
 8004e44:	bfa4      	itt	ge
 8004e46:	2018      	movge	r0, #24
 8004e48:	fb93 f3f0 	sdivge	r3, r3, r0
 8004e4c:	fb03 5505 	mla	r5, r3, r5, r5
 8004e50:	eba3 040a 	sub.w	r4, r3, sl
 8004e54:	4415      	add	r5, r2
 8004e56:	460f      	mov	r7, r1
 8004e58:	eb09 060a 	add.w	r6, r9, sl
 8004e5c:	a81a      	add	r0, sp, #104	@ 0x68
 8004e5e:	eb08 0c84 	add.w	ip, r8, r4, lsl #2
 8004e62:	2200      	movs	r2, #0
 8004e64:	42b2      	cmp	r2, r6
 8004e66:	dd0e      	ble.n	8004e86 <__kernel_rem_pio2+0x76>
 8004e68:	aa1a      	add	r2, sp, #104	@ 0x68
 8004e6a:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8004e6e:	f50d 7ed4 	add.w	lr, sp, #424	@ 0x1a8
 8004e72:	2600      	movs	r6, #0
 8004e74:	454e      	cmp	r6, r9
 8004e76:	dc25      	bgt.n	8004ec4 <__kernel_rem_pio2+0xb4>
 8004e78:	ed9f 7b9f 	vldr	d7, [pc, #636]	@ 80050f8 <__kernel_rem_pio2+0x2e8>
 8004e7c:	f8dd c004 	ldr.w	ip, [sp, #4]
 8004e80:	4614      	mov	r4, r2
 8004e82:	2000      	movs	r0, #0
 8004e84:	e015      	b.n	8004eb2 <__kernel_rem_pio2+0xa2>
 8004e86:	42d4      	cmn	r4, r2
 8004e88:	d409      	bmi.n	8004e9e <__kernel_rem_pio2+0x8e>
 8004e8a:	f85c 1022 	ldr.w	r1, [ip, r2, lsl #2]
 8004e8e:	ee07 1a90 	vmov	s15, r1
 8004e92:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004e96:	eca0 7b02 	vstmia	r0!, {d7}
 8004e9a:	3201      	adds	r2, #1
 8004e9c:	e7e2      	b.n	8004e64 <__kernel_rem_pio2+0x54>
 8004e9e:	eeb0 7b46 	vmov.f64	d7, d6
 8004ea2:	e7f8      	b.n	8004e96 <__kernel_rem_pio2+0x86>
 8004ea4:	ecbc 5b02 	vldmia	ip!, {d5}
 8004ea8:	ed94 6b00 	vldr	d6, [r4]
 8004eac:	3001      	adds	r0, #1
 8004eae:	eea5 7b06 	vfma.f64	d7, d5, d6
 8004eb2:	4550      	cmp	r0, sl
 8004eb4:	f1a4 0408 	sub.w	r4, r4, #8
 8004eb8:	ddf4      	ble.n	8004ea4 <__kernel_rem_pio2+0x94>
 8004eba:	ecae 7b02 	vstmia	lr!, {d7}
 8004ebe:	3601      	adds	r6, #1
 8004ec0:	3208      	adds	r2, #8
 8004ec2:	e7d7      	b.n	8004e74 <__kernel_rem_pio2+0x64>
 8004ec4:	aa06      	add	r2, sp, #24
 8004ec6:	ed9f 9b8e 	vldr	d9, [pc, #568]	@ 8005100 <__kernel_rem_pio2+0x2f0>
 8004eca:	ed9f ab8f 	vldr	d10, [pc, #572]	@ 8005108 <__kernel_rem_pio2+0x2f8>
 8004ece:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 8004ed2:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8004ed6:	9203      	str	r2, [sp, #12]
 8004ed8:	9302      	str	r3, [sp, #8]
 8004eda:	464c      	mov	r4, r9
 8004edc:	00e3      	lsls	r3, r4, #3
 8004ede:	9304      	str	r3, [sp, #16]
 8004ee0:	ab92      	add	r3, sp, #584	@ 0x248
 8004ee2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004ee6:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 8004eea:	aa6a      	add	r2, sp, #424	@ 0x1a8
 8004eec:	ab06      	add	r3, sp, #24
 8004eee:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8004ef2:	461e      	mov	r6, r3
 8004ef4:	4620      	mov	r0, r4
 8004ef6:	2800      	cmp	r0, #0
 8004ef8:	f1a2 0208 	sub.w	r2, r2, #8
 8004efc:	dc4a      	bgt.n	8004f94 <__kernel_rem_pio2+0x184>
 8004efe:	4628      	mov	r0, r5
 8004f00:	9305      	str	r3, [sp, #20]
 8004f02:	f000 fa01 	bl	8005308 <scalbn>
 8004f06:	eeb0 8b40 	vmov.f64	d8, d0
 8004f0a:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 8004f0e:	ee28 0b00 	vmul.f64	d0, d8, d0
 8004f12:	f000 fa79 	bl	8005408 <floor>
 8004f16:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 8004f1a:	eea0 8b47 	vfms.f64	d8, d0, d7
 8004f1e:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8004f22:	2d00      	cmp	r5, #0
 8004f24:	ee17 8a90 	vmov	r8, s15
 8004f28:	9b05      	ldr	r3, [sp, #20]
 8004f2a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004f2e:	ee38 8b47 	vsub.f64	d8, d8, d7
 8004f32:	dd41      	ble.n	8004fb8 <__kernel_rem_pio2+0x1a8>
 8004f34:	1e60      	subs	r0, r4, #1
 8004f36:	aa06      	add	r2, sp, #24
 8004f38:	f1c5 0c18 	rsb	ip, r5, #24
 8004f3c:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8004f40:	fa46 f20c 	asr.w	r2, r6, ip
 8004f44:	4490      	add	r8, r2
 8004f46:	fa02 f20c 	lsl.w	r2, r2, ip
 8004f4a:	1ab6      	subs	r6, r6, r2
 8004f4c:	aa06      	add	r2, sp, #24
 8004f4e:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 8004f52:	f1c5 0217 	rsb	r2, r5, #23
 8004f56:	4116      	asrs	r6, r2
 8004f58:	2e00      	cmp	r6, #0
 8004f5a:	dd3c      	ble.n	8004fd6 <__kernel_rem_pio2+0x1c6>
 8004f5c:	f04f 0c00 	mov.w	ip, #0
 8004f60:	f108 0801 	add.w	r8, r8, #1
 8004f64:	4660      	mov	r0, ip
 8004f66:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 8004f6a:	4564      	cmp	r4, ip
 8004f6c:	dc66      	bgt.n	800503c <__kernel_rem_pio2+0x22c>
 8004f6e:	2d00      	cmp	r5, #0
 8004f70:	dd03      	ble.n	8004f7a <__kernel_rem_pio2+0x16a>
 8004f72:	2d01      	cmp	r5, #1
 8004f74:	d072      	beq.n	800505c <__kernel_rem_pio2+0x24c>
 8004f76:	2d02      	cmp	r5, #2
 8004f78:	d07a      	beq.n	8005070 <__kernel_rem_pio2+0x260>
 8004f7a:	2e02      	cmp	r6, #2
 8004f7c:	d12b      	bne.n	8004fd6 <__kernel_rem_pio2+0x1c6>
 8004f7e:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8004f82:	ee30 8b48 	vsub.f64	d8, d0, d8
 8004f86:	b330      	cbz	r0, 8004fd6 <__kernel_rem_pio2+0x1c6>
 8004f88:	4628      	mov	r0, r5
 8004f8a:	f000 f9bd 	bl	8005308 <scalbn>
 8004f8e:	ee38 8b40 	vsub.f64	d8, d8, d0
 8004f92:	e020      	b.n	8004fd6 <__kernel_rem_pio2+0x1c6>
 8004f94:	ee20 7b09 	vmul.f64	d7, d0, d9
 8004f98:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8004f9c:	3801      	subs	r0, #1
 8004f9e:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8004fa2:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8004fa6:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8004faa:	eca6 0a01 	vstmia	r6!, {s0}
 8004fae:	ed92 0b00 	vldr	d0, [r2]
 8004fb2:	ee37 0b00 	vadd.f64	d0, d7, d0
 8004fb6:	e79e      	b.n	8004ef6 <__kernel_rem_pio2+0xe6>
 8004fb8:	d105      	bne.n	8004fc6 <__kernel_rem_pio2+0x1b6>
 8004fba:	1e62      	subs	r2, r4, #1
 8004fbc:	a906      	add	r1, sp, #24
 8004fbe:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8004fc2:	15f6      	asrs	r6, r6, #23
 8004fc4:	e7c8      	b.n	8004f58 <__kernel_rem_pio2+0x148>
 8004fc6:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8004fca:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8004fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fd2:	da31      	bge.n	8005038 <__kernel_rem_pio2+0x228>
 8004fd4:	2600      	movs	r6, #0
 8004fd6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fde:	f040 809b 	bne.w	8005118 <__kernel_rem_pio2+0x308>
 8004fe2:	1e62      	subs	r2, r4, #1
 8004fe4:	2000      	movs	r0, #0
 8004fe6:	454a      	cmp	r2, r9
 8004fe8:	da49      	bge.n	800507e <__kernel_rem_pio2+0x26e>
 8004fea:	2800      	cmp	r0, #0
 8004fec:	d062      	beq.n	80050b4 <__kernel_rem_pio2+0x2a4>
 8004fee:	3c01      	subs	r4, #1
 8004ff0:	ab06      	add	r3, sp, #24
 8004ff2:	3d18      	subs	r5, #24
 8004ff4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d0f8      	beq.n	8004fee <__kernel_rem_pio2+0x1de>
 8004ffc:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8005000:	4628      	mov	r0, r5
 8005002:	f000 f981 	bl	8005308 <scalbn>
 8005006:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 8005100 <__kernel_rem_pio2+0x2f0>
 800500a:	1c62      	adds	r2, r4, #1
 800500c:	a96a      	add	r1, sp, #424	@ 0x1a8
 800500e:	00d3      	lsls	r3, r2, #3
 8005010:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8005014:	4622      	mov	r2, r4
 8005016:	2a00      	cmp	r2, #0
 8005018:	f280 80a8 	bge.w	800516c <__kernel_rem_pio2+0x35c>
 800501c:	4622      	mov	r2, r4
 800501e:	2a00      	cmp	r2, #0
 8005020:	f2c0 80c6 	blt.w	80051b0 <__kernel_rem_pio2+0x3a0>
 8005024:	a96a      	add	r1, sp, #424	@ 0x1a8
 8005026:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800502a:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 80050f8 <__kernel_rem_pio2+0x2e8>
 800502e:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 8005114 <__kernel_rem_pio2+0x304>
 8005032:	2000      	movs	r0, #0
 8005034:	1aa1      	subs	r1, r4, r2
 8005036:	e0b0      	b.n	800519a <__kernel_rem_pio2+0x38a>
 8005038:	2602      	movs	r6, #2
 800503a:	e78f      	b.n	8004f5c <__kernel_rem_pio2+0x14c>
 800503c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005040:	b948      	cbnz	r0, 8005056 <__kernel_rem_pio2+0x246>
 8005042:	b122      	cbz	r2, 800504e <__kernel_rem_pio2+0x23e>
 8005044:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 8005048:	f843 2c04 	str.w	r2, [r3, #-4]
 800504c:	2201      	movs	r2, #1
 800504e:	f10c 0c01 	add.w	ip, ip, #1
 8005052:	4610      	mov	r0, r2
 8005054:	e789      	b.n	8004f6a <__kernel_rem_pio2+0x15a>
 8005056:	ebae 0202 	sub.w	r2, lr, r2
 800505a:	e7f5      	b.n	8005048 <__kernel_rem_pio2+0x238>
 800505c:	1e62      	subs	r2, r4, #1
 800505e:	ab06      	add	r3, sp, #24
 8005060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005064:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005068:	a906      	add	r1, sp, #24
 800506a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800506e:	e784      	b.n	8004f7a <__kernel_rem_pio2+0x16a>
 8005070:	1e62      	subs	r2, r4, #1
 8005072:	ab06      	add	r3, sp, #24
 8005074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005078:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800507c:	e7f4      	b.n	8005068 <__kernel_rem_pio2+0x258>
 800507e:	ab06      	add	r3, sp, #24
 8005080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005084:	3a01      	subs	r2, #1
 8005086:	4318      	orrs	r0, r3
 8005088:	e7ad      	b.n	8004fe6 <__kernel_rem_pio2+0x1d6>
 800508a:	3301      	adds	r3, #1
 800508c:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8005090:	2800      	cmp	r0, #0
 8005092:	d0fa      	beq.n	800508a <__kernel_rem_pio2+0x27a>
 8005094:	9a04      	ldr	r2, [sp, #16]
 8005096:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 800509a:	446a      	add	r2, sp
 800509c:	eb04 000b 	add.w	r0, r4, fp
 80050a0:	a91a      	add	r1, sp, #104	@ 0x68
 80050a2:	1c66      	adds	r6, r4, #1
 80050a4:	3a98      	subs	r2, #152	@ 0x98
 80050a6:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80050aa:	4423      	add	r3, r4
 80050ac:	42b3      	cmp	r3, r6
 80050ae:	da04      	bge.n	80050ba <__kernel_rem_pio2+0x2aa>
 80050b0:	461c      	mov	r4, r3
 80050b2:	e713      	b.n	8004edc <__kernel_rem_pio2+0xcc>
 80050b4:	9a03      	ldr	r2, [sp, #12]
 80050b6:	2301      	movs	r3, #1
 80050b8:	e7e8      	b.n	800508c <__kernel_rem_pio2+0x27c>
 80050ba:	9902      	ldr	r1, [sp, #8]
 80050bc:	f8dd c004 	ldr.w	ip, [sp, #4]
 80050c0:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 80050c4:	9104      	str	r1, [sp, #16]
 80050c6:	ee07 1a90 	vmov	s15, r1
 80050ca:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80050ce:	2400      	movs	r4, #0
 80050d0:	eca0 7b02 	vstmia	r0!, {d7}
 80050d4:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 80050f8 <__kernel_rem_pio2+0x2e8>
 80050d8:	4686      	mov	lr, r0
 80050da:	4554      	cmp	r4, sl
 80050dc:	dd03      	ble.n	80050e6 <__kernel_rem_pio2+0x2d6>
 80050de:	eca2 7b02 	vstmia	r2!, {d7}
 80050e2:	3601      	adds	r6, #1
 80050e4:	e7e2      	b.n	80050ac <__kernel_rem_pio2+0x29c>
 80050e6:	ecbc 5b02 	vldmia	ip!, {d5}
 80050ea:	ed3e 6b02 	vldmdb	lr!, {d6}
 80050ee:	3401      	adds	r4, #1
 80050f0:	eea5 7b06 	vfma.f64	d7, d5, d6
 80050f4:	e7f1      	b.n	80050da <__kernel_rem_pio2+0x2ca>
 80050f6:	bf00      	nop
	...
 8005104:	3e700000 	.word	0x3e700000
 8005108:	00000000 	.word	0x00000000
 800510c:	41700000 	.word	0x41700000
 8005110:	080056e8 	.word	0x080056e8
 8005114:	080056a8 	.word	0x080056a8
 8005118:	4268      	negs	r0, r5
 800511a:	eeb0 0b48 	vmov.f64	d0, d8
 800511e:	f000 f8f3 	bl	8005308 <scalbn>
 8005122:	ed9f 6b73 	vldr	d6, [pc, #460]	@ 80052f0 <__kernel_rem_pio2+0x4e0>
 8005126:	eeb4 0bc6 	vcmpe.f64	d0, d6
 800512a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800512e:	db17      	blt.n	8005160 <__kernel_rem_pio2+0x350>
 8005130:	ed9f 7b71 	vldr	d7, [pc, #452]	@ 80052f8 <__kernel_rem_pio2+0x4e8>
 8005134:	ee20 7b07 	vmul.f64	d7, d0, d7
 8005138:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800513c:	aa06      	add	r2, sp, #24
 800513e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8005142:	eea5 0b46 	vfms.f64	d0, d5, d6
 8005146:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800514a:	3518      	adds	r5, #24
 800514c:	ee10 3a10 	vmov	r3, s0
 8005150:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8005154:	ee17 3a10 	vmov	r3, s14
 8005158:	3401      	adds	r4, #1
 800515a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800515e:	e74d      	b.n	8004ffc <__kernel_rem_pio2+0x1ec>
 8005160:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8005164:	aa06      	add	r2, sp, #24
 8005166:	ee10 3a10 	vmov	r3, s0
 800516a:	e7f6      	b.n	800515a <__kernel_rem_pio2+0x34a>
 800516c:	a806      	add	r0, sp, #24
 800516e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8005172:	9001      	str	r0, [sp, #4]
 8005174:	ee07 0a90 	vmov	s15, r0
 8005178:	3a01      	subs	r2, #1
 800517a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800517e:	ee27 7b00 	vmul.f64	d7, d7, d0
 8005182:	ee20 0b06 	vmul.f64	d0, d0, d6
 8005186:	ed21 7b02 	vstmdb	r1!, {d7}
 800518a:	e744      	b.n	8005016 <__kernel_rem_pio2+0x206>
 800518c:	ecbc 5b02 	vldmia	ip!, {d5}
 8005190:	ecb5 6b02 	vldmia	r5!, {d6}
 8005194:	3001      	adds	r0, #1
 8005196:	eea5 7b06 	vfma.f64	d7, d5, d6
 800519a:	4548      	cmp	r0, r9
 800519c:	dc01      	bgt.n	80051a2 <__kernel_rem_pio2+0x392>
 800519e:	4281      	cmp	r1, r0
 80051a0:	daf4      	bge.n	800518c <__kernel_rem_pio2+0x37c>
 80051a2:	a842      	add	r0, sp, #264	@ 0x108
 80051a4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80051a8:	ed81 7b00 	vstr	d7, [r1]
 80051ac:	3a01      	subs	r2, #1
 80051ae:	e736      	b.n	800501e <__kernel_rem_pio2+0x20e>
 80051b0:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 80051b2:	2a02      	cmp	r2, #2
 80051b4:	dc0a      	bgt.n	80051cc <__kernel_rem_pio2+0x3bc>
 80051b6:	2a00      	cmp	r2, #0
 80051b8:	dc2d      	bgt.n	8005216 <__kernel_rem_pio2+0x406>
 80051ba:	d046      	beq.n	800524a <__kernel_rem_pio2+0x43a>
 80051bc:	f008 0007 	and.w	r0, r8, #7
 80051c0:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 80051c4:	ecbd 8b06 	vpop	{d8-d10}
 80051c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051cc:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 80051ce:	2a03      	cmp	r2, #3
 80051d0:	d1f4      	bne.n	80051bc <__kernel_rem_pio2+0x3ac>
 80051d2:	a942      	add	r1, sp, #264	@ 0x108
 80051d4:	f1a3 0208 	sub.w	r2, r3, #8
 80051d8:	440a      	add	r2, r1
 80051da:	4611      	mov	r1, r2
 80051dc:	4620      	mov	r0, r4
 80051de:	2800      	cmp	r0, #0
 80051e0:	f1a1 0108 	sub.w	r1, r1, #8
 80051e4:	dc52      	bgt.n	800528c <__kernel_rem_pio2+0x47c>
 80051e6:	4621      	mov	r1, r4
 80051e8:	2901      	cmp	r1, #1
 80051ea:	f1a2 0208 	sub.w	r2, r2, #8
 80051ee:	dc5d      	bgt.n	80052ac <__kernel_rem_pio2+0x49c>
 80051f0:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 8005300 <__kernel_rem_pio2+0x4f0>
 80051f4:	aa42      	add	r2, sp, #264	@ 0x108
 80051f6:	4413      	add	r3, r2
 80051f8:	2c01      	cmp	r4, #1
 80051fa:	dc67      	bgt.n	80052cc <__kernel_rem_pio2+0x4bc>
 80051fc:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 8005200:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 8005204:	2e00      	cmp	r6, #0
 8005206:	d167      	bne.n	80052d8 <__kernel_rem_pio2+0x4c8>
 8005208:	ed87 5b00 	vstr	d5, [r7]
 800520c:	ed87 6b02 	vstr	d6, [r7, #8]
 8005210:	ed87 7b04 	vstr	d7, [r7, #16]
 8005214:	e7d2      	b.n	80051bc <__kernel_rem_pio2+0x3ac>
 8005216:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 8005300 <__kernel_rem_pio2+0x4f0>
 800521a:	aa42      	add	r2, sp, #264	@ 0x108
 800521c:	4413      	add	r3, r2
 800521e:	4622      	mov	r2, r4
 8005220:	2a00      	cmp	r2, #0
 8005222:	da24      	bge.n	800526e <__kernel_rem_pio2+0x45e>
 8005224:	b34e      	cbz	r6, 800527a <__kernel_rem_pio2+0x46a>
 8005226:	eeb1 7b46 	vneg.f64	d7, d6
 800522a:	ed87 7b00 	vstr	d7, [r7]
 800522e:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 8005232:	aa44      	add	r2, sp, #272	@ 0x110
 8005234:	2301      	movs	r3, #1
 8005236:	ee37 7b46 	vsub.f64	d7, d7, d6
 800523a:	429c      	cmp	r4, r3
 800523c:	da20      	bge.n	8005280 <__kernel_rem_pio2+0x470>
 800523e:	b10e      	cbz	r6, 8005244 <__kernel_rem_pio2+0x434>
 8005240:	eeb1 7b47 	vneg.f64	d7, d7
 8005244:	ed87 7b02 	vstr	d7, [r7, #8]
 8005248:	e7b8      	b.n	80051bc <__kernel_rem_pio2+0x3ac>
 800524a:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 8005300 <__kernel_rem_pio2+0x4f0>
 800524e:	aa42      	add	r2, sp, #264	@ 0x108
 8005250:	4413      	add	r3, r2
 8005252:	2c00      	cmp	r4, #0
 8005254:	da05      	bge.n	8005262 <__kernel_rem_pio2+0x452>
 8005256:	b10e      	cbz	r6, 800525c <__kernel_rem_pio2+0x44c>
 8005258:	eeb1 7b47 	vneg.f64	d7, d7
 800525c:	ed87 7b00 	vstr	d7, [r7]
 8005260:	e7ac      	b.n	80051bc <__kernel_rem_pio2+0x3ac>
 8005262:	ed33 6b02 	vldmdb	r3!, {d6}
 8005266:	3c01      	subs	r4, #1
 8005268:	ee37 7b06 	vadd.f64	d7, d7, d6
 800526c:	e7f1      	b.n	8005252 <__kernel_rem_pio2+0x442>
 800526e:	ed33 7b02 	vldmdb	r3!, {d7}
 8005272:	3a01      	subs	r2, #1
 8005274:	ee36 6b07 	vadd.f64	d6, d6, d7
 8005278:	e7d2      	b.n	8005220 <__kernel_rem_pio2+0x410>
 800527a:	eeb0 7b46 	vmov.f64	d7, d6
 800527e:	e7d4      	b.n	800522a <__kernel_rem_pio2+0x41a>
 8005280:	ecb2 6b02 	vldmia	r2!, {d6}
 8005284:	3301      	adds	r3, #1
 8005286:	ee37 7b06 	vadd.f64	d7, d7, d6
 800528a:	e7d6      	b.n	800523a <__kernel_rem_pio2+0x42a>
 800528c:	ed91 7b00 	vldr	d7, [r1]
 8005290:	ed91 5b02 	vldr	d5, [r1, #8]
 8005294:	3801      	subs	r0, #1
 8005296:	ee37 6b05 	vadd.f64	d6, d7, d5
 800529a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800529e:	ed81 6b00 	vstr	d6, [r1]
 80052a2:	ee37 7b05 	vadd.f64	d7, d7, d5
 80052a6:	ed81 7b02 	vstr	d7, [r1, #8]
 80052aa:	e798      	b.n	80051de <__kernel_rem_pio2+0x3ce>
 80052ac:	ed92 7b00 	vldr	d7, [r2]
 80052b0:	ed92 5b02 	vldr	d5, [r2, #8]
 80052b4:	3901      	subs	r1, #1
 80052b6:	ee37 6b05 	vadd.f64	d6, d7, d5
 80052ba:	ee37 7b46 	vsub.f64	d7, d7, d6
 80052be:	ed82 6b00 	vstr	d6, [r2]
 80052c2:	ee37 7b05 	vadd.f64	d7, d7, d5
 80052c6:	ed82 7b02 	vstr	d7, [r2, #8]
 80052ca:	e78d      	b.n	80051e8 <__kernel_rem_pio2+0x3d8>
 80052cc:	ed33 6b02 	vldmdb	r3!, {d6}
 80052d0:	3c01      	subs	r4, #1
 80052d2:	ee37 7b06 	vadd.f64	d7, d7, d6
 80052d6:	e78f      	b.n	80051f8 <__kernel_rem_pio2+0x3e8>
 80052d8:	eeb1 5b45 	vneg.f64	d5, d5
 80052dc:	eeb1 6b46 	vneg.f64	d6, d6
 80052e0:	ed87 5b00 	vstr	d5, [r7]
 80052e4:	eeb1 7b47 	vneg.f64	d7, d7
 80052e8:	ed87 6b02 	vstr	d6, [r7, #8]
 80052ec:	e790      	b.n	8005210 <__kernel_rem_pio2+0x400>
 80052ee:	bf00      	nop
 80052f0:	00000000 	.word	0x00000000
 80052f4:	41700000 	.word	0x41700000
 80052f8:	00000000 	.word	0x00000000
 80052fc:	3e700000 	.word	0x3e700000
	...

08005308 <scalbn>:
 8005308:	ee10 1a90 	vmov	r1, s1
 800530c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005310:	b98b      	cbnz	r3, 8005336 <scalbn+0x2e>
 8005312:	ee10 3a10 	vmov	r3, s0
 8005316:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800531a:	4319      	orrs	r1, r3
 800531c:	d00a      	beq.n	8005334 <scalbn+0x2c>
 800531e:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 80053d0 <scalbn+0xc8>
 8005322:	4b37      	ldr	r3, [pc, #220]	@ (8005400 <scalbn+0xf8>)
 8005324:	ee20 0b07 	vmul.f64	d0, d0, d7
 8005328:	4298      	cmp	r0, r3
 800532a:	da0b      	bge.n	8005344 <scalbn+0x3c>
 800532c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 80053d8 <scalbn+0xd0>
 8005330:	ee20 0b07 	vmul.f64	d0, d0, d7
 8005334:	4770      	bx	lr
 8005336:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800533a:	4293      	cmp	r3, r2
 800533c:	d107      	bne.n	800534e <scalbn+0x46>
 800533e:	ee30 0b00 	vadd.f64	d0, d0, d0
 8005342:	4770      	bx	lr
 8005344:	ee10 1a90 	vmov	r1, s1
 8005348:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800534c:	3b36      	subs	r3, #54	@ 0x36
 800534e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8005352:	4290      	cmp	r0, r2
 8005354:	dd0d      	ble.n	8005372 <scalbn+0x6a>
 8005356:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 80053e0 <scalbn+0xd8>
 800535a:	ee10 3a90 	vmov	r3, s1
 800535e:	eeb0 6b47 	vmov.f64	d6, d7
 8005362:	ed9f 5b21 	vldr	d5, [pc, #132]	@ 80053e8 <scalbn+0xe0>
 8005366:	2b00      	cmp	r3, #0
 8005368:	fe27 7b05 	vselge.f64	d7, d7, d5
 800536c:	ee27 0b06 	vmul.f64	d0, d7, d6
 8005370:	4770      	bx	lr
 8005372:	4418      	add	r0, r3
 8005374:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 8005378:	4298      	cmp	r0, r3
 800537a:	dcec      	bgt.n	8005356 <scalbn+0x4e>
 800537c:	2800      	cmp	r0, #0
 800537e:	dd0a      	ble.n	8005396 <scalbn+0x8e>
 8005380:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 8005384:	ec53 2b10 	vmov	r2, r3, d0
 8005388:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 800538c:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8005390:	ec43 2b10 	vmov	d0, r2, r3
 8005394:	4770      	bx	lr
 8005396:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 800539a:	da09      	bge.n	80053b0 <scalbn+0xa8>
 800539c:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 80053d8 <scalbn+0xd0>
 80053a0:	ee10 3a90 	vmov	r3, s1
 80053a4:	eeb0 6b47 	vmov.f64	d6, d7
 80053a8:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 80053f0 <scalbn+0xe8>
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	e7db      	b.n	8005368 <scalbn+0x60>
 80053b0:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 80053b4:	ec53 2b10 	vmov	r2, r3, d0
 80053b8:	3036      	adds	r0, #54	@ 0x36
 80053ba:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 80053be:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 80053c2:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80053f8 <scalbn+0xf0>
 80053c6:	ec43 2b10 	vmov	d0, r2, r3
 80053ca:	e7b1      	b.n	8005330 <scalbn+0x28>
 80053cc:	f3af 8000 	nop.w
 80053d0:	00000000 	.word	0x00000000
 80053d4:	43500000 	.word	0x43500000
 80053d8:	c2f8f359 	.word	0xc2f8f359
 80053dc:	01a56e1f 	.word	0x01a56e1f
 80053e0:	8800759c 	.word	0x8800759c
 80053e4:	7e37e43c 	.word	0x7e37e43c
 80053e8:	8800759c 	.word	0x8800759c
 80053ec:	fe37e43c 	.word	0xfe37e43c
 80053f0:	c2f8f359 	.word	0xc2f8f359
 80053f4:	81a56e1f 	.word	0x81a56e1f
 80053f8:	00000000 	.word	0x00000000
 80053fc:	3c900000 	.word	0x3c900000
 8005400:	ffff3cb0 	.word	0xffff3cb0
 8005404:	00000000 	.word	0x00000000

08005408 <floor>:
 8005408:	ee10 3a90 	vmov	r3, s1
 800540c:	f3c3 500a 	ubfx	r0, r3, #20, #11
 8005410:	ee10 2a10 	vmov	r2, s0
 8005414:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 8005418:	2913      	cmp	r1, #19
 800541a:	b530      	push	{r4, r5, lr}
 800541c:	4615      	mov	r5, r2
 800541e:	dc33      	bgt.n	8005488 <floor+0x80>
 8005420:	2900      	cmp	r1, #0
 8005422:	da18      	bge.n	8005456 <floor+0x4e>
 8005424:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 80054e8 <floor+0xe0>
 8005428:	ee30 0b07 	vadd.f64	d0, d0, d7
 800542c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8005430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005434:	dd0a      	ble.n	800544c <floor+0x44>
 8005436:	2b00      	cmp	r3, #0
 8005438:	da50      	bge.n	80054dc <floor+0xd4>
 800543a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800543e:	4313      	orrs	r3, r2
 8005440:	2200      	movs	r2, #0
 8005442:	4293      	cmp	r3, r2
 8005444:	4b2a      	ldr	r3, [pc, #168]	@ (80054f0 <floor+0xe8>)
 8005446:	bf08      	it	eq
 8005448:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800544c:	4619      	mov	r1, r3
 800544e:	4610      	mov	r0, r2
 8005450:	ec41 0b10 	vmov	d0, r0, r1
 8005454:	e01f      	b.n	8005496 <floor+0x8e>
 8005456:	4827      	ldr	r0, [pc, #156]	@ (80054f4 <floor+0xec>)
 8005458:	4108      	asrs	r0, r1
 800545a:	ea03 0400 	and.w	r4, r3, r0
 800545e:	4314      	orrs	r4, r2
 8005460:	d019      	beq.n	8005496 <floor+0x8e>
 8005462:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80054e8 <floor+0xe0>
 8005466:	ee30 0b07 	vadd.f64	d0, d0, d7
 800546a:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800546e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005472:	ddeb      	ble.n	800544c <floor+0x44>
 8005474:	2b00      	cmp	r3, #0
 8005476:	bfbe      	ittt	lt
 8005478:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 800547c:	410a      	asrlt	r2, r1
 800547e:	189b      	addlt	r3, r3, r2
 8005480:	ea23 0300 	bic.w	r3, r3, r0
 8005484:	2200      	movs	r2, #0
 8005486:	e7e1      	b.n	800544c <floor+0x44>
 8005488:	2933      	cmp	r1, #51	@ 0x33
 800548a:	dd05      	ble.n	8005498 <floor+0x90>
 800548c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005490:	d101      	bne.n	8005496 <floor+0x8e>
 8005492:	ee30 0b00 	vadd.f64	d0, d0, d0
 8005496:	bd30      	pop	{r4, r5, pc}
 8005498:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 800549c:	f04f 30ff 	mov.w	r0, #4294967295
 80054a0:	40e0      	lsrs	r0, r4
 80054a2:	4210      	tst	r0, r2
 80054a4:	d0f7      	beq.n	8005496 <floor+0x8e>
 80054a6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80054e8 <floor+0xe0>
 80054aa:	ee30 0b07 	vadd.f64	d0, d0, d7
 80054ae:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80054b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054b6:	ddc9      	ble.n	800544c <floor+0x44>
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	da02      	bge.n	80054c2 <floor+0xba>
 80054bc:	2914      	cmp	r1, #20
 80054be:	d103      	bne.n	80054c8 <floor+0xc0>
 80054c0:	3301      	adds	r3, #1
 80054c2:	ea22 0200 	bic.w	r2, r2, r0
 80054c6:	e7c1      	b.n	800544c <floor+0x44>
 80054c8:	2401      	movs	r4, #1
 80054ca:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 80054ce:	fa04 f101 	lsl.w	r1, r4, r1
 80054d2:	440a      	add	r2, r1
 80054d4:	42aa      	cmp	r2, r5
 80054d6:	bf38      	it	cc
 80054d8:	191b      	addcc	r3, r3, r4
 80054da:	e7f2      	b.n	80054c2 <floor+0xba>
 80054dc:	2200      	movs	r2, #0
 80054de:	4613      	mov	r3, r2
 80054e0:	e7b4      	b.n	800544c <floor+0x44>
 80054e2:	bf00      	nop
 80054e4:	f3af 8000 	nop.w
 80054e8:	8800759c 	.word	0x8800759c
 80054ec:	7e37e43c 	.word	0x7e37e43c
 80054f0:	bff00000 	.word	0xbff00000
 80054f4:	000fffff 	.word	0x000fffff

080054f8 <_init>:
 80054f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054fa:	bf00      	nop
 80054fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054fe:	bc08      	pop	{r3}
 8005500:	469e      	mov	lr, r3
 8005502:	4770      	bx	lr

08005504 <_fini>:
 8005504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005506:	bf00      	nop
 8005508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800550a:	bc08      	pop	{r3}
 800550c:	469e      	mov	lr, r3
 800550e:	4770      	bx	lr
