
L432KC_RNG_TEST_FLASHWRITE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079a4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d20  08007b38  08007b38  00017b38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008858  08008858  00018858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008860  08008860  00018860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008864  08008864  00018864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000694  20000000  08008868  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000016c  20000694  08008efc  00020694  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000800  08008efc  00020800  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020694  2**0
                  CONTENTS, READONLY
 10 .debug_info   00011e9a  00000000  00000000  000206c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002b45  00000000  00000000  0003255e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000082cf  00000000  00000000  000350a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000c60  00000000  00000000  0003d378  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000eb0  00000000  00000000  0003dfd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000657d  00000000  00000000  0003ee88  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000054ec  00000000  00000000  00045405  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      000000ec  00000000  00000000  0004a8f1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003464  00000000  00000000  0004a9e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000084  00000000  00000000  0004de44  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      00000117  00000000  00000000  0004dec8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000694 	.word	0x20000694
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007b1c 	.word	0x08007b1c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000698 	.word	0x20000698
 80001cc:	08007b1c 	.word	0x08007b1c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_uldivmod>:
 8000c40:	b953      	cbnz	r3, 8000c58 <__aeabi_uldivmod+0x18>
 8000c42:	b94a      	cbnz	r2, 8000c58 <__aeabi_uldivmod+0x18>
 8000c44:	2900      	cmp	r1, #0
 8000c46:	bf08      	it	eq
 8000c48:	2800      	cmpeq	r0, #0
 8000c4a:	bf1c      	itt	ne
 8000c4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c50:	f04f 30ff 	movne.w	r0, #4294967295
 8000c54:	f000 b97a 	b.w	8000f4c <__aeabi_idiv0>
 8000c58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c60:	f000 f806 	bl	8000c70 <__udivmoddi4>
 8000c64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c6c:	b004      	add	sp, #16
 8000c6e:	4770      	bx	lr

08000c70 <__udivmoddi4>:
 8000c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c74:	468c      	mov	ip, r1
 8000c76:	460d      	mov	r5, r1
 8000c78:	4604      	mov	r4, r0
 8000c7a:	9e08      	ldr	r6, [sp, #32]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d151      	bne.n	8000d24 <__udivmoddi4+0xb4>
 8000c80:	428a      	cmp	r2, r1
 8000c82:	4617      	mov	r7, r2
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0xf2>
 8000c86:	fab2 fe82 	clz	lr, r2
 8000c8a:	f1be 0f00 	cmp.w	lr, #0
 8000c8e:	d00b      	beq.n	8000ca8 <__udivmoddi4+0x38>
 8000c90:	f1ce 0c20 	rsb	ip, lr, #32
 8000c94:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c98:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c9c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ca0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ca4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ca8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cac:	0c25      	lsrs	r5, r4, #16
 8000cae:	fbbc f8fa 	udiv	r8, ip, sl
 8000cb2:	fa1f f987 	uxth.w	r9, r7
 8000cb6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cbe:	fb08 f309 	mul.w	r3, r8, r9
 8000cc2:	42ab      	cmp	r3, r5
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x6c>
 8000cc6:	19ed      	adds	r5, r5, r7
 8000cc8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ccc:	f080 8123 	bcs.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd0:	42ab      	cmp	r3, r5
 8000cd2:	f240 8120 	bls.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cda:	443d      	add	r5, r7
 8000cdc:	1aed      	subs	r5, r5, r3
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000ce4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000ce8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cec:	fb00 f909 	mul.w	r9, r0, r9
 8000cf0:	45a1      	cmp	r9, r4
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x98>
 8000cf4:	19e4      	adds	r4, r4, r7
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	f080 810a 	bcs.w	8000f12 <__udivmoddi4+0x2a2>
 8000cfe:	45a1      	cmp	r9, r4
 8000d00:	f240 8107 	bls.w	8000f12 <__udivmoddi4+0x2a2>
 8000d04:	3802      	subs	r0, #2
 8000d06:	443c      	add	r4, r7
 8000d08:	eba4 0409 	sub.w	r4, r4, r9
 8000d0c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d10:	2100      	movs	r1, #0
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	d061      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d16:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	6034      	str	r4, [r6, #0]
 8000d1e:	6073      	str	r3, [r6, #4]
 8000d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d24:	428b      	cmp	r3, r1
 8000d26:	d907      	bls.n	8000d38 <__udivmoddi4+0xc8>
 8000d28:	2e00      	cmp	r6, #0
 8000d2a:	d054      	beq.n	8000dd6 <__udivmoddi4+0x166>
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d32:	4608      	mov	r0, r1
 8000d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d38:	fab3 f183 	clz	r1, r3
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	f040 808e 	bne.w	8000e5e <__udivmoddi4+0x1ee>
 8000d42:	42ab      	cmp	r3, r5
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xdc>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80fa 	bhi.w	8000f40 <__udivmoddi4+0x2d0>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	46ac      	mov	ip, r5
 8000d56:	2e00      	cmp	r6, #0
 8000d58:	d03f      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d5a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	b912      	cbnz	r2, 8000d6a <__udivmoddi4+0xfa>
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d6a:	fab7 fe87 	clz	lr, r7
 8000d6e:	f1be 0f00 	cmp.w	lr, #0
 8000d72:	d134      	bne.n	8000dde <__udivmoddi4+0x16e>
 8000d74:	1beb      	subs	r3, r5, r7
 8000d76:	0c3a      	lsrs	r2, r7, #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d82:	0c25      	lsrs	r5, r4, #16
 8000d84:	fb02 3318 	mls	r3, r2, r8, r3
 8000d88:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d8c:	fb0c f308 	mul.w	r3, ip, r8
 8000d90:	42ab      	cmp	r3, r5
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x134>
 8000d94:	19ed      	adds	r5, r5, r7
 8000d96:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x132>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	f200 80d1 	bhi.w	8000f44 <__udivmoddi4+0x2d4>
 8000da2:	4680      	mov	r8, r0
 8000da4:	1aed      	subs	r5, r5, r3
 8000da6:	b2a3      	uxth	r3, r4
 8000da8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dac:	fb02 5510 	mls	r5, r2, r0, r5
 8000db0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000db4:	fb0c fc00 	mul.w	ip, ip, r0
 8000db8:	45a4      	cmp	ip, r4
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x15c>
 8000dbc:	19e4      	adds	r4, r4, r7
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x15a>
 8000dc4:	45a4      	cmp	ip, r4
 8000dc6:	f200 80b8 	bhi.w	8000f3a <__udivmoddi4+0x2ca>
 8000dca:	4618      	mov	r0, r3
 8000dcc:	eba4 040c 	sub.w	r4, r4, ip
 8000dd0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd4:	e79d      	b.n	8000d12 <__udivmoddi4+0xa2>
 8000dd6:	4631      	mov	r1, r6
 8000dd8:	4630      	mov	r0, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	f1ce 0420 	rsb	r4, lr, #32
 8000de2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000de6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dea:	fa20 f804 	lsr.w	r8, r0, r4
 8000dee:	0c3a      	lsrs	r2, r7, #16
 8000df0:	fa25 f404 	lsr.w	r4, r5, r4
 8000df4:	ea48 0803 	orr.w	r8, r8, r3
 8000df8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dfc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e00:	fb02 4411 	mls	r4, r2, r1, r4
 8000e04:	fa1f fc87 	uxth.w	ip, r7
 8000e08:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e0c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e10:	42ab      	cmp	r3, r5
 8000e12:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e16:	d909      	bls.n	8000e2c <__udivmoddi4+0x1bc>
 8000e18:	19ed      	adds	r5, r5, r7
 8000e1a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e1e:	f080 808a 	bcs.w	8000f36 <__udivmoddi4+0x2c6>
 8000e22:	42ab      	cmp	r3, r5
 8000e24:	f240 8087 	bls.w	8000f36 <__udivmoddi4+0x2c6>
 8000e28:	3902      	subs	r1, #2
 8000e2a:	443d      	add	r5, r7
 8000e2c:	1aeb      	subs	r3, r5, r3
 8000e2e:	fa1f f588 	uxth.w	r5, r8
 8000e32:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e36:	fb02 3310 	mls	r3, r2, r0, r3
 8000e3a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e3e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e42:	42ab      	cmp	r3, r5
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x1e6>
 8000e46:	19ed      	adds	r5, r5, r7
 8000e48:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4c:	d26f      	bcs.n	8000f2e <__udivmoddi4+0x2be>
 8000e4e:	42ab      	cmp	r3, r5
 8000e50:	d96d      	bls.n	8000f2e <__udivmoddi4+0x2be>
 8000e52:	3802      	subs	r0, #2
 8000e54:	443d      	add	r5, r7
 8000e56:	1aeb      	subs	r3, r5, r3
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	e78f      	b.n	8000d7e <__udivmoddi4+0x10e>
 8000e5e:	f1c1 0720 	rsb	r7, r1, #32
 8000e62:	fa22 f807 	lsr.w	r8, r2, r7
 8000e66:	408b      	lsls	r3, r1
 8000e68:	fa05 f401 	lsl.w	r4, r5, r1
 8000e6c:	ea48 0303 	orr.w	r3, r8, r3
 8000e70:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e74:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e7e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e82:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e86:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e8a:	fa1f f883 	uxth.w	r8, r3
 8000e8e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e92:	fb09 f408 	mul.w	r4, r9, r8
 8000e96:	42ac      	cmp	r4, r5
 8000e98:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ea0:	d908      	bls.n	8000eb4 <__udivmoddi4+0x244>
 8000ea2:	18ed      	adds	r5, r5, r3
 8000ea4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ea8:	d243      	bcs.n	8000f32 <__udivmoddi4+0x2c2>
 8000eaa:	42ac      	cmp	r4, r5
 8000eac:	d941      	bls.n	8000f32 <__udivmoddi4+0x2c2>
 8000eae:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb2:	441d      	add	r5, r3
 8000eb4:	1b2d      	subs	r5, r5, r4
 8000eb6:	fa1f fe8e 	uxth.w	lr, lr
 8000eba:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ebe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ec2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000ec6:	fb00 f808 	mul.w	r8, r0, r8
 8000eca:	45a0      	cmp	r8, r4
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x26e>
 8000ece:	18e4      	adds	r4, r4, r3
 8000ed0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ed4:	d229      	bcs.n	8000f2a <__udivmoddi4+0x2ba>
 8000ed6:	45a0      	cmp	r8, r4
 8000ed8:	d927      	bls.n	8000f2a <__udivmoddi4+0x2ba>
 8000eda:	3802      	subs	r0, #2
 8000edc:	441c      	add	r4, r3
 8000ede:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee2:	eba4 0408 	sub.w	r4, r4, r8
 8000ee6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eea:	454c      	cmp	r4, r9
 8000eec:	46c6      	mov	lr, r8
 8000eee:	464d      	mov	r5, r9
 8000ef0:	d315      	bcc.n	8000f1e <__udivmoddi4+0x2ae>
 8000ef2:	d012      	beq.n	8000f1a <__udivmoddi4+0x2aa>
 8000ef4:	b156      	cbz	r6, 8000f0c <__udivmoddi4+0x29c>
 8000ef6:	ebba 030e 	subs.w	r3, sl, lr
 8000efa:	eb64 0405 	sbc.w	r4, r4, r5
 8000efe:	fa04 f707 	lsl.w	r7, r4, r7
 8000f02:	40cb      	lsrs	r3, r1
 8000f04:	431f      	orrs	r7, r3
 8000f06:	40cc      	lsrs	r4, r1
 8000f08:	6037      	str	r7, [r6, #0]
 8000f0a:	6074      	str	r4, [r6, #4]
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	4618      	mov	r0, r3
 8000f14:	e6f8      	b.n	8000d08 <__udivmoddi4+0x98>
 8000f16:	4690      	mov	r8, r2
 8000f18:	e6e0      	b.n	8000cdc <__udivmoddi4+0x6c>
 8000f1a:	45c2      	cmp	sl, r8
 8000f1c:	d2ea      	bcs.n	8000ef4 <__udivmoddi4+0x284>
 8000f1e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f22:	eb69 0503 	sbc.w	r5, r9, r3
 8000f26:	3801      	subs	r0, #1
 8000f28:	e7e4      	b.n	8000ef4 <__udivmoddi4+0x284>
 8000f2a:	4628      	mov	r0, r5
 8000f2c:	e7d7      	b.n	8000ede <__udivmoddi4+0x26e>
 8000f2e:	4640      	mov	r0, r8
 8000f30:	e791      	b.n	8000e56 <__udivmoddi4+0x1e6>
 8000f32:	4681      	mov	r9, r0
 8000f34:	e7be      	b.n	8000eb4 <__udivmoddi4+0x244>
 8000f36:	4601      	mov	r1, r0
 8000f38:	e778      	b.n	8000e2c <__udivmoddi4+0x1bc>
 8000f3a:	3802      	subs	r0, #2
 8000f3c:	443c      	add	r4, r7
 8000f3e:	e745      	b.n	8000dcc <__udivmoddi4+0x15c>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e708      	b.n	8000d56 <__udivmoddi4+0xe6>
 8000f44:	f1a8 0802 	sub.w	r8, r8, #2
 8000f48:	443d      	add	r5, r7
 8000f4a:	e72b      	b.n	8000da4 <__udivmoddi4+0x134>

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f50:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000f52:	4b0a      	ldr	r3, [pc, #40]	; (8000f7c <HAL_InitTick+0x2c>)
{
 8000f54:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000f56:	6818      	ldr	r0, [r3, #0]
 8000f58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f5c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f60:	f000 f88c 	bl	800107c <HAL_SYSTICK_Config>
 8000f64:	4604      	mov	r4, r0
 8000f66:	b938      	cbnz	r0, 8000f78 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000f68:	4602      	mov	r2, r0
 8000f6a:	4629      	mov	r1, r5
 8000f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f70:	f000 f844 	bl	8000ffc <HAL_NVIC_SetPriority>
 8000f74:	4620      	mov	r0, r4
 8000f76:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 8000f78:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000f7a:	bd38      	pop	{r3, r4, r5, pc}
 8000f7c:	20000020 	.word	0x20000020

08000f80 <HAL_Init>:
{
 8000f80:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f82:	2003      	movs	r0, #3
 8000f84:	f000 f828 	bl	8000fd8 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f88:	2000      	movs	r0, #0
 8000f8a:	f7ff ffe1 	bl	8000f50 <HAL_InitTick>
 8000f8e:	4604      	mov	r4, r0
 8000f90:	b918      	cbnz	r0, 8000f9a <HAL_Init+0x1a>
    HAL_MspInit();
 8000f92:	f001 fe89 	bl	8002ca8 <HAL_MspInit>
}
 8000f96:	4620      	mov	r0, r4
 8000f98:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8000f9a:	2401      	movs	r4, #1
 8000f9c:	e7fb      	b.n	8000f96 <HAL_Init+0x16>
	...

08000fa0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000fa0:	4a02      	ldr	r2, [pc, #8]	; (8000fac <HAL_IncTick+0xc>)
 8000fa2:	6813      	ldr	r3, [r2, #0]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	6013      	str	r3, [r2, #0]
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	20000700 	.word	0x20000700

08000fb0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000fb0:	4b01      	ldr	r3, [pc, #4]	; (8000fb8 <HAL_GetTick+0x8>)
 8000fb2:	6818      	ldr	r0, [r3, #0]
}
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	20000700 	.word	0x20000700

08000fbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fbc:	b538      	push	{r3, r4, r5, lr}
 8000fbe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000fc0:	f7ff fff6 	bl	8000fb0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fc4:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000fc6:	4605      	mov	r5, r0
  {
    wait++;
 8000fc8:	bf18      	it	ne
 8000fca:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fcc:	f7ff fff0 	bl	8000fb0 <HAL_GetTick>
 8000fd0:	1b40      	subs	r0, r0, r5
 8000fd2:	4284      	cmp	r4, r0
 8000fd4:	d8fa      	bhi.n	8000fcc <HAL_Delay+0x10>
  {
  }
}
 8000fd6:	bd38      	pop	{r3, r4, r5, pc}

08000fd8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fd8:	4a07      	ldr	r2, [pc, #28]	; (8000ff8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000fda:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fdc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fe0:	041b      	lsls	r3, r3, #16
 8000fe2:	0c1b      	lsrs	r3, r3, #16
 8000fe4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000fe8:	0200      	lsls	r0, r0, #8
 8000fea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fee:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000ff2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000ff4:	60d3      	str	r3, [r2, #12]
 8000ff6:	4770      	bx	lr
 8000ff8:	e000ed00 	.word	0xe000ed00

08000ffc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ffc:	4b17      	ldr	r3, [pc, #92]	; (800105c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ffe:	b530      	push	{r4, r5, lr}
 8001000:	68dc      	ldr	r4, [r3, #12]
 8001002:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001006:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800100a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800100c:	2b04      	cmp	r3, #4
 800100e:	bf28      	it	cs
 8001010:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001012:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001014:	f04f 0501 	mov.w	r5, #1
 8001018:	fa05 f303 	lsl.w	r3, r5, r3
 800101c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001020:	bf8c      	ite	hi
 8001022:	3c03      	subhi	r4, #3
 8001024:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001026:	4019      	ands	r1, r3
 8001028:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800102a:	fa05 f404 	lsl.w	r4, r5, r4
 800102e:	3c01      	subs	r4, #1
 8001030:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001032:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001034:	ea42 0201 	orr.w	r2, r2, r1
 8001038:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103c:	bfaf      	iteee	ge
 800103e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001042:	f000 000f 	andlt.w	r0, r0, #15
 8001046:	4b06      	ldrlt	r3, [pc, #24]	; (8001060 <HAL_NVIC_SetPriority+0x64>)
 8001048:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104a:	bfa5      	ittet	ge
 800104c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001050:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001052:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001054:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001058:	bd30      	pop	{r4, r5, pc}
 800105a:	bf00      	nop
 800105c:	e000ed00 	.word	0xe000ed00
 8001060:	e000ed14 	.word	0xe000ed14

08001064 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001064:	0942      	lsrs	r2, r0, #5
 8001066:	2301      	movs	r3, #1
 8001068:	f000 001f 	and.w	r0, r0, #31
 800106c:	fa03 f000 	lsl.w	r0, r3, r0
 8001070:	4b01      	ldr	r3, [pc, #4]	; (8001078 <HAL_NVIC_EnableIRQ+0x14>)
 8001072:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001076:	4770      	bx	lr
 8001078:	e000e100 	.word	0xe000e100

0800107c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800107c:	3801      	subs	r0, #1
 800107e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001082:	d20a      	bcs.n	800109a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001084:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001086:	4a07      	ldr	r2, [pc, #28]	; (80010a4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001088:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800108a:	21f0      	movs	r1, #240	; 0xf0
 800108c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001090:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001092:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001094:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800109a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	e000e010 	.word	0xe000e010
 80010a4:	e000ed00 	.word	0xe000ed00

080010a8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80010a8:	4b04      	ldr	r3, [pc, #16]	; (80010bc <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80010aa:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80010ac:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80010ae:	bf0c      	ite	eq
 80010b0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80010b4:	f022 0204 	bicne.w	r2, r2, #4
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	4770      	bx	lr
 80010bc:	e000e010 	.word	0xe000e010

080010c0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80010c0:	4770      	bx	lr

080010c2 <HAL_SYSTICK_IRQHandler>:
{
 80010c2:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80010c4:	f7ff fffc 	bl	80010c0 <HAL_SYSTICK_Callback>
 80010c8:	bd08      	pop	{r3, pc}
	...

080010cc <FLASH_Program_Fast>:

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80010cc:	4a07      	ldr	r2, [pc, #28]	; (80010ec <FLASH_Program_Fast+0x20>)
 80010ce:	6953      	ldr	r3, [r2, #20]
 80010d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010d4:	6153      	str	r3, [r2, #20]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010d6:	b672      	cpsid	i
 80010d8:	f501 7380 	add.w	r3, r1, #256	; 0x100
 80010dc:	1a40      	subs	r0, r0, r1
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 80010de:	680a      	ldr	r2, [r1, #0]
 80010e0:	500a      	str	r2, [r1, r0]
    dest_addr++;
    src_addr++;
 80010e2:	3104      	adds	r1, #4
    row_index--;
  } while (row_index != 0U);
 80010e4:	4299      	cmp	r1, r3
 80010e6:	d1fa      	bne.n	80010de <FLASH_Program_Fast+0x12>
  __ASM volatile ("cpsie i" : : : "memory");
 80010e8:	b662      	cpsie	i
 80010ea:	4770      	bx	lr
 80010ec:	40022000 	.word	0x40022000

080010f0 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80010f0:	4b06      	ldr	r3, [pc, #24]	; (800110c <HAL_FLASH_Unlock+0x1c>)
 80010f2:	695a      	ldr	r2, [r3, #20]
 80010f4:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80010f6:	bfbf      	itttt	lt
 80010f8:	4a05      	ldrlt	r2, [pc, #20]	; (8001110 <HAL_FLASH_Unlock+0x20>)
 80010fa:	609a      	strlt	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80010fc:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 8001100:	609a      	strlt	r2, [r3, #8]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001102:	bfba      	itte	lt
 8001104:	6958      	ldrlt	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 8001106:	0fc0      	lsrlt	r0, r0, #31
 8001108:	2000      	movge	r0, #0
}
 800110a:	4770      	bx	lr
 800110c:	40022000 	.word	0x40022000
 8001110:	45670123 	.word	0x45670123

08001114 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001114:	4a03      	ldr	r2, [pc, #12]	; (8001124 <HAL_FLASH_Lock+0x10>)
 8001116:	6953      	ldr	r3, [r2, #20]
 8001118:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800111c:	6153      	str	r3, [r2, #20]
}
 800111e:	2000      	movs	r0, #0
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	40022000 	.word	0x40022000

08001128 <FLASH_WaitForLastOperation>:
{
 8001128:	b570      	push	{r4, r5, r6, lr}
 800112a:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 800112c:	f7ff ff40 	bl	8000fb0 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001130:	4c1a      	ldr	r4, [pc, #104]	; (800119c <FLASH_WaitForLastOperation+0x74>)
  uint32_t tickstart = HAL_GetTick();
 8001132:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001134:	6923      	ldr	r3, [r4, #16]
 8001136:	03db      	lsls	r3, r3, #15
 8001138:	d41e      	bmi.n	8001178 <FLASH_WaitForLastOperation+0x50>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800113a:	6923      	ldr	r3, [r4, #16]
  error |= (FLASH->ECCR & FLASH_FLAG_ECCD);
 800113c:	69a0      	ldr	r0, [r4, #24]
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800113e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001142:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001146:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 800114a:	f023 0305 	bic.w	r3, r3, #5
  error |= (FLASH->ECCR & FLASH_FLAG_ECCD);
 800114e:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  if(error != 0u)
 8001152:	4318      	orrs	r0, r3
 8001154:	d019      	beq.n	800118a <FLASH_WaitForLastOperation+0x62>
    pFlash.ErrorCode |= error;
 8001156:	4a12      	ldr	r2, [pc, #72]	; (80011a0 <FLASH_WaitForLastOperation+0x78>)
 8001158:	6853      	ldr	r3, [r2, #4]
 800115a:	4303      	orrs	r3, r0
 800115c:	6053      	str	r3, [r2, #4]
    __HAL_FLASH_CLEAR_FLAG(error);
 800115e:	f010 4340 	ands.w	r3, r0, #3221225472	; 0xc0000000
 8001162:	bf1e      	ittt	ne
 8001164:	69a2      	ldrne	r2, [r4, #24]
 8001166:	4313      	orrne	r3, r2
 8001168:	61a3      	strne	r3, [r4, #24]
 800116a:	f030 4040 	bics.w	r0, r0, #3221225472	; 0xc0000000
 800116e:	d001      	beq.n	8001174 <FLASH_WaitForLastOperation+0x4c>
 8001170:	4b0a      	ldr	r3, [pc, #40]	; (800119c <FLASH_WaitForLastOperation+0x74>)
 8001172:	6118      	str	r0, [r3, #16]
    return HAL_ERROR;
 8001174:	2001      	movs	r0, #1
 8001176:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001178:	1c6a      	adds	r2, r5, #1
 800117a:	d0db      	beq.n	8001134 <FLASH_WaitForLastOperation+0xc>
      if((HAL_GetTick() - tickstart) >= Timeout)
 800117c:	f7ff ff18 	bl	8000fb0 <HAL_GetTick>
 8001180:	1b80      	subs	r0, r0, r6
 8001182:	4285      	cmp	r5, r0
 8001184:	d8d6      	bhi.n	8001134 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 8001186:	2003      	movs	r0, #3
 8001188:	bd70      	pop	{r4, r5, r6, pc}
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800118a:	6923      	ldr	r3, [r4, #16]
 800118c:	f013 0301 	ands.w	r3, r3, #1
 8001190:	d002      	beq.n	8001198 <FLASH_WaitForLastOperation+0x70>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001192:	2301      	movs	r3, #1
 8001194:	6123      	str	r3, [r4, #16]
 8001196:	bd70      	pop	{r4, r5, r6, pc}
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001198:	4618      	mov	r0, r3
}
 800119a:	bd70      	pop	{r4, r5, r6, pc}
 800119c:	40022000 	.word	0x40022000
 80011a0:	20000000 	.word	0x20000000

080011a4 <HAL_FLASH_Program>:
{
 80011a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(&pFlash);
 80011a8:	4c24      	ldr	r4, [pc, #144]	; (800123c <HAL_FLASH_Program+0x98>)
{
 80011aa:	469a      	mov	sl, r3
  __HAL_LOCK(&pFlash);
 80011ac:	7823      	ldrb	r3, [r4, #0]
 80011ae:	2b01      	cmp	r3, #1
{
 80011b0:	4607      	mov	r7, r0
 80011b2:	4688      	mov	r8, r1
 80011b4:	4691      	mov	r9, r2
  __HAL_LOCK(&pFlash);
 80011b6:	d03f      	beq.n	8001238 <HAL_FLASH_Program+0x94>
 80011b8:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80011ba:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 80011be:	7023      	strb	r3, [r4, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80011c0:	f7ff ffb2 	bl	8001128 <FLASH_WaitForLastOperation>
 80011c4:	4606      	mov	r6, r0
  if(status == HAL_OK)
 80011c6:	bb20      	cbnz	r0, 8001212 <HAL_FLASH_Program+0x6e>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80011c8:	6060      	str	r0, [r4, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80011ca:	481d      	ldr	r0, [pc, #116]	; (8001240 <HAL_FLASH_Program+0x9c>)
 80011cc:	6805      	ldr	r5, [r0, #0]
 80011ce:	f415 6580 	ands.w	r5, r5, #1024	; 0x400
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80011d2:	bf17      	itett	ne
 80011d4:	6803      	ldrne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80011d6:	7725      	strbeq	r5, [r4, #28]
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80011d8:	f423 6380 	bicne.w	r3, r3, #1024	; 0x400
 80011dc:	6003      	strne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80011de:	bf1c      	itt	ne
 80011e0:	2302      	movne	r3, #2
 80011e2:	7723      	strbne	r3, [r4, #28]
    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80011e4:	b9d7      	cbnz	r7, 800121c <HAL_FLASH_Program+0x78>
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80011e6:	6945      	ldr	r5, [r0, #20]
 80011e8:	f045 0501 	orr.w	r5, r5, #1
 80011ec:	6145      	str	r5, [r0, #20]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80011ee:	f8c8 9000 	str.w	r9, [r8]
      prog_bit = FLASH_CR_PG;
 80011f2:	2501      	movs	r5, #1
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 80011f4:	f8c8 a004 	str.w	sl, [r8, #4]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80011f8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80011fc:	f7ff ff94 	bl	8001128 <FLASH_WaitForLastOperation>
 8001200:	4606      	mov	r6, r0
    if (prog_bit != 0U)
 8001202:	b125      	cbz	r5, 800120e <HAL_FLASH_Program+0x6a>
      CLEAR_BIT(FLASH->CR, prog_bit);
 8001204:	4a0e      	ldr	r2, [pc, #56]	; (8001240 <HAL_FLASH_Program+0x9c>)
 8001206:	6953      	ldr	r3, [r2, #20]
 8001208:	ea23 0505 	bic.w	r5, r3, r5
 800120c:	6155      	str	r5, [r2, #20]
    FLASH_FlushCaches();
 800120e:	f000 f83d 	bl	800128c <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8001212:	2300      	movs	r3, #0
 8001214:	7023      	strb	r3, [r4, #0]
}
 8001216:	4630      	mov	r0, r6
 8001218:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 800121c:	1e7b      	subs	r3, r7, #1
 800121e:	2b01      	cmp	r3, #1
 8001220:	d901      	bls.n	8001226 <HAL_FLASH_Program+0x82>
  uint32_t prog_bit = 0;
 8001222:	2500      	movs	r5, #0
 8001224:	e7e8      	b.n	80011f8 <HAL_FLASH_Program+0x54>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8001226:	4649      	mov	r1, r9
 8001228:	4640      	mov	r0, r8
 800122a:	f7ff ff4f 	bl	80010cc <FLASH_Program_Fast>
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 800122e:	2f02      	cmp	r7, #2
 8001230:	d1f7      	bne.n	8001222 <HAL_FLASH_Program+0x7e>
        prog_bit = FLASH_CR_FSTPG;
 8001232:	f44f 2580 	mov.w	r5, #262144	; 0x40000
 8001236:	e7df      	b.n	80011f8 <HAL_FLASH_Program+0x54>
  __HAL_LOCK(&pFlash);
 8001238:	2602      	movs	r6, #2
 800123a:	e7ec      	b.n	8001216 <HAL_FLASH_Program+0x72>
 800123c:	20000000 	.word	0x20000000
 8001240:	40022000 	.word	0x40022000

08001244 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001244:	4b06      	ldr	r3, [pc, #24]	; (8001260 <FLASH_MassErase+0x1c>)
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8001246:	f010 0f01 	tst.w	r0, #1
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800124a:	bf1e      	ittt	ne
 800124c:	695a      	ldrne	r2, [r3, #20]
 800124e:	f042 0204 	orrne.w	r2, r2, #4
 8001252:	615a      	strne	r2, [r3, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001254:	695a      	ldr	r2, [r3, #20]
 8001256:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800125a:	615a      	str	r2, [r3, #20]
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	40022000 	.word	0x40022000

08001264 <FLASH_PageErase>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8001264:	4b08      	ldr	r3, [pc, #32]	; (8001288 <FLASH_PageErase+0x24>)
 8001266:	695a      	ldr	r2, [r3, #20]
 8001268:	00c0      	lsls	r0, r0, #3
 800126a:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
 800126e:	f400 60ff 	and.w	r0, r0, #2040	; 0x7f8
 8001272:	4310      	orrs	r0, r2
 8001274:	6158      	str	r0, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001276:	695a      	ldr	r2, [r3, #20]
 8001278:	f042 0202 	orr.w	r2, r2, #2
 800127c:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800127e:	695a      	ldr	r2, [r3, #20]
 8001280:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001284:	615a      	str	r2, [r3, #20]
 8001286:	4770      	bx	lr
 8001288:	40022000 	.word	0x40022000

0800128c <FLASH_FlushCaches>:
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800128c:	4913      	ldr	r1, [pc, #76]	; (80012dc <FLASH_FlushCaches+0x50>)
 800128e:	7f0b      	ldrb	r3, [r1, #28]
 8001290:	b2db      	uxtb	r3, r3

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) || 
 8001292:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 8001296:	2a01      	cmp	r2, #1
 8001298:	d10c      	bne.n	80012b4 <FLASH_FlushCaches+0x28>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800129a:	4a11      	ldr	r2, [pc, #68]	; (80012e0 <FLASH_FlushCaches+0x54>)
 800129c:	6810      	ldr	r0, [r2, #0]
 800129e:	f440 6000 	orr.w	r0, r0, #2048	; 0x800
 80012a2:	6010      	str	r0, [r2, #0]
 80012a4:	6810      	ldr	r0, [r2, #0]
 80012a6:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 80012aa:	6010      	str	r0, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012ac:	6810      	ldr	r0, [r2, #0]
 80012ae:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 80012b2:	6010      	str	r0, [r2, #0]
  }
  
  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) || 
 80012b4:	3b02      	subs	r3, #2
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d80c      	bhi.n	80012d4 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80012ba:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <FLASH_FlushCaches+0x54>)
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80012ca:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80012d2:	601a      	str	r2, [r3, #0]
  }
  
  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80012d4:	2300      	movs	r3, #0
 80012d6:	770b      	strb	r3, [r1, #28]
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	20000000 	.word	0x20000000
 80012e0:	40022000 	.word	0x40022000

080012e4 <HAL_FLASHEx_Erase>:
{
 80012e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(&pFlash);
 80012e8:	4c34      	ldr	r4, [pc, #208]	; (80013bc <HAL_FLASHEx_Erase+0xd8>)
 80012ea:	7823      	ldrb	r3, [r4, #0]
 80012ec:	2b01      	cmp	r3, #1
{
 80012ee:	4606      	mov	r6, r0
 80012f0:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 80012f2:	d060      	beq.n	80013b6 <HAL_FLASHEx_Erase+0xd2>
 80012f4:	2701      	movs	r7, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80012f6:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 80012fa:	7027      	strb	r7, [r4, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80012fc:	f7ff ff14 	bl	8001128 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8001300:	4605      	mov	r5, r0
 8001302:	bb30      	cbnz	r0, 8001352 <HAL_FLASHEx_Erase+0x6e>
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8001304:	4b2e      	ldr	r3, [pc, #184]	; (80013c0 <HAL_FLASHEx_Erase+0xdc>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001306:	6060      	str	r0, [r4, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	f412 7f00 	tst.w	r2, #512	; 0x200
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800130e:	681a      	ldr	r2, [r3, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8001310:	d024      	beq.n	800135c <HAL_FLASHEx_Erase+0x78>
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001312:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001316:	601a      	str	r2, [r3, #0]
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	0551      	lsls	r1, r2, #21
 800131c:	d506      	bpl.n	800132c <HAL_FLASHEx_Erase+0x48>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001324:	601a      	str	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8001326:	2303      	movs	r3, #3
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001328:	7723      	strb	r3, [r4, #28]
 800132a:	e000      	b.n	800132e <HAL_FLASHEx_Erase+0x4a>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 800132c:	7727      	strb	r7, [r4, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800132e:	6833      	ldr	r3, [r6, #0]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d11d      	bne.n	8001370 <HAL_FLASHEx_Erase+0x8c>
      FLASH_MassErase(pEraseInit->Banks);
 8001334:	6870      	ldr	r0, [r6, #4]
 8001336:	f7ff ff85 	bl	8001244 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800133a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800133e:	f7ff fef3 	bl	8001128 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8001342:	4a1f      	ldr	r2, [pc, #124]	; (80013c0 <HAL_FLASHEx_Erase+0xdc>)
 8001344:	6953      	ldr	r3, [r2, #20]
 8001346:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800134a:	4605      	mov	r5, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 800134c:	6153      	str	r3, [r2, #20]
    FLASH_FlushCaches();
 800134e:	f7ff ff9d 	bl	800128c <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8001352:	2300      	movs	r3, #0
 8001354:	7023      	strb	r3, [r4, #0]
}
 8001356:	4628      	mov	r0, r5
 8001358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800135c:	0552      	lsls	r2, r2, #21
 800135e:	d505      	bpl.n	800136c <HAL_FLASHEx_Erase+0x88>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001366:	601a      	str	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001368:	2302      	movs	r3, #2
 800136a:	e7dd      	b.n	8001328 <HAL_FLASHEx_Erase+0x44>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800136c:	7720      	strb	r0, [r4, #28]
 800136e:	e7de      	b.n	800132e <HAL_FLASHEx_Erase+0x4a>
      *PageError = 0xFFFFFFFFU;
 8001370:	f04f 33ff 	mov.w	r3, #4294967295
 8001374:	f8c8 3000 	str.w	r3, [r8]
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001378:	68b7      	ldr	r7, [r6, #8]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800137a:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80013c0 <HAL_FLASHEx_Erase+0xdc>
 800137e:	f8df a044 	ldr.w	sl, [pc, #68]	; 80013c4 <HAL_FLASHEx_Erase+0xe0>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001382:	68b3      	ldr	r3, [r6, #8]
 8001384:	68f2      	ldr	r2, [r6, #12]
 8001386:	4413      	add	r3, r2
 8001388:	429f      	cmp	r7, r3
 800138a:	d2e0      	bcs.n	800134e <HAL_FLASHEx_Erase+0x6a>
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800138c:	6871      	ldr	r1, [r6, #4]
 800138e:	4638      	mov	r0, r7
 8001390:	f7ff ff68 	bl	8001264 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001394:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001398:	f7ff fec6 	bl	8001128 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800139c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80013a0:	ea03 030a 	and.w	r3, r3, sl
 80013a4:	f8c9 3014 	str.w	r3, [r9, #20]
        if (status != HAL_OK)
 80013a8:	b118      	cbz	r0, 80013b2 <HAL_FLASHEx_Erase+0xce>
          *PageError = page_index;
 80013aa:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80013ae:	4605      	mov	r5, r0
          break;
 80013b0:	e7cd      	b.n	800134e <HAL_FLASHEx_Erase+0x6a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80013b2:	3701      	adds	r7, #1
 80013b4:	e7e5      	b.n	8001382 <HAL_FLASHEx_Erase+0x9e>
  __HAL_LOCK(&pFlash);
 80013b6:	2502      	movs	r5, #2
 80013b8:	e7cd      	b.n	8001356 <HAL_FLASHEx_Erase+0x72>
 80013ba:	bf00      	nop
 80013bc:	20000000 	.word	0x20000000
 80013c0:	40022000 	.word	0x40022000
 80013c4:	fffff805 	.word	0xfffff805

080013c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80013cc:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013ce:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d0:	f8df 8158 	ldr.w	r8, [pc, #344]	; 800152c <HAL_GPIO_Init+0x164>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80013d4:	4a53      	ldr	r2, [pc, #332]	; (8001524 <HAL_GPIO_Init+0x15c>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013d6:	9301      	str	r3, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013d8:	f04f 090f 	mov.w	r9, #15
  uint32_t position = 0x00u;
 80013dc:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013de:	9c01      	ldr	r4, [sp, #4]
 80013e0:	40dc      	lsrs	r4, r3
 80013e2:	d102      	bne.n	80013ea <HAL_GPIO_Init+0x22>
      }
    }

    position++;
  }
}
 80013e4:	b005      	add	sp, #20
 80013e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013ea:	2401      	movs	r4, #1
 80013ec:	fa04 fa03 	lsl.w	sl, r4, r3
    if (iocurrent != 0x00u)
 80013f0:	9c01      	ldr	r4, [sp, #4]
 80013f2:	ea14 050a 	ands.w	r5, r4, sl
 80013f6:	f000 808f 	beq.w	8001518 <HAL_GPIO_Init+0x150>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013fa:	684c      	ldr	r4, [r1, #4]
 80013fc:	f024 0b10 	bic.w	fp, r4, #16
 8001400:	f1bb 0f02 	cmp.w	fp, #2
 8001404:	d111      	bne.n	800142a <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3u];
 8001406:	08df      	lsrs	r7, r3, #3
 8001408:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800140c:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8001410:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001412:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001416:	fa09 fc0e 	lsl.w	ip, r9, lr
 800141a:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800141e:	690e      	ldr	r6, [r1, #16]
 8001420:	fa06 f60e 	lsl.w	r6, r6, lr
 8001424:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3u] = temp;
 8001428:	623e      	str	r6, [r7, #32]
 800142a:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800142e:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 8001430:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001432:	fa07 f70c 	lsl.w	r7, r7, ip
 8001436:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001438:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800143c:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800143e:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001442:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001446:	ea4e 0606 	orr.w	r6, lr, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800144a:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 800144e:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001450:	d811      	bhi.n	8001476 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 8001452:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001454:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001458:	68ce      	ldr	r6, [r1, #12]
 800145a:	fa06 fe0c 	lsl.w	lr, r6, ip
 800145e:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 8001462:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001464:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001466:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800146a:	f3c4 1600 	ubfx	r6, r4, #4, #1
 800146e:	409e      	lsls	r6, r3
 8001470:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 8001474:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8001476:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001478:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800147a:	688e      	ldr	r6, [r1, #8]
 800147c:	fa06 f60c 	lsl.w	r6, r6, ip
 8001480:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001482:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 8001484:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001486:	d547      	bpl.n	8001518 <HAL_GPIO_Init+0x150>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001488:	f8d8 6060 	ldr.w	r6, [r8, #96]	; 0x60
 800148c:	f046 0601 	orr.w	r6, r6, #1
 8001490:	f8c8 6060 	str.w	r6, [r8, #96]	; 0x60
 8001494:	f8d8 6060 	ldr.w	r6, [r8, #96]	; 0x60
 8001498:	f023 0703 	bic.w	r7, r3, #3
 800149c:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80014a0:	f006 0601 	and.w	r6, r6, #1
 80014a4:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 80014a8:	9603      	str	r6, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014aa:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ae:	9e03      	ldr	r6, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 80014b0:	68be      	ldr	r6, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014b2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80014b6:	fa09 fc0e 	lsl.w	ip, r9, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80014ba:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014be:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80014c2:	d02b      	beq.n	800151c <HAL_GPIO_Init+0x154>
 80014c4:	4e18      	ldr	r6, [pc, #96]	; (8001528 <HAL_GPIO_Init+0x160>)
 80014c6:	42b0      	cmp	r0, r6
 80014c8:	d02a      	beq.n	8001520 <HAL_GPIO_Init+0x158>
 80014ca:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80014ce:	42b0      	cmp	r0, r6
 80014d0:	bf14      	ite	ne
 80014d2:	2607      	movne	r6, #7
 80014d4:	2602      	moveq	r6, #2
 80014d6:	fa06 f60e 	lsl.w	r6, r6, lr
 80014da:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014de:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR1;
 80014e0:	6816      	ldr	r6, [r2, #0]
        temp &= ~(iocurrent);
 80014e2:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014e4:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~(iocurrent);
 80014e8:	bf0c      	ite	eq
 80014ea:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80014ec:	432e      	orrne	r6, r5
        EXTI->IMR1 = temp;
 80014ee:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR1;
 80014f0:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014f2:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~(iocurrent);
 80014f6:	bf0c      	ite	eq
 80014f8:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80014fa:	432e      	orrne	r6, r5
        EXTI->EMR1 = temp;
 80014fc:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR1;
 80014fe:	6896      	ldr	r6, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001500:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8001504:	bf0c      	ite	eq
 8001506:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001508:	432e      	orrne	r6, r5
        EXTI->RTSR1 = temp;
 800150a:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR1;
 800150c:	68d6      	ldr	r6, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800150e:	02a4      	lsls	r4, r4, #10
        temp &= ~(iocurrent);
 8001510:	bf54      	ite	pl
 8001512:	403e      	andpl	r6, r7
          temp |= iocurrent;
 8001514:	432e      	orrmi	r6, r5
        EXTI->FTSR1 = temp;
 8001516:	60d6      	str	r6, [r2, #12]
    position++;
 8001518:	3301      	adds	r3, #1
 800151a:	e760      	b.n	80013de <HAL_GPIO_Init+0x16>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800151c:	2600      	movs	r6, #0
 800151e:	e7da      	b.n	80014d6 <HAL_GPIO_Init+0x10e>
 8001520:	2601      	movs	r6, #1
 8001522:	e7d8      	b.n	80014d6 <HAL_GPIO_Init+0x10e>
 8001524:	40010400 	.word	0x40010400
 8001528:	48000400 	.word	0x48000400
 800152c:	40021000 	.word	0x40021000

08001530 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001530:	b10a      	cbz	r2, 8001536 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001532:	6181      	str	r1, [r0, #24]
 8001534:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001536:	6281      	str	r1, [r0, #40]	; 0x28
 8001538:	4770      	bx	lr
	...

0800153c <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800153c:	4a02      	ldr	r2, [pc, #8]	; (8001548 <HAL_PWR_EnableBkUpAccess+0xc>)
 800153e:	6813      	ldr	r3, [r2, #0]
 8001540:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001544:	6013      	str	r3, [r2, #0]
 8001546:	4770      	bx	lr
 8001548:	40007000 	.word	0x40007000

0800154c <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800154c:	4b02      	ldr	r3, [pc, #8]	; (8001558 <HAL_PWREx_GetVoltageRange+0xc>)
 800154e:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001550:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	40007000 	.word	0x40007000

0800155c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800155c:	4b17      	ldr	r3, [pc, #92]	; (80015bc <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800155e:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001560:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001564:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001568:	d11c      	bne.n	80015a4 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800156a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800156e:	d015      	beq.n	800159c <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8001576:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800157a:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800157c:	4a10      	ldr	r2, [pc, #64]	; (80015c0 <HAL_PWREx_ControlVoltageScaling+0x64>)
 800157e:	6811      	ldr	r1, [r2, #0]
 8001580:	2232      	movs	r2, #50	; 0x32
 8001582:	434a      	muls	r2, r1
 8001584:	490f      	ldr	r1, [pc, #60]	; (80015c4 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8001586:	fbb2 f2f1 	udiv	r2, r2, r1
 800158a:	4619      	mov	r1, r3
 800158c:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800158e:	6958      	ldr	r0, [r3, #20]
 8001590:	0540      	lsls	r0, r0, #21
 8001592:	d500      	bpl.n	8001596 <HAL_PWREx_ControlVoltageScaling+0x3a>
 8001594:	b922      	cbnz	r2, 80015a0 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001596:	694b      	ldr	r3, [r1, #20]
 8001598:	055b      	lsls	r3, r3, #21
 800159a:	d40d      	bmi.n	80015b8 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800159c:	2000      	movs	r0, #0
 800159e:	4770      	bx	lr
        wait_loop_index--;
 80015a0:	3a01      	subs	r2, #1
 80015a2:	e7f4      	b.n	800158e <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80015a4:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80015a8:	bf1f      	itttt	ne
 80015aa:	681a      	ldrne	r2, [r3, #0]
 80015ac:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 80015b0:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 80015b4:	601a      	strne	r2, [r3, #0]
 80015b6:	e7f1      	b.n	800159c <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 80015b8:	2003      	movs	r0, #3
}
 80015ba:	4770      	bx	lr
 80015bc:	40007000 	.word	0x40007000
 80015c0:	20000020 	.word	0x20000020
 80015c4:	000f4240 	.word	0x000f4240

080015c8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80015c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80015ca:	4d1e      	ldr	r5, [pc, #120]	; (8001644 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80015cc:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80015ce:	00da      	lsls	r2, r3, #3
{
 80015d0:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80015d2:	d518      	bpl.n	8001606 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80015d4:	f7ff ffba 	bl	800154c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80015d8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80015dc:	d123      	bne.n	8001626 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80015de:	2c80      	cmp	r4, #128	; 0x80
 80015e0:	d929      	bls.n	8001636 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80015e2:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80015e4:	bf8c      	ite	hi
 80015e6:	2002      	movhi	r0, #2
 80015e8:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80015ea:	4a17      	ldr	r2, [pc, #92]	; (8001648 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 80015ec:	6813      	ldr	r3, [r2, #0]
 80015ee:	f023 0307 	bic.w	r3, r3, #7
 80015f2:	4303      	orrs	r3, r0
 80015f4:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80015f6:	6813      	ldr	r3, [r2, #0]
 80015f8:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 80015fc:	1a18      	subs	r0, r3, r0
 80015fe:	bf18      	it	ne
 8001600:	2001      	movne	r0, #1
 8001602:	b003      	add	sp, #12
 8001604:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8001606:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800160c:	65ab      	str	r3, [r5, #88]	; 0x58
 800160e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001614:	9301      	str	r3, [sp, #4]
 8001616:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001618:	f7ff ff98 	bl	800154c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 800161c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800161e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001622:	65ab      	str	r3, [r5, #88]	; 0x58
 8001624:	e7d8      	b.n	80015d8 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8001626:	2c80      	cmp	r4, #128	; 0x80
 8001628:	d807      	bhi.n	800163a <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 800162a:	d008      	beq.n	800163e <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 800162c:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8001630:	4258      	negs	r0, r3
 8001632:	4158      	adcs	r0, r3
 8001634:	e7d9      	b.n	80015ea <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001636:	2000      	movs	r0, #0
 8001638:	e7d7      	b.n	80015ea <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 800163a:	2003      	movs	r0, #3
 800163c:	e7d5      	b.n	80015ea <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 800163e:	2002      	movs	r0, #2
 8001640:	e7d3      	b.n	80015ea <RCC_SetFlashLatencyFromMSIRange+0x22>
 8001642:	bf00      	nop
 8001644:	40021000 	.word	0x40021000
 8001648:	40022000 	.word	0x40022000

0800164c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800164c:	4b25      	ldr	r3, [pc, #148]	; (80016e4 <HAL_RCC_GetSysClockFreq+0x98>)
 800164e:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001650:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001652:	f012 020c 	ands.w	r2, r2, #12
 8001656:	d005      	beq.n	8001664 <HAL_RCC_GetSysClockFreq+0x18>
 8001658:	2a0c      	cmp	r2, #12
 800165a:	d115      	bne.n	8001688 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800165c:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001660:	2901      	cmp	r1, #1
 8001662:	d118      	bne.n	8001696 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001664:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8001666:	4820      	ldr	r0, [pc, #128]	; (80016e8 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001668:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800166a:	bf55      	itete	pl
 800166c:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001670:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001672:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001676:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 800167a:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800167e:	b382      	cbz	r2, 80016e2 <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001680:	2a0c      	cmp	r2, #12
 8001682:	d009      	beq.n	8001698 <HAL_RCC_GetSysClockFreq+0x4c>
 8001684:	2000      	movs	r0, #0
  return sysclockfreq;
 8001686:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001688:	2a04      	cmp	r2, #4
 800168a:	d029      	beq.n	80016e0 <HAL_RCC_GetSysClockFreq+0x94>
 800168c:	2a08      	cmp	r2, #8
 800168e:	4817      	ldr	r0, [pc, #92]	; (80016ec <HAL_RCC_GetSysClockFreq+0xa0>)
 8001690:	bf18      	it	ne
 8001692:	2000      	movne	r0, #0
 8001694:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001696:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001698:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800169a:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800169c:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80016a0:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 80016a4:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80016a6:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 80016aa:	d005      	beq.n	80016b8 <HAL_RCC_GetSysClockFreq+0x6c>
 80016ac:	2903      	cmp	r1, #3
 80016ae:	d012      	beq.n	80016d6 <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80016b0:	68d9      	ldr	r1, [r3, #12]
 80016b2:	f3c1 2106 	ubfx	r1, r1, #8, #7
 80016b6:	e003      	b.n	80016c0 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80016b8:	68d9      	ldr	r1, [r3, #12]
 80016ba:	480d      	ldr	r0, [pc, #52]	; (80016f0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80016bc:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80016c0:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80016c2:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80016c6:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80016ca:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80016cc:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80016ce:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80016d0:	fbb0 f0f3 	udiv	r0, r0, r3
 80016d4:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80016d6:	68d9      	ldr	r1, [r3, #12]
 80016d8:	4804      	ldr	r0, [pc, #16]	; (80016ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80016da:	f3c1 2106 	ubfx	r1, r1, #8, #7
 80016de:	e7ef      	b.n	80016c0 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 80016e0:	4803      	ldr	r0, [pc, #12]	; (80016f0 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 80016e2:	4770      	bx	lr
 80016e4:	40021000 	.word	0x40021000
 80016e8:	08007b78 	.word	0x08007b78
 80016ec:	007a1200 	.word	0x007a1200
 80016f0:	00f42400 	.word	0x00f42400

080016f4 <HAL_RCC_OscConfig>:
{
 80016f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 80016f8:	4605      	mov	r5, r0
 80016fa:	b908      	cbnz	r0, 8001700 <HAL_RCC_OscConfig+0xc>
      return HAL_ERROR;
 80016fc:	2001      	movs	r0, #1
 80016fe:	e046      	b.n	800178e <HAL_RCC_OscConfig+0x9a>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001700:	4ca8      	ldr	r4, [pc, #672]	; (80019a4 <HAL_RCC_OscConfig+0x2b0>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001702:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001704:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001706:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001708:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800170a:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800170e:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001712:	d572      	bpl.n	80017fa <HAL_RCC_OscConfig+0x106>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001714:	b11e      	cbz	r6, 800171e <HAL_RCC_OscConfig+0x2a>
 8001716:	2e0c      	cmp	r6, #12
 8001718:	d151      	bne.n	80017be <HAL_RCC_OscConfig+0xca>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800171a:	2f01      	cmp	r7, #1
 800171c:	d14f      	bne.n	80017be <HAL_RCC_OscConfig+0xca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800171e:	6823      	ldr	r3, [r4, #0]
 8001720:	0798      	lsls	r0, r3, #30
 8001722:	d502      	bpl.n	800172a <HAL_RCC_OscConfig+0x36>
 8001724:	69ab      	ldr	r3, [r5, #24]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d0e8      	beq.n	80016fc <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800172a:	6823      	ldr	r3, [r4, #0]
 800172c:	6a28      	ldr	r0, [r5, #32]
 800172e:	0719      	lsls	r1, r3, #28
 8001730:	bf56      	itet	pl
 8001732:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8001736:	6823      	ldrmi	r3, [r4, #0]
 8001738:	091b      	lsrpl	r3, r3, #4
 800173a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800173e:	4283      	cmp	r3, r0
 8001740:	d228      	bcs.n	8001794 <HAL_RCC_OscConfig+0xa0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001742:	f7ff ff41 	bl	80015c8 <RCC_SetFlashLatencyFromMSIRange>
 8001746:	2800      	cmp	r0, #0
 8001748:	d1d8      	bne.n	80016fc <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800174a:	6823      	ldr	r3, [r4, #0]
 800174c:	f043 0308 	orr.w	r3, r3, #8
 8001750:	6023      	str	r3, [r4, #0]
 8001752:	6823      	ldr	r3, [r4, #0]
 8001754:	6a2a      	ldr	r2, [r5, #32]
 8001756:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800175a:	4313      	orrs	r3, r2
 800175c:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800175e:	6863      	ldr	r3, [r4, #4]
 8001760:	69ea      	ldr	r2, [r5, #28]
 8001762:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001766:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800176a:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800176c:	f7ff ff6e 	bl	800164c <HAL_RCC_GetSysClockFreq>
 8001770:	68a3      	ldr	r3, [r4, #8]
 8001772:	4a8d      	ldr	r2, [pc, #564]	; (80019a8 <HAL_RCC_OscConfig+0x2b4>)
 8001774:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001778:	5cd3      	ldrb	r3, [r2, r3]
 800177a:	f003 031f 	and.w	r3, r3, #31
 800177e:	40d8      	lsrs	r0, r3
 8001780:	4b8a      	ldr	r3, [pc, #552]	; (80019ac <HAL_RCC_OscConfig+0x2b8>)
 8001782:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001784:	2000      	movs	r0, #0
 8001786:	f7ff fbe3 	bl	8000f50 <HAL_InitTick>
        if(status != HAL_OK)
 800178a:	2800      	cmp	r0, #0
 800178c:	d035      	beq.n	80017fa <HAL_RCC_OscConfig+0x106>
}
 800178e:	b003      	add	sp, #12
 8001790:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001794:	6823      	ldr	r3, [r4, #0]
 8001796:	f043 0308 	orr.w	r3, r3, #8
 800179a:	6023      	str	r3, [r4, #0]
 800179c:	6823      	ldr	r3, [r4, #0]
 800179e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017a2:	4303      	orrs	r3, r0
 80017a4:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017a6:	6863      	ldr	r3, [r4, #4]
 80017a8:	69ea      	ldr	r2, [r5, #28]
 80017aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80017ae:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80017b2:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80017b4:	f7ff ff08 	bl	80015c8 <RCC_SetFlashLatencyFromMSIRange>
 80017b8:	2800      	cmp	r0, #0
 80017ba:	d0d7      	beq.n	800176c <HAL_RCC_OscConfig+0x78>
 80017bc:	e79e      	b.n	80016fc <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80017be:	69ab      	ldr	r3, [r5, #24]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d03a      	beq.n	800183a <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_MSI_ENABLE();
 80017c4:	6823      	ldr	r3, [r4, #0]
 80017c6:	f043 0301 	orr.w	r3, r3, #1
 80017ca:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80017cc:	f7ff fbf0 	bl	8000fb0 <HAL_GetTick>
 80017d0:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80017d2:	6823      	ldr	r3, [r4, #0]
 80017d4:	079a      	lsls	r2, r3, #30
 80017d6:	d528      	bpl.n	800182a <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017d8:	6823      	ldr	r3, [r4, #0]
 80017da:	f043 0308 	orr.w	r3, r3, #8
 80017de:	6023      	str	r3, [r4, #0]
 80017e0:	6823      	ldr	r3, [r4, #0]
 80017e2:	6a2a      	ldr	r2, [r5, #32]
 80017e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017e8:	4313      	orrs	r3, r2
 80017ea:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017ec:	6863      	ldr	r3, [r4, #4]
 80017ee:	69ea      	ldr	r2, [r5, #28]
 80017f0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80017f4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80017f8:	6063      	str	r3, [r4, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017fa:	682b      	ldr	r3, [r5, #0]
 80017fc:	07d8      	lsls	r0, r3, #31
 80017fe:	d42d      	bmi.n	800185c <HAL_RCC_OscConfig+0x168>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001800:	682b      	ldr	r3, [r5, #0]
 8001802:	0799      	lsls	r1, r3, #30
 8001804:	d46b      	bmi.n	80018de <HAL_RCC_OscConfig+0x1ea>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001806:	682b      	ldr	r3, [r5, #0]
 8001808:	0718      	lsls	r0, r3, #28
 800180a:	f100 80a0 	bmi.w	800194e <HAL_RCC_OscConfig+0x25a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800180e:	682b      	ldr	r3, [r5, #0]
 8001810:	0759      	lsls	r1, r3, #29
 8001812:	f100 80cd 	bmi.w	80019b0 <HAL_RCC_OscConfig+0x2bc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001816:	682b      	ldr	r3, [r5, #0]
 8001818:	0699      	lsls	r1, r3, #26
 800181a:	f100 8136 	bmi.w	8001a8a <HAL_RCC_OscConfig+0x396>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800181e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001820:	2b00      	cmp	r3, #0
 8001822:	f040 815c 	bne.w	8001ade <HAL_RCC_OscConfig+0x3ea>
  return HAL_OK;
 8001826:	2000      	movs	r0, #0
 8001828:	e7b1      	b.n	800178e <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800182a:	f7ff fbc1 	bl	8000fb0 <HAL_GetTick>
 800182e:	eba0 0008 	sub.w	r0, r0, r8
 8001832:	2802      	cmp	r0, #2
 8001834:	d9cd      	bls.n	80017d2 <HAL_RCC_OscConfig+0xde>
            return HAL_TIMEOUT;
 8001836:	2003      	movs	r0, #3
 8001838:	e7a9      	b.n	800178e <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_MSI_DISABLE();
 800183a:	6823      	ldr	r3, [r4, #0]
 800183c:	f023 0301 	bic.w	r3, r3, #1
 8001840:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001842:	f7ff fbb5 	bl	8000fb0 <HAL_GetTick>
 8001846:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001848:	6823      	ldr	r3, [r4, #0]
 800184a:	079b      	lsls	r3, r3, #30
 800184c:	d5d5      	bpl.n	80017fa <HAL_RCC_OscConfig+0x106>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800184e:	f7ff fbaf 	bl	8000fb0 <HAL_GetTick>
 8001852:	eba0 0008 	sub.w	r0, r0, r8
 8001856:	2802      	cmp	r0, #2
 8001858:	d9f6      	bls.n	8001848 <HAL_RCC_OscConfig+0x154>
 800185a:	e7ec      	b.n	8001836 <HAL_RCC_OscConfig+0x142>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800185c:	2e08      	cmp	r6, #8
 800185e:	d003      	beq.n	8001868 <HAL_RCC_OscConfig+0x174>
 8001860:	2e0c      	cmp	r6, #12
 8001862:	d108      	bne.n	8001876 <HAL_RCC_OscConfig+0x182>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8001864:	2f03      	cmp	r7, #3
 8001866:	d106      	bne.n	8001876 <HAL_RCC_OscConfig+0x182>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001868:	6823      	ldr	r3, [r4, #0]
 800186a:	039a      	lsls	r2, r3, #14
 800186c:	d5c8      	bpl.n	8001800 <HAL_RCC_OscConfig+0x10c>
 800186e:	686b      	ldr	r3, [r5, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d1c5      	bne.n	8001800 <HAL_RCC_OscConfig+0x10c>
 8001874:	e742      	b.n	80016fc <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001876:	686b      	ldr	r3, [r5, #4]
 8001878:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800187c:	d110      	bne.n	80018a0 <HAL_RCC_OscConfig+0x1ac>
 800187e:	6823      	ldr	r3, [r4, #0]
 8001880:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001884:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001886:	f7ff fb93 	bl	8000fb0 <HAL_GetTick>
 800188a:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800188c:	6823      	ldr	r3, [r4, #0]
 800188e:	039b      	lsls	r3, r3, #14
 8001890:	d4b6      	bmi.n	8001800 <HAL_RCC_OscConfig+0x10c>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001892:	f7ff fb8d 	bl	8000fb0 <HAL_GetTick>
 8001896:	eba0 0008 	sub.w	r0, r0, r8
 800189a:	2864      	cmp	r0, #100	; 0x64
 800189c:	d9f6      	bls.n	800188c <HAL_RCC_OscConfig+0x198>
 800189e:	e7ca      	b.n	8001836 <HAL_RCC_OscConfig+0x142>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018a4:	d104      	bne.n	80018b0 <HAL_RCC_OscConfig+0x1bc>
 80018a6:	6823      	ldr	r3, [r4, #0]
 80018a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018ac:	6023      	str	r3, [r4, #0]
 80018ae:	e7e6      	b.n	800187e <HAL_RCC_OscConfig+0x18a>
 80018b0:	6822      	ldr	r2, [r4, #0]
 80018b2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80018b6:	6022      	str	r2, [r4, #0]
 80018b8:	6822      	ldr	r2, [r4, #0]
 80018ba:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80018be:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d1e0      	bne.n	8001886 <HAL_RCC_OscConfig+0x192>
        tickstart = HAL_GetTick();
 80018c4:	f7ff fb74 	bl	8000fb0 <HAL_GetTick>
 80018c8:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018ca:	6823      	ldr	r3, [r4, #0]
 80018cc:	0398      	lsls	r0, r3, #14
 80018ce:	d597      	bpl.n	8001800 <HAL_RCC_OscConfig+0x10c>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018d0:	f7ff fb6e 	bl	8000fb0 <HAL_GetTick>
 80018d4:	eba0 0008 	sub.w	r0, r0, r8
 80018d8:	2864      	cmp	r0, #100	; 0x64
 80018da:	d9f6      	bls.n	80018ca <HAL_RCC_OscConfig+0x1d6>
 80018dc:	e7ab      	b.n	8001836 <HAL_RCC_OscConfig+0x142>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80018de:	2e04      	cmp	r6, #4
 80018e0:	d003      	beq.n	80018ea <HAL_RCC_OscConfig+0x1f6>
 80018e2:	2e0c      	cmp	r6, #12
 80018e4:	d110      	bne.n	8001908 <HAL_RCC_OscConfig+0x214>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 80018e6:	2f02      	cmp	r7, #2
 80018e8:	d10e      	bne.n	8001908 <HAL_RCC_OscConfig+0x214>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018ea:	6823      	ldr	r3, [r4, #0]
 80018ec:	0559      	lsls	r1, r3, #21
 80018ee:	d503      	bpl.n	80018f8 <HAL_RCC_OscConfig+0x204>
 80018f0:	68eb      	ldr	r3, [r5, #12]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	f43f af02 	beq.w	80016fc <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018f8:	6863      	ldr	r3, [r4, #4]
 80018fa:	692a      	ldr	r2, [r5, #16]
 80018fc:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001900:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001904:	6063      	str	r3, [r4, #4]
 8001906:	e77e      	b.n	8001806 <HAL_RCC_OscConfig+0x112>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001908:	68eb      	ldr	r3, [r5, #12]
 800190a:	b17b      	cbz	r3, 800192c <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_HSI_ENABLE();
 800190c:	6823      	ldr	r3, [r4, #0]
 800190e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001912:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001914:	f7ff fb4c 	bl	8000fb0 <HAL_GetTick>
 8001918:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800191a:	6823      	ldr	r3, [r4, #0]
 800191c:	055a      	lsls	r2, r3, #21
 800191e:	d4eb      	bmi.n	80018f8 <HAL_RCC_OscConfig+0x204>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001920:	f7ff fb46 	bl	8000fb0 <HAL_GetTick>
 8001924:	1bc0      	subs	r0, r0, r7
 8001926:	2802      	cmp	r0, #2
 8001928:	d9f7      	bls.n	800191a <HAL_RCC_OscConfig+0x226>
 800192a:	e784      	b.n	8001836 <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_DISABLE();
 800192c:	6823      	ldr	r3, [r4, #0]
 800192e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001932:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001934:	f7ff fb3c 	bl	8000fb0 <HAL_GetTick>
 8001938:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800193a:	6823      	ldr	r3, [r4, #0]
 800193c:	055b      	lsls	r3, r3, #21
 800193e:	f57f af62 	bpl.w	8001806 <HAL_RCC_OscConfig+0x112>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001942:	f7ff fb35 	bl	8000fb0 <HAL_GetTick>
 8001946:	1bc0      	subs	r0, r0, r7
 8001948:	2802      	cmp	r0, #2
 800194a:	d9f6      	bls.n	800193a <HAL_RCC_OscConfig+0x246>
 800194c:	e773      	b.n	8001836 <HAL_RCC_OscConfig+0x142>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800194e:	696b      	ldr	r3, [r5, #20]
 8001950:	b19b      	cbz	r3, 800197a <HAL_RCC_OscConfig+0x286>
      __HAL_RCC_LSI_ENABLE();
 8001952:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001956:	f043 0301 	orr.w	r3, r3, #1
 800195a:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 800195e:	f7ff fb27 	bl	8000fb0 <HAL_GetTick>
 8001962:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001964:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001968:	079a      	lsls	r2, r3, #30
 800196a:	f53f af50 	bmi.w	800180e <HAL_RCC_OscConfig+0x11a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800196e:	f7ff fb1f 	bl	8000fb0 <HAL_GetTick>
 8001972:	1bc0      	subs	r0, r0, r7
 8001974:	2802      	cmp	r0, #2
 8001976:	d9f5      	bls.n	8001964 <HAL_RCC_OscConfig+0x270>
 8001978:	e75d      	b.n	8001836 <HAL_RCC_OscConfig+0x142>
      __HAL_RCC_LSI_DISABLE();
 800197a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800197e:	f023 0301 	bic.w	r3, r3, #1
 8001982:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001986:	f7ff fb13 	bl	8000fb0 <HAL_GetTick>
 800198a:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800198c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001990:	079b      	lsls	r3, r3, #30
 8001992:	f57f af3c 	bpl.w	800180e <HAL_RCC_OscConfig+0x11a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001996:	f7ff fb0b 	bl	8000fb0 <HAL_GetTick>
 800199a:	1bc0      	subs	r0, r0, r7
 800199c:	2802      	cmp	r0, #2
 800199e:	d9f5      	bls.n	800198c <HAL_RCC_OscConfig+0x298>
 80019a0:	e749      	b.n	8001836 <HAL_RCC_OscConfig+0x142>
 80019a2:	bf00      	nop
 80019a4:	40021000 	.word	0x40021000
 80019a8:	08007b5f 	.word	0x08007b5f
 80019ac:	20000020 	.word	0x20000020
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80019b0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80019b2:	00d8      	lsls	r0, r3, #3
 80019b4:	d429      	bmi.n	8001a0a <HAL_RCC_OscConfig+0x316>
      __HAL_RCC_PWR_CLK_ENABLE();
 80019b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80019b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019bc:	65a3      	str	r3, [r4, #88]	; 0x58
 80019be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80019c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019c4:	9301      	str	r3, [sp, #4]
 80019c6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80019c8:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019cc:	4f71      	ldr	r7, [pc, #452]	; (8001b94 <HAL_RCC_OscConfig+0x4a0>)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	05d9      	lsls	r1, r3, #23
 80019d2:	d51d      	bpl.n	8001a10 <HAL_RCC_OscConfig+0x31c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019d4:	68ab      	ldr	r3, [r5, #8]
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d12b      	bne.n	8001a32 <HAL_RCC_OscConfig+0x33e>
 80019da:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80019de:	f043 0301 	orr.w	r3, r3, #1
 80019e2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 80019e6:	f7ff fae3 	bl	8000fb0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ea:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80019ee:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019f0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80019f4:	079b      	lsls	r3, r3, #30
 80019f6:	d542      	bpl.n	8001a7e <HAL_RCC_OscConfig+0x38a>
    if(pwrclkchanged == SET)
 80019f8:	f1b8 0f00 	cmp.w	r8, #0
 80019fc:	f43f af0b 	beq.w	8001816 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a00:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001a02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a06:	65a3      	str	r3, [r4, #88]	; 0x58
 8001a08:	e705      	b.n	8001816 <HAL_RCC_OscConfig+0x122>
    FlagStatus       pwrclkchanged = RESET;
 8001a0a:	f04f 0800 	mov.w	r8, #0
 8001a0e:	e7dd      	b.n	80019cc <HAL_RCC_OscConfig+0x2d8>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a16:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001a18:	f7ff faca 	bl	8000fb0 <HAL_GetTick>
 8001a1c:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	05da      	lsls	r2, r3, #23
 8001a22:	d4d7      	bmi.n	80019d4 <HAL_RCC_OscConfig+0x2e0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a24:	f7ff fac4 	bl	8000fb0 <HAL_GetTick>
 8001a28:	eba0 0009 	sub.w	r0, r0, r9
 8001a2c:	2802      	cmp	r0, #2
 8001a2e:	d9f6      	bls.n	8001a1e <HAL_RCC_OscConfig+0x32a>
 8001a30:	e701      	b.n	8001836 <HAL_RCC_OscConfig+0x142>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a32:	2b05      	cmp	r3, #5
 8001a34:	d106      	bne.n	8001a44 <HAL_RCC_OscConfig+0x350>
 8001a36:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001a3a:	f043 0304 	orr.w	r3, r3, #4
 8001a3e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8001a42:	e7ca      	b.n	80019da <HAL_RCC_OscConfig+0x2e6>
 8001a44:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001a48:	f022 0201 	bic.w	r2, r2, #1
 8001a4c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8001a50:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001a54:	f022 0204 	bic.w	r2, r2, #4
 8001a58:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d1c2      	bne.n	80019e6 <HAL_RCC_OscConfig+0x2f2>
      tickstart = HAL_GetTick();
 8001a60:	f7ff faa6 	bl	8000fb0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a64:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001a68:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a6a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001a6e:	0798      	lsls	r0, r3, #30
 8001a70:	d5c2      	bpl.n	80019f8 <HAL_RCC_OscConfig+0x304>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a72:	f7ff fa9d 	bl	8000fb0 <HAL_GetTick>
 8001a76:	1bc0      	subs	r0, r0, r7
 8001a78:	4548      	cmp	r0, r9
 8001a7a:	d9f6      	bls.n	8001a6a <HAL_RCC_OscConfig+0x376>
 8001a7c:	e6db      	b.n	8001836 <HAL_RCC_OscConfig+0x142>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a7e:	f7ff fa97 	bl	8000fb0 <HAL_GetTick>
 8001a82:	1bc0      	subs	r0, r0, r7
 8001a84:	4548      	cmp	r0, r9
 8001a86:	d9b3      	bls.n	80019f0 <HAL_RCC_OscConfig+0x2fc>
 8001a88:	e6d5      	b.n	8001836 <HAL_RCC_OscConfig+0x142>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001a8a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001a8c:	b19b      	cbz	r3, 8001ab6 <HAL_RCC_OscConfig+0x3c2>
      __HAL_RCC_HSI48_ENABLE();
 8001a8e:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8001a92:	f043 0301 	orr.w	r3, r3, #1
 8001a96:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8001a9a:	f7ff fa89 	bl	8000fb0 <HAL_GetTick>
 8001a9e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001aa0:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8001aa4:	079a      	lsls	r2, r3, #30
 8001aa6:	f53f aeba 	bmi.w	800181e <HAL_RCC_OscConfig+0x12a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001aaa:	f7ff fa81 	bl	8000fb0 <HAL_GetTick>
 8001aae:	1bc0      	subs	r0, r0, r7
 8001ab0:	2802      	cmp	r0, #2
 8001ab2:	d9f5      	bls.n	8001aa0 <HAL_RCC_OscConfig+0x3ac>
 8001ab4:	e6bf      	b.n	8001836 <HAL_RCC_OscConfig+0x142>
      __HAL_RCC_HSI48_DISABLE();
 8001ab6:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8001aba:	f023 0301 	bic.w	r3, r3, #1
 8001abe:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8001ac2:	f7ff fa75 	bl	8000fb0 <HAL_GetTick>
 8001ac6:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001ac8:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8001acc:	079b      	lsls	r3, r3, #30
 8001ace:	f57f aea6 	bpl.w	800181e <HAL_RCC_OscConfig+0x12a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ad2:	f7ff fa6d 	bl	8000fb0 <HAL_GetTick>
 8001ad6:	1bc0      	subs	r0, r0, r7
 8001ad8:	2802      	cmp	r0, #2
 8001ada:	d9f5      	bls.n	8001ac8 <HAL_RCC_OscConfig+0x3d4>
 8001adc:	e6ab      	b.n	8001836 <HAL_RCC_OscConfig+0x142>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ade:	2e0c      	cmp	r6, #12
 8001ae0:	f43f ae0c 	beq.w	80016fc <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ae4:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8001ae6:	6823      	ldr	r3, [r4, #0]
 8001ae8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001aec:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001aee:	d136      	bne.n	8001b5e <HAL_RCC_OscConfig+0x46a>
        tickstart = HAL_GetTick();
 8001af0:	f7ff fa5e 	bl	8000fb0 <HAL_GetTick>
 8001af4:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001af6:	6823      	ldr	r3, [r4, #0]
 8001af8:	0198      	lsls	r0, r3, #6
 8001afa:	d42a      	bmi.n	8001b52 <HAL_RCC_OscConfig+0x45e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001afc:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8001afe:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001b00:	06db      	lsls	r3, r3, #27
 8001b02:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001b06:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001b0c:	3a01      	subs	r2, #1
 8001b0e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001b12:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001b14:	0852      	lsrs	r2, r2, #1
 8001b16:	3a01      	subs	r2, #1
 8001b18:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8001b1c:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8001b1e:	0852      	lsrs	r2, r2, #1
 8001b20:	3a01      	subs	r2, #1
 8001b22:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8001b26:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8001b28:	6823      	ldr	r3, [r4, #0]
 8001b2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b2e:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001b30:	68e3      	ldr	r3, [r4, #12]
 8001b32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b36:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001b38:	f7ff fa3a 	bl	8000fb0 <HAL_GetTick>
 8001b3c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b3e:	6823      	ldr	r3, [r4, #0]
 8001b40:	0199      	lsls	r1, r3, #6
 8001b42:	f53f ae70 	bmi.w	8001826 <HAL_RCC_OscConfig+0x132>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b46:	f7ff fa33 	bl	8000fb0 <HAL_GetTick>
 8001b4a:	1b40      	subs	r0, r0, r5
 8001b4c:	2802      	cmp	r0, #2
 8001b4e:	d9f6      	bls.n	8001b3e <HAL_RCC_OscConfig+0x44a>
 8001b50:	e671      	b.n	8001836 <HAL_RCC_OscConfig+0x142>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b52:	f7ff fa2d 	bl	8000fb0 <HAL_GetTick>
 8001b56:	1b80      	subs	r0, r0, r6
 8001b58:	2802      	cmp	r0, #2
 8001b5a:	d9cc      	bls.n	8001af6 <HAL_RCC_OscConfig+0x402>
 8001b5c:	e66b      	b.n	8001836 <HAL_RCC_OscConfig+0x142>
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001b5e:	6823      	ldr	r3, [r4, #0]
 8001b60:	011a      	lsls	r2, r3, #4
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001b62:	bf5e      	ittt	pl
 8001b64:	68e3      	ldrpl	r3, [r4, #12]
 8001b66:	f023 0303 	bicpl.w	r3, r3, #3
 8001b6a:	60e3      	strpl	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001b6c:	68e3      	ldr	r3, [r4, #12]
 8001b6e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001b72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b76:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001b78:	f7ff fa1a 	bl	8000fb0 <HAL_GetTick>
 8001b7c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b7e:	6823      	ldr	r3, [r4, #0]
 8001b80:	019b      	lsls	r3, r3, #6
 8001b82:	f57f ae50 	bpl.w	8001826 <HAL_RCC_OscConfig+0x132>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b86:	f7ff fa13 	bl	8000fb0 <HAL_GetTick>
 8001b8a:	1b40      	subs	r0, r0, r5
 8001b8c:	2802      	cmp	r0, #2
 8001b8e:	d9f6      	bls.n	8001b7e <HAL_RCC_OscConfig+0x48a>
 8001b90:	e651      	b.n	8001836 <HAL_RCC_OscConfig+0x142>
 8001b92:	bf00      	nop
 8001b94:	40007000 	.word	0x40007000

08001b98 <HAL_RCC_ClockConfig>:
{
 8001b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b9c:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8001b9e:	4604      	mov	r4, r0
 8001ba0:	b910      	cbnz	r0, 8001ba8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001ba2:	2001      	movs	r0, #1
 8001ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ba8:	4a40      	ldr	r2, [pc, #256]	; (8001cac <HAL_RCC_ClockConfig+0x114>)
 8001baa:	6813      	ldr	r3, [r2, #0]
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	428b      	cmp	r3, r1
 8001bb2:	d329      	bcc.n	8001c08 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bb4:	6823      	ldr	r3, [r4, #0]
 8001bb6:	07d9      	lsls	r1, r3, #31
 8001bb8:	d431      	bmi.n	8001c1e <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bba:	6821      	ldr	r1, [r4, #0]
 8001bbc:	078a      	lsls	r2, r1, #30
 8001bbe:	d45b      	bmi.n	8001c78 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bc0:	4a3a      	ldr	r2, [pc, #232]	; (8001cac <HAL_RCC_ClockConfig+0x114>)
 8001bc2:	6813      	ldr	r3, [r2, #0]
 8001bc4:	f003 0307 	and.w	r3, r3, #7
 8001bc8:	429e      	cmp	r6, r3
 8001bca:	d35d      	bcc.n	8001c88 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bcc:	f011 0f04 	tst.w	r1, #4
 8001bd0:	4d37      	ldr	r5, [pc, #220]	; (8001cb0 <HAL_RCC_ClockConfig+0x118>)
 8001bd2:	d164      	bne.n	8001c9e <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bd4:	070b      	lsls	r3, r1, #28
 8001bd6:	d506      	bpl.n	8001be6 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bd8:	68ab      	ldr	r3, [r5, #8]
 8001bda:	6922      	ldr	r2, [r4, #16]
 8001bdc:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001be0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001be4:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001be6:	f7ff fd31 	bl	800164c <HAL_RCC_GetSysClockFreq>
 8001bea:	68ab      	ldr	r3, [r5, #8]
 8001bec:	4a31      	ldr	r2, [pc, #196]	; (8001cb4 <HAL_RCC_ClockConfig+0x11c>)
 8001bee:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8001bf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001bf6:	5cd3      	ldrb	r3, [r2, r3]
 8001bf8:	f003 031f 	and.w	r3, r3, #31
 8001bfc:	40d8      	lsrs	r0, r3
 8001bfe:	4b2e      	ldr	r3, [pc, #184]	; (8001cb8 <HAL_RCC_ClockConfig+0x120>)
 8001c00:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8001c02:	2000      	movs	r0, #0
 8001c04:	f7ff b9a4 	b.w	8000f50 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c08:	6813      	ldr	r3, [r2, #0]
 8001c0a:	f023 0307 	bic.w	r3, r3, #7
 8001c0e:	430b      	orrs	r3, r1
 8001c10:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c12:	6813      	ldr	r3, [r2, #0]
 8001c14:	f003 0307 	and.w	r3, r3, #7
 8001c18:	4299      	cmp	r1, r3
 8001c1a:	d1c2      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0xa>
 8001c1c:	e7ca      	b.n	8001bb4 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c1e:	6862      	ldr	r2, [r4, #4]
 8001c20:	4d23      	ldr	r5, [pc, #140]	; (8001cb0 <HAL_RCC_ClockConfig+0x118>)
 8001c22:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c24:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c26:	d11b      	bne.n	8001c60 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c28:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c2c:	d0b9      	beq.n	8001ba2 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c2e:	68ab      	ldr	r3, [r5, #8]
 8001c30:	f023 0303 	bic.w	r3, r3, #3
 8001c34:	4313      	orrs	r3, r2
 8001c36:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8001c38:	f7ff f9ba 	bl	8000fb0 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c3c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001c40:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c42:	68ab      	ldr	r3, [r5, #8]
 8001c44:	6862      	ldr	r2, [r4, #4]
 8001c46:	f003 030c 	and.w	r3, r3, #12
 8001c4a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001c4e:	d0b4      	beq.n	8001bba <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c50:	f7ff f9ae 	bl	8000fb0 <HAL_GetTick>
 8001c54:	1bc0      	subs	r0, r0, r7
 8001c56:	4540      	cmp	r0, r8
 8001c58:	d9f3      	bls.n	8001c42 <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 8001c5a:	2003      	movs	r0, #3
}
 8001c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c60:	2a02      	cmp	r2, #2
 8001c62:	d102      	bne.n	8001c6a <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c64:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001c68:	e7e0      	b.n	8001c2c <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001c6a:	b912      	cbnz	r2, 8001c72 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c6c:	f013 0f02 	tst.w	r3, #2
 8001c70:	e7dc      	b.n	8001c2c <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c72:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001c76:	e7d9      	b.n	8001c2c <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c78:	4a0d      	ldr	r2, [pc, #52]	; (8001cb0 <HAL_RCC_ClockConfig+0x118>)
 8001c7a:	68a0      	ldr	r0, [r4, #8]
 8001c7c:	6893      	ldr	r3, [r2, #8]
 8001c7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c82:	4303      	orrs	r3, r0
 8001c84:	6093      	str	r3, [r2, #8]
 8001c86:	e79b      	b.n	8001bc0 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c88:	6813      	ldr	r3, [r2, #0]
 8001c8a:	f023 0307 	bic.w	r3, r3, #7
 8001c8e:	4333      	orrs	r3, r6
 8001c90:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c92:	6813      	ldr	r3, [r2, #0]
 8001c94:	f003 0307 	and.w	r3, r3, #7
 8001c98:	429e      	cmp	r6, r3
 8001c9a:	d182      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0xa>
 8001c9c:	e796      	b.n	8001bcc <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c9e:	68ab      	ldr	r3, [r5, #8]
 8001ca0:	68e2      	ldr	r2, [r4, #12]
 8001ca2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	60ab      	str	r3, [r5, #8]
 8001caa:	e793      	b.n	8001bd4 <HAL_RCC_ClockConfig+0x3c>
 8001cac:	40022000 	.word	0x40022000
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	08007b5f 	.word	0x08007b5f
 8001cb8:	20000020 	.word	0x20000020

08001cbc <HAL_RCC_GetHCLKFreq>:
}
 8001cbc:	4b01      	ldr	r3, [pc, #4]	; (8001cc4 <HAL_RCC_GetHCLKFreq+0x8>)
 8001cbe:	6818      	ldr	r0, [r3, #0]
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	20000020 	.word	0x20000020

08001cc8 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001cc8:	4b05      	ldr	r3, [pc, #20]	; (8001ce0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001cca:	4a06      	ldr	r2, [pc, #24]	; (8001ce4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001cd2:	5cd3      	ldrb	r3, [r2, r3]
 8001cd4:	4a04      	ldr	r2, [pc, #16]	; (8001ce8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cd6:	6810      	ldr	r0, [r2, #0]
 8001cd8:	f003 031f 	and.w	r3, r3, #31
}
 8001cdc:	40d8      	lsrs	r0, r3
 8001cde:	4770      	bx	lr
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	08007b6f 	.word	0x08007b6f
 8001ce8:	20000020 	.word	0x20000020

08001cec <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001cec:	4b05      	ldr	r3, [pc, #20]	; (8001d04 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001cee:	4a06      	ldr	r2, [pc, #24]	; (8001d08 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001cf6:	5cd3      	ldrb	r3, [r2, r3]
 8001cf8:	4a04      	ldr	r2, [pc, #16]	; (8001d0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001cfa:	6810      	ldr	r0, [r2, #0]
 8001cfc:	f003 031f 	and.w	r3, r3, #31
}
 8001d00:	40d8      	lsrs	r0, r3
 8001d02:	4770      	bx	lr
 8001d04:	40021000 	.word	0x40021000
 8001d08:	08007b6f 	.word	0x08007b6f
 8001d0c:	20000020 	.word	0x20000020

08001d10 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001d12:	4b44      	ldr	r3, [pc, #272]	; (8001e24 <RCCEx_PLLSAI1_Config+0x114>)
 8001d14:	68da      	ldr	r2, [r3, #12]
 8001d16:	f012 0f03 	tst.w	r2, #3
{
 8001d1a:	4605      	mov	r5, r0
 8001d1c:	460e      	mov	r6, r1
 8001d1e:	461c      	mov	r4, r3
 8001d20:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001d22:	d039      	beq.n	8001d98 <RCCEx_PLLSAI1_Config+0x88>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001d24:	68da      	ldr	r2, [r3, #12]
 8001d26:	f002 0203 	and.w	r2, r2, #3
 8001d2a:	4282      	cmp	r2, r0
 8001d2c:	d14b      	bne.n	8001dc6 <RCCEx_PLLSAI1_Config+0xb6>
       ||
 8001d2e:	2a00      	cmp	r2, #0
 8001d30:	d049      	beq.n	8001dc6 <RCCEx_PLLSAI1_Config+0xb6>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001d32:	68db      	ldr	r3, [r3, #12]
       ||
 8001d34:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001d36:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001d3a:	3301      	adds	r3, #1
       ||
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d142      	bne.n	8001dc6 <RCCEx_PLLSAI1_Config+0xb6>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8001d40:	6823      	ldr	r3, [r4, #0]
 8001d42:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001d46:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d48:	f7ff f932 	bl	8000fb0 <HAL_GetTick>
 8001d4c:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001d4e:	6823      	ldr	r3, [r4, #0]
 8001d50:	011a      	lsls	r2, r3, #4
 8001d52:	d441      	bmi.n	8001dd8 <RCCEx_PLLSAI1_Config+0xc8>
 8001d54:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001d56:	2e00      	cmp	r6, #0
 8001d58:	d045      	beq.n	8001de6 <RCCEx_PLLSAI1_Config+0xd6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8001d5a:	2e01      	cmp	r6, #1
 8001d5c:	d14f      	bne.n	8001dfe <RCCEx_PLLSAI1_Config+0xee>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001d5e:	6922      	ldr	r2, [r4, #16]
 8001d60:	6928      	ldr	r0, [r5, #16]
 8001d62:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001d66:	0840      	lsrs	r0, r0, #1
 8001d68:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8001d6c:	3801      	subs	r0, #1
 8001d6e:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8001d72:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8001d76:	6122      	str	r2, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8001d78:	6823      	ldr	r3, [r4, #0]
 8001d7a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001d7e:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d80:	f7ff f916 	bl	8000fb0 <HAL_GetTick>
 8001d84:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001d86:	6823      	ldr	r3, [r4, #0]
 8001d88:	011b      	lsls	r3, r3, #4
 8001d8a:	d545      	bpl.n	8001e18 <RCCEx_PLLSAI1_Config+0x108>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001d8c:	6923      	ldr	r3, [r4, #16]
 8001d8e:	69aa      	ldr	r2, [r5, #24]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	6123      	str	r3, [r4, #16]
 8001d94:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8001d96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 8001d98:	2802      	cmp	r0, #2
 8001d9a:	d010      	beq.n	8001dbe <RCCEx_PLLSAI1_Config+0xae>
 8001d9c:	2803      	cmp	r0, #3
 8001d9e:	d014      	beq.n	8001dca <RCCEx_PLLSAI1_Config+0xba>
 8001da0:	2801      	cmp	r0, #1
 8001da2:	d110      	bne.n	8001dc6 <RCCEx_PLLSAI1_Config+0xb6>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	079f      	lsls	r7, r3, #30
 8001da8:	d5f5      	bpl.n	8001d96 <RCCEx_PLLSAI1_Config+0x86>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001daa:	68e3      	ldr	r3, [r4, #12]
 8001dac:	686a      	ldr	r2, [r5, #4]
 8001dae:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8001db2:	3a01      	subs	r2, #1
 8001db4:	4318      	orrs	r0, r3
 8001db6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8001dba:	60e0      	str	r0, [r4, #12]
 8001dbc:	e7c0      	b.n	8001d40 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001dc4:	d1f1      	bne.n	8001daa <RCCEx_PLLSAI1_Config+0x9a>
 8001dc6:	2001      	movs	r0, #1
 8001dc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	0391      	lsls	r1, r2, #14
 8001dce:	d4ec      	bmi.n	8001daa <RCCEx_PLLSAI1_Config+0x9a>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001dd6:	e7f5      	b.n	8001dc4 <RCCEx_PLLSAI1_Config+0xb4>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001dd8:	f7ff f8ea 	bl	8000fb0 <HAL_GetTick>
 8001ddc:	1bc0      	subs	r0, r0, r7
 8001dde:	2802      	cmp	r0, #2
 8001de0:	d9b5      	bls.n	8001d4e <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8001de2:	2003      	movs	r0, #3
 8001de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001de6:	6922      	ldr	r2, [r4, #16]
 8001de8:	68e9      	ldr	r1, [r5, #12]
 8001dea:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 8001dee:	06c9      	lsls	r1, r1, #27
 8001df0:	ea41 2307 	orr.w	r3, r1, r7, lsl #8
 8001df4:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8001df8:	4313      	orrs	r3, r2
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001dfa:	6123      	str	r3, [r4, #16]
 8001dfc:	e7bc      	b.n	8001d78 <RCCEx_PLLSAI1_Config+0x68>
 8001dfe:	6923      	ldr	r3, [r4, #16]
 8001e00:	6968      	ldr	r0, [r5, #20]
 8001e02:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001e06:	0840      	lsrs	r0, r0, #1
 8001e08:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001e0c:	3801      	subs	r0, #1
 8001e0e:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8001e12:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8001e16:	e7f0      	b.n	8001dfa <RCCEx_PLLSAI1_Config+0xea>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001e18:	f7ff f8ca 	bl	8000fb0 <HAL_GetTick>
 8001e1c:	1b80      	subs	r0, r0, r6
 8001e1e:	2802      	cmp	r0, #2
 8001e20:	d9b1      	bls.n	8001d86 <RCCEx_PLLSAI1_Config+0x76>
 8001e22:	e7de      	b.n	8001de2 <RCCEx_PLLSAI1_Config+0xd2>
 8001e24:	40021000 	.word	0x40021000

08001e28 <HAL_RCCEx_PeriphCLKConfig>:
{
 8001e28:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001e2c:	6805      	ldr	r5, [r0, #0]
 8001e2e:	f415 6500 	ands.w	r5, r5, #2048	; 0x800
{
 8001e32:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001e34:	d00e      	beq.n	8001e54 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001e36:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001e38:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8001e3c:	d053      	beq.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8001e3e:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8001e42:	d055      	beq.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8001e44:	2900      	cmp	r1, #0
 8001e46:	d15e      	bne.n	8001f06 <HAL_RCCEx_PeriphCLKConfig+0xde>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001e48:	3004      	adds	r0, #4
 8001e4a:	f7ff ff61 	bl	8001d10 <RCCEx_PLLSAI1_Config>
    if(ret == HAL_OK)
 8001e4e:	4605      	mov	r5, r0
 8001e50:	2800      	cmp	r0, #0
 8001e52:	d04d      	beq.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0xc8>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e54:	6823      	ldr	r3, [r4, #0]
 8001e56:	039e      	lsls	r6, r3, #14
 8001e58:	d563      	bpl.n	8001f22 <HAL_RCCEx_PeriphCLKConfig+0xfa>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001e5a:	4e93      	ldr	r6, [pc, #588]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001e5c:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001e5e:	00d8      	lsls	r0, r3, #3
 8001e60:	f140 8116 	bpl.w	8002090 <HAL_RCCEx_PeriphCLKConfig+0x268>
    FlagStatus       pwrclkchanged = RESET;
 8001e64:	2700      	movs	r7, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e66:	f8df 8244 	ldr.w	r8, [pc, #580]	; 80020ac <HAL_RCCEx_PeriphCLKConfig+0x284>
 8001e6a:	f8d8 3000 	ldr.w	r3, [r8]
 8001e6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e72:	f8c8 3000 	str.w	r3, [r8]
    tickstart = HAL_GetTick();
 8001e76:	f7ff f89b 	bl	8000fb0 <HAL_GetTick>
 8001e7a:	4681      	mov	r9, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001e7c:	f8d8 3000 	ldr.w	r3, [r8]
 8001e80:	05d9      	lsls	r1, r3, #23
 8001e82:	d542      	bpl.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0xe2>
    if(ret == HAL_OK)
 8001e84:	2d00      	cmp	r5, #0
 8001e86:	d147      	bne.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0xf0>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001e88:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001e8c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001e90:	d014      	beq.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x94>
 8001e92:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d011      	beq.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x94>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001e98:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8001e9c:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8001ea0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001ea4:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001ea8:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001eac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001eb0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001eb4:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8001eb8:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ebc:	07da      	lsls	r2, r3, #31
 8001ebe:	d509      	bpl.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0xac>
        tickstart = HAL_GetTick();
 8001ec0:	f7ff f876 	bl	8000fb0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ec4:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001ec8:	4680      	mov	r8, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001eca:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8001ece:	079b      	lsls	r3, r3, #30
 8001ed0:	f140 80c0 	bpl.w	8002054 <HAL_RCCEx_PeriphCLKConfig+0x22c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ed4:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8001ed8:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001eda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
 8001ee4:	e018      	b.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0xf0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8001ee6:	4a70      	ldr	r2, [pc, #448]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001ee8:	68d3      	ldr	r3, [r2, #12]
 8001eea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001eee:	60d3      	str	r3, [r2, #12]
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001ef0:	4a6d      	ldr	r2, [pc, #436]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001ef2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001ef4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001ef8:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001efc:	430b      	orrs	r3, r1
 8001efe:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001f02:	2500      	movs	r5, #0
 8001f04:	e7a6      	b.n	8001e54 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      ret = HAL_ERROR;
 8001f06:	2501      	movs	r5, #1
 8001f08:	e7a4      	b.n	8001e54 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f0a:	f7ff f851 	bl	8000fb0 <HAL_GetTick>
 8001f0e:	eba0 0009 	sub.w	r0, r0, r9
 8001f12:	2802      	cmp	r0, #2
 8001f14:	d9b2      	bls.n	8001e7c <HAL_RCCEx_PeriphCLKConfig+0x54>
        ret = HAL_TIMEOUT;
 8001f16:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8001f18:	b11f      	cbz	r7, 8001f22 <HAL_RCCEx_PeriphCLKConfig+0xfa>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f1a:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001f1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f20:	65b3      	str	r3, [r6, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f22:	6823      	ldr	r3, [r4, #0]
 8001f24:	07df      	lsls	r7, r3, #31
 8001f26:	d508      	bpl.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0x112>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f28:	495f      	ldr	r1, [pc, #380]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001f2a:	6a20      	ldr	r0, [r4, #32]
 8001f2c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001f30:	f022 0203 	bic.w	r2, r2, #3
 8001f34:	4302      	orrs	r2, r0
 8001f36:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f3a:	079e      	lsls	r6, r3, #30
 8001f3c:	d508      	bpl.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0x128>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f3e:	495a      	ldr	r1, [pc, #360]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001f40:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001f42:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001f46:	f022 020c 	bic.w	r2, r2, #12
 8001f4a:	4302      	orrs	r2, r0
 8001f4c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001f50:	0698      	lsls	r0, r3, #26
 8001f52:	d508      	bpl.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001f54:	4954      	ldr	r1, [pc, #336]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001f56:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001f58:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001f5c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001f60:	4302      	orrs	r2, r0
 8001f62:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001f66:	0599      	lsls	r1, r3, #22
 8001f68:	d508      	bpl.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x154>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001f6a:	494f      	ldr	r1, [pc, #316]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001f6c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001f6e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001f72:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001f76:	4302      	orrs	r2, r0
 8001f78:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001f7c:	055a      	lsls	r2, r3, #21
 8001f7e:	d508      	bpl.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x16a>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001f80:	4949      	ldr	r1, [pc, #292]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001f82:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001f84:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001f88:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001f8c:	4302      	orrs	r2, r0
 8001f8e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001f92:	065f      	lsls	r7, r3, #25
 8001f94:	d508      	bpl.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x180>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001f96:	4944      	ldr	r1, [pc, #272]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001f98:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001f9a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001f9e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001fa2:	4302      	orrs	r2, r0
 8001fa4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001fa8:	05de      	lsls	r6, r3, #23
 8001faa:	d508      	bpl.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x196>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001fac:	493e      	ldr	r1, [pc, #248]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001fae:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001fb0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001fb4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001fb8:	4302      	orrs	r2, r0
 8001fba:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001fbe:	0498      	lsls	r0, r3, #18
 8001fc0:	d50f      	bpl.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001fc2:	4a39      	ldr	r2, [pc, #228]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001fc4:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001fc6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001fca:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001fce:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001fd0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001fd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001fd8:	d144      	bne.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001fda:	68d3      	ldr	r3, [r2, #12]
 8001fdc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001fe0:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001fe2:	6823      	ldr	r3, [r4, #0]
 8001fe4:	0359      	lsls	r1, r3, #13
 8001fe6:	d50f      	bpl.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001fe8:	4a2f      	ldr	r2, [pc, #188]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001fea:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001fec:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001ff0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001ff4:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001ff6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001ffa:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001ffe:	d13c      	bne.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x252>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002000:	68d3      	ldr	r3, [r2, #12]
 8002002:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002006:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002008:	6823      	ldr	r3, [r4, #0]
 800200a:	045a      	lsls	r2, r3, #17
 800200c:	d512      	bpl.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800200e:	4926      	ldr	r1, [pc, #152]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002010:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002012:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002016:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800201a:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800201c:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002020:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002024:	d106      	bne.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x20c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002026:	2102      	movs	r1, #2
 8002028:	1d20      	adds	r0, r4, #4
 800202a:	f7ff fe71 	bl	8001d10 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800202e:	2800      	cmp	r0, #0
 8002030:	bf18      	it	ne
 8002032:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002034:	6823      	ldr	r3, [r4, #0]
 8002036:	041b      	lsls	r3, r3, #16
 8002038:	d508      	bpl.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x224>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800203a:	4a1b      	ldr	r2, [pc, #108]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800203c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800203e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002042:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002046:	430b      	orrs	r3, r1
 8002048:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 800204c:	4628      	mov	r0, r5
 800204e:	b003      	add	sp, #12
 8002050:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002054:	f7fe ffac 	bl	8000fb0 <HAL_GetTick>
 8002058:	eba0 0008 	sub.w	r0, r0, r8
 800205c:	4548      	cmp	r0, r9
 800205e:	f67f af34 	bls.w	8001eca <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002062:	e758      	b.n	8001f16 <HAL_RCCEx_PeriphCLKConfig+0xee>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002064:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002068:	d1bb      	bne.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800206a:	2101      	movs	r1, #1
 800206c:	1d20      	adds	r0, r4, #4
 800206e:	f7ff fe4f 	bl	8001d10 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8002072:	2800      	cmp	r0, #0
 8002074:	bf18      	it	ne
 8002076:	4605      	movne	r5, r0
 8002078:	e7b3      	b.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800207a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800207e:	d1c3      	bne.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002080:	2101      	movs	r1, #1
 8002082:	1d20      	adds	r0, r4, #4
 8002084:	f7ff fe44 	bl	8001d10 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002088:	2800      	cmp	r0, #0
 800208a:	bf18      	it	ne
 800208c:	4605      	movne	r5, r0
 800208e:	e7bb      	b.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002090:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8002092:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002096:	65b3      	str	r3, [r6, #88]	; 0x58
 8002098:	6db3      	ldr	r3, [r6, #88]	; 0x58
 800209a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800209e:	9301      	str	r3, [sp, #4]
 80020a0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80020a2:	2701      	movs	r7, #1
 80020a4:	e6df      	b.n	8001e66 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 80020a6:	bf00      	nop
 80020a8:	40021000 	.word	0x40021000
 80020ac:	40007000 	.word	0x40007000

080020b0 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80020b0:	4a02      	ldr	r2, [pc, #8]	; (80020bc <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 80020b2:	6813      	ldr	r3, [r2, #0]
 80020b4:	f043 0304 	orr.w	r3, r3, #4
 80020b8:	6013      	str	r3, [r2, #0]
 80020ba:	4770      	bx	lr
 80020bc:	40021000 	.word	0x40021000

080020c0 <HAL_RNG_Init>:
  * @brief  Initialize the RNG peripheral and initialize the associated handle.
  * @param  hrng: pointer to a RNG_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{ 
 80020c0:	b510      	push	{r4, lr}
  /* Check the RNG handle allocation */
  if(hrng == NULL)
 80020c2:	4604      	mov	r4, r0
 80020c4:	b190      	cbz	r0, 80020ec <HAL_RNG_Init+0x2c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if(hrng->State == HAL_RNG_STATE_RESET)
 80020c6:	7943      	ldrb	r3, [r0, #5]
 80020c8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80020cc:	b913      	cbnz	r3, 80020d4 <HAL_RNG_Init+0x14>
  {  
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80020ce:	7102      	strb	r2, [r0, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80020d0:	f000 fe38 	bl	8002d44 <HAL_RNG_MspInit>
  /* Clock Error Detection configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* defined(RNG_CR_CED) */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80020d4:	6822      	ldr	r2, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 80020d6:	2302      	movs	r3, #2
 80020d8:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 80020da:	6813      	ldr	r3, [r2, #0]
 80020dc:	f043 0304 	orr.w	r3, r3, #4
 80020e0:	6013      	str	r3, [r2, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
  
  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80020e2:	2000      	movs	r0, #0
  hrng->State = HAL_RNG_STATE_READY;
 80020e4:	2301      	movs	r3, #1
 80020e6:	7163      	strb	r3, [r4, #5]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80020e8:	60a0      	str	r0, [r4, #8]
  
  /* Return function status */
  return HAL_OK;
 80020ea:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80020ec:	2001      	movs	r0, #1
}
 80020ee:	bd10      	pop	{r4, pc}

080020f0 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit: pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 80020f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0;    
  HAL_StatusTypeDef status = HAL_OK;

  /* Process Locked */
  __HAL_LOCK(hrng); 
 80020f2:	7903      	ldrb	r3, [r0, #4]
 80020f4:	2b01      	cmp	r3, #1
{
 80020f6:	4604      	mov	r4, r0
 80020f8:	460e      	mov	r6, r1
  __HAL_LOCK(hrng); 
 80020fa:	d021      	beq.n	8002140 <HAL_RNG_GenerateRandomNumber+0x50>
  
  /* Check RNS peripheral state */
  if(hrng->State == HAL_RNG_STATE_READY)
 80020fc:	7963      	ldrb	r3, [r4, #5]
  __HAL_LOCK(hrng); 
 80020fe:	2001      	movs	r0, #1
  if(hrng->State == HAL_RNG_STATE_READY)
 8002100:	4283      	cmp	r3, r0
  __HAL_LOCK(hrng); 
 8002102:	7120      	strb	r0, [r4, #4]
  if(hrng->State == HAL_RNG_STATE_READY)
 8002104:	d10f      	bne.n	8002126 <HAL_RNG_GenerateRandomNumber+0x36>
  {
    /* Change RNG peripheral state */  
    hrng->State = HAL_RNG_STATE_BUSY;  
 8002106:	2302      	movs	r3, #2
 8002108:	7163      	strb	r3, [r4, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 800210a:	f7fe ff51 	bl	8000fb0 <HAL_GetTick>
 800210e:	4607      	mov	r7, r0
  
    /* Check if data register contains valid random data */
    while(__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8002110:	6822      	ldr	r2, [r4, #0]
 8002112:	6855      	ldr	r5, [r2, #4]
 8002114:	f015 0501 	ands.w	r5, r5, #1
 8002118:	d008      	beq.n	800212c <HAL_RNG_GenerateRandomNumber+0x3c>
        return HAL_TIMEOUT;
      } 
    }
  
    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 800211a:	6893      	ldr	r3, [r2, #8]
 800211c:	60e3      	str	r3, [r4, #12]
    *random32bit = hrng->RandomNumber;
 800211e:	6033      	str	r3, [r6, #0]
  
    hrng->State = HAL_RNG_STATE_READY;
 8002120:	2301      	movs	r3, #1
 8002122:	7163      	strb	r3, [r4, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8002124:	2000      	movs	r0, #0
  {
    status = HAL_ERROR;
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8002126:	2300      	movs	r3, #0
 8002128:	7123      	strb	r3, [r4, #4]
 800212a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((HAL_GetTick() - tickstart ) > RNG_TIMEOUT_VALUE)
 800212c:	f7fe ff40 	bl	8000fb0 <HAL_GetTick>
 8002130:	1bc0      	subs	r0, r0, r7
 8002132:	2802      	cmp	r0, #2
 8002134:	d9ec      	bls.n	8002110 <HAL_RNG_GenerateRandomNumber+0x20>
        hrng->State = HAL_RNG_STATE_ERROR;
 8002136:	2304      	movs	r3, #4
 8002138:	7163      	strb	r3, [r4, #5]
        __HAL_UNLOCK(hrng);
 800213a:	7125      	strb	r5, [r4, #4]
        return HAL_TIMEOUT;
 800213c:	2003      	movs	r0, #3
 800213e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hrng); 
 8002140:	2002      	movs	r0, #2

  return status;
}
 8002142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002144 <HAL_RNG_GetRandomNumber>:
  * @param  hrng: pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval random value
  */
uint32_t HAL_RNG_GetRandomNumber(RNG_HandleTypeDef *hrng)
{
 8002144:	b510      	push	{r4, lr}
  if(HAL_RNG_GenerateRandomNumber(hrng, &(hrng->RandomNumber)) == HAL_OK)
 8002146:	f100 010c 	add.w	r1, r0, #12
{
 800214a:	4604      	mov	r4, r0
  if(HAL_RNG_GenerateRandomNumber(hrng, &(hrng->RandomNumber)) == HAL_OK)
 800214c:	f7ff ffd0 	bl	80020f0 <HAL_RNG_GenerateRandomNumber>
 8002150:	b908      	cbnz	r0, 8002156 <HAL_RNG_GetRandomNumber+0x12>
  {
    return hrng->RandomNumber; 
 8002152:	68e0      	ldr	r0, [r4, #12]
 8002154:	bd10      	pop	{r4, pc}
  }
  else
  {
    return 0;
 8002156:	2000      	movs	r0, #0
  }
}
 8002158:	bd10      	pop	{r4, pc}
	...

0800215c <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800215c:	6803      	ldr	r3, [r0, #0]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 800215e:	480a      	ldr	r0, [pc, #40]	; (8002188 <HAL_TIM_Base_Start_IT+0x2c>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002160:	68da      	ldr	r2, [r3, #12]
 8002162:	f042 0201 	orr.w	r2, r2, #1
 8002166:	60da      	str	r2, [r3, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 8002168:	6899      	ldr	r1, [r3, #8]
 800216a:	4001      	ands	r1, r0
 800216c:	2906      	cmp	r1, #6
 800216e:	d008      	beq.n	8002182 <HAL_TIM_Base_Start_IT+0x26>
 8002170:	689a      	ldr	r2, [r3, #8]
 8002172:	4002      	ands	r2, r0
 8002174:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
  {
    __HAL_TIM_ENABLE(htim);
 8002178:	bf1e      	ittt	ne
 800217a:	681a      	ldrne	r2, [r3, #0]
 800217c:	f042 0201 	orrne.w	r2, r2, #1
 8002180:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8002182:	2000      	movs	r0, #0
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	00010007 	.word	0x00010007

0800218c <HAL_TIM_OC_DelayElapsedCallback>:
 800218c:	4770      	bx	lr

0800218e <HAL_TIM_IC_CaptureCallback>:
 800218e:	4770      	bx	lr

08002190 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002190:	4770      	bx	lr

08002192 <HAL_TIM_TriggerCallback>:
 8002192:	4770      	bx	lr

08002194 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002194:	6803      	ldr	r3, [r0, #0]
 8002196:	691a      	ldr	r2, [r3, #16]
 8002198:	0791      	lsls	r1, r2, #30
{
 800219a:	b510      	push	{r4, lr}
 800219c:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800219e:	d50f      	bpl.n	80021c0 <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80021a0:	68da      	ldr	r2, [r3, #12]
 80021a2:	0792      	lsls	r2, r2, #30
 80021a4:	d50c      	bpl.n	80021c0 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80021a6:	f06f 0202 	mvn.w	r2, #2
 80021aa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021ac:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021ae:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021b0:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021b2:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021b4:	f000 8085 	beq.w	80022c2 <HAL_TIM_IRQHandler+0x12e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80021b8:	f7ff ffe9 	bl	800218e <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021bc:	2300      	movs	r3, #0
 80021be:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80021c0:	6823      	ldr	r3, [r4, #0]
 80021c2:	691a      	ldr	r2, [r3, #16]
 80021c4:	0752      	lsls	r2, r2, #29
 80021c6:	d510      	bpl.n	80021ea <HAL_TIM_IRQHandler+0x56>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80021c8:	68da      	ldr	r2, [r3, #12]
 80021ca:	0750      	lsls	r0, r2, #29
 80021cc:	d50d      	bpl.n	80021ea <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80021ce:	f06f 0204 	mvn.w	r2, #4
 80021d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021d4:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021d6:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021d8:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021dc:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021de:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021e0:	d075      	beq.n	80022ce <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 80021e2:	f7ff ffd4 	bl	800218e <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021e6:	2300      	movs	r3, #0
 80021e8:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80021ea:	6823      	ldr	r3, [r4, #0]
 80021ec:	691a      	ldr	r2, [r3, #16]
 80021ee:	0711      	lsls	r1, r2, #28
 80021f0:	d50f      	bpl.n	8002212 <HAL_TIM_IRQHandler+0x7e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80021f2:	68da      	ldr	r2, [r3, #12]
 80021f4:	0712      	lsls	r2, r2, #28
 80021f6:	d50c      	bpl.n	8002212 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80021f8:	f06f 0208 	mvn.w	r2, #8
 80021fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80021fe:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002200:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002202:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002204:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002206:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002208:	d067      	beq.n	80022da <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800220a:	f7ff ffc0 	bl	800218e <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800220e:	2300      	movs	r3, #0
 8002210:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002212:	6823      	ldr	r3, [r4, #0]
 8002214:	691a      	ldr	r2, [r3, #16]
 8002216:	06d0      	lsls	r0, r2, #27
 8002218:	d510      	bpl.n	800223c <HAL_TIM_IRQHandler+0xa8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800221a:	68da      	ldr	r2, [r3, #12]
 800221c:	06d1      	lsls	r1, r2, #27
 800221e:	d50d      	bpl.n	800223c <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002220:	f06f 0210 	mvn.w	r2, #16
 8002224:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002226:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002228:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800222a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800222e:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002230:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002232:	d058      	beq.n	80022e6 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8002234:	f7ff ffab 	bl	800218e <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002238:	2300      	movs	r3, #0
 800223a:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800223c:	6823      	ldr	r3, [r4, #0]
 800223e:	691a      	ldr	r2, [r3, #16]
 8002240:	07d2      	lsls	r2, r2, #31
 8002242:	d508      	bpl.n	8002256 <HAL_TIM_IRQHandler+0xc2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002244:	68da      	ldr	r2, [r3, #12]
 8002246:	07d0      	lsls	r0, r2, #31
 8002248:	d505      	bpl.n	8002256 <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800224a:	f06f 0201 	mvn.w	r2, #1
 800224e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002250:	4620      	mov	r0, r4
 8002252:	f000 fb3d 	bl	80028d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002256:	6823      	ldr	r3, [r4, #0]
 8002258:	691a      	ldr	r2, [r3, #16]
 800225a:	0611      	lsls	r1, r2, #24
 800225c:	d508      	bpl.n	8002270 <HAL_TIM_IRQHandler+0xdc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800225e:	68da      	ldr	r2, [r3, #12]
 8002260:	0612      	lsls	r2, r2, #24
 8002262:	d505      	bpl.n	8002270 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002264:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002268:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800226a:	4620      	mov	r0, r4
 800226c:	f000 f8bf 	bl	80023ee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002270:	6823      	ldr	r3, [r4, #0]
 8002272:	691a      	ldr	r2, [r3, #16]
 8002274:	05d0      	lsls	r0, r2, #23
 8002276:	d508      	bpl.n	800228a <HAL_TIM_IRQHandler+0xf6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002278:	68da      	ldr	r2, [r3, #12]
 800227a:	0611      	lsls	r1, r2, #24
 800227c:	d505      	bpl.n	800228a <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800227e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002282:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002284:	4620      	mov	r0, r4
 8002286:	f000 f8b3 	bl	80023f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800228a:	6823      	ldr	r3, [r4, #0]
 800228c:	691a      	ldr	r2, [r3, #16]
 800228e:	0652      	lsls	r2, r2, #25
 8002290:	d508      	bpl.n	80022a4 <HAL_TIM_IRQHandler+0x110>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002292:	68da      	ldr	r2, [r3, #12]
 8002294:	0650      	lsls	r0, r2, #25
 8002296:	d505      	bpl.n	80022a4 <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002298:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800229c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800229e:	4620      	mov	r0, r4
 80022a0:	f7ff ff77 	bl	8002192 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80022a4:	6823      	ldr	r3, [r4, #0]
 80022a6:	691a      	ldr	r2, [r3, #16]
 80022a8:	0691      	lsls	r1, r2, #26
 80022aa:	d522      	bpl.n	80022f2 <HAL_TIM_IRQHandler+0x15e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80022ac:	68da      	ldr	r2, [r3, #12]
 80022ae:	0692      	lsls	r2, r2, #26
 80022b0:	d51f      	bpl.n	80022f2 <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022b2:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutationCallback(htim);
 80022b6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022b8:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80022ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80022be:	f000 b895 	b.w	80023ec <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022c2:	f7ff ff63 	bl	800218c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022c6:	4620      	mov	r0, r4
 80022c8:	f7ff ff62 	bl	8002190 <HAL_TIM_PWM_PulseFinishedCallback>
 80022cc:	e776      	b.n	80021bc <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022ce:	f7ff ff5d 	bl	800218c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022d2:	4620      	mov	r0, r4
 80022d4:	f7ff ff5c 	bl	8002190 <HAL_TIM_PWM_PulseFinishedCallback>
 80022d8:	e785      	b.n	80021e6 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022da:	f7ff ff57 	bl	800218c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022de:	4620      	mov	r0, r4
 80022e0:	f7ff ff56 	bl	8002190 <HAL_TIM_PWM_PulseFinishedCallback>
 80022e4:	e793      	b.n	800220e <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022e6:	f7ff ff51 	bl	800218c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022ea:	4620      	mov	r0, r4
 80022ec:	f7ff ff50 	bl	8002190 <HAL_TIM_PWM_PulseFinishedCallback>
 80022f0:	e7a2      	b.n	8002238 <HAL_TIM_IRQHandler+0xa4>
 80022f2:	bd10      	pop	{r4, pc}

080022f4 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022f4:	4a1a      	ldr	r2, [pc, #104]	; (8002360 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80022f6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022f8:	4290      	cmp	r0, r2
{
 80022fa:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022fc:	d002      	beq.n	8002304 <TIM_Base_SetConfig+0x10>
 80022fe:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002302:	d109      	bne.n	8002318 <TIM_Base_SetConfig+0x24>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002304:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002306:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800230a:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 800230c:	ea43 0304 	orr.w	r3, r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002310:	d009      	beq.n	8002326 <TIM_Base_SetConfig+0x32>
 8002312:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002316:	d006      	beq.n	8002326 <TIM_Base_SetConfig+0x32>
 8002318:	4a12      	ldr	r2, [pc, #72]	; (8002364 <TIM_Base_SetConfig+0x70>)
 800231a:	4290      	cmp	r0, r2
 800231c:	d003      	beq.n	8002326 <TIM_Base_SetConfig+0x32>
 800231e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002322:	4290      	cmp	r0, r2
 8002324:	d103      	bne.n	800232e <TIM_Base_SetConfig+0x3a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002326:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002328:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800232c:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800232e:	694a      	ldr	r2, [r1, #20]
 8002330:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002334:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002336:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002338:	688b      	ldr	r3, [r1, #8]
 800233a:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800233c:	680b      	ldr	r3, [r1, #0]
 800233e:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002340:	4b07      	ldr	r3, [pc, #28]	; (8002360 <TIM_Base_SetConfig+0x6c>)
 8002342:	4298      	cmp	r0, r3
 8002344:	d007      	beq.n	8002356 <TIM_Base_SetConfig+0x62>
 8002346:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 800234a:	4298      	cmp	r0, r3
 800234c:	d003      	beq.n	8002356 <TIM_Base_SetConfig+0x62>
 800234e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002352:	4298      	cmp	r0, r3
 8002354:	d101      	bne.n	800235a <TIM_Base_SetConfig+0x66>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002356:	690b      	ldr	r3, [r1, #16]
 8002358:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800235a:	2301      	movs	r3, #1
 800235c:	6143      	str	r3, [r0, #20]
 800235e:	bd10      	pop	{r4, pc}
 8002360:	40012c00 	.word	0x40012c00
 8002364:	40014000 	.word	0x40014000

08002368 <HAL_TIM_Base_Init>:
{
 8002368:	b510      	push	{r4, lr}
  if (htim == NULL)
 800236a:	4604      	mov	r4, r0
 800236c:	b1a0      	cbz	r0, 8002398 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 800236e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002372:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002376:	b91b      	cbnz	r3, 8002380 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002378:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800237c:	f000 fcf8 	bl	8002d70 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002380:	2302      	movs	r3, #2
 8002382:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002386:	6820      	ldr	r0, [r4, #0]
 8002388:	1d21      	adds	r1, r4, #4
 800238a:	f7ff ffb3 	bl	80022f4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800238e:	2301      	movs	r3, #1
 8002390:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002394:	2000      	movs	r0, #0
 8002396:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002398:	2001      	movs	r0, #1
}
 800239a:	bd10      	pop	{r4, pc}

0800239c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800239c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80023a0:	2b01      	cmp	r3, #1
{
 80023a2:	b530      	push	{r4, r5, lr}
 80023a4:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80023a8:	d01b      	beq.n	80023e2 <HAL_TIMEx_MasterConfigSynchronization+0x46>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80023aa:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80023ac:	4d0e      	ldr	r5, [pc, #56]	; (80023e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80023ae:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 80023b2:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80023b4:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80023b6:	42aa      	cmp	r2, r5
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80023b8:	bf02      	ittt	eq
 80023ba:	684d      	ldreq	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80023bc:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80023c0:	432b      	orreq	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80023c2:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80023c4:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80023c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80023ca:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 80023cc:	f024 0480 	bic.w	r4, r4, #128	; 0x80

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80023d0:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80023d2:	4321      	orrs	r1, r4

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80023d4:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 80023d6:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 80023d8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80023dc:	2300      	movs	r3, #0
 80023de:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80023e2:	4618      	mov	r0, r3

  return HAL_OK;
}
 80023e4:	bd30      	pop	{r4, r5, pc}
 80023e6:	bf00      	nop
 80023e8:	40012c00 	.word	0x40012c00

080023ec <HAL_TIMEx_CommutationCallback>:
 80023ec:	4770      	bx	lr

080023ee <HAL_TIMEx_BreakCallback>:
 80023ee:	4770      	bx	lr

080023f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80023f0:	4770      	bx	lr
	...

080023f4 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80023f4:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80023f6:	69c1      	ldr	r1, [r0, #28]
{
 80023f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023fa:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80023fc:	6883      	ldr	r3, [r0, #8]
 80023fe:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002400:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002402:	4303      	orrs	r3, r0
 8002404:	6960      	ldr	r0, [r4, #20]
 8002406:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002408:	4882      	ldr	r0, [pc, #520]	; (8002614 <UART_SetConfig+0x220>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800240a:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800240c:	4028      	ands	r0, r5
 800240e:	4303      	orrs	r3, r0
 8002410:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002412:	6853      	ldr	r3, [r2, #4]
 8002414:	68e0      	ldr	r0, [r4, #12]
 8002416:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800241a:	4303      	orrs	r3, r0
 800241c:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800241e:	4b7e      	ldr	r3, [pc, #504]	; (8002618 <UART_SetConfig+0x224>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002420:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002422:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002424:	bf1c      	itt	ne
 8002426:	6a23      	ldrne	r3, [r4, #32]
 8002428:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800242a:	6893      	ldr	r3, [r2, #8]
 800242c:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8002430:	4303      	orrs	r3, r0
 8002432:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002434:	4b79      	ldr	r3, [pc, #484]	; (800261c <UART_SetConfig+0x228>)
 8002436:	429a      	cmp	r2, r3
 8002438:	d114      	bne.n	8002464 <UART_SetConfig+0x70>
 800243a:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800243e:	4a78      	ldr	r2, [pc, #480]	; (8002620 <UART_SetConfig+0x22c>)
 8002440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002444:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002448:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800244c:	5cd3      	ldrb	r3, [r2, r3]
 800244e:	f040 80aa 	bne.w	80025a6 <UART_SetConfig+0x1b2>
  {
    switch (clocksource)
 8002452:	2b08      	cmp	r3, #8
 8002454:	d820      	bhi.n	8002498 <UART_SetConfig+0xa4>
 8002456:	e8df f003 	tbb	[pc, r3]
 800245a:	8f77      	.short	0x8f77
 800245c:	1f9b1f92 	.word	0x1f9b1f92
 8002460:	1f1f      	.short	0x1f1f
 8002462:	9e          	.byte	0x9e
 8002463:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002464:	4b6f      	ldr	r3, [pc, #444]	; (8002624 <UART_SetConfig+0x230>)
 8002466:	429a      	cmp	r2, r3
 8002468:	d107      	bne.n	800247a <UART_SetConfig+0x86>
 800246a:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800246e:	4a6e      	ldr	r2, [pc, #440]	; (8002628 <UART_SetConfig+0x234>)
 8002470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002474:	f003 030c 	and.w	r3, r3, #12
 8002478:	e7e6      	b.n	8002448 <UART_SetConfig+0x54>
 800247a:	4b67      	ldr	r3, [pc, #412]	; (8002618 <UART_SetConfig+0x224>)
 800247c:	429a      	cmp	r2, r3
 800247e:	f040 80c2 	bne.w	8002606 <UART_SetConfig+0x212>
 8002482:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8002486:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 800248a:	f405 6540 	and.w	r5, r5, #3072	; 0xc00
 800248e:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8002492:	d02a      	beq.n	80024ea <UART_SetConfig+0xf6>
 8002494:	d806      	bhi.n	80024a4 <UART_SetConfig+0xb0>
 8002496:	b315      	cbz	r5, 80024de <UART_SetConfig+0xea>
        ret = HAL_ERROR;
 8002498:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800249a:	2300      	movs	r3, #0
 800249c:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 800249e:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 80024a0:	4610      	mov	r0, r2
 80024a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024a4:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 80024a8:	d006      	beq.n	80024b8 <UART_SetConfig+0xc4>
 80024aa:	f5b5 6f40 	cmp.w	r5, #3072	; 0xc00
 80024ae:	d1f3      	bne.n	8002498 <UART_SetConfig+0xa4>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80024b0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024b4:	2508      	movs	r5, #8
 80024b6:	e001      	b.n	80024bc <UART_SetConfig+0xc8>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80024b8:	485c      	ldr	r0, [pc, #368]	; (800262c <UART_SetConfig+0x238>)
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024ba:	2502      	movs	r5, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 80024bc:	6862      	ldr	r2, [r4, #4]
 80024be:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80024c2:	4283      	cmp	r3, r0
 80024c4:	d8e8      	bhi.n	8002498 <UART_SetConfig+0xa4>
 80024c6:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 80024ca:	d8e5      	bhi.n	8002498 <UART_SetConfig+0xa4>
        switch (clocksource)
 80024cc:	2d08      	cmp	r5, #8
 80024ce:	d838      	bhi.n	8002542 <UART_SetConfig+0x14e>
 80024d0:	e8df f005 	tbb	[pc, r5]
 80024d4:	3726370f 	.word	0x3726370f
 80024d8:	3737372e 	.word	0x3737372e
 80024dc:	31          	.byte	0x31
 80024dd:	00          	.byte	0x00
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80024de:	f7ff fbf3 	bl	8001cc8 <HAL_RCC_GetPCLK1Freq>
    if (lpuart_ker_ck_pres != 0U)
 80024e2:	2800      	cmp	r0, #0
 80024e4:	d1ea      	bne.n	80024bc <UART_SetConfig+0xc8>
 80024e6:	4602      	mov	r2, r0
 80024e8:	e7d7      	b.n	800249a <UART_SetConfig+0xa6>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80024ea:	f7ff f8af 	bl	800164c <HAL_RCC_GetSysClockFreq>
        break;
 80024ee:	2504      	movs	r5, #4
 80024f0:	e7f7      	b.n	80024e2 <UART_SetConfig+0xee>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80024f2:	f7ff fbe9 	bl	8001cc8 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80024f6:	6862      	ldr	r2, [r4, #4]
 80024f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024fc:	0856      	lsrs	r6, r2, #1
 80024fe:	2700      	movs	r7, #0
 8002500:	fbe1 6700 	umlal	r6, r7, r1, r0
 8002504:	2300      	movs	r3, #0
 8002506:	4630      	mov	r0, r6
 8002508:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800250a:	f7fe fb99 	bl	8000c40 <__aeabi_uldivmod>
            break;
 800250e:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002510:	4b47      	ldr	r3, [pc, #284]	; (8002630 <UART_SetConfig+0x23c>)
 8002512:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002516:	4299      	cmp	r1, r3
 8002518:	d8be      	bhi.n	8002498 <UART_SetConfig+0xa4>
          huart->Instance->BRR = usartdiv;
 800251a:	6823      	ldr	r3, [r4, #0]
 800251c:	60d8      	str	r0, [r3, #12]
 800251e:	e7bc      	b.n	800249a <UART_SetConfig+0xa6>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8002520:	4844      	ldr	r0, [pc, #272]	; (8002634 <UART_SetConfig+0x240>)
 8002522:	0855      	lsrs	r5, r2, #1
 8002524:	2300      	movs	r3, #0
 8002526:	2100      	movs	r1, #0
 8002528:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800252a:	f141 0100 	adc.w	r1, r1, #0
 800252e:	e7ec      	b.n	800250a <UART_SetConfig+0x116>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002530:	f7ff f88c 	bl	800164c <HAL_RCC_GetSysClockFreq>
 8002534:	e7df      	b.n	80024f6 <UART_SetConfig+0x102>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002536:	0850      	lsrs	r0, r2, #1
 8002538:	2100      	movs	r1, #0
 800253a:	2300      	movs	r3, #0
 800253c:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8002540:	e7f3      	b.n	800252a <UART_SetConfig+0x136>
            ret = HAL_ERROR;
 8002542:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002544:	2000      	movs	r0, #0
 8002546:	e7e3      	b.n	8002510 <UART_SetConfig+0x11c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002548:	f7ff fbbe 	bl	8001cc8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800254c:	6861      	ldr	r1, [r4, #4]
 800254e:	084a      	lsrs	r2, r1, #1
 8002550:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8002554:	fbb3 f3f1 	udiv	r3, r3, r1
 8002558:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800255a:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800255c:	f1a3 0010 	sub.w	r0, r3, #16
 8002560:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002564:	4288      	cmp	r0, r1
 8002566:	d897      	bhi.n	8002498 <UART_SetConfig+0xa4>
      brrtemp = usartdiv & 0xFFF0U;
 8002568:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 800256c:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800256e:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8002572:	430b      	orrs	r3, r1
 8002574:	60c3      	str	r3, [r0, #12]
 8002576:	e790      	b.n	800249a <UART_SetConfig+0xa6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002578:	f7ff fbb8 	bl	8001cec <HAL_RCC_GetPCLK2Freq>
 800257c:	e7e6      	b.n	800254c <UART_SetConfig+0x158>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800257e:	6860      	ldr	r0, [r4, #4]
 8002580:	0843      	lsrs	r3, r0, #1
 8002582:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002586:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800258a:	fbb3 f3f0 	udiv	r3, r3, r0
 800258e:	e7e3      	b.n	8002558 <UART_SetConfig+0x164>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002590:	f7ff f85c 	bl	800164c <HAL_RCC_GetSysClockFreq>
 8002594:	e7da      	b.n	800254c <UART_SetConfig+0x158>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002596:	6860      	ldr	r0, [r4, #4]
 8002598:	0843      	lsrs	r3, r0, #1
 800259a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800259e:	e7f4      	b.n	800258a <UART_SetConfig+0x196>
        ret = HAL_ERROR;
 80025a0:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 80025a2:	2300      	movs	r3, #0
 80025a4:	e7da      	b.n	800255c <UART_SetConfig+0x168>
    switch (clocksource)
 80025a6:	2b08      	cmp	r3, #8
 80025a8:	d830      	bhi.n	800260c <UART_SetConfig+0x218>
 80025aa:	e8df f003 	tbb	[pc, r3]
 80025ae:	1805      	.short	0x1805
 80025b0:	2f242f1b 	.word	0x2f242f1b
 80025b4:	2f2f      	.short	0x2f2f
 80025b6:	27          	.byte	0x27
 80025b7:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80025b8:	f7ff fb86 	bl	8001cc8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80025bc:	6862      	ldr	r2, [r4, #4]
 80025be:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80025c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80025c6:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80025c8:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80025ca:	f1a3 0010 	sub.w	r0, r3, #16
 80025ce:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80025d2:	4288      	cmp	r0, r1
 80025d4:	f63f af60 	bhi.w	8002498 <UART_SetConfig+0xa4>
      huart->Instance->BRR = usartdiv;
 80025d8:	6821      	ldr	r1, [r4, #0]
 80025da:	60cb      	str	r3, [r1, #12]
 80025dc:	e75d      	b.n	800249a <UART_SetConfig+0xa6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80025de:	f7ff fb85 	bl	8001cec <HAL_RCC_GetPCLK2Freq>
 80025e2:	e7eb      	b.n	80025bc <UART_SetConfig+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80025e4:	6860      	ldr	r0, [r4, #4]
 80025e6:	0843      	lsrs	r3, r0, #1
 80025e8:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80025ec:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80025f0:	fbb3 f3f0 	udiv	r3, r3, r0
 80025f4:	e7e7      	b.n	80025c6 <UART_SetConfig+0x1d2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80025f6:	f7ff f829 	bl	800164c <HAL_RCC_GetSysClockFreq>
 80025fa:	e7df      	b.n	80025bc <UART_SetConfig+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80025fc:	6860      	ldr	r0, [r4, #4]
 80025fe:	0843      	lsrs	r3, r0, #1
 8002600:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002604:	e7f4      	b.n	80025f0 <UART_SetConfig+0x1fc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002606:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800260a:	d0c9      	beq.n	80025a0 <UART_SetConfig+0x1ac>
        ret = HAL_ERROR;
 800260c:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 800260e:	2300      	movs	r3, #0
 8002610:	e7db      	b.n	80025ca <UART_SetConfig+0x1d6>
 8002612:	bf00      	nop
 8002614:	efff69f3 	.word	0xefff69f3
 8002618:	40008000 	.word	0x40008000
 800261c:	40013800 	.word	0x40013800
 8002620:	08007b38 	.word	0x08007b38
 8002624:	40004400 	.word	0x40004400
 8002628:	08007b3c 	.word	0x08007b3c
 800262c:	00f42400 	.word	0x00f42400
 8002630:	000ffcff 	.word	0x000ffcff
 8002634:	f4240000 	.word	0xf4240000

08002638 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002638:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800263a:	07da      	lsls	r2, r3, #31
{
 800263c:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800263e:	d506      	bpl.n	800264e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002640:	6801      	ldr	r1, [r0, #0]
 8002642:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002644:	684a      	ldr	r2, [r1, #4]
 8002646:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800264a:	4322      	orrs	r2, r4
 800264c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800264e:	079c      	lsls	r4, r3, #30
 8002650:	d506      	bpl.n	8002660 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002652:	6801      	ldr	r1, [r0, #0]
 8002654:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002656:	684a      	ldr	r2, [r1, #4]
 8002658:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800265c:	4322      	orrs	r2, r4
 800265e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002660:	0759      	lsls	r1, r3, #29
 8002662:	d506      	bpl.n	8002672 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002664:	6801      	ldr	r1, [r0, #0]
 8002666:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002668:	684a      	ldr	r2, [r1, #4]
 800266a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800266e:	4322      	orrs	r2, r4
 8002670:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002672:	071a      	lsls	r2, r3, #28
 8002674:	d506      	bpl.n	8002684 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002676:	6801      	ldr	r1, [r0, #0]
 8002678:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800267a:	684a      	ldr	r2, [r1, #4]
 800267c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002680:	4322      	orrs	r2, r4
 8002682:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002684:	06dc      	lsls	r4, r3, #27
 8002686:	d506      	bpl.n	8002696 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002688:	6801      	ldr	r1, [r0, #0]
 800268a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800268c:	688a      	ldr	r2, [r1, #8]
 800268e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002692:	4322      	orrs	r2, r4
 8002694:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002696:	0699      	lsls	r1, r3, #26
 8002698:	d506      	bpl.n	80026a8 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800269a:	6801      	ldr	r1, [r0, #0]
 800269c:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800269e:	688a      	ldr	r2, [r1, #8]
 80026a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026a4:	4322      	orrs	r2, r4
 80026a6:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80026a8:	065a      	lsls	r2, r3, #25
 80026aa:	d50f      	bpl.n	80026cc <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80026ac:	6801      	ldr	r1, [r0, #0]
 80026ae:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80026b0:	684a      	ldr	r2, [r1, #4]
 80026b2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80026b6:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026b8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80026bc:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026be:	d105      	bne.n	80026cc <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80026c0:	684a      	ldr	r2, [r1, #4]
 80026c2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80026c4:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80026c8:	4322      	orrs	r2, r4
 80026ca:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80026cc:	061b      	lsls	r3, r3, #24
 80026ce:	d506      	bpl.n	80026de <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80026d0:	6802      	ldr	r2, [r0, #0]
 80026d2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80026d4:	6853      	ldr	r3, [r2, #4]
 80026d6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80026da:	430b      	orrs	r3, r1
 80026dc:	6053      	str	r3, [r2, #4]
 80026de:	bd10      	pop	{r4, pc}

080026e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80026e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026e4:	9d06      	ldr	r5, [sp, #24]
 80026e6:	4604      	mov	r4, r0
 80026e8:	460f      	mov	r7, r1
 80026ea:	4616      	mov	r6, r2
 80026ec:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026ee:	6821      	ldr	r1, [r4, #0]
 80026f0:	69ca      	ldr	r2, [r1, #28]
 80026f2:	ea37 0302 	bics.w	r3, r7, r2
 80026f6:	bf0c      	ite	eq
 80026f8:	2201      	moveq	r2, #1
 80026fa:	2200      	movne	r2, #0
 80026fc:	42b2      	cmp	r2, r6
 80026fe:	d002      	beq.n	8002706 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002700:	2000      	movs	r0, #0
}
 8002702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002706:	1c6b      	adds	r3, r5, #1
 8002708:	d0f2      	beq.n	80026f0 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800270a:	b99d      	cbnz	r5, 8002734 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800270c:	6823      	ldr	r3, [r4, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002714:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002716:	689a      	ldr	r2, [r3, #8]
 8002718:	f022 0201 	bic.w	r2, r2, #1
 800271c:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800271e:	2320      	movs	r3, #32
 8002720:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8002724:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 8002728:	2300      	movs	r3, #0
 800272a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 800272e:	2003      	movs	r0, #3
 8002730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002734:	f7fe fc3c 	bl	8000fb0 <HAL_GetTick>
 8002738:	eba0 0008 	sub.w	r0, r0, r8
 800273c:	4285      	cmp	r5, r0
 800273e:	d2d6      	bcs.n	80026ee <UART_WaitOnFlagUntilTimeout+0xe>
 8002740:	e7e4      	b.n	800270c <UART_WaitOnFlagUntilTimeout+0x2c>

08002742 <HAL_UART_Transmit>:
{
 8002742:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002746:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002748:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 800274c:	2b20      	cmp	r3, #32
{
 800274e:	4604      	mov	r4, r0
 8002750:	460d      	mov	r5, r1
 8002752:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002754:	d14a      	bne.n	80027ec <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8002756:	2900      	cmp	r1, #0
 8002758:	d046      	beq.n	80027e8 <HAL_UART_Transmit+0xa6>
 800275a:	2a00      	cmp	r2, #0
 800275c:	d044      	beq.n	80027e8 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 800275e:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002762:	2b01      	cmp	r3, #1
 8002764:	d042      	beq.n	80027ec <HAL_UART_Transmit+0xaa>
 8002766:	2301      	movs	r3, #1
 8002768:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800276c:	2300      	movs	r3, #0
 800276e:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002770:	2321      	movs	r3, #33	; 0x21
 8002772:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 8002776:	f7fe fc1b 	bl	8000fb0 <HAL_GetTick>
    huart->TxXferSize  = Size;
 800277a:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 800277e:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002780:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002784:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002788:	9700      	str	r7, [sp, #0]
    while (huart->TxXferCount > 0U)
 800278a:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800278c:	4633      	mov	r3, r6
    while (huart->TxXferCount > 0U)
 800278e:	b952      	cbnz	r2, 80027a6 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002790:	2140      	movs	r1, #64	; 0x40
 8002792:	4620      	mov	r0, r4
 8002794:	f7ff ffa4 	bl	80026e0 <UART_WaitOnFlagUntilTimeout>
 8002798:	b958      	cbnz	r0, 80027b2 <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 800279a:	2320      	movs	r3, #32
 800279c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 80027a0:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 80027a4:	e006      	b.n	80027b4 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027a6:	2200      	movs	r2, #0
 80027a8:	2180      	movs	r1, #128	; 0x80
 80027aa:	4620      	mov	r0, r4
 80027ac:	f7ff ff98 	bl	80026e0 <UART_WaitOnFlagUntilTimeout>
 80027b0:	b118      	cbz	r0, 80027ba <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 80027b2:	2003      	movs	r0, #3
}
 80027b4:	b002      	add	sp, #8
 80027b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027ba:	68a3      	ldr	r3, [r4, #8]
 80027bc:	6822      	ldr	r2, [r4, #0]
 80027be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027c2:	d10d      	bne.n	80027e0 <HAL_UART_Transmit+0x9e>
 80027c4:	6923      	ldr	r3, [r4, #16]
 80027c6:	b95b      	cbnz	r3, 80027e0 <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80027c8:	f835 3b02 	ldrh.w	r3, [r5], #2
 80027cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027d0:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80027d2:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80027d6:	3b01      	subs	r3, #1
 80027d8:	b29b      	uxth	r3, r3
 80027da:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 80027de:	e7d1      	b.n	8002784 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80027e0:	782b      	ldrb	r3, [r5, #0]
 80027e2:	8513      	strh	r3, [r2, #40]	; 0x28
 80027e4:	3501      	adds	r5, #1
 80027e6:	e7f4      	b.n	80027d2 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 80027e8:	2001      	movs	r0, #1
 80027ea:	e7e3      	b.n	80027b4 <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 80027ec:	2002      	movs	r0, #2
 80027ee:	e7e1      	b.n	80027b4 <HAL_UART_Transmit+0x72>

080027f0 <UART_CheckIdleState>:
{
 80027f0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80027f2:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027f4:	2600      	movs	r6, #0
 80027f6:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 80027f8:	f7fe fbda 	bl	8000fb0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80027fc:	6823      	ldr	r3, [r4, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8002802:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002804:	d417      	bmi.n	8002836 <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002806:	6823      	ldr	r3, [r4, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	075b      	lsls	r3, r3, #29
 800280c:	d50a      	bpl.n	8002824 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800280e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002812:	9300      	str	r3, [sp, #0]
 8002814:	2200      	movs	r2, #0
 8002816:	462b      	mov	r3, r5
 8002818:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800281c:	4620      	mov	r0, r4
 800281e:	f7ff ff5f 	bl	80026e0 <UART_WaitOnFlagUntilTimeout>
 8002822:	b9a0      	cbnz	r0, 800284e <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8002824:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002826:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002828:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 800282c:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8002830:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8002834:	e00c      	b.n	8002850 <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002836:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	4632      	mov	r2, r6
 800283e:	4603      	mov	r3, r0
 8002840:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002844:	4620      	mov	r0, r4
 8002846:	f7ff ff4b 	bl	80026e0 <UART_WaitOnFlagUntilTimeout>
 800284a:	2800      	cmp	r0, #0
 800284c:	d0db      	beq.n	8002806 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 800284e:	2003      	movs	r0, #3
}
 8002850:	b002      	add	sp, #8
 8002852:	bd70      	pop	{r4, r5, r6, pc}

08002854 <HAL_UART_Init>:
{
 8002854:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002856:	4604      	mov	r4, r0
 8002858:	b360      	cbz	r0, 80028b4 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 800285a:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 800285e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002862:	b91b      	cbnz	r3, 800286c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002864:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8002868:	f000 faa0 	bl	8002dac <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800286c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800286e:	2324      	movs	r3, #36	; 0x24
 8002870:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8002874:	6813      	ldr	r3, [r2, #0]
 8002876:	f023 0301 	bic.w	r3, r3, #1
 800287a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800287c:	4620      	mov	r0, r4
 800287e:	f7ff fdb9 	bl	80023f4 <UART_SetConfig>
 8002882:	2801      	cmp	r0, #1
 8002884:	d016      	beq.n	80028b4 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002886:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002888:	b113      	cbz	r3, 8002890 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 800288a:	4620      	mov	r0, r4
 800288c:	f7ff fed4 	bl	8002638 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002890:	6823      	ldr	r3, [r4, #0]
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002898:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80028a0:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80028a8:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80028aa:	601a      	str	r2, [r3, #0]
}
 80028ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80028b0:	f7ff bf9e 	b.w	80027f0 <UART_CheckIdleState>
}
 80028b4:	2001      	movs	r0, #1
 80028b6:	bd10      	pop	{r4, pc}

080028b8 <_write>:
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
#ifdef __GNUC__
int _write(int file,uint8_t*ptr,int len)
{
 80028b8:	b510      	push	{r4, lr}
	HAL_UART_Transmit(&huart2,ptr,len,1000);
 80028ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
{
 80028be:	4614      	mov	r4, r2
	HAL_UART_Transmit(&huart2,ptr,len,1000);
 80028c0:	4802      	ldr	r0, [pc, #8]	; (80028cc <_write+0x14>)
 80028c2:	b292      	uxth	r2, r2
 80028c4:	f7ff ff3d 	bl	8002742 <HAL_UART_Transmit>
return len;
}
 80028c8:	4620      	mov	r0, r4
 80028ca:	bd10      	pop	{r4, pc}
 80028cc:	20000774 	.word	0x20000774

080028d0 <HAL_TIM_PeriodElapsedCallback>:
}
#endif

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(htim->Instance==TIM6)		Rst=1;
 80028d0:	6802      	ldr	r2, [r0, #0]
 80028d2:	4b03      	ldr	r3, [pc, #12]	; (80028e0 <HAL_TIM_PeriodElapsedCallback+0x10>)
 80028d4:	429a      	cmp	r2, r3
 80028d6:	bf02      	ittt	eq
 80028d8:	4b02      	ldreq	r3, [pc, #8]	; (80028e4 <HAL_TIM_PeriodElapsedCallback+0x14>)
 80028da:	2201      	moveq	r2, #1
 80028dc:	601a      	streq	r2, [r3, #0]
 80028de:	4770      	bx	lr
 80028e0:	40001000 	.word	0x40001000
 80028e4:	200006c0 	.word	0x200006c0

080028e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028e8:	b570      	push	{r4, r5, r6, lr}
 80028ea:	b0ac      	sub	sp, #176	; 0xb0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Configure LSE Drive Capability 
    */
  HAL_PWR_EnableBkUpAccess();
 80028ec:	f7fe fe26 	bl	800153c <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80028f0:	4a2e      	ldr	r2, [pc, #184]	; (80029ac <SystemClock_Config+0xc4>)
 80028f2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80028f6:	f023 0318 	bic.w	r3, r3, #24
 80028fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80028fe:	2314      	movs	r3, #20
 8002900:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002902:	2300      	movs	r3, #0
 8002904:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002906:	2360      	movs	r3, #96	; 0x60
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002908:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800290a:	2502      	movs	r5, #2
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800290c:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 40;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800290e:	2607      	movs	r6, #7
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002910:	2328      	movs	r3, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002912:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002914:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002916:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002918:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800291a:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 1;
 800291c:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 40;
 800291e:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002920:	9614      	str	r6, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002922:	9515      	str	r5, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002924:	9516      	str	r5, [sp, #88]	; 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002926:	f7fe fee5 	bl	80016f4 <HAL_RCC_OscConfig>
 800292a:	b100      	cbz	r0, 800292e <SystemClock_Config+0x46>
 800292c:	e7fe      	b.n	800292c <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800292e:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002930:	2104      	movs	r1, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002932:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002934:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002936:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002938:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800293a:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800293c:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002940:	9302      	str	r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002942:	f7ff f929 	bl	8001b98 <HAL_RCC_ClockConfig>
 8002946:	b100      	cbz	r0, 800294a <SystemClock_Config+0x62>
 8002948:	e7fe      	b.n	8002948 <SystemClock_Config+0x60>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RNG;
 800294a:	4b19      	ldr	r3, [pc, #100]	; (80029b0 <SystemClock_Config+0xc8>)
 800294c:	9317      	str	r3, [sp, #92]	; 0x5c
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 800294e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002952:	9328      	str	r3, [sp, #160]	; 0xa0
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8002954:	2310      	movs	r3, #16
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002956:	9020      	str	r0, [sp, #128]	; 0x80
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8002958:	931a      	str	r3, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800295a:	a817      	add	r0, sp, #92	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800295c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002960:	9418      	str	r4, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002962:	9419      	str	r4, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002964:	961b      	str	r6, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002966:	951c      	str	r5, [sp, #112]	; 0x70
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002968:	951d      	str	r5, [sp, #116]	; 0x74
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800296a:	931e      	str	r3, [sp, #120]	; 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800296c:	f7ff fa5c 	bl	8001e28 <HAL_RCCEx_PeriphCLKConfig>
 8002970:	b100      	cbz	r0, 8002974 <SystemClock_Config+0x8c>
 8002972:	e7fe      	b.n	8002972 <SystemClock_Config+0x8a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002974:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002978:	f7fe fdf0 	bl	800155c <HAL_PWREx_ControlVoltageScaling>
 800297c:	4604      	mov	r4, r0
 800297e:	b100      	cbz	r0, 8002982 <SystemClock_Config+0x9a>
 8002980:	e7fe      	b.n	8002980 <SystemClock_Config+0x98>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002982:	f7ff f99b 	bl	8001cbc <HAL_RCC_GetHCLKFreq>
 8002986:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800298a:	fbb0 f0f3 	udiv	r0, r0, r3
 800298e:	f7fe fb75 	bl	800107c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002992:	2004      	movs	r0, #4
 8002994:	f7fe fb88 	bl	80010a8 <HAL_SYSTICK_CLKSourceConfig>

    /**Enable MSI Auto calibration 
    */
  HAL_RCCEx_EnableMSIPLLMode();
 8002998:	f7ff fb8a 	bl	80020b0 <HAL_RCCEx_EnableMSIPLLMode>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800299c:	4622      	mov	r2, r4
 800299e:	4621      	mov	r1, r4
 80029a0:	f04f 30ff 	mov.w	r0, #4294967295
 80029a4:	f7fe fb2a 	bl	8000ffc <HAL_NVIC_SetPriority>
}
 80029a8:	b02c      	add	sp, #176	; 0xb0
 80029aa:	bd70      	pop	{r4, r5, r6, pc}
 80029ac:	40021000 	.word	0x40021000
 80029b0:	00040002 	.word	0x00040002
 80029b4:	00000000 	.word	0x00000000

080029b8 <main>:
{
 80029b8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80029bc:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 80029be:	f7fe fadf 	bl	8000f80 <HAL_Init>
  SystemClock_Config();
 80029c2:	f7ff ff91 	bl	80028e8 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029c6:	4b9e      	ldr	r3, [pc, #632]	; (8002c40 <main+0x288>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80029c8:	489e      	ldr	r0, [pc, #632]	; (8002c44 <main+0x28c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80029cc:	f042 0204 	orr.w	r2, r2, #4
 80029d0:	64da      	str	r2, [r3, #76]	; 0x4c
 80029d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80029d4:	f002 0204 	and.w	r2, r2, #4
 80029d8:	9201      	str	r2, [sp, #4]
 80029da:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80029de:	f042 0201 	orr.w	r2, r2, #1
 80029e2:	64da      	str	r2, [r3, #76]	; 0x4c
 80029e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80029e6:	f002 0201 	and.w	r2, r2, #1
 80029ea:	9202      	str	r2, [sp, #8]
 80029ec:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80029f0:	f042 0202 	orr.w	r2, r2, #2
 80029f4:	64da      	str	r2, [r3, #76]	; 0x4c
 80029f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029f8:	f003 0302 	and.w	r3, r3, #2
 80029fc:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80029fe:	2200      	movs	r2, #0
 8002a00:	2108      	movs	r1, #8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a02:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8002a04:	f7fe fd94 	bl	8001530 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8002a08:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0a:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = LD3_Pin;
 8002a0c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8002a0e:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a10:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8002a12:	488c      	ldr	r0, [pc, #560]	; (8002c44 <main+0x28c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a14:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a16:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a18:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8002a1a:	f7fe fcd5 	bl	80013c8 <HAL_GPIO_Init>
  huart2.Instance = USART2;
 8002a1e:	488a      	ldr	r0, [pc, #552]	; (8002c48 <main+0x290>)
  huart2.Init.BaudRate = 115200;
 8002a20:	498a      	ldr	r1, [pc, #552]	; (8002c4c <main+0x294>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a22:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8002a24:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002a28:	e880 000a 	stmia.w	r0, {r1, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a2c:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a2e:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a30:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a32:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a34:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a36:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a38:	6204      	str	r4, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a3a:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a3c:	f7ff ff0a 	bl	8002854 <HAL_UART_Init>
 8002a40:	b100      	cbz	r0, 8002a44 <main+0x8c>
 8002a42:	e7fe      	b.n	8002a42 <main+0x8a>
  hrng.Instance = RNG;
 8002a44:	4882      	ldr	r0, [pc, #520]	; (8002c50 <main+0x298>)
 8002a46:	4b83      	ldr	r3, [pc, #524]	; (8002c54 <main+0x29c>)
 8002a48:	6003      	str	r3, [r0, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002a4a:	f7ff fb39 	bl	80020c0 <HAL_RNG_Init>
 8002a4e:	b100      	cbz	r0, 8002a52 <main+0x9a>
 8002a50:	e7fe      	b.n	8002a50 <main+0x98>
  htim6.Instance = TIM6;
 8002a52:	4c81      	ldr	r4, [pc, #516]	; (8002c58 <main+0x2a0>)
  htim6.Init.Prescaler = 7999;
 8002a54:	4a81      	ldr	r2, [pc, #516]	; (8002c5c <main+0x2a4>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a56:	60a0      	str	r0, [r4, #8]
  htim6.Init.Prescaler = 7999;
 8002a58:	f641 733f 	movw	r3, #7999	; 0x1f3f
 8002a5c:	e884 000c 	stmia.w	r4, {r2, r3}
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a60:	61a0      	str	r0, [r4, #24]
  htim6.Init.Period = 4999;
 8002a62:	f241 3387 	movw	r3, #4999	; 0x1387
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002a66:	4620      	mov	r0, r4
  htim6.Init.Period = 4999;
 8002a68:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002a6a:	f7ff fc7d 	bl	8002368 <HAL_TIM_Base_Init>
 8002a6e:	b100      	cbz	r0, 8002a72 <main+0xba>
 8002a70:	e7fe      	b.n	8002a70 <main+0xb8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a72:	9006      	str	r0, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a74:	9008      	str	r0, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002a76:	a906      	add	r1, sp, #24
 8002a78:	4620      	mov	r0, r4
 8002a7a:	f7ff fc8f 	bl	800239c <HAL_TIMEx_MasterConfigSynchronization>
 8002a7e:	b100      	cbz	r0, 8002a82 <main+0xca>
 8002a80:	e7fe      	b.n	8002a80 <main+0xc8>
  while(HAL_TIM_Base_Start_IT(&htim6)!=HAL_OK);
 8002a82:	4620      	mov	r0, r4
 8002a84:	f7ff fb6a 	bl	800215c <HAL_TIM_Base_Start_IT>
 8002a88:	2800      	cmp	r0, #0
 8002a8a:	d1fa      	bne.n	8002a82 <main+0xca>
  volatile int    er=0;
 8002a8c:	9000      	str	r0, [sp, #0]
  HAL_FLASH_Unlock();
 8002a8e:	f7fe fb2f 	bl	80010f0 <HAL_FLASH_Unlock>
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002a92:	4b73      	ldr	r3, [pc, #460]	; (8002c60 <main+0x2a8>)
 8002a94:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002a98:	611a      	str	r2, [r3, #16]
  if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8002a9a:	4a72      	ldr	r2, [pc, #456]	; (8002c64 <main+0x2ac>)
 8002a9c:	6811      	ldr	r1, [r2, #0]
 8002a9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002aa2:	4299      	cmp	r1, r3
 8002aa4:	f000 80bf 	beq.w	8002c26 <main+0x26e>
 8002aa8:	4b6f      	ldr	r3, [pc, #444]	; (8002c68 <main+0x2b0>)
 8002aaa:	ea03 2381 	and.w	r3, r3, r1, lsl #10
 8002aae:	496f      	ldr	r1, [pc, #444]	; (8002c6c <main+0x2b4>)
 8002ab0:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8002ab4:	428b      	cmp	r3, r1
 8002ab6:	f200 80b6 	bhi.w	8002c26 <main+0x26e>
    page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 8002aba:	1acb      	subs	r3, r1, r3
 8002abc:	0adb      	lsrs	r3, r3, #11
  FirstPage = GetPage(FLASH_USER_START_ADDR);
 8002abe:	4d6c      	ldr	r5, [pc, #432]	; (8002c70 <main+0x2b8>)
 8002ac0:	602b      	str	r3, [r5, #0]
  if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8002ac2:	6811      	ldr	r1, [r2, #0]
 8002ac4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ac8:	4291      	cmp	r1, r2
 8002aca:	f000 80ae 	beq.w	8002c2a <main+0x272>
 8002ace:	4a66      	ldr	r2, [pc, #408]	; (8002c68 <main+0x2b0>)
 8002ad0:	ea02 2281 	and.w	r2, r2, r1, lsl #10
 8002ad4:	f102 6100 	add.w	r1, r2, #134217728	; 0x8000000
 8002ad8:	4a66      	ldr	r2, [pc, #408]	; (8002c74 <main+0x2bc>)
 8002ada:	4291      	cmp	r1, r2
 8002adc:	f200 80a5 	bhi.w	8002c2a <main+0x272>
    page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 8002ae0:	1a52      	subs	r2, r2, r1
 8002ae2:	0ad2      	lsrs	r2, r2, #11
  NbOfPages = GetPage(FLASH_USER_END_ADDR) - FirstPage + 1;
 8002ae4:	f1c3 0101 	rsb	r1, r3, #1
  EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8002ae8:	4863      	ldr	r0, [pc, #396]	; (8002c78 <main+0x2c0>)
  BankNumber = GetBank(FLASH_USER_START_ADDR);
 8002aea:	4c64      	ldr	r4, [pc, #400]	; (8002c7c <main+0x2c4>)
  while(HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK);
 8002aec:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 8002ca0 <main+0x2e8>
  EraseInitStruct.Page        = FirstPage;              // 127 page
 8002af0:	6083      	str	r3, [r0, #8]
  NbOfPages = GetPage(FLASH_USER_END_ADDR) - FirstPage + 1;
 8002af2:	440a      	add	r2, r1
 8002af4:	4962      	ldr	r1, [pc, #392]	; (8002c80 <main+0x2c8>)
  EraseInitStruct.NbPages     = NbOfPages;              // 1 page
 8002af6:	60c2      	str	r2, [r0, #12]
  BankNumber = GetBank(FLASH_USER_START_ADDR);
 8002af8:	2601      	movs	r6, #1
  EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8002afa:	2700      	movs	r7, #0
  BankNumber = GetBank(FLASH_USER_START_ADDR);
 8002afc:	6026      	str	r6, [r4, #0]
  EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8002afe:	6007      	str	r7, [r0, #0]
 8002b00:	46a0      	mov	r8, r4
  NbOfPages = GetPage(FLASH_USER_END_ADDR) - FirstPage + 1;
 8002b02:	600a      	str	r2, [r1, #0]
  EraseInitStruct.Banks       = BankNumber;             // 1 bank
 8002b04:	6046      	str	r6, [r0, #4]
 8002b06:	460f      	mov	r7, r1
  while(HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK);
 8002b08:	4604      	mov	r4, r0
 8002b0a:	4649      	mov	r1, r9
 8002b0c:	4620      	mov	r0, r4
 8002b0e:	f7fe fbe9 	bl	80012e4 <HAL_FLASHEx_Erase>
 8002b12:	4606      	mov	r6, r0
 8002b14:	2800      	cmp	r0, #0
 8002b16:	d1f8      	bne.n	8002b0a <main+0x152>
  if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_DATA1, 0x1967) != HAL_OK);
 8002b18:	f641 1267 	movw	r2, #6503	; 0x1967
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	4953      	ldr	r1, [pc, #332]	; (8002c6c <main+0x2b4>)
 8002b20:	f7fe fb40 	bl	80011a4 <HAL_FLASH_Program>
  if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_DATA2, BankNumber) != HAL_OK);
 8002b24:	f8d8 2000 	ldr.w	r2, [r8]
 8002b28:	4956      	ldr	r1, [pc, #344]	; (8002c84 <main+0x2cc>)
 8002b2a:	4633      	mov	r3, r6
 8002b2c:	4630      	mov	r0, r6
 8002b2e:	f7fe fb39 	bl	80011a4 <HAL_FLASH_Program>
  if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_DATA3, FirstPage) != HAL_OK);
 8002b32:	682a      	ldr	r2, [r5, #0]
 8002b34:	4954      	ldr	r1, [pc, #336]	; (8002c88 <main+0x2d0>)
	  d1 = arm_sin_f32(nCnt*3.141592/180);
 8002b36:	4d55      	ldr	r5, [pc, #340]	; (8002c8c <main+0x2d4>)
  if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_DATA3, FirstPage) != HAL_OK);
 8002b38:	4633      	mov	r3, r6
 8002b3a:	4630      	mov	r0, r6
 8002b3c:	f7fe fb32 	bl	80011a4 <HAL_FLASH_Program>
  if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_DATA4, NbOfPages) != HAL_OK);
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	4953      	ldr	r1, [pc, #332]	; (8002c90 <main+0x2d8>)
 8002b44:	4633      	mov	r3, r6
 8002b46:	4630      	mov	r0, r6
 8002b48:	f7fe fb2c 	bl	80011a4 <HAL_FLASH_Program>
	  d1 = arm_sin_f32(nCnt*3.141592/180);
 8002b4c:	a738      	add	r7, pc, #224	; (adr r7, 8002c30 <main+0x278>)
 8002b4e:	e9d7 6700 	ldrd	r6, r7, [r7]
  HAL_FLASH_Lock();
 8002b52:	f7fe fadf 	bl	8001114 <HAL_FLASH_Lock>
	  er += (int)((d1-d2)*10000);
 8002b56:	f20f 09e0 	addw	r9, pc, #224	; 0xe0
 8002b5a:	e9d9 8900 	ldrd	r8, r9, [r9]
	  d1 = arm_sin_f32(nCnt*3.141592/180);
 8002b5e:	2400      	movs	r4, #0
	  rnd = HAL_RNG_GetRandomNumber(&hrng);
 8002b60:	483b      	ldr	r0, [pc, #236]	; (8002c50 <main+0x298>)
	  d1 = arm_sin_f32(nCnt*3.141592/180);
 8002b62:	f8df a140 	ldr.w	sl, [pc, #320]	; 8002ca4 <main+0x2ec>
	  rnd = HAL_RNG_GetRandomNumber(&hrng);
 8002b66:	f7ff faed 	bl	8002144 <HAL_RNG_GetRandomNumber>
 8002b6a:	4b4a      	ldr	r3, [pc, #296]	; (8002c94 <main+0x2dc>)
 8002b6c:	6018      	str	r0, [r3, #0]
	  d1 = arm_sin_f32(nCnt*3.141592/180);
 8002b6e:	f8da 0000 	ldr.w	r0, [sl]
 8002b72:	f7fd fcc7 	bl	8000504 <__aeabi_ui2d>
 8002b76:	4632      	mov	r2, r6
 8002b78:	463b      	mov	r3, r7
 8002b7a:	f7fd fd39 	bl	80005f0 <__aeabi_dmul>
 8002b7e:	4622      	mov	r2, r4
 8002b80:	462b      	mov	r3, r5
 8002b82:	f7fd fe5f 	bl	8000844 <__aeabi_ddiv>
 8002b86:	f7fe f80b 	bl	8000ba0 <__aeabi_d2f>
 8002b8a:	ee00 0a10 	vmov	s0, r0
 8002b8e:	f000 f999 	bl	8002ec4 <arm_sin_f32>
 8002b92:	ee10 0a10 	vmov	r0, s0
 8002b96:	f7fd fcd7 	bl	8000548 <__aeabi_f2d>
 8002b9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
	  d2 = sin(nCnt*3.141592/180);
 8002b9e:	f8da 0000 	ldr.w	r0, [sl]
 8002ba2:	f7fd fcaf 	bl	8000504 <__aeabi_ui2d>
 8002ba6:	4632      	mov	r2, r6
 8002ba8:	463b      	mov	r3, r7
 8002baa:	f7fd fd21 	bl	80005f0 <__aeabi_dmul>
 8002bae:	4622      	mov	r2, r4
 8002bb0:	462b      	mov	r3, r5
 8002bb2:	f7fd fe47 	bl	8000844 <__aeabi_ddiv>
 8002bb6:	ec41 0b10 	vmov	d0, r0, r1
 8002bba:	f003 ff35 	bl	8006a28 <sin>
 8002bbe:	ed8d 0b06 	vstr	d0, [sp, #24]
	  er += (int)((d1-d2)*10000);
 8002bc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002bc6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002bca:	f7fd fb5d 	bl	8000288 <__aeabi_dsub>
 8002bce:	4642      	mov	r2, r8
 8002bd0:	464b      	mov	r3, r9
 8002bd2:	f7fd fd0d 	bl	80005f0 <__aeabi_dmul>
 8002bd6:	f7fd ffbb 	bl	8000b50 <__aeabi_d2iz>
 8002bda:	f8dd b000 	ldr.w	fp, [sp]
	  printf("%lx : %lx\r\n",USER_DATA1,*(__IO uint64_t *)USER_DATA1);
 8002bde:	4923      	ldr	r1, [pc, #140]	; (8002c6c <main+0x2b4>)
	  er += (int)((d1-d2)*10000);
 8002be0:	4458      	add	r0, fp
 8002be2:	9000      	str	r0, [sp, #0]
	  printf("%lx : %lx\r\n",USER_DATA1,*(__IO uint64_t *)USER_DATA1);
 8002be4:	e9d1 2300 	ldrd	r2, r3, [r1]
 8002be8:	482b      	ldr	r0, [pc, #172]	; (8002c98 <main+0x2e0>)
 8002bea:	f000 f9d3 	bl	8002f94 <printf>
	  printf("%lx : %lx\r\n",USER_DATA2,*(__IO uint64_t *)USER_DATA2);
 8002bee:	4925      	ldr	r1, [pc, #148]	; (8002c84 <main+0x2cc>)
 8002bf0:	4829      	ldr	r0, [pc, #164]	; (8002c98 <main+0x2e0>)
 8002bf2:	e9d1 2300 	ldrd	r2, r3, [r1]
 8002bf6:	f000 f9cd 	bl	8002f94 <printf>
	  printf("%x : %x\r\n",USER_DATA3,*(__IO uint64_t *)USER_DATA3);
 8002bfa:	4923      	ldr	r1, [pc, #140]	; (8002c88 <main+0x2d0>)
 8002bfc:	4827      	ldr	r0, [pc, #156]	; (8002c9c <main+0x2e4>)
 8002bfe:	e9d1 2300 	ldrd	r2, r3, [r1]
 8002c02:	f000 f9c7 	bl	8002f94 <printf>
	  printf("%x : %x\r\n",USER_DATA4,*(__IO uint64_t *)USER_DATA4);
 8002c06:	4922      	ldr	r1, [pc, #136]	; (8002c90 <main+0x2d8>)
 8002c08:	4824      	ldr	r0, [pc, #144]	; (8002c9c <main+0x2e4>)
 8002c0a:	e9d1 2300 	ldrd	r2, r3, [r1]
 8002c0e:	f000 f9c1 	bl	8002f94 <printf>
	  nCnt++;
 8002c12:	f8da 3000 	ldr.w	r3, [sl]
	  HAL_Delay(1000);
 8002c16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	  nCnt++;
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	f8ca 3000 	str.w	r3, [sl]
	  HAL_Delay(1000);
 8002c20:	f7fe f9cc 	bl	8000fbc <HAL_Delay>
 8002c24:	e79c      	b.n	8002b60 <main+0x1a8>
    page = (Addr - FLASH_BASE) / FLASH_PAGE_SIZE;
 8002c26:	237f      	movs	r3, #127	; 0x7f
 8002c28:	e749      	b.n	8002abe <main+0x106>
 8002c2a:	227f      	movs	r2, #127	; 0x7f
 8002c2c:	e75a      	b.n	8002ae4 <main+0x12c>
 8002c2e:	bf00      	nop
 8002c30:	fc8b007a 	.word	0xfc8b007a
 8002c34:	400921fa 	.word	0x400921fa
 8002c38:	00000000 	.word	0x00000000
 8002c3c:	40c38800 	.word	0x40c38800
 8002c40:	40021000 	.word	0x40021000
 8002c44:	48000400 	.word	0x48000400
 8002c48:	20000774 	.word	0x20000774
 8002c4c:	40004400 	.word	0x40004400
 8002c50:	20000764 	.word	0x20000764
 8002c54:	50060800 	.word	0x50060800
 8002c58:	20000724 	.word	0x20000724
 8002c5c:	40001000 	.word	0x40001000
 8002c60:	40022000 	.word	0x40022000
 8002c64:	1fff75e0 	.word	0x1fff75e0
 8002c68:	003ffc00 	.word	0x003ffc00
 8002c6c:	0803f800 	.word	0x0803f800
 8002c70:	200006b4 	.word	0x200006b4
 8002c74:	0803ffff 	.word	0x0803ffff
 8002c78:	20000714 	.word	0x20000714
 8002c7c:	200006b0 	.word	0x200006b0
 8002c80:	200006b8 	.word	0x200006b8
 8002c84:	0803f808 	.word	0x0803f808
 8002c88:	0803f810 	.word	0x0803f810
 8002c8c:	40668000 	.word	0x40668000
 8002c90:	0803f818 	.word	0x0803f818
 8002c94:	200007ec 	.word	0x200007ec
 8002c98:	08007b49 	.word	0x08007b49
 8002c9c:	08007b55 	.word	0x08007b55
 8002ca0:	200006bc 	.word	0x200006bc
 8002ca4:	200006c4 	.word	0x200006c4

08002ca8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ca8:	4b25      	ldr	r3, [pc, #148]	; (8002d40 <HAL_MspInit+0x98>)
{
 8002caa:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002cae:	f042 0201 	orr.w	r2, r2, #1
 8002cb2:	661a      	str	r2, [r3, #96]	; 0x60
 8002cb4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002cb6:	f002 0201 	and.w	r2, r2, #1
 8002cba:	9200      	str	r2, [sp, #0]
 8002cbc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cbe:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002cc0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002cc4:	659a      	str	r2, [r3, #88]	; 0x58
 8002cc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ccc:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cce:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cd0:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cd2:	f7fe f981 	bl	8000fd8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	4611      	mov	r1, r2
 8002cda:	f06f 000b 	mvn.w	r0, #11
 8002cde:	f7fe f98d 	bl	8000ffc <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	4611      	mov	r1, r2
 8002ce6:	f06f 000a 	mvn.w	r0, #10
 8002cea:	f7fe f987 	bl	8000ffc <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002cee:	2200      	movs	r2, #0
 8002cf0:	4611      	mov	r1, r2
 8002cf2:	f06f 0009 	mvn.w	r0, #9
 8002cf6:	f7fe f981 	bl	8000ffc <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	4611      	mov	r1, r2
 8002cfe:	f06f 0004 	mvn.w	r0, #4
 8002d02:	f7fe f97b 	bl	8000ffc <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002d06:	2200      	movs	r2, #0
 8002d08:	4611      	mov	r1, r2
 8002d0a:	f06f 0003 	mvn.w	r0, #3
 8002d0e:	f7fe f975 	bl	8000ffc <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002d12:	2200      	movs	r2, #0
 8002d14:	4611      	mov	r1, r2
 8002d16:	f06f 0001 	mvn.w	r0, #1
 8002d1a:	f7fe f96f 	bl	8000ffc <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002d1e:	2200      	movs	r2, #0
 8002d20:	4611      	mov	r1, r2
 8002d22:	f04f 30ff 	mov.w	r0, #4294967295
 8002d26:	f7fe f969 	bl	8000ffc <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	4611      	mov	r1, r2
 8002d2e:	2005      	movs	r0, #5
 8002d30:	f7fe f964 	bl	8000ffc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002d34:	2005      	movs	r0, #5
 8002d36:	f7fe f995 	bl	8001064 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d3a:	b003      	add	sp, #12
 8002d3c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d40:	40021000 	.word	0x40021000

08002d44 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{

  if(hrng->Instance==RNG)
 8002d44:	6802      	ldr	r2, [r0, #0]
 8002d46:	4b09      	ldr	r3, [pc, #36]	; (8002d6c <HAL_RNG_MspInit+0x28>)
 8002d48:	429a      	cmp	r2, r3
{
 8002d4a:	b082      	sub	sp, #8
  if(hrng->Instance==RNG)
 8002d4c:	d10c      	bne.n	8002d68 <HAL_RNG_MspInit+0x24>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002d4e:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8002d52:	f5a3 337e 	sub.w	r3, r3, #260096	; 0x3f800
 8002d56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d58:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002d5c:	64da      	str	r2, [r3, #76]	; 0x4c
 8002d5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d64:	9301      	str	r3, [sp, #4]
 8002d66:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8002d68:	b002      	add	sp, #8
 8002d6a:	4770      	bx	lr
 8002d6c:	50060800 	.word	0x50060800

08002d70 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d70:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM6)
 8002d72:	4b0d      	ldr	r3, [pc, #52]	; (8002da8 <HAL_TIM_Base_MspInit+0x38>)
 8002d74:	6802      	ldr	r2, [r0, #0]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d112      	bne.n	8002da0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002d7a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002d7e:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002d80:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002d82:	f042 0210 	orr.w	r2, r2, #16
 8002d86:	659a      	str	r2, [r3, #88]	; 0x58
 8002d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002d8a:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002d8c:	f003 0310 	and.w	r3, r3, #16
 8002d90:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002d92:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002d94:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002d96:	f7fe f931 	bl	8000ffc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002d9a:	2036      	movs	r0, #54	; 0x36
 8002d9c:	f7fe f962 	bl	8001064 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002da0:	b003      	add	sp, #12
 8002da2:	f85d fb04 	ldr.w	pc, [sp], #4
 8002da6:	bf00      	nop
 8002da8:	40001000 	.word	0x40001000

08002dac <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dac:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8002dae:	6802      	ldr	r2, [r0, #0]
 8002db0:	4b15      	ldr	r3, [pc, #84]	; (8002e08 <HAL_UART_MspInit+0x5c>)
 8002db2:	429a      	cmp	r2, r3
{
 8002db4:	b086      	sub	sp, #24
  if(huart->Instance==USART2)
 8002db6:	d125      	bne.n	8002e04 <HAL_UART_MspInit+0x58>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002db8:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dbc:	2403      	movs	r4, #3
    __HAL_RCC_USART2_CLK_ENABLE();
 8002dbe:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002dc0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002dc4:	659a      	str	r2, [r3, #88]	; 0x58
 8002dc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dc8:	9404      	str	r4, [sp, #16]
    __HAL_RCC_USART2_CLK_ENABLE();
 8002dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dce:	9300      	str	r3, [sp, #0]
 8002dd0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002dd2:	2304      	movs	r3, #4
 8002dd4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd6:	2602      	movs	r6, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002dd8:	2307      	movs	r3, #7
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dda:	2500      	movs	r5, #0
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002ddc:	a901      	add	r1, sp, #4
 8002dde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002de2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002de4:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de6:	9503      	str	r5, [sp, #12]
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002de8:	f7fe faee 	bl	80013c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002dec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002df0:	a901      	add	r1, sp, #4
 8002df2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002df6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df8:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfa:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dfc:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8002dfe:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002e00:	f7fe fae2 	bl	80013c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002e04:	b006      	add	sp, #24
 8002e06:	bd70      	pop	{r4, r5, r6, pc}
 8002e08:	40004400 	.word	0x40004400

08002e0c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002e0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e0e:	f7fe f8c7 	bl	8000fa0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8002e16:	f7fe b954 	b.w	80010c2 <HAL_SYSTICK_IRQHandler>

08002e1a <RCC_IRQHandler>:

/**
* @brief This function handles RCC global interrupt.
*/
void RCC_IRQHandler(void)
{
 8002e1a:	4770      	bx	lr

08002e1c <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002e1c:	4801      	ldr	r0, [pc, #4]	; (8002e24 <TIM6_DAC_IRQHandler+0x8>)
 8002e1e:	f7ff b9b9 	b.w	8002194 <HAL_TIM_IRQHandler>
 8002e22:	bf00      	nop
 8002e24:	20000724 	.word	0x20000724

08002e28 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e28:	490f      	ldr	r1, [pc, #60]	; (8002e68 <SystemInit+0x40>)
 8002e2a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002e2e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002e36:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <SystemInit+0x44>)
 8002e38:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002e3a:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8002e3c:	f042 0201 	orr.w	r2, r2, #1
 8002e40:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8002e42:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8002e4a:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8002e4e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002e50:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002e54:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e5c:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002e5e:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002e60:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002e64:	608b      	str	r3, [r1, #8]
 8002e66:	4770      	bx	lr
 8002e68:	e000ed00 	.word	0xe000ed00
 8002e6c:	40021000 	.word	0x40021000

08002e70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002e70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ea8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002e74:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002e76:	e003      	b.n	8002e80 <LoopCopyDataInit>

08002e78 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002e78:	4b0c      	ldr	r3, [pc, #48]	; (8002eac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002e7a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002e7c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002e7e:	3104      	adds	r1, #4

08002e80 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002e80:	480b      	ldr	r0, [pc, #44]	; (8002eb0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002e82:	4b0c      	ldr	r3, [pc, #48]	; (8002eb4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002e84:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002e86:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002e88:	d3f6      	bcc.n	8002e78 <CopyDataInit>
	ldr	r2, =_sbss
 8002e8a:	4a0b      	ldr	r2, [pc, #44]	; (8002eb8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002e8c:	e002      	b.n	8002e94 <LoopFillZerobss>

08002e8e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002e8e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002e90:	f842 3b04 	str.w	r3, [r2], #4

08002e94 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002e94:	4b09      	ldr	r3, [pc, #36]	; (8002ebc <LoopForever+0x16>)
	cmp	r2, r3
 8002e96:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002e98:	d3f9      	bcc.n	8002e8e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002e9a:	f7ff ffc5 	bl	8002e28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e9e:	f000 f855 	bl	8002f4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002ea2:	f7ff fd89 	bl	80029b8 <main>

08002ea6 <LoopForever>:

LoopForever:
    b LoopForever
 8002ea6:	e7fe      	b.n	8002ea6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002ea8:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8002eac:	08008868 	.word	0x08008868
	ldr	r0, =_sdata
 8002eb0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002eb4:	20000694 	.word	0x20000694
	ldr	r2, =_sbss
 8002eb8:	20000694 	.word	0x20000694
	ldr	r3, = _ebss
 8002ebc:	20000800 	.word	0x20000800

08002ec0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ec0:	e7fe      	b.n	8002ec0 <ADC1_IRQHandler>
	...

08002ec4 <arm_sin_f32>:
 8002ec4:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8002f40 <arm_sin_f32+0x7c>
 8002ec8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8002ecc:	ee20 7a07 	vmul.f32	s14, s0, s14
 8002ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed4:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8002ed8:	d42c      	bmi.n	8002f34 <arm_sin_f32+0x70>
 8002eda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ede:	eddf 6a19 	vldr	s13, [pc, #100]	; 8002f44 <arm_sin_f32+0x80>
 8002ee2:	4a19      	ldr	r2, [pc, #100]	; (8002f48 <arm_sin_f32+0x84>)
 8002ee4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ee8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002eec:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ef0:	eef4 7ae6 	vcmpe.f32	s15, s13
 8002ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ef8:	bfa8      	it	ge
 8002efa:	ee77 7ae6 	vsubge.f32	s15, s15, s13
 8002efe:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8002f02:	ee17 3a10 	vmov	r3, s14
 8002f06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f0a:	ee07 3a10 	vmov	s14, r3
 8002f0e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002f12:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8002f16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f1a:	edd1 6a01 	vldr	s13, [r1, #4]
 8002f1e:	ee30 7a67 	vsub.f32	s14, s0, s15
 8002f22:	ed91 0a00 	vldr	s0, [r1]
 8002f26:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f2a:	ee27 0a00 	vmul.f32	s0, s14, s0
 8002f2e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8002f32:	4770      	bx	lr
 8002f34:	ee17 3a90 	vmov	r3, s15
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	ee07 3a90 	vmov	s15, r3
 8002f3e:	e7cc      	b.n	8002eda <arm_sin_f32+0x16>
 8002f40:	3e22f983 	.word	0x3e22f983
 8002f44:	44000000 	.word	0x44000000
 8002f48:	08007ba8 	.word	0x08007ba8

08002f4c <__libc_init_array>:
 8002f4c:	b570      	push	{r4, r5, r6, lr}
 8002f4e:	4e0d      	ldr	r6, [pc, #52]	; (8002f84 <__libc_init_array+0x38>)
 8002f50:	4c0d      	ldr	r4, [pc, #52]	; (8002f88 <__libc_init_array+0x3c>)
 8002f52:	1ba4      	subs	r4, r4, r6
 8002f54:	10a4      	asrs	r4, r4, #2
 8002f56:	2500      	movs	r5, #0
 8002f58:	42a5      	cmp	r5, r4
 8002f5a:	d109      	bne.n	8002f70 <__libc_init_array+0x24>
 8002f5c:	4e0b      	ldr	r6, [pc, #44]	; (8002f8c <__libc_init_array+0x40>)
 8002f5e:	4c0c      	ldr	r4, [pc, #48]	; (8002f90 <__libc_init_array+0x44>)
 8002f60:	f004 fddc 	bl	8007b1c <_init>
 8002f64:	1ba4      	subs	r4, r4, r6
 8002f66:	10a4      	asrs	r4, r4, #2
 8002f68:	2500      	movs	r5, #0
 8002f6a:	42a5      	cmp	r5, r4
 8002f6c:	d105      	bne.n	8002f7a <__libc_init_array+0x2e>
 8002f6e:	bd70      	pop	{r4, r5, r6, pc}
 8002f70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002f74:	4798      	blx	r3
 8002f76:	3501      	adds	r5, #1
 8002f78:	e7ee      	b.n	8002f58 <__libc_init_array+0xc>
 8002f7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002f7e:	4798      	blx	r3
 8002f80:	3501      	adds	r5, #1
 8002f82:	e7f2      	b.n	8002f6a <__libc_init_array+0x1e>
 8002f84:	08008860 	.word	0x08008860
 8002f88:	08008860 	.word	0x08008860
 8002f8c:	08008860 	.word	0x08008860
 8002f90:	08008864 	.word	0x08008864

08002f94 <printf>:
 8002f94:	b40f      	push	{r0, r1, r2, r3}
 8002f96:	4b0a      	ldr	r3, [pc, #40]	; (8002fc0 <printf+0x2c>)
 8002f98:	b513      	push	{r0, r1, r4, lr}
 8002f9a:	681c      	ldr	r4, [r3, #0]
 8002f9c:	b124      	cbz	r4, 8002fa8 <printf+0x14>
 8002f9e:	69a3      	ldr	r3, [r4, #24]
 8002fa0:	b913      	cbnz	r3, 8002fa8 <printf+0x14>
 8002fa2:	4620      	mov	r0, r4
 8002fa4:	f002 f87c 	bl	80050a0 <__sinit>
 8002fa8:	ab05      	add	r3, sp, #20
 8002faa:	9a04      	ldr	r2, [sp, #16]
 8002fac:	68a1      	ldr	r1, [r4, #8]
 8002fae:	9301      	str	r3, [sp, #4]
 8002fb0:	4620      	mov	r0, r4
 8002fb2:	f000 f809 	bl	8002fc8 <_vfprintf_r>
 8002fb6:	b002      	add	sp, #8
 8002fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fbc:	b004      	add	sp, #16
 8002fbe:	4770      	bx	lr
 8002fc0:	20000024 	.word	0x20000024
 8002fc4:	00000000 	.word	0x00000000

08002fc8 <_vfprintf_r>:
 8002fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fcc:	b0bd      	sub	sp, #244	; 0xf4
 8002fce:	4688      	mov	r8, r1
 8002fd0:	4615      	mov	r5, r2
 8002fd2:	461c      	mov	r4, r3
 8002fd4:	461f      	mov	r7, r3
 8002fd6:	4683      	mov	fp, r0
 8002fd8:	f002 fa12 	bl	8005400 <_localeconv_r>
 8002fdc:	6803      	ldr	r3, [r0, #0]
 8002fde:	930d      	str	r3, [sp, #52]	; 0x34
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7fd f945 	bl	8000270 <strlen>
 8002fe6:	9009      	str	r0, [sp, #36]	; 0x24
 8002fe8:	f1bb 0f00 	cmp.w	fp, #0
 8002fec:	d005      	beq.n	8002ffa <_vfprintf_r+0x32>
 8002fee:	f8db 3018 	ldr.w	r3, [fp, #24]
 8002ff2:	b913      	cbnz	r3, 8002ffa <_vfprintf_r+0x32>
 8002ff4:	4658      	mov	r0, fp
 8002ff6:	f002 f853 	bl	80050a0 <__sinit>
 8002ffa:	4b99      	ldr	r3, [pc, #612]	; (8003260 <_vfprintf_r+0x298>)
 8002ffc:	4598      	cmp	r8, r3
 8002ffe:	d137      	bne.n	8003070 <_vfprintf_r+0xa8>
 8003000:	f8db 8004 	ldr.w	r8, [fp, #4]
 8003004:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8003008:	07d8      	lsls	r0, r3, #31
 800300a:	d407      	bmi.n	800301c <_vfprintf_r+0x54>
 800300c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8003010:	0599      	lsls	r1, r3, #22
 8003012:	d403      	bmi.n	800301c <_vfprintf_r+0x54>
 8003014:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8003018:	f002 fa02 	bl	8005420 <__retarget_lock_acquire_recursive>
 800301c:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8003020:	049a      	lsls	r2, r3, #18
 8003022:	d409      	bmi.n	8003038 <_vfprintf_r+0x70>
 8003024:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003028:	f8a8 300c 	strh.w	r3, [r8, #12]
 800302c:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8003030:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003034:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
 8003038:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800303c:	071e      	lsls	r6, r3, #28
 800303e:	d502      	bpl.n	8003046 <_vfprintf_r+0x7e>
 8003040:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8003044:	bb03      	cbnz	r3, 8003088 <_vfprintf_r+0xc0>
 8003046:	4641      	mov	r1, r8
 8003048:	4658      	mov	r0, fp
 800304a:	f001 f839 	bl	80040c0 <__swsetup_r>
 800304e:	b1d8      	cbz	r0, 8003088 <_vfprintf_r+0xc0>
 8003050:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8003054:	07dd      	lsls	r5, r3, #31
 8003056:	d407      	bmi.n	8003068 <_vfprintf_r+0xa0>
 8003058:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800305c:	059c      	lsls	r4, r3, #22
 800305e:	d403      	bmi.n	8003068 <_vfprintf_r+0xa0>
 8003060:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8003064:	f002 f9dd 	bl	8005422 <__retarget_lock_release_recursive>
 8003068:	f04f 33ff 	mov.w	r3, #4294967295
 800306c:	930a      	str	r3, [sp, #40]	; 0x28
 800306e:	e026      	b.n	80030be <_vfprintf_r+0xf6>
 8003070:	4b7c      	ldr	r3, [pc, #496]	; (8003264 <_vfprintf_r+0x29c>)
 8003072:	4598      	cmp	r8, r3
 8003074:	d102      	bne.n	800307c <_vfprintf_r+0xb4>
 8003076:	f8db 8008 	ldr.w	r8, [fp, #8]
 800307a:	e7c3      	b.n	8003004 <_vfprintf_r+0x3c>
 800307c:	4b7a      	ldr	r3, [pc, #488]	; (8003268 <_vfprintf_r+0x2a0>)
 800307e:	4598      	cmp	r8, r3
 8003080:	bf08      	it	eq
 8003082:	f8db 800c 	ldreq.w	r8, [fp, #12]
 8003086:	e7bd      	b.n	8003004 <_vfprintf_r+0x3c>
 8003088:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800308c:	f003 021a 	and.w	r2, r3, #26
 8003090:	2a0a      	cmp	r2, #10
 8003092:	d118      	bne.n	80030c6 <_vfprintf_r+0xfe>
 8003094:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 8003098:	2a00      	cmp	r2, #0
 800309a:	db14      	blt.n	80030c6 <_vfprintf_r+0xfe>
 800309c:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 80030a0:	07d0      	lsls	r0, r2, #31
 80030a2:	d405      	bmi.n	80030b0 <_vfprintf_r+0xe8>
 80030a4:	0599      	lsls	r1, r3, #22
 80030a6:	d403      	bmi.n	80030b0 <_vfprintf_r+0xe8>
 80030a8:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 80030ac:	f002 f9b9 	bl	8005422 <__retarget_lock_release_recursive>
 80030b0:	4623      	mov	r3, r4
 80030b2:	462a      	mov	r2, r5
 80030b4:	4641      	mov	r1, r8
 80030b6:	4658      	mov	r0, fp
 80030b8:	f000 ffc2 	bl	8004040 <__sbprintf>
 80030bc:	900a      	str	r0, [sp, #40]	; 0x28
 80030be:	980a      	ldr	r0, [sp, #40]	; 0x28
 80030c0:	b03d      	add	sp, #244	; 0xf4
 80030c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030c6:	ed9f 7b64 	vldr	d7, [pc, #400]	; 8003258 <_vfprintf_r+0x290>
 80030ca:	ed8d 7b06 	vstr	d7, [sp, #24]
 80030ce:	2300      	movs	r3, #0
 80030d0:	ac2c      	add	r4, sp, #176	; 0xb0
 80030d2:	941f      	str	r4, [sp, #124]	; 0x7c
 80030d4:	9321      	str	r3, [sp, #132]	; 0x84
 80030d6:	9320      	str	r3, [sp, #128]	; 0x80
 80030d8:	9505      	str	r5, [sp, #20]
 80030da:	9303      	str	r3, [sp, #12]
 80030dc:	9311      	str	r3, [sp, #68]	; 0x44
 80030de:	9310      	str	r3, [sp, #64]	; 0x40
 80030e0:	930a      	str	r3, [sp, #40]	; 0x28
 80030e2:	9d05      	ldr	r5, [sp, #20]
 80030e4:	462b      	mov	r3, r5
 80030e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80030ea:	b112      	cbz	r2, 80030f2 <_vfprintf_r+0x12a>
 80030ec:	2a25      	cmp	r2, #37	; 0x25
 80030ee:	f040 8083 	bne.w	80031f8 <_vfprintf_r+0x230>
 80030f2:	9b05      	ldr	r3, [sp, #20]
 80030f4:	1aee      	subs	r6, r5, r3
 80030f6:	d00d      	beq.n	8003114 <_vfprintf_r+0x14c>
 80030f8:	e884 0048 	stmia.w	r4, {r3, r6}
 80030fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80030fe:	4433      	add	r3, r6
 8003100:	9321      	str	r3, [sp, #132]	; 0x84
 8003102:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003104:	3301      	adds	r3, #1
 8003106:	2b07      	cmp	r3, #7
 8003108:	9320      	str	r3, [sp, #128]	; 0x80
 800310a:	dc77      	bgt.n	80031fc <_vfprintf_r+0x234>
 800310c:	3408      	adds	r4, #8
 800310e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003110:	4433      	add	r3, r6
 8003112:	930a      	str	r3, [sp, #40]	; 0x28
 8003114:	782b      	ldrb	r3, [r5, #0]
 8003116:	2b00      	cmp	r3, #0
 8003118:	f000 8739 	beq.w	8003f8e <_vfprintf_r+0xfc6>
 800311c:	2300      	movs	r3, #0
 800311e:	1c69      	adds	r1, r5, #1
 8003120:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8003124:	461a      	mov	r2, r3
 8003126:	f04f 3aff 	mov.w	sl, #4294967295
 800312a:	930b      	str	r3, [sp, #44]	; 0x2c
 800312c:	461d      	mov	r5, r3
 800312e:	200a      	movs	r0, #10
 8003130:	1c4e      	adds	r6, r1, #1
 8003132:	7809      	ldrb	r1, [r1, #0]
 8003134:	9605      	str	r6, [sp, #20]
 8003136:	9102      	str	r1, [sp, #8]
 8003138:	9902      	ldr	r1, [sp, #8]
 800313a:	3920      	subs	r1, #32
 800313c:	2958      	cmp	r1, #88	; 0x58
 800313e:	f200 841d 	bhi.w	800397c <_vfprintf_r+0x9b4>
 8003142:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003146:	00b3      	.short	0x00b3
 8003148:	041b041b 	.word	0x041b041b
 800314c:	041b00b8 	.word	0x041b00b8
 8003150:	041b041b 	.word	0x041b041b
 8003154:	041b041b 	.word	0x041b041b
 8003158:	00bb041b 	.word	0x00bb041b
 800315c:	041b0065 	.word	0x041b0065
 8003160:	00c700c4 	.word	0x00c700c4
 8003164:	00e4041b 	.word	0x00e4041b
 8003168:	00e700e7 	.word	0x00e700e7
 800316c:	00e700e7 	.word	0x00e700e7
 8003170:	00e700e7 	.word	0x00e700e7
 8003174:	00e700e7 	.word	0x00e700e7
 8003178:	041b00e7 	.word	0x041b00e7
 800317c:	041b041b 	.word	0x041b041b
 8003180:	041b041b 	.word	0x041b041b
 8003184:	041b041b 	.word	0x041b041b
 8003188:	041b041b 	.word	0x041b041b
 800318c:	011b041b 	.word	0x011b041b
 8003190:	041b0131 	.word	0x041b0131
 8003194:	041b0131 	.word	0x041b0131
 8003198:	041b041b 	.word	0x041b041b
 800319c:	00fa041b 	.word	0x00fa041b
 80031a0:	041b041b 	.word	0x041b041b
 80031a4:	041b0346 	.word	0x041b0346
 80031a8:	041b041b 	.word	0x041b041b
 80031ac:	041b041b 	.word	0x041b041b
 80031b0:	041b03ad 	.word	0x041b03ad
 80031b4:	0093041b 	.word	0x0093041b
 80031b8:	041b041b 	.word	0x041b041b
 80031bc:	041b041b 	.word	0x041b041b
 80031c0:	041b041b 	.word	0x041b041b
 80031c4:	041b041b 	.word	0x041b041b
 80031c8:	041b041b 	.word	0x041b041b
 80031cc:	006b010d 	.word	0x006b010d
 80031d0:	01310131 	.word	0x01310131
 80031d4:	00fd0131 	.word	0x00fd0131
 80031d8:	041b006b 	.word	0x041b006b
 80031dc:	0100041b 	.word	0x0100041b
 80031e0:	0328041b 	.word	0x0328041b
 80031e4:	037c0348 	.word	0x037c0348
 80031e8:	041b0107 	.word	0x041b0107
 80031ec:	041b038d 	.word	0x041b038d
 80031f0:	041b03af 	.word	0x041b03af
 80031f4:	03c7041b 	.word	0x03c7041b
 80031f8:	461d      	mov	r5, r3
 80031fa:	e773      	b.n	80030e4 <_vfprintf_r+0x11c>
 80031fc:	aa1f      	add	r2, sp, #124	; 0x7c
 80031fe:	4641      	mov	r1, r8
 8003200:	4658      	mov	r0, fp
 8003202:	f002 fed4 	bl	8005fae <__sprint_r>
 8003206:	2800      	cmp	r0, #0
 8003208:	f040 8699 	bne.w	8003f3e <_vfprintf_r+0xf76>
 800320c:	ac2c      	add	r4, sp, #176	; 0xb0
 800320e:	e77e      	b.n	800310e <_vfprintf_r+0x146>
 8003210:	2301      	movs	r3, #1
 8003212:	222b      	movs	r2, #43	; 0x2b
 8003214:	9905      	ldr	r1, [sp, #20]
 8003216:	e78b      	b.n	8003130 <_vfprintf_r+0x168>
 8003218:	460f      	mov	r7, r1
 800321a:	e7fb      	b.n	8003214 <_vfprintf_r+0x24c>
 800321c:	b10b      	cbz	r3, 8003222 <_vfprintf_r+0x25a>
 800321e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003222:	06aa      	lsls	r2, r5, #26
 8003224:	f140 80b0 	bpl.w	8003388 <_vfprintf_r+0x3c0>
 8003228:	3707      	adds	r7, #7
 800322a:	f027 0707 	bic.w	r7, r7, #7
 800322e:	f107 0308 	add.w	r3, r7, #8
 8003232:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003236:	9304      	str	r3, [sp, #16]
 8003238:	2e00      	cmp	r6, #0
 800323a:	f177 0300 	sbcs.w	r3, r7, #0
 800323e:	da06      	bge.n	800324e <_vfprintf_r+0x286>
 8003240:	4276      	negs	r6, r6
 8003242:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8003246:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800324a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800324e:	2301      	movs	r3, #1
 8003250:	e2d0      	b.n	80037f4 <_vfprintf_r+0x82c>
 8003252:	bf00      	nop
 8003254:	f3af 8000 	nop.w
	...
 8003260:	08008430 	.word	0x08008430
 8003264:	08008450 	.word	0x08008450
 8003268:	08008410 	.word	0x08008410
 800326c:	b10b      	cbz	r3, 8003272 <_vfprintf_r+0x2aa>
 800326e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003272:	4ba2      	ldr	r3, [pc, #648]	; (80034fc <_vfprintf_r+0x534>)
 8003274:	9311      	str	r3, [sp, #68]	; 0x44
 8003276:	06a9      	lsls	r1, r5, #26
 8003278:	f140 8331 	bpl.w	80038de <_vfprintf_r+0x916>
 800327c:	3707      	adds	r7, #7
 800327e:	f027 0707 	bic.w	r7, r7, #7
 8003282:	f107 0308 	add.w	r3, r7, #8
 8003286:	e9d7 6700 	ldrd	r6, r7, [r7]
 800328a:	9304      	str	r3, [sp, #16]
 800328c:	07eb      	lsls	r3, r5, #31
 800328e:	d50b      	bpl.n	80032a8 <_vfprintf_r+0x2e0>
 8003290:	ea56 0307 	orrs.w	r3, r6, r7
 8003294:	d008      	beq.n	80032a8 <_vfprintf_r+0x2e0>
 8003296:	2330      	movs	r3, #48	; 0x30
 8003298:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800329c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80032a0:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 80032a4:	f045 0502 	orr.w	r5, r5, #2
 80032a8:	2302      	movs	r3, #2
 80032aa:	e2a0      	b.n	80037ee <_vfprintf_r+0x826>
 80032ac:	2a00      	cmp	r2, #0
 80032ae:	d1b1      	bne.n	8003214 <_vfprintf_r+0x24c>
 80032b0:	2301      	movs	r3, #1
 80032b2:	2220      	movs	r2, #32
 80032b4:	e7ae      	b.n	8003214 <_vfprintf_r+0x24c>
 80032b6:	f045 0501 	orr.w	r5, r5, #1
 80032ba:	e7ab      	b.n	8003214 <_vfprintf_r+0x24c>
 80032bc:	683e      	ldr	r6, [r7, #0]
 80032be:	960b      	str	r6, [sp, #44]	; 0x2c
 80032c0:	2e00      	cmp	r6, #0
 80032c2:	f107 0104 	add.w	r1, r7, #4
 80032c6:	daa7      	bge.n	8003218 <_vfprintf_r+0x250>
 80032c8:	4276      	negs	r6, r6
 80032ca:	960b      	str	r6, [sp, #44]	; 0x2c
 80032cc:	460f      	mov	r7, r1
 80032ce:	f045 0504 	orr.w	r5, r5, #4
 80032d2:	e79f      	b.n	8003214 <_vfprintf_r+0x24c>
 80032d4:	9905      	ldr	r1, [sp, #20]
 80032d6:	1c4e      	adds	r6, r1, #1
 80032d8:	7809      	ldrb	r1, [r1, #0]
 80032da:	9102      	str	r1, [sp, #8]
 80032dc:	292a      	cmp	r1, #42	; 0x2a
 80032de:	d010      	beq.n	8003302 <_vfprintf_r+0x33a>
 80032e0:	f04f 0a00 	mov.w	sl, #0
 80032e4:	9605      	str	r6, [sp, #20]
 80032e6:	9902      	ldr	r1, [sp, #8]
 80032e8:	3930      	subs	r1, #48	; 0x30
 80032ea:	2909      	cmp	r1, #9
 80032ec:	f63f af24 	bhi.w	8003138 <_vfprintf_r+0x170>
 80032f0:	fb00 1a0a 	mla	sl, r0, sl, r1
 80032f4:	9905      	ldr	r1, [sp, #20]
 80032f6:	460e      	mov	r6, r1
 80032f8:	f816 1b01 	ldrb.w	r1, [r6], #1
 80032fc:	9102      	str	r1, [sp, #8]
 80032fe:	9605      	str	r6, [sp, #20]
 8003300:	e7f1      	b.n	80032e6 <_vfprintf_r+0x31e>
 8003302:	6839      	ldr	r1, [r7, #0]
 8003304:	9605      	str	r6, [sp, #20]
 8003306:	ea41 7ae1 	orr.w	sl, r1, r1, asr #31
 800330a:	3704      	adds	r7, #4
 800330c:	e782      	b.n	8003214 <_vfprintf_r+0x24c>
 800330e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8003312:	e77f      	b.n	8003214 <_vfprintf_r+0x24c>
 8003314:	2100      	movs	r1, #0
 8003316:	910b      	str	r1, [sp, #44]	; 0x2c
 8003318:	9902      	ldr	r1, [sp, #8]
 800331a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800331c:	3930      	subs	r1, #48	; 0x30
 800331e:	fb00 1106 	mla	r1, r0, r6, r1
 8003322:	910b      	str	r1, [sp, #44]	; 0x2c
 8003324:	9905      	ldr	r1, [sp, #20]
 8003326:	460e      	mov	r6, r1
 8003328:	f816 1b01 	ldrb.w	r1, [r6], #1
 800332c:	9102      	str	r1, [sp, #8]
 800332e:	9902      	ldr	r1, [sp, #8]
 8003330:	9605      	str	r6, [sp, #20]
 8003332:	3930      	subs	r1, #48	; 0x30
 8003334:	2909      	cmp	r1, #9
 8003336:	d9ef      	bls.n	8003318 <_vfprintf_r+0x350>
 8003338:	e6fe      	b.n	8003138 <_vfprintf_r+0x170>
 800333a:	f045 0508 	orr.w	r5, r5, #8
 800333e:	e769      	b.n	8003214 <_vfprintf_r+0x24c>
 8003340:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8003344:	e766      	b.n	8003214 <_vfprintf_r+0x24c>
 8003346:	9905      	ldr	r1, [sp, #20]
 8003348:	7809      	ldrb	r1, [r1, #0]
 800334a:	296c      	cmp	r1, #108	; 0x6c
 800334c:	d105      	bne.n	800335a <_vfprintf_r+0x392>
 800334e:	9905      	ldr	r1, [sp, #20]
 8003350:	3101      	adds	r1, #1
 8003352:	9105      	str	r1, [sp, #20]
 8003354:	f045 0520 	orr.w	r5, r5, #32
 8003358:	e75c      	b.n	8003214 <_vfprintf_r+0x24c>
 800335a:	f045 0510 	orr.w	r5, r5, #16
 800335e:	e759      	b.n	8003214 <_vfprintf_r+0x24c>
 8003360:	1d3b      	adds	r3, r7, #4
 8003362:	9304      	str	r3, [sp, #16]
 8003364:	2600      	movs	r6, #0
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800336c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003370:	f04f 0a01 	mov.w	sl, #1
 8003374:	9608      	str	r6, [sp, #32]
 8003376:	f10d 0988 	add.w	r9, sp, #136	; 0x88
 800337a:	e11e      	b.n	80035ba <_vfprintf_r+0x5f2>
 800337c:	b10b      	cbz	r3, 8003382 <_vfprintf_r+0x3ba>
 800337e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003382:	f045 0510 	orr.w	r5, r5, #16
 8003386:	e74c      	b.n	8003222 <_vfprintf_r+0x25a>
 8003388:	f015 0f10 	tst.w	r5, #16
 800338c:	f107 0304 	add.w	r3, r7, #4
 8003390:	d003      	beq.n	800339a <_vfprintf_r+0x3d2>
 8003392:	683e      	ldr	r6, [r7, #0]
 8003394:	9304      	str	r3, [sp, #16]
 8003396:	17f7      	asrs	r7, r6, #31
 8003398:	e74e      	b.n	8003238 <_vfprintf_r+0x270>
 800339a:	683e      	ldr	r6, [r7, #0]
 800339c:	9304      	str	r3, [sp, #16]
 800339e:	f015 0f40 	tst.w	r5, #64	; 0x40
 80033a2:	bf18      	it	ne
 80033a4:	b236      	sxthne	r6, r6
 80033a6:	e7f6      	b.n	8003396 <_vfprintf_r+0x3ce>
 80033a8:	b10b      	cbz	r3, 80033ae <_vfprintf_r+0x3e6>
 80033aa:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80033ae:	3707      	adds	r7, #7
 80033b0:	f027 0707 	bic.w	r7, r7, #7
 80033b4:	f107 0308 	add.w	r3, r7, #8
 80033b8:	9304      	str	r3, [sp, #16]
 80033ba:	ed97 7b00 	vldr	d7, [r7]
 80033be:	ed8d 7b06 	vstr	d7, [sp, #24]
 80033c2:	9b06      	ldr	r3, [sp, #24]
 80033c4:	9312      	str	r3, [sp, #72]	; 0x48
 80033c6:	9b07      	ldr	r3, [sp, #28]
 80033c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80033cc:	9313      	str	r3, [sp, #76]	; 0x4c
 80033ce:	f04f 32ff 	mov.w	r2, #4294967295
 80033d2:	4b4b      	ldr	r3, [pc, #300]	; (8003500 <_vfprintf_r+0x538>)
 80033d4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80033d8:	f7fd fba4 	bl	8000b24 <__aeabi_dcmpun>
 80033dc:	2800      	cmp	r0, #0
 80033de:	f040 85e3 	bne.w	8003fa8 <_vfprintf_r+0xfe0>
 80033e2:	f04f 32ff 	mov.w	r2, #4294967295
 80033e6:	4b46      	ldr	r3, [pc, #280]	; (8003500 <_vfprintf_r+0x538>)
 80033e8:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80033ec:	f7fd fb7c 	bl	8000ae8 <__aeabi_dcmple>
 80033f0:	2800      	cmp	r0, #0
 80033f2:	f040 85d9 	bne.w	8003fa8 <_vfprintf_r+0xfe0>
 80033f6:	2200      	movs	r2, #0
 80033f8:	2300      	movs	r3, #0
 80033fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80033fe:	f7fd fb69 	bl	8000ad4 <__aeabi_dcmplt>
 8003402:	b110      	cbz	r0, 800340a <_vfprintf_r+0x442>
 8003404:	232d      	movs	r3, #45	; 0x2d
 8003406:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800340a:	4b3e      	ldr	r3, [pc, #248]	; (8003504 <_vfprintf_r+0x53c>)
 800340c:	4a3e      	ldr	r2, [pc, #248]	; (8003508 <_vfprintf_r+0x540>)
 800340e:	9902      	ldr	r1, [sp, #8]
 8003410:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8003414:	2947      	cmp	r1, #71	; 0x47
 8003416:	bfcc      	ite	gt
 8003418:	4691      	movgt	r9, r2
 800341a:	4699      	movle	r9, r3
 800341c:	f04f 0a03 	mov.w	sl, #3
 8003420:	2600      	movs	r6, #0
 8003422:	9608      	str	r6, [sp, #32]
 8003424:	e0c9      	b.n	80035ba <_vfprintf_r+0x5f2>
 8003426:	f1ba 3fff 	cmp.w	sl, #4294967295
 800342a:	d022      	beq.n	8003472 <_vfprintf_r+0x4aa>
 800342c:	9b02      	ldr	r3, [sp, #8]
 800342e:	f023 0320 	bic.w	r3, r3, #32
 8003432:	2b47      	cmp	r3, #71	; 0x47
 8003434:	d104      	bne.n	8003440 <_vfprintf_r+0x478>
 8003436:	f1ba 0f00 	cmp.w	sl, #0
 800343a:	bf08      	it	eq
 800343c:	f04f 0a01 	moveq.w	sl, #1
 8003440:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8003444:	9314      	str	r3, [sp, #80]	; 0x50
 8003446:	9b07      	ldr	r3, [sp, #28]
 8003448:	2b00      	cmp	r3, #0
 800344a:	da15      	bge.n	8003478 <_vfprintf_r+0x4b0>
 800344c:	9b06      	ldr	r3, [sp, #24]
 800344e:	930e      	str	r3, [sp, #56]	; 0x38
 8003450:	9b07      	ldr	r3, [sp, #28]
 8003452:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003456:	930f      	str	r3, [sp, #60]	; 0x3c
 8003458:	232d      	movs	r3, #45	; 0x2d
 800345a:	930c      	str	r3, [sp, #48]	; 0x30
 800345c:	9b02      	ldr	r3, [sp, #8]
 800345e:	f023 0720 	bic.w	r7, r3, #32
 8003462:	2f46      	cmp	r7, #70	; 0x46
 8003464:	d00e      	beq.n	8003484 <_vfprintf_r+0x4bc>
 8003466:	2f45      	cmp	r7, #69	; 0x45
 8003468:	d146      	bne.n	80034f8 <_vfprintf_r+0x530>
 800346a:	f10a 0601 	add.w	r6, sl, #1
 800346e:	2102      	movs	r1, #2
 8003470:	e00a      	b.n	8003488 <_vfprintf_r+0x4c0>
 8003472:	f04f 0a06 	mov.w	sl, #6
 8003476:	e7e3      	b.n	8003440 <_vfprintf_r+0x478>
 8003478:	ed9d 7b06 	vldr	d7, [sp, #24]
 800347c:	2300      	movs	r3, #0
 800347e:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8003482:	e7ea      	b.n	800345a <_vfprintf_r+0x492>
 8003484:	4656      	mov	r6, sl
 8003486:	2103      	movs	r1, #3
 8003488:	ab1d      	add	r3, sp, #116	; 0x74
 800348a:	9301      	str	r3, [sp, #4]
 800348c:	ab1a      	add	r3, sp, #104	; 0x68
 800348e:	9300      	str	r3, [sp, #0]
 8003490:	4632      	mov	r2, r6
 8003492:	ab19      	add	r3, sp, #100	; 0x64
 8003494:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8003498:	4658      	mov	r0, fp
 800349a:	f000 ff0d 	bl	80042b8 <_dtoa_r>
 800349e:	2f47      	cmp	r7, #71	; 0x47
 80034a0:	4681      	mov	r9, r0
 80034a2:	d102      	bne.n	80034aa <_vfprintf_r+0x4e2>
 80034a4:	07eb      	lsls	r3, r5, #31
 80034a6:	f140 858c 	bpl.w	8003fc2 <_vfprintf_r+0xffa>
 80034aa:	eb09 0306 	add.w	r3, r9, r6
 80034ae:	2f46      	cmp	r7, #70	; 0x46
 80034b0:	9303      	str	r3, [sp, #12]
 80034b2:	d111      	bne.n	80034d8 <_vfprintf_r+0x510>
 80034b4:	f899 3000 	ldrb.w	r3, [r9]
 80034b8:	2b30      	cmp	r3, #48	; 0x30
 80034ba:	d109      	bne.n	80034d0 <_vfprintf_r+0x508>
 80034bc:	2200      	movs	r2, #0
 80034be:	2300      	movs	r3, #0
 80034c0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80034c4:	f7fd fafc 	bl	8000ac0 <__aeabi_dcmpeq>
 80034c8:	b910      	cbnz	r0, 80034d0 <_vfprintf_r+0x508>
 80034ca:	f1c6 0601 	rsb	r6, r6, #1
 80034ce:	9619      	str	r6, [sp, #100]	; 0x64
 80034d0:	9a03      	ldr	r2, [sp, #12]
 80034d2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80034d4:	441a      	add	r2, r3
 80034d6:	9203      	str	r2, [sp, #12]
 80034d8:	2200      	movs	r2, #0
 80034da:	2300      	movs	r3, #0
 80034dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80034e0:	f7fd faee 	bl	8000ac0 <__aeabi_dcmpeq>
 80034e4:	b990      	cbnz	r0, 800350c <_vfprintf_r+0x544>
 80034e6:	2230      	movs	r2, #48	; 0x30
 80034e8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80034ea:	9903      	ldr	r1, [sp, #12]
 80034ec:	4299      	cmp	r1, r3
 80034ee:	d90f      	bls.n	8003510 <_vfprintf_r+0x548>
 80034f0:	1c59      	adds	r1, r3, #1
 80034f2:	911d      	str	r1, [sp, #116]	; 0x74
 80034f4:	701a      	strb	r2, [r3, #0]
 80034f6:	e7f7      	b.n	80034e8 <_vfprintf_r+0x520>
 80034f8:	4656      	mov	r6, sl
 80034fa:	e7b8      	b.n	800346e <_vfprintf_r+0x4a6>
 80034fc:	080083bc 	.word	0x080083bc
 8003500:	7fefffff 	.word	0x7fefffff
 8003504:	080083ac 	.word	0x080083ac
 8003508:	080083b0 	.word	0x080083b0
 800350c:	9b03      	ldr	r3, [sp, #12]
 800350e:	931d      	str	r3, [sp, #116]	; 0x74
 8003510:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003512:	2f47      	cmp	r7, #71	; 0x47
 8003514:	eba3 0309 	sub.w	r3, r3, r9
 8003518:	9303      	str	r3, [sp, #12]
 800351a:	f040 80f8 	bne.w	800370e <_vfprintf_r+0x746>
 800351e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003520:	1cdf      	adds	r7, r3, #3
 8003522:	db02      	blt.n	800352a <_vfprintf_r+0x562>
 8003524:	459a      	cmp	sl, r3
 8003526:	f280 811f 	bge.w	8003768 <_vfprintf_r+0x7a0>
 800352a:	9b02      	ldr	r3, [sp, #8]
 800352c:	3b02      	subs	r3, #2
 800352e:	9302      	str	r3, [sp, #8]
 8003530:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8003532:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8003536:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 800353a:	1e53      	subs	r3, r2, #1
 800353c:	2b00      	cmp	r3, #0
 800353e:	9319      	str	r3, [sp, #100]	; 0x64
 8003540:	bfb6      	itet	lt
 8003542:	f1c2 0301 	rsblt	r3, r2, #1
 8003546:	222b      	movge	r2, #43	; 0x2b
 8003548:	222d      	movlt	r2, #45	; 0x2d
 800354a:	2b09      	cmp	r3, #9
 800354c:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8003550:	f340 80fa 	ble.w	8003748 <_vfprintf_r+0x780>
 8003554:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8003558:	260a      	movs	r6, #10
 800355a:	fb93 f0f6 	sdiv	r0, r3, r6
 800355e:	fb06 3310 	mls	r3, r6, r0, r3
 8003562:	3330      	adds	r3, #48	; 0x30
 8003564:	2809      	cmp	r0, #9
 8003566:	f802 3c01 	strb.w	r3, [r2, #-1]
 800356a:	f102 31ff 	add.w	r1, r2, #4294967295
 800356e:	4603      	mov	r3, r0
 8003570:	f300 80e3 	bgt.w	800373a <_vfprintf_r+0x772>
 8003574:	3330      	adds	r3, #48	; 0x30
 8003576:	f801 3c01 	strb.w	r3, [r1, #-1]
 800357a:	3a02      	subs	r2, #2
 800357c:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8003580:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8003584:	4282      	cmp	r2, r0
 8003586:	4619      	mov	r1, r3
 8003588:	f0c0 80d9 	bcc.w	800373e <_vfprintf_r+0x776>
 800358c:	9a03      	ldr	r2, [sp, #12]
 800358e:	ab1b      	add	r3, sp, #108	; 0x6c
 8003590:	1acb      	subs	r3, r1, r3
 8003592:	2a01      	cmp	r2, #1
 8003594:	9310      	str	r3, [sp, #64]	; 0x40
 8003596:	eb03 0a02 	add.w	sl, r3, r2
 800359a:	dc03      	bgt.n	80035a4 <_vfprintf_r+0x5dc>
 800359c:	f015 0301 	ands.w	r3, r5, #1
 80035a0:	9308      	str	r3, [sp, #32]
 80035a2:	d003      	beq.n	80035ac <_vfprintf_r+0x5e4>
 80035a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035a6:	449a      	add	sl, r3
 80035a8:	2300      	movs	r3, #0
 80035aa:	9308      	str	r3, [sp, #32]
 80035ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80035ae:	b113      	cbz	r3, 80035b6 <_vfprintf_r+0x5ee>
 80035b0:	232d      	movs	r3, #45	; 0x2d
 80035b2:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80035b6:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80035b8:	2600      	movs	r6, #0
 80035ba:	4556      	cmp	r6, sl
 80035bc:	4633      	mov	r3, r6
 80035be:	bfb8      	it	lt
 80035c0:	4653      	movlt	r3, sl
 80035c2:	930c      	str	r3, [sp, #48]	; 0x30
 80035c4:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80035c8:	b113      	cbz	r3, 80035d0 <_vfprintf_r+0x608>
 80035ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80035cc:	3301      	adds	r3, #1
 80035ce:	930c      	str	r3, [sp, #48]	; 0x30
 80035d0:	f015 0302 	ands.w	r3, r5, #2
 80035d4:	9314      	str	r3, [sp, #80]	; 0x50
 80035d6:	bf1e      	ittt	ne
 80035d8:	9b0c      	ldrne	r3, [sp, #48]	; 0x30
 80035da:	3302      	addne	r3, #2
 80035dc:	930c      	strne	r3, [sp, #48]	; 0x30
 80035de:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 80035e2:	9315      	str	r3, [sp, #84]	; 0x54
 80035e4:	d114      	bne.n	8003610 <_vfprintf_r+0x648>
 80035e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80035e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80035ea:	1a9f      	subs	r7, r3, r2
 80035ec:	2f00      	cmp	r7, #0
 80035ee:	dd0f      	ble.n	8003610 <_vfprintf_r+0x648>
 80035f0:	4ba8      	ldr	r3, [pc, #672]	; (8003894 <_vfprintf_r+0x8cc>)
 80035f2:	6023      	str	r3, [r4, #0]
 80035f4:	2f10      	cmp	r7, #16
 80035f6:	f300 81d3 	bgt.w	80039a0 <_vfprintf_r+0x9d8>
 80035fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80035fc:	6067      	str	r7, [r4, #4]
 80035fe:	441f      	add	r7, r3
 8003600:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003602:	9721      	str	r7, [sp, #132]	; 0x84
 8003604:	3301      	adds	r3, #1
 8003606:	2b07      	cmp	r3, #7
 8003608:	9320      	str	r3, [sp, #128]	; 0x80
 800360a:	f300 81e0 	bgt.w	80039ce <_vfprintf_r+0xa06>
 800360e:	3408      	adds	r4, #8
 8003610:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8003614:	b173      	cbz	r3, 8003634 <_vfprintf_r+0x66c>
 8003616:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800361a:	6023      	str	r3, [r4, #0]
 800361c:	2301      	movs	r3, #1
 800361e:	6063      	str	r3, [r4, #4]
 8003620:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003622:	3301      	adds	r3, #1
 8003624:	9321      	str	r3, [sp, #132]	; 0x84
 8003626:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003628:	3301      	adds	r3, #1
 800362a:	2b07      	cmp	r3, #7
 800362c:	9320      	str	r3, [sp, #128]	; 0x80
 800362e:	f300 81d8 	bgt.w	80039e2 <_vfprintf_r+0xa1a>
 8003632:	3408      	adds	r4, #8
 8003634:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003636:	b16b      	cbz	r3, 8003654 <_vfprintf_r+0x68c>
 8003638:	ab18      	add	r3, sp, #96	; 0x60
 800363a:	6023      	str	r3, [r4, #0]
 800363c:	2302      	movs	r3, #2
 800363e:	6063      	str	r3, [r4, #4]
 8003640:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003642:	3302      	adds	r3, #2
 8003644:	9321      	str	r3, [sp, #132]	; 0x84
 8003646:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003648:	3301      	adds	r3, #1
 800364a:	2b07      	cmp	r3, #7
 800364c:	9320      	str	r3, [sp, #128]	; 0x80
 800364e:	f300 81d2 	bgt.w	80039f6 <_vfprintf_r+0xa2e>
 8003652:	3408      	adds	r4, #8
 8003654:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003656:	2b80      	cmp	r3, #128	; 0x80
 8003658:	d114      	bne.n	8003684 <_vfprintf_r+0x6bc>
 800365a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800365c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800365e:	1a9f      	subs	r7, r3, r2
 8003660:	2f00      	cmp	r7, #0
 8003662:	dd0f      	ble.n	8003684 <_vfprintf_r+0x6bc>
 8003664:	4b8c      	ldr	r3, [pc, #560]	; (8003898 <_vfprintf_r+0x8d0>)
 8003666:	6023      	str	r3, [r4, #0]
 8003668:	2f10      	cmp	r7, #16
 800366a:	f300 81ce 	bgt.w	8003a0a <_vfprintf_r+0xa42>
 800366e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003670:	6067      	str	r7, [r4, #4]
 8003672:	441f      	add	r7, r3
 8003674:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003676:	9721      	str	r7, [sp, #132]	; 0x84
 8003678:	3301      	adds	r3, #1
 800367a:	2b07      	cmp	r3, #7
 800367c:	9320      	str	r3, [sp, #128]	; 0x80
 800367e:	f300 81dd 	bgt.w	8003a3c <_vfprintf_r+0xa74>
 8003682:	3408      	adds	r4, #8
 8003684:	eba6 060a 	sub.w	r6, r6, sl
 8003688:	2e00      	cmp	r6, #0
 800368a:	dd0f      	ble.n	80036ac <_vfprintf_r+0x6e4>
 800368c:	4f82      	ldr	r7, [pc, #520]	; (8003898 <_vfprintf_r+0x8d0>)
 800368e:	6027      	str	r7, [r4, #0]
 8003690:	2e10      	cmp	r6, #16
 8003692:	f300 81dd 	bgt.w	8003a50 <_vfprintf_r+0xa88>
 8003696:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003698:	9821      	ldr	r0, [sp, #132]	; 0x84
 800369a:	6066      	str	r6, [r4, #4]
 800369c:	3301      	adds	r3, #1
 800369e:	4406      	add	r6, r0
 80036a0:	2b07      	cmp	r3, #7
 80036a2:	9621      	str	r6, [sp, #132]	; 0x84
 80036a4:	9320      	str	r3, [sp, #128]	; 0x80
 80036a6:	f300 81ea 	bgt.w	8003a7e <_vfprintf_r+0xab6>
 80036aa:	3408      	adds	r4, #8
 80036ac:	05e9      	lsls	r1, r5, #23
 80036ae:	f100 81f0 	bmi.w	8003a92 <_vfprintf_r+0xaca>
 80036b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80036b4:	e884 0600 	stmia.w	r4, {r9, sl}
 80036b8:	4453      	add	r3, sl
 80036ba:	9321      	str	r3, [sp, #132]	; 0x84
 80036bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80036be:	3301      	adds	r3, #1
 80036c0:	2b07      	cmp	r3, #7
 80036c2:	9320      	str	r3, [sp, #128]	; 0x80
 80036c4:	f340 841b 	ble.w	8003efe <_vfprintf_r+0xf36>
 80036c8:	aa1f      	add	r2, sp, #124	; 0x7c
 80036ca:	4641      	mov	r1, r8
 80036cc:	4658      	mov	r0, fp
 80036ce:	f002 fc6e 	bl	8005fae <__sprint_r>
 80036d2:	2800      	cmp	r0, #0
 80036d4:	f040 8433 	bne.w	8003f3e <_vfprintf_r+0xf76>
 80036d8:	ac2c      	add	r4, sp, #176	; 0xb0
 80036da:	0768      	lsls	r0, r5, #29
 80036dc:	f100 8412 	bmi.w	8003f04 <_vfprintf_r+0xf3c>
 80036e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80036e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80036e4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80036e6:	428a      	cmp	r2, r1
 80036e8:	bfac      	ite	ge
 80036ea:	189b      	addge	r3, r3, r2
 80036ec:	185b      	addlt	r3, r3, r1
 80036ee:	930a      	str	r3, [sp, #40]	; 0x28
 80036f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80036f2:	b13b      	cbz	r3, 8003704 <_vfprintf_r+0x73c>
 80036f4:	aa1f      	add	r2, sp, #124	; 0x7c
 80036f6:	4641      	mov	r1, r8
 80036f8:	4658      	mov	r0, fp
 80036fa:	f002 fc58 	bl	8005fae <__sprint_r>
 80036fe:	2800      	cmp	r0, #0
 8003700:	f040 841d 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003704:	2300      	movs	r3, #0
 8003706:	9320      	str	r3, [sp, #128]	; 0x80
 8003708:	9f04      	ldr	r7, [sp, #16]
 800370a:	ac2c      	add	r4, sp, #176	; 0xb0
 800370c:	e4e9      	b.n	80030e2 <_vfprintf_r+0x11a>
 800370e:	9b02      	ldr	r3, [sp, #8]
 8003710:	2b65      	cmp	r3, #101	; 0x65
 8003712:	f77f af0d 	ble.w	8003530 <_vfprintf_r+0x568>
 8003716:	9b02      	ldr	r3, [sp, #8]
 8003718:	2b66      	cmp	r3, #102	; 0x66
 800371a:	d125      	bne.n	8003768 <_vfprintf_r+0x7a0>
 800371c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800371e:	2b00      	cmp	r3, #0
 8003720:	dd1a      	ble.n	8003758 <_vfprintf_r+0x790>
 8003722:	f1ba 0f00 	cmp.w	sl, #0
 8003726:	d101      	bne.n	800372c <_vfprintf_r+0x764>
 8003728:	07ee      	lsls	r6, r5, #31
 800372a:	d502      	bpl.n	8003732 <_vfprintf_r+0x76a>
 800372c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800372e:	4413      	add	r3, r2
 8003730:	4453      	add	r3, sl
 8003732:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8003734:	9208      	str	r2, [sp, #32]
 8003736:	469a      	mov	sl, r3
 8003738:	e738      	b.n	80035ac <_vfprintf_r+0x5e4>
 800373a:	460a      	mov	r2, r1
 800373c:	e70d      	b.n	800355a <_vfprintf_r+0x592>
 800373e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003742:	f803 1b01 	strb.w	r1, [r3], #1
 8003746:	e71d      	b.n	8003584 <_vfprintf_r+0x5bc>
 8003748:	2230      	movs	r2, #48	; 0x30
 800374a:	4413      	add	r3, r2
 800374c:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8003750:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8003754:	a91c      	add	r1, sp, #112	; 0x70
 8003756:	e719      	b.n	800358c <_vfprintf_r+0x5c4>
 8003758:	f1ba 0f00 	cmp.w	sl, #0
 800375c:	d101      	bne.n	8003762 <_vfprintf_r+0x79a>
 800375e:	07ed      	lsls	r5, r5, #31
 8003760:	d515      	bpl.n	800378e <_vfprintf_r+0x7c6>
 8003762:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003764:	3301      	adds	r3, #1
 8003766:	e7e3      	b.n	8003730 <_vfprintf_r+0x768>
 8003768:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800376a:	9b03      	ldr	r3, [sp, #12]
 800376c:	429a      	cmp	r2, r3
 800376e:	db06      	blt.n	800377e <_vfprintf_r+0x7b6>
 8003770:	07e8      	lsls	r0, r5, #31
 8003772:	d50e      	bpl.n	8003792 <_vfprintf_r+0x7ca>
 8003774:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003776:	4413      	add	r3, r2
 8003778:	2267      	movs	r2, #103	; 0x67
 800377a:	9202      	str	r2, [sp, #8]
 800377c:	e7d9      	b.n	8003732 <_vfprintf_r+0x76a>
 800377e:	9b03      	ldr	r3, [sp, #12]
 8003780:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003782:	2a00      	cmp	r2, #0
 8003784:	440b      	add	r3, r1
 8003786:	dcf7      	bgt.n	8003778 <_vfprintf_r+0x7b0>
 8003788:	f1c2 0201 	rsb	r2, r2, #1
 800378c:	e7f3      	b.n	8003776 <_vfprintf_r+0x7ae>
 800378e:	2301      	movs	r3, #1
 8003790:	e7cf      	b.n	8003732 <_vfprintf_r+0x76a>
 8003792:	4613      	mov	r3, r2
 8003794:	e7f0      	b.n	8003778 <_vfprintf_r+0x7b0>
 8003796:	b10b      	cbz	r3, 800379c <_vfprintf_r+0x7d4>
 8003798:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800379c:	f015 0f20 	tst.w	r5, #32
 80037a0:	f107 0304 	add.w	r3, r7, #4
 80037a4:	d008      	beq.n	80037b8 <_vfprintf_r+0x7f0>
 80037a6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80037a8:	683a      	ldr	r2, [r7, #0]
 80037aa:	17ce      	asrs	r6, r1, #31
 80037ac:	4608      	mov	r0, r1
 80037ae:	4631      	mov	r1, r6
 80037b0:	e9c2 0100 	strd	r0, r1, [r2]
 80037b4:	461f      	mov	r7, r3
 80037b6:	e494      	b.n	80030e2 <_vfprintf_r+0x11a>
 80037b8:	06e9      	lsls	r1, r5, #27
 80037ba:	d503      	bpl.n	80037c4 <_vfprintf_r+0x7fc>
 80037bc:	683a      	ldr	r2, [r7, #0]
 80037be:	990a      	ldr	r1, [sp, #40]	; 0x28
 80037c0:	6011      	str	r1, [r2, #0]
 80037c2:	e7f7      	b.n	80037b4 <_vfprintf_r+0x7ec>
 80037c4:	066a      	lsls	r2, r5, #25
 80037c6:	d5f9      	bpl.n	80037bc <_vfprintf_r+0x7f4>
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 80037ce:	8011      	strh	r1, [r2, #0]
 80037d0:	e7f0      	b.n	80037b4 <_vfprintf_r+0x7ec>
 80037d2:	f045 0510 	orr.w	r5, r5, #16
 80037d6:	f015 0320 	ands.w	r3, r5, #32
 80037da:	d022      	beq.n	8003822 <_vfprintf_r+0x85a>
 80037dc:	3707      	adds	r7, #7
 80037de:	f027 0707 	bic.w	r7, r7, #7
 80037e2:	f107 0308 	add.w	r3, r7, #8
 80037e6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80037ea:	9304      	str	r3, [sp, #16]
 80037ec:	2300      	movs	r3, #0
 80037ee:	2200      	movs	r2, #0
 80037f0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80037f4:	f1ba 3fff 	cmp.w	sl, #4294967295
 80037f8:	f000 83e8 	beq.w	8003fcc <_vfprintf_r+0x1004>
 80037fc:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8003800:	9208      	str	r2, [sp, #32]
 8003802:	ea56 0207 	orrs.w	r2, r6, r7
 8003806:	f040 83e6 	bne.w	8003fd6 <_vfprintf_r+0x100e>
 800380a:	f1ba 0f00 	cmp.w	sl, #0
 800380e:	f000 80a9 	beq.w	8003964 <_vfprintf_r+0x99c>
 8003812:	2b01      	cmp	r3, #1
 8003814:	d075      	beq.n	8003902 <_vfprintf_r+0x93a>
 8003816:	2b02      	cmp	r3, #2
 8003818:	f000 8090 	beq.w	800393c <_vfprintf_r+0x974>
 800381c:	2600      	movs	r6, #0
 800381e:	2700      	movs	r7, #0
 8003820:	e3df      	b.n	8003fe2 <_vfprintf_r+0x101a>
 8003822:	1d3a      	adds	r2, r7, #4
 8003824:	f015 0110 	ands.w	r1, r5, #16
 8003828:	9204      	str	r2, [sp, #16]
 800382a:	d002      	beq.n	8003832 <_vfprintf_r+0x86a>
 800382c:	683e      	ldr	r6, [r7, #0]
 800382e:	2700      	movs	r7, #0
 8003830:	e7dd      	b.n	80037ee <_vfprintf_r+0x826>
 8003832:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8003836:	d0f9      	beq.n	800382c <_vfprintf_r+0x864>
 8003838:	883e      	ldrh	r6, [r7, #0]
 800383a:	2700      	movs	r7, #0
 800383c:	e7d6      	b.n	80037ec <_vfprintf_r+0x824>
 800383e:	1d3b      	adds	r3, r7, #4
 8003840:	9304      	str	r3, [sp, #16]
 8003842:	2330      	movs	r3, #48	; 0x30
 8003844:	2278      	movs	r2, #120	; 0x78
 8003846:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800384a:	4b14      	ldr	r3, [pc, #80]	; (800389c <_vfprintf_r+0x8d4>)
 800384c:	683e      	ldr	r6, [r7, #0]
 800384e:	9311      	str	r3, [sp, #68]	; 0x44
 8003850:	2700      	movs	r7, #0
 8003852:	f045 0502 	orr.w	r5, r5, #2
 8003856:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 800385a:	2302      	movs	r3, #2
 800385c:	9202      	str	r2, [sp, #8]
 800385e:	e7c6      	b.n	80037ee <_vfprintf_r+0x826>
 8003860:	1d3b      	adds	r3, r7, #4
 8003862:	2600      	movs	r6, #0
 8003864:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003868:	9304      	str	r3, [sp, #16]
 800386a:	f8d7 9000 	ldr.w	r9, [r7]
 800386e:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003872:	d00a      	beq.n	800388a <_vfprintf_r+0x8c2>
 8003874:	4652      	mov	r2, sl
 8003876:	4631      	mov	r1, r6
 8003878:	4648      	mov	r0, r9
 800387a:	f7fc fca9 	bl	80001d0 <memchr>
 800387e:	2800      	cmp	r0, #0
 8003880:	f000 808c 	beq.w	800399c <_vfprintf_r+0x9d4>
 8003884:	eba0 0a09 	sub.w	sl, r0, r9
 8003888:	e5cb      	b.n	8003422 <_vfprintf_r+0x45a>
 800388a:	4648      	mov	r0, r9
 800388c:	f7fc fcf0 	bl	8000270 <strlen>
 8003890:	4682      	mov	sl, r0
 8003892:	e5c6      	b.n	8003422 <_vfprintf_r+0x45a>
 8003894:	080083e0 	.word	0x080083e0
 8003898:	080083f0 	.word	0x080083f0
 800389c:	080083cd 	.word	0x080083cd
 80038a0:	f045 0510 	orr.w	r5, r5, #16
 80038a4:	06ae      	lsls	r6, r5, #26
 80038a6:	d509      	bpl.n	80038bc <_vfprintf_r+0x8f4>
 80038a8:	3707      	adds	r7, #7
 80038aa:	f027 0707 	bic.w	r7, r7, #7
 80038ae:	f107 0308 	add.w	r3, r7, #8
 80038b2:	e9d7 6700 	ldrd	r6, r7, [r7]
 80038b6:	9304      	str	r3, [sp, #16]
 80038b8:	2301      	movs	r3, #1
 80038ba:	e798      	b.n	80037ee <_vfprintf_r+0x826>
 80038bc:	1d3b      	adds	r3, r7, #4
 80038be:	f015 0f10 	tst.w	r5, #16
 80038c2:	9304      	str	r3, [sp, #16]
 80038c4:	d001      	beq.n	80038ca <_vfprintf_r+0x902>
 80038c6:	683e      	ldr	r6, [r7, #0]
 80038c8:	e002      	b.n	80038d0 <_vfprintf_r+0x908>
 80038ca:	0668      	lsls	r0, r5, #25
 80038cc:	d5fb      	bpl.n	80038c6 <_vfprintf_r+0x8fe>
 80038ce:	883e      	ldrh	r6, [r7, #0]
 80038d0:	2700      	movs	r7, #0
 80038d2:	e7f1      	b.n	80038b8 <_vfprintf_r+0x8f0>
 80038d4:	b10b      	cbz	r3, 80038da <_vfprintf_r+0x912>
 80038d6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80038da:	4ba2      	ldr	r3, [pc, #648]	; (8003b64 <_vfprintf_r+0xb9c>)
 80038dc:	e4ca      	b.n	8003274 <_vfprintf_r+0x2ac>
 80038de:	1d3b      	adds	r3, r7, #4
 80038e0:	f015 0f10 	tst.w	r5, #16
 80038e4:	9304      	str	r3, [sp, #16]
 80038e6:	d001      	beq.n	80038ec <_vfprintf_r+0x924>
 80038e8:	683e      	ldr	r6, [r7, #0]
 80038ea:	e002      	b.n	80038f2 <_vfprintf_r+0x92a>
 80038ec:	066a      	lsls	r2, r5, #25
 80038ee:	d5fb      	bpl.n	80038e8 <_vfprintf_r+0x920>
 80038f0:	883e      	ldrh	r6, [r7, #0]
 80038f2:	2700      	movs	r7, #0
 80038f4:	e4ca      	b.n	800328c <_vfprintf_r+0x2c4>
 80038f6:	464b      	mov	r3, r9
 80038f8:	e374      	b.n	8003fe4 <_vfprintf_r+0x101c>
 80038fa:	2f00      	cmp	r7, #0
 80038fc:	bf08      	it	eq
 80038fe:	2e0a      	cmpeq	r6, #10
 8003900:	d205      	bcs.n	800390e <_vfprintf_r+0x946>
 8003902:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 8003906:	3630      	adds	r6, #48	; 0x30
 8003908:	f809 6d41 	strb.w	r6, [r9, #-65]!
 800390c:	e385      	b.n	800401a <_vfprintf_r+0x1052>
 800390e:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8003912:	4630      	mov	r0, r6
 8003914:	4639      	mov	r1, r7
 8003916:	220a      	movs	r2, #10
 8003918:	2300      	movs	r3, #0
 800391a:	f7fd f991 	bl	8000c40 <__aeabi_uldivmod>
 800391e:	3230      	adds	r2, #48	; 0x30
 8003920:	f809 2d01 	strb.w	r2, [r9, #-1]!
 8003924:	2300      	movs	r3, #0
 8003926:	4630      	mov	r0, r6
 8003928:	4639      	mov	r1, r7
 800392a:	220a      	movs	r2, #10
 800392c:	f7fd f988 	bl	8000c40 <__aeabi_uldivmod>
 8003930:	4606      	mov	r6, r0
 8003932:	460f      	mov	r7, r1
 8003934:	ea56 0307 	orrs.w	r3, r6, r7
 8003938:	d1eb      	bne.n	8003912 <_vfprintf_r+0x94a>
 800393a:	e36e      	b.n	800401a <_vfprintf_r+0x1052>
 800393c:	2600      	movs	r6, #0
 800393e:	2700      	movs	r7, #0
 8003940:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8003944:	f006 030f 	and.w	r3, r6, #15
 8003948:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800394a:	5cd3      	ldrb	r3, [r2, r3]
 800394c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8003950:	0933      	lsrs	r3, r6, #4
 8003952:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8003956:	093a      	lsrs	r2, r7, #4
 8003958:	461e      	mov	r6, r3
 800395a:	4617      	mov	r7, r2
 800395c:	ea56 0307 	orrs.w	r3, r6, r7
 8003960:	d1f0      	bne.n	8003944 <_vfprintf_r+0x97c>
 8003962:	e35a      	b.n	800401a <_vfprintf_r+0x1052>
 8003964:	b93b      	cbnz	r3, 8003976 <_vfprintf_r+0x9ae>
 8003966:	07e8      	lsls	r0, r5, #31
 8003968:	d505      	bpl.n	8003976 <_vfprintf_r+0x9ae>
 800396a:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 800396e:	2330      	movs	r3, #48	; 0x30
 8003970:	f809 3d41 	strb.w	r3, [r9, #-65]!
 8003974:	e351      	b.n	800401a <_vfprintf_r+0x1052>
 8003976:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800397a:	e34e      	b.n	800401a <_vfprintf_r+0x1052>
 800397c:	b10b      	cbz	r3, 8003982 <_vfprintf_r+0x9ba>
 800397e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003982:	9b02      	ldr	r3, [sp, #8]
 8003984:	2b00      	cmp	r3, #0
 8003986:	f000 8302 	beq.w	8003f8e <_vfprintf_r+0xfc6>
 800398a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800398e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8003992:	2600      	movs	r6, #0
 8003994:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003998:	9704      	str	r7, [sp, #16]
 800399a:	e4e9      	b.n	8003370 <_vfprintf_r+0x3a8>
 800399c:	4606      	mov	r6, r0
 800399e:	e540      	b.n	8003422 <_vfprintf_r+0x45a>
 80039a0:	2310      	movs	r3, #16
 80039a2:	6063      	str	r3, [r4, #4]
 80039a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80039a6:	3310      	adds	r3, #16
 80039a8:	9321      	str	r3, [sp, #132]	; 0x84
 80039aa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80039ac:	3301      	adds	r3, #1
 80039ae:	2b07      	cmp	r3, #7
 80039b0:	9320      	str	r3, [sp, #128]	; 0x80
 80039b2:	dc02      	bgt.n	80039ba <_vfprintf_r+0x9f2>
 80039b4:	3408      	adds	r4, #8
 80039b6:	3f10      	subs	r7, #16
 80039b8:	e61a      	b.n	80035f0 <_vfprintf_r+0x628>
 80039ba:	aa1f      	add	r2, sp, #124	; 0x7c
 80039bc:	4641      	mov	r1, r8
 80039be:	4658      	mov	r0, fp
 80039c0:	f002 faf5 	bl	8005fae <__sprint_r>
 80039c4:	2800      	cmp	r0, #0
 80039c6:	f040 82ba 	bne.w	8003f3e <_vfprintf_r+0xf76>
 80039ca:	ac2c      	add	r4, sp, #176	; 0xb0
 80039cc:	e7f3      	b.n	80039b6 <_vfprintf_r+0x9ee>
 80039ce:	aa1f      	add	r2, sp, #124	; 0x7c
 80039d0:	4641      	mov	r1, r8
 80039d2:	4658      	mov	r0, fp
 80039d4:	f002 faeb 	bl	8005fae <__sprint_r>
 80039d8:	2800      	cmp	r0, #0
 80039da:	f040 82b0 	bne.w	8003f3e <_vfprintf_r+0xf76>
 80039de:	ac2c      	add	r4, sp, #176	; 0xb0
 80039e0:	e616      	b.n	8003610 <_vfprintf_r+0x648>
 80039e2:	aa1f      	add	r2, sp, #124	; 0x7c
 80039e4:	4641      	mov	r1, r8
 80039e6:	4658      	mov	r0, fp
 80039e8:	f002 fae1 	bl	8005fae <__sprint_r>
 80039ec:	2800      	cmp	r0, #0
 80039ee:	f040 82a6 	bne.w	8003f3e <_vfprintf_r+0xf76>
 80039f2:	ac2c      	add	r4, sp, #176	; 0xb0
 80039f4:	e61e      	b.n	8003634 <_vfprintf_r+0x66c>
 80039f6:	aa1f      	add	r2, sp, #124	; 0x7c
 80039f8:	4641      	mov	r1, r8
 80039fa:	4658      	mov	r0, fp
 80039fc:	f002 fad7 	bl	8005fae <__sprint_r>
 8003a00:	2800      	cmp	r0, #0
 8003a02:	f040 829c 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003a06:	ac2c      	add	r4, sp, #176	; 0xb0
 8003a08:	e624      	b.n	8003654 <_vfprintf_r+0x68c>
 8003a0a:	2210      	movs	r2, #16
 8003a0c:	6062      	str	r2, [r4, #4]
 8003a0e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003a10:	3210      	adds	r2, #16
 8003a12:	9221      	str	r2, [sp, #132]	; 0x84
 8003a14:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003a16:	3201      	adds	r2, #1
 8003a18:	2a07      	cmp	r2, #7
 8003a1a:	9220      	str	r2, [sp, #128]	; 0x80
 8003a1c:	dc02      	bgt.n	8003a24 <_vfprintf_r+0xa5c>
 8003a1e:	3408      	adds	r4, #8
 8003a20:	3f10      	subs	r7, #16
 8003a22:	e620      	b.n	8003666 <_vfprintf_r+0x69e>
 8003a24:	aa1f      	add	r2, sp, #124	; 0x7c
 8003a26:	4641      	mov	r1, r8
 8003a28:	4658      	mov	r0, fp
 8003a2a:	9314      	str	r3, [sp, #80]	; 0x50
 8003a2c:	f002 fabf 	bl	8005fae <__sprint_r>
 8003a30:	2800      	cmp	r0, #0
 8003a32:	f040 8284 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003a36:	ac2c      	add	r4, sp, #176	; 0xb0
 8003a38:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003a3a:	e7f1      	b.n	8003a20 <_vfprintf_r+0xa58>
 8003a3c:	aa1f      	add	r2, sp, #124	; 0x7c
 8003a3e:	4641      	mov	r1, r8
 8003a40:	4658      	mov	r0, fp
 8003a42:	f002 fab4 	bl	8005fae <__sprint_r>
 8003a46:	2800      	cmp	r0, #0
 8003a48:	f040 8279 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003a4c:	ac2c      	add	r4, sp, #176	; 0xb0
 8003a4e:	e619      	b.n	8003684 <_vfprintf_r+0x6bc>
 8003a50:	2310      	movs	r3, #16
 8003a52:	6063      	str	r3, [r4, #4]
 8003a54:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a56:	3310      	adds	r3, #16
 8003a58:	9321      	str	r3, [sp, #132]	; 0x84
 8003a5a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	2b07      	cmp	r3, #7
 8003a60:	9320      	str	r3, [sp, #128]	; 0x80
 8003a62:	dc02      	bgt.n	8003a6a <_vfprintf_r+0xaa2>
 8003a64:	3408      	adds	r4, #8
 8003a66:	3e10      	subs	r6, #16
 8003a68:	e611      	b.n	800368e <_vfprintf_r+0x6c6>
 8003a6a:	aa1f      	add	r2, sp, #124	; 0x7c
 8003a6c:	4641      	mov	r1, r8
 8003a6e:	4658      	mov	r0, fp
 8003a70:	f002 fa9d 	bl	8005fae <__sprint_r>
 8003a74:	2800      	cmp	r0, #0
 8003a76:	f040 8262 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003a7a:	ac2c      	add	r4, sp, #176	; 0xb0
 8003a7c:	e7f3      	b.n	8003a66 <_vfprintf_r+0xa9e>
 8003a7e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003a80:	4641      	mov	r1, r8
 8003a82:	4658      	mov	r0, fp
 8003a84:	f002 fa93 	bl	8005fae <__sprint_r>
 8003a88:	2800      	cmp	r0, #0
 8003a8a:	f040 8258 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003a8e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003a90:	e60c      	b.n	80036ac <_vfprintf_r+0x6e4>
 8003a92:	9b02      	ldr	r3, [sp, #8]
 8003a94:	2b65      	cmp	r3, #101	; 0x65
 8003a96:	f340 81ad 	ble.w	8003df4 <_vfprintf_r+0xe2c>
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003aa2:	f7fd f80d 	bl	8000ac0 <__aeabi_dcmpeq>
 8003aa6:	2800      	cmp	r0, #0
 8003aa8:	d062      	beq.n	8003b70 <_vfprintf_r+0xba8>
 8003aaa:	4b2f      	ldr	r3, [pc, #188]	; (8003b68 <_vfprintf_r+0xba0>)
 8003aac:	6023      	str	r3, [r4, #0]
 8003aae:	2301      	movs	r3, #1
 8003ab0:	6063      	str	r3, [r4, #4]
 8003ab2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	9321      	str	r3, [sp, #132]	; 0x84
 8003ab8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003aba:	3301      	adds	r3, #1
 8003abc:	2b07      	cmp	r3, #7
 8003abe:	9320      	str	r3, [sp, #128]	; 0x80
 8003ac0:	dc25      	bgt.n	8003b0e <_vfprintf_r+0xb46>
 8003ac2:	3408      	adds	r4, #8
 8003ac4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003ac6:	9a03      	ldr	r2, [sp, #12]
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	db02      	blt.n	8003ad2 <_vfprintf_r+0xb0a>
 8003acc:	07ea      	lsls	r2, r5, #31
 8003ace:	f57f ae04 	bpl.w	80036da <_vfprintf_r+0x712>
 8003ad2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ad4:	6023      	str	r3, [r4, #0]
 8003ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ad8:	6063      	str	r3, [r4, #4]
 8003ada:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003adc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003ade:	4413      	add	r3, r2
 8003ae0:	9321      	str	r3, [sp, #132]	; 0x84
 8003ae2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003ae4:	3301      	adds	r3, #1
 8003ae6:	2b07      	cmp	r3, #7
 8003ae8:	9320      	str	r3, [sp, #128]	; 0x80
 8003aea:	dc1a      	bgt.n	8003b22 <_vfprintf_r+0xb5a>
 8003aec:	3408      	adds	r4, #8
 8003aee:	9b03      	ldr	r3, [sp, #12]
 8003af0:	1e5e      	subs	r6, r3, #1
 8003af2:	2e00      	cmp	r6, #0
 8003af4:	f77f adf1 	ble.w	80036da <_vfprintf_r+0x712>
 8003af8:	4f1c      	ldr	r7, [pc, #112]	; (8003b6c <_vfprintf_r+0xba4>)
 8003afa:	f04f 0910 	mov.w	r9, #16
 8003afe:	2e10      	cmp	r6, #16
 8003b00:	6027      	str	r7, [r4, #0]
 8003b02:	dc18      	bgt.n	8003b36 <_vfprintf_r+0xb6e>
 8003b04:	6066      	str	r6, [r4, #4]
 8003b06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003b08:	441e      	add	r6, r3
 8003b0a:	9621      	str	r6, [sp, #132]	; 0x84
 8003b0c:	e5d6      	b.n	80036bc <_vfprintf_r+0x6f4>
 8003b0e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003b10:	4641      	mov	r1, r8
 8003b12:	4658      	mov	r0, fp
 8003b14:	f002 fa4b 	bl	8005fae <__sprint_r>
 8003b18:	2800      	cmp	r0, #0
 8003b1a:	f040 8210 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003b1e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003b20:	e7d0      	b.n	8003ac4 <_vfprintf_r+0xafc>
 8003b22:	aa1f      	add	r2, sp, #124	; 0x7c
 8003b24:	4641      	mov	r1, r8
 8003b26:	4658      	mov	r0, fp
 8003b28:	f002 fa41 	bl	8005fae <__sprint_r>
 8003b2c:	2800      	cmp	r0, #0
 8003b2e:	f040 8206 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003b32:	ac2c      	add	r4, sp, #176	; 0xb0
 8003b34:	e7db      	b.n	8003aee <_vfprintf_r+0xb26>
 8003b36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003b38:	f8c4 9004 	str.w	r9, [r4, #4]
 8003b3c:	3310      	adds	r3, #16
 8003b3e:	9321      	str	r3, [sp, #132]	; 0x84
 8003b40:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003b42:	3301      	adds	r3, #1
 8003b44:	2b07      	cmp	r3, #7
 8003b46:	9320      	str	r3, [sp, #128]	; 0x80
 8003b48:	dc02      	bgt.n	8003b50 <_vfprintf_r+0xb88>
 8003b4a:	3408      	adds	r4, #8
 8003b4c:	3e10      	subs	r6, #16
 8003b4e:	e7d6      	b.n	8003afe <_vfprintf_r+0xb36>
 8003b50:	aa1f      	add	r2, sp, #124	; 0x7c
 8003b52:	4641      	mov	r1, r8
 8003b54:	4658      	mov	r0, fp
 8003b56:	f002 fa2a 	bl	8005fae <__sprint_r>
 8003b5a:	2800      	cmp	r0, #0
 8003b5c:	f040 81ef 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003b60:	ac2c      	add	r4, sp, #176	; 0xb0
 8003b62:	e7f3      	b.n	8003b4c <_vfprintf_r+0xb84>
 8003b64:	080083cd 	.word	0x080083cd
 8003b68:	080083de 	.word	0x080083de
 8003b6c:	080083f0 	.word	0x080083f0
 8003b70:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	dc7a      	bgt.n	8003c6c <_vfprintf_r+0xca4>
 8003b76:	4b9d      	ldr	r3, [pc, #628]	; (8003dec <_vfprintf_r+0xe24>)
 8003b78:	6023      	str	r3, [r4, #0]
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	6063      	str	r3, [r4, #4]
 8003b7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003b80:	3301      	adds	r3, #1
 8003b82:	9321      	str	r3, [sp, #132]	; 0x84
 8003b84:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003b86:	3301      	adds	r3, #1
 8003b88:	2b07      	cmp	r3, #7
 8003b8a:	9320      	str	r3, [sp, #128]	; 0x80
 8003b8c:	dc44      	bgt.n	8003c18 <_vfprintf_r+0xc50>
 8003b8e:	3408      	adds	r4, #8
 8003b90:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003b92:	b923      	cbnz	r3, 8003b9e <_vfprintf_r+0xbd6>
 8003b94:	9b03      	ldr	r3, [sp, #12]
 8003b96:	b913      	cbnz	r3, 8003b9e <_vfprintf_r+0xbd6>
 8003b98:	07eb      	lsls	r3, r5, #31
 8003b9a:	f57f ad9e 	bpl.w	80036da <_vfprintf_r+0x712>
 8003b9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ba0:	6023      	str	r3, [r4, #0]
 8003ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ba4:	6063      	str	r3, [r4, #4]
 8003ba6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003ba8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003baa:	4413      	add	r3, r2
 8003bac:	9321      	str	r3, [sp, #132]	; 0x84
 8003bae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	2b07      	cmp	r3, #7
 8003bb4:	9320      	str	r3, [sp, #128]	; 0x80
 8003bb6:	dc39      	bgt.n	8003c2c <_vfprintf_r+0xc64>
 8003bb8:	f104 0308 	add.w	r3, r4, #8
 8003bbc:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8003bbe:	2e00      	cmp	r6, #0
 8003bc0:	da19      	bge.n	8003bf6 <_vfprintf_r+0xc2e>
 8003bc2:	4f8b      	ldr	r7, [pc, #556]	; (8003df0 <_vfprintf_r+0xe28>)
 8003bc4:	4276      	negs	r6, r6
 8003bc6:	2410      	movs	r4, #16
 8003bc8:	2e10      	cmp	r6, #16
 8003bca:	601f      	str	r7, [r3, #0]
 8003bcc:	dc38      	bgt.n	8003c40 <_vfprintf_r+0xc78>
 8003bce:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003bd0:	605e      	str	r6, [r3, #4]
 8003bd2:	4416      	add	r6, r2
 8003bd4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003bd6:	9621      	str	r6, [sp, #132]	; 0x84
 8003bd8:	3201      	adds	r2, #1
 8003bda:	2a07      	cmp	r2, #7
 8003bdc:	f103 0308 	add.w	r3, r3, #8
 8003be0:	9220      	str	r2, [sp, #128]	; 0x80
 8003be2:	dd08      	ble.n	8003bf6 <_vfprintf_r+0xc2e>
 8003be4:	aa1f      	add	r2, sp, #124	; 0x7c
 8003be6:	4641      	mov	r1, r8
 8003be8:	4658      	mov	r0, fp
 8003bea:	f002 f9e0 	bl	8005fae <__sprint_r>
 8003bee:	2800      	cmp	r0, #0
 8003bf0:	f040 81a5 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003bf4:	ab2c      	add	r3, sp, #176	; 0xb0
 8003bf6:	9a03      	ldr	r2, [sp, #12]
 8003bf8:	605a      	str	r2, [r3, #4]
 8003bfa:	9903      	ldr	r1, [sp, #12]
 8003bfc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003bfe:	f8c3 9000 	str.w	r9, [r3]
 8003c02:	440a      	add	r2, r1
 8003c04:	9221      	str	r2, [sp, #132]	; 0x84
 8003c06:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003c08:	3201      	adds	r2, #1
 8003c0a:	2a07      	cmp	r2, #7
 8003c0c:	9220      	str	r2, [sp, #128]	; 0x80
 8003c0e:	f73f ad5b 	bgt.w	80036c8 <_vfprintf_r+0x700>
 8003c12:	f103 0408 	add.w	r4, r3, #8
 8003c16:	e560      	b.n	80036da <_vfprintf_r+0x712>
 8003c18:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c1a:	4641      	mov	r1, r8
 8003c1c:	4658      	mov	r0, fp
 8003c1e:	f002 f9c6 	bl	8005fae <__sprint_r>
 8003c22:	2800      	cmp	r0, #0
 8003c24:	f040 818b 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003c28:	ac2c      	add	r4, sp, #176	; 0xb0
 8003c2a:	e7b1      	b.n	8003b90 <_vfprintf_r+0xbc8>
 8003c2c:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c2e:	4641      	mov	r1, r8
 8003c30:	4658      	mov	r0, fp
 8003c32:	f002 f9bc 	bl	8005fae <__sprint_r>
 8003c36:	2800      	cmp	r0, #0
 8003c38:	f040 8181 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003c3c:	ab2c      	add	r3, sp, #176	; 0xb0
 8003c3e:	e7bd      	b.n	8003bbc <_vfprintf_r+0xbf4>
 8003c40:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003c42:	605c      	str	r4, [r3, #4]
 8003c44:	3210      	adds	r2, #16
 8003c46:	9221      	str	r2, [sp, #132]	; 0x84
 8003c48:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003c4a:	3201      	adds	r2, #1
 8003c4c:	2a07      	cmp	r2, #7
 8003c4e:	9220      	str	r2, [sp, #128]	; 0x80
 8003c50:	dc02      	bgt.n	8003c58 <_vfprintf_r+0xc90>
 8003c52:	3308      	adds	r3, #8
 8003c54:	3e10      	subs	r6, #16
 8003c56:	e7b7      	b.n	8003bc8 <_vfprintf_r+0xc00>
 8003c58:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c5a:	4641      	mov	r1, r8
 8003c5c:	4658      	mov	r0, fp
 8003c5e:	f002 f9a6 	bl	8005fae <__sprint_r>
 8003c62:	2800      	cmp	r0, #0
 8003c64:	f040 816b 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003c68:	ab2c      	add	r3, sp, #176	; 0xb0
 8003c6a:	e7f3      	b.n	8003c54 <_vfprintf_r+0xc8c>
 8003c6c:	9b08      	ldr	r3, [sp, #32]
 8003c6e:	9a03      	ldr	r2, [sp, #12]
 8003c70:	4293      	cmp	r3, r2
 8003c72:	bfa8      	it	ge
 8003c74:	4613      	movge	r3, r2
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	461e      	mov	r6, r3
 8003c7a:	dd0b      	ble.n	8003c94 <_vfprintf_r+0xccc>
 8003c7c:	6063      	str	r3, [r4, #4]
 8003c7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003c80:	f8c4 9000 	str.w	r9, [r4]
 8003c84:	4433      	add	r3, r6
 8003c86:	9321      	str	r3, [sp, #132]	; 0x84
 8003c88:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	2b07      	cmp	r3, #7
 8003c8e:	9320      	str	r3, [sp, #128]	; 0x80
 8003c90:	dc62      	bgt.n	8003d58 <_vfprintf_r+0xd90>
 8003c92:	3408      	adds	r4, #8
 8003c94:	9b08      	ldr	r3, [sp, #32]
 8003c96:	2e00      	cmp	r6, #0
 8003c98:	bfa8      	it	ge
 8003c9a:	1b9b      	subge	r3, r3, r6
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	461e      	mov	r6, r3
 8003ca0:	dd0f      	ble.n	8003cc2 <_vfprintf_r+0xcfa>
 8003ca2:	4f53      	ldr	r7, [pc, #332]	; (8003df0 <_vfprintf_r+0xe28>)
 8003ca4:	f04f 0a10 	mov.w	sl, #16
 8003ca8:	2e10      	cmp	r6, #16
 8003caa:	6027      	str	r7, [r4, #0]
 8003cac:	dc5e      	bgt.n	8003d6c <_vfprintf_r+0xda4>
 8003cae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003cb0:	6066      	str	r6, [r4, #4]
 8003cb2:	441e      	add	r6, r3
 8003cb4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003cb6:	9621      	str	r6, [sp, #132]	; 0x84
 8003cb8:	3301      	adds	r3, #1
 8003cba:	2b07      	cmp	r3, #7
 8003cbc:	9320      	str	r3, [sp, #128]	; 0x80
 8003cbe:	dc6c      	bgt.n	8003d9a <_vfprintf_r+0xdd2>
 8003cc0:	3408      	adds	r4, #8
 8003cc2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003cc4:	9a03      	ldr	r2, [sp, #12]
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	db01      	blt.n	8003cce <_vfprintf_r+0xd06>
 8003cca:	07ef      	lsls	r7, r5, #31
 8003ccc:	d50d      	bpl.n	8003cea <_vfprintf_r+0xd22>
 8003cce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003cd0:	6023      	str	r3, [r4, #0]
 8003cd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003cd4:	6063      	str	r3, [r4, #4]
 8003cd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003cd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003cda:	4413      	add	r3, r2
 8003cdc:	9321      	str	r3, [sp, #132]	; 0x84
 8003cde:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	2b07      	cmp	r3, #7
 8003ce4:	9320      	str	r3, [sp, #128]	; 0x80
 8003ce6:	dc62      	bgt.n	8003dae <_vfprintf_r+0xde6>
 8003ce8:	3408      	adds	r4, #8
 8003cea:	9b03      	ldr	r3, [sp, #12]
 8003cec:	9a08      	ldr	r2, [sp, #32]
 8003cee:	1a9e      	subs	r6, r3, r2
 8003cf0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003cf2:	9a03      	ldr	r2, [sp, #12]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	429e      	cmp	r6, r3
 8003cf8:	bfa8      	it	ge
 8003cfa:	461e      	movge	r6, r3
 8003cfc:	2e00      	cmp	r6, #0
 8003cfe:	dd0c      	ble.n	8003d1a <_vfprintf_r+0xd52>
 8003d00:	9b08      	ldr	r3, [sp, #32]
 8003d02:	444b      	add	r3, r9
 8003d04:	e884 0048 	stmia.w	r4, {r3, r6}
 8003d08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d0a:	4433      	add	r3, r6
 8003d0c:	9321      	str	r3, [sp, #132]	; 0x84
 8003d0e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003d10:	3301      	adds	r3, #1
 8003d12:	2b07      	cmp	r3, #7
 8003d14:	9320      	str	r3, [sp, #128]	; 0x80
 8003d16:	dc54      	bgt.n	8003dc2 <_vfprintf_r+0xdfa>
 8003d18:	3408      	adds	r4, #8
 8003d1a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003d1c:	9a03      	ldr	r2, [sp, #12]
 8003d1e:	2e00      	cmp	r6, #0
 8003d20:	eba2 0303 	sub.w	r3, r2, r3
 8003d24:	bfac      	ite	ge
 8003d26:	1b9e      	subge	r6, r3, r6
 8003d28:	461e      	movlt	r6, r3
 8003d2a:	2e00      	cmp	r6, #0
 8003d2c:	f77f acd5 	ble.w	80036da <_vfprintf_r+0x712>
 8003d30:	4f2f      	ldr	r7, [pc, #188]	; (8003df0 <_vfprintf_r+0xe28>)
 8003d32:	f04f 0910 	mov.w	r9, #16
 8003d36:	2e10      	cmp	r6, #16
 8003d38:	6027      	str	r7, [r4, #0]
 8003d3a:	f77f aee3 	ble.w	8003b04 <_vfprintf_r+0xb3c>
 8003d3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d40:	f8c4 9004 	str.w	r9, [r4, #4]
 8003d44:	3310      	adds	r3, #16
 8003d46:	9321      	str	r3, [sp, #132]	; 0x84
 8003d48:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	2b07      	cmp	r3, #7
 8003d4e:	9320      	str	r3, [sp, #128]	; 0x80
 8003d50:	dc41      	bgt.n	8003dd6 <_vfprintf_r+0xe0e>
 8003d52:	3408      	adds	r4, #8
 8003d54:	3e10      	subs	r6, #16
 8003d56:	e7ee      	b.n	8003d36 <_vfprintf_r+0xd6e>
 8003d58:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d5a:	4641      	mov	r1, r8
 8003d5c:	4658      	mov	r0, fp
 8003d5e:	f002 f926 	bl	8005fae <__sprint_r>
 8003d62:	2800      	cmp	r0, #0
 8003d64:	f040 80eb 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003d68:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d6a:	e793      	b.n	8003c94 <_vfprintf_r+0xccc>
 8003d6c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d6e:	f8c4 a004 	str.w	sl, [r4, #4]
 8003d72:	3310      	adds	r3, #16
 8003d74:	9321      	str	r3, [sp, #132]	; 0x84
 8003d76:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003d78:	3301      	adds	r3, #1
 8003d7a:	2b07      	cmp	r3, #7
 8003d7c:	9320      	str	r3, [sp, #128]	; 0x80
 8003d7e:	dc02      	bgt.n	8003d86 <_vfprintf_r+0xdbe>
 8003d80:	3408      	adds	r4, #8
 8003d82:	3e10      	subs	r6, #16
 8003d84:	e790      	b.n	8003ca8 <_vfprintf_r+0xce0>
 8003d86:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d88:	4641      	mov	r1, r8
 8003d8a:	4658      	mov	r0, fp
 8003d8c:	f002 f90f 	bl	8005fae <__sprint_r>
 8003d90:	2800      	cmp	r0, #0
 8003d92:	f040 80d4 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003d96:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d98:	e7f3      	b.n	8003d82 <_vfprintf_r+0xdba>
 8003d9a:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d9c:	4641      	mov	r1, r8
 8003d9e:	4658      	mov	r0, fp
 8003da0:	f002 f905 	bl	8005fae <__sprint_r>
 8003da4:	2800      	cmp	r0, #0
 8003da6:	f040 80ca 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003daa:	ac2c      	add	r4, sp, #176	; 0xb0
 8003dac:	e789      	b.n	8003cc2 <_vfprintf_r+0xcfa>
 8003dae:	aa1f      	add	r2, sp, #124	; 0x7c
 8003db0:	4641      	mov	r1, r8
 8003db2:	4658      	mov	r0, fp
 8003db4:	f002 f8fb 	bl	8005fae <__sprint_r>
 8003db8:	2800      	cmp	r0, #0
 8003dba:	f040 80c0 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003dbe:	ac2c      	add	r4, sp, #176	; 0xb0
 8003dc0:	e793      	b.n	8003cea <_vfprintf_r+0xd22>
 8003dc2:	aa1f      	add	r2, sp, #124	; 0x7c
 8003dc4:	4641      	mov	r1, r8
 8003dc6:	4658      	mov	r0, fp
 8003dc8:	f002 f8f1 	bl	8005fae <__sprint_r>
 8003dcc:	2800      	cmp	r0, #0
 8003dce:	f040 80b6 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003dd2:	ac2c      	add	r4, sp, #176	; 0xb0
 8003dd4:	e7a1      	b.n	8003d1a <_vfprintf_r+0xd52>
 8003dd6:	aa1f      	add	r2, sp, #124	; 0x7c
 8003dd8:	4641      	mov	r1, r8
 8003dda:	4658      	mov	r0, fp
 8003ddc:	f002 f8e7 	bl	8005fae <__sprint_r>
 8003de0:	2800      	cmp	r0, #0
 8003de2:	f040 80ac 	bne.w	8003f3e <_vfprintf_r+0xf76>
 8003de6:	ac2c      	add	r4, sp, #176	; 0xb0
 8003de8:	e7b4      	b.n	8003d54 <_vfprintf_r+0xd8c>
 8003dea:	bf00      	nop
 8003dec:	080083de 	.word	0x080083de
 8003df0:	080083f0 	.word	0x080083f0
 8003df4:	9b03      	ldr	r3, [sp, #12]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	dc01      	bgt.n	8003dfe <_vfprintf_r+0xe36>
 8003dfa:	07ee      	lsls	r6, r5, #31
 8003dfc:	d576      	bpl.n	8003eec <_vfprintf_r+0xf24>
 8003dfe:	2301      	movs	r3, #1
 8003e00:	6063      	str	r3, [r4, #4]
 8003e02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e04:	f8c4 9000 	str.w	r9, [r4]
 8003e08:	3301      	adds	r3, #1
 8003e0a:	9321      	str	r3, [sp, #132]	; 0x84
 8003e0c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e0e:	3301      	adds	r3, #1
 8003e10:	2b07      	cmp	r3, #7
 8003e12:	9320      	str	r3, [sp, #128]	; 0x80
 8003e14:	dc36      	bgt.n	8003e84 <_vfprintf_r+0xebc>
 8003e16:	3408      	adds	r4, #8
 8003e18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e1a:	6023      	str	r3, [r4, #0]
 8003e1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e1e:	6063      	str	r3, [r4, #4]
 8003e20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e24:	4413      	add	r3, r2
 8003e26:	9321      	str	r3, [sp, #132]	; 0x84
 8003e28:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	2b07      	cmp	r3, #7
 8003e2e:	9320      	str	r3, [sp, #128]	; 0x80
 8003e30:	dc31      	bgt.n	8003e96 <_vfprintf_r+0xece>
 8003e32:	3408      	adds	r4, #8
 8003e34:	2300      	movs	r3, #0
 8003e36:	2200      	movs	r2, #0
 8003e38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003e3c:	f7fc fe40 	bl	8000ac0 <__aeabi_dcmpeq>
 8003e40:	9b03      	ldr	r3, [sp, #12]
 8003e42:	1e5e      	subs	r6, r3, #1
 8003e44:	2800      	cmp	r0, #0
 8003e46:	d12f      	bne.n	8003ea8 <_vfprintf_r+0xee0>
 8003e48:	f109 0301 	add.w	r3, r9, #1
 8003e4c:	e884 0048 	stmia.w	r4, {r3, r6}
 8003e50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e52:	9a03      	ldr	r2, [sp, #12]
 8003e54:	3b01      	subs	r3, #1
 8003e56:	4413      	add	r3, r2
 8003e58:	9321      	str	r3, [sp, #132]	; 0x84
 8003e5a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e5c:	3301      	adds	r3, #1
 8003e5e:	2b07      	cmp	r3, #7
 8003e60:	9320      	str	r3, [sp, #128]	; 0x80
 8003e62:	dd4a      	ble.n	8003efa <_vfprintf_r+0xf32>
 8003e64:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e66:	4641      	mov	r1, r8
 8003e68:	4658      	mov	r0, fp
 8003e6a:	f002 f8a0 	bl	8005fae <__sprint_r>
 8003e6e:	2800      	cmp	r0, #0
 8003e70:	d165      	bne.n	8003f3e <_vfprintf_r+0xf76>
 8003e72:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e74:	ab1b      	add	r3, sp, #108	; 0x6c
 8003e76:	6023      	str	r3, [r4, #0]
 8003e78:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003e7a:	6063      	str	r3, [r4, #4]
 8003e7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003e7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e80:	4413      	add	r3, r2
 8003e82:	e41a      	b.n	80036ba <_vfprintf_r+0x6f2>
 8003e84:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e86:	4641      	mov	r1, r8
 8003e88:	4658      	mov	r0, fp
 8003e8a:	f002 f890 	bl	8005fae <__sprint_r>
 8003e8e:	2800      	cmp	r0, #0
 8003e90:	d155      	bne.n	8003f3e <_vfprintf_r+0xf76>
 8003e92:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e94:	e7c0      	b.n	8003e18 <_vfprintf_r+0xe50>
 8003e96:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e98:	4641      	mov	r1, r8
 8003e9a:	4658      	mov	r0, fp
 8003e9c:	f002 f887 	bl	8005fae <__sprint_r>
 8003ea0:	2800      	cmp	r0, #0
 8003ea2:	d14c      	bne.n	8003f3e <_vfprintf_r+0xf76>
 8003ea4:	ac2c      	add	r4, sp, #176	; 0xb0
 8003ea6:	e7c5      	b.n	8003e34 <_vfprintf_r+0xe6c>
 8003ea8:	2e00      	cmp	r6, #0
 8003eaa:	dde3      	ble.n	8003e74 <_vfprintf_r+0xeac>
 8003eac:	4f60      	ldr	r7, [pc, #384]	; (8004030 <_vfprintf_r+0x1068>)
 8003eae:	f04f 0910 	mov.w	r9, #16
 8003eb2:	2e10      	cmp	r6, #16
 8003eb4:	6027      	str	r7, [r4, #0]
 8003eb6:	dc04      	bgt.n	8003ec2 <_vfprintf_r+0xefa>
 8003eb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003eba:	6066      	str	r6, [r4, #4]
 8003ebc:	441e      	add	r6, r3
 8003ebe:	9621      	str	r6, [sp, #132]	; 0x84
 8003ec0:	e7cb      	b.n	8003e5a <_vfprintf_r+0xe92>
 8003ec2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003ec4:	f8c4 9004 	str.w	r9, [r4, #4]
 8003ec8:	3310      	adds	r3, #16
 8003eca:	9321      	str	r3, [sp, #132]	; 0x84
 8003ecc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003ece:	3301      	adds	r3, #1
 8003ed0:	2b07      	cmp	r3, #7
 8003ed2:	9320      	str	r3, [sp, #128]	; 0x80
 8003ed4:	dc02      	bgt.n	8003edc <_vfprintf_r+0xf14>
 8003ed6:	3408      	adds	r4, #8
 8003ed8:	3e10      	subs	r6, #16
 8003eda:	e7ea      	b.n	8003eb2 <_vfprintf_r+0xeea>
 8003edc:	aa1f      	add	r2, sp, #124	; 0x7c
 8003ede:	4641      	mov	r1, r8
 8003ee0:	4658      	mov	r0, fp
 8003ee2:	f002 f864 	bl	8005fae <__sprint_r>
 8003ee6:	bb50      	cbnz	r0, 8003f3e <_vfprintf_r+0xf76>
 8003ee8:	ac2c      	add	r4, sp, #176	; 0xb0
 8003eea:	e7f5      	b.n	8003ed8 <_vfprintf_r+0xf10>
 8003eec:	2301      	movs	r3, #1
 8003eee:	6063      	str	r3, [r4, #4]
 8003ef0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003ef2:	f8c4 9000 	str.w	r9, [r4]
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	e7ae      	b.n	8003e58 <_vfprintf_r+0xe90>
 8003efa:	3408      	adds	r4, #8
 8003efc:	e7ba      	b.n	8003e74 <_vfprintf_r+0xeac>
 8003efe:	3408      	adds	r4, #8
 8003f00:	f7ff bbeb 	b.w	80036da <_vfprintf_r+0x712>
 8003f04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003f08:	1a9d      	subs	r5, r3, r2
 8003f0a:	2d00      	cmp	r5, #0
 8003f0c:	f77f abe8 	ble.w	80036e0 <_vfprintf_r+0x718>
 8003f10:	2610      	movs	r6, #16
 8003f12:	4b48      	ldr	r3, [pc, #288]	; (8004034 <_vfprintf_r+0x106c>)
 8003f14:	6023      	str	r3, [r4, #0]
 8003f16:	2d10      	cmp	r5, #16
 8003f18:	dc24      	bgt.n	8003f64 <_vfprintf_r+0xf9c>
 8003f1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f1c:	6065      	str	r5, [r4, #4]
 8003f1e:	441d      	add	r5, r3
 8003f20:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003f22:	9521      	str	r5, [sp, #132]	; 0x84
 8003f24:	3301      	adds	r3, #1
 8003f26:	2b07      	cmp	r3, #7
 8003f28:	9320      	str	r3, [sp, #128]	; 0x80
 8003f2a:	f77f abd9 	ble.w	80036e0 <_vfprintf_r+0x718>
 8003f2e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f30:	4641      	mov	r1, r8
 8003f32:	4658      	mov	r0, fp
 8003f34:	f002 f83b 	bl	8005fae <__sprint_r>
 8003f38:	2800      	cmp	r0, #0
 8003f3a:	f43f abd1 	beq.w	80036e0 <_vfprintf_r+0x718>
 8003f3e:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8003f42:	07d9      	lsls	r1, r3, #31
 8003f44:	d407      	bmi.n	8003f56 <_vfprintf_r+0xf8e>
 8003f46:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8003f4a:	059a      	lsls	r2, r3, #22
 8003f4c:	d403      	bmi.n	8003f56 <_vfprintf_r+0xf8e>
 8003f4e:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8003f52:	f001 fa66 	bl	8005422 <__retarget_lock_release_recursive>
 8003f56:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8003f5a:	065b      	lsls	r3, r3, #25
 8003f5c:	f57f a8af 	bpl.w	80030be <_vfprintf_r+0xf6>
 8003f60:	f7ff b882 	b.w	8003068 <_vfprintf_r+0xa0>
 8003f64:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f66:	6066      	str	r6, [r4, #4]
 8003f68:	3310      	adds	r3, #16
 8003f6a:	9321      	str	r3, [sp, #132]	; 0x84
 8003f6c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003f6e:	3301      	adds	r3, #1
 8003f70:	2b07      	cmp	r3, #7
 8003f72:	9320      	str	r3, [sp, #128]	; 0x80
 8003f74:	dc02      	bgt.n	8003f7c <_vfprintf_r+0xfb4>
 8003f76:	3408      	adds	r4, #8
 8003f78:	3d10      	subs	r5, #16
 8003f7a:	e7ca      	b.n	8003f12 <_vfprintf_r+0xf4a>
 8003f7c:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f7e:	4641      	mov	r1, r8
 8003f80:	4658      	mov	r0, fp
 8003f82:	f002 f814 	bl	8005fae <__sprint_r>
 8003f86:	2800      	cmp	r0, #0
 8003f88:	d1d9      	bne.n	8003f3e <_vfprintf_r+0xf76>
 8003f8a:	ac2c      	add	r4, sp, #176	; 0xb0
 8003f8c:	e7f4      	b.n	8003f78 <_vfprintf_r+0xfb0>
 8003f8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f90:	b913      	cbnz	r3, 8003f98 <_vfprintf_r+0xfd0>
 8003f92:	2300      	movs	r3, #0
 8003f94:	9320      	str	r3, [sp, #128]	; 0x80
 8003f96:	e7d2      	b.n	8003f3e <_vfprintf_r+0xf76>
 8003f98:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f9a:	4641      	mov	r1, r8
 8003f9c:	4658      	mov	r0, fp
 8003f9e:	f002 f806 	bl	8005fae <__sprint_r>
 8003fa2:	2800      	cmp	r0, #0
 8003fa4:	d0f5      	beq.n	8003f92 <_vfprintf_r+0xfca>
 8003fa6:	e7ca      	b.n	8003f3e <_vfprintf_r+0xf76>
 8003fa8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003fac:	4610      	mov	r0, r2
 8003fae:	4619      	mov	r1, r3
 8003fb0:	f7fc fdb8 	bl	8000b24 <__aeabi_dcmpun>
 8003fb4:	2800      	cmp	r0, #0
 8003fb6:	f43f aa36 	beq.w	8003426 <_vfprintf_r+0x45e>
 8003fba:	4b1f      	ldr	r3, [pc, #124]	; (8004038 <_vfprintf_r+0x1070>)
 8003fbc:	4a1f      	ldr	r2, [pc, #124]	; (800403c <_vfprintf_r+0x1074>)
 8003fbe:	f7ff ba26 	b.w	800340e <_vfprintf_r+0x446>
 8003fc2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003fc4:	1a1b      	subs	r3, r3, r0
 8003fc6:	9303      	str	r3, [sp, #12]
 8003fc8:	f7ff baa9 	b.w	800351e <_vfprintf_r+0x556>
 8003fcc:	ea56 0207 	orrs.w	r2, r6, r7
 8003fd0:	9508      	str	r5, [sp, #32]
 8003fd2:	f43f ac1e 	beq.w	8003812 <_vfprintf_r+0x84a>
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	f43f ac8f 	beq.w	80038fa <_vfprintf_r+0x932>
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	f43f acaf 	beq.w	8003940 <_vfprintf_r+0x978>
 8003fe2:	ab2c      	add	r3, sp, #176	; 0xb0
 8003fe4:	08f1      	lsrs	r1, r6, #3
 8003fe6:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8003fea:	08f8      	lsrs	r0, r7, #3
 8003fec:	f006 0207 	and.w	r2, r6, #7
 8003ff0:	4607      	mov	r7, r0
 8003ff2:	460e      	mov	r6, r1
 8003ff4:	3230      	adds	r2, #48	; 0x30
 8003ff6:	ea56 0107 	orrs.w	r1, r6, r7
 8003ffa:	f103 39ff 	add.w	r9, r3, #4294967295
 8003ffe:	f803 2c01 	strb.w	r2, [r3, #-1]
 8004002:	f47f ac78 	bne.w	80038f6 <_vfprintf_r+0x92e>
 8004006:	9908      	ldr	r1, [sp, #32]
 8004008:	07cd      	lsls	r5, r1, #31
 800400a:	d506      	bpl.n	800401a <_vfprintf_r+0x1052>
 800400c:	2a30      	cmp	r2, #48	; 0x30
 800400e:	d004      	beq.n	800401a <_vfprintf_r+0x1052>
 8004010:	2230      	movs	r2, #48	; 0x30
 8004012:	f809 2c01 	strb.w	r2, [r9, #-1]
 8004016:	f1a3 0902 	sub.w	r9, r3, #2
 800401a:	4656      	mov	r6, sl
 800401c:	2300      	movs	r3, #0
 800401e:	f10d 0ab0 	add.w	sl, sp, #176	; 0xb0
 8004022:	9d08      	ldr	r5, [sp, #32]
 8004024:	9308      	str	r3, [sp, #32]
 8004026:	ebaa 0a09 	sub.w	sl, sl, r9
 800402a:	f7ff bac6 	b.w	80035ba <_vfprintf_r+0x5f2>
 800402e:	bf00      	nop
 8004030:	080083f0 	.word	0x080083f0
 8004034:	080083e0 	.word	0x080083e0
 8004038:	080083b4 	.word	0x080083b4
 800403c:	080083b8 	.word	0x080083b8

08004040 <__sbprintf>:
 8004040:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004042:	460c      	mov	r4, r1
 8004044:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8004048:	461f      	mov	r7, r3
 800404a:	8989      	ldrh	r1, [r1, #12]
 800404c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800404e:	9319      	str	r3, [sp, #100]	; 0x64
 8004050:	89e3      	ldrh	r3, [r4, #14]
 8004052:	f8ad 300e 	strh.w	r3, [sp, #14]
 8004056:	f021 0102 	bic.w	r1, r1, #2
 800405a:	6a23      	ldr	r3, [r4, #32]
 800405c:	f8ad 100c 	strh.w	r1, [sp, #12]
 8004060:	9308      	str	r3, [sp, #32]
 8004062:	a91a      	add	r1, sp, #104	; 0x68
 8004064:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004066:	930a      	str	r3, [sp, #40]	; 0x28
 8004068:	4615      	mov	r5, r2
 800406a:	2300      	movs	r3, #0
 800406c:	4606      	mov	r6, r0
 800406e:	9100      	str	r1, [sp, #0]
 8004070:	9104      	str	r1, [sp, #16]
 8004072:	a816      	add	r0, sp, #88	; 0x58
 8004074:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004078:	9102      	str	r1, [sp, #8]
 800407a:	9105      	str	r1, [sp, #20]
 800407c:	9306      	str	r3, [sp, #24]
 800407e:	f001 f9cd 	bl	800541c <__retarget_lock_init_recursive>
 8004082:	462a      	mov	r2, r5
 8004084:	463b      	mov	r3, r7
 8004086:	4669      	mov	r1, sp
 8004088:	4630      	mov	r0, r6
 800408a:	f7fe ff9d 	bl	8002fc8 <_vfprintf_r>
 800408e:	1e05      	subs	r5, r0, #0
 8004090:	db07      	blt.n	80040a2 <__sbprintf+0x62>
 8004092:	4669      	mov	r1, sp
 8004094:	4630      	mov	r0, r6
 8004096:	f000 ff6f 	bl	8004f78 <_fflush_r>
 800409a:	2800      	cmp	r0, #0
 800409c:	bf18      	it	ne
 800409e:	f04f 35ff 	movne.w	r5, #4294967295
 80040a2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80040a6:	9816      	ldr	r0, [sp, #88]	; 0x58
 80040a8:	065b      	lsls	r3, r3, #25
 80040aa:	bf42      	ittt	mi
 80040ac:	89a3      	ldrhmi	r3, [r4, #12]
 80040ae:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80040b2:	81a3      	strhmi	r3, [r4, #12]
 80040b4:	f001 f9b3 	bl	800541e <__retarget_lock_close_recursive>
 80040b8:	4628      	mov	r0, r5
 80040ba:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80040be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080040c0 <__swsetup_r>:
 80040c0:	4b32      	ldr	r3, [pc, #200]	; (800418c <__swsetup_r+0xcc>)
 80040c2:	b570      	push	{r4, r5, r6, lr}
 80040c4:	681d      	ldr	r5, [r3, #0]
 80040c6:	4606      	mov	r6, r0
 80040c8:	460c      	mov	r4, r1
 80040ca:	b125      	cbz	r5, 80040d6 <__swsetup_r+0x16>
 80040cc:	69ab      	ldr	r3, [r5, #24]
 80040ce:	b913      	cbnz	r3, 80040d6 <__swsetup_r+0x16>
 80040d0:	4628      	mov	r0, r5
 80040d2:	f000 ffe5 	bl	80050a0 <__sinit>
 80040d6:	4b2e      	ldr	r3, [pc, #184]	; (8004190 <__swsetup_r+0xd0>)
 80040d8:	429c      	cmp	r4, r3
 80040da:	d10f      	bne.n	80040fc <__swsetup_r+0x3c>
 80040dc:	686c      	ldr	r4, [r5, #4]
 80040de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040e2:	b29a      	uxth	r2, r3
 80040e4:	0715      	lsls	r5, r2, #28
 80040e6:	d42c      	bmi.n	8004142 <__swsetup_r+0x82>
 80040e8:	06d0      	lsls	r0, r2, #27
 80040ea:	d411      	bmi.n	8004110 <__swsetup_r+0x50>
 80040ec:	2209      	movs	r2, #9
 80040ee:	6032      	str	r2, [r6, #0]
 80040f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040f4:	81a3      	strh	r3, [r4, #12]
 80040f6:	f04f 30ff 	mov.w	r0, #4294967295
 80040fa:	bd70      	pop	{r4, r5, r6, pc}
 80040fc:	4b25      	ldr	r3, [pc, #148]	; (8004194 <__swsetup_r+0xd4>)
 80040fe:	429c      	cmp	r4, r3
 8004100:	d101      	bne.n	8004106 <__swsetup_r+0x46>
 8004102:	68ac      	ldr	r4, [r5, #8]
 8004104:	e7eb      	b.n	80040de <__swsetup_r+0x1e>
 8004106:	4b24      	ldr	r3, [pc, #144]	; (8004198 <__swsetup_r+0xd8>)
 8004108:	429c      	cmp	r4, r3
 800410a:	bf08      	it	eq
 800410c:	68ec      	ldreq	r4, [r5, #12]
 800410e:	e7e6      	b.n	80040de <__swsetup_r+0x1e>
 8004110:	0751      	lsls	r1, r2, #29
 8004112:	d512      	bpl.n	800413a <__swsetup_r+0x7a>
 8004114:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004116:	b141      	cbz	r1, 800412a <__swsetup_r+0x6a>
 8004118:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800411c:	4299      	cmp	r1, r3
 800411e:	d002      	beq.n	8004126 <__swsetup_r+0x66>
 8004120:	4630      	mov	r0, r6
 8004122:	f001 f893 	bl	800524c <_free_r>
 8004126:	2300      	movs	r3, #0
 8004128:	6363      	str	r3, [r4, #52]	; 0x34
 800412a:	89a3      	ldrh	r3, [r4, #12]
 800412c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004130:	81a3      	strh	r3, [r4, #12]
 8004132:	2300      	movs	r3, #0
 8004134:	6063      	str	r3, [r4, #4]
 8004136:	6923      	ldr	r3, [r4, #16]
 8004138:	6023      	str	r3, [r4, #0]
 800413a:	89a3      	ldrh	r3, [r4, #12]
 800413c:	f043 0308 	orr.w	r3, r3, #8
 8004140:	81a3      	strh	r3, [r4, #12]
 8004142:	6923      	ldr	r3, [r4, #16]
 8004144:	b94b      	cbnz	r3, 800415a <__swsetup_r+0x9a>
 8004146:	89a3      	ldrh	r3, [r4, #12]
 8004148:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800414c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004150:	d003      	beq.n	800415a <__swsetup_r+0x9a>
 8004152:	4621      	mov	r1, r4
 8004154:	4630      	mov	r0, r6
 8004156:	f001 f991 	bl	800547c <__smakebuf_r>
 800415a:	89a2      	ldrh	r2, [r4, #12]
 800415c:	f012 0301 	ands.w	r3, r2, #1
 8004160:	d00c      	beq.n	800417c <__swsetup_r+0xbc>
 8004162:	2300      	movs	r3, #0
 8004164:	60a3      	str	r3, [r4, #8]
 8004166:	6963      	ldr	r3, [r4, #20]
 8004168:	425b      	negs	r3, r3
 800416a:	61a3      	str	r3, [r4, #24]
 800416c:	6923      	ldr	r3, [r4, #16]
 800416e:	b953      	cbnz	r3, 8004186 <__swsetup_r+0xc6>
 8004170:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004174:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004178:	d1ba      	bne.n	80040f0 <__swsetup_r+0x30>
 800417a:	bd70      	pop	{r4, r5, r6, pc}
 800417c:	0792      	lsls	r2, r2, #30
 800417e:	bf58      	it	pl
 8004180:	6963      	ldrpl	r3, [r4, #20]
 8004182:	60a3      	str	r3, [r4, #8]
 8004184:	e7f2      	b.n	800416c <__swsetup_r+0xac>
 8004186:	2000      	movs	r0, #0
 8004188:	e7f7      	b.n	800417a <__swsetup_r+0xba>
 800418a:	bf00      	nop
 800418c:	20000024 	.word	0x20000024
 8004190:	08008430 	.word	0x08008430
 8004194:	08008450 	.word	0x08008450
 8004198:	08008410 	.word	0x08008410

0800419c <quorem>:
 800419c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041a0:	6903      	ldr	r3, [r0, #16]
 80041a2:	690c      	ldr	r4, [r1, #16]
 80041a4:	429c      	cmp	r4, r3
 80041a6:	4680      	mov	r8, r0
 80041a8:	f300 8082 	bgt.w	80042b0 <quorem+0x114>
 80041ac:	3c01      	subs	r4, #1
 80041ae:	f101 0714 	add.w	r7, r1, #20
 80041b2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80041b6:	f100 0614 	add.w	r6, r0, #20
 80041ba:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80041be:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80041c2:	eb06 030e 	add.w	r3, r6, lr
 80041c6:	3501      	adds	r5, #1
 80041c8:	eb07 090e 	add.w	r9, r7, lr
 80041cc:	9301      	str	r3, [sp, #4]
 80041ce:	fbb0 f5f5 	udiv	r5, r0, r5
 80041d2:	b395      	cbz	r5, 800423a <quorem+0x9e>
 80041d4:	f04f 0a00 	mov.w	sl, #0
 80041d8:	4638      	mov	r0, r7
 80041da:	46b4      	mov	ip, r6
 80041dc:	46d3      	mov	fp, sl
 80041de:	f850 2b04 	ldr.w	r2, [r0], #4
 80041e2:	b293      	uxth	r3, r2
 80041e4:	fb05 a303 	mla	r3, r5, r3, sl
 80041e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	ebab 0303 	sub.w	r3, fp, r3
 80041f2:	0c12      	lsrs	r2, r2, #16
 80041f4:	f8bc b000 	ldrh.w	fp, [ip]
 80041f8:	fb05 a202 	mla	r2, r5, r2, sl
 80041fc:	fa13 f38b 	uxtah	r3, r3, fp
 8004200:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004204:	fa1f fb82 	uxth.w	fp, r2
 8004208:	f8dc 2000 	ldr.w	r2, [ip]
 800420c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004210:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004214:	b29b      	uxth	r3, r3
 8004216:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800421a:	4581      	cmp	r9, r0
 800421c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004220:	f84c 3b04 	str.w	r3, [ip], #4
 8004224:	d2db      	bcs.n	80041de <quorem+0x42>
 8004226:	f856 300e 	ldr.w	r3, [r6, lr]
 800422a:	b933      	cbnz	r3, 800423a <quorem+0x9e>
 800422c:	9b01      	ldr	r3, [sp, #4]
 800422e:	3b04      	subs	r3, #4
 8004230:	429e      	cmp	r6, r3
 8004232:	461a      	mov	r2, r3
 8004234:	d330      	bcc.n	8004298 <quorem+0xfc>
 8004236:	f8c8 4010 	str.w	r4, [r8, #16]
 800423a:	4640      	mov	r0, r8
 800423c:	f001 fd9d 	bl	8005d7a <__mcmp>
 8004240:	2800      	cmp	r0, #0
 8004242:	db25      	blt.n	8004290 <quorem+0xf4>
 8004244:	3501      	adds	r5, #1
 8004246:	4630      	mov	r0, r6
 8004248:	f04f 0e00 	mov.w	lr, #0
 800424c:	f857 2b04 	ldr.w	r2, [r7], #4
 8004250:	f8d0 c000 	ldr.w	ip, [r0]
 8004254:	b293      	uxth	r3, r2
 8004256:	ebae 0303 	sub.w	r3, lr, r3
 800425a:	0c12      	lsrs	r2, r2, #16
 800425c:	fa13 f38c 	uxtah	r3, r3, ip
 8004260:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004264:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004268:	b29b      	uxth	r3, r3
 800426a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800426e:	45b9      	cmp	r9, r7
 8004270:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004274:	f840 3b04 	str.w	r3, [r0], #4
 8004278:	d2e8      	bcs.n	800424c <quorem+0xb0>
 800427a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800427e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004282:	b92a      	cbnz	r2, 8004290 <quorem+0xf4>
 8004284:	3b04      	subs	r3, #4
 8004286:	429e      	cmp	r6, r3
 8004288:	461a      	mov	r2, r3
 800428a:	d30b      	bcc.n	80042a4 <quorem+0x108>
 800428c:	f8c8 4010 	str.w	r4, [r8, #16]
 8004290:	4628      	mov	r0, r5
 8004292:	b003      	add	sp, #12
 8004294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004298:	6812      	ldr	r2, [r2, #0]
 800429a:	3b04      	subs	r3, #4
 800429c:	2a00      	cmp	r2, #0
 800429e:	d1ca      	bne.n	8004236 <quorem+0x9a>
 80042a0:	3c01      	subs	r4, #1
 80042a2:	e7c5      	b.n	8004230 <quorem+0x94>
 80042a4:	6812      	ldr	r2, [r2, #0]
 80042a6:	3b04      	subs	r3, #4
 80042a8:	2a00      	cmp	r2, #0
 80042aa:	d1ef      	bne.n	800428c <quorem+0xf0>
 80042ac:	3c01      	subs	r4, #1
 80042ae:	e7ea      	b.n	8004286 <quorem+0xea>
 80042b0:	2000      	movs	r0, #0
 80042b2:	e7ee      	b.n	8004292 <quorem+0xf6>
 80042b4:	0000      	movs	r0, r0
	...

080042b8 <_dtoa_r>:
 80042b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042bc:	ec57 6b10 	vmov	r6, r7, d0
 80042c0:	b097      	sub	sp, #92	; 0x5c
 80042c2:	e9cd 6700 	strd	r6, r7, [sp]
 80042c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80042c8:	9107      	str	r1, [sp, #28]
 80042ca:	4604      	mov	r4, r0
 80042cc:	920a      	str	r2, [sp, #40]	; 0x28
 80042ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80042d0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80042d2:	b93e      	cbnz	r6, 80042e4 <_dtoa_r+0x2c>
 80042d4:	2010      	movs	r0, #16
 80042d6:	f001 f911 	bl	80054fc <malloc>
 80042da:	6260      	str	r0, [r4, #36]	; 0x24
 80042dc:	6046      	str	r6, [r0, #4]
 80042de:	6086      	str	r6, [r0, #8]
 80042e0:	6006      	str	r6, [r0, #0]
 80042e2:	60c6      	str	r6, [r0, #12]
 80042e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80042e6:	6819      	ldr	r1, [r3, #0]
 80042e8:	b151      	cbz	r1, 8004300 <_dtoa_r+0x48>
 80042ea:	685a      	ldr	r2, [r3, #4]
 80042ec:	604a      	str	r2, [r1, #4]
 80042ee:	2301      	movs	r3, #1
 80042f0:	4093      	lsls	r3, r2
 80042f2:	608b      	str	r3, [r1, #8]
 80042f4:	4620      	mov	r0, r4
 80042f6:	f001 fb6b 	bl	80059d0 <_Bfree>
 80042fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80042fc:	2200      	movs	r2, #0
 80042fe:	601a      	str	r2, [r3, #0]
 8004300:	9b01      	ldr	r3, [sp, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	bfbf      	itttt	lt
 8004306:	2301      	movlt	r3, #1
 8004308:	602b      	strlt	r3, [r5, #0]
 800430a:	9b01      	ldrlt	r3, [sp, #4]
 800430c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004310:	bfb2      	itee	lt
 8004312:	9301      	strlt	r3, [sp, #4]
 8004314:	2300      	movge	r3, #0
 8004316:	602b      	strge	r3, [r5, #0]
 8004318:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800431c:	4ba8      	ldr	r3, [pc, #672]	; (80045c0 <_dtoa_r+0x308>)
 800431e:	ea33 0308 	bics.w	r3, r3, r8
 8004322:	d11b      	bne.n	800435c <_dtoa_r+0xa4>
 8004324:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004326:	f242 730f 	movw	r3, #9999	; 0x270f
 800432a:	6013      	str	r3, [r2, #0]
 800432c:	9b00      	ldr	r3, [sp, #0]
 800432e:	b923      	cbnz	r3, 800433a <_dtoa_r+0x82>
 8004330:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004334:	2800      	cmp	r0, #0
 8004336:	f000 8578 	beq.w	8004e2a <_dtoa_r+0xb72>
 800433a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800433c:	b953      	cbnz	r3, 8004354 <_dtoa_r+0x9c>
 800433e:	4ba1      	ldr	r3, [pc, #644]	; (80045c4 <_dtoa_r+0x30c>)
 8004340:	e021      	b.n	8004386 <_dtoa_r+0xce>
 8004342:	4ba1      	ldr	r3, [pc, #644]	; (80045c8 <_dtoa_r+0x310>)
 8004344:	9302      	str	r3, [sp, #8]
 8004346:	3308      	adds	r3, #8
 8004348:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800434a:	6013      	str	r3, [r2, #0]
 800434c:	9802      	ldr	r0, [sp, #8]
 800434e:	b017      	add	sp, #92	; 0x5c
 8004350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004354:	4b9b      	ldr	r3, [pc, #620]	; (80045c4 <_dtoa_r+0x30c>)
 8004356:	9302      	str	r3, [sp, #8]
 8004358:	3303      	adds	r3, #3
 800435a:	e7f5      	b.n	8004348 <_dtoa_r+0x90>
 800435c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004360:	2200      	movs	r2, #0
 8004362:	2300      	movs	r3, #0
 8004364:	4630      	mov	r0, r6
 8004366:	4639      	mov	r1, r7
 8004368:	f7fc fbaa 	bl	8000ac0 <__aeabi_dcmpeq>
 800436c:	4681      	mov	r9, r0
 800436e:	b160      	cbz	r0, 800438a <_dtoa_r+0xd2>
 8004370:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004372:	2301      	movs	r3, #1
 8004374:	6013      	str	r3, [r2, #0]
 8004376:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004378:	2b00      	cmp	r3, #0
 800437a:	f000 8553 	beq.w	8004e24 <_dtoa_r+0xb6c>
 800437e:	4b93      	ldr	r3, [pc, #588]	; (80045cc <_dtoa_r+0x314>)
 8004380:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004382:	6013      	str	r3, [r2, #0]
 8004384:	3b01      	subs	r3, #1
 8004386:	9302      	str	r3, [sp, #8]
 8004388:	e7e0      	b.n	800434c <_dtoa_r+0x94>
 800438a:	aa14      	add	r2, sp, #80	; 0x50
 800438c:	a915      	add	r1, sp, #84	; 0x54
 800438e:	ec47 6b10 	vmov	d0, r6, r7
 8004392:	4620      	mov	r0, r4
 8004394:	f001 fd69 	bl	8005e6a <__d2b>
 8004398:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800439c:	4682      	mov	sl, r0
 800439e:	2d00      	cmp	r5, #0
 80043a0:	d07e      	beq.n	80044a0 <_dtoa_r+0x1e8>
 80043a2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80043a6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80043aa:	4630      	mov	r0, r6
 80043ac:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80043b0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80043b4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 80043b8:	2200      	movs	r2, #0
 80043ba:	4b85      	ldr	r3, [pc, #532]	; (80045d0 <_dtoa_r+0x318>)
 80043bc:	f7fb ff64 	bl	8000288 <__aeabi_dsub>
 80043c0:	a379      	add	r3, pc, #484	; (adr r3, 80045a8 <_dtoa_r+0x2f0>)
 80043c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c6:	f7fc f913 	bl	80005f0 <__aeabi_dmul>
 80043ca:	a379      	add	r3, pc, #484	; (adr r3, 80045b0 <_dtoa_r+0x2f8>)
 80043cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d0:	f7fb ff5c 	bl	800028c <__adddf3>
 80043d4:	4606      	mov	r6, r0
 80043d6:	4628      	mov	r0, r5
 80043d8:	460f      	mov	r7, r1
 80043da:	f7fc f8a3 	bl	8000524 <__aeabi_i2d>
 80043de:	a376      	add	r3, pc, #472	; (adr r3, 80045b8 <_dtoa_r+0x300>)
 80043e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e4:	f7fc f904 	bl	80005f0 <__aeabi_dmul>
 80043e8:	4602      	mov	r2, r0
 80043ea:	460b      	mov	r3, r1
 80043ec:	4630      	mov	r0, r6
 80043ee:	4639      	mov	r1, r7
 80043f0:	f7fb ff4c 	bl	800028c <__adddf3>
 80043f4:	4606      	mov	r6, r0
 80043f6:	460f      	mov	r7, r1
 80043f8:	f7fc fbaa 	bl	8000b50 <__aeabi_d2iz>
 80043fc:	2200      	movs	r2, #0
 80043fe:	4683      	mov	fp, r0
 8004400:	2300      	movs	r3, #0
 8004402:	4630      	mov	r0, r6
 8004404:	4639      	mov	r1, r7
 8004406:	f7fc fb65 	bl	8000ad4 <__aeabi_dcmplt>
 800440a:	b158      	cbz	r0, 8004424 <_dtoa_r+0x16c>
 800440c:	4658      	mov	r0, fp
 800440e:	f7fc f889 	bl	8000524 <__aeabi_i2d>
 8004412:	4602      	mov	r2, r0
 8004414:	460b      	mov	r3, r1
 8004416:	4630      	mov	r0, r6
 8004418:	4639      	mov	r1, r7
 800441a:	f7fc fb51 	bl	8000ac0 <__aeabi_dcmpeq>
 800441e:	b908      	cbnz	r0, 8004424 <_dtoa_r+0x16c>
 8004420:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004424:	f1bb 0f16 	cmp.w	fp, #22
 8004428:	d859      	bhi.n	80044de <_dtoa_r+0x226>
 800442a:	496a      	ldr	r1, [pc, #424]	; (80045d4 <_dtoa_r+0x31c>)
 800442c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8004430:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004434:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004438:	f7fc fb6a 	bl	8000b10 <__aeabi_dcmpgt>
 800443c:	2800      	cmp	r0, #0
 800443e:	d050      	beq.n	80044e2 <_dtoa_r+0x22a>
 8004440:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004444:	2300      	movs	r3, #0
 8004446:	930e      	str	r3, [sp, #56]	; 0x38
 8004448:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800444a:	1b5d      	subs	r5, r3, r5
 800444c:	1e6b      	subs	r3, r5, #1
 800444e:	9306      	str	r3, [sp, #24]
 8004450:	bf45      	ittet	mi
 8004452:	f1c5 0301 	rsbmi	r3, r5, #1
 8004456:	9305      	strmi	r3, [sp, #20]
 8004458:	2300      	movpl	r3, #0
 800445a:	2300      	movmi	r3, #0
 800445c:	bf4c      	ite	mi
 800445e:	9306      	strmi	r3, [sp, #24]
 8004460:	9305      	strpl	r3, [sp, #20]
 8004462:	f1bb 0f00 	cmp.w	fp, #0
 8004466:	db3e      	blt.n	80044e6 <_dtoa_r+0x22e>
 8004468:	9b06      	ldr	r3, [sp, #24]
 800446a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800446e:	445b      	add	r3, fp
 8004470:	9306      	str	r3, [sp, #24]
 8004472:	2300      	movs	r3, #0
 8004474:	9308      	str	r3, [sp, #32]
 8004476:	9b07      	ldr	r3, [sp, #28]
 8004478:	2b09      	cmp	r3, #9
 800447a:	f200 80af 	bhi.w	80045dc <_dtoa_r+0x324>
 800447e:	2b05      	cmp	r3, #5
 8004480:	bfc4      	itt	gt
 8004482:	3b04      	subgt	r3, #4
 8004484:	9307      	strgt	r3, [sp, #28]
 8004486:	9b07      	ldr	r3, [sp, #28]
 8004488:	f1a3 0302 	sub.w	r3, r3, #2
 800448c:	bfcc      	ite	gt
 800448e:	2600      	movgt	r6, #0
 8004490:	2601      	movle	r6, #1
 8004492:	2b03      	cmp	r3, #3
 8004494:	f200 80ae 	bhi.w	80045f4 <_dtoa_r+0x33c>
 8004498:	e8df f003 	tbb	[pc, r3]
 800449c:	772f8482 	.word	0x772f8482
 80044a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80044a2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80044a4:	441d      	add	r5, r3
 80044a6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80044aa:	2b20      	cmp	r3, #32
 80044ac:	dd11      	ble.n	80044d2 <_dtoa_r+0x21a>
 80044ae:	9a00      	ldr	r2, [sp, #0]
 80044b0:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80044b4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80044b8:	fa22 f000 	lsr.w	r0, r2, r0
 80044bc:	fa08 f303 	lsl.w	r3, r8, r3
 80044c0:	4318      	orrs	r0, r3
 80044c2:	f7fc f81f 	bl	8000504 <__aeabi_ui2d>
 80044c6:	2301      	movs	r3, #1
 80044c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80044cc:	3d01      	subs	r5, #1
 80044ce:	9312      	str	r3, [sp, #72]	; 0x48
 80044d0:	e772      	b.n	80043b8 <_dtoa_r+0x100>
 80044d2:	f1c3 0020 	rsb	r0, r3, #32
 80044d6:	9b00      	ldr	r3, [sp, #0]
 80044d8:	fa03 f000 	lsl.w	r0, r3, r0
 80044dc:	e7f1      	b.n	80044c2 <_dtoa_r+0x20a>
 80044de:	2301      	movs	r3, #1
 80044e0:	e7b1      	b.n	8004446 <_dtoa_r+0x18e>
 80044e2:	900e      	str	r0, [sp, #56]	; 0x38
 80044e4:	e7b0      	b.n	8004448 <_dtoa_r+0x190>
 80044e6:	9b05      	ldr	r3, [sp, #20]
 80044e8:	eba3 030b 	sub.w	r3, r3, fp
 80044ec:	9305      	str	r3, [sp, #20]
 80044ee:	f1cb 0300 	rsb	r3, fp, #0
 80044f2:	9308      	str	r3, [sp, #32]
 80044f4:	2300      	movs	r3, #0
 80044f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80044f8:	e7bd      	b.n	8004476 <_dtoa_r+0x1be>
 80044fa:	2301      	movs	r3, #1
 80044fc:	9309      	str	r3, [sp, #36]	; 0x24
 80044fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004500:	2b00      	cmp	r3, #0
 8004502:	dd7a      	ble.n	80045fa <_dtoa_r+0x342>
 8004504:	9304      	str	r3, [sp, #16]
 8004506:	9303      	str	r3, [sp, #12]
 8004508:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800450a:	2200      	movs	r2, #0
 800450c:	606a      	str	r2, [r5, #4]
 800450e:	2104      	movs	r1, #4
 8004510:	f101 0214 	add.w	r2, r1, #20
 8004514:	429a      	cmp	r2, r3
 8004516:	d975      	bls.n	8004604 <_dtoa_r+0x34c>
 8004518:	6869      	ldr	r1, [r5, #4]
 800451a:	4620      	mov	r0, r4
 800451c:	f001 fa24 	bl	8005968 <_Balloc>
 8004520:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004522:	6028      	str	r0, [r5, #0]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	9302      	str	r3, [sp, #8]
 8004528:	9b03      	ldr	r3, [sp, #12]
 800452a:	2b0e      	cmp	r3, #14
 800452c:	f200 80e5 	bhi.w	80046fa <_dtoa_r+0x442>
 8004530:	2e00      	cmp	r6, #0
 8004532:	f000 80e2 	beq.w	80046fa <_dtoa_r+0x442>
 8004536:	ed9d 7b00 	vldr	d7, [sp]
 800453a:	f1bb 0f00 	cmp.w	fp, #0
 800453e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8004542:	dd74      	ble.n	800462e <_dtoa_r+0x376>
 8004544:	4a23      	ldr	r2, [pc, #140]	; (80045d4 <_dtoa_r+0x31c>)
 8004546:	f00b 030f 	and.w	r3, fp, #15
 800454a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800454e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004552:	06f0      	lsls	r0, r6, #27
 8004554:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004558:	d559      	bpl.n	800460e <_dtoa_r+0x356>
 800455a:	4b1f      	ldr	r3, [pc, #124]	; (80045d8 <_dtoa_r+0x320>)
 800455c:	ec51 0b17 	vmov	r0, r1, d7
 8004560:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004564:	f7fc f96e 	bl	8000844 <__aeabi_ddiv>
 8004568:	e9cd 0100 	strd	r0, r1, [sp]
 800456c:	f006 060f 	and.w	r6, r6, #15
 8004570:	2503      	movs	r5, #3
 8004572:	4f19      	ldr	r7, [pc, #100]	; (80045d8 <_dtoa_r+0x320>)
 8004574:	2e00      	cmp	r6, #0
 8004576:	d14c      	bne.n	8004612 <_dtoa_r+0x35a>
 8004578:	4642      	mov	r2, r8
 800457a:	464b      	mov	r3, r9
 800457c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004580:	f7fc f960 	bl	8000844 <__aeabi_ddiv>
 8004584:	e9cd 0100 	strd	r0, r1, [sp]
 8004588:	e06a      	b.n	8004660 <_dtoa_r+0x3a8>
 800458a:	2301      	movs	r3, #1
 800458c:	9309      	str	r3, [sp, #36]	; 0x24
 800458e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004590:	445b      	add	r3, fp
 8004592:	9304      	str	r3, [sp, #16]
 8004594:	3301      	adds	r3, #1
 8004596:	2b01      	cmp	r3, #1
 8004598:	9303      	str	r3, [sp, #12]
 800459a:	bfb8      	it	lt
 800459c:	2301      	movlt	r3, #1
 800459e:	e7b3      	b.n	8004508 <_dtoa_r+0x250>
 80045a0:	2300      	movs	r3, #0
 80045a2:	e7ab      	b.n	80044fc <_dtoa_r+0x244>
 80045a4:	2300      	movs	r3, #0
 80045a6:	e7f1      	b.n	800458c <_dtoa_r+0x2d4>
 80045a8:	636f4361 	.word	0x636f4361
 80045ac:	3fd287a7 	.word	0x3fd287a7
 80045b0:	8b60c8b3 	.word	0x8b60c8b3
 80045b4:	3fc68a28 	.word	0x3fc68a28
 80045b8:	509f79fb 	.word	0x509f79fb
 80045bc:	3fd34413 	.word	0x3fd34413
 80045c0:	7ff00000 	.word	0x7ff00000
 80045c4:	08008409 	.word	0x08008409
 80045c8:	08008400 	.word	0x08008400
 80045cc:	080083df 	.word	0x080083df
 80045d0:	3ff80000 	.word	0x3ff80000
 80045d4:	080084a0 	.word	0x080084a0
 80045d8:	08008478 	.word	0x08008478
 80045dc:	2601      	movs	r6, #1
 80045de:	2300      	movs	r3, #0
 80045e0:	9307      	str	r3, [sp, #28]
 80045e2:	9609      	str	r6, [sp, #36]	; 0x24
 80045e4:	f04f 33ff 	mov.w	r3, #4294967295
 80045e8:	9304      	str	r3, [sp, #16]
 80045ea:	9303      	str	r3, [sp, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	2312      	movs	r3, #18
 80045f0:	920a      	str	r2, [sp, #40]	; 0x28
 80045f2:	e789      	b.n	8004508 <_dtoa_r+0x250>
 80045f4:	2301      	movs	r3, #1
 80045f6:	9309      	str	r3, [sp, #36]	; 0x24
 80045f8:	e7f4      	b.n	80045e4 <_dtoa_r+0x32c>
 80045fa:	2301      	movs	r3, #1
 80045fc:	9304      	str	r3, [sp, #16]
 80045fe:	9303      	str	r3, [sp, #12]
 8004600:	461a      	mov	r2, r3
 8004602:	e7f5      	b.n	80045f0 <_dtoa_r+0x338>
 8004604:	686a      	ldr	r2, [r5, #4]
 8004606:	3201      	adds	r2, #1
 8004608:	606a      	str	r2, [r5, #4]
 800460a:	0049      	lsls	r1, r1, #1
 800460c:	e780      	b.n	8004510 <_dtoa_r+0x258>
 800460e:	2502      	movs	r5, #2
 8004610:	e7af      	b.n	8004572 <_dtoa_r+0x2ba>
 8004612:	07f1      	lsls	r1, r6, #31
 8004614:	d508      	bpl.n	8004628 <_dtoa_r+0x370>
 8004616:	4640      	mov	r0, r8
 8004618:	4649      	mov	r1, r9
 800461a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800461e:	f7fb ffe7 	bl	80005f0 <__aeabi_dmul>
 8004622:	3501      	adds	r5, #1
 8004624:	4680      	mov	r8, r0
 8004626:	4689      	mov	r9, r1
 8004628:	1076      	asrs	r6, r6, #1
 800462a:	3708      	adds	r7, #8
 800462c:	e7a2      	b.n	8004574 <_dtoa_r+0x2bc>
 800462e:	f000 809d 	beq.w	800476c <_dtoa_r+0x4b4>
 8004632:	f1cb 0600 	rsb	r6, fp, #0
 8004636:	4b9f      	ldr	r3, [pc, #636]	; (80048b4 <_dtoa_r+0x5fc>)
 8004638:	4f9f      	ldr	r7, [pc, #636]	; (80048b8 <_dtoa_r+0x600>)
 800463a:	f006 020f 	and.w	r2, r6, #15
 800463e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004646:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800464a:	f7fb ffd1 	bl	80005f0 <__aeabi_dmul>
 800464e:	e9cd 0100 	strd	r0, r1, [sp]
 8004652:	1136      	asrs	r6, r6, #4
 8004654:	2300      	movs	r3, #0
 8004656:	2502      	movs	r5, #2
 8004658:	2e00      	cmp	r6, #0
 800465a:	d17c      	bne.n	8004756 <_dtoa_r+0x49e>
 800465c:	2b00      	cmp	r3, #0
 800465e:	d191      	bne.n	8004584 <_dtoa_r+0x2cc>
 8004660:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004662:	2b00      	cmp	r3, #0
 8004664:	f000 8084 	beq.w	8004770 <_dtoa_r+0x4b8>
 8004668:	e9dd 8900 	ldrd	r8, r9, [sp]
 800466c:	2200      	movs	r2, #0
 800466e:	4b93      	ldr	r3, [pc, #588]	; (80048bc <_dtoa_r+0x604>)
 8004670:	4640      	mov	r0, r8
 8004672:	4649      	mov	r1, r9
 8004674:	f7fc fa2e 	bl	8000ad4 <__aeabi_dcmplt>
 8004678:	2800      	cmp	r0, #0
 800467a:	d079      	beq.n	8004770 <_dtoa_r+0x4b8>
 800467c:	9b03      	ldr	r3, [sp, #12]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d076      	beq.n	8004770 <_dtoa_r+0x4b8>
 8004682:	9b04      	ldr	r3, [sp, #16]
 8004684:	2b00      	cmp	r3, #0
 8004686:	dd34      	ble.n	80046f2 <_dtoa_r+0x43a>
 8004688:	2200      	movs	r2, #0
 800468a:	4b8d      	ldr	r3, [pc, #564]	; (80048c0 <_dtoa_r+0x608>)
 800468c:	4640      	mov	r0, r8
 800468e:	4649      	mov	r1, r9
 8004690:	f7fb ffae 	bl	80005f0 <__aeabi_dmul>
 8004694:	e9cd 0100 	strd	r0, r1, [sp]
 8004698:	9e04      	ldr	r6, [sp, #16]
 800469a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800469e:	3501      	adds	r5, #1
 80046a0:	4628      	mov	r0, r5
 80046a2:	f7fb ff3f 	bl	8000524 <__aeabi_i2d>
 80046a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80046aa:	f7fb ffa1 	bl	80005f0 <__aeabi_dmul>
 80046ae:	2200      	movs	r2, #0
 80046b0:	4b84      	ldr	r3, [pc, #528]	; (80048c4 <_dtoa_r+0x60c>)
 80046b2:	f7fb fdeb 	bl	800028c <__adddf3>
 80046b6:	4680      	mov	r8, r0
 80046b8:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80046bc:	2e00      	cmp	r6, #0
 80046be:	d15a      	bne.n	8004776 <_dtoa_r+0x4be>
 80046c0:	2200      	movs	r2, #0
 80046c2:	4b81      	ldr	r3, [pc, #516]	; (80048c8 <_dtoa_r+0x610>)
 80046c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80046c8:	f7fb fdde 	bl	8000288 <__aeabi_dsub>
 80046cc:	4642      	mov	r2, r8
 80046ce:	464b      	mov	r3, r9
 80046d0:	e9cd 0100 	strd	r0, r1, [sp]
 80046d4:	f7fc fa1c 	bl	8000b10 <__aeabi_dcmpgt>
 80046d8:	2800      	cmp	r0, #0
 80046da:	f040 829b 	bne.w	8004c14 <_dtoa_r+0x95c>
 80046de:	4642      	mov	r2, r8
 80046e0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80046e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80046e8:	f7fc f9f4 	bl	8000ad4 <__aeabi_dcmplt>
 80046ec:	2800      	cmp	r0, #0
 80046ee:	f040 828f 	bne.w	8004c10 <_dtoa_r+0x958>
 80046f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80046f6:	e9cd 2300 	strd	r2, r3, [sp]
 80046fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	f2c0 8150 	blt.w	80049a2 <_dtoa_r+0x6ea>
 8004702:	f1bb 0f0e 	cmp.w	fp, #14
 8004706:	f300 814c 	bgt.w	80049a2 <_dtoa_r+0x6ea>
 800470a:	4b6a      	ldr	r3, [pc, #424]	; (80048b4 <_dtoa_r+0x5fc>)
 800470c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004710:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004714:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004716:	2b00      	cmp	r3, #0
 8004718:	f280 80da 	bge.w	80048d0 <_dtoa_r+0x618>
 800471c:	9b03      	ldr	r3, [sp, #12]
 800471e:	2b00      	cmp	r3, #0
 8004720:	f300 80d6 	bgt.w	80048d0 <_dtoa_r+0x618>
 8004724:	f040 8273 	bne.w	8004c0e <_dtoa_r+0x956>
 8004728:	2200      	movs	r2, #0
 800472a:	4b67      	ldr	r3, [pc, #412]	; (80048c8 <_dtoa_r+0x610>)
 800472c:	4640      	mov	r0, r8
 800472e:	4649      	mov	r1, r9
 8004730:	f7fb ff5e 	bl	80005f0 <__aeabi_dmul>
 8004734:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004738:	f7fc f9e0 	bl	8000afc <__aeabi_dcmpge>
 800473c:	9e03      	ldr	r6, [sp, #12]
 800473e:	4637      	mov	r7, r6
 8004740:	2800      	cmp	r0, #0
 8004742:	f040 824a 	bne.w	8004bda <_dtoa_r+0x922>
 8004746:	9b02      	ldr	r3, [sp, #8]
 8004748:	9a02      	ldr	r2, [sp, #8]
 800474a:	1c5d      	adds	r5, r3, #1
 800474c:	2331      	movs	r3, #49	; 0x31
 800474e:	7013      	strb	r3, [r2, #0]
 8004750:	f10b 0b01 	add.w	fp, fp, #1
 8004754:	e245      	b.n	8004be2 <_dtoa_r+0x92a>
 8004756:	07f2      	lsls	r2, r6, #31
 8004758:	d505      	bpl.n	8004766 <_dtoa_r+0x4ae>
 800475a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800475e:	f7fb ff47 	bl	80005f0 <__aeabi_dmul>
 8004762:	3501      	adds	r5, #1
 8004764:	2301      	movs	r3, #1
 8004766:	1076      	asrs	r6, r6, #1
 8004768:	3708      	adds	r7, #8
 800476a:	e775      	b.n	8004658 <_dtoa_r+0x3a0>
 800476c:	2502      	movs	r5, #2
 800476e:	e777      	b.n	8004660 <_dtoa_r+0x3a8>
 8004770:	465f      	mov	r7, fp
 8004772:	9e03      	ldr	r6, [sp, #12]
 8004774:	e794      	b.n	80046a0 <_dtoa_r+0x3e8>
 8004776:	9a02      	ldr	r2, [sp, #8]
 8004778:	4b4e      	ldr	r3, [pc, #312]	; (80048b4 <_dtoa_r+0x5fc>)
 800477a:	4432      	add	r2, r6
 800477c:	9213      	str	r2, [sp, #76]	; 0x4c
 800477e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004780:	1e71      	subs	r1, r6, #1
 8004782:	2a00      	cmp	r2, #0
 8004784:	d048      	beq.n	8004818 <_dtoa_r+0x560>
 8004786:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800478a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800478e:	2000      	movs	r0, #0
 8004790:	494e      	ldr	r1, [pc, #312]	; (80048cc <_dtoa_r+0x614>)
 8004792:	f7fc f857 	bl	8000844 <__aeabi_ddiv>
 8004796:	4642      	mov	r2, r8
 8004798:	464b      	mov	r3, r9
 800479a:	f7fb fd75 	bl	8000288 <__aeabi_dsub>
 800479e:	9d02      	ldr	r5, [sp, #8]
 80047a0:	4680      	mov	r8, r0
 80047a2:	4689      	mov	r9, r1
 80047a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80047a8:	f7fc f9d2 	bl	8000b50 <__aeabi_d2iz>
 80047ac:	4606      	mov	r6, r0
 80047ae:	f7fb feb9 	bl	8000524 <__aeabi_i2d>
 80047b2:	4602      	mov	r2, r0
 80047b4:	460b      	mov	r3, r1
 80047b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80047ba:	f7fb fd65 	bl	8000288 <__aeabi_dsub>
 80047be:	3630      	adds	r6, #48	; 0x30
 80047c0:	f805 6b01 	strb.w	r6, [r5], #1
 80047c4:	4642      	mov	r2, r8
 80047c6:	464b      	mov	r3, r9
 80047c8:	e9cd 0100 	strd	r0, r1, [sp]
 80047cc:	f7fc f982 	bl	8000ad4 <__aeabi_dcmplt>
 80047d0:	2800      	cmp	r0, #0
 80047d2:	d165      	bne.n	80048a0 <_dtoa_r+0x5e8>
 80047d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80047d8:	2000      	movs	r0, #0
 80047da:	4938      	ldr	r1, [pc, #224]	; (80048bc <_dtoa_r+0x604>)
 80047dc:	f7fb fd54 	bl	8000288 <__aeabi_dsub>
 80047e0:	4642      	mov	r2, r8
 80047e2:	464b      	mov	r3, r9
 80047e4:	f7fc f976 	bl	8000ad4 <__aeabi_dcmplt>
 80047e8:	2800      	cmp	r0, #0
 80047ea:	f040 80ba 	bne.w	8004962 <_dtoa_r+0x6aa>
 80047ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80047f0:	429d      	cmp	r5, r3
 80047f2:	f43f af7e 	beq.w	80046f2 <_dtoa_r+0x43a>
 80047f6:	2200      	movs	r2, #0
 80047f8:	4b31      	ldr	r3, [pc, #196]	; (80048c0 <_dtoa_r+0x608>)
 80047fa:	4640      	mov	r0, r8
 80047fc:	4649      	mov	r1, r9
 80047fe:	f7fb fef7 	bl	80005f0 <__aeabi_dmul>
 8004802:	2200      	movs	r2, #0
 8004804:	4680      	mov	r8, r0
 8004806:	4689      	mov	r9, r1
 8004808:	4b2d      	ldr	r3, [pc, #180]	; (80048c0 <_dtoa_r+0x608>)
 800480a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800480e:	f7fb feef 	bl	80005f0 <__aeabi_dmul>
 8004812:	e9cd 0100 	strd	r0, r1, [sp]
 8004816:	e7c5      	b.n	80047a4 <_dtoa_r+0x4ec>
 8004818:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800481c:	4642      	mov	r2, r8
 800481e:	464b      	mov	r3, r9
 8004820:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004824:	f7fb fee4 	bl	80005f0 <__aeabi_dmul>
 8004828:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800482c:	9d02      	ldr	r5, [sp, #8]
 800482e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004832:	f7fc f98d 	bl	8000b50 <__aeabi_d2iz>
 8004836:	4606      	mov	r6, r0
 8004838:	f7fb fe74 	bl	8000524 <__aeabi_i2d>
 800483c:	3630      	adds	r6, #48	; 0x30
 800483e:	4602      	mov	r2, r0
 8004840:	460b      	mov	r3, r1
 8004842:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004846:	f7fb fd1f 	bl	8000288 <__aeabi_dsub>
 800484a:	f805 6b01 	strb.w	r6, [r5], #1
 800484e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004850:	42ab      	cmp	r3, r5
 8004852:	4680      	mov	r8, r0
 8004854:	4689      	mov	r9, r1
 8004856:	f04f 0200 	mov.w	r2, #0
 800485a:	d125      	bne.n	80048a8 <_dtoa_r+0x5f0>
 800485c:	4b1b      	ldr	r3, [pc, #108]	; (80048cc <_dtoa_r+0x614>)
 800485e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004862:	f7fb fd13 	bl	800028c <__adddf3>
 8004866:	4602      	mov	r2, r0
 8004868:	460b      	mov	r3, r1
 800486a:	4640      	mov	r0, r8
 800486c:	4649      	mov	r1, r9
 800486e:	f7fc f94f 	bl	8000b10 <__aeabi_dcmpgt>
 8004872:	2800      	cmp	r0, #0
 8004874:	d175      	bne.n	8004962 <_dtoa_r+0x6aa>
 8004876:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800487a:	2000      	movs	r0, #0
 800487c:	4913      	ldr	r1, [pc, #76]	; (80048cc <_dtoa_r+0x614>)
 800487e:	f7fb fd03 	bl	8000288 <__aeabi_dsub>
 8004882:	4602      	mov	r2, r0
 8004884:	460b      	mov	r3, r1
 8004886:	4640      	mov	r0, r8
 8004888:	4649      	mov	r1, r9
 800488a:	f7fc f923 	bl	8000ad4 <__aeabi_dcmplt>
 800488e:	2800      	cmp	r0, #0
 8004890:	f43f af2f 	beq.w	80046f2 <_dtoa_r+0x43a>
 8004894:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004898:	2b30      	cmp	r3, #48	; 0x30
 800489a:	f105 32ff 	add.w	r2, r5, #4294967295
 800489e:	d001      	beq.n	80048a4 <_dtoa_r+0x5ec>
 80048a0:	46bb      	mov	fp, r7
 80048a2:	e04d      	b.n	8004940 <_dtoa_r+0x688>
 80048a4:	4615      	mov	r5, r2
 80048a6:	e7f5      	b.n	8004894 <_dtoa_r+0x5dc>
 80048a8:	4b05      	ldr	r3, [pc, #20]	; (80048c0 <_dtoa_r+0x608>)
 80048aa:	f7fb fea1 	bl	80005f0 <__aeabi_dmul>
 80048ae:	e9cd 0100 	strd	r0, r1, [sp]
 80048b2:	e7bc      	b.n	800482e <_dtoa_r+0x576>
 80048b4:	080084a0 	.word	0x080084a0
 80048b8:	08008478 	.word	0x08008478
 80048bc:	3ff00000 	.word	0x3ff00000
 80048c0:	40240000 	.word	0x40240000
 80048c4:	401c0000 	.word	0x401c0000
 80048c8:	40140000 	.word	0x40140000
 80048cc:	3fe00000 	.word	0x3fe00000
 80048d0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80048d4:	9d02      	ldr	r5, [sp, #8]
 80048d6:	4642      	mov	r2, r8
 80048d8:	464b      	mov	r3, r9
 80048da:	4630      	mov	r0, r6
 80048dc:	4639      	mov	r1, r7
 80048de:	f7fb ffb1 	bl	8000844 <__aeabi_ddiv>
 80048e2:	f7fc f935 	bl	8000b50 <__aeabi_d2iz>
 80048e6:	9000      	str	r0, [sp, #0]
 80048e8:	f7fb fe1c 	bl	8000524 <__aeabi_i2d>
 80048ec:	4642      	mov	r2, r8
 80048ee:	464b      	mov	r3, r9
 80048f0:	f7fb fe7e 	bl	80005f0 <__aeabi_dmul>
 80048f4:	4602      	mov	r2, r0
 80048f6:	460b      	mov	r3, r1
 80048f8:	4630      	mov	r0, r6
 80048fa:	4639      	mov	r1, r7
 80048fc:	f7fb fcc4 	bl	8000288 <__aeabi_dsub>
 8004900:	9e00      	ldr	r6, [sp, #0]
 8004902:	9f03      	ldr	r7, [sp, #12]
 8004904:	3630      	adds	r6, #48	; 0x30
 8004906:	f805 6b01 	strb.w	r6, [r5], #1
 800490a:	9e02      	ldr	r6, [sp, #8]
 800490c:	1bae      	subs	r6, r5, r6
 800490e:	42b7      	cmp	r7, r6
 8004910:	4602      	mov	r2, r0
 8004912:	460b      	mov	r3, r1
 8004914:	d138      	bne.n	8004988 <_dtoa_r+0x6d0>
 8004916:	f7fb fcb9 	bl	800028c <__adddf3>
 800491a:	4606      	mov	r6, r0
 800491c:	460f      	mov	r7, r1
 800491e:	4602      	mov	r2, r0
 8004920:	460b      	mov	r3, r1
 8004922:	4640      	mov	r0, r8
 8004924:	4649      	mov	r1, r9
 8004926:	f7fc f8d5 	bl	8000ad4 <__aeabi_dcmplt>
 800492a:	b9c8      	cbnz	r0, 8004960 <_dtoa_r+0x6a8>
 800492c:	4632      	mov	r2, r6
 800492e:	463b      	mov	r3, r7
 8004930:	4640      	mov	r0, r8
 8004932:	4649      	mov	r1, r9
 8004934:	f7fc f8c4 	bl	8000ac0 <__aeabi_dcmpeq>
 8004938:	b110      	cbz	r0, 8004940 <_dtoa_r+0x688>
 800493a:	9b00      	ldr	r3, [sp, #0]
 800493c:	07db      	lsls	r3, r3, #31
 800493e:	d40f      	bmi.n	8004960 <_dtoa_r+0x6a8>
 8004940:	4651      	mov	r1, sl
 8004942:	4620      	mov	r0, r4
 8004944:	f001 f844 	bl	80059d0 <_Bfree>
 8004948:	2300      	movs	r3, #0
 800494a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800494c:	702b      	strb	r3, [r5, #0]
 800494e:	f10b 0301 	add.w	r3, fp, #1
 8004952:	6013      	str	r3, [r2, #0]
 8004954:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004956:	2b00      	cmp	r3, #0
 8004958:	f43f acf8 	beq.w	800434c <_dtoa_r+0x94>
 800495c:	601d      	str	r5, [r3, #0]
 800495e:	e4f5      	b.n	800434c <_dtoa_r+0x94>
 8004960:	465f      	mov	r7, fp
 8004962:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004966:	2a39      	cmp	r2, #57	; 0x39
 8004968:	f105 33ff 	add.w	r3, r5, #4294967295
 800496c:	d106      	bne.n	800497c <_dtoa_r+0x6c4>
 800496e:	9a02      	ldr	r2, [sp, #8]
 8004970:	429a      	cmp	r2, r3
 8004972:	d107      	bne.n	8004984 <_dtoa_r+0x6cc>
 8004974:	2330      	movs	r3, #48	; 0x30
 8004976:	7013      	strb	r3, [r2, #0]
 8004978:	3701      	adds	r7, #1
 800497a:	4613      	mov	r3, r2
 800497c:	781a      	ldrb	r2, [r3, #0]
 800497e:	3201      	adds	r2, #1
 8004980:	701a      	strb	r2, [r3, #0]
 8004982:	e78d      	b.n	80048a0 <_dtoa_r+0x5e8>
 8004984:	461d      	mov	r5, r3
 8004986:	e7ec      	b.n	8004962 <_dtoa_r+0x6aa>
 8004988:	2200      	movs	r2, #0
 800498a:	4ba4      	ldr	r3, [pc, #656]	; (8004c1c <_dtoa_r+0x964>)
 800498c:	f7fb fe30 	bl	80005f0 <__aeabi_dmul>
 8004990:	2200      	movs	r2, #0
 8004992:	2300      	movs	r3, #0
 8004994:	4606      	mov	r6, r0
 8004996:	460f      	mov	r7, r1
 8004998:	f7fc f892 	bl	8000ac0 <__aeabi_dcmpeq>
 800499c:	2800      	cmp	r0, #0
 800499e:	d09a      	beq.n	80048d6 <_dtoa_r+0x61e>
 80049a0:	e7ce      	b.n	8004940 <_dtoa_r+0x688>
 80049a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80049a4:	2a00      	cmp	r2, #0
 80049a6:	f000 80cd 	beq.w	8004b44 <_dtoa_r+0x88c>
 80049aa:	9a07      	ldr	r2, [sp, #28]
 80049ac:	2a01      	cmp	r2, #1
 80049ae:	f300 80af 	bgt.w	8004b10 <_dtoa_r+0x858>
 80049b2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80049b4:	2a00      	cmp	r2, #0
 80049b6:	f000 80a7 	beq.w	8004b08 <_dtoa_r+0x850>
 80049ba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80049be:	9e08      	ldr	r6, [sp, #32]
 80049c0:	9d05      	ldr	r5, [sp, #20]
 80049c2:	9a05      	ldr	r2, [sp, #20]
 80049c4:	441a      	add	r2, r3
 80049c6:	9205      	str	r2, [sp, #20]
 80049c8:	9a06      	ldr	r2, [sp, #24]
 80049ca:	2101      	movs	r1, #1
 80049cc:	441a      	add	r2, r3
 80049ce:	4620      	mov	r0, r4
 80049d0:	9206      	str	r2, [sp, #24]
 80049d2:	f001 f89d 	bl	8005b10 <__i2b>
 80049d6:	4607      	mov	r7, r0
 80049d8:	2d00      	cmp	r5, #0
 80049da:	dd0c      	ble.n	80049f6 <_dtoa_r+0x73e>
 80049dc:	9b06      	ldr	r3, [sp, #24]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	dd09      	ble.n	80049f6 <_dtoa_r+0x73e>
 80049e2:	42ab      	cmp	r3, r5
 80049e4:	9a05      	ldr	r2, [sp, #20]
 80049e6:	bfa8      	it	ge
 80049e8:	462b      	movge	r3, r5
 80049ea:	1ad2      	subs	r2, r2, r3
 80049ec:	9205      	str	r2, [sp, #20]
 80049ee:	9a06      	ldr	r2, [sp, #24]
 80049f0:	1aed      	subs	r5, r5, r3
 80049f2:	1ad3      	subs	r3, r2, r3
 80049f4:	9306      	str	r3, [sp, #24]
 80049f6:	9b08      	ldr	r3, [sp, #32]
 80049f8:	b1f3      	cbz	r3, 8004a38 <_dtoa_r+0x780>
 80049fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f000 80a5 	beq.w	8004b4c <_dtoa_r+0x894>
 8004a02:	2e00      	cmp	r6, #0
 8004a04:	dd10      	ble.n	8004a28 <_dtoa_r+0x770>
 8004a06:	4639      	mov	r1, r7
 8004a08:	4632      	mov	r2, r6
 8004a0a:	4620      	mov	r0, r4
 8004a0c:	f001 f916 	bl	8005c3c <__pow5mult>
 8004a10:	4652      	mov	r2, sl
 8004a12:	4601      	mov	r1, r0
 8004a14:	4607      	mov	r7, r0
 8004a16:	4620      	mov	r0, r4
 8004a18:	f001 f883 	bl	8005b22 <__multiply>
 8004a1c:	4651      	mov	r1, sl
 8004a1e:	4680      	mov	r8, r0
 8004a20:	4620      	mov	r0, r4
 8004a22:	f000 ffd5 	bl	80059d0 <_Bfree>
 8004a26:	46c2      	mov	sl, r8
 8004a28:	9b08      	ldr	r3, [sp, #32]
 8004a2a:	1b9a      	subs	r2, r3, r6
 8004a2c:	d004      	beq.n	8004a38 <_dtoa_r+0x780>
 8004a2e:	4651      	mov	r1, sl
 8004a30:	4620      	mov	r0, r4
 8004a32:	f001 f903 	bl	8005c3c <__pow5mult>
 8004a36:	4682      	mov	sl, r0
 8004a38:	2101      	movs	r1, #1
 8004a3a:	4620      	mov	r0, r4
 8004a3c:	f001 f868 	bl	8005b10 <__i2b>
 8004a40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	4606      	mov	r6, r0
 8004a46:	f340 8083 	ble.w	8004b50 <_dtoa_r+0x898>
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	4601      	mov	r1, r0
 8004a4e:	4620      	mov	r0, r4
 8004a50:	f001 f8f4 	bl	8005c3c <__pow5mult>
 8004a54:	9b07      	ldr	r3, [sp, #28]
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	4606      	mov	r6, r0
 8004a5a:	dd7c      	ble.n	8004b56 <_dtoa_r+0x89e>
 8004a5c:	f04f 0800 	mov.w	r8, #0
 8004a60:	6933      	ldr	r3, [r6, #16]
 8004a62:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004a66:	6918      	ldr	r0, [r3, #16]
 8004a68:	f001 f804 	bl	8005a74 <__hi0bits>
 8004a6c:	f1c0 0020 	rsb	r0, r0, #32
 8004a70:	9b06      	ldr	r3, [sp, #24]
 8004a72:	4418      	add	r0, r3
 8004a74:	f010 001f 	ands.w	r0, r0, #31
 8004a78:	f000 8096 	beq.w	8004ba8 <_dtoa_r+0x8f0>
 8004a7c:	f1c0 0320 	rsb	r3, r0, #32
 8004a80:	2b04      	cmp	r3, #4
 8004a82:	f340 8087 	ble.w	8004b94 <_dtoa_r+0x8dc>
 8004a86:	9b05      	ldr	r3, [sp, #20]
 8004a88:	f1c0 001c 	rsb	r0, r0, #28
 8004a8c:	4403      	add	r3, r0
 8004a8e:	9305      	str	r3, [sp, #20]
 8004a90:	9b06      	ldr	r3, [sp, #24]
 8004a92:	4405      	add	r5, r0
 8004a94:	4403      	add	r3, r0
 8004a96:	9306      	str	r3, [sp, #24]
 8004a98:	9b05      	ldr	r3, [sp, #20]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	dd05      	ble.n	8004aaa <_dtoa_r+0x7f2>
 8004a9e:	4651      	mov	r1, sl
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	4620      	mov	r0, r4
 8004aa4:	f001 f918 	bl	8005cd8 <__lshift>
 8004aa8:	4682      	mov	sl, r0
 8004aaa:	9b06      	ldr	r3, [sp, #24]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	dd05      	ble.n	8004abc <_dtoa_r+0x804>
 8004ab0:	4631      	mov	r1, r6
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	4620      	mov	r0, r4
 8004ab6:	f001 f90f 	bl	8005cd8 <__lshift>
 8004aba:	4606      	mov	r6, r0
 8004abc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d074      	beq.n	8004bac <_dtoa_r+0x8f4>
 8004ac2:	4631      	mov	r1, r6
 8004ac4:	4650      	mov	r0, sl
 8004ac6:	f001 f958 	bl	8005d7a <__mcmp>
 8004aca:	2800      	cmp	r0, #0
 8004acc:	da6e      	bge.n	8004bac <_dtoa_r+0x8f4>
 8004ace:	2300      	movs	r3, #0
 8004ad0:	4651      	mov	r1, sl
 8004ad2:	220a      	movs	r2, #10
 8004ad4:	4620      	mov	r0, r4
 8004ad6:	f000 ff92 	bl	80059fe <__multadd>
 8004ada:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004adc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004ae0:	4682      	mov	sl, r0
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	f000 81a8 	beq.w	8004e38 <_dtoa_r+0xb80>
 8004ae8:	2300      	movs	r3, #0
 8004aea:	4639      	mov	r1, r7
 8004aec:	220a      	movs	r2, #10
 8004aee:	4620      	mov	r0, r4
 8004af0:	f000 ff85 	bl	80059fe <__multadd>
 8004af4:	9b04      	ldr	r3, [sp, #16]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	4607      	mov	r7, r0
 8004afa:	f300 80c8 	bgt.w	8004c8e <_dtoa_r+0x9d6>
 8004afe:	9b07      	ldr	r3, [sp, #28]
 8004b00:	2b02      	cmp	r3, #2
 8004b02:	f340 80c4 	ble.w	8004c8e <_dtoa_r+0x9d6>
 8004b06:	e059      	b.n	8004bbc <_dtoa_r+0x904>
 8004b08:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004b0a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004b0e:	e756      	b.n	80049be <_dtoa_r+0x706>
 8004b10:	9b03      	ldr	r3, [sp, #12]
 8004b12:	1e5e      	subs	r6, r3, #1
 8004b14:	9b08      	ldr	r3, [sp, #32]
 8004b16:	42b3      	cmp	r3, r6
 8004b18:	bfbf      	itttt	lt
 8004b1a:	9b08      	ldrlt	r3, [sp, #32]
 8004b1c:	9608      	strlt	r6, [sp, #32]
 8004b1e:	1af2      	sublt	r2, r6, r3
 8004b20:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8004b22:	bfb6      	itet	lt
 8004b24:	189b      	addlt	r3, r3, r2
 8004b26:	1b9e      	subge	r6, r3, r6
 8004b28:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8004b2a:	9b03      	ldr	r3, [sp, #12]
 8004b2c:	bfb8      	it	lt
 8004b2e:	2600      	movlt	r6, #0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	bfb9      	ittee	lt
 8004b34:	9b05      	ldrlt	r3, [sp, #20]
 8004b36:	9a03      	ldrlt	r2, [sp, #12]
 8004b38:	9d05      	ldrge	r5, [sp, #20]
 8004b3a:	9b03      	ldrge	r3, [sp, #12]
 8004b3c:	bfbc      	itt	lt
 8004b3e:	1a9d      	sublt	r5, r3, r2
 8004b40:	2300      	movlt	r3, #0
 8004b42:	e73e      	b.n	80049c2 <_dtoa_r+0x70a>
 8004b44:	9e08      	ldr	r6, [sp, #32]
 8004b46:	9d05      	ldr	r5, [sp, #20]
 8004b48:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004b4a:	e745      	b.n	80049d8 <_dtoa_r+0x720>
 8004b4c:	9a08      	ldr	r2, [sp, #32]
 8004b4e:	e76e      	b.n	8004a2e <_dtoa_r+0x776>
 8004b50:	9b07      	ldr	r3, [sp, #28]
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	dc19      	bgt.n	8004b8a <_dtoa_r+0x8d2>
 8004b56:	9b00      	ldr	r3, [sp, #0]
 8004b58:	b9bb      	cbnz	r3, 8004b8a <_dtoa_r+0x8d2>
 8004b5a:	9b01      	ldr	r3, [sp, #4]
 8004b5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b60:	b99b      	cbnz	r3, 8004b8a <_dtoa_r+0x8d2>
 8004b62:	9b01      	ldr	r3, [sp, #4]
 8004b64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004b68:	0d1b      	lsrs	r3, r3, #20
 8004b6a:	051b      	lsls	r3, r3, #20
 8004b6c:	b183      	cbz	r3, 8004b90 <_dtoa_r+0x8d8>
 8004b6e:	9b05      	ldr	r3, [sp, #20]
 8004b70:	3301      	adds	r3, #1
 8004b72:	9305      	str	r3, [sp, #20]
 8004b74:	9b06      	ldr	r3, [sp, #24]
 8004b76:	3301      	adds	r3, #1
 8004b78:	9306      	str	r3, [sp, #24]
 8004b7a:	f04f 0801 	mov.w	r8, #1
 8004b7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	f47f af6d 	bne.w	8004a60 <_dtoa_r+0x7a8>
 8004b86:	2001      	movs	r0, #1
 8004b88:	e772      	b.n	8004a70 <_dtoa_r+0x7b8>
 8004b8a:	f04f 0800 	mov.w	r8, #0
 8004b8e:	e7f6      	b.n	8004b7e <_dtoa_r+0x8c6>
 8004b90:	4698      	mov	r8, r3
 8004b92:	e7f4      	b.n	8004b7e <_dtoa_r+0x8c6>
 8004b94:	d080      	beq.n	8004a98 <_dtoa_r+0x7e0>
 8004b96:	9a05      	ldr	r2, [sp, #20]
 8004b98:	331c      	adds	r3, #28
 8004b9a:	441a      	add	r2, r3
 8004b9c:	9205      	str	r2, [sp, #20]
 8004b9e:	9a06      	ldr	r2, [sp, #24]
 8004ba0:	441a      	add	r2, r3
 8004ba2:	441d      	add	r5, r3
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	e776      	b.n	8004a96 <_dtoa_r+0x7de>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	e7f4      	b.n	8004b96 <_dtoa_r+0x8de>
 8004bac:	9b03      	ldr	r3, [sp, #12]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	dc36      	bgt.n	8004c20 <_dtoa_r+0x968>
 8004bb2:	9b07      	ldr	r3, [sp, #28]
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	dd33      	ble.n	8004c20 <_dtoa_r+0x968>
 8004bb8:	9b03      	ldr	r3, [sp, #12]
 8004bba:	9304      	str	r3, [sp, #16]
 8004bbc:	9b04      	ldr	r3, [sp, #16]
 8004bbe:	b963      	cbnz	r3, 8004bda <_dtoa_r+0x922>
 8004bc0:	4631      	mov	r1, r6
 8004bc2:	2205      	movs	r2, #5
 8004bc4:	4620      	mov	r0, r4
 8004bc6:	f000 ff1a 	bl	80059fe <__multadd>
 8004bca:	4601      	mov	r1, r0
 8004bcc:	4606      	mov	r6, r0
 8004bce:	4650      	mov	r0, sl
 8004bd0:	f001 f8d3 	bl	8005d7a <__mcmp>
 8004bd4:	2800      	cmp	r0, #0
 8004bd6:	f73f adb6 	bgt.w	8004746 <_dtoa_r+0x48e>
 8004bda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bdc:	9d02      	ldr	r5, [sp, #8]
 8004bde:	ea6f 0b03 	mvn.w	fp, r3
 8004be2:	2300      	movs	r3, #0
 8004be4:	9303      	str	r3, [sp, #12]
 8004be6:	4631      	mov	r1, r6
 8004be8:	4620      	mov	r0, r4
 8004bea:	f000 fef1 	bl	80059d0 <_Bfree>
 8004bee:	2f00      	cmp	r7, #0
 8004bf0:	f43f aea6 	beq.w	8004940 <_dtoa_r+0x688>
 8004bf4:	9b03      	ldr	r3, [sp, #12]
 8004bf6:	b12b      	cbz	r3, 8004c04 <_dtoa_r+0x94c>
 8004bf8:	42bb      	cmp	r3, r7
 8004bfa:	d003      	beq.n	8004c04 <_dtoa_r+0x94c>
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	4620      	mov	r0, r4
 8004c00:	f000 fee6 	bl	80059d0 <_Bfree>
 8004c04:	4639      	mov	r1, r7
 8004c06:	4620      	mov	r0, r4
 8004c08:	f000 fee2 	bl	80059d0 <_Bfree>
 8004c0c:	e698      	b.n	8004940 <_dtoa_r+0x688>
 8004c0e:	2600      	movs	r6, #0
 8004c10:	4637      	mov	r7, r6
 8004c12:	e7e2      	b.n	8004bda <_dtoa_r+0x922>
 8004c14:	46bb      	mov	fp, r7
 8004c16:	4637      	mov	r7, r6
 8004c18:	e595      	b.n	8004746 <_dtoa_r+0x48e>
 8004c1a:	bf00      	nop
 8004c1c:	40240000 	.word	0x40240000
 8004c20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c22:	bb93      	cbnz	r3, 8004c8a <_dtoa_r+0x9d2>
 8004c24:	9b03      	ldr	r3, [sp, #12]
 8004c26:	9304      	str	r3, [sp, #16]
 8004c28:	9d02      	ldr	r5, [sp, #8]
 8004c2a:	4631      	mov	r1, r6
 8004c2c:	4650      	mov	r0, sl
 8004c2e:	f7ff fab5 	bl	800419c <quorem>
 8004c32:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004c36:	f805 9b01 	strb.w	r9, [r5], #1
 8004c3a:	9b02      	ldr	r3, [sp, #8]
 8004c3c:	9a04      	ldr	r2, [sp, #16]
 8004c3e:	1aeb      	subs	r3, r5, r3
 8004c40:	429a      	cmp	r2, r3
 8004c42:	f300 80dc 	bgt.w	8004dfe <_dtoa_r+0xb46>
 8004c46:	9b02      	ldr	r3, [sp, #8]
 8004c48:	2a01      	cmp	r2, #1
 8004c4a:	bfac      	ite	ge
 8004c4c:	189b      	addge	r3, r3, r2
 8004c4e:	3301      	addlt	r3, #1
 8004c50:	4698      	mov	r8, r3
 8004c52:	2300      	movs	r3, #0
 8004c54:	9303      	str	r3, [sp, #12]
 8004c56:	4651      	mov	r1, sl
 8004c58:	2201      	movs	r2, #1
 8004c5a:	4620      	mov	r0, r4
 8004c5c:	f001 f83c 	bl	8005cd8 <__lshift>
 8004c60:	4631      	mov	r1, r6
 8004c62:	4682      	mov	sl, r0
 8004c64:	f001 f889 	bl	8005d7a <__mcmp>
 8004c68:	2800      	cmp	r0, #0
 8004c6a:	f300 808d 	bgt.w	8004d88 <_dtoa_r+0xad0>
 8004c6e:	d103      	bne.n	8004c78 <_dtoa_r+0x9c0>
 8004c70:	f019 0f01 	tst.w	r9, #1
 8004c74:	f040 8088 	bne.w	8004d88 <_dtoa_r+0xad0>
 8004c78:	4645      	mov	r5, r8
 8004c7a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004c7e:	2b30      	cmp	r3, #48	; 0x30
 8004c80:	f105 32ff 	add.w	r2, r5, #4294967295
 8004c84:	d1af      	bne.n	8004be6 <_dtoa_r+0x92e>
 8004c86:	4615      	mov	r5, r2
 8004c88:	e7f7      	b.n	8004c7a <_dtoa_r+0x9c2>
 8004c8a:	9b03      	ldr	r3, [sp, #12]
 8004c8c:	9304      	str	r3, [sp, #16]
 8004c8e:	2d00      	cmp	r5, #0
 8004c90:	dd05      	ble.n	8004c9e <_dtoa_r+0x9e6>
 8004c92:	4639      	mov	r1, r7
 8004c94:	462a      	mov	r2, r5
 8004c96:	4620      	mov	r0, r4
 8004c98:	f001 f81e 	bl	8005cd8 <__lshift>
 8004c9c:	4607      	mov	r7, r0
 8004c9e:	f1b8 0f00 	cmp.w	r8, #0
 8004ca2:	d04c      	beq.n	8004d3e <_dtoa_r+0xa86>
 8004ca4:	6879      	ldr	r1, [r7, #4]
 8004ca6:	4620      	mov	r0, r4
 8004ca8:	f000 fe5e 	bl	8005968 <_Balloc>
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	3202      	adds	r2, #2
 8004cb0:	4605      	mov	r5, r0
 8004cb2:	0092      	lsls	r2, r2, #2
 8004cb4:	f107 010c 	add.w	r1, r7, #12
 8004cb8:	300c      	adds	r0, #12
 8004cba:	f000 fe35 	bl	8005928 <memcpy>
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	4629      	mov	r1, r5
 8004cc2:	4620      	mov	r0, r4
 8004cc4:	f001 f808 	bl	8005cd8 <__lshift>
 8004cc8:	9b00      	ldr	r3, [sp, #0]
 8004cca:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004cce:	9703      	str	r7, [sp, #12]
 8004cd0:	f003 0301 	and.w	r3, r3, #1
 8004cd4:	4607      	mov	r7, r0
 8004cd6:	9305      	str	r3, [sp, #20]
 8004cd8:	4631      	mov	r1, r6
 8004cda:	4650      	mov	r0, sl
 8004cdc:	f7ff fa5e 	bl	800419c <quorem>
 8004ce0:	9903      	ldr	r1, [sp, #12]
 8004ce2:	4605      	mov	r5, r0
 8004ce4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004ce8:	4650      	mov	r0, sl
 8004cea:	f001 f846 	bl	8005d7a <__mcmp>
 8004cee:	463a      	mov	r2, r7
 8004cf0:	9000      	str	r0, [sp, #0]
 8004cf2:	4631      	mov	r1, r6
 8004cf4:	4620      	mov	r0, r4
 8004cf6:	f001 f85a 	bl	8005dae <__mdiff>
 8004cfa:	68c3      	ldr	r3, [r0, #12]
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	bb03      	cbnz	r3, 8004d42 <_dtoa_r+0xa8a>
 8004d00:	4601      	mov	r1, r0
 8004d02:	9006      	str	r0, [sp, #24]
 8004d04:	4650      	mov	r0, sl
 8004d06:	f001 f838 	bl	8005d7a <__mcmp>
 8004d0a:	9a06      	ldr	r2, [sp, #24]
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	4611      	mov	r1, r2
 8004d10:	4620      	mov	r0, r4
 8004d12:	9306      	str	r3, [sp, #24]
 8004d14:	f000 fe5c 	bl	80059d0 <_Bfree>
 8004d18:	9b06      	ldr	r3, [sp, #24]
 8004d1a:	b9a3      	cbnz	r3, 8004d46 <_dtoa_r+0xa8e>
 8004d1c:	9a07      	ldr	r2, [sp, #28]
 8004d1e:	b992      	cbnz	r2, 8004d46 <_dtoa_r+0xa8e>
 8004d20:	9a05      	ldr	r2, [sp, #20]
 8004d22:	b982      	cbnz	r2, 8004d46 <_dtoa_r+0xa8e>
 8004d24:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004d28:	d029      	beq.n	8004d7e <_dtoa_r+0xac6>
 8004d2a:	9b00      	ldr	r3, [sp, #0]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	dd01      	ble.n	8004d34 <_dtoa_r+0xa7c>
 8004d30:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8004d34:	f108 0501 	add.w	r5, r8, #1
 8004d38:	f888 9000 	strb.w	r9, [r8]
 8004d3c:	e753      	b.n	8004be6 <_dtoa_r+0x92e>
 8004d3e:	4638      	mov	r0, r7
 8004d40:	e7c2      	b.n	8004cc8 <_dtoa_r+0xa10>
 8004d42:	2301      	movs	r3, #1
 8004d44:	e7e3      	b.n	8004d0e <_dtoa_r+0xa56>
 8004d46:	9a00      	ldr	r2, [sp, #0]
 8004d48:	2a00      	cmp	r2, #0
 8004d4a:	db04      	blt.n	8004d56 <_dtoa_r+0xa9e>
 8004d4c:	d125      	bne.n	8004d9a <_dtoa_r+0xae2>
 8004d4e:	9a07      	ldr	r2, [sp, #28]
 8004d50:	bb1a      	cbnz	r2, 8004d9a <_dtoa_r+0xae2>
 8004d52:	9a05      	ldr	r2, [sp, #20]
 8004d54:	bb0a      	cbnz	r2, 8004d9a <_dtoa_r+0xae2>
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	ddec      	ble.n	8004d34 <_dtoa_r+0xa7c>
 8004d5a:	4651      	mov	r1, sl
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	4620      	mov	r0, r4
 8004d60:	f000 ffba 	bl	8005cd8 <__lshift>
 8004d64:	4631      	mov	r1, r6
 8004d66:	4682      	mov	sl, r0
 8004d68:	f001 f807 	bl	8005d7a <__mcmp>
 8004d6c:	2800      	cmp	r0, #0
 8004d6e:	dc03      	bgt.n	8004d78 <_dtoa_r+0xac0>
 8004d70:	d1e0      	bne.n	8004d34 <_dtoa_r+0xa7c>
 8004d72:	f019 0f01 	tst.w	r9, #1
 8004d76:	d0dd      	beq.n	8004d34 <_dtoa_r+0xa7c>
 8004d78:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004d7c:	d1d8      	bne.n	8004d30 <_dtoa_r+0xa78>
 8004d7e:	2339      	movs	r3, #57	; 0x39
 8004d80:	f888 3000 	strb.w	r3, [r8]
 8004d84:	f108 0801 	add.w	r8, r8, #1
 8004d88:	4645      	mov	r5, r8
 8004d8a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004d8e:	2b39      	cmp	r3, #57	; 0x39
 8004d90:	f105 32ff 	add.w	r2, r5, #4294967295
 8004d94:	d03b      	beq.n	8004e0e <_dtoa_r+0xb56>
 8004d96:	3301      	adds	r3, #1
 8004d98:	e040      	b.n	8004e1c <_dtoa_r+0xb64>
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f108 0501 	add.w	r5, r8, #1
 8004da0:	dd05      	ble.n	8004dae <_dtoa_r+0xaf6>
 8004da2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004da6:	d0ea      	beq.n	8004d7e <_dtoa_r+0xac6>
 8004da8:	f109 0901 	add.w	r9, r9, #1
 8004dac:	e7c4      	b.n	8004d38 <_dtoa_r+0xa80>
 8004dae:	9b02      	ldr	r3, [sp, #8]
 8004db0:	9a04      	ldr	r2, [sp, #16]
 8004db2:	f805 9c01 	strb.w	r9, [r5, #-1]
 8004db6:	1aeb      	subs	r3, r5, r3
 8004db8:	4293      	cmp	r3, r2
 8004dba:	46a8      	mov	r8, r5
 8004dbc:	f43f af4b 	beq.w	8004c56 <_dtoa_r+0x99e>
 8004dc0:	4651      	mov	r1, sl
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	220a      	movs	r2, #10
 8004dc6:	4620      	mov	r0, r4
 8004dc8:	f000 fe19 	bl	80059fe <__multadd>
 8004dcc:	9b03      	ldr	r3, [sp, #12]
 8004dce:	9903      	ldr	r1, [sp, #12]
 8004dd0:	42bb      	cmp	r3, r7
 8004dd2:	4682      	mov	sl, r0
 8004dd4:	f04f 0300 	mov.w	r3, #0
 8004dd8:	f04f 020a 	mov.w	r2, #10
 8004ddc:	4620      	mov	r0, r4
 8004dde:	d104      	bne.n	8004dea <_dtoa_r+0xb32>
 8004de0:	f000 fe0d 	bl	80059fe <__multadd>
 8004de4:	9003      	str	r0, [sp, #12]
 8004de6:	4607      	mov	r7, r0
 8004de8:	e776      	b.n	8004cd8 <_dtoa_r+0xa20>
 8004dea:	f000 fe08 	bl	80059fe <__multadd>
 8004dee:	2300      	movs	r3, #0
 8004df0:	9003      	str	r0, [sp, #12]
 8004df2:	220a      	movs	r2, #10
 8004df4:	4639      	mov	r1, r7
 8004df6:	4620      	mov	r0, r4
 8004df8:	f000 fe01 	bl	80059fe <__multadd>
 8004dfc:	e7f3      	b.n	8004de6 <_dtoa_r+0xb2e>
 8004dfe:	4651      	mov	r1, sl
 8004e00:	2300      	movs	r3, #0
 8004e02:	220a      	movs	r2, #10
 8004e04:	4620      	mov	r0, r4
 8004e06:	f000 fdfa 	bl	80059fe <__multadd>
 8004e0a:	4682      	mov	sl, r0
 8004e0c:	e70d      	b.n	8004c2a <_dtoa_r+0x972>
 8004e0e:	9b02      	ldr	r3, [sp, #8]
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d105      	bne.n	8004e20 <_dtoa_r+0xb68>
 8004e14:	9a02      	ldr	r2, [sp, #8]
 8004e16:	f10b 0b01 	add.w	fp, fp, #1
 8004e1a:	2331      	movs	r3, #49	; 0x31
 8004e1c:	7013      	strb	r3, [r2, #0]
 8004e1e:	e6e2      	b.n	8004be6 <_dtoa_r+0x92e>
 8004e20:	4615      	mov	r5, r2
 8004e22:	e7b2      	b.n	8004d8a <_dtoa_r+0xad2>
 8004e24:	4b09      	ldr	r3, [pc, #36]	; (8004e4c <_dtoa_r+0xb94>)
 8004e26:	f7ff baae 	b.w	8004386 <_dtoa_r+0xce>
 8004e2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	f47f aa88 	bne.w	8004342 <_dtoa_r+0x8a>
 8004e32:	4b07      	ldr	r3, [pc, #28]	; (8004e50 <_dtoa_r+0xb98>)
 8004e34:	f7ff baa7 	b.w	8004386 <_dtoa_r+0xce>
 8004e38:	9b04      	ldr	r3, [sp, #16]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	f73f aef4 	bgt.w	8004c28 <_dtoa_r+0x970>
 8004e40:	9b07      	ldr	r3, [sp, #28]
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	f77f aef0 	ble.w	8004c28 <_dtoa_r+0x970>
 8004e48:	e6b8      	b.n	8004bbc <_dtoa_r+0x904>
 8004e4a:	bf00      	nop
 8004e4c:	080083de 	.word	0x080083de
 8004e50:	08008400 	.word	0x08008400

08004e54 <__sflush_r>:
 8004e54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004e58:	b293      	uxth	r3, r2
 8004e5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e5e:	4605      	mov	r5, r0
 8004e60:	0718      	lsls	r0, r3, #28
 8004e62:	460c      	mov	r4, r1
 8004e64:	d461      	bmi.n	8004f2a <__sflush_r+0xd6>
 8004e66:	684b      	ldr	r3, [r1, #4]
 8004e68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	818a      	strh	r2, [r1, #12]
 8004e70:	dc05      	bgt.n	8004e7e <__sflush_r+0x2a>
 8004e72:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	dc02      	bgt.n	8004e7e <__sflush_r+0x2a>
 8004e78:	2000      	movs	r0, #0
 8004e7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e7e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004e80:	2e00      	cmp	r6, #0
 8004e82:	d0f9      	beq.n	8004e78 <__sflush_r+0x24>
 8004e84:	2300      	movs	r3, #0
 8004e86:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004e8a:	682f      	ldr	r7, [r5, #0]
 8004e8c:	602b      	str	r3, [r5, #0]
 8004e8e:	d037      	beq.n	8004f00 <__sflush_r+0xac>
 8004e90:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004e92:	89a3      	ldrh	r3, [r4, #12]
 8004e94:	075a      	lsls	r2, r3, #29
 8004e96:	d505      	bpl.n	8004ea4 <__sflush_r+0x50>
 8004e98:	6863      	ldr	r3, [r4, #4]
 8004e9a:	1ac0      	subs	r0, r0, r3
 8004e9c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004e9e:	b10b      	cbz	r3, 8004ea4 <__sflush_r+0x50>
 8004ea0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004ea2:	1ac0      	subs	r0, r0, r3
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004eaa:	6a21      	ldr	r1, [r4, #32]
 8004eac:	4628      	mov	r0, r5
 8004eae:	47b0      	blx	r6
 8004eb0:	1c43      	adds	r3, r0, #1
 8004eb2:	89a3      	ldrh	r3, [r4, #12]
 8004eb4:	d106      	bne.n	8004ec4 <__sflush_r+0x70>
 8004eb6:	6829      	ldr	r1, [r5, #0]
 8004eb8:	291d      	cmp	r1, #29
 8004eba:	d84f      	bhi.n	8004f5c <__sflush_r+0x108>
 8004ebc:	4a2d      	ldr	r2, [pc, #180]	; (8004f74 <__sflush_r+0x120>)
 8004ebe:	40ca      	lsrs	r2, r1
 8004ec0:	07d6      	lsls	r6, r2, #31
 8004ec2:	d54b      	bpl.n	8004f5c <__sflush_r+0x108>
 8004ec4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ec8:	b21b      	sxth	r3, r3
 8004eca:	2200      	movs	r2, #0
 8004ecc:	6062      	str	r2, [r4, #4]
 8004ece:	04d9      	lsls	r1, r3, #19
 8004ed0:	6922      	ldr	r2, [r4, #16]
 8004ed2:	81a3      	strh	r3, [r4, #12]
 8004ed4:	6022      	str	r2, [r4, #0]
 8004ed6:	d504      	bpl.n	8004ee2 <__sflush_r+0x8e>
 8004ed8:	1c42      	adds	r2, r0, #1
 8004eda:	d101      	bne.n	8004ee0 <__sflush_r+0x8c>
 8004edc:	682b      	ldr	r3, [r5, #0]
 8004ede:	b903      	cbnz	r3, 8004ee2 <__sflush_r+0x8e>
 8004ee0:	6560      	str	r0, [r4, #84]	; 0x54
 8004ee2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ee4:	602f      	str	r7, [r5, #0]
 8004ee6:	2900      	cmp	r1, #0
 8004ee8:	d0c6      	beq.n	8004e78 <__sflush_r+0x24>
 8004eea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004eee:	4299      	cmp	r1, r3
 8004ef0:	d002      	beq.n	8004ef8 <__sflush_r+0xa4>
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	f000 f9aa 	bl	800524c <_free_r>
 8004ef8:	2000      	movs	r0, #0
 8004efa:	6360      	str	r0, [r4, #52]	; 0x34
 8004efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f00:	6a21      	ldr	r1, [r4, #32]
 8004f02:	2301      	movs	r3, #1
 8004f04:	4628      	mov	r0, r5
 8004f06:	47b0      	blx	r6
 8004f08:	1c41      	adds	r1, r0, #1
 8004f0a:	d1c2      	bne.n	8004e92 <__sflush_r+0x3e>
 8004f0c:	682b      	ldr	r3, [r5, #0]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d0bf      	beq.n	8004e92 <__sflush_r+0x3e>
 8004f12:	2b1d      	cmp	r3, #29
 8004f14:	d001      	beq.n	8004f1a <__sflush_r+0xc6>
 8004f16:	2b16      	cmp	r3, #22
 8004f18:	d101      	bne.n	8004f1e <__sflush_r+0xca>
 8004f1a:	602f      	str	r7, [r5, #0]
 8004f1c:	e7ac      	b.n	8004e78 <__sflush_r+0x24>
 8004f1e:	89a3      	ldrh	r3, [r4, #12]
 8004f20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f24:	81a3      	strh	r3, [r4, #12]
 8004f26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f2a:	690f      	ldr	r7, [r1, #16]
 8004f2c:	2f00      	cmp	r7, #0
 8004f2e:	d0a3      	beq.n	8004e78 <__sflush_r+0x24>
 8004f30:	079b      	lsls	r3, r3, #30
 8004f32:	680e      	ldr	r6, [r1, #0]
 8004f34:	bf08      	it	eq
 8004f36:	694b      	ldreq	r3, [r1, #20]
 8004f38:	600f      	str	r7, [r1, #0]
 8004f3a:	bf18      	it	ne
 8004f3c:	2300      	movne	r3, #0
 8004f3e:	eba6 0807 	sub.w	r8, r6, r7
 8004f42:	608b      	str	r3, [r1, #8]
 8004f44:	f1b8 0f00 	cmp.w	r8, #0
 8004f48:	dd96      	ble.n	8004e78 <__sflush_r+0x24>
 8004f4a:	4643      	mov	r3, r8
 8004f4c:	463a      	mov	r2, r7
 8004f4e:	6a21      	ldr	r1, [r4, #32]
 8004f50:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004f52:	4628      	mov	r0, r5
 8004f54:	47b0      	blx	r6
 8004f56:	2800      	cmp	r0, #0
 8004f58:	dc07      	bgt.n	8004f6a <__sflush_r+0x116>
 8004f5a:	89a3      	ldrh	r3, [r4, #12]
 8004f5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f60:	81a3      	strh	r3, [r4, #12]
 8004f62:	f04f 30ff 	mov.w	r0, #4294967295
 8004f66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f6a:	4407      	add	r7, r0
 8004f6c:	eba8 0800 	sub.w	r8, r8, r0
 8004f70:	e7e8      	b.n	8004f44 <__sflush_r+0xf0>
 8004f72:	bf00      	nop
 8004f74:	20400001 	.word	0x20400001

08004f78 <_fflush_r>:
 8004f78:	b538      	push	{r3, r4, r5, lr}
 8004f7a:	690b      	ldr	r3, [r1, #16]
 8004f7c:	4605      	mov	r5, r0
 8004f7e:	460c      	mov	r4, r1
 8004f80:	b913      	cbnz	r3, 8004f88 <_fflush_r+0x10>
 8004f82:	2500      	movs	r5, #0
 8004f84:	4628      	mov	r0, r5
 8004f86:	bd38      	pop	{r3, r4, r5, pc}
 8004f88:	b118      	cbz	r0, 8004f92 <_fflush_r+0x1a>
 8004f8a:	6983      	ldr	r3, [r0, #24]
 8004f8c:	b90b      	cbnz	r3, 8004f92 <_fflush_r+0x1a>
 8004f8e:	f000 f887 	bl	80050a0 <__sinit>
 8004f92:	4b14      	ldr	r3, [pc, #80]	; (8004fe4 <_fflush_r+0x6c>)
 8004f94:	429c      	cmp	r4, r3
 8004f96:	d11b      	bne.n	8004fd0 <_fflush_r+0x58>
 8004f98:	686c      	ldr	r4, [r5, #4]
 8004f9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d0ef      	beq.n	8004f82 <_fflush_r+0xa>
 8004fa2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004fa4:	07d0      	lsls	r0, r2, #31
 8004fa6:	d404      	bmi.n	8004fb2 <_fflush_r+0x3a>
 8004fa8:	0599      	lsls	r1, r3, #22
 8004faa:	d402      	bmi.n	8004fb2 <_fflush_r+0x3a>
 8004fac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004fae:	f000 fa37 	bl	8005420 <__retarget_lock_acquire_recursive>
 8004fb2:	4628      	mov	r0, r5
 8004fb4:	4621      	mov	r1, r4
 8004fb6:	f7ff ff4d 	bl	8004e54 <__sflush_r>
 8004fba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004fbc:	07da      	lsls	r2, r3, #31
 8004fbe:	4605      	mov	r5, r0
 8004fc0:	d4e0      	bmi.n	8004f84 <_fflush_r+0xc>
 8004fc2:	89a3      	ldrh	r3, [r4, #12]
 8004fc4:	059b      	lsls	r3, r3, #22
 8004fc6:	d4dd      	bmi.n	8004f84 <_fflush_r+0xc>
 8004fc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004fca:	f000 fa2a 	bl	8005422 <__retarget_lock_release_recursive>
 8004fce:	e7d9      	b.n	8004f84 <_fflush_r+0xc>
 8004fd0:	4b05      	ldr	r3, [pc, #20]	; (8004fe8 <_fflush_r+0x70>)
 8004fd2:	429c      	cmp	r4, r3
 8004fd4:	d101      	bne.n	8004fda <_fflush_r+0x62>
 8004fd6:	68ac      	ldr	r4, [r5, #8]
 8004fd8:	e7df      	b.n	8004f9a <_fflush_r+0x22>
 8004fda:	4b04      	ldr	r3, [pc, #16]	; (8004fec <_fflush_r+0x74>)
 8004fdc:	429c      	cmp	r4, r3
 8004fde:	bf08      	it	eq
 8004fe0:	68ec      	ldreq	r4, [r5, #12]
 8004fe2:	e7da      	b.n	8004f9a <_fflush_r+0x22>
 8004fe4:	08008430 	.word	0x08008430
 8004fe8:	08008450 	.word	0x08008450
 8004fec:	08008410 	.word	0x08008410

08004ff0 <_cleanup_r>:
 8004ff0:	4901      	ldr	r1, [pc, #4]	; (8004ff8 <_cleanup_r+0x8>)
 8004ff2:	f000 b9e7 	b.w	80053c4 <_fwalk_reent>
 8004ff6:	bf00      	nop
 8004ff8:	080060b9 	.word	0x080060b9

08004ffc <std.isra.0>:
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	b510      	push	{r4, lr}
 8005000:	4604      	mov	r4, r0
 8005002:	6003      	str	r3, [r0, #0]
 8005004:	6043      	str	r3, [r0, #4]
 8005006:	6083      	str	r3, [r0, #8]
 8005008:	8181      	strh	r1, [r0, #12]
 800500a:	6643      	str	r3, [r0, #100]	; 0x64
 800500c:	81c2      	strh	r2, [r0, #14]
 800500e:	6103      	str	r3, [r0, #16]
 8005010:	6143      	str	r3, [r0, #20]
 8005012:	6183      	str	r3, [r0, #24]
 8005014:	4619      	mov	r1, r3
 8005016:	2208      	movs	r2, #8
 8005018:	305c      	adds	r0, #92	; 0x5c
 800501a:	f000 fc90 	bl	800593e <memset>
 800501e:	4b05      	ldr	r3, [pc, #20]	; (8005034 <std.isra.0+0x38>)
 8005020:	6263      	str	r3, [r4, #36]	; 0x24
 8005022:	4b05      	ldr	r3, [pc, #20]	; (8005038 <std.isra.0+0x3c>)
 8005024:	62a3      	str	r3, [r4, #40]	; 0x28
 8005026:	4b05      	ldr	r3, [pc, #20]	; (800503c <std.isra.0+0x40>)
 8005028:	62e3      	str	r3, [r4, #44]	; 0x2c
 800502a:	4b05      	ldr	r3, [pc, #20]	; (8005040 <std.isra.0+0x44>)
 800502c:	6224      	str	r4, [r4, #32]
 800502e:	6323      	str	r3, [r4, #48]	; 0x30
 8005030:	bd10      	pop	{r4, pc}
 8005032:	bf00      	nop
 8005034:	08005f29 	.word	0x08005f29
 8005038:	08005f4b 	.word	0x08005f4b
 800503c:	08005f83 	.word	0x08005f83
 8005040:	08005fa7 	.word	0x08005fa7

08005044 <__sfmoreglue>:
 8005044:	b570      	push	{r4, r5, r6, lr}
 8005046:	1e4a      	subs	r2, r1, #1
 8005048:	2568      	movs	r5, #104	; 0x68
 800504a:	4355      	muls	r5, r2
 800504c:	460e      	mov	r6, r1
 800504e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005052:	f000 fa5b 	bl	800550c <_malloc_r>
 8005056:	4604      	mov	r4, r0
 8005058:	b140      	cbz	r0, 800506c <__sfmoreglue+0x28>
 800505a:	2100      	movs	r1, #0
 800505c:	e880 0042 	stmia.w	r0, {r1, r6}
 8005060:	300c      	adds	r0, #12
 8005062:	60a0      	str	r0, [r4, #8]
 8005064:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005068:	f000 fc69 	bl	800593e <memset>
 800506c:	4620      	mov	r0, r4
 800506e:	bd70      	pop	{r4, r5, r6, pc}

08005070 <__sfp_lock_acquire>:
 8005070:	4801      	ldr	r0, [pc, #4]	; (8005078 <__sfp_lock_acquire+0x8>)
 8005072:	f000 b9d5 	b.w	8005420 <__retarget_lock_acquire_recursive>
 8005076:	bf00      	nop
 8005078:	200007f8 	.word	0x200007f8

0800507c <__sfp_lock_release>:
 800507c:	4801      	ldr	r0, [pc, #4]	; (8005084 <__sfp_lock_release+0x8>)
 800507e:	f000 b9d0 	b.w	8005422 <__retarget_lock_release_recursive>
 8005082:	bf00      	nop
 8005084:	200007f8 	.word	0x200007f8

08005088 <__sinit_lock_acquire>:
 8005088:	4801      	ldr	r0, [pc, #4]	; (8005090 <__sinit_lock_acquire+0x8>)
 800508a:	f000 b9c9 	b.w	8005420 <__retarget_lock_acquire_recursive>
 800508e:	bf00      	nop
 8005090:	200007f3 	.word	0x200007f3

08005094 <__sinit_lock_release>:
 8005094:	4801      	ldr	r0, [pc, #4]	; (800509c <__sinit_lock_release+0x8>)
 8005096:	f000 b9c4 	b.w	8005422 <__retarget_lock_release_recursive>
 800509a:	bf00      	nop
 800509c:	200007f3 	.word	0x200007f3

080050a0 <__sinit>:
 80050a0:	b510      	push	{r4, lr}
 80050a2:	4604      	mov	r4, r0
 80050a4:	f7ff fff0 	bl	8005088 <__sinit_lock_acquire>
 80050a8:	69a3      	ldr	r3, [r4, #24]
 80050aa:	b11b      	cbz	r3, 80050b4 <__sinit+0x14>
 80050ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050b0:	f7ff bff0 	b.w	8005094 <__sinit_lock_release>
 80050b4:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 80050b8:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 80050bc:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 80050c0:	4b12      	ldr	r3, [pc, #72]	; (800510c <__sinit+0x6c>)
 80050c2:	4a13      	ldr	r2, [pc, #76]	; (8005110 <__sinit+0x70>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	62a2      	str	r2, [r4, #40]	; 0x28
 80050c8:	429c      	cmp	r4, r3
 80050ca:	bf04      	itt	eq
 80050cc:	2301      	moveq	r3, #1
 80050ce:	61a3      	streq	r3, [r4, #24]
 80050d0:	4620      	mov	r0, r4
 80050d2:	f000 f81f 	bl	8005114 <__sfp>
 80050d6:	6060      	str	r0, [r4, #4]
 80050d8:	4620      	mov	r0, r4
 80050da:	f000 f81b 	bl	8005114 <__sfp>
 80050de:	60a0      	str	r0, [r4, #8]
 80050e0:	4620      	mov	r0, r4
 80050e2:	f000 f817 	bl	8005114 <__sfp>
 80050e6:	2200      	movs	r2, #0
 80050e8:	60e0      	str	r0, [r4, #12]
 80050ea:	2104      	movs	r1, #4
 80050ec:	6860      	ldr	r0, [r4, #4]
 80050ee:	f7ff ff85 	bl	8004ffc <std.isra.0>
 80050f2:	2201      	movs	r2, #1
 80050f4:	2109      	movs	r1, #9
 80050f6:	68a0      	ldr	r0, [r4, #8]
 80050f8:	f7ff ff80 	bl	8004ffc <std.isra.0>
 80050fc:	2202      	movs	r2, #2
 80050fe:	2112      	movs	r1, #18
 8005100:	68e0      	ldr	r0, [r4, #12]
 8005102:	f7ff ff7b 	bl	8004ffc <std.isra.0>
 8005106:	2301      	movs	r3, #1
 8005108:	61a3      	str	r3, [r4, #24]
 800510a:	e7cf      	b.n	80050ac <__sinit+0xc>
 800510c:	08008470 	.word	0x08008470
 8005110:	08004ff1 	.word	0x08004ff1

08005114 <__sfp>:
 8005114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005116:	4607      	mov	r7, r0
 8005118:	f7ff ffaa 	bl	8005070 <__sfp_lock_acquire>
 800511c:	4b1f      	ldr	r3, [pc, #124]	; (800519c <__sfp+0x88>)
 800511e:	681e      	ldr	r6, [r3, #0]
 8005120:	69b3      	ldr	r3, [r6, #24]
 8005122:	b913      	cbnz	r3, 800512a <__sfp+0x16>
 8005124:	4630      	mov	r0, r6
 8005126:	f7ff ffbb 	bl	80050a0 <__sinit>
 800512a:	36d8      	adds	r6, #216	; 0xd8
 800512c:	68b4      	ldr	r4, [r6, #8]
 800512e:	6873      	ldr	r3, [r6, #4]
 8005130:	3b01      	subs	r3, #1
 8005132:	d503      	bpl.n	800513c <__sfp+0x28>
 8005134:	6833      	ldr	r3, [r6, #0]
 8005136:	b133      	cbz	r3, 8005146 <__sfp+0x32>
 8005138:	6836      	ldr	r6, [r6, #0]
 800513a:	e7f7      	b.n	800512c <__sfp+0x18>
 800513c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005140:	b17d      	cbz	r5, 8005162 <__sfp+0x4e>
 8005142:	3468      	adds	r4, #104	; 0x68
 8005144:	e7f4      	b.n	8005130 <__sfp+0x1c>
 8005146:	2104      	movs	r1, #4
 8005148:	4638      	mov	r0, r7
 800514a:	f7ff ff7b 	bl	8005044 <__sfmoreglue>
 800514e:	4604      	mov	r4, r0
 8005150:	6030      	str	r0, [r6, #0]
 8005152:	2800      	cmp	r0, #0
 8005154:	d1f0      	bne.n	8005138 <__sfp+0x24>
 8005156:	f7ff ff91 	bl	800507c <__sfp_lock_release>
 800515a:	230c      	movs	r3, #12
 800515c:	603b      	str	r3, [r7, #0]
 800515e:	4620      	mov	r0, r4
 8005160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005162:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005166:	81e3      	strh	r3, [r4, #14]
 8005168:	2301      	movs	r3, #1
 800516a:	81a3      	strh	r3, [r4, #12]
 800516c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005170:	6665      	str	r5, [r4, #100]	; 0x64
 8005172:	f000 f953 	bl	800541c <__retarget_lock_init_recursive>
 8005176:	f7ff ff81 	bl	800507c <__sfp_lock_release>
 800517a:	6025      	str	r5, [r4, #0]
 800517c:	60a5      	str	r5, [r4, #8]
 800517e:	6065      	str	r5, [r4, #4]
 8005180:	6125      	str	r5, [r4, #16]
 8005182:	6165      	str	r5, [r4, #20]
 8005184:	61a5      	str	r5, [r4, #24]
 8005186:	2208      	movs	r2, #8
 8005188:	4629      	mov	r1, r5
 800518a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800518e:	f000 fbd6 	bl	800593e <memset>
 8005192:	6365      	str	r5, [r4, #52]	; 0x34
 8005194:	63a5      	str	r5, [r4, #56]	; 0x38
 8005196:	64a5      	str	r5, [r4, #72]	; 0x48
 8005198:	64e5      	str	r5, [r4, #76]	; 0x4c
 800519a:	e7e0      	b.n	800515e <__sfp+0x4a>
 800519c:	08008470 	.word	0x08008470

080051a0 <_malloc_trim_r>:
 80051a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051a4:	4f25      	ldr	r7, [pc, #148]	; (800523c <_malloc_trim_r+0x9c>)
 80051a6:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8005248 <_malloc_trim_r+0xa8>
 80051aa:	4689      	mov	r9, r1
 80051ac:	4606      	mov	r6, r0
 80051ae:	f000 fbcf 	bl	8005950 <__malloc_lock>
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	685d      	ldr	r5, [r3, #4]
 80051b6:	f1a8 0411 	sub.w	r4, r8, #17
 80051ba:	f025 0503 	bic.w	r5, r5, #3
 80051be:	eba4 0409 	sub.w	r4, r4, r9
 80051c2:	442c      	add	r4, r5
 80051c4:	fbb4 f4f8 	udiv	r4, r4, r8
 80051c8:	3c01      	subs	r4, #1
 80051ca:	fb08 f404 	mul.w	r4, r8, r4
 80051ce:	4544      	cmp	r4, r8
 80051d0:	da05      	bge.n	80051de <_malloc_trim_r+0x3e>
 80051d2:	4630      	mov	r0, r6
 80051d4:	f000 fbc2 	bl	800595c <__malloc_unlock>
 80051d8:	2000      	movs	r0, #0
 80051da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051de:	2100      	movs	r1, #0
 80051e0:	4630      	mov	r0, r6
 80051e2:	f000 fe91 	bl	8005f08 <_sbrk_r>
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	442b      	add	r3, r5
 80051ea:	4298      	cmp	r0, r3
 80051ec:	d1f1      	bne.n	80051d2 <_malloc_trim_r+0x32>
 80051ee:	4261      	negs	r1, r4
 80051f0:	4630      	mov	r0, r6
 80051f2:	f000 fe89 	bl	8005f08 <_sbrk_r>
 80051f6:	3001      	adds	r0, #1
 80051f8:	d110      	bne.n	800521c <_malloc_trim_r+0x7c>
 80051fa:	2100      	movs	r1, #0
 80051fc:	4630      	mov	r0, r6
 80051fe:	f000 fe83 	bl	8005f08 <_sbrk_r>
 8005202:	68ba      	ldr	r2, [r7, #8]
 8005204:	1a83      	subs	r3, r0, r2
 8005206:	2b0f      	cmp	r3, #15
 8005208:	dde3      	ble.n	80051d2 <_malloc_trim_r+0x32>
 800520a:	490d      	ldr	r1, [pc, #52]	; (8005240 <_malloc_trim_r+0xa0>)
 800520c:	6809      	ldr	r1, [r1, #0]
 800520e:	1a40      	subs	r0, r0, r1
 8005210:	490c      	ldr	r1, [pc, #48]	; (8005244 <_malloc_trim_r+0xa4>)
 8005212:	f043 0301 	orr.w	r3, r3, #1
 8005216:	6008      	str	r0, [r1, #0]
 8005218:	6053      	str	r3, [r2, #4]
 800521a:	e7da      	b.n	80051d2 <_malloc_trim_r+0x32>
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	4a09      	ldr	r2, [pc, #36]	; (8005244 <_malloc_trim_r+0xa4>)
 8005220:	1b2d      	subs	r5, r5, r4
 8005222:	f045 0501 	orr.w	r5, r5, #1
 8005226:	605d      	str	r5, [r3, #4]
 8005228:	6813      	ldr	r3, [r2, #0]
 800522a:	4630      	mov	r0, r6
 800522c:	1b1c      	subs	r4, r3, r4
 800522e:	6014      	str	r4, [r2, #0]
 8005230:	f000 fb94 	bl	800595c <__malloc_unlock>
 8005234:	2001      	movs	r0, #1
 8005236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800523a:	bf00      	nop
 800523c:	20000118 	.word	0x20000118
 8005240:	20000520 	.word	0x20000520
 8005244:	200006c8 	.word	0x200006c8
 8005248:	00000080 	.word	0x00000080

0800524c <_free_r>:
 800524c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005250:	4604      	mov	r4, r0
 8005252:	4688      	mov	r8, r1
 8005254:	2900      	cmp	r1, #0
 8005256:	f000 80ab 	beq.w	80053b0 <_free_r+0x164>
 800525a:	f000 fb79 	bl	8005950 <__malloc_lock>
 800525e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8005262:	4d54      	ldr	r5, [pc, #336]	; (80053b4 <_free_r+0x168>)
 8005264:	f022 0001 	bic.w	r0, r2, #1
 8005268:	f1a8 0308 	sub.w	r3, r8, #8
 800526c:	181f      	adds	r7, r3, r0
 800526e:	68a9      	ldr	r1, [r5, #8]
 8005270:	687e      	ldr	r6, [r7, #4]
 8005272:	428f      	cmp	r7, r1
 8005274:	f026 0603 	bic.w	r6, r6, #3
 8005278:	f002 0201 	and.w	r2, r2, #1
 800527c:	d11b      	bne.n	80052b6 <_free_r+0x6a>
 800527e:	4430      	add	r0, r6
 8005280:	b93a      	cbnz	r2, 8005292 <_free_r+0x46>
 8005282:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8005286:	1a9b      	subs	r3, r3, r2
 8005288:	4410      	add	r0, r2
 800528a:	6899      	ldr	r1, [r3, #8]
 800528c:	68da      	ldr	r2, [r3, #12]
 800528e:	60ca      	str	r2, [r1, #12]
 8005290:	6091      	str	r1, [r2, #8]
 8005292:	f040 0201 	orr.w	r2, r0, #1
 8005296:	605a      	str	r2, [r3, #4]
 8005298:	60ab      	str	r3, [r5, #8]
 800529a:	4b47      	ldr	r3, [pc, #284]	; (80053b8 <_free_r+0x16c>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4298      	cmp	r0, r3
 80052a0:	d304      	bcc.n	80052ac <_free_r+0x60>
 80052a2:	4b46      	ldr	r3, [pc, #280]	; (80053bc <_free_r+0x170>)
 80052a4:	4620      	mov	r0, r4
 80052a6:	6819      	ldr	r1, [r3, #0]
 80052a8:	f7ff ff7a 	bl	80051a0 <_malloc_trim_r>
 80052ac:	4620      	mov	r0, r4
 80052ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052b2:	f000 bb53 	b.w	800595c <__malloc_unlock>
 80052b6:	607e      	str	r6, [r7, #4]
 80052b8:	2a00      	cmp	r2, #0
 80052ba:	d139      	bne.n	8005330 <_free_r+0xe4>
 80052bc:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80052c0:	1a5b      	subs	r3, r3, r1
 80052c2:	4408      	add	r0, r1
 80052c4:	6899      	ldr	r1, [r3, #8]
 80052c6:	f105 0e08 	add.w	lr, r5, #8
 80052ca:	4571      	cmp	r1, lr
 80052cc:	d032      	beq.n	8005334 <_free_r+0xe8>
 80052ce:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80052d2:	f8c1 e00c 	str.w	lr, [r1, #12]
 80052d6:	f8ce 1008 	str.w	r1, [lr, #8]
 80052da:	19b9      	adds	r1, r7, r6
 80052dc:	6849      	ldr	r1, [r1, #4]
 80052de:	07c9      	lsls	r1, r1, #31
 80052e0:	d40a      	bmi.n	80052f8 <_free_r+0xac>
 80052e2:	4430      	add	r0, r6
 80052e4:	68b9      	ldr	r1, [r7, #8]
 80052e6:	bb3a      	cbnz	r2, 8005338 <_free_r+0xec>
 80052e8:	4e35      	ldr	r6, [pc, #212]	; (80053c0 <_free_r+0x174>)
 80052ea:	42b1      	cmp	r1, r6
 80052ec:	d124      	bne.n	8005338 <_free_r+0xec>
 80052ee:	616b      	str	r3, [r5, #20]
 80052f0:	612b      	str	r3, [r5, #16]
 80052f2:	2201      	movs	r2, #1
 80052f4:	60d9      	str	r1, [r3, #12]
 80052f6:	6099      	str	r1, [r3, #8]
 80052f8:	f040 0101 	orr.w	r1, r0, #1
 80052fc:	6059      	str	r1, [r3, #4]
 80052fe:	5018      	str	r0, [r3, r0]
 8005300:	2a00      	cmp	r2, #0
 8005302:	d1d3      	bne.n	80052ac <_free_r+0x60>
 8005304:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005308:	d21a      	bcs.n	8005340 <_free_r+0xf4>
 800530a:	08c0      	lsrs	r0, r0, #3
 800530c:	1081      	asrs	r1, r0, #2
 800530e:	2201      	movs	r2, #1
 8005310:	408a      	lsls	r2, r1
 8005312:	6869      	ldr	r1, [r5, #4]
 8005314:	3001      	adds	r0, #1
 8005316:	430a      	orrs	r2, r1
 8005318:	606a      	str	r2, [r5, #4]
 800531a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800531e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8005322:	6099      	str	r1, [r3, #8]
 8005324:	3a08      	subs	r2, #8
 8005326:	60da      	str	r2, [r3, #12]
 8005328:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800532c:	60cb      	str	r3, [r1, #12]
 800532e:	e7bd      	b.n	80052ac <_free_r+0x60>
 8005330:	2200      	movs	r2, #0
 8005332:	e7d2      	b.n	80052da <_free_r+0x8e>
 8005334:	2201      	movs	r2, #1
 8005336:	e7d0      	b.n	80052da <_free_r+0x8e>
 8005338:	68fe      	ldr	r6, [r7, #12]
 800533a:	60ce      	str	r6, [r1, #12]
 800533c:	60b1      	str	r1, [r6, #8]
 800533e:	e7db      	b.n	80052f8 <_free_r+0xac>
 8005340:	0a42      	lsrs	r2, r0, #9
 8005342:	2a04      	cmp	r2, #4
 8005344:	d813      	bhi.n	800536e <_free_r+0x122>
 8005346:	0982      	lsrs	r2, r0, #6
 8005348:	3238      	adds	r2, #56	; 0x38
 800534a:	1c51      	adds	r1, r2, #1
 800534c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8005350:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8005354:	428e      	cmp	r6, r1
 8005356:	d124      	bne.n	80053a2 <_free_r+0x156>
 8005358:	2001      	movs	r0, #1
 800535a:	1092      	asrs	r2, r2, #2
 800535c:	fa00 f202 	lsl.w	r2, r0, r2
 8005360:	6868      	ldr	r0, [r5, #4]
 8005362:	4302      	orrs	r2, r0
 8005364:	606a      	str	r2, [r5, #4]
 8005366:	60de      	str	r6, [r3, #12]
 8005368:	6099      	str	r1, [r3, #8]
 800536a:	60b3      	str	r3, [r6, #8]
 800536c:	e7de      	b.n	800532c <_free_r+0xe0>
 800536e:	2a14      	cmp	r2, #20
 8005370:	d801      	bhi.n	8005376 <_free_r+0x12a>
 8005372:	325b      	adds	r2, #91	; 0x5b
 8005374:	e7e9      	b.n	800534a <_free_r+0xfe>
 8005376:	2a54      	cmp	r2, #84	; 0x54
 8005378:	d802      	bhi.n	8005380 <_free_r+0x134>
 800537a:	0b02      	lsrs	r2, r0, #12
 800537c:	326e      	adds	r2, #110	; 0x6e
 800537e:	e7e4      	b.n	800534a <_free_r+0xfe>
 8005380:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005384:	d802      	bhi.n	800538c <_free_r+0x140>
 8005386:	0bc2      	lsrs	r2, r0, #15
 8005388:	3277      	adds	r2, #119	; 0x77
 800538a:	e7de      	b.n	800534a <_free_r+0xfe>
 800538c:	f240 5154 	movw	r1, #1364	; 0x554
 8005390:	428a      	cmp	r2, r1
 8005392:	bf9a      	itte	ls
 8005394:	0c82      	lsrls	r2, r0, #18
 8005396:	327c      	addls	r2, #124	; 0x7c
 8005398:	227e      	movhi	r2, #126	; 0x7e
 800539a:	e7d6      	b.n	800534a <_free_r+0xfe>
 800539c:	6889      	ldr	r1, [r1, #8]
 800539e:	428e      	cmp	r6, r1
 80053a0:	d004      	beq.n	80053ac <_free_r+0x160>
 80053a2:	684a      	ldr	r2, [r1, #4]
 80053a4:	f022 0203 	bic.w	r2, r2, #3
 80053a8:	4290      	cmp	r0, r2
 80053aa:	d3f7      	bcc.n	800539c <_free_r+0x150>
 80053ac:	68ce      	ldr	r6, [r1, #12]
 80053ae:	e7da      	b.n	8005366 <_free_r+0x11a>
 80053b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053b4:	20000118 	.word	0x20000118
 80053b8:	20000524 	.word	0x20000524
 80053bc:	200006f8 	.word	0x200006f8
 80053c0:	20000120 	.word	0x20000120

080053c4 <_fwalk_reent>:
 80053c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053c8:	4680      	mov	r8, r0
 80053ca:	4689      	mov	r9, r1
 80053cc:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 80053d0:	2600      	movs	r6, #0
 80053d2:	b914      	cbnz	r4, 80053da <_fwalk_reent+0x16>
 80053d4:	4630      	mov	r0, r6
 80053d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053da:	68a5      	ldr	r5, [r4, #8]
 80053dc:	6867      	ldr	r7, [r4, #4]
 80053de:	3f01      	subs	r7, #1
 80053e0:	d501      	bpl.n	80053e6 <_fwalk_reent+0x22>
 80053e2:	6824      	ldr	r4, [r4, #0]
 80053e4:	e7f5      	b.n	80053d2 <_fwalk_reent+0xe>
 80053e6:	89ab      	ldrh	r3, [r5, #12]
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d907      	bls.n	80053fc <_fwalk_reent+0x38>
 80053ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80053f0:	3301      	adds	r3, #1
 80053f2:	d003      	beq.n	80053fc <_fwalk_reent+0x38>
 80053f4:	4629      	mov	r1, r5
 80053f6:	4640      	mov	r0, r8
 80053f8:	47c8      	blx	r9
 80053fa:	4306      	orrs	r6, r0
 80053fc:	3568      	adds	r5, #104	; 0x68
 80053fe:	e7ee      	b.n	80053de <_fwalk_reent+0x1a>

08005400 <_localeconv_r>:
 8005400:	4b04      	ldr	r3, [pc, #16]	; (8005414 <_localeconv_r+0x14>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	6a18      	ldr	r0, [r3, #32]
 8005406:	4b04      	ldr	r3, [pc, #16]	; (8005418 <_localeconv_r+0x18>)
 8005408:	2800      	cmp	r0, #0
 800540a:	bf08      	it	eq
 800540c:	4618      	moveq	r0, r3
 800540e:	30f0      	adds	r0, #240	; 0xf0
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	20000024 	.word	0x20000024
 8005418:	20000528 	.word	0x20000528

0800541c <__retarget_lock_init_recursive>:
 800541c:	4770      	bx	lr

0800541e <__retarget_lock_close_recursive>:
 800541e:	4770      	bx	lr

08005420 <__retarget_lock_acquire_recursive>:
 8005420:	4770      	bx	lr

08005422 <__retarget_lock_release_recursive>:
 8005422:	4770      	bx	lr

08005424 <__swhatbuf_r>:
 8005424:	b570      	push	{r4, r5, r6, lr}
 8005426:	460e      	mov	r6, r1
 8005428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800542c:	2900      	cmp	r1, #0
 800542e:	b090      	sub	sp, #64	; 0x40
 8005430:	4614      	mov	r4, r2
 8005432:	461d      	mov	r5, r3
 8005434:	da09      	bge.n	800544a <__swhatbuf_r+0x26>
 8005436:	89b3      	ldrh	r3, [r6, #12]
 8005438:	2200      	movs	r2, #0
 800543a:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800543e:	602a      	str	r2, [r5, #0]
 8005440:	d116      	bne.n	8005470 <__swhatbuf_r+0x4c>
 8005442:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005446:	6023      	str	r3, [r4, #0]
 8005448:	e015      	b.n	8005476 <__swhatbuf_r+0x52>
 800544a:	aa01      	add	r2, sp, #4
 800544c:	f000 ff0a 	bl	8006264 <_fstat_r>
 8005450:	2800      	cmp	r0, #0
 8005452:	dbf0      	blt.n	8005436 <__swhatbuf_r+0x12>
 8005454:	9a02      	ldr	r2, [sp, #8]
 8005456:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800545a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800545e:	425a      	negs	r2, r3
 8005460:	415a      	adcs	r2, r3
 8005462:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005466:	602a      	str	r2, [r5, #0]
 8005468:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800546c:	6023      	str	r3, [r4, #0]
 800546e:	e002      	b.n	8005476 <__swhatbuf_r+0x52>
 8005470:	2340      	movs	r3, #64	; 0x40
 8005472:	6023      	str	r3, [r4, #0]
 8005474:	4610      	mov	r0, r2
 8005476:	b010      	add	sp, #64	; 0x40
 8005478:	bd70      	pop	{r4, r5, r6, pc}
	...

0800547c <__smakebuf_r>:
 800547c:	898b      	ldrh	r3, [r1, #12]
 800547e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005480:	079d      	lsls	r5, r3, #30
 8005482:	4606      	mov	r6, r0
 8005484:	460c      	mov	r4, r1
 8005486:	d507      	bpl.n	8005498 <__smakebuf_r+0x1c>
 8005488:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800548c:	6023      	str	r3, [r4, #0]
 800548e:	6123      	str	r3, [r4, #16]
 8005490:	2301      	movs	r3, #1
 8005492:	6163      	str	r3, [r4, #20]
 8005494:	b002      	add	sp, #8
 8005496:	bd70      	pop	{r4, r5, r6, pc}
 8005498:	ab01      	add	r3, sp, #4
 800549a:	466a      	mov	r2, sp
 800549c:	f7ff ffc2 	bl	8005424 <__swhatbuf_r>
 80054a0:	9900      	ldr	r1, [sp, #0]
 80054a2:	4605      	mov	r5, r0
 80054a4:	4630      	mov	r0, r6
 80054a6:	f000 f831 	bl	800550c <_malloc_r>
 80054aa:	b948      	cbnz	r0, 80054c0 <__smakebuf_r+0x44>
 80054ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054b0:	059a      	lsls	r2, r3, #22
 80054b2:	d4ef      	bmi.n	8005494 <__smakebuf_r+0x18>
 80054b4:	f023 0303 	bic.w	r3, r3, #3
 80054b8:	f043 0302 	orr.w	r3, r3, #2
 80054bc:	81a3      	strh	r3, [r4, #12]
 80054be:	e7e3      	b.n	8005488 <__smakebuf_r+0xc>
 80054c0:	4b0d      	ldr	r3, [pc, #52]	; (80054f8 <__smakebuf_r+0x7c>)
 80054c2:	62b3      	str	r3, [r6, #40]	; 0x28
 80054c4:	89a3      	ldrh	r3, [r4, #12]
 80054c6:	6020      	str	r0, [r4, #0]
 80054c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054cc:	81a3      	strh	r3, [r4, #12]
 80054ce:	9b00      	ldr	r3, [sp, #0]
 80054d0:	6163      	str	r3, [r4, #20]
 80054d2:	9b01      	ldr	r3, [sp, #4]
 80054d4:	6120      	str	r0, [r4, #16]
 80054d6:	b15b      	cbz	r3, 80054f0 <__smakebuf_r+0x74>
 80054d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054dc:	4630      	mov	r0, r6
 80054de:	f001 f821 	bl	8006524 <_isatty_r>
 80054e2:	b128      	cbz	r0, 80054f0 <__smakebuf_r+0x74>
 80054e4:	89a3      	ldrh	r3, [r4, #12]
 80054e6:	f023 0303 	bic.w	r3, r3, #3
 80054ea:	f043 0301 	orr.w	r3, r3, #1
 80054ee:	81a3      	strh	r3, [r4, #12]
 80054f0:	89a3      	ldrh	r3, [r4, #12]
 80054f2:	431d      	orrs	r5, r3
 80054f4:	81a5      	strh	r5, [r4, #12]
 80054f6:	e7cd      	b.n	8005494 <__smakebuf_r+0x18>
 80054f8:	08004ff1 	.word	0x08004ff1

080054fc <malloc>:
 80054fc:	4b02      	ldr	r3, [pc, #8]	; (8005508 <malloc+0xc>)
 80054fe:	4601      	mov	r1, r0
 8005500:	6818      	ldr	r0, [r3, #0]
 8005502:	f000 b803 	b.w	800550c <_malloc_r>
 8005506:	bf00      	nop
 8005508:	20000024 	.word	0x20000024

0800550c <_malloc_r>:
 800550c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005510:	f101 040b 	add.w	r4, r1, #11
 8005514:	2c16      	cmp	r4, #22
 8005516:	4681      	mov	r9, r0
 8005518:	d907      	bls.n	800552a <_malloc_r+0x1e>
 800551a:	f034 0407 	bics.w	r4, r4, #7
 800551e:	d505      	bpl.n	800552c <_malloc_r+0x20>
 8005520:	230c      	movs	r3, #12
 8005522:	f8c9 3000 	str.w	r3, [r9]
 8005526:	2600      	movs	r6, #0
 8005528:	e131      	b.n	800578e <_malloc_r+0x282>
 800552a:	2410      	movs	r4, #16
 800552c:	428c      	cmp	r4, r1
 800552e:	d3f7      	bcc.n	8005520 <_malloc_r+0x14>
 8005530:	4648      	mov	r0, r9
 8005532:	f000 fa0d 	bl	8005950 <__malloc_lock>
 8005536:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800553a:	4d9c      	ldr	r5, [pc, #624]	; (80057ac <_malloc_r+0x2a0>)
 800553c:	d236      	bcs.n	80055ac <_malloc_r+0xa0>
 800553e:	f104 0208 	add.w	r2, r4, #8
 8005542:	442a      	add	r2, r5
 8005544:	f1a2 0108 	sub.w	r1, r2, #8
 8005548:	6856      	ldr	r6, [r2, #4]
 800554a:	428e      	cmp	r6, r1
 800554c:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8005550:	d102      	bne.n	8005558 <_malloc_r+0x4c>
 8005552:	68d6      	ldr	r6, [r2, #12]
 8005554:	42b2      	cmp	r2, r6
 8005556:	d010      	beq.n	800557a <_malloc_r+0x6e>
 8005558:	6873      	ldr	r3, [r6, #4]
 800555a:	68f2      	ldr	r2, [r6, #12]
 800555c:	68b1      	ldr	r1, [r6, #8]
 800555e:	f023 0303 	bic.w	r3, r3, #3
 8005562:	60ca      	str	r2, [r1, #12]
 8005564:	4433      	add	r3, r6
 8005566:	6091      	str	r1, [r2, #8]
 8005568:	685a      	ldr	r2, [r3, #4]
 800556a:	f042 0201 	orr.w	r2, r2, #1
 800556e:	605a      	str	r2, [r3, #4]
 8005570:	4648      	mov	r0, r9
 8005572:	f000 f9f3 	bl	800595c <__malloc_unlock>
 8005576:	3608      	adds	r6, #8
 8005578:	e109      	b.n	800578e <_malloc_r+0x282>
 800557a:	3302      	adds	r3, #2
 800557c:	4a8c      	ldr	r2, [pc, #560]	; (80057b0 <_malloc_r+0x2a4>)
 800557e:	692e      	ldr	r6, [r5, #16]
 8005580:	4296      	cmp	r6, r2
 8005582:	4611      	mov	r1, r2
 8005584:	d06d      	beq.n	8005662 <_malloc_r+0x156>
 8005586:	6870      	ldr	r0, [r6, #4]
 8005588:	f020 0003 	bic.w	r0, r0, #3
 800558c:	1b07      	subs	r7, r0, r4
 800558e:	2f0f      	cmp	r7, #15
 8005590:	dd47      	ble.n	8005622 <_malloc_r+0x116>
 8005592:	1933      	adds	r3, r6, r4
 8005594:	f044 0401 	orr.w	r4, r4, #1
 8005598:	6074      	str	r4, [r6, #4]
 800559a:	616b      	str	r3, [r5, #20]
 800559c:	612b      	str	r3, [r5, #16]
 800559e:	60da      	str	r2, [r3, #12]
 80055a0:	609a      	str	r2, [r3, #8]
 80055a2:	f047 0201 	orr.w	r2, r7, #1
 80055a6:	605a      	str	r2, [r3, #4]
 80055a8:	5037      	str	r7, [r6, r0]
 80055aa:	e7e1      	b.n	8005570 <_malloc_r+0x64>
 80055ac:	0a63      	lsrs	r3, r4, #9
 80055ae:	d02a      	beq.n	8005606 <_malloc_r+0xfa>
 80055b0:	2b04      	cmp	r3, #4
 80055b2:	d812      	bhi.n	80055da <_malloc_r+0xce>
 80055b4:	09a3      	lsrs	r3, r4, #6
 80055b6:	3338      	adds	r3, #56	; 0x38
 80055b8:	1c5a      	adds	r2, r3, #1
 80055ba:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80055be:	f1a2 0008 	sub.w	r0, r2, #8
 80055c2:	6856      	ldr	r6, [r2, #4]
 80055c4:	4286      	cmp	r6, r0
 80055c6:	d006      	beq.n	80055d6 <_malloc_r+0xca>
 80055c8:	6872      	ldr	r2, [r6, #4]
 80055ca:	f022 0203 	bic.w	r2, r2, #3
 80055ce:	1b11      	subs	r1, r2, r4
 80055d0:	290f      	cmp	r1, #15
 80055d2:	dd1c      	ble.n	800560e <_malloc_r+0x102>
 80055d4:	3b01      	subs	r3, #1
 80055d6:	3301      	adds	r3, #1
 80055d8:	e7d0      	b.n	800557c <_malloc_r+0x70>
 80055da:	2b14      	cmp	r3, #20
 80055dc:	d801      	bhi.n	80055e2 <_malloc_r+0xd6>
 80055de:	335b      	adds	r3, #91	; 0x5b
 80055e0:	e7ea      	b.n	80055b8 <_malloc_r+0xac>
 80055e2:	2b54      	cmp	r3, #84	; 0x54
 80055e4:	d802      	bhi.n	80055ec <_malloc_r+0xe0>
 80055e6:	0b23      	lsrs	r3, r4, #12
 80055e8:	336e      	adds	r3, #110	; 0x6e
 80055ea:	e7e5      	b.n	80055b8 <_malloc_r+0xac>
 80055ec:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80055f0:	d802      	bhi.n	80055f8 <_malloc_r+0xec>
 80055f2:	0be3      	lsrs	r3, r4, #15
 80055f4:	3377      	adds	r3, #119	; 0x77
 80055f6:	e7df      	b.n	80055b8 <_malloc_r+0xac>
 80055f8:	f240 5254 	movw	r2, #1364	; 0x554
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d804      	bhi.n	800560a <_malloc_r+0xfe>
 8005600:	0ca3      	lsrs	r3, r4, #18
 8005602:	337c      	adds	r3, #124	; 0x7c
 8005604:	e7d8      	b.n	80055b8 <_malloc_r+0xac>
 8005606:	233f      	movs	r3, #63	; 0x3f
 8005608:	e7d6      	b.n	80055b8 <_malloc_r+0xac>
 800560a:	237e      	movs	r3, #126	; 0x7e
 800560c:	e7d4      	b.n	80055b8 <_malloc_r+0xac>
 800560e:	2900      	cmp	r1, #0
 8005610:	68f1      	ldr	r1, [r6, #12]
 8005612:	db04      	blt.n	800561e <_malloc_r+0x112>
 8005614:	68b3      	ldr	r3, [r6, #8]
 8005616:	60d9      	str	r1, [r3, #12]
 8005618:	608b      	str	r3, [r1, #8]
 800561a:	18b3      	adds	r3, r6, r2
 800561c:	e7a4      	b.n	8005568 <_malloc_r+0x5c>
 800561e:	460e      	mov	r6, r1
 8005620:	e7d0      	b.n	80055c4 <_malloc_r+0xb8>
 8005622:	2f00      	cmp	r7, #0
 8005624:	616a      	str	r2, [r5, #20]
 8005626:	612a      	str	r2, [r5, #16]
 8005628:	db05      	blt.n	8005636 <_malloc_r+0x12a>
 800562a:	4430      	add	r0, r6
 800562c:	6843      	ldr	r3, [r0, #4]
 800562e:	f043 0301 	orr.w	r3, r3, #1
 8005632:	6043      	str	r3, [r0, #4]
 8005634:	e79c      	b.n	8005570 <_malloc_r+0x64>
 8005636:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800563a:	d244      	bcs.n	80056c6 <_malloc_r+0x1ba>
 800563c:	08c0      	lsrs	r0, r0, #3
 800563e:	1087      	asrs	r7, r0, #2
 8005640:	2201      	movs	r2, #1
 8005642:	fa02 f707 	lsl.w	r7, r2, r7
 8005646:	686a      	ldr	r2, [r5, #4]
 8005648:	3001      	adds	r0, #1
 800564a:	433a      	orrs	r2, r7
 800564c:	606a      	str	r2, [r5, #4]
 800564e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8005652:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8005656:	60b7      	str	r7, [r6, #8]
 8005658:	3a08      	subs	r2, #8
 800565a:	60f2      	str	r2, [r6, #12]
 800565c:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8005660:	60fe      	str	r6, [r7, #12]
 8005662:	2001      	movs	r0, #1
 8005664:	109a      	asrs	r2, r3, #2
 8005666:	fa00 f202 	lsl.w	r2, r0, r2
 800566a:	6868      	ldr	r0, [r5, #4]
 800566c:	4282      	cmp	r2, r0
 800566e:	f200 80a1 	bhi.w	80057b4 <_malloc_r+0x2a8>
 8005672:	4202      	tst	r2, r0
 8005674:	d106      	bne.n	8005684 <_malloc_r+0x178>
 8005676:	f023 0303 	bic.w	r3, r3, #3
 800567a:	0052      	lsls	r2, r2, #1
 800567c:	4202      	tst	r2, r0
 800567e:	f103 0304 	add.w	r3, r3, #4
 8005682:	d0fa      	beq.n	800567a <_malloc_r+0x16e>
 8005684:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8005688:	46e0      	mov	r8, ip
 800568a:	469e      	mov	lr, r3
 800568c:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8005690:	4546      	cmp	r6, r8
 8005692:	d153      	bne.n	800573c <_malloc_r+0x230>
 8005694:	f10e 0e01 	add.w	lr, lr, #1
 8005698:	f01e 0f03 	tst.w	lr, #3
 800569c:	f108 0808 	add.w	r8, r8, #8
 80056a0:	d1f4      	bne.n	800568c <_malloc_r+0x180>
 80056a2:	0798      	lsls	r0, r3, #30
 80056a4:	d179      	bne.n	800579a <_malloc_r+0x28e>
 80056a6:	686b      	ldr	r3, [r5, #4]
 80056a8:	ea23 0302 	bic.w	r3, r3, r2
 80056ac:	606b      	str	r3, [r5, #4]
 80056ae:	6868      	ldr	r0, [r5, #4]
 80056b0:	0052      	lsls	r2, r2, #1
 80056b2:	4282      	cmp	r2, r0
 80056b4:	d87e      	bhi.n	80057b4 <_malloc_r+0x2a8>
 80056b6:	2a00      	cmp	r2, #0
 80056b8:	d07c      	beq.n	80057b4 <_malloc_r+0x2a8>
 80056ba:	4673      	mov	r3, lr
 80056bc:	4202      	tst	r2, r0
 80056be:	d1e1      	bne.n	8005684 <_malloc_r+0x178>
 80056c0:	3304      	adds	r3, #4
 80056c2:	0052      	lsls	r2, r2, #1
 80056c4:	e7fa      	b.n	80056bc <_malloc_r+0x1b0>
 80056c6:	0a42      	lsrs	r2, r0, #9
 80056c8:	2a04      	cmp	r2, #4
 80056ca:	d815      	bhi.n	80056f8 <_malloc_r+0x1ec>
 80056cc:	0982      	lsrs	r2, r0, #6
 80056ce:	3238      	adds	r2, #56	; 0x38
 80056d0:	1c57      	adds	r7, r2, #1
 80056d2:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80056d6:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80056da:	45be      	cmp	lr, r7
 80056dc:	d126      	bne.n	800572c <_malloc_r+0x220>
 80056de:	2001      	movs	r0, #1
 80056e0:	1092      	asrs	r2, r2, #2
 80056e2:	fa00 f202 	lsl.w	r2, r0, r2
 80056e6:	6868      	ldr	r0, [r5, #4]
 80056e8:	4310      	orrs	r0, r2
 80056ea:	6068      	str	r0, [r5, #4]
 80056ec:	f8c6 e00c 	str.w	lr, [r6, #12]
 80056f0:	60b7      	str	r7, [r6, #8]
 80056f2:	f8ce 6008 	str.w	r6, [lr, #8]
 80056f6:	e7b3      	b.n	8005660 <_malloc_r+0x154>
 80056f8:	2a14      	cmp	r2, #20
 80056fa:	d801      	bhi.n	8005700 <_malloc_r+0x1f4>
 80056fc:	325b      	adds	r2, #91	; 0x5b
 80056fe:	e7e7      	b.n	80056d0 <_malloc_r+0x1c4>
 8005700:	2a54      	cmp	r2, #84	; 0x54
 8005702:	d802      	bhi.n	800570a <_malloc_r+0x1fe>
 8005704:	0b02      	lsrs	r2, r0, #12
 8005706:	326e      	adds	r2, #110	; 0x6e
 8005708:	e7e2      	b.n	80056d0 <_malloc_r+0x1c4>
 800570a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800570e:	d802      	bhi.n	8005716 <_malloc_r+0x20a>
 8005710:	0bc2      	lsrs	r2, r0, #15
 8005712:	3277      	adds	r2, #119	; 0x77
 8005714:	e7dc      	b.n	80056d0 <_malloc_r+0x1c4>
 8005716:	f240 5754 	movw	r7, #1364	; 0x554
 800571a:	42ba      	cmp	r2, r7
 800571c:	bf9a      	itte	ls
 800571e:	0c82      	lsrls	r2, r0, #18
 8005720:	327c      	addls	r2, #124	; 0x7c
 8005722:	227e      	movhi	r2, #126	; 0x7e
 8005724:	e7d4      	b.n	80056d0 <_malloc_r+0x1c4>
 8005726:	68bf      	ldr	r7, [r7, #8]
 8005728:	45be      	cmp	lr, r7
 800572a:	d004      	beq.n	8005736 <_malloc_r+0x22a>
 800572c:	687a      	ldr	r2, [r7, #4]
 800572e:	f022 0203 	bic.w	r2, r2, #3
 8005732:	4290      	cmp	r0, r2
 8005734:	d3f7      	bcc.n	8005726 <_malloc_r+0x21a>
 8005736:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800573a:	e7d7      	b.n	80056ec <_malloc_r+0x1e0>
 800573c:	6870      	ldr	r0, [r6, #4]
 800573e:	68f7      	ldr	r7, [r6, #12]
 8005740:	f020 0003 	bic.w	r0, r0, #3
 8005744:	eba0 0a04 	sub.w	sl, r0, r4
 8005748:	f1ba 0f0f 	cmp.w	sl, #15
 800574c:	dd10      	ble.n	8005770 <_malloc_r+0x264>
 800574e:	68b2      	ldr	r2, [r6, #8]
 8005750:	1933      	adds	r3, r6, r4
 8005752:	f044 0401 	orr.w	r4, r4, #1
 8005756:	6074      	str	r4, [r6, #4]
 8005758:	60d7      	str	r7, [r2, #12]
 800575a:	60ba      	str	r2, [r7, #8]
 800575c:	f04a 0201 	orr.w	r2, sl, #1
 8005760:	616b      	str	r3, [r5, #20]
 8005762:	612b      	str	r3, [r5, #16]
 8005764:	60d9      	str	r1, [r3, #12]
 8005766:	6099      	str	r1, [r3, #8]
 8005768:	605a      	str	r2, [r3, #4]
 800576a:	f846 a000 	str.w	sl, [r6, r0]
 800576e:	e6ff      	b.n	8005570 <_malloc_r+0x64>
 8005770:	f1ba 0f00 	cmp.w	sl, #0
 8005774:	db0f      	blt.n	8005796 <_malloc_r+0x28a>
 8005776:	4430      	add	r0, r6
 8005778:	6843      	ldr	r3, [r0, #4]
 800577a:	f043 0301 	orr.w	r3, r3, #1
 800577e:	6043      	str	r3, [r0, #4]
 8005780:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8005784:	4648      	mov	r0, r9
 8005786:	60df      	str	r7, [r3, #12]
 8005788:	60bb      	str	r3, [r7, #8]
 800578a:	f000 f8e7 	bl	800595c <__malloc_unlock>
 800578e:	4630      	mov	r0, r6
 8005790:	b003      	add	sp, #12
 8005792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005796:	463e      	mov	r6, r7
 8005798:	e77a      	b.n	8005690 <_malloc_r+0x184>
 800579a:	f85c 0908 	ldr.w	r0, [ip], #-8
 800579e:	4584      	cmp	ip, r0
 80057a0:	f103 33ff 	add.w	r3, r3, #4294967295
 80057a4:	f43f af7d 	beq.w	80056a2 <_malloc_r+0x196>
 80057a8:	e781      	b.n	80056ae <_malloc_r+0x1a2>
 80057aa:	bf00      	nop
 80057ac:	20000118 	.word	0x20000118
 80057b0:	20000120 	.word	0x20000120
 80057b4:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80057b8:	f8db 6004 	ldr.w	r6, [fp, #4]
 80057bc:	f026 0603 	bic.w	r6, r6, #3
 80057c0:	42b4      	cmp	r4, r6
 80057c2:	d803      	bhi.n	80057cc <_malloc_r+0x2c0>
 80057c4:	1b33      	subs	r3, r6, r4
 80057c6:	2b0f      	cmp	r3, #15
 80057c8:	f300 8096 	bgt.w	80058f8 <_malloc_r+0x3ec>
 80057cc:	4a4f      	ldr	r2, [pc, #316]	; (800590c <_malloc_r+0x400>)
 80057ce:	6817      	ldr	r7, [r2, #0]
 80057d0:	4a4f      	ldr	r2, [pc, #316]	; (8005910 <_malloc_r+0x404>)
 80057d2:	6811      	ldr	r1, [r2, #0]
 80057d4:	3710      	adds	r7, #16
 80057d6:	3101      	adds	r1, #1
 80057d8:	eb0b 0306 	add.w	r3, fp, r6
 80057dc:	4427      	add	r7, r4
 80057de:	d005      	beq.n	80057ec <_malloc_r+0x2e0>
 80057e0:	494c      	ldr	r1, [pc, #304]	; (8005914 <_malloc_r+0x408>)
 80057e2:	3901      	subs	r1, #1
 80057e4:	440f      	add	r7, r1
 80057e6:	3101      	adds	r1, #1
 80057e8:	4249      	negs	r1, r1
 80057ea:	400f      	ands	r7, r1
 80057ec:	4639      	mov	r1, r7
 80057ee:	4648      	mov	r0, r9
 80057f0:	9201      	str	r2, [sp, #4]
 80057f2:	9300      	str	r3, [sp, #0]
 80057f4:	f000 fb88 	bl	8005f08 <_sbrk_r>
 80057f8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80057fc:	4680      	mov	r8, r0
 80057fe:	d056      	beq.n	80058ae <_malloc_r+0x3a2>
 8005800:	9b00      	ldr	r3, [sp, #0]
 8005802:	9a01      	ldr	r2, [sp, #4]
 8005804:	4283      	cmp	r3, r0
 8005806:	d901      	bls.n	800580c <_malloc_r+0x300>
 8005808:	45ab      	cmp	fp, r5
 800580a:	d150      	bne.n	80058ae <_malloc_r+0x3a2>
 800580c:	4842      	ldr	r0, [pc, #264]	; (8005918 <_malloc_r+0x40c>)
 800580e:	6801      	ldr	r1, [r0, #0]
 8005810:	4543      	cmp	r3, r8
 8005812:	eb07 0e01 	add.w	lr, r7, r1
 8005816:	f8c0 e000 	str.w	lr, [r0]
 800581a:	4940      	ldr	r1, [pc, #256]	; (800591c <_malloc_r+0x410>)
 800581c:	4682      	mov	sl, r0
 800581e:	d113      	bne.n	8005848 <_malloc_r+0x33c>
 8005820:	420b      	tst	r3, r1
 8005822:	d111      	bne.n	8005848 <_malloc_r+0x33c>
 8005824:	68ab      	ldr	r3, [r5, #8]
 8005826:	443e      	add	r6, r7
 8005828:	f046 0601 	orr.w	r6, r6, #1
 800582c:	605e      	str	r6, [r3, #4]
 800582e:	4a3c      	ldr	r2, [pc, #240]	; (8005920 <_malloc_r+0x414>)
 8005830:	f8da 3000 	ldr.w	r3, [sl]
 8005834:	6811      	ldr	r1, [r2, #0]
 8005836:	428b      	cmp	r3, r1
 8005838:	bf88      	it	hi
 800583a:	6013      	strhi	r3, [r2, #0]
 800583c:	4a39      	ldr	r2, [pc, #228]	; (8005924 <_malloc_r+0x418>)
 800583e:	6811      	ldr	r1, [r2, #0]
 8005840:	428b      	cmp	r3, r1
 8005842:	bf88      	it	hi
 8005844:	6013      	strhi	r3, [r2, #0]
 8005846:	e032      	b.n	80058ae <_malloc_r+0x3a2>
 8005848:	6810      	ldr	r0, [r2, #0]
 800584a:	3001      	adds	r0, #1
 800584c:	bf1b      	ittet	ne
 800584e:	eba8 0303 	subne.w	r3, r8, r3
 8005852:	4473      	addne	r3, lr
 8005854:	f8c2 8000 	streq.w	r8, [r2]
 8005858:	f8ca 3000 	strne.w	r3, [sl]
 800585c:	f018 0007 	ands.w	r0, r8, #7
 8005860:	bf1c      	itt	ne
 8005862:	f1c0 0008 	rsbne	r0, r0, #8
 8005866:	4480      	addne	r8, r0
 8005868:	4b2a      	ldr	r3, [pc, #168]	; (8005914 <_malloc_r+0x408>)
 800586a:	4447      	add	r7, r8
 800586c:	4418      	add	r0, r3
 800586e:	400f      	ands	r7, r1
 8005870:	1bc7      	subs	r7, r0, r7
 8005872:	4639      	mov	r1, r7
 8005874:	4648      	mov	r0, r9
 8005876:	f000 fb47 	bl	8005f08 <_sbrk_r>
 800587a:	1c43      	adds	r3, r0, #1
 800587c:	bf08      	it	eq
 800587e:	4640      	moveq	r0, r8
 8005880:	f8da 3000 	ldr.w	r3, [sl]
 8005884:	f8c5 8008 	str.w	r8, [r5, #8]
 8005888:	bf08      	it	eq
 800588a:	2700      	moveq	r7, #0
 800588c:	eba0 0008 	sub.w	r0, r0, r8
 8005890:	443b      	add	r3, r7
 8005892:	4407      	add	r7, r0
 8005894:	f047 0701 	orr.w	r7, r7, #1
 8005898:	45ab      	cmp	fp, r5
 800589a:	f8ca 3000 	str.w	r3, [sl]
 800589e:	f8c8 7004 	str.w	r7, [r8, #4]
 80058a2:	d0c4      	beq.n	800582e <_malloc_r+0x322>
 80058a4:	2e0f      	cmp	r6, #15
 80058a6:	d810      	bhi.n	80058ca <_malloc_r+0x3be>
 80058a8:	2301      	movs	r3, #1
 80058aa:	f8c8 3004 	str.w	r3, [r8, #4]
 80058ae:	68ab      	ldr	r3, [r5, #8]
 80058b0:	685a      	ldr	r2, [r3, #4]
 80058b2:	f022 0203 	bic.w	r2, r2, #3
 80058b6:	4294      	cmp	r4, r2
 80058b8:	eba2 0304 	sub.w	r3, r2, r4
 80058bc:	d801      	bhi.n	80058c2 <_malloc_r+0x3b6>
 80058be:	2b0f      	cmp	r3, #15
 80058c0:	dc1a      	bgt.n	80058f8 <_malloc_r+0x3ec>
 80058c2:	4648      	mov	r0, r9
 80058c4:	f000 f84a 	bl	800595c <__malloc_unlock>
 80058c8:	e62d      	b.n	8005526 <_malloc_r+0x1a>
 80058ca:	f8db 3004 	ldr.w	r3, [fp, #4]
 80058ce:	3e0c      	subs	r6, #12
 80058d0:	f026 0607 	bic.w	r6, r6, #7
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	4333      	orrs	r3, r6
 80058da:	f8cb 3004 	str.w	r3, [fp, #4]
 80058de:	eb0b 0306 	add.w	r3, fp, r6
 80058e2:	2205      	movs	r2, #5
 80058e4:	2e0f      	cmp	r6, #15
 80058e6:	605a      	str	r2, [r3, #4]
 80058e8:	609a      	str	r2, [r3, #8]
 80058ea:	d9a0      	bls.n	800582e <_malloc_r+0x322>
 80058ec:	f10b 0108 	add.w	r1, fp, #8
 80058f0:	4648      	mov	r0, r9
 80058f2:	f7ff fcab 	bl	800524c <_free_r>
 80058f6:	e79a      	b.n	800582e <_malloc_r+0x322>
 80058f8:	68ae      	ldr	r6, [r5, #8]
 80058fa:	f044 0201 	orr.w	r2, r4, #1
 80058fe:	4434      	add	r4, r6
 8005900:	f043 0301 	orr.w	r3, r3, #1
 8005904:	6072      	str	r2, [r6, #4]
 8005906:	60ac      	str	r4, [r5, #8]
 8005908:	6063      	str	r3, [r4, #4]
 800590a:	e631      	b.n	8005570 <_malloc_r+0x64>
 800590c:	200006f8 	.word	0x200006f8
 8005910:	20000520 	.word	0x20000520
 8005914:	00000080 	.word	0x00000080
 8005918:	200006c8 	.word	0x200006c8
 800591c:	0000007f 	.word	0x0000007f
 8005920:	200006f0 	.word	0x200006f0
 8005924:	200006f4 	.word	0x200006f4

08005928 <memcpy>:
 8005928:	b510      	push	{r4, lr}
 800592a:	1e43      	subs	r3, r0, #1
 800592c:	440a      	add	r2, r1
 800592e:	4291      	cmp	r1, r2
 8005930:	d100      	bne.n	8005934 <memcpy+0xc>
 8005932:	bd10      	pop	{r4, pc}
 8005934:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005938:	f803 4f01 	strb.w	r4, [r3, #1]!
 800593c:	e7f7      	b.n	800592e <memcpy+0x6>

0800593e <memset>:
 800593e:	4402      	add	r2, r0
 8005940:	4603      	mov	r3, r0
 8005942:	4293      	cmp	r3, r2
 8005944:	d100      	bne.n	8005948 <memset+0xa>
 8005946:	4770      	bx	lr
 8005948:	f803 1b01 	strb.w	r1, [r3], #1
 800594c:	e7f9      	b.n	8005942 <memset+0x4>
	...

08005950 <__malloc_lock>:
 8005950:	4801      	ldr	r0, [pc, #4]	; (8005958 <__malloc_lock+0x8>)
 8005952:	f7ff bd65 	b.w	8005420 <__retarget_lock_acquire_recursive>
 8005956:	bf00      	nop
 8005958:	200007f4 	.word	0x200007f4

0800595c <__malloc_unlock>:
 800595c:	4801      	ldr	r0, [pc, #4]	; (8005964 <__malloc_unlock+0x8>)
 800595e:	f7ff bd60 	b.w	8005422 <__retarget_lock_release_recursive>
 8005962:	bf00      	nop
 8005964:	200007f4 	.word	0x200007f4

08005968 <_Balloc>:
 8005968:	b570      	push	{r4, r5, r6, lr}
 800596a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800596c:	4604      	mov	r4, r0
 800596e:	460e      	mov	r6, r1
 8005970:	b93d      	cbnz	r5, 8005982 <_Balloc+0x1a>
 8005972:	2010      	movs	r0, #16
 8005974:	f7ff fdc2 	bl	80054fc <malloc>
 8005978:	6260      	str	r0, [r4, #36]	; 0x24
 800597a:	6045      	str	r5, [r0, #4]
 800597c:	6085      	str	r5, [r0, #8]
 800597e:	6005      	str	r5, [r0, #0]
 8005980:	60c5      	str	r5, [r0, #12]
 8005982:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005984:	68eb      	ldr	r3, [r5, #12]
 8005986:	b183      	cbz	r3, 80059aa <_Balloc+0x42>
 8005988:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005990:	b9b8      	cbnz	r0, 80059c2 <_Balloc+0x5a>
 8005992:	2101      	movs	r1, #1
 8005994:	fa01 f506 	lsl.w	r5, r1, r6
 8005998:	1d6a      	adds	r2, r5, #5
 800599a:	0092      	lsls	r2, r2, #2
 800599c:	4620      	mov	r0, r4
 800599e:	f000 fb4d 	bl	800603c <_calloc_r>
 80059a2:	b160      	cbz	r0, 80059be <_Balloc+0x56>
 80059a4:	6046      	str	r6, [r0, #4]
 80059a6:	6085      	str	r5, [r0, #8]
 80059a8:	e00e      	b.n	80059c8 <_Balloc+0x60>
 80059aa:	2221      	movs	r2, #33	; 0x21
 80059ac:	2104      	movs	r1, #4
 80059ae:	4620      	mov	r0, r4
 80059b0:	f000 fb44 	bl	800603c <_calloc_r>
 80059b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059b6:	60e8      	str	r0, [r5, #12]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1e4      	bne.n	8005988 <_Balloc+0x20>
 80059be:	2000      	movs	r0, #0
 80059c0:	bd70      	pop	{r4, r5, r6, pc}
 80059c2:	6802      	ldr	r2, [r0, #0]
 80059c4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80059c8:	2300      	movs	r3, #0
 80059ca:	6103      	str	r3, [r0, #16]
 80059cc:	60c3      	str	r3, [r0, #12]
 80059ce:	bd70      	pop	{r4, r5, r6, pc}

080059d0 <_Bfree>:
 80059d0:	b570      	push	{r4, r5, r6, lr}
 80059d2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80059d4:	4606      	mov	r6, r0
 80059d6:	460d      	mov	r5, r1
 80059d8:	b93c      	cbnz	r4, 80059ea <_Bfree+0x1a>
 80059da:	2010      	movs	r0, #16
 80059dc:	f7ff fd8e 	bl	80054fc <malloc>
 80059e0:	6270      	str	r0, [r6, #36]	; 0x24
 80059e2:	6044      	str	r4, [r0, #4]
 80059e4:	6084      	str	r4, [r0, #8]
 80059e6:	6004      	str	r4, [r0, #0]
 80059e8:	60c4      	str	r4, [r0, #12]
 80059ea:	b13d      	cbz	r5, 80059fc <_Bfree+0x2c>
 80059ec:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80059ee:	686a      	ldr	r2, [r5, #4]
 80059f0:	68db      	ldr	r3, [r3, #12]
 80059f2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80059f6:	6029      	str	r1, [r5, #0]
 80059f8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80059fc:	bd70      	pop	{r4, r5, r6, pc}

080059fe <__multadd>:
 80059fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a02:	690d      	ldr	r5, [r1, #16]
 8005a04:	461f      	mov	r7, r3
 8005a06:	4606      	mov	r6, r0
 8005a08:	460c      	mov	r4, r1
 8005a0a:	f101 0e14 	add.w	lr, r1, #20
 8005a0e:	2300      	movs	r3, #0
 8005a10:	f8de 0000 	ldr.w	r0, [lr]
 8005a14:	b281      	uxth	r1, r0
 8005a16:	fb02 7101 	mla	r1, r2, r1, r7
 8005a1a:	0c0f      	lsrs	r7, r1, #16
 8005a1c:	0c00      	lsrs	r0, r0, #16
 8005a1e:	fb02 7000 	mla	r0, r2, r0, r7
 8005a22:	b289      	uxth	r1, r1
 8005a24:	3301      	adds	r3, #1
 8005a26:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005a2a:	429d      	cmp	r5, r3
 8005a2c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005a30:	f84e 1b04 	str.w	r1, [lr], #4
 8005a34:	dcec      	bgt.n	8005a10 <__multadd+0x12>
 8005a36:	b1d7      	cbz	r7, 8005a6e <__multadd+0x70>
 8005a38:	68a3      	ldr	r3, [r4, #8]
 8005a3a:	429d      	cmp	r5, r3
 8005a3c:	db12      	blt.n	8005a64 <__multadd+0x66>
 8005a3e:	6861      	ldr	r1, [r4, #4]
 8005a40:	4630      	mov	r0, r6
 8005a42:	3101      	adds	r1, #1
 8005a44:	f7ff ff90 	bl	8005968 <_Balloc>
 8005a48:	6922      	ldr	r2, [r4, #16]
 8005a4a:	3202      	adds	r2, #2
 8005a4c:	f104 010c 	add.w	r1, r4, #12
 8005a50:	4680      	mov	r8, r0
 8005a52:	0092      	lsls	r2, r2, #2
 8005a54:	300c      	adds	r0, #12
 8005a56:	f7ff ff67 	bl	8005928 <memcpy>
 8005a5a:	4621      	mov	r1, r4
 8005a5c:	4630      	mov	r0, r6
 8005a5e:	f7ff ffb7 	bl	80059d0 <_Bfree>
 8005a62:	4644      	mov	r4, r8
 8005a64:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005a68:	3501      	adds	r5, #1
 8005a6a:	615f      	str	r7, [r3, #20]
 8005a6c:	6125      	str	r5, [r4, #16]
 8005a6e:	4620      	mov	r0, r4
 8005a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005a74 <__hi0bits>:
 8005a74:	0c02      	lsrs	r2, r0, #16
 8005a76:	0412      	lsls	r2, r2, #16
 8005a78:	4603      	mov	r3, r0
 8005a7a:	b9b2      	cbnz	r2, 8005aaa <__hi0bits+0x36>
 8005a7c:	0403      	lsls	r3, r0, #16
 8005a7e:	2010      	movs	r0, #16
 8005a80:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005a84:	bf04      	itt	eq
 8005a86:	021b      	lsleq	r3, r3, #8
 8005a88:	3008      	addeq	r0, #8
 8005a8a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005a8e:	bf04      	itt	eq
 8005a90:	011b      	lsleq	r3, r3, #4
 8005a92:	3004      	addeq	r0, #4
 8005a94:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005a98:	bf04      	itt	eq
 8005a9a:	009b      	lsleq	r3, r3, #2
 8005a9c:	3002      	addeq	r0, #2
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	db06      	blt.n	8005ab0 <__hi0bits+0x3c>
 8005aa2:	005b      	lsls	r3, r3, #1
 8005aa4:	d503      	bpl.n	8005aae <__hi0bits+0x3a>
 8005aa6:	3001      	adds	r0, #1
 8005aa8:	4770      	bx	lr
 8005aaa:	2000      	movs	r0, #0
 8005aac:	e7e8      	b.n	8005a80 <__hi0bits+0xc>
 8005aae:	2020      	movs	r0, #32
 8005ab0:	4770      	bx	lr

08005ab2 <__lo0bits>:
 8005ab2:	6803      	ldr	r3, [r0, #0]
 8005ab4:	f013 0207 	ands.w	r2, r3, #7
 8005ab8:	4601      	mov	r1, r0
 8005aba:	d00b      	beq.n	8005ad4 <__lo0bits+0x22>
 8005abc:	07da      	lsls	r2, r3, #31
 8005abe:	d423      	bmi.n	8005b08 <__lo0bits+0x56>
 8005ac0:	0798      	lsls	r0, r3, #30
 8005ac2:	bf49      	itett	mi
 8005ac4:	085b      	lsrmi	r3, r3, #1
 8005ac6:	089b      	lsrpl	r3, r3, #2
 8005ac8:	2001      	movmi	r0, #1
 8005aca:	600b      	strmi	r3, [r1, #0]
 8005acc:	bf5c      	itt	pl
 8005ace:	600b      	strpl	r3, [r1, #0]
 8005ad0:	2002      	movpl	r0, #2
 8005ad2:	4770      	bx	lr
 8005ad4:	b298      	uxth	r0, r3
 8005ad6:	b9a8      	cbnz	r0, 8005b04 <__lo0bits+0x52>
 8005ad8:	0c1b      	lsrs	r3, r3, #16
 8005ada:	2010      	movs	r0, #16
 8005adc:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005ae0:	bf04      	itt	eq
 8005ae2:	0a1b      	lsreq	r3, r3, #8
 8005ae4:	3008      	addeq	r0, #8
 8005ae6:	071a      	lsls	r2, r3, #28
 8005ae8:	bf04      	itt	eq
 8005aea:	091b      	lsreq	r3, r3, #4
 8005aec:	3004      	addeq	r0, #4
 8005aee:	079a      	lsls	r2, r3, #30
 8005af0:	bf04      	itt	eq
 8005af2:	089b      	lsreq	r3, r3, #2
 8005af4:	3002      	addeq	r0, #2
 8005af6:	07da      	lsls	r2, r3, #31
 8005af8:	d402      	bmi.n	8005b00 <__lo0bits+0x4e>
 8005afa:	085b      	lsrs	r3, r3, #1
 8005afc:	d006      	beq.n	8005b0c <__lo0bits+0x5a>
 8005afe:	3001      	adds	r0, #1
 8005b00:	600b      	str	r3, [r1, #0]
 8005b02:	4770      	bx	lr
 8005b04:	4610      	mov	r0, r2
 8005b06:	e7e9      	b.n	8005adc <__lo0bits+0x2a>
 8005b08:	2000      	movs	r0, #0
 8005b0a:	4770      	bx	lr
 8005b0c:	2020      	movs	r0, #32
 8005b0e:	4770      	bx	lr

08005b10 <__i2b>:
 8005b10:	b510      	push	{r4, lr}
 8005b12:	460c      	mov	r4, r1
 8005b14:	2101      	movs	r1, #1
 8005b16:	f7ff ff27 	bl	8005968 <_Balloc>
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	6144      	str	r4, [r0, #20]
 8005b1e:	6102      	str	r2, [r0, #16]
 8005b20:	bd10      	pop	{r4, pc}

08005b22 <__multiply>:
 8005b22:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b26:	4614      	mov	r4, r2
 8005b28:	690a      	ldr	r2, [r1, #16]
 8005b2a:	6923      	ldr	r3, [r4, #16]
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	bfb8      	it	lt
 8005b30:	460b      	movlt	r3, r1
 8005b32:	4689      	mov	r9, r1
 8005b34:	bfbc      	itt	lt
 8005b36:	46a1      	movlt	r9, r4
 8005b38:	461c      	movlt	r4, r3
 8005b3a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005b3e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005b42:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8005b46:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005b4a:	eb07 060a 	add.w	r6, r7, sl
 8005b4e:	429e      	cmp	r6, r3
 8005b50:	bfc8      	it	gt
 8005b52:	3101      	addgt	r1, #1
 8005b54:	f7ff ff08 	bl	8005968 <_Balloc>
 8005b58:	f100 0514 	add.w	r5, r0, #20
 8005b5c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005b60:	462b      	mov	r3, r5
 8005b62:	2200      	movs	r2, #0
 8005b64:	4543      	cmp	r3, r8
 8005b66:	d316      	bcc.n	8005b96 <__multiply+0x74>
 8005b68:	f104 0214 	add.w	r2, r4, #20
 8005b6c:	f109 0114 	add.w	r1, r9, #20
 8005b70:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8005b74:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005b78:	9301      	str	r3, [sp, #4]
 8005b7a:	9c01      	ldr	r4, [sp, #4]
 8005b7c:	4294      	cmp	r4, r2
 8005b7e:	4613      	mov	r3, r2
 8005b80:	d80c      	bhi.n	8005b9c <__multiply+0x7a>
 8005b82:	2e00      	cmp	r6, #0
 8005b84:	dd03      	ble.n	8005b8e <__multiply+0x6c>
 8005b86:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d054      	beq.n	8005c38 <__multiply+0x116>
 8005b8e:	6106      	str	r6, [r0, #16]
 8005b90:	b003      	add	sp, #12
 8005b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b96:	f843 2b04 	str.w	r2, [r3], #4
 8005b9a:	e7e3      	b.n	8005b64 <__multiply+0x42>
 8005b9c:	f8b3 a000 	ldrh.w	sl, [r3]
 8005ba0:	3204      	adds	r2, #4
 8005ba2:	f1ba 0f00 	cmp.w	sl, #0
 8005ba6:	d020      	beq.n	8005bea <__multiply+0xc8>
 8005ba8:	46ae      	mov	lr, r5
 8005baa:	4689      	mov	r9, r1
 8005bac:	f04f 0c00 	mov.w	ip, #0
 8005bb0:	f859 4b04 	ldr.w	r4, [r9], #4
 8005bb4:	f8be b000 	ldrh.w	fp, [lr]
 8005bb8:	b2a3      	uxth	r3, r4
 8005bba:	fb0a b303 	mla	r3, sl, r3, fp
 8005bbe:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8005bc2:	f8de 4000 	ldr.w	r4, [lr]
 8005bc6:	4463      	add	r3, ip
 8005bc8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005bcc:	fb0a c40b 	mla	r4, sl, fp, ip
 8005bd0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005bda:	454f      	cmp	r7, r9
 8005bdc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005be0:	f84e 3b04 	str.w	r3, [lr], #4
 8005be4:	d8e4      	bhi.n	8005bb0 <__multiply+0x8e>
 8005be6:	f8ce c000 	str.w	ip, [lr]
 8005bea:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8005bee:	f1b9 0f00 	cmp.w	r9, #0
 8005bf2:	d01f      	beq.n	8005c34 <__multiply+0x112>
 8005bf4:	682b      	ldr	r3, [r5, #0]
 8005bf6:	46ae      	mov	lr, r5
 8005bf8:	468c      	mov	ip, r1
 8005bfa:	f04f 0a00 	mov.w	sl, #0
 8005bfe:	f8bc 4000 	ldrh.w	r4, [ip]
 8005c02:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005c06:	fb09 b404 	mla	r4, r9, r4, fp
 8005c0a:	44a2      	add	sl, r4
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8005c12:	f84e 3b04 	str.w	r3, [lr], #4
 8005c16:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005c1a:	f8be 4000 	ldrh.w	r4, [lr]
 8005c1e:	0c1b      	lsrs	r3, r3, #16
 8005c20:	fb09 4303 	mla	r3, r9, r3, r4
 8005c24:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8005c28:	4567      	cmp	r7, ip
 8005c2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c2e:	d8e6      	bhi.n	8005bfe <__multiply+0xdc>
 8005c30:	f8ce 3000 	str.w	r3, [lr]
 8005c34:	3504      	adds	r5, #4
 8005c36:	e7a0      	b.n	8005b7a <__multiply+0x58>
 8005c38:	3e01      	subs	r6, #1
 8005c3a:	e7a2      	b.n	8005b82 <__multiply+0x60>

08005c3c <__pow5mult>:
 8005c3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c40:	4615      	mov	r5, r2
 8005c42:	f012 0203 	ands.w	r2, r2, #3
 8005c46:	4606      	mov	r6, r0
 8005c48:	460f      	mov	r7, r1
 8005c4a:	d007      	beq.n	8005c5c <__pow5mult+0x20>
 8005c4c:	3a01      	subs	r2, #1
 8005c4e:	4c21      	ldr	r4, [pc, #132]	; (8005cd4 <__pow5mult+0x98>)
 8005c50:	2300      	movs	r3, #0
 8005c52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005c56:	f7ff fed2 	bl	80059fe <__multadd>
 8005c5a:	4607      	mov	r7, r0
 8005c5c:	10ad      	asrs	r5, r5, #2
 8005c5e:	d035      	beq.n	8005ccc <__pow5mult+0x90>
 8005c60:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005c62:	b93c      	cbnz	r4, 8005c74 <__pow5mult+0x38>
 8005c64:	2010      	movs	r0, #16
 8005c66:	f7ff fc49 	bl	80054fc <malloc>
 8005c6a:	6270      	str	r0, [r6, #36]	; 0x24
 8005c6c:	6044      	str	r4, [r0, #4]
 8005c6e:	6084      	str	r4, [r0, #8]
 8005c70:	6004      	str	r4, [r0, #0]
 8005c72:	60c4      	str	r4, [r0, #12]
 8005c74:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005c78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005c7c:	b94c      	cbnz	r4, 8005c92 <__pow5mult+0x56>
 8005c7e:	f240 2171 	movw	r1, #625	; 0x271
 8005c82:	4630      	mov	r0, r6
 8005c84:	f7ff ff44 	bl	8005b10 <__i2b>
 8005c88:	2300      	movs	r3, #0
 8005c8a:	f8c8 0008 	str.w	r0, [r8, #8]
 8005c8e:	4604      	mov	r4, r0
 8005c90:	6003      	str	r3, [r0, #0]
 8005c92:	f04f 0800 	mov.w	r8, #0
 8005c96:	07eb      	lsls	r3, r5, #31
 8005c98:	d50a      	bpl.n	8005cb0 <__pow5mult+0x74>
 8005c9a:	4639      	mov	r1, r7
 8005c9c:	4622      	mov	r2, r4
 8005c9e:	4630      	mov	r0, r6
 8005ca0:	f7ff ff3f 	bl	8005b22 <__multiply>
 8005ca4:	4639      	mov	r1, r7
 8005ca6:	4681      	mov	r9, r0
 8005ca8:	4630      	mov	r0, r6
 8005caa:	f7ff fe91 	bl	80059d0 <_Bfree>
 8005cae:	464f      	mov	r7, r9
 8005cb0:	106d      	asrs	r5, r5, #1
 8005cb2:	d00b      	beq.n	8005ccc <__pow5mult+0x90>
 8005cb4:	6820      	ldr	r0, [r4, #0]
 8005cb6:	b938      	cbnz	r0, 8005cc8 <__pow5mult+0x8c>
 8005cb8:	4622      	mov	r2, r4
 8005cba:	4621      	mov	r1, r4
 8005cbc:	4630      	mov	r0, r6
 8005cbe:	f7ff ff30 	bl	8005b22 <__multiply>
 8005cc2:	6020      	str	r0, [r4, #0]
 8005cc4:	f8c0 8000 	str.w	r8, [r0]
 8005cc8:	4604      	mov	r4, r0
 8005cca:	e7e4      	b.n	8005c96 <__pow5mult+0x5a>
 8005ccc:	4638      	mov	r0, r7
 8005cce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cd2:	bf00      	nop
 8005cd4:	08008568 	.word	0x08008568

08005cd8 <__lshift>:
 8005cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cdc:	460c      	mov	r4, r1
 8005cde:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005ce2:	6923      	ldr	r3, [r4, #16]
 8005ce4:	6849      	ldr	r1, [r1, #4]
 8005ce6:	eb0a 0903 	add.w	r9, sl, r3
 8005cea:	68a3      	ldr	r3, [r4, #8]
 8005cec:	4607      	mov	r7, r0
 8005cee:	4616      	mov	r6, r2
 8005cf0:	f109 0501 	add.w	r5, r9, #1
 8005cf4:	42ab      	cmp	r3, r5
 8005cf6:	db31      	blt.n	8005d5c <__lshift+0x84>
 8005cf8:	4638      	mov	r0, r7
 8005cfa:	f7ff fe35 	bl	8005968 <_Balloc>
 8005cfe:	2200      	movs	r2, #0
 8005d00:	4680      	mov	r8, r0
 8005d02:	f100 0314 	add.w	r3, r0, #20
 8005d06:	4611      	mov	r1, r2
 8005d08:	4552      	cmp	r2, sl
 8005d0a:	db2a      	blt.n	8005d62 <__lshift+0x8a>
 8005d0c:	6920      	ldr	r0, [r4, #16]
 8005d0e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005d12:	f104 0114 	add.w	r1, r4, #20
 8005d16:	f016 021f 	ands.w	r2, r6, #31
 8005d1a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8005d1e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8005d22:	d022      	beq.n	8005d6a <__lshift+0x92>
 8005d24:	f1c2 0c20 	rsb	ip, r2, #32
 8005d28:	2000      	movs	r0, #0
 8005d2a:	680e      	ldr	r6, [r1, #0]
 8005d2c:	4096      	lsls	r6, r2
 8005d2e:	4330      	orrs	r0, r6
 8005d30:	f843 0b04 	str.w	r0, [r3], #4
 8005d34:	f851 0b04 	ldr.w	r0, [r1], #4
 8005d38:	458e      	cmp	lr, r1
 8005d3a:	fa20 f00c 	lsr.w	r0, r0, ip
 8005d3e:	d8f4      	bhi.n	8005d2a <__lshift+0x52>
 8005d40:	6018      	str	r0, [r3, #0]
 8005d42:	b108      	cbz	r0, 8005d48 <__lshift+0x70>
 8005d44:	f109 0502 	add.w	r5, r9, #2
 8005d48:	3d01      	subs	r5, #1
 8005d4a:	4638      	mov	r0, r7
 8005d4c:	f8c8 5010 	str.w	r5, [r8, #16]
 8005d50:	4621      	mov	r1, r4
 8005d52:	f7ff fe3d 	bl	80059d0 <_Bfree>
 8005d56:	4640      	mov	r0, r8
 8005d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d5c:	3101      	adds	r1, #1
 8005d5e:	005b      	lsls	r3, r3, #1
 8005d60:	e7c8      	b.n	8005cf4 <__lshift+0x1c>
 8005d62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005d66:	3201      	adds	r2, #1
 8005d68:	e7ce      	b.n	8005d08 <__lshift+0x30>
 8005d6a:	3b04      	subs	r3, #4
 8005d6c:	f851 2b04 	ldr.w	r2, [r1], #4
 8005d70:	f843 2f04 	str.w	r2, [r3, #4]!
 8005d74:	458e      	cmp	lr, r1
 8005d76:	d8f9      	bhi.n	8005d6c <__lshift+0x94>
 8005d78:	e7e6      	b.n	8005d48 <__lshift+0x70>

08005d7a <__mcmp>:
 8005d7a:	6903      	ldr	r3, [r0, #16]
 8005d7c:	690a      	ldr	r2, [r1, #16]
 8005d7e:	1a9b      	subs	r3, r3, r2
 8005d80:	b530      	push	{r4, r5, lr}
 8005d82:	d10c      	bne.n	8005d9e <__mcmp+0x24>
 8005d84:	0092      	lsls	r2, r2, #2
 8005d86:	3014      	adds	r0, #20
 8005d88:	3114      	adds	r1, #20
 8005d8a:	1884      	adds	r4, r0, r2
 8005d8c:	4411      	add	r1, r2
 8005d8e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005d92:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005d96:	4295      	cmp	r5, r2
 8005d98:	d003      	beq.n	8005da2 <__mcmp+0x28>
 8005d9a:	d305      	bcc.n	8005da8 <__mcmp+0x2e>
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	4618      	mov	r0, r3
 8005da0:	bd30      	pop	{r4, r5, pc}
 8005da2:	42a0      	cmp	r0, r4
 8005da4:	d3f3      	bcc.n	8005d8e <__mcmp+0x14>
 8005da6:	e7fa      	b.n	8005d9e <__mcmp+0x24>
 8005da8:	f04f 33ff 	mov.w	r3, #4294967295
 8005dac:	e7f7      	b.n	8005d9e <__mcmp+0x24>

08005dae <__mdiff>:
 8005dae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005db2:	460d      	mov	r5, r1
 8005db4:	4607      	mov	r7, r0
 8005db6:	4611      	mov	r1, r2
 8005db8:	4628      	mov	r0, r5
 8005dba:	4614      	mov	r4, r2
 8005dbc:	f7ff ffdd 	bl	8005d7a <__mcmp>
 8005dc0:	1e06      	subs	r6, r0, #0
 8005dc2:	d108      	bne.n	8005dd6 <__mdiff+0x28>
 8005dc4:	4631      	mov	r1, r6
 8005dc6:	4638      	mov	r0, r7
 8005dc8:	f7ff fdce 	bl	8005968 <_Balloc>
 8005dcc:	2301      	movs	r3, #1
 8005dce:	6103      	str	r3, [r0, #16]
 8005dd0:	6146      	str	r6, [r0, #20]
 8005dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dd6:	bfa4      	itt	ge
 8005dd8:	4623      	movge	r3, r4
 8005dda:	462c      	movge	r4, r5
 8005ddc:	4638      	mov	r0, r7
 8005dde:	6861      	ldr	r1, [r4, #4]
 8005de0:	bfa6      	itte	ge
 8005de2:	461d      	movge	r5, r3
 8005de4:	2600      	movge	r6, #0
 8005de6:	2601      	movlt	r6, #1
 8005de8:	f7ff fdbe 	bl	8005968 <_Balloc>
 8005dec:	692b      	ldr	r3, [r5, #16]
 8005dee:	60c6      	str	r6, [r0, #12]
 8005df0:	6926      	ldr	r6, [r4, #16]
 8005df2:	f105 0914 	add.w	r9, r5, #20
 8005df6:	f104 0214 	add.w	r2, r4, #20
 8005dfa:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005dfe:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005e02:	f100 0514 	add.w	r5, r0, #20
 8005e06:	f04f 0c00 	mov.w	ip, #0
 8005e0a:	f852 ab04 	ldr.w	sl, [r2], #4
 8005e0e:	f859 4b04 	ldr.w	r4, [r9], #4
 8005e12:	fa1c f18a 	uxtah	r1, ip, sl
 8005e16:	b2a3      	uxth	r3, r4
 8005e18:	1ac9      	subs	r1, r1, r3
 8005e1a:	0c23      	lsrs	r3, r4, #16
 8005e1c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8005e20:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005e24:	b289      	uxth	r1, r1
 8005e26:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005e2a:	45c8      	cmp	r8, r9
 8005e2c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005e30:	4696      	mov	lr, r2
 8005e32:	f845 3b04 	str.w	r3, [r5], #4
 8005e36:	d8e8      	bhi.n	8005e0a <__mdiff+0x5c>
 8005e38:	45be      	cmp	lr, r7
 8005e3a:	d305      	bcc.n	8005e48 <__mdiff+0x9a>
 8005e3c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005e40:	b18b      	cbz	r3, 8005e66 <__mdiff+0xb8>
 8005e42:	6106      	str	r6, [r0, #16]
 8005e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e48:	f85e 1b04 	ldr.w	r1, [lr], #4
 8005e4c:	fa1c f381 	uxtah	r3, ip, r1
 8005e50:	141a      	asrs	r2, r3, #16
 8005e52:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005e56:	b29b      	uxth	r3, r3
 8005e58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e5c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005e60:	f845 3b04 	str.w	r3, [r5], #4
 8005e64:	e7e8      	b.n	8005e38 <__mdiff+0x8a>
 8005e66:	3e01      	subs	r6, #1
 8005e68:	e7e8      	b.n	8005e3c <__mdiff+0x8e>

08005e6a <__d2b>:
 8005e6a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005e6e:	460e      	mov	r6, r1
 8005e70:	2101      	movs	r1, #1
 8005e72:	ec59 8b10 	vmov	r8, r9, d0
 8005e76:	4615      	mov	r5, r2
 8005e78:	f7ff fd76 	bl	8005968 <_Balloc>
 8005e7c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005e80:	4607      	mov	r7, r0
 8005e82:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e86:	bb34      	cbnz	r4, 8005ed6 <__d2b+0x6c>
 8005e88:	9301      	str	r3, [sp, #4]
 8005e8a:	f1b8 0f00 	cmp.w	r8, #0
 8005e8e:	d027      	beq.n	8005ee0 <__d2b+0x76>
 8005e90:	a802      	add	r0, sp, #8
 8005e92:	f840 8d08 	str.w	r8, [r0, #-8]!
 8005e96:	f7ff fe0c 	bl	8005ab2 <__lo0bits>
 8005e9a:	9900      	ldr	r1, [sp, #0]
 8005e9c:	b1f0      	cbz	r0, 8005edc <__d2b+0x72>
 8005e9e:	9a01      	ldr	r2, [sp, #4]
 8005ea0:	f1c0 0320 	rsb	r3, r0, #32
 8005ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea8:	430b      	orrs	r3, r1
 8005eaa:	40c2      	lsrs	r2, r0
 8005eac:	617b      	str	r3, [r7, #20]
 8005eae:	9201      	str	r2, [sp, #4]
 8005eb0:	9b01      	ldr	r3, [sp, #4]
 8005eb2:	61bb      	str	r3, [r7, #24]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	bf14      	ite	ne
 8005eb8:	2102      	movne	r1, #2
 8005eba:	2101      	moveq	r1, #1
 8005ebc:	6139      	str	r1, [r7, #16]
 8005ebe:	b1c4      	cbz	r4, 8005ef2 <__d2b+0x88>
 8005ec0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005ec4:	4404      	add	r4, r0
 8005ec6:	6034      	str	r4, [r6, #0]
 8005ec8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005ecc:	6028      	str	r0, [r5, #0]
 8005ece:	4638      	mov	r0, r7
 8005ed0:	b003      	add	sp, #12
 8005ed2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005ed6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005eda:	e7d5      	b.n	8005e88 <__d2b+0x1e>
 8005edc:	6179      	str	r1, [r7, #20]
 8005ede:	e7e7      	b.n	8005eb0 <__d2b+0x46>
 8005ee0:	a801      	add	r0, sp, #4
 8005ee2:	f7ff fde6 	bl	8005ab2 <__lo0bits>
 8005ee6:	9b01      	ldr	r3, [sp, #4]
 8005ee8:	617b      	str	r3, [r7, #20]
 8005eea:	2101      	movs	r1, #1
 8005eec:	6139      	str	r1, [r7, #16]
 8005eee:	3020      	adds	r0, #32
 8005ef0:	e7e5      	b.n	8005ebe <__d2b+0x54>
 8005ef2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005ef6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005efa:	6030      	str	r0, [r6, #0]
 8005efc:	6918      	ldr	r0, [r3, #16]
 8005efe:	f7ff fdb9 	bl	8005a74 <__hi0bits>
 8005f02:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005f06:	e7e1      	b.n	8005ecc <__d2b+0x62>

08005f08 <_sbrk_r>:
 8005f08:	b538      	push	{r3, r4, r5, lr}
 8005f0a:	4c06      	ldr	r4, [pc, #24]	; (8005f24 <_sbrk_r+0x1c>)
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	4605      	mov	r5, r0
 8005f10:	4608      	mov	r0, r1
 8005f12:	6023      	str	r3, [r4, #0]
 8005f14:	f001 fdf4 	bl	8007b00 <_sbrk>
 8005f18:	1c43      	adds	r3, r0, #1
 8005f1a:	d102      	bne.n	8005f22 <_sbrk_r+0x1a>
 8005f1c:	6823      	ldr	r3, [r4, #0]
 8005f1e:	b103      	cbz	r3, 8005f22 <_sbrk_r+0x1a>
 8005f20:	602b      	str	r3, [r5, #0]
 8005f22:	bd38      	pop	{r3, r4, r5, pc}
 8005f24:	200007fc 	.word	0x200007fc

08005f28 <__sread>:
 8005f28:	b510      	push	{r4, lr}
 8005f2a:	460c      	mov	r4, r1
 8005f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f30:	f000 fb54 	bl	80065dc <_read_r>
 8005f34:	2800      	cmp	r0, #0
 8005f36:	bfab      	itete	ge
 8005f38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005f3a:	89a3      	ldrhlt	r3, [r4, #12]
 8005f3c:	181b      	addge	r3, r3, r0
 8005f3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005f42:	bfac      	ite	ge
 8005f44:	6563      	strge	r3, [r4, #84]	; 0x54
 8005f46:	81a3      	strhlt	r3, [r4, #12]
 8005f48:	bd10      	pop	{r4, pc}

08005f4a <__swrite>:
 8005f4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f4e:	461f      	mov	r7, r3
 8005f50:	898b      	ldrh	r3, [r1, #12]
 8005f52:	05db      	lsls	r3, r3, #23
 8005f54:	4605      	mov	r5, r0
 8005f56:	460c      	mov	r4, r1
 8005f58:	4616      	mov	r6, r2
 8005f5a:	d505      	bpl.n	8005f68 <__swrite+0x1e>
 8005f5c:	2302      	movs	r3, #2
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f64:	f000 fafc 	bl	8006560 <_lseek_r>
 8005f68:	89a3      	ldrh	r3, [r4, #12]
 8005f6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f72:	81a3      	strh	r3, [r4, #12]
 8005f74:	4632      	mov	r2, r6
 8005f76:	463b      	mov	r3, r7
 8005f78:	4628      	mov	r0, r5
 8005f7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f7e:	f000 b84b 	b.w	8006018 <_write_r>

08005f82 <__sseek>:
 8005f82:	b510      	push	{r4, lr}
 8005f84:	460c      	mov	r4, r1
 8005f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f8a:	f000 fae9 	bl	8006560 <_lseek_r>
 8005f8e:	1c43      	adds	r3, r0, #1
 8005f90:	89a3      	ldrh	r3, [r4, #12]
 8005f92:	bf15      	itete	ne
 8005f94:	6560      	strne	r0, [r4, #84]	; 0x54
 8005f96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005f9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005f9e:	81a3      	strheq	r3, [r4, #12]
 8005fa0:	bf18      	it	ne
 8005fa2:	81a3      	strhne	r3, [r4, #12]
 8005fa4:	bd10      	pop	{r4, pc}

08005fa6 <__sclose>:
 8005fa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005faa:	f000 b875 	b.w	8006098 <_close_r>

08005fae <__sprint_r>:
 8005fae:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fb2:	6893      	ldr	r3, [r2, #8]
 8005fb4:	4680      	mov	r8, r0
 8005fb6:	460f      	mov	r7, r1
 8005fb8:	4614      	mov	r4, r2
 8005fba:	b91b      	cbnz	r3, 8005fc4 <__sprint_r+0x16>
 8005fbc:	6053      	str	r3, [r2, #4]
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fc4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8005fc6:	049d      	lsls	r5, r3, #18
 8005fc8:	d523      	bpl.n	8006012 <__sprint_r+0x64>
 8005fca:	6815      	ldr	r5, [r2, #0]
 8005fcc:	68a0      	ldr	r0, [r4, #8]
 8005fce:	3508      	adds	r5, #8
 8005fd0:	b920      	cbnz	r0, 8005fdc <__sprint_r+0x2e>
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	60a3      	str	r3, [r4, #8]
 8005fd6:	6063      	str	r3, [r4, #4]
 8005fd8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fdc:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8005fe0:	f855 bc08 	ldr.w	fp, [r5, #-8]
 8005fe4:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8005fe8:	f04f 0900 	mov.w	r9, #0
 8005fec:	45ca      	cmp	sl, r9
 8005fee:	dc05      	bgt.n	8005ffc <__sprint_r+0x4e>
 8005ff0:	68a3      	ldr	r3, [r4, #8]
 8005ff2:	f026 0603 	bic.w	r6, r6, #3
 8005ff6:	1b9e      	subs	r6, r3, r6
 8005ff8:	60a6      	str	r6, [r4, #8]
 8005ffa:	e7e7      	b.n	8005fcc <__sprint_r+0x1e>
 8005ffc:	463a      	mov	r2, r7
 8005ffe:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8006002:	4640      	mov	r0, r8
 8006004:	f000 f905 	bl	8006212 <_fputwc_r>
 8006008:	1c43      	adds	r3, r0, #1
 800600a:	d0e2      	beq.n	8005fd2 <__sprint_r+0x24>
 800600c:	f109 0901 	add.w	r9, r9, #1
 8006010:	e7ec      	b.n	8005fec <__sprint_r+0x3e>
 8006012:	f000 f939 	bl	8006288 <__sfvwrite_r>
 8006016:	e7dc      	b.n	8005fd2 <__sprint_r+0x24>

08006018 <_write_r>:
 8006018:	b538      	push	{r3, r4, r5, lr}
 800601a:	4c07      	ldr	r4, [pc, #28]	; (8006038 <_write_r+0x20>)
 800601c:	4605      	mov	r5, r0
 800601e:	4608      	mov	r0, r1
 8006020:	4611      	mov	r1, r2
 8006022:	2200      	movs	r2, #0
 8006024:	6022      	str	r2, [r4, #0]
 8006026:	461a      	mov	r2, r3
 8006028:	f7fc fc46 	bl	80028b8 <_write>
 800602c:	1c43      	adds	r3, r0, #1
 800602e:	d102      	bne.n	8006036 <_write_r+0x1e>
 8006030:	6823      	ldr	r3, [r4, #0]
 8006032:	b103      	cbz	r3, 8006036 <_write_r+0x1e>
 8006034:	602b      	str	r3, [r5, #0]
 8006036:	bd38      	pop	{r3, r4, r5, pc}
 8006038:	200007fc 	.word	0x200007fc

0800603c <_calloc_r>:
 800603c:	b510      	push	{r4, lr}
 800603e:	4351      	muls	r1, r2
 8006040:	f7ff fa64 	bl	800550c <_malloc_r>
 8006044:	4604      	mov	r4, r0
 8006046:	b198      	cbz	r0, 8006070 <_calloc_r+0x34>
 8006048:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800604c:	f022 0203 	bic.w	r2, r2, #3
 8006050:	3a04      	subs	r2, #4
 8006052:	2a24      	cmp	r2, #36	; 0x24
 8006054:	d81b      	bhi.n	800608e <_calloc_r+0x52>
 8006056:	2a13      	cmp	r2, #19
 8006058:	d917      	bls.n	800608a <_calloc_r+0x4e>
 800605a:	2100      	movs	r1, #0
 800605c:	2a1b      	cmp	r2, #27
 800605e:	6001      	str	r1, [r0, #0]
 8006060:	6041      	str	r1, [r0, #4]
 8006062:	d807      	bhi.n	8006074 <_calloc_r+0x38>
 8006064:	f100 0308 	add.w	r3, r0, #8
 8006068:	2200      	movs	r2, #0
 800606a:	601a      	str	r2, [r3, #0]
 800606c:	605a      	str	r2, [r3, #4]
 800606e:	609a      	str	r2, [r3, #8]
 8006070:	4620      	mov	r0, r4
 8006072:	bd10      	pop	{r4, pc}
 8006074:	2a24      	cmp	r2, #36	; 0x24
 8006076:	6081      	str	r1, [r0, #8]
 8006078:	60c1      	str	r1, [r0, #12]
 800607a:	bf11      	iteee	ne
 800607c:	f100 0310 	addne.w	r3, r0, #16
 8006080:	6101      	streq	r1, [r0, #16]
 8006082:	f100 0318 	addeq.w	r3, r0, #24
 8006086:	6141      	streq	r1, [r0, #20]
 8006088:	e7ee      	b.n	8006068 <_calloc_r+0x2c>
 800608a:	4603      	mov	r3, r0
 800608c:	e7ec      	b.n	8006068 <_calloc_r+0x2c>
 800608e:	2100      	movs	r1, #0
 8006090:	f7ff fc55 	bl	800593e <memset>
 8006094:	e7ec      	b.n	8006070 <_calloc_r+0x34>
	...

08006098 <_close_r>:
 8006098:	b538      	push	{r3, r4, r5, lr}
 800609a:	4c06      	ldr	r4, [pc, #24]	; (80060b4 <_close_r+0x1c>)
 800609c:	2300      	movs	r3, #0
 800609e:	4605      	mov	r5, r0
 80060a0:	4608      	mov	r0, r1
 80060a2:	6023      	str	r3, [r4, #0]
 80060a4:	f001 fd04 	bl	8007ab0 <_close>
 80060a8:	1c43      	adds	r3, r0, #1
 80060aa:	d102      	bne.n	80060b2 <_close_r+0x1a>
 80060ac:	6823      	ldr	r3, [r4, #0]
 80060ae:	b103      	cbz	r3, 80060b2 <_close_r+0x1a>
 80060b0:	602b      	str	r3, [r5, #0]
 80060b2:	bd38      	pop	{r3, r4, r5, pc}
 80060b4:	200007fc 	.word	0x200007fc

080060b8 <_fclose_r>:
 80060b8:	b570      	push	{r4, r5, r6, lr}
 80060ba:	4605      	mov	r5, r0
 80060bc:	460c      	mov	r4, r1
 80060be:	b911      	cbnz	r1, 80060c6 <_fclose_r+0xe>
 80060c0:	2600      	movs	r6, #0
 80060c2:	4630      	mov	r0, r6
 80060c4:	bd70      	pop	{r4, r5, r6, pc}
 80060c6:	b118      	cbz	r0, 80060d0 <_fclose_r+0x18>
 80060c8:	6983      	ldr	r3, [r0, #24]
 80060ca:	b90b      	cbnz	r3, 80060d0 <_fclose_r+0x18>
 80060cc:	f7fe ffe8 	bl	80050a0 <__sinit>
 80060d0:	4b2c      	ldr	r3, [pc, #176]	; (8006184 <_fclose_r+0xcc>)
 80060d2:	429c      	cmp	r4, r3
 80060d4:	d114      	bne.n	8006100 <_fclose_r+0x48>
 80060d6:	686c      	ldr	r4, [r5, #4]
 80060d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80060da:	07d8      	lsls	r0, r3, #31
 80060dc:	d405      	bmi.n	80060ea <_fclose_r+0x32>
 80060de:	89a3      	ldrh	r3, [r4, #12]
 80060e0:	0599      	lsls	r1, r3, #22
 80060e2:	d402      	bmi.n	80060ea <_fclose_r+0x32>
 80060e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80060e6:	f7ff f99b 	bl	8005420 <__retarget_lock_acquire_recursive>
 80060ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060ee:	b98b      	cbnz	r3, 8006114 <_fclose_r+0x5c>
 80060f0:	6e66      	ldr	r6, [r4, #100]	; 0x64
 80060f2:	f016 0601 	ands.w	r6, r6, #1
 80060f6:	d1e3      	bne.n	80060c0 <_fclose_r+0x8>
 80060f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80060fa:	f7ff f992 	bl	8005422 <__retarget_lock_release_recursive>
 80060fe:	e7e0      	b.n	80060c2 <_fclose_r+0xa>
 8006100:	4b21      	ldr	r3, [pc, #132]	; (8006188 <_fclose_r+0xd0>)
 8006102:	429c      	cmp	r4, r3
 8006104:	d101      	bne.n	800610a <_fclose_r+0x52>
 8006106:	68ac      	ldr	r4, [r5, #8]
 8006108:	e7e6      	b.n	80060d8 <_fclose_r+0x20>
 800610a:	4b20      	ldr	r3, [pc, #128]	; (800618c <_fclose_r+0xd4>)
 800610c:	429c      	cmp	r4, r3
 800610e:	bf08      	it	eq
 8006110:	68ec      	ldreq	r4, [r5, #12]
 8006112:	e7e1      	b.n	80060d8 <_fclose_r+0x20>
 8006114:	4621      	mov	r1, r4
 8006116:	4628      	mov	r0, r5
 8006118:	f7fe fe9c 	bl	8004e54 <__sflush_r>
 800611c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800611e:	4606      	mov	r6, r0
 8006120:	b133      	cbz	r3, 8006130 <_fclose_r+0x78>
 8006122:	6a21      	ldr	r1, [r4, #32]
 8006124:	4628      	mov	r0, r5
 8006126:	4798      	blx	r3
 8006128:	2800      	cmp	r0, #0
 800612a:	bfb8      	it	lt
 800612c:	f04f 36ff 	movlt.w	r6, #4294967295
 8006130:	89a3      	ldrh	r3, [r4, #12]
 8006132:	061a      	lsls	r2, r3, #24
 8006134:	d503      	bpl.n	800613e <_fclose_r+0x86>
 8006136:	6921      	ldr	r1, [r4, #16]
 8006138:	4628      	mov	r0, r5
 800613a:	f7ff f887 	bl	800524c <_free_r>
 800613e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006140:	b141      	cbz	r1, 8006154 <_fclose_r+0x9c>
 8006142:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006146:	4299      	cmp	r1, r3
 8006148:	d002      	beq.n	8006150 <_fclose_r+0x98>
 800614a:	4628      	mov	r0, r5
 800614c:	f7ff f87e 	bl	800524c <_free_r>
 8006150:	2300      	movs	r3, #0
 8006152:	6363      	str	r3, [r4, #52]	; 0x34
 8006154:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006156:	b121      	cbz	r1, 8006162 <_fclose_r+0xaa>
 8006158:	4628      	mov	r0, r5
 800615a:	f7ff f877 	bl	800524c <_free_r>
 800615e:	2300      	movs	r3, #0
 8006160:	64a3      	str	r3, [r4, #72]	; 0x48
 8006162:	f7fe ff85 	bl	8005070 <__sfp_lock_acquire>
 8006166:	2300      	movs	r3, #0
 8006168:	81a3      	strh	r3, [r4, #12]
 800616a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800616c:	07db      	lsls	r3, r3, #31
 800616e:	d402      	bmi.n	8006176 <_fclose_r+0xbe>
 8006170:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006172:	f7ff f956 	bl	8005422 <__retarget_lock_release_recursive>
 8006176:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006178:	f7ff f951 	bl	800541e <__retarget_lock_close_recursive>
 800617c:	f7fe ff7e 	bl	800507c <__sfp_lock_release>
 8006180:	e79f      	b.n	80060c2 <_fclose_r+0xa>
 8006182:	bf00      	nop
 8006184:	08008430 	.word	0x08008430
 8006188:	08008450 	.word	0x08008450
 800618c:	08008410 	.word	0x08008410

08006190 <__fputwc>:
 8006190:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006194:	4680      	mov	r8, r0
 8006196:	460e      	mov	r6, r1
 8006198:	4614      	mov	r4, r2
 800619a:	f000 f9d3 	bl	8006544 <__locale_mb_cur_max>
 800619e:	2801      	cmp	r0, #1
 80061a0:	d11c      	bne.n	80061dc <__fputwc+0x4c>
 80061a2:	1e73      	subs	r3, r6, #1
 80061a4:	2bfe      	cmp	r3, #254	; 0xfe
 80061a6:	d819      	bhi.n	80061dc <__fputwc+0x4c>
 80061a8:	f88d 6004 	strb.w	r6, [sp, #4]
 80061ac:	4605      	mov	r5, r0
 80061ae:	2700      	movs	r7, #0
 80061b0:	f10d 0904 	add.w	r9, sp, #4
 80061b4:	42af      	cmp	r7, r5
 80061b6:	d020      	beq.n	80061fa <__fputwc+0x6a>
 80061b8:	68a3      	ldr	r3, [r4, #8]
 80061ba:	f817 1009 	ldrb.w	r1, [r7, r9]
 80061be:	3b01      	subs	r3, #1
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	60a3      	str	r3, [r4, #8]
 80061c4:	da04      	bge.n	80061d0 <__fputwc+0x40>
 80061c6:	69a2      	ldr	r2, [r4, #24]
 80061c8:	4293      	cmp	r3, r2
 80061ca:	db1a      	blt.n	8006202 <__fputwc+0x72>
 80061cc:	290a      	cmp	r1, #10
 80061ce:	d018      	beq.n	8006202 <__fputwc+0x72>
 80061d0:	6823      	ldr	r3, [r4, #0]
 80061d2:	1c5a      	adds	r2, r3, #1
 80061d4:	6022      	str	r2, [r4, #0]
 80061d6:	7019      	strb	r1, [r3, #0]
 80061d8:	3701      	adds	r7, #1
 80061da:	e7eb      	b.n	80061b4 <__fputwc+0x24>
 80061dc:	4632      	mov	r2, r6
 80061de:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 80061e2:	a901      	add	r1, sp, #4
 80061e4:	4640      	mov	r0, r8
 80061e6:	f000 fbe9 	bl	80069bc <_wcrtomb_r>
 80061ea:	1c42      	adds	r2, r0, #1
 80061ec:	4605      	mov	r5, r0
 80061ee:	d1de      	bne.n	80061ae <__fputwc+0x1e>
 80061f0:	89a3      	ldrh	r3, [r4, #12]
 80061f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061f6:	81a3      	strh	r3, [r4, #12]
 80061f8:	4606      	mov	r6, r0
 80061fa:	4630      	mov	r0, r6
 80061fc:	b003      	add	sp, #12
 80061fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006202:	4622      	mov	r2, r4
 8006204:	4640      	mov	r0, r8
 8006206:	f000 fb7b 	bl	8006900 <__swbuf_r>
 800620a:	1c43      	adds	r3, r0, #1
 800620c:	d1e4      	bne.n	80061d8 <__fputwc+0x48>
 800620e:	4606      	mov	r6, r0
 8006210:	e7f3      	b.n	80061fa <__fputwc+0x6a>

08006212 <_fputwc_r>:
 8006212:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8006214:	07db      	lsls	r3, r3, #31
 8006216:	b570      	push	{r4, r5, r6, lr}
 8006218:	4605      	mov	r5, r0
 800621a:	460e      	mov	r6, r1
 800621c:	4614      	mov	r4, r2
 800621e:	d405      	bmi.n	800622c <_fputwc_r+0x1a>
 8006220:	8993      	ldrh	r3, [r2, #12]
 8006222:	0598      	lsls	r0, r3, #22
 8006224:	d402      	bmi.n	800622c <_fputwc_r+0x1a>
 8006226:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8006228:	f7ff f8fa 	bl	8005420 <__retarget_lock_acquire_recursive>
 800622c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006230:	0499      	lsls	r1, r3, #18
 8006232:	d406      	bmi.n	8006242 <_fputwc_r+0x30>
 8006234:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006238:	81a3      	strh	r3, [r4, #12]
 800623a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800623c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006240:	6663      	str	r3, [r4, #100]	; 0x64
 8006242:	4622      	mov	r2, r4
 8006244:	4628      	mov	r0, r5
 8006246:	4631      	mov	r1, r6
 8006248:	f7ff ffa2 	bl	8006190 <__fputwc>
 800624c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800624e:	07da      	lsls	r2, r3, #31
 8006250:	4605      	mov	r5, r0
 8006252:	d405      	bmi.n	8006260 <_fputwc_r+0x4e>
 8006254:	89a3      	ldrh	r3, [r4, #12]
 8006256:	059b      	lsls	r3, r3, #22
 8006258:	d402      	bmi.n	8006260 <_fputwc_r+0x4e>
 800625a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800625c:	f7ff f8e1 	bl	8005422 <__retarget_lock_release_recursive>
 8006260:	4628      	mov	r0, r5
 8006262:	bd70      	pop	{r4, r5, r6, pc}

08006264 <_fstat_r>:
 8006264:	b538      	push	{r3, r4, r5, lr}
 8006266:	4c07      	ldr	r4, [pc, #28]	; (8006284 <_fstat_r+0x20>)
 8006268:	2300      	movs	r3, #0
 800626a:	4605      	mov	r5, r0
 800626c:	4608      	mov	r0, r1
 800626e:	4611      	mov	r1, r2
 8006270:	6023      	str	r3, [r4, #0]
 8006272:	f001 fc25 	bl	8007ac0 <_fstat>
 8006276:	1c43      	adds	r3, r0, #1
 8006278:	d102      	bne.n	8006280 <_fstat_r+0x1c>
 800627a:	6823      	ldr	r3, [r4, #0]
 800627c:	b103      	cbz	r3, 8006280 <_fstat_r+0x1c>
 800627e:	602b      	str	r3, [r5, #0]
 8006280:	bd38      	pop	{r3, r4, r5, pc}
 8006282:	bf00      	nop
 8006284:	200007fc 	.word	0x200007fc

08006288 <__sfvwrite_r>:
 8006288:	6893      	ldr	r3, [r2, #8]
 800628a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800628e:	4607      	mov	r7, r0
 8006290:	460c      	mov	r4, r1
 8006292:	4690      	mov	r8, r2
 8006294:	b91b      	cbnz	r3, 800629e <__sfvwrite_r+0x16>
 8006296:	2000      	movs	r0, #0
 8006298:	b003      	add	sp, #12
 800629a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800629e:	898b      	ldrh	r3, [r1, #12]
 80062a0:	0718      	lsls	r0, r3, #28
 80062a2:	d526      	bpl.n	80062f2 <__sfvwrite_r+0x6a>
 80062a4:	690b      	ldr	r3, [r1, #16]
 80062a6:	b323      	cbz	r3, 80062f2 <__sfvwrite_r+0x6a>
 80062a8:	89a3      	ldrh	r3, [r4, #12]
 80062aa:	f8d8 6000 	ldr.w	r6, [r8]
 80062ae:	f013 0902 	ands.w	r9, r3, #2
 80062b2:	d02d      	beq.n	8006310 <__sfvwrite_r+0x88>
 80062b4:	f04f 0a00 	mov.w	sl, #0
 80062b8:	f8df b264 	ldr.w	fp, [pc, #612]	; 8006520 <__sfvwrite_r+0x298>
 80062bc:	46d1      	mov	r9, sl
 80062be:	f1b9 0f00 	cmp.w	r9, #0
 80062c2:	d01f      	beq.n	8006304 <__sfvwrite_r+0x7c>
 80062c4:	45d9      	cmp	r9, fp
 80062c6:	464b      	mov	r3, r9
 80062c8:	4652      	mov	r2, sl
 80062ca:	bf28      	it	cs
 80062cc:	465b      	movcs	r3, fp
 80062ce:	6a21      	ldr	r1, [r4, #32]
 80062d0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80062d2:	4638      	mov	r0, r7
 80062d4:	47a8      	blx	r5
 80062d6:	2800      	cmp	r0, #0
 80062d8:	f340 8089 	ble.w	80063ee <__sfvwrite_r+0x166>
 80062dc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80062e0:	4482      	add	sl, r0
 80062e2:	eba9 0900 	sub.w	r9, r9, r0
 80062e6:	1a18      	subs	r0, r3, r0
 80062e8:	f8c8 0008 	str.w	r0, [r8, #8]
 80062ec:	2800      	cmp	r0, #0
 80062ee:	d1e6      	bne.n	80062be <__sfvwrite_r+0x36>
 80062f0:	e7d1      	b.n	8006296 <__sfvwrite_r+0xe>
 80062f2:	4621      	mov	r1, r4
 80062f4:	4638      	mov	r0, r7
 80062f6:	f7fd fee3 	bl	80040c0 <__swsetup_r>
 80062fa:	2800      	cmp	r0, #0
 80062fc:	d0d4      	beq.n	80062a8 <__sfvwrite_r+0x20>
 80062fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006302:	e7c9      	b.n	8006298 <__sfvwrite_r+0x10>
 8006304:	f8d6 a000 	ldr.w	sl, [r6]
 8006308:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800630c:	3608      	adds	r6, #8
 800630e:	e7d6      	b.n	80062be <__sfvwrite_r+0x36>
 8006310:	f013 0301 	ands.w	r3, r3, #1
 8006314:	d043      	beq.n	800639e <__sfvwrite_r+0x116>
 8006316:	4648      	mov	r0, r9
 8006318:	46ca      	mov	sl, r9
 800631a:	46cb      	mov	fp, r9
 800631c:	f1bb 0f00 	cmp.w	fp, #0
 8006320:	f000 80d9 	beq.w	80064d6 <__sfvwrite_r+0x24e>
 8006324:	b950      	cbnz	r0, 800633c <__sfvwrite_r+0xb4>
 8006326:	465a      	mov	r2, fp
 8006328:	210a      	movs	r1, #10
 800632a:	4650      	mov	r0, sl
 800632c:	f7f9 ff50 	bl	80001d0 <memchr>
 8006330:	2800      	cmp	r0, #0
 8006332:	f000 80d5 	beq.w	80064e0 <__sfvwrite_r+0x258>
 8006336:	3001      	adds	r0, #1
 8006338:	eba0 090a 	sub.w	r9, r0, sl
 800633c:	6820      	ldr	r0, [r4, #0]
 800633e:	6921      	ldr	r1, [r4, #16]
 8006340:	6962      	ldr	r2, [r4, #20]
 8006342:	45d9      	cmp	r9, fp
 8006344:	464b      	mov	r3, r9
 8006346:	bf28      	it	cs
 8006348:	465b      	movcs	r3, fp
 800634a:	4288      	cmp	r0, r1
 800634c:	f240 80cb 	bls.w	80064e6 <__sfvwrite_r+0x25e>
 8006350:	68a5      	ldr	r5, [r4, #8]
 8006352:	4415      	add	r5, r2
 8006354:	42ab      	cmp	r3, r5
 8006356:	f340 80c6 	ble.w	80064e6 <__sfvwrite_r+0x25e>
 800635a:	4651      	mov	r1, sl
 800635c:	462a      	mov	r2, r5
 800635e:	f000 f923 	bl	80065a8 <memmove>
 8006362:	6823      	ldr	r3, [r4, #0]
 8006364:	442b      	add	r3, r5
 8006366:	6023      	str	r3, [r4, #0]
 8006368:	4621      	mov	r1, r4
 800636a:	4638      	mov	r0, r7
 800636c:	f7fe fe04 	bl	8004f78 <_fflush_r>
 8006370:	2800      	cmp	r0, #0
 8006372:	d13c      	bne.n	80063ee <__sfvwrite_r+0x166>
 8006374:	ebb9 0905 	subs.w	r9, r9, r5
 8006378:	f040 80cf 	bne.w	800651a <__sfvwrite_r+0x292>
 800637c:	4621      	mov	r1, r4
 800637e:	4638      	mov	r0, r7
 8006380:	f7fe fdfa 	bl	8004f78 <_fflush_r>
 8006384:	2800      	cmp	r0, #0
 8006386:	d132      	bne.n	80063ee <__sfvwrite_r+0x166>
 8006388:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800638c:	44aa      	add	sl, r5
 800638e:	ebab 0b05 	sub.w	fp, fp, r5
 8006392:	1b5d      	subs	r5, r3, r5
 8006394:	f8c8 5008 	str.w	r5, [r8, #8]
 8006398:	2d00      	cmp	r5, #0
 800639a:	d1bf      	bne.n	800631c <__sfvwrite_r+0x94>
 800639c:	e77b      	b.n	8006296 <__sfvwrite_r+0xe>
 800639e:	4699      	mov	r9, r3
 80063a0:	469a      	mov	sl, r3
 80063a2:	f1ba 0f00 	cmp.w	sl, #0
 80063a6:	d027      	beq.n	80063f8 <__sfvwrite_r+0x170>
 80063a8:	89a2      	ldrh	r2, [r4, #12]
 80063aa:	68a5      	ldr	r5, [r4, #8]
 80063ac:	0591      	lsls	r1, r2, #22
 80063ae:	d565      	bpl.n	800647c <__sfvwrite_r+0x1f4>
 80063b0:	45aa      	cmp	sl, r5
 80063b2:	d33b      	bcc.n	800642c <__sfvwrite_r+0x1a4>
 80063b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80063b8:	d036      	beq.n	8006428 <__sfvwrite_r+0x1a0>
 80063ba:	6921      	ldr	r1, [r4, #16]
 80063bc:	6823      	ldr	r3, [r4, #0]
 80063be:	1a5b      	subs	r3, r3, r1
 80063c0:	9301      	str	r3, [sp, #4]
 80063c2:	6963      	ldr	r3, [r4, #20]
 80063c4:	2002      	movs	r0, #2
 80063c6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80063ca:	fb93 fbf0 	sdiv	fp, r3, r0
 80063ce:	9b01      	ldr	r3, [sp, #4]
 80063d0:	1c58      	adds	r0, r3, #1
 80063d2:	4450      	add	r0, sl
 80063d4:	4583      	cmp	fp, r0
 80063d6:	bf38      	it	cc
 80063d8:	4683      	movcc	fp, r0
 80063da:	0553      	lsls	r3, r2, #21
 80063dc:	d53e      	bpl.n	800645c <__sfvwrite_r+0x1d4>
 80063de:	4659      	mov	r1, fp
 80063e0:	4638      	mov	r0, r7
 80063e2:	f7ff f893 	bl	800550c <_malloc_r>
 80063e6:	4605      	mov	r5, r0
 80063e8:	b950      	cbnz	r0, 8006400 <__sfvwrite_r+0x178>
 80063ea:	230c      	movs	r3, #12
 80063ec:	603b      	str	r3, [r7, #0]
 80063ee:	89a3      	ldrh	r3, [r4, #12]
 80063f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063f4:	81a3      	strh	r3, [r4, #12]
 80063f6:	e782      	b.n	80062fe <__sfvwrite_r+0x76>
 80063f8:	e896 0600 	ldmia.w	r6, {r9, sl}
 80063fc:	3608      	adds	r6, #8
 80063fe:	e7d0      	b.n	80063a2 <__sfvwrite_r+0x11a>
 8006400:	9a01      	ldr	r2, [sp, #4]
 8006402:	6921      	ldr	r1, [r4, #16]
 8006404:	f7ff fa90 	bl	8005928 <memcpy>
 8006408:	89a2      	ldrh	r2, [r4, #12]
 800640a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800640e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006412:	81a2      	strh	r2, [r4, #12]
 8006414:	9b01      	ldr	r3, [sp, #4]
 8006416:	6125      	str	r5, [r4, #16]
 8006418:	441d      	add	r5, r3
 800641a:	ebab 0303 	sub.w	r3, fp, r3
 800641e:	6025      	str	r5, [r4, #0]
 8006420:	f8c4 b014 	str.w	fp, [r4, #20]
 8006424:	4655      	mov	r5, sl
 8006426:	60a3      	str	r3, [r4, #8]
 8006428:	45aa      	cmp	sl, r5
 800642a:	d200      	bcs.n	800642e <__sfvwrite_r+0x1a6>
 800642c:	4655      	mov	r5, sl
 800642e:	462a      	mov	r2, r5
 8006430:	4649      	mov	r1, r9
 8006432:	6820      	ldr	r0, [r4, #0]
 8006434:	f000 f8b8 	bl	80065a8 <memmove>
 8006438:	68a3      	ldr	r3, [r4, #8]
 800643a:	1b5b      	subs	r3, r3, r5
 800643c:	60a3      	str	r3, [r4, #8]
 800643e:	6823      	ldr	r3, [r4, #0]
 8006440:	441d      	add	r5, r3
 8006442:	6025      	str	r5, [r4, #0]
 8006444:	4655      	mov	r5, sl
 8006446:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800644a:	44a9      	add	r9, r5
 800644c:	ebaa 0a05 	sub.w	sl, sl, r5
 8006450:	1b5d      	subs	r5, r3, r5
 8006452:	f8c8 5008 	str.w	r5, [r8, #8]
 8006456:	2d00      	cmp	r5, #0
 8006458:	d1a3      	bne.n	80063a2 <__sfvwrite_r+0x11a>
 800645a:	e71c      	b.n	8006296 <__sfvwrite_r+0xe>
 800645c:	465a      	mov	r2, fp
 800645e:	4638      	mov	r0, r7
 8006460:	f000 f8ce 	bl	8006600 <_realloc_r>
 8006464:	4605      	mov	r5, r0
 8006466:	2800      	cmp	r0, #0
 8006468:	d1d4      	bne.n	8006414 <__sfvwrite_r+0x18c>
 800646a:	6921      	ldr	r1, [r4, #16]
 800646c:	4638      	mov	r0, r7
 800646e:	f7fe feed 	bl	800524c <_free_r>
 8006472:	89a3      	ldrh	r3, [r4, #12]
 8006474:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006478:	81a3      	strh	r3, [r4, #12]
 800647a:	e7b6      	b.n	80063ea <__sfvwrite_r+0x162>
 800647c:	6820      	ldr	r0, [r4, #0]
 800647e:	6923      	ldr	r3, [r4, #16]
 8006480:	4298      	cmp	r0, r3
 8006482:	d802      	bhi.n	800648a <__sfvwrite_r+0x202>
 8006484:	6962      	ldr	r2, [r4, #20]
 8006486:	4592      	cmp	sl, r2
 8006488:	d215      	bcs.n	80064b6 <__sfvwrite_r+0x22e>
 800648a:	4555      	cmp	r5, sl
 800648c:	bf28      	it	cs
 800648e:	4655      	movcs	r5, sl
 8006490:	462a      	mov	r2, r5
 8006492:	4649      	mov	r1, r9
 8006494:	f000 f888 	bl	80065a8 <memmove>
 8006498:	68a3      	ldr	r3, [r4, #8]
 800649a:	6822      	ldr	r2, [r4, #0]
 800649c:	1b5b      	subs	r3, r3, r5
 800649e:	442a      	add	r2, r5
 80064a0:	60a3      	str	r3, [r4, #8]
 80064a2:	6022      	str	r2, [r4, #0]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d1ce      	bne.n	8006446 <__sfvwrite_r+0x1be>
 80064a8:	4621      	mov	r1, r4
 80064aa:	4638      	mov	r0, r7
 80064ac:	f7fe fd64 	bl	8004f78 <_fflush_r>
 80064b0:	2800      	cmp	r0, #0
 80064b2:	d0c8      	beq.n	8006446 <__sfvwrite_r+0x1be>
 80064b4:	e79b      	b.n	80063ee <__sfvwrite_r+0x166>
 80064b6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80064ba:	4553      	cmp	r3, sl
 80064bc:	bf28      	it	cs
 80064be:	4653      	movcs	r3, sl
 80064c0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80064c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80064c6:	6a21      	ldr	r1, [r4, #32]
 80064c8:	4353      	muls	r3, r2
 80064ca:	4638      	mov	r0, r7
 80064cc:	464a      	mov	r2, r9
 80064ce:	47a8      	blx	r5
 80064d0:	1e05      	subs	r5, r0, #0
 80064d2:	dcb8      	bgt.n	8006446 <__sfvwrite_r+0x1be>
 80064d4:	e78b      	b.n	80063ee <__sfvwrite_r+0x166>
 80064d6:	e896 0c00 	ldmia.w	r6, {sl, fp}
 80064da:	2000      	movs	r0, #0
 80064dc:	3608      	adds	r6, #8
 80064de:	e71d      	b.n	800631c <__sfvwrite_r+0x94>
 80064e0:	f10b 0901 	add.w	r9, fp, #1
 80064e4:	e72a      	b.n	800633c <__sfvwrite_r+0xb4>
 80064e6:	4293      	cmp	r3, r2
 80064e8:	db09      	blt.n	80064fe <__sfvwrite_r+0x276>
 80064ea:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80064ec:	6a21      	ldr	r1, [r4, #32]
 80064ee:	4613      	mov	r3, r2
 80064f0:	4638      	mov	r0, r7
 80064f2:	4652      	mov	r2, sl
 80064f4:	47a8      	blx	r5
 80064f6:	1e05      	subs	r5, r0, #0
 80064f8:	f73f af3c 	bgt.w	8006374 <__sfvwrite_r+0xec>
 80064fc:	e777      	b.n	80063ee <__sfvwrite_r+0x166>
 80064fe:	461a      	mov	r2, r3
 8006500:	4651      	mov	r1, sl
 8006502:	9301      	str	r3, [sp, #4]
 8006504:	f000 f850 	bl	80065a8 <memmove>
 8006508:	9b01      	ldr	r3, [sp, #4]
 800650a:	68a2      	ldr	r2, [r4, #8]
 800650c:	1ad2      	subs	r2, r2, r3
 800650e:	60a2      	str	r2, [r4, #8]
 8006510:	6822      	ldr	r2, [r4, #0]
 8006512:	441a      	add	r2, r3
 8006514:	6022      	str	r2, [r4, #0]
 8006516:	461d      	mov	r5, r3
 8006518:	e72c      	b.n	8006374 <__sfvwrite_r+0xec>
 800651a:	2001      	movs	r0, #1
 800651c:	e734      	b.n	8006388 <__sfvwrite_r+0x100>
 800651e:	bf00      	nop
 8006520:	7ffffc00 	.word	0x7ffffc00

08006524 <_isatty_r>:
 8006524:	b538      	push	{r3, r4, r5, lr}
 8006526:	4c06      	ldr	r4, [pc, #24]	; (8006540 <_isatty_r+0x1c>)
 8006528:	2300      	movs	r3, #0
 800652a:	4605      	mov	r5, r0
 800652c:	4608      	mov	r0, r1
 800652e:	6023      	str	r3, [r4, #0]
 8006530:	f001 face 	bl	8007ad0 <_isatty>
 8006534:	1c43      	adds	r3, r0, #1
 8006536:	d102      	bne.n	800653e <_isatty_r+0x1a>
 8006538:	6823      	ldr	r3, [r4, #0]
 800653a:	b103      	cbz	r3, 800653e <_isatty_r+0x1a>
 800653c:	602b      	str	r3, [r5, #0]
 800653e:	bd38      	pop	{r3, r4, r5, pc}
 8006540:	200007fc 	.word	0x200007fc

08006544 <__locale_mb_cur_max>:
 8006544:	4b04      	ldr	r3, [pc, #16]	; (8006558 <__locale_mb_cur_max+0x14>)
 8006546:	4a05      	ldr	r2, [pc, #20]	; (800655c <__locale_mb_cur_max+0x18>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	6a1b      	ldr	r3, [r3, #32]
 800654c:	2b00      	cmp	r3, #0
 800654e:	bf08      	it	eq
 8006550:	4613      	moveq	r3, r2
 8006552:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8006556:	4770      	bx	lr
 8006558:	20000024 	.word	0x20000024
 800655c:	20000528 	.word	0x20000528

08006560 <_lseek_r>:
 8006560:	b538      	push	{r3, r4, r5, lr}
 8006562:	4c07      	ldr	r4, [pc, #28]	; (8006580 <_lseek_r+0x20>)
 8006564:	4605      	mov	r5, r0
 8006566:	4608      	mov	r0, r1
 8006568:	4611      	mov	r1, r2
 800656a:	2200      	movs	r2, #0
 800656c:	6022      	str	r2, [r4, #0]
 800656e:	461a      	mov	r2, r3
 8006570:	f001 fab6 	bl	8007ae0 <_lseek>
 8006574:	1c43      	adds	r3, r0, #1
 8006576:	d102      	bne.n	800657e <_lseek_r+0x1e>
 8006578:	6823      	ldr	r3, [r4, #0]
 800657a:	b103      	cbz	r3, 800657e <_lseek_r+0x1e>
 800657c:	602b      	str	r3, [r5, #0]
 800657e:	bd38      	pop	{r3, r4, r5, pc}
 8006580:	200007fc 	.word	0x200007fc

08006584 <__ascii_mbtowc>:
 8006584:	b082      	sub	sp, #8
 8006586:	b901      	cbnz	r1, 800658a <__ascii_mbtowc+0x6>
 8006588:	a901      	add	r1, sp, #4
 800658a:	b142      	cbz	r2, 800659e <__ascii_mbtowc+0x1a>
 800658c:	b14b      	cbz	r3, 80065a2 <__ascii_mbtowc+0x1e>
 800658e:	7813      	ldrb	r3, [r2, #0]
 8006590:	600b      	str	r3, [r1, #0]
 8006592:	7812      	ldrb	r2, [r2, #0]
 8006594:	1c10      	adds	r0, r2, #0
 8006596:	bf18      	it	ne
 8006598:	2001      	movne	r0, #1
 800659a:	b002      	add	sp, #8
 800659c:	4770      	bx	lr
 800659e:	4610      	mov	r0, r2
 80065a0:	e7fb      	b.n	800659a <__ascii_mbtowc+0x16>
 80065a2:	f06f 0001 	mvn.w	r0, #1
 80065a6:	e7f8      	b.n	800659a <__ascii_mbtowc+0x16>

080065a8 <memmove>:
 80065a8:	4288      	cmp	r0, r1
 80065aa:	b510      	push	{r4, lr}
 80065ac:	eb01 0302 	add.w	r3, r1, r2
 80065b0:	d803      	bhi.n	80065ba <memmove+0x12>
 80065b2:	1e42      	subs	r2, r0, #1
 80065b4:	4299      	cmp	r1, r3
 80065b6:	d10c      	bne.n	80065d2 <memmove+0x2a>
 80065b8:	bd10      	pop	{r4, pc}
 80065ba:	4298      	cmp	r0, r3
 80065bc:	d2f9      	bcs.n	80065b2 <memmove+0xa>
 80065be:	1881      	adds	r1, r0, r2
 80065c0:	1ad2      	subs	r2, r2, r3
 80065c2:	42d3      	cmn	r3, r2
 80065c4:	d100      	bne.n	80065c8 <memmove+0x20>
 80065c6:	bd10      	pop	{r4, pc}
 80065c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80065cc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80065d0:	e7f7      	b.n	80065c2 <memmove+0x1a>
 80065d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80065d6:	f802 4f01 	strb.w	r4, [r2, #1]!
 80065da:	e7eb      	b.n	80065b4 <memmove+0xc>

080065dc <_read_r>:
 80065dc:	b538      	push	{r3, r4, r5, lr}
 80065de:	4c07      	ldr	r4, [pc, #28]	; (80065fc <_read_r+0x20>)
 80065e0:	4605      	mov	r5, r0
 80065e2:	4608      	mov	r0, r1
 80065e4:	4611      	mov	r1, r2
 80065e6:	2200      	movs	r2, #0
 80065e8:	6022      	str	r2, [r4, #0]
 80065ea:	461a      	mov	r2, r3
 80065ec:	f001 fa80 	bl	8007af0 <_read>
 80065f0:	1c43      	adds	r3, r0, #1
 80065f2:	d102      	bne.n	80065fa <_read_r+0x1e>
 80065f4:	6823      	ldr	r3, [r4, #0]
 80065f6:	b103      	cbz	r3, 80065fa <_read_r+0x1e>
 80065f8:	602b      	str	r3, [r5, #0]
 80065fa:	bd38      	pop	{r3, r4, r5, pc}
 80065fc:	200007fc 	.word	0x200007fc

08006600 <_realloc_r>:
 8006600:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006604:	4682      	mov	sl, r0
 8006606:	460c      	mov	r4, r1
 8006608:	b929      	cbnz	r1, 8006616 <_realloc_r+0x16>
 800660a:	4611      	mov	r1, r2
 800660c:	b003      	add	sp, #12
 800660e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006612:	f7fe bf7b 	b.w	800550c <_malloc_r>
 8006616:	9201      	str	r2, [sp, #4]
 8006618:	f7ff f99a 	bl	8005950 <__malloc_lock>
 800661c:	9a01      	ldr	r2, [sp, #4]
 800661e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8006622:	f102 080b 	add.w	r8, r2, #11
 8006626:	f1b8 0f16 	cmp.w	r8, #22
 800662a:	f1a4 0908 	sub.w	r9, r4, #8
 800662e:	f025 0603 	bic.w	r6, r5, #3
 8006632:	d90a      	bls.n	800664a <_realloc_r+0x4a>
 8006634:	f038 0807 	bics.w	r8, r8, #7
 8006638:	d509      	bpl.n	800664e <_realloc_r+0x4e>
 800663a:	230c      	movs	r3, #12
 800663c:	f8ca 3000 	str.w	r3, [sl]
 8006640:	2700      	movs	r7, #0
 8006642:	4638      	mov	r0, r7
 8006644:	b003      	add	sp, #12
 8006646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800664a:	f04f 0810 	mov.w	r8, #16
 800664e:	4590      	cmp	r8, r2
 8006650:	d3f3      	bcc.n	800663a <_realloc_r+0x3a>
 8006652:	45b0      	cmp	r8, r6
 8006654:	f340 8145 	ble.w	80068e2 <_realloc_r+0x2e2>
 8006658:	4ba8      	ldr	r3, [pc, #672]	; (80068fc <_realloc_r+0x2fc>)
 800665a:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800665e:	eb09 0106 	add.w	r1, r9, r6
 8006662:	4571      	cmp	r1, lr
 8006664:	469b      	mov	fp, r3
 8006666:	684b      	ldr	r3, [r1, #4]
 8006668:	d005      	beq.n	8006676 <_realloc_r+0x76>
 800666a:	f023 0001 	bic.w	r0, r3, #1
 800666e:	4408      	add	r0, r1
 8006670:	6840      	ldr	r0, [r0, #4]
 8006672:	07c7      	lsls	r7, r0, #31
 8006674:	d447      	bmi.n	8006706 <_realloc_r+0x106>
 8006676:	f023 0303 	bic.w	r3, r3, #3
 800667a:	4571      	cmp	r1, lr
 800667c:	eb06 0703 	add.w	r7, r6, r3
 8006680:	d119      	bne.n	80066b6 <_realloc_r+0xb6>
 8006682:	f108 0010 	add.w	r0, r8, #16
 8006686:	4287      	cmp	r7, r0
 8006688:	db3f      	blt.n	800670a <_realloc_r+0x10a>
 800668a:	eb09 0308 	add.w	r3, r9, r8
 800668e:	eba7 0708 	sub.w	r7, r7, r8
 8006692:	f047 0701 	orr.w	r7, r7, #1
 8006696:	f8cb 3008 	str.w	r3, [fp, #8]
 800669a:	605f      	str	r7, [r3, #4]
 800669c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80066a0:	f003 0301 	and.w	r3, r3, #1
 80066a4:	ea43 0308 	orr.w	r3, r3, r8
 80066a8:	f844 3c04 	str.w	r3, [r4, #-4]
 80066ac:	4650      	mov	r0, sl
 80066ae:	f7ff f955 	bl	800595c <__malloc_unlock>
 80066b2:	4627      	mov	r7, r4
 80066b4:	e7c5      	b.n	8006642 <_realloc_r+0x42>
 80066b6:	45b8      	cmp	r8, r7
 80066b8:	dc27      	bgt.n	800670a <_realloc_r+0x10a>
 80066ba:	68cb      	ldr	r3, [r1, #12]
 80066bc:	688a      	ldr	r2, [r1, #8]
 80066be:	60d3      	str	r3, [r2, #12]
 80066c0:	609a      	str	r2, [r3, #8]
 80066c2:	eba7 0008 	sub.w	r0, r7, r8
 80066c6:	280f      	cmp	r0, #15
 80066c8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80066cc:	eb09 0207 	add.w	r2, r9, r7
 80066d0:	f240 8109 	bls.w	80068e6 <_realloc_r+0x2e6>
 80066d4:	eb09 0108 	add.w	r1, r9, r8
 80066d8:	f003 0301 	and.w	r3, r3, #1
 80066dc:	ea43 0308 	orr.w	r3, r3, r8
 80066e0:	f040 0001 	orr.w	r0, r0, #1
 80066e4:	f8c9 3004 	str.w	r3, [r9, #4]
 80066e8:	6048      	str	r0, [r1, #4]
 80066ea:	6853      	ldr	r3, [r2, #4]
 80066ec:	f043 0301 	orr.w	r3, r3, #1
 80066f0:	6053      	str	r3, [r2, #4]
 80066f2:	3108      	adds	r1, #8
 80066f4:	4650      	mov	r0, sl
 80066f6:	f7fe fda9 	bl	800524c <_free_r>
 80066fa:	4650      	mov	r0, sl
 80066fc:	f7ff f92e 	bl	800595c <__malloc_unlock>
 8006700:	f109 0708 	add.w	r7, r9, #8
 8006704:	e79d      	b.n	8006642 <_realloc_r+0x42>
 8006706:	2300      	movs	r3, #0
 8006708:	4619      	mov	r1, r3
 800670a:	07e8      	lsls	r0, r5, #31
 800670c:	f100 8084 	bmi.w	8006818 <_realloc_r+0x218>
 8006710:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8006714:	eba9 0505 	sub.w	r5, r9, r5
 8006718:	6868      	ldr	r0, [r5, #4]
 800671a:	f020 0003 	bic.w	r0, r0, #3
 800671e:	4430      	add	r0, r6
 8006720:	2900      	cmp	r1, #0
 8006722:	d076      	beq.n	8006812 <_realloc_r+0x212>
 8006724:	4571      	cmp	r1, lr
 8006726:	d150      	bne.n	80067ca <_realloc_r+0x1ca>
 8006728:	4403      	add	r3, r0
 800672a:	f108 0110 	add.w	r1, r8, #16
 800672e:	428b      	cmp	r3, r1
 8006730:	db6f      	blt.n	8006812 <_realloc_r+0x212>
 8006732:	462f      	mov	r7, r5
 8006734:	68ea      	ldr	r2, [r5, #12]
 8006736:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800673a:	60ca      	str	r2, [r1, #12]
 800673c:	6091      	str	r1, [r2, #8]
 800673e:	1f32      	subs	r2, r6, #4
 8006740:	2a24      	cmp	r2, #36	; 0x24
 8006742:	d83b      	bhi.n	80067bc <_realloc_r+0x1bc>
 8006744:	2a13      	cmp	r2, #19
 8006746:	d936      	bls.n	80067b6 <_realloc_r+0x1b6>
 8006748:	6821      	ldr	r1, [r4, #0]
 800674a:	60a9      	str	r1, [r5, #8]
 800674c:	6861      	ldr	r1, [r4, #4]
 800674e:	60e9      	str	r1, [r5, #12]
 8006750:	2a1b      	cmp	r2, #27
 8006752:	d81c      	bhi.n	800678e <_realloc_r+0x18e>
 8006754:	f105 0210 	add.w	r2, r5, #16
 8006758:	f104 0108 	add.w	r1, r4, #8
 800675c:	6808      	ldr	r0, [r1, #0]
 800675e:	6010      	str	r0, [r2, #0]
 8006760:	6848      	ldr	r0, [r1, #4]
 8006762:	6050      	str	r0, [r2, #4]
 8006764:	6889      	ldr	r1, [r1, #8]
 8006766:	6091      	str	r1, [r2, #8]
 8006768:	eb05 0208 	add.w	r2, r5, r8
 800676c:	eba3 0308 	sub.w	r3, r3, r8
 8006770:	f043 0301 	orr.w	r3, r3, #1
 8006774:	f8cb 2008 	str.w	r2, [fp, #8]
 8006778:	6053      	str	r3, [r2, #4]
 800677a:	686b      	ldr	r3, [r5, #4]
 800677c:	f003 0301 	and.w	r3, r3, #1
 8006780:	ea43 0308 	orr.w	r3, r3, r8
 8006784:	606b      	str	r3, [r5, #4]
 8006786:	4650      	mov	r0, sl
 8006788:	f7ff f8e8 	bl	800595c <__malloc_unlock>
 800678c:	e759      	b.n	8006642 <_realloc_r+0x42>
 800678e:	68a1      	ldr	r1, [r4, #8]
 8006790:	6129      	str	r1, [r5, #16]
 8006792:	68e1      	ldr	r1, [r4, #12]
 8006794:	6169      	str	r1, [r5, #20]
 8006796:	2a24      	cmp	r2, #36	; 0x24
 8006798:	bf01      	itttt	eq
 800679a:	6922      	ldreq	r2, [r4, #16]
 800679c:	61aa      	streq	r2, [r5, #24]
 800679e:	6960      	ldreq	r0, [r4, #20]
 80067a0:	61e8      	streq	r0, [r5, #28]
 80067a2:	bf19      	ittee	ne
 80067a4:	f105 0218 	addne.w	r2, r5, #24
 80067a8:	f104 0110 	addne.w	r1, r4, #16
 80067ac:	f105 0220 	addeq.w	r2, r5, #32
 80067b0:	f104 0118 	addeq.w	r1, r4, #24
 80067b4:	e7d2      	b.n	800675c <_realloc_r+0x15c>
 80067b6:	463a      	mov	r2, r7
 80067b8:	4621      	mov	r1, r4
 80067ba:	e7cf      	b.n	800675c <_realloc_r+0x15c>
 80067bc:	4621      	mov	r1, r4
 80067be:	4638      	mov	r0, r7
 80067c0:	9301      	str	r3, [sp, #4]
 80067c2:	f7ff fef1 	bl	80065a8 <memmove>
 80067c6:	9b01      	ldr	r3, [sp, #4]
 80067c8:	e7ce      	b.n	8006768 <_realloc_r+0x168>
 80067ca:	18c7      	adds	r7, r0, r3
 80067cc:	45b8      	cmp	r8, r7
 80067ce:	dc20      	bgt.n	8006812 <_realloc_r+0x212>
 80067d0:	68cb      	ldr	r3, [r1, #12]
 80067d2:	688a      	ldr	r2, [r1, #8]
 80067d4:	60d3      	str	r3, [r2, #12]
 80067d6:	609a      	str	r2, [r3, #8]
 80067d8:	4628      	mov	r0, r5
 80067da:	68eb      	ldr	r3, [r5, #12]
 80067dc:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80067e0:	60d3      	str	r3, [r2, #12]
 80067e2:	609a      	str	r2, [r3, #8]
 80067e4:	1f32      	subs	r2, r6, #4
 80067e6:	2a24      	cmp	r2, #36	; 0x24
 80067e8:	d842      	bhi.n	8006870 <_realloc_r+0x270>
 80067ea:	2a13      	cmp	r2, #19
 80067ec:	d93e      	bls.n	800686c <_realloc_r+0x26c>
 80067ee:	6823      	ldr	r3, [r4, #0]
 80067f0:	60ab      	str	r3, [r5, #8]
 80067f2:	6863      	ldr	r3, [r4, #4]
 80067f4:	60eb      	str	r3, [r5, #12]
 80067f6:	2a1b      	cmp	r2, #27
 80067f8:	d824      	bhi.n	8006844 <_realloc_r+0x244>
 80067fa:	f105 0010 	add.w	r0, r5, #16
 80067fe:	f104 0308 	add.w	r3, r4, #8
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	6002      	str	r2, [r0, #0]
 8006806:	685a      	ldr	r2, [r3, #4]
 8006808:	6042      	str	r2, [r0, #4]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	6083      	str	r3, [r0, #8]
 800680e:	46a9      	mov	r9, r5
 8006810:	e757      	b.n	80066c2 <_realloc_r+0xc2>
 8006812:	4580      	cmp	r8, r0
 8006814:	4607      	mov	r7, r0
 8006816:	dddf      	ble.n	80067d8 <_realloc_r+0x1d8>
 8006818:	4611      	mov	r1, r2
 800681a:	4650      	mov	r0, sl
 800681c:	f7fe fe76 	bl	800550c <_malloc_r>
 8006820:	4607      	mov	r7, r0
 8006822:	2800      	cmp	r0, #0
 8006824:	d0af      	beq.n	8006786 <_realloc_r+0x186>
 8006826:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800682a:	f023 0301 	bic.w	r3, r3, #1
 800682e:	f1a0 0208 	sub.w	r2, r0, #8
 8006832:	444b      	add	r3, r9
 8006834:	429a      	cmp	r2, r3
 8006836:	d11f      	bne.n	8006878 <_realloc_r+0x278>
 8006838:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800683c:	f027 0703 	bic.w	r7, r7, #3
 8006840:	4437      	add	r7, r6
 8006842:	e73e      	b.n	80066c2 <_realloc_r+0xc2>
 8006844:	68a3      	ldr	r3, [r4, #8]
 8006846:	612b      	str	r3, [r5, #16]
 8006848:	68e3      	ldr	r3, [r4, #12]
 800684a:	616b      	str	r3, [r5, #20]
 800684c:	2a24      	cmp	r2, #36	; 0x24
 800684e:	bf01      	itttt	eq
 8006850:	6923      	ldreq	r3, [r4, #16]
 8006852:	61ab      	streq	r3, [r5, #24]
 8006854:	6962      	ldreq	r2, [r4, #20]
 8006856:	61ea      	streq	r2, [r5, #28]
 8006858:	bf19      	ittee	ne
 800685a:	f105 0018 	addne.w	r0, r5, #24
 800685e:	f104 0310 	addne.w	r3, r4, #16
 8006862:	f105 0020 	addeq.w	r0, r5, #32
 8006866:	f104 0318 	addeq.w	r3, r4, #24
 800686a:	e7ca      	b.n	8006802 <_realloc_r+0x202>
 800686c:	4623      	mov	r3, r4
 800686e:	e7c8      	b.n	8006802 <_realloc_r+0x202>
 8006870:	4621      	mov	r1, r4
 8006872:	f7ff fe99 	bl	80065a8 <memmove>
 8006876:	e7ca      	b.n	800680e <_realloc_r+0x20e>
 8006878:	1f32      	subs	r2, r6, #4
 800687a:	2a24      	cmp	r2, #36	; 0x24
 800687c:	d82d      	bhi.n	80068da <_realloc_r+0x2da>
 800687e:	2a13      	cmp	r2, #19
 8006880:	d928      	bls.n	80068d4 <_realloc_r+0x2d4>
 8006882:	6823      	ldr	r3, [r4, #0]
 8006884:	6003      	str	r3, [r0, #0]
 8006886:	6863      	ldr	r3, [r4, #4]
 8006888:	6043      	str	r3, [r0, #4]
 800688a:	2a1b      	cmp	r2, #27
 800688c:	d80e      	bhi.n	80068ac <_realloc_r+0x2ac>
 800688e:	f100 0308 	add.w	r3, r0, #8
 8006892:	f104 0208 	add.w	r2, r4, #8
 8006896:	6811      	ldr	r1, [r2, #0]
 8006898:	6019      	str	r1, [r3, #0]
 800689a:	6851      	ldr	r1, [r2, #4]
 800689c:	6059      	str	r1, [r3, #4]
 800689e:	6892      	ldr	r2, [r2, #8]
 80068a0:	609a      	str	r2, [r3, #8]
 80068a2:	4621      	mov	r1, r4
 80068a4:	4650      	mov	r0, sl
 80068a6:	f7fe fcd1 	bl	800524c <_free_r>
 80068aa:	e76c      	b.n	8006786 <_realloc_r+0x186>
 80068ac:	68a3      	ldr	r3, [r4, #8]
 80068ae:	6083      	str	r3, [r0, #8]
 80068b0:	68e3      	ldr	r3, [r4, #12]
 80068b2:	60c3      	str	r3, [r0, #12]
 80068b4:	2a24      	cmp	r2, #36	; 0x24
 80068b6:	bf01      	itttt	eq
 80068b8:	6923      	ldreq	r3, [r4, #16]
 80068ba:	6103      	streq	r3, [r0, #16]
 80068bc:	6961      	ldreq	r1, [r4, #20]
 80068be:	6141      	streq	r1, [r0, #20]
 80068c0:	bf19      	ittee	ne
 80068c2:	f100 0310 	addne.w	r3, r0, #16
 80068c6:	f104 0210 	addne.w	r2, r4, #16
 80068ca:	f100 0318 	addeq.w	r3, r0, #24
 80068ce:	f104 0218 	addeq.w	r2, r4, #24
 80068d2:	e7e0      	b.n	8006896 <_realloc_r+0x296>
 80068d4:	4603      	mov	r3, r0
 80068d6:	4622      	mov	r2, r4
 80068d8:	e7dd      	b.n	8006896 <_realloc_r+0x296>
 80068da:	4621      	mov	r1, r4
 80068dc:	f7ff fe64 	bl	80065a8 <memmove>
 80068e0:	e7df      	b.n	80068a2 <_realloc_r+0x2a2>
 80068e2:	4637      	mov	r7, r6
 80068e4:	e6ed      	b.n	80066c2 <_realloc_r+0xc2>
 80068e6:	f003 0301 	and.w	r3, r3, #1
 80068ea:	431f      	orrs	r7, r3
 80068ec:	f8c9 7004 	str.w	r7, [r9, #4]
 80068f0:	6853      	ldr	r3, [r2, #4]
 80068f2:	f043 0301 	orr.w	r3, r3, #1
 80068f6:	6053      	str	r3, [r2, #4]
 80068f8:	e6ff      	b.n	80066fa <_realloc_r+0xfa>
 80068fa:	bf00      	nop
 80068fc:	20000118 	.word	0x20000118

08006900 <__swbuf_r>:
 8006900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006902:	460e      	mov	r6, r1
 8006904:	4614      	mov	r4, r2
 8006906:	4605      	mov	r5, r0
 8006908:	b118      	cbz	r0, 8006912 <__swbuf_r+0x12>
 800690a:	6983      	ldr	r3, [r0, #24]
 800690c:	b90b      	cbnz	r3, 8006912 <__swbuf_r+0x12>
 800690e:	f7fe fbc7 	bl	80050a0 <__sinit>
 8006912:	4b27      	ldr	r3, [pc, #156]	; (80069b0 <__swbuf_r+0xb0>)
 8006914:	429c      	cmp	r4, r3
 8006916:	d12f      	bne.n	8006978 <__swbuf_r+0x78>
 8006918:	686c      	ldr	r4, [r5, #4]
 800691a:	69a3      	ldr	r3, [r4, #24]
 800691c:	60a3      	str	r3, [r4, #8]
 800691e:	89a3      	ldrh	r3, [r4, #12]
 8006920:	0719      	lsls	r1, r3, #28
 8006922:	d533      	bpl.n	800698c <__swbuf_r+0x8c>
 8006924:	6923      	ldr	r3, [r4, #16]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d030      	beq.n	800698c <__swbuf_r+0x8c>
 800692a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800692e:	b2f6      	uxtb	r6, r6
 8006930:	049a      	lsls	r2, r3, #18
 8006932:	4637      	mov	r7, r6
 8006934:	d534      	bpl.n	80069a0 <__swbuf_r+0xa0>
 8006936:	6923      	ldr	r3, [r4, #16]
 8006938:	6820      	ldr	r0, [r4, #0]
 800693a:	1ac0      	subs	r0, r0, r3
 800693c:	6963      	ldr	r3, [r4, #20]
 800693e:	4298      	cmp	r0, r3
 8006940:	db04      	blt.n	800694c <__swbuf_r+0x4c>
 8006942:	4621      	mov	r1, r4
 8006944:	4628      	mov	r0, r5
 8006946:	f7fe fb17 	bl	8004f78 <_fflush_r>
 800694a:	bb28      	cbnz	r0, 8006998 <__swbuf_r+0x98>
 800694c:	68a3      	ldr	r3, [r4, #8]
 800694e:	3b01      	subs	r3, #1
 8006950:	60a3      	str	r3, [r4, #8]
 8006952:	6823      	ldr	r3, [r4, #0]
 8006954:	1c5a      	adds	r2, r3, #1
 8006956:	6022      	str	r2, [r4, #0]
 8006958:	701e      	strb	r6, [r3, #0]
 800695a:	6963      	ldr	r3, [r4, #20]
 800695c:	3001      	adds	r0, #1
 800695e:	4298      	cmp	r0, r3
 8006960:	d004      	beq.n	800696c <__swbuf_r+0x6c>
 8006962:	89a3      	ldrh	r3, [r4, #12]
 8006964:	07db      	lsls	r3, r3, #31
 8006966:	d519      	bpl.n	800699c <__swbuf_r+0x9c>
 8006968:	2e0a      	cmp	r6, #10
 800696a:	d117      	bne.n	800699c <__swbuf_r+0x9c>
 800696c:	4621      	mov	r1, r4
 800696e:	4628      	mov	r0, r5
 8006970:	f7fe fb02 	bl	8004f78 <_fflush_r>
 8006974:	b190      	cbz	r0, 800699c <__swbuf_r+0x9c>
 8006976:	e00f      	b.n	8006998 <__swbuf_r+0x98>
 8006978:	4b0e      	ldr	r3, [pc, #56]	; (80069b4 <__swbuf_r+0xb4>)
 800697a:	429c      	cmp	r4, r3
 800697c:	d101      	bne.n	8006982 <__swbuf_r+0x82>
 800697e:	68ac      	ldr	r4, [r5, #8]
 8006980:	e7cb      	b.n	800691a <__swbuf_r+0x1a>
 8006982:	4b0d      	ldr	r3, [pc, #52]	; (80069b8 <__swbuf_r+0xb8>)
 8006984:	429c      	cmp	r4, r3
 8006986:	bf08      	it	eq
 8006988:	68ec      	ldreq	r4, [r5, #12]
 800698a:	e7c6      	b.n	800691a <__swbuf_r+0x1a>
 800698c:	4621      	mov	r1, r4
 800698e:	4628      	mov	r0, r5
 8006990:	f7fd fb96 	bl	80040c0 <__swsetup_r>
 8006994:	2800      	cmp	r0, #0
 8006996:	d0c8      	beq.n	800692a <__swbuf_r+0x2a>
 8006998:	f04f 37ff 	mov.w	r7, #4294967295
 800699c:	4638      	mov	r0, r7
 800699e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80069a4:	81a3      	strh	r3, [r4, #12]
 80069a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80069a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80069ac:	6663      	str	r3, [r4, #100]	; 0x64
 80069ae:	e7c2      	b.n	8006936 <__swbuf_r+0x36>
 80069b0:	08008430 	.word	0x08008430
 80069b4:	08008450 	.word	0x08008450
 80069b8:	08008410 	.word	0x08008410

080069bc <_wcrtomb_r>:
 80069bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069be:	4605      	mov	r5, r0
 80069c0:	b085      	sub	sp, #20
 80069c2:	461e      	mov	r6, r3
 80069c4:	460f      	mov	r7, r1
 80069c6:	4c0f      	ldr	r4, [pc, #60]	; (8006a04 <_wcrtomb_r+0x48>)
 80069c8:	b991      	cbnz	r1, 80069f0 <_wcrtomb_r+0x34>
 80069ca:	6822      	ldr	r2, [r4, #0]
 80069cc:	490e      	ldr	r1, [pc, #56]	; (8006a08 <_wcrtomb_r+0x4c>)
 80069ce:	6a12      	ldr	r2, [r2, #32]
 80069d0:	2a00      	cmp	r2, #0
 80069d2:	bf08      	it	eq
 80069d4:	460a      	moveq	r2, r1
 80069d6:	a901      	add	r1, sp, #4
 80069d8:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 80069dc:	463a      	mov	r2, r7
 80069de:	47a0      	blx	r4
 80069e0:	1c43      	adds	r3, r0, #1
 80069e2:	bf01      	itttt	eq
 80069e4:	2300      	moveq	r3, #0
 80069e6:	6033      	streq	r3, [r6, #0]
 80069e8:	238a      	moveq	r3, #138	; 0x8a
 80069ea:	602b      	streq	r3, [r5, #0]
 80069ec:	b005      	add	sp, #20
 80069ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069f0:	6824      	ldr	r4, [r4, #0]
 80069f2:	4f05      	ldr	r7, [pc, #20]	; (8006a08 <_wcrtomb_r+0x4c>)
 80069f4:	6a24      	ldr	r4, [r4, #32]
 80069f6:	2c00      	cmp	r4, #0
 80069f8:	bf08      	it	eq
 80069fa:	463c      	moveq	r4, r7
 80069fc:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8006a00:	e7ed      	b.n	80069de <_wcrtomb_r+0x22>
 8006a02:	bf00      	nop
 8006a04:	20000024 	.word	0x20000024
 8006a08:	20000528 	.word	0x20000528

08006a0c <__ascii_wctomb>:
 8006a0c:	b149      	cbz	r1, 8006a22 <__ascii_wctomb+0x16>
 8006a0e:	2aff      	cmp	r2, #255	; 0xff
 8006a10:	bf85      	ittet	hi
 8006a12:	238a      	movhi	r3, #138	; 0x8a
 8006a14:	6003      	strhi	r3, [r0, #0]
 8006a16:	700a      	strbls	r2, [r1, #0]
 8006a18:	f04f 30ff 	movhi.w	r0, #4294967295
 8006a1c:	bf98      	it	ls
 8006a1e:	2001      	movls	r0, #1
 8006a20:	4770      	bx	lr
 8006a22:	4608      	mov	r0, r1
 8006a24:	4770      	bx	lr
	...

08006a28 <sin>:
 8006a28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006a2a:	ec51 0b10 	vmov	r0, r1, d0
 8006a2e:	4a20      	ldr	r2, [pc, #128]	; (8006ab0 <sin+0x88>)
 8006a30:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006a34:	4293      	cmp	r3, r2
 8006a36:	dc07      	bgt.n	8006a48 <sin+0x20>
 8006a38:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8006aa8 <sin+0x80>
 8006a3c:	2000      	movs	r0, #0
 8006a3e:	f000 fe67 	bl	8007710 <__kernel_sin>
 8006a42:	ec51 0b10 	vmov	r0, r1, d0
 8006a46:	e007      	b.n	8006a58 <sin+0x30>
 8006a48:	4a1a      	ldr	r2, [pc, #104]	; (8006ab4 <sin+0x8c>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	dd09      	ble.n	8006a62 <sin+0x3a>
 8006a4e:	ee10 2a10 	vmov	r2, s0
 8006a52:	460b      	mov	r3, r1
 8006a54:	f7f9 fc18 	bl	8000288 <__aeabi_dsub>
 8006a58:	ec41 0b10 	vmov	d0, r0, r1
 8006a5c:	b005      	add	sp, #20
 8006a5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006a62:	4668      	mov	r0, sp
 8006a64:	f000 f828 	bl	8006ab8 <__ieee754_rem_pio2>
 8006a68:	f000 0003 	and.w	r0, r0, #3
 8006a6c:	2801      	cmp	r0, #1
 8006a6e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006a72:	ed9d 0b00 	vldr	d0, [sp]
 8006a76:	d004      	beq.n	8006a82 <sin+0x5a>
 8006a78:	2802      	cmp	r0, #2
 8006a7a:	d005      	beq.n	8006a88 <sin+0x60>
 8006a7c:	b970      	cbnz	r0, 8006a9c <sin+0x74>
 8006a7e:	2001      	movs	r0, #1
 8006a80:	e7dd      	b.n	8006a3e <sin+0x16>
 8006a82:	f000 fa0d 	bl	8006ea0 <__kernel_cos>
 8006a86:	e7dc      	b.n	8006a42 <sin+0x1a>
 8006a88:	2001      	movs	r0, #1
 8006a8a:	f000 fe41 	bl	8007710 <__kernel_sin>
 8006a8e:	ec53 2b10 	vmov	r2, r3, d0
 8006a92:	ee10 0a10 	vmov	r0, s0
 8006a96:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006a9a:	e7dd      	b.n	8006a58 <sin+0x30>
 8006a9c:	f000 fa00 	bl	8006ea0 <__kernel_cos>
 8006aa0:	e7f5      	b.n	8006a8e <sin+0x66>
 8006aa2:	bf00      	nop
 8006aa4:	f3af 8000 	nop.w
	...
 8006ab0:	3fe921fb 	.word	0x3fe921fb
 8006ab4:	7fefffff 	.word	0x7fefffff

08006ab8 <__ieee754_rem_pio2>:
 8006ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006abc:	ec57 6b10 	vmov	r6, r7, d0
 8006ac0:	4bc3      	ldr	r3, [pc, #780]	; (8006dd0 <__ieee754_rem_pio2+0x318>)
 8006ac2:	b08d      	sub	sp, #52	; 0x34
 8006ac4:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8006ac8:	4598      	cmp	r8, r3
 8006aca:	4604      	mov	r4, r0
 8006acc:	9704      	str	r7, [sp, #16]
 8006ace:	dc07      	bgt.n	8006ae0 <__ieee754_rem_pio2+0x28>
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	ed84 0b00 	vstr	d0, [r4]
 8006ad8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006adc:	2500      	movs	r5, #0
 8006ade:	e027      	b.n	8006b30 <__ieee754_rem_pio2+0x78>
 8006ae0:	4bbc      	ldr	r3, [pc, #752]	; (8006dd4 <__ieee754_rem_pio2+0x31c>)
 8006ae2:	4598      	cmp	r8, r3
 8006ae4:	dc75      	bgt.n	8006bd2 <__ieee754_rem_pio2+0x11a>
 8006ae6:	9b04      	ldr	r3, [sp, #16]
 8006ae8:	4dbb      	ldr	r5, [pc, #748]	; (8006dd8 <__ieee754_rem_pio2+0x320>)
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	ee10 0a10 	vmov	r0, s0
 8006af0:	a3a9      	add	r3, pc, #676	; (adr r3, 8006d98 <__ieee754_rem_pio2+0x2e0>)
 8006af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af6:	4639      	mov	r1, r7
 8006af8:	dd36      	ble.n	8006b68 <__ieee754_rem_pio2+0xb0>
 8006afa:	f7f9 fbc5 	bl	8000288 <__aeabi_dsub>
 8006afe:	45a8      	cmp	r8, r5
 8006b00:	4606      	mov	r6, r0
 8006b02:	460f      	mov	r7, r1
 8006b04:	d018      	beq.n	8006b38 <__ieee754_rem_pio2+0x80>
 8006b06:	a3a6      	add	r3, pc, #664	; (adr r3, 8006da0 <__ieee754_rem_pio2+0x2e8>)
 8006b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b0c:	f7f9 fbbc 	bl	8000288 <__aeabi_dsub>
 8006b10:	4602      	mov	r2, r0
 8006b12:	460b      	mov	r3, r1
 8006b14:	e9c4 2300 	strd	r2, r3, [r4]
 8006b18:	4630      	mov	r0, r6
 8006b1a:	4639      	mov	r1, r7
 8006b1c:	f7f9 fbb4 	bl	8000288 <__aeabi_dsub>
 8006b20:	a39f      	add	r3, pc, #636	; (adr r3, 8006da0 <__ieee754_rem_pio2+0x2e8>)
 8006b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b26:	f7f9 fbaf 	bl	8000288 <__aeabi_dsub>
 8006b2a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006b2e:	2501      	movs	r5, #1
 8006b30:	4628      	mov	r0, r5
 8006b32:	b00d      	add	sp, #52	; 0x34
 8006b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b38:	a39b      	add	r3, pc, #620	; (adr r3, 8006da8 <__ieee754_rem_pio2+0x2f0>)
 8006b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b3e:	f7f9 fba3 	bl	8000288 <__aeabi_dsub>
 8006b42:	a39b      	add	r3, pc, #620	; (adr r3, 8006db0 <__ieee754_rem_pio2+0x2f8>)
 8006b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b48:	4606      	mov	r6, r0
 8006b4a:	460f      	mov	r7, r1
 8006b4c:	f7f9 fb9c 	bl	8000288 <__aeabi_dsub>
 8006b50:	4602      	mov	r2, r0
 8006b52:	460b      	mov	r3, r1
 8006b54:	e9c4 2300 	strd	r2, r3, [r4]
 8006b58:	4630      	mov	r0, r6
 8006b5a:	4639      	mov	r1, r7
 8006b5c:	f7f9 fb94 	bl	8000288 <__aeabi_dsub>
 8006b60:	a393      	add	r3, pc, #588	; (adr r3, 8006db0 <__ieee754_rem_pio2+0x2f8>)
 8006b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b66:	e7de      	b.n	8006b26 <__ieee754_rem_pio2+0x6e>
 8006b68:	f7f9 fb90 	bl	800028c <__adddf3>
 8006b6c:	45a8      	cmp	r8, r5
 8006b6e:	4606      	mov	r6, r0
 8006b70:	460f      	mov	r7, r1
 8006b72:	d016      	beq.n	8006ba2 <__ieee754_rem_pio2+0xea>
 8006b74:	a38a      	add	r3, pc, #552	; (adr r3, 8006da0 <__ieee754_rem_pio2+0x2e8>)
 8006b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b7a:	f7f9 fb87 	bl	800028c <__adddf3>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	460b      	mov	r3, r1
 8006b82:	e9c4 2300 	strd	r2, r3, [r4]
 8006b86:	4630      	mov	r0, r6
 8006b88:	4639      	mov	r1, r7
 8006b8a:	f7f9 fb7d 	bl	8000288 <__aeabi_dsub>
 8006b8e:	a384      	add	r3, pc, #528	; (adr r3, 8006da0 <__ieee754_rem_pio2+0x2e8>)
 8006b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b94:	f7f9 fb7a 	bl	800028c <__adddf3>
 8006b98:	f04f 35ff 	mov.w	r5, #4294967295
 8006b9c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006ba0:	e7c6      	b.n	8006b30 <__ieee754_rem_pio2+0x78>
 8006ba2:	a381      	add	r3, pc, #516	; (adr r3, 8006da8 <__ieee754_rem_pio2+0x2f0>)
 8006ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba8:	f7f9 fb70 	bl	800028c <__adddf3>
 8006bac:	a380      	add	r3, pc, #512	; (adr r3, 8006db0 <__ieee754_rem_pio2+0x2f8>)
 8006bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb2:	4606      	mov	r6, r0
 8006bb4:	460f      	mov	r7, r1
 8006bb6:	f7f9 fb69 	bl	800028c <__adddf3>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	460b      	mov	r3, r1
 8006bbe:	e9c4 2300 	strd	r2, r3, [r4]
 8006bc2:	4630      	mov	r0, r6
 8006bc4:	4639      	mov	r1, r7
 8006bc6:	f7f9 fb5f 	bl	8000288 <__aeabi_dsub>
 8006bca:	a379      	add	r3, pc, #484	; (adr r3, 8006db0 <__ieee754_rem_pio2+0x2f8>)
 8006bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd0:	e7e0      	b.n	8006b94 <__ieee754_rem_pio2+0xdc>
 8006bd2:	4b82      	ldr	r3, [pc, #520]	; (8006ddc <__ieee754_rem_pio2+0x324>)
 8006bd4:	4598      	cmp	r8, r3
 8006bd6:	f300 80d0 	bgt.w	8006d7a <__ieee754_rem_pio2+0x2c2>
 8006bda:	f000 fe53 	bl	8007884 <fabs>
 8006bde:	ec57 6b10 	vmov	r6, r7, d0
 8006be2:	ee10 0a10 	vmov	r0, s0
 8006be6:	a374      	add	r3, pc, #464	; (adr r3, 8006db8 <__ieee754_rem_pio2+0x300>)
 8006be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bec:	4639      	mov	r1, r7
 8006bee:	f7f9 fcff 	bl	80005f0 <__aeabi_dmul>
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	4b7a      	ldr	r3, [pc, #488]	; (8006de0 <__ieee754_rem_pio2+0x328>)
 8006bf6:	f7f9 fb49 	bl	800028c <__adddf3>
 8006bfa:	f7f9 ffa9 	bl	8000b50 <__aeabi_d2iz>
 8006bfe:	4605      	mov	r5, r0
 8006c00:	f7f9 fc90 	bl	8000524 <__aeabi_i2d>
 8006c04:	a364      	add	r3, pc, #400	; (adr r3, 8006d98 <__ieee754_rem_pio2+0x2e0>)
 8006c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c0e:	f7f9 fcef 	bl	80005f0 <__aeabi_dmul>
 8006c12:	4602      	mov	r2, r0
 8006c14:	460b      	mov	r3, r1
 8006c16:	4630      	mov	r0, r6
 8006c18:	4639      	mov	r1, r7
 8006c1a:	f7f9 fb35 	bl	8000288 <__aeabi_dsub>
 8006c1e:	a360      	add	r3, pc, #384	; (adr r3, 8006da0 <__ieee754_rem_pio2+0x2e8>)
 8006c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c24:	4682      	mov	sl, r0
 8006c26:	468b      	mov	fp, r1
 8006c28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c2c:	f7f9 fce0 	bl	80005f0 <__aeabi_dmul>
 8006c30:	2d1f      	cmp	r5, #31
 8006c32:	4606      	mov	r6, r0
 8006c34:	460f      	mov	r7, r1
 8006c36:	dc2a      	bgt.n	8006c8e <__ieee754_rem_pio2+0x1d6>
 8006c38:	1e6a      	subs	r2, r5, #1
 8006c3a:	4b6a      	ldr	r3, [pc, #424]	; (8006de4 <__ieee754_rem_pio2+0x32c>)
 8006c3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c40:	4598      	cmp	r8, r3
 8006c42:	d024      	beq.n	8006c8e <__ieee754_rem_pio2+0x1d6>
 8006c44:	4632      	mov	r2, r6
 8006c46:	463b      	mov	r3, r7
 8006c48:	4650      	mov	r0, sl
 8006c4a:	4659      	mov	r1, fp
 8006c4c:	f7f9 fb1c 	bl	8000288 <__aeabi_dsub>
 8006c50:	e9c4 0100 	strd	r0, r1, [r4]
 8006c54:	e9d4 8900 	ldrd	r8, r9, [r4]
 8006c58:	4650      	mov	r0, sl
 8006c5a:	4642      	mov	r2, r8
 8006c5c:	464b      	mov	r3, r9
 8006c5e:	4659      	mov	r1, fp
 8006c60:	f7f9 fb12 	bl	8000288 <__aeabi_dsub>
 8006c64:	463b      	mov	r3, r7
 8006c66:	4632      	mov	r2, r6
 8006c68:	f7f9 fb0e 	bl	8000288 <__aeabi_dsub>
 8006c6c:	9b04      	ldr	r3, [sp, #16]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006c74:	f6bf af5c 	bge.w	8006b30 <__ieee754_rem_pio2+0x78>
 8006c78:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006c7c:	6063      	str	r3, [r4, #4]
 8006c7e:	f8c4 8000 	str.w	r8, [r4]
 8006c82:	60a0      	str	r0, [r4, #8]
 8006c84:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006c88:	60e3      	str	r3, [r4, #12]
 8006c8a:	426d      	negs	r5, r5
 8006c8c:	e750      	b.n	8006b30 <__ieee754_rem_pio2+0x78>
 8006c8e:	4632      	mov	r2, r6
 8006c90:	463b      	mov	r3, r7
 8006c92:	4650      	mov	r0, sl
 8006c94:	4659      	mov	r1, fp
 8006c96:	f7f9 faf7 	bl	8000288 <__aeabi_dsub>
 8006c9a:	ea4f 5228 	mov.w	r2, r8, asr #20
 8006c9e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006ca2:	1ad3      	subs	r3, r2, r3
 8006ca4:	2b10      	cmp	r3, #16
 8006ca6:	e9c4 0100 	strd	r0, r1, [r4]
 8006caa:	9205      	str	r2, [sp, #20]
 8006cac:	ddd2      	ble.n	8006c54 <__ieee754_rem_pio2+0x19c>
 8006cae:	a33e      	add	r3, pc, #248	; (adr r3, 8006da8 <__ieee754_rem_pio2+0x2f0>)
 8006cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cb8:	f7f9 fc9a 	bl	80005f0 <__aeabi_dmul>
 8006cbc:	4606      	mov	r6, r0
 8006cbe:	460f      	mov	r7, r1
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	460b      	mov	r3, r1
 8006cc4:	4650      	mov	r0, sl
 8006cc6:	4659      	mov	r1, fp
 8006cc8:	f7f9 fade 	bl	8000288 <__aeabi_dsub>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	460b      	mov	r3, r1
 8006cd0:	4680      	mov	r8, r0
 8006cd2:	4689      	mov	r9, r1
 8006cd4:	4650      	mov	r0, sl
 8006cd6:	4659      	mov	r1, fp
 8006cd8:	f7f9 fad6 	bl	8000288 <__aeabi_dsub>
 8006cdc:	4632      	mov	r2, r6
 8006cde:	463b      	mov	r3, r7
 8006ce0:	f7f9 fad2 	bl	8000288 <__aeabi_dsub>
 8006ce4:	a332      	add	r3, pc, #200	; (adr r3, 8006db0 <__ieee754_rem_pio2+0x2f8>)
 8006ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cea:	4606      	mov	r6, r0
 8006cec:	460f      	mov	r7, r1
 8006cee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cf2:	f7f9 fc7d 	bl	80005f0 <__aeabi_dmul>
 8006cf6:	4632      	mov	r2, r6
 8006cf8:	463b      	mov	r3, r7
 8006cfa:	f7f9 fac5 	bl	8000288 <__aeabi_dsub>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	460b      	mov	r3, r1
 8006d02:	4606      	mov	r6, r0
 8006d04:	460f      	mov	r7, r1
 8006d06:	4640      	mov	r0, r8
 8006d08:	4649      	mov	r1, r9
 8006d0a:	f7f9 fabd 	bl	8000288 <__aeabi_dsub>
 8006d0e:	9a05      	ldr	r2, [sp, #20]
 8006d10:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006d14:	1ad3      	subs	r3, r2, r3
 8006d16:	2b31      	cmp	r3, #49	; 0x31
 8006d18:	e9c4 0100 	strd	r0, r1, [r4]
 8006d1c:	dd2a      	ble.n	8006d74 <__ieee754_rem_pio2+0x2bc>
 8006d1e:	a328      	add	r3, pc, #160	; (adr r3, 8006dc0 <__ieee754_rem_pio2+0x308>)
 8006d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d28:	f7f9 fc62 	bl	80005f0 <__aeabi_dmul>
 8006d2c:	4606      	mov	r6, r0
 8006d2e:	460f      	mov	r7, r1
 8006d30:	4602      	mov	r2, r0
 8006d32:	460b      	mov	r3, r1
 8006d34:	4640      	mov	r0, r8
 8006d36:	4649      	mov	r1, r9
 8006d38:	f7f9 faa6 	bl	8000288 <__aeabi_dsub>
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	460b      	mov	r3, r1
 8006d40:	4682      	mov	sl, r0
 8006d42:	468b      	mov	fp, r1
 8006d44:	4640      	mov	r0, r8
 8006d46:	4649      	mov	r1, r9
 8006d48:	f7f9 fa9e 	bl	8000288 <__aeabi_dsub>
 8006d4c:	4632      	mov	r2, r6
 8006d4e:	463b      	mov	r3, r7
 8006d50:	f7f9 fa9a 	bl	8000288 <__aeabi_dsub>
 8006d54:	a31c      	add	r3, pc, #112	; (adr r3, 8006dc8 <__ieee754_rem_pio2+0x310>)
 8006d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5a:	4606      	mov	r6, r0
 8006d5c:	460f      	mov	r7, r1
 8006d5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d62:	f7f9 fc45 	bl	80005f0 <__aeabi_dmul>
 8006d66:	4632      	mov	r2, r6
 8006d68:	463b      	mov	r3, r7
 8006d6a:	f7f9 fa8d 	bl	8000288 <__aeabi_dsub>
 8006d6e:	4606      	mov	r6, r0
 8006d70:	460f      	mov	r7, r1
 8006d72:	e767      	b.n	8006c44 <__ieee754_rem_pio2+0x18c>
 8006d74:	46c2      	mov	sl, r8
 8006d76:	46cb      	mov	fp, r9
 8006d78:	e76c      	b.n	8006c54 <__ieee754_rem_pio2+0x19c>
 8006d7a:	4b1b      	ldr	r3, [pc, #108]	; (8006de8 <__ieee754_rem_pio2+0x330>)
 8006d7c:	4598      	cmp	r8, r3
 8006d7e:	dd35      	ble.n	8006dec <__ieee754_rem_pio2+0x334>
 8006d80:	ee10 2a10 	vmov	r2, s0
 8006d84:	463b      	mov	r3, r7
 8006d86:	4630      	mov	r0, r6
 8006d88:	4639      	mov	r1, r7
 8006d8a:	f7f9 fa7d 	bl	8000288 <__aeabi_dsub>
 8006d8e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006d92:	e9c4 0100 	strd	r0, r1, [r4]
 8006d96:	e6a1      	b.n	8006adc <__ieee754_rem_pio2+0x24>
 8006d98:	54400000 	.word	0x54400000
 8006d9c:	3ff921fb 	.word	0x3ff921fb
 8006da0:	1a626331 	.word	0x1a626331
 8006da4:	3dd0b461 	.word	0x3dd0b461
 8006da8:	1a600000 	.word	0x1a600000
 8006dac:	3dd0b461 	.word	0x3dd0b461
 8006db0:	2e037073 	.word	0x2e037073
 8006db4:	3ba3198a 	.word	0x3ba3198a
 8006db8:	6dc9c883 	.word	0x6dc9c883
 8006dbc:	3fe45f30 	.word	0x3fe45f30
 8006dc0:	2e000000 	.word	0x2e000000
 8006dc4:	3ba3198a 	.word	0x3ba3198a
 8006dc8:	252049c1 	.word	0x252049c1
 8006dcc:	397b839a 	.word	0x397b839a
 8006dd0:	3fe921fb 	.word	0x3fe921fb
 8006dd4:	4002d97b 	.word	0x4002d97b
 8006dd8:	3ff921fb 	.word	0x3ff921fb
 8006ddc:	413921fb 	.word	0x413921fb
 8006de0:	3fe00000 	.word	0x3fe00000
 8006de4:	08008680 	.word	0x08008680
 8006de8:	7fefffff 	.word	0x7fefffff
 8006dec:	ea4f 5528 	mov.w	r5, r8, asr #20
 8006df0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8006df4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8006df8:	4630      	mov	r0, r6
 8006dfa:	460f      	mov	r7, r1
 8006dfc:	f7f9 fea8 	bl	8000b50 <__aeabi_d2iz>
 8006e00:	f7f9 fb90 	bl	8000524 <__aeabi_i2d>
 8006e04:	4602      	mov	r2, r0
 8006e06:	460b      	mov	r3, r1
 8006e08:	4630      	mov	r0, r6
 8006e0a:	4639      	mov	r1, r7
 8006e0c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006e10:	f7f9 fa3a 	bl	8000288 <__aeabi_dsub>
 8006e14:	2200      	movs	r2, #0
 8006e16:	4b1f      	ldr	r3, [pc, #124]	; (8006e94 <__ieee754_rem_pio2+0x3dc>)
 8006e18:	f7f9 fbea 	bl	80005f0 <__aeabi_dmul>
 8006e1c:	460f      	mov	r7, r1
 8006e1e:	4606      	mov	r6, r0
 8006e20:	f7f9 fe96 	bl	8000b50 <__aeabi_d2iz>
 8006e24:	f7f9 fb7e 	bl	8000524 <__aeabi_i2d>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	460b      	mov	r3, r1
 8006e2c:	4630      	mov	r0, r6
 8006e2e:	4639      	mov	r1, r7
 8006e30:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006e34:	f7f9 fa28 	bl	8000288 <__aeabi_dsub>
 8006e38:	2200      	movs	r2, #0
 8006e3a:	4b16      	ldr	r3, [pc, #88]	; (8006e94 <__ieee754_rem_pio2+0x3dc>)
 8006e3c:	f7f9 fbd8 	bl	80005f0 <__aeabi_dmul>
 8006e40:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006e44:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8006e48:	f04f 0803 	mov.w	r8, #3
 8006e4c:	2600      	movs	r6, #0
 8006e4e:	2700      	movs	r7, #0
 8006e50:	4632      	mov	r2, r6
 8006e52:	463b      	mov	r3, r7
 8006e54:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8006e58:	f108 3aff 	add.w	sl, r8, #4294967295
 8006e5c:	f7f9 fe30 	bl	8000ac0 <__aeabi_dcmpeq>
 8006e60:	b9b0      	cbnz	r0, 8006e90 <__ieee754_rem_pio2+0x3d8>
 8006e62:	4b0d      	ldr	r3, [pc, #52]	; (8006e98 <__ieee754_rem_pio2+0x3e0>)
 8006e64:	9301      	str	r3, [sp, #4]
 8006e66:	2302      	movs	r3, #2
 8006e68:	9300      	str	r3, [sp, #0]
 8006e6a:	462a      	mov	r2, r5
 8006e6c:	4643      	mov	r3, r8
 8006e6e:	4621      	mov	r1, r4
 8006e70:	a806      	add	r0, sp, #24
 8006e72:	f000 f8fd 	bl	8007070 <__kernel_rem_pio2>
 8006e76:	9b04      	ldr	r3, [sp, #16]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	4605      	mov	r5, r0
 8006e7c:	f6bf ae58 	bge.w	8006b30 <__ieee754_rem_pio2+0x78>
 8006e80:	6863      	ldr	r3, [r4, #4]
 8006e82:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006e86:	6063      	str	r3, [r4, #4]
 8006e88:	68e3      	ldr	r3, [r4, #12]
 8006e8a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006e8e:	e6fb      	b.n	8006c88 <__ieee754_rem_pio2+0x1d0>
 8006e90:	46d0      	mov	r8, sl
 8006e92:	e7dd      	b.n	8006e50 <__ieee754_rem_pio2+0x398>
 8006e94:	41700000 	.word	0x41700000
 8006e98:	08008700 	.word	0x08008700
 8006e9c:	00000000 	.word	0x00000000

08006ea0 <__kernel_cos>:
 8006ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea4:	ec59 8b10 	vmov	r8, r9, d0
 8006ea8:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 8006eac:	b085      	sub	sp, #20
 8006eae:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8006eb2:	ed8d 1b00 	vstr	d1, [sp]
 8006eb6:	da07      	bge.n	8006ec8 <__kernel_cos+0x28>
 8006eb8:	ee10 0a10 	vmov	r0, s0
 8006ebc:	4649      	mov	r1, r9
 8006ebe:	f7f9 fe47 	bl	8000b50 <__aeabi_d2iz>
 8006ec2:	2800      	cmp	r0, #0
 8006ec4:	f000 80aa 	beq.w	800701c <__kernel_cos+0x17c>
 8006ec8:	4642      	mov	r2, r8
 8006eca:	464b      	mov	r3, r9
 8006ecc:	4640      	mov	r0, r8
 8006ece:	4649      	mov	r1, r9
 8006ed0:	f7f9 fb8e 	bl	80005f0 <__aeabi_dmul>
 8006ed4:	a359      	add	r3, pc, #356	; (adr r3, 800703c <__kernel_cos+0x19c>)
 8006ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eda:	4604      	mov	r4, r0
 8006edc:	460d      	mov	r5, r1
 8006ede:	f7f9 fb87 	bl	80005f0 <__aeabi_dmul>
 8006ee2:	a358      	add	r3, pc, #352	; (adr r3, 8007044 <__kernel_cos+0x1a4>)
 8006ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ee8:	f7f9 f9d0 	bl	800028c <__adddf3>
 8006eec:	4622      	mov	r2, r4
 8006eee:	462b      	mov	r3, r5
 8006ef0:	f7f9 fb7e 	bl	80005f0 <__aeabi_dmul>
 8006ef4:	a355      	add	r3, pc, #340	; (adr r3, 800704c <__kernel_cos+0x1ac>)
 8006ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006efa:	f7f9 f9c5 	bl	8000288 <__aeabi_dsub>
 8006efe:	4622      	mov	r2, r4
 8006f00:	462b      	mov	r3, r5
 8006f02:	f7f9 fb75 	bl	80005f0 <__aeabi_dmul>
 8006f06:	a353      	add	r3, pc, #332	; (adr r3, 8007054 <__kernel_cos+0x1b4>)
 8006f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f0c:	f7f9 f9be 	bl	800028c <__adddf3>
 8006f10:	4622      	mov	r2, r4
 8006f12:	462b      	mov	r3, r5
 8006f14:	f7f9 fb6c 	bl	80005f0 <__aeabi_dmul>
 8006f18:	a350      	add	r3, pc, #320	; (adr r3, 800705c <__kernel_cos+0x1bc>)
 8006f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f1e:	f7f9 f9b3 	bl	8000288 <__aeabi_dsub>
 8006f22:	4622      	mov	r2, r4
 8006f24:	462b      	mov	r3, r5
 8006f26:	f7f9 fb63 	bl	80005f0 <__aeabi_dmul>
 8006f2a:	a34e      	add	r3, pc, #312	; (adr r3, 8007064 <__kernel_cos+0x1c4>)
 8006f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f30:	f7f9 f9ac 	bl	800028c <__adddf3>
 8006f34:	462b      	mov	r3, r5
 8006f36:	4622      	mov	r2, r4
 8006f38:	f7f9 fb5a 	bl	80005f0 <__aeabi_dmul>
 8006f3c:	4b3a      	ldr	r3, [pc, #232]	; (8007028 <__kernel_cos+0x188>)
 8006f3e:	429f      	cmp	r7, r3
 8006f40:	4682      	mov	sl, r0
 8006f42:	468b      	mov	fp, r1
 8006f44:	dc2c      	bgt.n	8006fa0 <__kernel_cos+0x100>
 8006f46:	2200      	movs	r2, #0
 8006f48:	4b38      	ldr	r3, [pc, #224]	; (800702c <__kernel_cos+0x18c>)
 8006f4a:	4620      	mov	r0, r4
 8006f4c:	4629      	mov	r1, r5
 8006f4e:	f7f9 fb4f 	bl	80005f0 <__aeabi_dmul>
 8006f52:	4652      	mov	r2, sl
 8006f54:	4606      	mov	r6, r0
 8006f56:	460f      	mov	r7, r1
 8006f58:	465b      	mov	r3, fp
 8006f5a:	4620      	mov	r0, r4
 8006f5c:	4629      	mov	r1, r5
 8006f5e:	f7f9 fb47 	bl	80005f0 <__aeabi_dmul>
 8006f62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f66:	4604      	mov	r4, r0
 8006f68:	460d      	mov	r5, r1
 8006f6a:	4640      	mov	r0, r8
 8006f6c:	4649      	mov	r1, r9
 8006f6e:	f7f9 fb3f 	bl	80005f0 <__aeabi_dmul>
 8006f72:	4602      	mov	r2, r0
 8006f74:	460b      	mov	r3, r1
 8006f76:	4620      	mov	r0, r4
 8006f78:	4629      	mov	r1, r5
 8006f7a:	f7f9 f985 	bl	8000288 <__aeabi_dsub>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	460b      	mov	r3, r1
 8006f82:	4630      	mov	r0, r6
 8006f84:	4639      	mov	r1, r7
 8006f86:	f7f9 f97f 	bl	8000288 <__aeabi_dsub>
 8006f8a:	460b      	mov	r3, r1
 8006f8c:	4928      	ldr	r1, [pc, #160]	; (8007030 <__kernel_cos+0x190>)
 8006f8e:	4602      	mov	r2, r0
 8006f90:	2000      	movs	r0, #0
 8006f92:	f7f9 f979 	bl	8000288 <__aeabi_dsub>
 8006f96:	ec41 0b10 	vmov	d0, r0, r1
 8006f9a:	b005      	add	sp, #20
 8006f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fa0:	4b24      	ldr	r3, [pc, #144]	; (8007034 <__kernel_cos+0x194>)
 8006fa2:	4923      	ldr	r1, [pc, #140]	; (8007030 <__kernel_cos+0x190>)
 8006fa4:	429f      	cmp	r7, r3
 8006fa6:	bfd7      	itett	le
 8006fa8:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 8006fac:	4f22      	ldrgt	r7, [pc, #136]	; (8007038 <__kernel_cos+0x198>)
 8006fae:	2200      	movle	r2, #0
 8006fb0:	4616      	movle	r6, r2
 8006fb2:	bfd4      	ite	le
 8006fb4:	461f      	movle	r7, r3
 8006fb6:	2600      	movgt	r6, #0
 8006fb8:	4632      	mov	r2, r6
 8006fba:	463b      	mov	r3, r7
 8006fbc:	2000      	movs	r0, #0
 8006fbe:	f7f9 f963 	bl	8000288 <__aeabi_dsub>
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fc8:	4b18      	ldr	r3, [pc, #96]	; (800702c <__kernel_cos+0x18c>)
 8006fca:	4620      	mov	r0, r4
 8006fcc:	4629      	mov	r1, r5
 8006fce:	f7f9 fb0f 	bl	80005f0 <__aeabi_dmul>
 8006fd2:	4632      	mov	r2, r6
 8006fd4:	463b      	mov	r3, r7
 8006fd6:	f7f9 f957 	bl	8000288 <__aeabi_dsub>
 8006fda:	4652      	mov	r2, sl
 8006fdc:	4606      	mov	r6, r0
 8006fde:	460f      	mov	r7, r1
 8006fe0:	465b      	mov	r3, fp
 8006fe2:	4620      	mov	r0, r4
 8006fe4:	4629      	mov	r1, r5
 8006fe6:	f7f9 fb03 	bl	80005f0 <__aeabi_dmul>
 8006fea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fee:	4604      	mov	r4, r0
 8006ff0:	460d      	mov	r5, r1
 8006ff2:	4640      	mov	r0, r8
 8006ff4:	4649      	mov	r1, r9
 8006ff6:	f7f9 fafb 	bl	80005f0 <__aeabi_dmul>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	460b      	mov	r3, r1
 8006ffe:	4620      	mov	r0, r4
 8007000:	4629      	mov	r1, r5
 8007002:	f7f9 f941 	bl	8000288 <__aeabi_dsub>
 8007006:	4602      	mov	r2, r0
 8007008:	460b      	mov	r3, r1
 800700a:	4630      	mov	r0, r6
 800700c:	4639      	mov	r1, r7
 800700e:	f7f9 f93b 	bl	8000288 <__aeabi_dsub>
 8007012:	4602      	mov	r2, r0
 8007014:	460b      	mov	r3, r1
 8007016:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800701a:	e7ba      	b.n	8006f92 <__kernel_cos+0xf2>
 800701c:	2000      	movs	r0, #0
 800701e:	4904      	ldr	r1, [pc, #16]	; (8007030 <__kernel_cos+0x190>)
 8007020:	e7b9      	b.n	8006f96 <__kernel_cos+0xf6>
 8007022:	bf00      	nop
 8007024:	f3af 8000 	nop.w
 8007028:	3fd33332 	.word	0x3fd33332
 800702c:	3fe00000 	.word	0x3fe00000
 8007030:	3ff00000 	.word	0x3ff00000
 8007034:	3fe90000 	.word	0x3fe90000
 8007038:	3fd20000 	.word	0x3fd20000
 800703c:	be8838d4 	.word	0xbe8838d4
 8007040:	bda8fae9 	.word	0xbda8fae9
 8007044:	bdb4b1c4 	.word	0xbdb4b1c4
 8007048:	3e21ee9e 	.word	0x3e21ee9e
 800704c:	809c52ad 	.word	0x809c52ad
 8007050:	3e927e4f 	.word	0x3e927e4f
 8007054:	19cb1590 	.word	0x19cb1590
 8007058:	3efa01a0 	.word	0x3efa01a0
 800705c:	16c15177 	.word	0x16c15177
 8007060:	3f56c16c 	.word	0x3f56c16c
 8007064:	5555554c 	.word	0x5555554c
 8007068:	3fa55555 	.word	0x3fa55555
 800706c:	00000000 	.word	0x00000000

08007070 <__kernel_rem_pio2>:
 8007070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007074:	ed2d 8b02 	vpush	{d8}
 8007078:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800707c:	1ed4      	subs	r4, r2, #3
 800707e:	9306      	str	r3, [sp, #24]
 8007080:	9102      	str	r1, [sp, #8]
 8007082:	4bc3      	ldr	r3, [pc, #780]	; (8007390 <__kernel_rem_pio2+0x320>)
 8007084:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8007086:	9009      	str	r0, [sp, #36]	; 0x24
 8007088:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800708c:	9300      	str	r3, [sp, #0]
 800708e:	9b06      	ldr	r3, [sp, #24]
 8007090:	3b01      	subs	r3, #1
 8007092:	9304      	str	r3, [sp, #16]
 8007094:	2318      	movs	r3, #24
 8007096:	fb94 f4f3 	sdiv	r4, r4, r3
 800709a:	f06f 0317 	mvn.w	r3, #23
 800709e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80070a2:	fb04 3303 	mla	r3, r4, r3, r3
 80070a6:	eb03 0a02 	add.w	sl, r3, r2
 80070aa:	9b00      	ldr	r3, [sp, #0]
 80070ac:	9a04      	ldr	r2, [sp, #16]
 80070ae:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8007380 <__kernel_rem_pio2+0x310>
 80070b2:	eb03 0802 	add.w	r8, r3, r2
 80070b6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80070b8:	1aa7      	subs	r7, r4, r2
 80070ba:	ae20      	add	r6, sp, #128	; 0x80
 80070bc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80070c0:	2500      	movs	r5, #0
 80070c2:	4545      	cmp	r5, r8
 80070c4:	dd13      	ble.n	80070ee <__kernel_rem_pio2+0x7e>
 80070c6:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8007380 <__kernel_rem_pio2+0x310>
 80070ca:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80070ce:	2600      	movs	r6, #0
 80070d0:	9b00      	ldr	r3, [sp, #0]
 80070d2:	429e      	cmp	r6, r3
 80070d4:	dc32      	bgt.n	800713c <__kernel_rem_pio2+0xcc>
 80070d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070d8:	9303      	str	r3, [sp, #12]
 80070da:	9b06      	ldr	r3, [sp, #24]
 80070dc:	199d      	adds	r5, r3, r6
 80070de:	ab20      	add	r3, sp, #128	; 0x80
 80070e0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80070e4:	9308      	str	r3, [sp, #32]
 80070e6:	ec59 8b18 	vmov	r8, r9, d8
 80070ea:	2700      	movs	r7, #0
 80070ec:	e01f      	b.n	800712e <__kernel_rem_pio2+0xbe>
 80070ee:	42ef      	cmn	r7, r5
 80070f0:	d407      	bmi.n	8007102 <__kernel_rem_pio2+0x92>
 80070f2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80070f6:	f7f9 fa15 	bl	8000524 <__aeabi_i2d>
 80070fa:	e8e6 0102 	strd	r0, r1, [r6], #8
 80070fe:	3501      	adds	r5, #1
 8007100:	e7df      	b.n	80070c2 <__kernel_rem_pio2+0x52>
 8007102:	ec51 0b18 	vmov	r0, r1, d8
 8007106:	e7f8      	b.n	80070fa <__kernel_rem_pio2+0x8a>
 8007108:	9908      	ldr	r1, [sp, #32]
 800710a:	9d03      	ldr	r5, [sp, #12]
 800710c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8007110:	9108      	str	r1, [sp, #32]
 8007112:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8007116:	9503      	str	r5, [sp, #12]
 8007118:	f7f9 fa6a 	bl	80005f0 <__aeabi_dmul>
 800711c:	4602      	mov	r2, r0
 800711e:	460b      	mov	r3, r1
 8007120:	4640      	mov	r0, r8
 8007122:	4649      	mov	r1, r9
 8007124:	f7f9 f8b2 	bl	800028c <__adddf3>
 8007128:	3701      	adds	r7, #1
 800712a:	4680      	mov	r8, r0
 800712c:	4689      	mov	r9, r1
 800712e:	9b04      	ldr	r3, [sp, #16]
 8007130:	429f      	cmp	r7, r3
 8007132:	dde9      	ble.n	8007108 <__kernel_rem_pio2+0x98>
 8007134:	e8eb 8902 	strd	r8, r9, [fp], #8
 8007138:	3601      	adds	r6, #1
 800713a:	e7c9      	b.n	80070d0 <__kernel_rem_pio2+0x60>
 800713c:	9b00      	ldr	r3, [sp, #0]
 800713e:	9f00      	ldr	r7, [sp, #0]
 8007140:	aa0c      	add	r2, sp, #48	; 0x30
 8007142:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007146:	930b      	str	r3, [sp, #44]	; 0x2c
 8007148:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800714a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800714e:	930a      	str	r3, [sp, #40]	; 0x28
 8007150:	ab98      	add	r3, sp, #608	; 0x260
 8007152:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8007156:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800715a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800715e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8007162:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007166:	9308      	str	r3, [sp, #32]
 8007168:	9a08      	ldr	r2, [sp, #32]
 800716a:	ab98      	add	r3, sp, #608	; 0x260
 800716c:	4413      	add	r3, r2
 800716e:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 8007172:	2600      	movs	r6, #0
 8007174:	1bbb      	subs	r3, r7, r6
 8007176:	2b00      	cmp	r3, #0
 8007178:	dc77      	bgt.n	800726a <__kernel_rem_pio2+0x1fa>
 800717a:	ec49 8b10 	vmov	d0, r8, r9
 800717e:	4650      	mov	r0, sl
 8007180:	f000 fc0e 	bl	80079a0 <scalbn>
 8007184:	ec55 4b10 	vmov	r4, r5, d0
 8007188:	2200      	movs	r2, #0
 800718a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800718e:	ee10 0a10 	vmov	r0, s0
 8007192:	4629      	mov	r1, r5
 8007194:	f7f9 fa2c 	bl	80005f0 <__aeabi_dmul>
 8007198:	ec41 0b10 	vmov	d0, r0, r1
 800719c:	f000 fb7c 	bl	8007898 <floor>
 80071a0:	2200      	movs	r2, #0
 80071a2:	ec51 0b10 	vmov	r0, r1, d0
 80071a6:	4b7b      	ldr	r3, [pc, #492]	; (8007394 <__kernel_rem_pio2+0x324>)
 80071a8:	f7f9 fa22 	bl	80005f0 <__aeabi_dmul>
 80071ac:	4602      	mov	r2, r0
 80071ae:	460b      	mov	r3, r1
 80071b0:	4620      	mov	r0, r4
 80071b2:	4629      	mov	r1, r5
 80071b4:	f7f9 f868 	bl	8000288 <__aeabi_dsub>
 80071b8:	460d      	mov	r5, r1
 80071ba:	4604      	mov	r4, r0
 80071bc:	f7f9 fcc8 	bl	8000b50 <__aeabi_d2iz>
 80071c0:	9003      	str	r0, [sp, #12]
 80071c2:	f7f9 f9af 	bl	8000524 <__aeabi_i2d>
 80071c6:	4602      	mov	r2, r0
 80071c8:	460b      	mov	r3, r1
 80071ca:	4620      	mov	r0, r4
 80071cc:	4629      	mov	r1, r5
 80071ce:	f7f9 f85b 	bl	8000288 <__aeabi_dsub>
 80071d2:	f1ba 0f00 	cmp.w	sl, #0
 80071d6:	4680      	mov	r8, r0
 80071d8:	4689      	mov	r9, r1
 80071da:	dd6b      	ble.n	80072b4 <__kernel_rem_pio2+0x244>
 80071dc:	1e7a      	subs	r2, r7, #1
 80071de:	ab0c      	add	r3, sp, #48	; 0x30
 80071e0:	f1ca 0118 	rsb	r1, sl, #24
 80071e4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80071e8:	9c03      	ldr	r4, [sp, #12]
 80071ea:	fa40 f301 	asr.w	r3, r0, r1
 80071ee:	441c      	add	r4, r3
 80071f0:	408b      	lsls	r3, r1
 80071f2:	1ac0      	subs	r0, r0, r3
 80071f4:	ab0c      	add	r3, sp, #48	; 0x30
 80071f6:	9403      	str	r4, [sp, #12]
 80071f8:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80071fc:	f1ca 0317 	rsb	r3, sl, #23
 8007200:	fa40 fb03 	asr.w	fp, r0, r3
 8007204:	f1bb 0f00 	cmp.w	fp, #0
 8007208:	dd62      	ble.n	80072d0 <__kernel_rem_pio2+0x260>
 800720a:	9b03      	ldr	r3, [sp, #12]
 800720c:	2200      	movs	r2, #0
 800720e:	3301      	adds	r3, #1
 8007210:	9303      	str	r3, [sp, #12]
 8007212:	4614      	mov	r4, r2
 8007214:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8007218:	4297      	cmp	r7, r2
 800721a:	f300 8089 	bgt.w	8007330 <__kernel_rem_pio2+0x2c0>
 800721e:	f1ba 0f00 	cmp.w	sl, #0
 8007222:	dd07      	ble.n	8007234 <__kernel_rem_pio2+0x1c4>
 8007224:	f1ba 0f01 	cmp.w	sl, #1
 8007228:	f000 8096 	beq.w	8007358 <__kernel_rem_pio2+0x2e8>
 800722c:	f1ba 0f02 	cmp.w	sl, #2
 8007230:	f000 809c 	beq.w	800736c <__kernel_rem_pio2+0x2fc>
 8007234:	f1bb 0f02 	cmp.w	fp, #2
 8007238:	d14a      	bne.n	80072d0 <__kernel_rem_pio2+0x260>
 800723a:	4642      	mov	r2, r8
 800723c:	464b      	mov	r3, r9
 800723e:	2000      	movs	r0, #0
 8007240:	4955      	ldr	r1, [pc, #340]	; (8007398 <__kernel_rem_pio2+0x328>)
 8007242:	f7f9 f821 	bl	8000288 <__aeabi_dsub>
 8007246:	4680      	mov	r8, r0
 8007248:	4689      	mov	r9, r1
 800724a:	2c00      	cmp	r4, #0
 800724c:	d040      	beq.n	80072d0 <__kernel_rem_pio2+0x260>
 800724e:	4650      	mov	r0, sl
 8007250:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8007388 <__kernel_rem_pio2+0x318>
 8007254:	f000 fba4 	bl	80079a0 <scalbn>
 8007258:	4640      	mov	r0, r8
 800725a:	4649      	mov	r1, r9
 800725c:	ec53 2b10 	vmov	r2, r3, d0
 8007260:	f7f9 f812 	bl	8000288 <__aeabi_dsub>
 8007264:	4680      	mov	r8, r0
 8007266:	4689      	mov	r9, r1
 8007268:	e032      	b.n	80072d0 <__kernel_rem_pio2+0x260>
 800726a:	2200      	movs	r2, #0
 800726c:	4b4b      	ldr	r3, [pc, #300]	; (800739c <__kernel_rem_pio2+0x32c>)
 800726e:	4640      	mov	r0, r8
 8007270:	4649      	mov	r1, r9
 8007272:	f7f9 f9bd 	bl	80005f0 <__aeabi_dmul>
 8007276:	f7f9 fc6b 	bl	8000b50 <__aeabi_d2iz>
 800727a:	f7f9 f953 	bl	8000524 <__aeabi_i2d>
 800727e:	2200      	movs	r2, #0
 8007280:	4b47      	ldr	r3, [pc, #284]	; (80073a0 <__kernel_rem_pio2+0x330>)
 8007282:	4604      	mov	r4, r0
 8007284:	460d      	mov	r5, r1
 8007286:	f7f9 f9b3 	bl	80005f0 <__aeabi_dmul>
 800728a:	4602      	mov	r2, r0
 800728c:	460b      	mov	r3, r1
 800728e:	4640      	mov	r0, r8
 8007290:	4649      	mov	r1, r9
 8007292:	f7f8 fff9 	bl	8000288 <__aeabi_dsub>
 8007296:	f7f9 fc5b 	bl	8000b50 <__aeabi_d2iz>
 800729a:	ab0c      	add	r3, sp, #48	; 0x30
 800729c:	4629      	mov	r1, r5
 800729e:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 80072a2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80072a6:	4620      	mov	r0, r4
 80072a8:	f7f8 fff0 	bl	800028c <__adddf3>
 80072ac:	3601      	adds	r6, #1
 80072ae:	4680      	mov	r8, r0
 80072b0:	4689      	mov	r9, r1
 80072b2:	e75f      	b.n	8007174 <__kernel_rem_pio2+0x104>
 80072b4:	d106      	bne.n	80072c4 <__kernel_rem_pio2+0x254>
 80072b6:	1e7b      	subs	r3, r7, #1
 80072b8:	aa0c      	add	r2, sp, #48	; 0x30
 80072ba:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80072be:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80072c2:	e79f      	b.n	8007204 <__kernel_rem_pio2+0x194>
 80072c4:	2200      	movs	r2, #0
 80072c6:	4b37      	ldr	r3, [pc, #220]	; (80073a4 <__kernel_rem_pio2+0x334>)
 80072c8:	f7f9 fc18 	bl	8000afc <__aeabi_dcmpge>
 80072cc:	bb68      	cbnz	r0, 800732a <__kernel_rem_pio2+0x2ba>
 80072ce:	4683      	mov	fp, r0
 80072d0:	2200      	movs	r2, #0
 80072d2:	2300      	movs	r3, #0
 80072d4:	4640      	mov	r0, r8
 80072d6:	4649      	mov	r1, r9
 80072d8:	f7f9 fbf2 	bl	8000ac0 <__aeabi_dcmpeq>
 80072dc:	2800      	cmp	r0, #0
 80072de:	f000 80c1 	beq.w	8007464 <__kernel_rem_pio2+0x3f4>
 80072e2:	1e7c      	subs	r4, r7, #1
 80072e4:	4623      	mov	r3, r4
 80072e6:	2200      	movs	r2, #0
 80072e8:	9900      	ldr	r1, [sp, #0]
 80072ea:	428b      	cmp	r3, r1
 80072ec:	da5c      	bge.n	80073a8 <__kernel_rem_pio2+0x338>
 80072ee:	2a00      	cmp	r2, #0
 80072f0:	f040 808b 	bne.w	800740a <__kernel_rem_pio2+0x39a>
 80072f4:	2401      	movs	r4, #1
 80072f6:	f06f 0203 	mvn.w	r2, #3
 80072fa:	fb02 f304 	mul.w	r3, r2, r4
 80072fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007300:	58cb      	ldr	r3, [r1, r3]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d056      	beq.n	80073b4 <__kernel_rem_pio2+0x344>
 8007306:	9b08      	ldr	r3, [sp, #32]
 8007308:	aa98      	add	r2, sp, #608	; 0x260
 800730a:	4413      	add	r3, r2
 800730c:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 8007310:	9b06      	ldr	r3, [sp, #24]
 8007312:	19dd      	adds	r5, r3, r7
 8007314:	ab20      	add	r3, sp, #128	; 0x80
 8007316:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800731a:	19e3      	adds	r3, r4, r7
 800731c:	1c7e      	adds	r6, r7, #1
 800731e:	9303      	str	r3, [sp, #12]
 8007320:	9b03      	ldr	r3, [sp, #12]
 8007322:	429e      	cmp	r6, r3
 8007324:	dd48      	ble.n	80073b8 <__kernel_rem_pio2+0x348>
 8007326:	461f      	mov	r7, r3
 8007328:	e712      	b.n	8007150 <__kernel_rem_pio2+0xe0>
 800732a:	f04f 0b02 	mov.w	fp, #2
 800732e:	e76c      	b.n	800720a <__kernel_rem_pio2+0x19a>
 8007330:	ab0c      	add	r3, sp, #48	; 0x30
 8007332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007336:	b94c      	cbnz	r4, 800734c <__kernel_rem_pio2+0x2dc>
 8007338:	b12b      	cbz	r3, 8007346 <__kernel_rem_pio2+0x2d6>
 800733a:	a80c      	add	r0, sp, #48	; 0x30
 800733c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8007340:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8007344:	2301      	movs	r3, #1
 8007346:	3201      	adds	r2, #1
 8007348:	461c      	mov	r4, r3
 800734a:	e765      	b.n	8007218 <__kernel_rem_pio2+0x1a8>
 800734c:	a80c      	add	r0, sp, #48	; 0x30
 800734e:	1acb      	subs	r3, r1, r3
 8007350:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8007354:	4623      	mov	r3, r4
 8007356:	e7f6      	b.n	8007346 <__kernel_rem_pio2+0x2d6>
 8007358:	1e7a      	subs	r2, r7, #1
 800735a:	ab0c      	add	r3, sp, #48	; 0x30
 800735c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007360:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007364:	a90c      	add	r1, sp, #48	; 0x30
 8007366:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800736a:	e763      	b.n	8007234 <__kernel_rem_pio2+0x1c4>
 800736c:	1e7a      	subs	r2, r7, #1
 800736e:	ab0c      	add	r3, sp, #48	; 0x30
 8007370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007374:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007378:	e7f4      	b.n	8007364 <__kernel_rem_pio2+0x2f4>
 800737a:	bf00      	nop
 800737c:	f3af 8000 	nop.w
	...
 800738c:	3ff00000 	.word	0x3ff00000
 8007390:	08008848 	.word	0x08008848
 8007394:	40200000 	.word	0x40200000
 8007398:	3ff00000 	.word	0x3ff00000
 800739c:	3e700000 	.word	0x3e700000
 80073a0:	41700000 	.word	0x41700000
 80073a4:	3fe00000 	.word	0x3fe00000
 80073a8:	a90c      	add	r1, sp, #48	; 0x30
 80073aa:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80073ae:	3b01      	subs	r3, #1
 80073b0:	430a      	orrs	r2, r1
 80073b2:	e799      	b.n	80072e8 <__kernel_rem_pio2+0x278>
 80073b4:	3401      	adds	r4, #1
 80073b6:	e7a0      	b.n	80072fa <__kernel_rem_pio2+0x28a>
 80073b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073ba:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80073be:	f7f9 f8b1 	bl	8000524 <__aeabi_i2d>
 80073c2:	e8e5 0102 	strd	r0, r1, [r5], #8
 80073c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073c8:	9508      	str	r5, [sp, #32]
 80073ca:	461c      	mov	r4, r3
 80073cc:	2700      	movs	r7, #0
 80073ce:	f04f 0800 	mov.w	r8, #0
 80073d2:	f04f 0900 	mov.w	r9, #0
 80073d6:	9b04      	ldr	r3, [sp, #16]
 80073d8:	429f      	cmp	r7, r3
 80073da:	dd03      	ble.n	80073e4 <__kernel_rem_pio2+0x374>
 80073dc:	e8eb 8902 	strd	r8, r9, [fp], #8
 80073e0:	3601      	adds	r6, #1
 80073e2:	e79d      	b.n	8007320 <__kernel_rem_pio2+0x2b0>
 80073e4:	9908      	ldr	r1, [sp, #32]
 80073e6:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80073ea:	9108      	str	r1, [sp, #32]
 80073ec:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80073f0:	f7f9 f8fe 	bl	80005f0 <__aeabi_dmul>
 80073f4:	4602      	mov	r2, r0
 80073f6:	460b      	mov	r3, r1
 80073f8:	4640      	mov	r0, r8
 80073fa:	4649      	mov	r1, r9
 80073fc:	f7f8 ff46 	bl	800028c <__adddf3>
 8007400:	3701      	adds	r7, #1
 8007402:	4680      	mov	r8, r0
 8007404:	4689      	mov	r9, r1
 8007406:	e7e6      	b.n	80073d6 <__kernel_rem_pio2+0x366>
 8007408:	3c01      	subs	r4, #1
 800740a:	ab0c      	add	r3, sp, #48	; 0x30
 800740c:	f1aa 0a18 	sub.w	sl, sl, #24
 8007410:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d0f7      	beq.n	8007408 <__kernel_rem_pio2+0x398>
 8007418:	4650      	mov	r0, sl
 800741a:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 80076f0 <__kernel_rem_pio2+0x680>
 800741e:	f000 fabf 	bl	80079a0 <scalbn>
 8007422:	00e5      	lsls	r5, r4, #3
 8007424:	ab98      	add	r3, sp, #608	; 0x260
 8007426:	eb03 0905 	add.w	r9, r3, r5
 800742a:	ec57 6b10 	vmov	r6, r7, d0
 800742e:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 8007432:	46a0      	mov	r8, r4
 8007434:	f1b8 0f00 	cmp.w	r8, #0
 8007438:	da4d      	bge.n	80074d6 <__kernel_rem_pio2+0x466>
 800743a:	ed9f 8baf 	vldr	d8, [pc, #700]	; 80076f8 <__kernel_rem_pio2+0x688>
 800743e:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 8007442:	2300      	movs	r3, #0
 8007444:	9304      	str	r3, [sp, #16]
 8007446:	4657      	mov	r7, sl
 8007448:	9b04      	ldr	r3, [sp, #16]
 800744a:	ebb4 0903 	subs.w	r9, r4, r3
 800744e:	d476      	bmi.n	800753e <__kernel_rem_pio2+0x4ce>
 8007450:	4bab      	ldr	r3, [pc, #684]	; (8007700 <__kernel_rem_pio2+0x690>)
 8007452:	461e      	mov	r6, r3
 8007454:	ab70      	add	r3, sp, #448	; 0x1c0
 8007456:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800745a:	ed8d 8b06 	vstr	d8, [sp, #24]
 800745e:	f04f 0800 	mov.w	r8, #0
 8007462:	e05e      	b.n	8007522 <__kernel_rem_pio2+0x4b2>
 8007464:	f1ca 0000 	rsb	r0, sl, #0
 8007468:	ec49 8b10 	vmov	d0, r8, r9
 800746c:	f000 fa98 	bl	80079a0 <scalbn>
 8007470:	ec55 4b10 	vmov	r4, r5, d0
 8007474:	2200      	movs	r2, #0
 8007476:	4ba3      	ldr	r3, [pc, #652]	; (8007704 <__kernel_rem_pio2+0x694>)
 8007478:	ee10 0a10 	vmov	r0, s0
 800747c:	4629      	mov	r1, r5
 800747e:	f7f9 fb3d 	bl	8000afc <__aeabi_dcmpge>
 8007482:	b1f8      	cbz	r0, 80074c4 <__kernel_rem_pio2+0x454>
 8007484:	2200      	movs	r2, #0
 8007486:	4ba0      	ldr	r3, [pc, #640]	; (8007708 <__kernel_rem_pio2+0x698>)
 8007488:	4620      	mov	r0, r4
 800748a:	4629      	mov	r1, r5
 800748c:	f7f9 f8b0 	bl	80005f0 <__aeabi_dmul>
 8007490:	f7f9 fb5e 	bl	8000b50 <__aeabi_d2iz>
 8007494:	4606      	mov	r6, r0
 8007496:	f7f9 f845 	bl	8000524 <__aeabi_i2d>
 800749a:	2200      	movs	r2, #0
 800749c:	4b99      	ldr	r3, [pc, #612]	; (8007704 <__kernel_rem_pio2+0x694>)
 800749e:	f7f9 f8a7 	bl	80005f0 <__aeabi_dmul>
 80074a2:	460b      	mov	r3, r1
 80074a4:	4602      	mov	r2, r0
 80074a6:	4629      	mov	r1, r5
 80074a8:	4620      	mov	r0, r4
 80074aa:	f7f8 feed 	bl	8000288 <__aeabi_dsub>
 80074ae:	f7f9 fb4f 	bl	8000b50 <__aeabi_d2iz>
 80074b2:	1c7c      	adds	r4, r7, #1
 80074b4:	ab0c      	add	r3, sp, #48	; 0x30
 80074b6:	f10a 0a18 	add.w	sl, sl, #24
 80074ba:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80074be:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 80074c2:	e7a9      	b.n	8007418 <__kernel_rem_pio2+0x3a8>
 80074c4:	4620      	mov	r0, r4
 80074c6:	4629      	mov	r1, r5
 80074c8:	f7f9 fb42 	bl	8000b50 <__aeabi_d2iz>
 80074cc:	ab0c      	add	r3, sp, #48	; 0x30
 80074ce:	463c      	mov	r4, r7
 80074d0:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80074d4:	e7a0      	b.n	8007418 <__kernel_rem_pio2+0x3a8>
 80074d6:	ab0c      	add	r3, sp, #48	; 0x30
 80074d8:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80074dc:	f7f9 f822 	bl	8000524 <__aeabi_i2d>
 80074e0:	4632      	mov	r2, r6
 80074e2:	463b      	mov	r3, r7
 80074e4:	f7f9 f884 	bl	80005f0 <__aeabi_dmul>
 80074e8:	2200      	movs	r2, #0
 80074ea:	e969 0102 	strd	r0, r1, [r9, #-8]!
 80074ee:	4b86      	ldr	r3, [pc, #536]	; (8007708 <__kernel_rem_pio2+0x698>)
 80074f0:	4630      	mov	r0, r6
 80074f2:	4639      	mov	r1, r7
 80074f4:	f7f9 f87c 	bl	80005f0 <__aeabi_dmul>
 80074f8:	f108 38ff 	add.w	r8, r8, #4294967295
 80074fc:	4606      	mov	r6, r0
 80074fe:	460f      	mov	r7, r1
 8007500:	e798      	b.n	8007434 <__kernel_rem_pio2+0x3c4>
 8007502:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8007506:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800750a:	f7f9 f871 	bl	80005f0 <__aeabi_dmul>
 800750e:	4602      	mov	r2, r0
 8007510:	460b      	mov	r3, r1
 8007512:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007516:	f7f8 feb9 	bl	800028c <__adddf3>
 800751a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800751e:	f108 0801 	add.w	r8, r8, #1
 8007522:	9b00      	ldr	r3, [sp, #0]
 8007524:	4598      	cmp	r8, r3
 8007526:	dc02      	bgt.n	800752e <__kernel_rem_pio2+0x4be>
 8007528:	9b04      	ldr	r3, [sp, #16]
 800752a:	4598      	cmp	r8, r3
 800752c:	dde9      	ble.n	8007502 <__kernel_rem_pio2+0x492>
 800752e:	9b04      	ldr	r3, [sp, #16]
 8007530:	ed9d 7b06 	vldr	d7, [sp, #24]
 8007534:	3301      	adds	r3, #1
 8007536:	ecaa 7b02 	vstmia	sl!, {d7}
 800753a:	9304      	str	r3, [sp, #16]
 800753c:	e784      	b.n	8007448 <__kernel_rem_pio2+0x3d8>
 800753e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007540:	2b03      	cmp	r3, #3
 8007542:	d85d      	bhi.n	8007600 <__kernel_rem_pio2+0x590>
 8007544:	e8df f003 	tbb	[pc, r3]
 8007548:	0226264b 	.word	0x0226264b
 800754c:	ab98      	add	r3, sp, #608	; 0x260
 800754e:	441d      	add	r5, r3
 8007550:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 8007554:	462e      	mov	r6, r5
 8007556:	46a2      	mov	sl, r4
 8007558:	f1ba 0f00 	cmp.w	sl, #0
 800755c:	dc6e      	bgt.n	800763c <__kernel_rem_pio2+0x5cc>
 800755e:	462e      	mov	r6, r5
 8007560:	46a2      	mov	sl, r4
 8007562:	f1ba 0f01 	cmp.w	sl, #1
 8007566:	f300 808a 	bgt.w	800767e <__kernel_rem_pio2+0x60e>
 800756a:	2000      	movs	r0, #0
 800756c:	2100      	movs	r1, #0
 800756e:	2c01      	cmp	r4, #1
 8007570:	f300 80a6 	bgt.w	80076c0 <__kernel_rem_pio2+0x650>
 8007574:	f1bb 0f00 	cmp.w	fp, #0
 8007578:	f040 80a8 	bne.w	80076cc <__kernel_rem_pio2+0x65c>
 800757c:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 8007580:	9c02      	ldr	r4, [sp, #8]
 8007582:	e9c4 2300 	strd	r2, r3, [r4]
 8007586:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 800758a:	e9c4 0104 	strd	r0, r1, [r4, #16]
 800758e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8007592:	e035      	b.n	8007600 <__kernel_rem_pio2+0x590>
 8007594:	3508      	adds	r5, #8
 8007596:	ab48      	add	r3, sp, #288	; 0x120
 8007598:	441d      	add	r5, r3
 800759a:	4626      	mov	r6, r4
 800759c:	2000      	movs	r0, #0
 800759e:	2100      	movs	r1, #0
 80075a0:	2e00      	cmp	r6, #0
 80075a2:	da3c      	bge.n	800761e <__kernel_rem_pio2+0x5ae>
 80075a4:	f1bb 0f00 	cmp.w	fp, #0
 80075a8:	d03f      	beq.n	800762a <__kernel_rem_pio2+0x5ba>
 80075aa:	4602      	mov	r2, r0
 80075ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80075b0:	9d02      	ldr	r5, [sp, #8]
 80075b2:	e9c5 2300 	strd	r2, r3, [r5]
 80075b6:	4602      	mov	r2, r0
 80075b8:	460b      	mov	r3, r1
 80075ba:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80075be:	f7f8 fe63 	bl	8000288 <__aeabi_dsub>
 80075c2:	ae4a      	add	r6, sp, #296	; 0x128
 80075c4:	2501      	movs	r5, #1
 80075c6:	42ac      	cmp	r4, r5
 80075c8:	da32      	bge.n	8007630 <__kernel_rem_pio2+0x5c0>
 80075ca:	f1bb 0f00 	cmp.w	fp, #0
 80075ce:	d002      	beq.n	80075d6 <__kernel_rem_pio2+0x566>
 80075d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80075d4:	4619      	mov	r1, r3
 80075d6:	9b02      	ldr	r3, [sp, #8]
 80075d8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80075dc:	e010      	b.n	8007600 <__kernel_rem_pio2+0x590>
 80075de:	ab98      	add	r3, sp, #608	; 0x260
 80075e0:	441d      	add	r5, r3
 80075e2:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 80075e6:	2000      	movs	r0, #0
 80075e8:	2100      	movs	r1, #0
 80075ea:	2c00      	cmp	r4, #0
 80075ec:	da11      	bge.n	8007612 <__kernel_rem_pio2+0x5a2>
 80075ee:	f1bb 0f00 	cmp.w	fp, #0
 80075f2:	d002      	beq.n	80075fa <__kernel_rem_pio2+0x58a>
 80075f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80075f8:	4619      	mov	r1, r3
 80075fa:	9b02      	ldr	r3, [sp, #8]
 80075fc:	e9c3 0100 	strd	r0, r1, [r3]
 8007600:	9b03      	ldr	r3, [sp, #12]
 8007602:	f003 0007 	and.w	r0, r3, #7
 8007606:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800760a:	ecbd 8b02 	vpop	{d8}
 800760e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007612:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8007616:	f7f8 fe39 	bl	800028c <__adddf3>
 800761a:	3c01      	subs	r4, #1
 800761c:	e7e5      	b.n	80075ea <__kernel_rem_pio2+0x57a>
 800761e:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8007622:	f7f8 fe33 	bl	800028c <__adddf3>
 8007626:	3e01      	subs	r6, #1
 8007628:	e7ba      	b.n	80075a0 <__kernel_rem_pio2+0x530>
 800762a:	4602      	mov	r2, r0
 800762c:	460b      	mov	r3, r1
 800762e:	e7bf      	b.n	80075b0 <__kernel_rem_pio2+0x540>
 8007630:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8007634:	f7f8 fe2a 	bl	800028c <__adddf3>
 8007638:	3501      	adds	r5, #1
 800763a:	e7c4      	b.n	80075c6 <__kernel_rem_pio2+0x556>
 800763c:	ed16 7b02 	vldr	d7, [r6, #-8]
 8007640:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 8007644:	ec53 2b17 	vmov	r2, r3, d7
 8007648:	4640      	mov	r0, r8
 800764a:	4649      	mov	r1, r9
 800764c:	ed8d 7b00 	vstr	d7, [sp]
 8007650:	f7f8 fe1c 	bl	800028c <__adddf3>
 8007654:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007658:	4602      	mov	r2, r0
 800765a:	460b      	mov	r3, r1
 800765c:	4640      	mov	r0, r8
 800765e:	4649      	mov	r1, r9
 8007660:	f7f8 fe12 	bl	8000288 <__aeabi_dsub>
 8007664:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007668:	f7f8 fe10 	bl	800028c <__adddf3>
 800766c:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007670:	e966 0102 	strd	r0, r1, [r6, #-8]!
 8007674:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007678:	ed06 7b02 	vstr	d7, [r6, #-8]
 800767c:	e76c      	b.n	8007558 <__kernel_rem_pio2+0x4e8>
 800767e:	ed16 7b02 	vldr	d7, [r6, #-8]
 8007682:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 8007686:	ec53 2b17 	vmov	r2, r3, d7
 800768a:	4640      	mov	r0, r8
 800768c:	4649      	mov	r1, r9
 800768e:	ed8d 7b00 	vstr	d7, [sp]
 8007692:	f7f8 fdfb 	bl	800028c <__adddf3>
 8007696:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800769a:	4602      	mov	r2, r0
 800769c:	460b      	mov	r3, r1
 800769e:	4640      	mov	r0, r8
 80076a0:	4649      	mov	r1, r9
 80076a2:	f7f8 fdf1 	bl	8000288 <__aeabi_dsub>
 80076a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076aa:	f7f8 fdef 	bl	800028c <__adddf3>
 80076ae:	ed9d 7b04 	vldr	d7, [sp, #16]
 80076b2:	e966 0102 	strd	r0, r1, [r6, #-8]!
 80076b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80076ba:	ed06 7b02 	vstr	d7, [r6, #-8]
 80076be:	e750      	b.n	8007562 <__kernel_rem_pio2+0x4f2>
 80076c0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80076c4:	f7f8 fde2 	bl	800028c <__adddf3>
 80076c8:	3c01      	subs	r4, #1
 80076ca:	e750      	b.n	800756e <__kernel_rem_pio2+0x4fe>
 80076cc:	9a02      	ldr	r2, [sp, #8]
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	6013      	str	r3, [r2, #0]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6110      	str	r0, [r2, #16]
 80076d6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80076da:	6053      	str	r3, [r2, #4]
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	6093      	str	r3, [r2, #8]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80076e6:	60d3      	str	r3, [r2, #12]
 80076e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80076ec:	6153      	str	r3, [r2, #20]
 80076ee:	e787      	b.n	8007600 <__kernel_rem_pio2+0x590>
 80076f0:	00000000 	.word	0x00000000
 80076f4:	3ff00000 	.word	0x3ff00000
	...
 8007700:	08008808 	.word	0x08008808
 8007704:	41700000 	.word	0x41700000
 8007708:	3e700000 	.word	0x3e700000
 800770c:	00000000 	.word	0x00000000

08007710 <__kernel_sin>:
 8007710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007714:	ec55 4b10 	vmov	r4, r5, d0
 8007718:	b085      	sub	sp, #20
 800771a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800771e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8007722:	ed8d 1b00 	vstr	d1, [sp]
 8007726:	9002      	str	r0, [sp, #8]
 8007728:	da06      	bge.n	8007738 <__kernel_sin+0x28>
 800772a:	ee10 0a10 	vmov	r0, s0
 800772e:	4629      	mov	r1, r5
 8007730:	f7f9 fa0e 	bl	8000b50 <__aeabi_d2iz>
 8007734:	2800      	cmp	r0, #0
 8007736:	d051      	beq.n	80077dc <__kernel_sin+0xcc>
 8007738:	4622      	mov	r2, r4
 800773a:	462b      	mov	r3, r5
 800773c:	4620      	mov	r0, r4
 800773e:	4629      	mov	r1, r5
 8007740:	f7f8 ff56 	bl	80005f0 <__aeabi_dmul>
 8007744:	4682      	mov	sl, r0
 8007746:	468b      	mov	fp, r1
 8007748:	4602      	mov	r2, r0
 800774a:	460b      	mov	r3, r1
 800774c:	4620      	mov	r0, r4
 800774e:	4629      	mov	r1, r5
 8007750:	f7f8 ff4e 	bl	80005f0 <__aeabi_dmul>
 8007754:	a341      	add	r3, pc, #260	; (adr r3, 800785c <__kernel_sin+0x14c>)
 8007756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800775a:	4680      	mov	r8, r0
 800775c:	4689      	mov	r9, r1
 800775e:	4650      	mov	r0, sl
 8007760:	4659      	mov	r1, fp
 8007762:	f7f8 ff45 	bl	80005f0 <__aeabi_dmul>
 8007766:	a33f      	add	r3, pc, #252	; (adr r3, 8007864 <__kernel_sin+0x154>)
 8007768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800776c:	f7f8 fd8c 	bl	8000288 <__aeabi_dsub>
 8007770:	4652      	mov	r2, sl
 8007772:	465b      	mov	r3, fp
 8007774:	f7f8 ff3c 	bl	80005f0 <__aeabi_dmul>
 8007778:	a33c      	add	r3, pc, #240	; (adr r3, 800786c <__kernel_sin+0x15c>)
 800777a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800777e:	f7f8 fd85 	bl	800028c <__adddf3>
 8007782:	4652      	mov	r2, sl
 8007784:	465b      	mov	r3, fp
 8007786:	f7f8 ff33 	bl	80005f0 <__aeabi_dmul>
 800778a:	a33a      	add	r3, pc, #232	; (adr r3, 8007874 <__kernel_sin+0x164>)
 800778c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007790:	f7f8 fd7a 	bl	8000288 <__aeabi_dsub>
 8007794:	4652      	mov	r2, sl
 8007796:	465b      	mov	r3, fp
 8007798:	f7f8 ff2a 	bl	80005f0 <__aeabi_dmul>
 800779c:	a337      	add	r3, pc, #220	; (adr r3, 800787c <__kernel_sin+0x16c>)
 800779e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a2:	f7f8 fd73 	bl	800028c <__adddf3>
 80077a6:	9b02      	ldr	r3, [sp, #8]
 80077a8:	4606      	mov	r6, r0
 80077aa:	460f      	mov	r7, r1
 80077ac:	b9db      	cbnz	r3, 80077e6 <__kernel_sin+0xd6>
 80077ae:	4602      	mov	r2, r0
 80077b0:	460b      	mov	r3, r1
 80077b2:	4650      	mov	r0, sl
 80077b4:	4659      	mov	r1, fp
 80077b6:	f7f8 ff1b 	bl	80005f0 <__aeabi_dmul>
 80077ba:	a325      	add	r3, pc, #148	; (adr r3, 8007850 <__kernel_sin+0x140>)
 80077bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c0:	f7f8 fd62 	bl	8000288 <__aeabi_dsub>
 80077c4:	4642      	mov	r2, r8
 80077c6:	464b      	mov	r3, r9
 80077c8:	f7f8 ff12 	bl	80005f0 <__aeabi_dmul>
 80077cc:	4602      	mov	r2, r0
 80077ce:	460b      	mov	r3, r1
 80077d0:	4620      	mov	r0, r4
 80077d2:	4629      	mov	r1, r5
 80077d4:	f7f8 fd5a 	bl	800028c <__adddf3>
 80077d8:	4604      	mov	r4, r0
 80077da:	460d      	mov	r5, r1
 80077dc:	ec45 4b10 	vmov	d0, r4, r5
 80077e0:	b005      	add	sp, #20
 80077e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077e6:	2200      	movs	r2, #0
 80077e8:	4b1b      	ldr	r3, [pc, #108]	; (8007858 <__kernel_sin+0x148>)
 80077ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80077ee:	f7f8 feff 	bl	80005f0 <__aeabi_dmul>
 80077f2:	4632      	mov	r2, r6
 80077f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077f8:	463b      	mov	r3, r7
 80077fa:	4640      	mov	r0, r8
 80077fc:	4649      	mov	r1, r9
 80077fe:	f7f8 fef7 	bl	80005f0 <__aeabi_dmul>
 8007802:	4602      	mov	r2, r0
 8007804:	460b      	mov	r3, r1
 8007806:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800780a:	f7f8 fd3d 	bl	8000288 <__aeabi_dsub>
 800780e:	4652      	mov	r2, sl
 8007810:	465b      	mov	r3, fp
 8007812:	f7f8 feed 	bl	80005f0 <__aeabi_dmul>
 8007816:	e9dd 2300 	ldrd	r2, r3, [sp]
 800781a:	f7f8 fd35 	bl	8000288 <__aeabi_dsub>
 800781e:	a30c      	add	r3, pc, #48	; (adr r3, 8007850 <__kernel_sin+0x140>)
 8007820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007824:	4606      	mov	r6, r0
 8007826:	460f      	mov	r7, r1
 8007828:	4640      	mov	r0, r8
 800782a:	4649      	mov	r1, r9
 800782c:	f7f8 fee0 	bl	80005f0 <__aeabi_dmul>
 8007830:	4602      	mov	r2, r0
 8007832:	460b      	mov	r3, r1
 8007834:	4630      	mov	r0, r6
 8007836:	4639      	mov	r1, r7
 8007838:	f7f8 fd28 	bl	800028c <__adddf3>
 800783c:	4602      	mov	r2, r0
 800783e:	460b      	mov	r3, r1
 8007840:	4620      	mov	r0, r4
 8007842:	4629      	mov	r1, r5
 8007844:	f7f8 fd20 	bl	8000288 <__aeabi_dsub>
 8007848:	e7c6      	b.n	80077d8 <__kernel_sin+0xc8>
 800784a:	bf00      	nop
 800784c:	f3af 8000 	nop.w
 8007850:	55555549 	.word	0x55555549
 8007854:	3fc55555 	.word	0x3fc55555
 8007858:	3fe00000 	.word	0x3fe00000
 800785c:	5acfd57c 	.word	0x5acfd57c
 8007860:	3de5d93a 	.word	0x3de5d93a
 8007864:	8a2b9ceb 	.word	0x8a2b9ceb
 8007868:	3e5ae5e6 	.word	0x3e5ae5e6
 800786c:	57b1fe7d 	.word	0x57b1fe7d
 8007870:	3ec71de3 	.word	0x3ec71de3
 8007874:	19c161d5 	.word	0x19c161d5
 8007878:	3f2a01a0 	.word	0x3f2a01a0
 800787c:	1110f8a6 	.word	0x1110f8a6
 8007880:	3f811111 	.word	0x3f811111

08007884 <fabs>:
 8007884:	ec53 2b10 	vmov	r2, r3, d0
 8007888:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800788c:	ec43 2b10 	vmov	d0, r2, r3
 8007890:	4770      	bx	lr
 8007892:	0000      	movs	r0, r0
 8007894:	0000      	movs	r0, r0
	...

08007898 <floor>:
 8007898:	ec51 0b10 	vmov	r0, r1, d0
 800789c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078a0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80078a4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80078a8:	2e13      	cmp	r6, #19
 80078aa:	ee10 8a10 	vmov	r8, s0
 80078ae:	460c      	mov	r4, r1
 80078b0:	ee10 5a10 	vmov	r5, s0
 80078b4:	dc35      	bgt.n	8007922 <floor+0x8a>
 80078b6:	2e00      	cmp	r6, #0
 80078b8:	da17      	bge.n	80078ea <floor+0x52>
 80078ba:	a335      	add	r3, pc, #212	; (adr r3, 8007990 <floor+0xf8>)
 80078bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c0:	f7f8 fce4 	bl	800028c <__adddf3>
 80078c4:	2200      	movs	r2, #0
 80078c6:	2300      	movs	r3, #0
 80078c8:	f7f9 f922 	bl	8000b10 <__aeabi_dcmpgt>
 80078cc:	b150      	cbz	r0, 80078e4 <floor+0x4c>
 80078ce:	2c00      	cmp	r4, #0
 80078d0:	da5a      	bge.n	8007988 <floor+0xf0>
 80078d2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80078d6:	ea53 0308 	orrs.w	r3, r3, r8
 80078da:	4b2f      	ldr	r3, [pc, #188]	; (8007998 <floor+0x100>)
 80078dc:	f04f 0500 	mov.w	r5, #0
 80078e0:	bf18      	it	ne
 80078e2:	461c      	movne	r4, r3
 80078e4:	4621      	mov	r1, r4
 80078e6:	4628      	mov	r0, r5
 80078e8:	e025      	b.n	8007936 <floor+0x9e>
 80078ea:	4f2c      	ldr	r7, [pc, #176]	; (800799c <floor+0x104>)
 80078ec:	4137      	asrs	r7, r6
 80078ee:	ea01 0307 	and.w	r3, r1, r7
 80078f2:	4303      	orrs	r3, r0
 80078f4:	d01f      	beq.n	8007936 <floor+0x9e>
 80078f6:	a326      	add	r3, pc, #152	; (adr r3, 8007990 <floor+0xf8>)
 80078f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078fc:	f7f8 fcc6 	bl	800028c <__adddf3>
 8007900:	2200      	movs	r2, #0
 8007902:	2300      	movs	r3, #0
 8007904:	f7f9 f904 	bl	8000b10 <__aeabi_dcmpgt>
 8007908:	2800      	cmp	r0, #0
 800790a:	d0eb      	beq.n	80078e4 <floor+0x4c>
 800790c:	2c00      	cmp	r4, #0
 800790e:	bfbe      	ittt	lt
 8007910:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8007914:	fa43 f606 	asrlt.w	r6, r3, r6
 8007918:	19a4      	addlt	r4, r4, r6
 800791a:	ea24 0407 	bic.w	r4, r4, r7
 800791e:	2500      	movs	r5, #0
 8007920:	e7e0      	b.n	80078e4 <floor+0x4c>
 8007922:	2e33      	cmp	r6, #51	; 0x33
 8007924:	dd0b      	ble.n	800793e <floor+0xa6>
 8007926:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800792a:	d104      	bne.n	8007936 <floor+0x9e>
 800792c:	ee10 2a10 	vmov	r2, s0
 8007930:	460b      	mov	r3, r1
 8007932:	f7f8 fcab 	bl	800028c <__adddf3>
 8007936:	ec41 0b10 	vmov	d0, r0, r1
 800793a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800793e:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8007942:	f04f 33ff 	mov.w	r3, #4294967295
 8007946:	fa23 f707 	lsr.w	r7, r3, r7
 800794a:	4238      	tst	r0, r7
 800794c:	d0f3      	beq.n	8007936 <floor+0x9e>
 800794e:	a310      	add	r3, pc, #64	; (adr r3, 8007990 <floor+0xf8>)
 8007950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007954:	f7f8 fc9a 	bl	800028c <__adddf3>
 8007958:	2200      	movs	r2, #0
 800795a:	2300      	movs	r3, #0
 800795c:	f7f9 f8d8 	bl	8000b10 <__aeabi_dcmpgt>
 8007960:	2800      	cmp	r0, #0
 8007962:	d0bf      	beq.n	80078e4 <floor+0x4c>
 8007964:	2c00      	cmp	r4, #0
 8007966:	da02      	bge.n	800796e <floor+0xd6>
 8007968:	2e14      	cmp	r6, #20
 800796a:	d103      	bne.n	8007974 <floor+0xdc>
 800796c:	3401      	adds	r4, #1
 800796e:	ea25 0507 	bic.w	r5, r5, r7
 8007972:	e7b7      	b.n	80078e4 <floor+0x4c>
 8007974:	2301      	movs	r3, #1
 8007976:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800797a:	fa03 f606 	lsl.w	r6, r3, r6
 800797e:	4435      	add	r5, r6
 8007980:	45a8      	cmp	r8, r5
 8007982:	bf88      	it	hi
 8007984:	18e4      	addhi	r4, r4, r3
 8007986:	e7f2      	b.n	800796e <floor+0xd6>
 8007988:	2500      	movs	r5, #0
 800798a:	462c      	mov	r4, r5
 800798c:	e7aa      	b.n	80078e4 <floor+0x4c>
 800798e:	bf00      	nop
 8007990:	8800759c 	.word	0x8800759c
 8007994:	7e37e43c 	.word	0x7e37e43c
 8007998:	bff00000 	.word	0xbff00000
 800799c:	000fffff 	.word	0x000fffff

080079a0 <scalbn>:
 80079a0:	b570      	push	{r4, r5, r6, lr}
 80079a2:	ec55 4b10 	vmov	r4, r5, d0
 80079a6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80079aa:	4606      	mov	r6, r0
 80079ac:	462b      	mov	r3, r5
 80079ae:	b9b2      	cbnz	r2, 80079de <scalbn+0x3e>
 80079b0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80079b4:	4323      	orrs	r3, r4
 80079b6:	d03c      	beq.n	8007a32 <scalbn+0x92>
 80079b8:	2200      	movs	r2, #0
 80079ba:	4b33      	ldr	r3, [pc, #204]	; (8007a88 <scalbn+0xe8>)
 80079bc:	4629      	mov	r1, r5
 80079be:	ee10 0a10 	vmov	r0, s0
 80079c2:	f7f8 fe15 	bl	80005f0 <__aeabi_dmul>
 80079c6:	4a31      	ldr	r2, [pc, #196]	; (8007a8c <scalbn+0xec>)
 80079c8:	4296      	cmp	r6, r2
 80079ca:	4604      	mov	r4, r0
 80079cc:	460d      	mov	r5, r1
 80079ce:	460b      	mov	r3, r1
 80079d0:	da13      	bge.n	80079fa <scalbn+0x5a>
 80079d2:	a329      	add	r3, pc, #164	; (adr r3, 8007a78 <scalbn+0xd8>)
 80079d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079d8:	f7f8 fe0a 	bl	80005f0 <__aeabi_dmul>
 80079dc:	e00a      	b.n	80079f4 <scalbn+0x54>
 80079de:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80079e2:	428a      	cmp	r2, r1
 80079e4:	d10c      	bne.n	8007a00 <scalbn+0x60>
 80079e6:	ee10 2a10 	vmov	r2, s0
 80079ea:	462b      	mov	r3, r5
 80079ec:	4620      	mov	r0, r4
 80079ee:	4629      	mov	r1, r5
 80079f0:	f7f8 fc4c 	bl	800028c <__adddf3>
 80079f4:	4604      	mov	r4, r0
 80079f6:	460d      	mov	r5, r1
 80079f8:	e01b      	b.n	8007a32 <scalbn+0x92>
 80079fa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80079fe:	3a36      	subs	r2, #54	; 0x36
 8007a00:	4432      	add	r2, r6
 8007a02:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007a06:	428a      	cmp	r2, r1
 8007a08:	dd0b      	ble.n	8007a22 <scalbn+0x82>
 8007a0a:	ec45 4b11 	vmov	d1, r4, r5
 8007a0e:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8007a80 <scalbn+0xe0>
 8007a12:	f000 f83f 	bl	8007a94 <copysign>
 8007a16:	a31a      	add	r3, pc, #104	; (adr r3, 8007a80 <scalbn+0xe0>)
 8007a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1c:	ec51 0b10 	vmov	r0, r1, d0
 8007a20:	e7da      	b.n	80079d8 <scalbn+0x38>
 8007a22:	2a00      	cmp	r2, #0
 8007a24:	dd08      	ble.n	8007a38 <scalbn+0x98>
 8007a26:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007a2a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007a2e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007a32:	ec45 4b10 	vmov	d0, r4, r5
 8007a36:	bd70      	pop	{r4, r5, r6, pc}
 8007a38:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007a3c:	da0d      	bge.n	8007a5a <scalbn+0xba>
 8007a3e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007a42:	429e      	cmp	r6, r3
 8007a44:	ec45 4b11 	vmov	d1, r4, r5
 8007a48:	dce1      	bgt.n	8007a0e <scalbn+0x6e>
 8007a4a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8007a78 <scalbn+0xd8>
 8007a4e:	f000 f821 	bl	8007a94 <copysign>
 8007a52:	a309      	add	r3, pc, #36	; (adr r3, 8007a78 <scalbn+0xd8>)
 8007a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a58:	e7e0      	b.n	8007a1c <scalbn+0x7c>
 8007a5a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007a5e:	3236      	adds	r2, #54	; 0x36
 8007a60:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007a64:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007a68:	4620      	mov	r0, r4
 8007a6a:	4629      	mov	r1, r5
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	4b08      	ldr	r3, [pc, #32]	; (8007a90 <scalbn+0xf0>)
 8007a70:	e7b2      	b.n	80079d8 <scalbn+0x38>
 8007a72:	bf00      	nop
 8007a74:	f3af 8000 	nop.w
 8007a78:	c2f8f359 	.word	0xc2f8f359
 8007a7c:	01a56e1f 	.word	0x01a56e1f
 8007a80:	8800759c 	.word	0x8800759c
 8007a84:	7e37e43c 	.word	0x7e37e43c
 8007a88:	43500000 	.word	0x43500000
 8007a8c:	ffff3cb0 	.word	0xffff3cb0
 8007a90:	3c900000 	.word	0x3c900000

08007a94 <copysign>:
 8007a94:	ec53 2b10 	vmov	r2, r3, d0
 8007a98:	ee11 0a90 	vmov	r0, s3
 8007a9c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007aa0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8007aa4:	ea41 0300 	orr.w	r3, r1, r0
 8007aa8:	ec43 2b10 	vmov	d0, r2, r3
 8007aac:	4770      	bx	lr
	...

08007ab0 <_close>:
 8007ab0:	4b02      	ldr	r3, [pc, #8]	; (8007abc <_close+0xc>)
 8007ab2:	2258      	movs	r2, #88	; 0x58
 8007ab4:	601a      	str	r2, [r3, #0]
 8007ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8007aba:	4770      	bx	lr
 8007abc:	200007fc 	.word	0x200007fc

08007ac0 <_fstat>:
 8007ac0:	4b02      	ldr	r3, [pc, #8]	; (8007acc <_fstat+0xc>)
 8007ac2:	2258      	movs	r2, #88	; 0x58
 8007ac4:	601a      	str	r2, [r3, #0]
 8007ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8007aca:	4770      	bx	lr
 8007acc:	200007fc 	.word	0x200007fc

08007ad0 <_isatty>:
 8007ad0:	4b02      	ldr	r3, [pc, #8]	; (8007adc <_isatty+0xc>)
 8007ad2:	2258      	movs	r2, #88	; 0x58
 8007ad4:	601a      	str	r2, [r3, #0]
 8007ad6:	2000      	movs	r0, #0
 8007ad8:	4770      	bx	lr
 8007ada:	bf00      	nop
 8007adc:	200007fc 	.word	0x200007fc

08007ae0 <_lseek>:
 8007ae0:	4b02      	ldr	r3, [pc, #8]	; (8007aec <_lseek+0xc>)
 8007ae2:	2258      	movs	r2, #88	; 0x58
 8007ae4:	601a      	str	r2, [r3, #0]
 8007ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8007aea:	4770      	bx	lr
 8007aec:	200007fc 	.word	0x200007fc

08007af0 <_read>:
 8007af0:	4b02      	ldr	r3, [pc, #8]	; (8007afc <_read+0xc>)
 8007af2:	2258      	movs	r2, #88	; 0x58
 8007af4:	601a      	str	r2, [r3, #0]
 8007af6:	f04f 30ff 	mov.w	r0, #4294967295
 8007afa:	4770      	bx	lr
 8007afc:	200007fc 	.word	0x200007fc

08007b00 <_sbrk>:
 8007b00:	4b04      	ldr	r3, [pc, #16]	; (8007b14 <_sbrk+0x14>)
 8007b02:	6819      	ldr	r1, [r3, #0]
 8007b04:	4602      	mov	r2, r0
 8007b06:	b909      	cbnz	r1, 8007b0c <_sbrk+0xc>
 8007b08:	4903      	ldr	r1, [pc, #12]	; (8007b18 <_sbrk+0x18>)
 8007b0a:	6019      	str	r1, [r3, #0]
 8007b0c:	6818      	ldr	r0, [r3, #0]
 8007b0e:	4402      	add	r2, r0
 8007b10:	601a      	str	r2, [r3, #0]
 8007b12:	4770      	bx	lr
 8007b14:	200006fc 	.word	0x200006fc
 8007b18:	20000800 	.word	0x20000800

08007b1c <_init>:
 8007b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b1e:	bf00      	nop
 8007b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b22:	bc08      	pop	{r3}
 8007b24:	469e      	mov	lr, r3
 8007b26:	4770      	bx	lr

08007b28 <_fini>:
 8007b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b2a:	bf00      	nop
 8007b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b2e:	bc08      	pop	{r3}
 8007b30:	469e      	mov	lr, r3
 8007b32:	4770      	bx	lr
