### How to define an interface and connect it to DUT?
>1.Firstly generate a interface object
```
interface add_if();
  logic [3:0] a;
  logic [3:0] b;
  logic [4:0] c;
endinterface
```
>2. Use it in module and create object of DUT in module, too
```
/////DUT
module and4 (
  input [3:0] a,
  input [3:0] b,
  output [3:0] y
 
);
  
 assign y = a & b; 
endmodule

///////Testbench
module tb();
  add_if aif;
  
  and4 dut(.a(aif.a), .b(aif.b), .c(aif.c)). //initial by value name
  ///or and4 dut(aif.a, aif.b, aif.c) //initial by position
  
  initial begin
    aif.a = 4'b0100;
    aif.b = 4'b1100;
    #10;
    $display("a : %b , b : %b and y : %b",aif.a, aif.b, aif.y );
  end
  
endmodule
```

### What is the difference of blocking and non blocking ?
>1. Blocking: =, after finishing this operation we can do next operations.  
>2. Non-blocking : <=, though this operation has not been finished, the next operation can also be operated.    

### Why we prefer logic type than reg or wire tyoe?
>1.If we use reg type, we are not allowed to connext variable in interface to the output port in DUT.   
>2.If we use wire typo, we are not allowed to apply stimuli in initial or always block.(wire type only allows continuous assignment)

### How to add interface in a driver class?
>1.Use `virtual addif aif;` to generate a object of interface in driver class.  
>2.give value to `aif.data` through mailbox or something else.  
>3.generate object of driver class in module and make `driver.aif = aif`.  
```
module add
  (
    input [3:0] a,b,
    output reg [4:0] sum,
    input clk
  );
  
  
  always@(posedge clk)
    begin
      sum <= a + b;
    end
   
   
endmodule


/////////////////////////Testbench Code



interface add_if;
  logic [3:0] a;
  logic [3:0] b;
  logic [4:0] sum;
  logic clk;
endinterface
 
 
class driver;
  
  virtual add_if aif;            //1.
  
  task run();                    //2.
    forever begin
      @(posedge aif.clk);  
      aif.a <= 2;
      aif.b <= 3;
      $display("[DRV] : Interface Trigger");
    end
  endtask
  
  
endclass
 
 
 
module tb;
  
 add_if aif();
  driver drv;
  
  add dut (aif.a, aif.b, aif.sum, aif.clk );
 
 
  initial begin
    aif.clk <= 0;
  end
  
  always #10 aif.clk <= ~aif.clk;
 
   initial begin
     drv = new();
     drv.aif = aif;           //3.
     drv.run();
     
   end
  
  initial begin
    $dumpfile("dump.vcd"); 
    $dumpvars;  
    #100;
    $finish();
  end
  
endmodule
```

### What is modport?
>1.Modport is a constraint of interface for one class about the varialble's transfer direction.
```
interface add_if;
  logic [3:0] a;
  logic [3:0] b;
  logic [4:0] sum;
  logic clk;
  
  modport DRV (output a,b, input sum,clk);    //means class Driver can edit the value or a and b but cannot change sun and clk.
 
endinterface
```
>2.to use the modport, we add`virtual addif.DRV aif` in driver class.
```
class driver;
  
  virtual add_if.DRV aif;        //add the constraint to it
  
  task run();
    forever begin
      @(posedge aif.clk);  
      aif.a <= 2;
      aif.b <= 3;
      $display("[DRV] : Interface Trigger");
    end
  endtask
  
  
endclass
```
