// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_HH_
#define _dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0 : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<32> > data_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;
    sc_out< sc_lv<16> > ap_return_5;
    sc_out< sc_lv<16> > ap_return_6;
    sc_out< sc_lv<16> > ap_return_7;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0(sc_module_name name);
    SC_HAS_PROCESS(dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0);

    ~dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<16> > tmp_fu_1180_p1;
    sc_signal< sc_lv<16> > tmp_reg_1562;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > tmp_3_reg_1568;
    sc_signal< sc_lv<15> > tmp_s_reg_1573;
    sc_signal< sc_lv<16> > tmp_33_0_2_reg_1578;
    sc_signal< sc_lv<16> > tmp_33_0_3_reg_1583;
    sc_signal< sc_lv<16> > tmp_33_0_4_reg_1588;
    sc_signal< sc_lv<16> > tmp_33_0_6_reg_1593;
    sc_signal< sc_lv<16> > tmp_33_0_7_reg_1598;
    sc_signal< sc_lv<16> > tmp_33_1_reg_1603;
    sc_signal< sc_lv<16> > tmp_33_1_1_reg_1608;
    sc_signal< sc_lv<16> > tmp_33_1_2_reg_1613;
    sc_signal< sc_lv<16> > tmp_33_1_3_reg_1618;
    sc_signal< sc_lv<16> > tmp_33_1_4_reg_1623;
    sc_signal< sc_lv<14> > tmp_36_reg_1628;
    sc_signal< sc_lv<16> > tmp_33_1_6_reg_1633;
    sc_signal< sc_lv<15> > tmp_29_reg_1638;
    sc_signal< sc_lv<16> > r_V_10_1_4_fu_98_p1;
    sc_signal< sc_lv<26> > r_V_1_cast_fu_1289_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > r_V_10_1_1_fu_99_p1;
    sc_signal< sc_lv<16> > r_V_10_0_3_fu_101_p1;
    sc_signal< sc_lv<26> > r_V_cast3_fu_1184_p1;
    sc_signal< sc_lv<16> > r_V_10_0_7_fu_102_p1;
    sc_signal< sc_lv<16> > r_V_10_0_4_fu_103_p1;
    sc_signal< sc_lv<16> > r_V_10_0_1_fu_104_p1;
    sc_signal< sc_lv<16> > r_V_10_0_6_fu_105_p1;
    sc_signal< sc_lv<16> > r_V_10_1_3_fu_106_p1;
    sc_signal< sc_lv<16> > r_V_10_0_2_fu_107_p1;
    sc_signal< sc_lv<16> > r_V_10_1_fu_108_p1;
    sc_signal< sc_lv<16> > r_V_10_1_2_fu_109_p1;
    sc_signal< sc_lv<16> > r_V_s_fu_110_p1;
    sc_signal< sc_lv<16> > r_V_10_1_6_fu_111_p1;
    sc_signal< sc_lv<16> > r_V_10_1_7_fu_112_p1;
    sc_signal< sc_lv<16> > r_V_10_1_5_fu_113_p1;
    sc_signal< sc_lv<26> > r_V_s_fu_110_p2;
    sc_signal< sc_lv<25> > r_V_10_0_1_fu_104_p2;
    sc_signal< sc_lv<26> > r_V_10_0_2_fu_107_p2;
    sc_signal< sc_lv<26> > r_V_10_0_3_fu_101_p2;
    sc_signal< sc_lv<26> > r_V_10_0_4_fu_103_p2;
    sc_signal< sc_lv<26> > r_V_10_0_6_fu_105_p2;
    sc_signal< sc_lv<26> > r_V_10_0_7_fu_102_p2;
    sc_signal< sc_lv<16> > tmp_2_fu_1269_p4;
    sc_signal< sc_lv<26> > r_V_10_1_fu_108_p2;
    sc_signal< sc_lv<26> > r_V_10_1_1_fu_99_p2;
    sc_signal< sc_lv<26> > r_V_10_1_2_fu_109_p2;
    sc_signal< sc_lv<26> > r_V_10_1_3_fu_106_p2;
    sc_signal< sc_lv<26> > r_V_10_1_4_fu_98_p2;
    sc_signal< sc_lv<24> > r_V_10_1_5_fu_113_p2;
    sc_signal< sc_lv<26> > r_V_10_1_6_fu_111_p2;
    sc_signal< sc_lv<25> > r_V_10_1_7_fu_112_p2;
    sc_signal< sc_lv<25> > p_shl_fu_1382_p3;
    sc_signal< sc_lv<17> > p_shl1_fu_1393_p3;
    sc_signal< sc_lv<26> > p_shl_cast_fu_1389_p1;
    sc_signal< sc_lv<26> > p_shl1_cast_fu_1400_p1;
    sc_signal< sc_lv<26> > r_V_10_0_5_fu_1404_p2;
    sc_signal< sc_lv<16> > tmp2_fu_1426_p2;
    sc_signal< sc_lv<16> > tmp_28_fu_1379_p1;
    sc_signal< sc_lv<16> > tmp3_fu_1436_p2;
    sc_signal< sc_lv<16> > tmp4_fu_1447_p2;
    sc_signal< sc_lv<16> > tmp5_fu_1457_p2;
    sc_signal< sc_lv<16> > tmp6_fu_1467_p2;
    sc_signal< sc_lv<15> > tmp_32_cast_fu_1420_p1;
    sc_signal< sc_lv<15> > tmp7_fu_1477_p2;
    sc_signal< sc_lv<16> > tmp_33_0_5_fu_1410_p4;
    sc_signal< sc_lv<16> > tmp7_cast_fu_1483_p1;
    sc_signal< sc_lv<16> > tmp8_fu_1493_p2;
    sc_signal< sc_lv<16> > tmp_30_fu_1423_p1;
    sc_signal< sc_lv<16> > tmp9_fu_1503_p2;
    sc_signal< sc_lv<16> > res_0_V_write_assign_fu_1431_p2;
    sc_signal< sc_lv<16> > acc_1_V_fu_1441_p2;
    sc_signal< sc_lv<16> > acc_2_V_fu_1452_p2;
    sc_signal< sc_lv<16> > acc_3_V_fu_1462_p2;
    sc_signal< sc_lv<16> > acc_4_V_fu_1472_p2;
    sc_signal< sc_lv<16> > acc_5_V_fu_1487_p2;
    sc_signal< sc_lv<16> > acc_6_V_fu_1498_p2;
    sc_signal< sc_lv<16> > acc_7_V_fu_1509_p2;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<16> > ap_return_0_int_reg;
    sc_signal< sc_lv<16> > ap_return_1_int_reg;
    sc_signal< sc_lv<16> > ap_return_2_int_reg;
    sc_signal< sc_lv<16> > ap_return_3_int_reg;
    sc_signal< sc_lv<16> > ap_return_4_int_reg;
    sc_signal< sc_lv<16> > ap_return_5_int_reg;
    sc_signal< sc_lv<16> > ap_return_6_int_reg;
    sc_signal< sc_lv<16> > ap_return_7_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<26> ap_const_lv26_3FFFD6C;
    static const sc_lv<26> ap_const_lv26_3FFFE12;
    static const sc_lv<26> ap_const_lv26_15A;
    static const sc_lv<26> ap_const_lv26_245;
    static const sc_lv<26> ap_const_lv26_196;
    static const sc_lv<25> ap_const_lv25_1FFFF07;
    static const sc_lv<26> ap_const_lv26_365;
    static const sc_lv<26> ap_const_lv26_13F;
    static const sc_lv<26> ap_const_lv26_3FFFE06;
    static const sc_lv<26> ap_const_lv26_130;
    static const sc_lv<26> ap_const_lv26_3FFFED9;
    static const sc_lv<26> ap_const_lv26_3FFFEDF;
    static const sc_lv<26> ap_const_lv26_3FFFEA8;
    static const sc_lv<25> ap_const_lv25_1FFFF43;
    static const sc_lv<24> ap_const_lv24_7D;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<16> ap_const_lv16_9D;
    static const sc_lv<16> ap_const_lv16_6F;
    static const sc_lv<16> ap_const_lv16_F0;
    static const sc_lv<16> ap_const_lv16_145;
    static const sc_lv<16> ap_const_lv16_FF5A;
    static const sc_lv<15> ap_const_lv15_7FCF;
    static const sc_lv<16> ap_const_lv16_26;
    static const sc_lv<16> ap_const_lv16_FFA8;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_1_V_fu_1441_p2();
    void thread_acc_2_V_fu_1452_p2();
    void thread_acc_3_V_fu_1462_p2();
    void thread_acc_4_V_fu_1472_p2();
    void thread_acc_5_V_fu_1487_p2();
    void thread_acc_6_V_fu_1498_p2();
    void thread_acc_7_V_fu_1509_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_p_shl1_cast_fu_1400_p1();
    void thread_p_shl1_fu_1393_p3();
    void thread_p_shl_cast_fu_1389_p1();
    void thread_p_shl_fu_1382_p3();
    void thread_r_V_10_0_1_fu_104_p1();
    void thread_r_V_10_0_1_fu_104_p2();
    void thread_r_V_10_0_2_fu_107_p1();
    void thread_r_V_10_0_2_fu_107_p2();
    void thread_r_V_10_0_3_fu_101_p1();
    void thread_r_V_10_0_3_fu_101_p2();
    void thread_r_V_10_0_4_fu_103_p1();
    void thread_r_V_10_0_4_fu_103_p2();
    void thread_r_V_10_0_5_fu_1404_p2();
    void thread_r_V_10_0_6_fu_105_p1();
    void thread_r_V_10_0_6_fu_105_p2();
    void thread_r_V_10_0_7_fu_102_p1();
    void thread_r_V_10_0_7_fu_102_p2();
    void thread_r_V_10_1_1_fu_99_p1();
    void thread_r_V_10_1_1_fu_99_p2();
    void thread_r_V_10_1_2_fu_109_p1();
    void thread_r_V_10_1_2_fu_109_p2();
    void thread_r_V_10_1_3_fu_106_p1();
    void thread_r_V_10_1_3_fu_106_p2();
    void thread_r_V_10_1_4_fu_98_p1();
    void thread_r_V_10_1_4_fu_98_p2();
    void thread_r_V_10_1_5_fu_113_p1();
    void thread_r_V_10_1_5_fu_113_p2();
    void thread_r_V_10_1_6_fu_111_p1();
    void thread_r_V_10_1_6_fu_111_p2();
    void thread_r_V_10_1_7_fu_112_p1();
    void thread_r_V_10_1_7_fu_112_p2();
    void thread_r_V_10_1_fu_108_p1();
    void thread_r_V_10_1_fu_108_p2();
    void thread_r_V_1_cast_fu_1289_p1();
    void thread_r_V_cast3_fu_1184_p1();
    void thread_r_V_s_fu_110_p1();
    void thread_r_V_s_fu_110_p2();
    void thread_res_0_V_write_assign_fu_1431_p2();
    void thread_tmp2_fu_1426_p2();
    void thread_tmp3_fu_1436_p2();
    void thread_tmp4_fu_1447_p2();
    void thread_tmp5_fu_1457_p2();
    void thread_tmp6_fu_1467_p2();
    void thread_tmp7_cast_fu_1483_p1();
    void thread_tmp7_fu_1477_p2();
    void thread_tmp8_fu_1493_p2();
    void thread_tmp9_fu_1503_p2();
    void thread_tmp_28_fu_1379_p1();
    void thread_tmp_2_fu_1269_p4();
    void thread_tmp_30_fu_1423_p1();
    void thread_tmp_32_cast_fu_1420_p1();
    void thread_tmp_33_0_5_fu_1410_p4();
    void thread_tmp_fu_1180_p1();
};

}

using namespace ap_rtl;

#endif
