{"Source Block": ["oh/src/spi/hdl/spi_slave_io.v@178:192@HdlStmProcess", "\t\t      .in   (ss_sync));\n\n   assign spi_fetch = ss_pulse & (command_reg[7:6]==`SPI_FETCH);\n   \n   // pipeleining and holding pulse if there is wait\n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       access_out <= 1'b0;   \n     else if(~wait_in)\n       access_out <= spi_fetch;\n\nendmodule // spi_slave_io\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n// End:\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[185, "       access_out <= 1'b0;   \n"], [187, "       access_out <= spi_fetch;\n"]], "Add": [[185, "       access_reg <= 1'b0;   \n"], [187, "       access_reg <= spi_fetch;\n"], [187, "   assign access_out = access_reg;\n"], [187, "`endif\n"]]}}