{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646601337447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646601337454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 06 16:15:37 2022 " "Processing started: Sun Mar 06 16:15:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646601337454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646601337454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646601337454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646601337925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646601337925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3Adder " "Found entity 1: Lab3Adder" {  } { { "Lab3Adder.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Lab3Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646601347045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646601347045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2segmentdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2segmentdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2SegmentDisplay " "Found entity 1: Lab2SegmentDisplay" {  } { { "Lab2SegmentDisplay.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Lab2SegmentDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646601347048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646601347048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addersubtracter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addersubtracter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtracter " "Found entity 1: AdderSubtracter" {  } { { "AdderSubtracter.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/AdderSubtracter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646601347051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646601347051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646601347053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646601347053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bdc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BDC " "Found entity 1: BDC" {  } { { "BDC.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/BDC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646601347056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646601347056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add3 " "Found entity 1: Add3" {  } { { "Add3.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Add3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646601347058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646601347058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file signdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SignDisplay " "Found entity 1: SignDisplay" {  } { { "SignDisplay.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/SignDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646601347060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646601347060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646601347093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignDisplay SignDisplay:inst4 " "Elaborating entity \"SignDisplay\" for hierarchy \"SignDisplay:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Block1.bdf" { { 288 376 536 448 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646601347095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtracter AdderSubtracter:inst " "Elaborating entity \"AdderSubtracter\" for hierarchy \"AdderSubtracter:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Block1.bdf" { { 120 184 344 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646601347096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux AdderSubtracter:inst\|21mux:inst4 " "Elaborating entity \"21mux\" for hierarchy \"AdderSubtracter:inst\|21mux:inst4\"" {  } { { "AdderSubtracter.bdf" "inst4" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/AdderSubtracter.bdf" { { -488 440 560 -408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646601347118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AdderSubtracter:inst\|21mux:inst4 " "Elaborated megafunction instantiation \"AdderSubtracter:inst\|21mux:inst4\"" {  } { { "AdderSubtracter.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/AdderSubtracter.bdf" { { -488 440 560 -408 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646601347119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3Adder AdderSubtracter:inst\|Lab3Adder:inst81 " "Elaborating entity \"Lab3Adder\" for hierarchy \"AdderSubtracter:inst\|Lab3Adder:inst81\"" {  } { { "AdderSubtracter.bdf" "inst81" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/AdderSubtracter.bdf" { { -696 336 472 -504 "inst81" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646601347120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2SegmentDisplay Lab2SegmentDisplay:inst6 " "Elaborating entity \"Lab2SegmentDisplay\" for hierarchy \"Lab2SegmentDisplay:inst6\"" {  } { { "Block1.bdf" "inst6" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Block1.bdf" { { -48 864 960 112 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646601347137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BDC BDC:inst2 " "Elaborating entity \"BDC\" for hierarchy \"BDC:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Block1.bdf" { { 56 616 736 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646601347147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add3 BDC:inst2\|Add3:inst15 " "Elaborating entity \"Add3\" for hierarchy \"BDC:inst2\|Add3:inst15\"" {  } { { "BDC.bdf" "inst15" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/BDC.bdf" { { 400 848 944 528 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646601347155 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S0 VCC " "Pin \"S0\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Block1.bdf" { { 328 536 712 344 "S0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646601347617 "|Block1|S0"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1 VCC " "Pin \"S1\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Block1.bdf" { { 344 536 712 360 "S1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646601347617 "|Block1|S1"} { "Warning" "WMLS_MLS_STUCK_PIN" "S2 VCC " "Pin \"S2\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Block1.bdf" { { 360 536 712 376 "S2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646601347617 "|Block1|S2"} { "Warning" "WMLS_MLS_STUCK_PIN" "S3 VCC " "Pin \"S3\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Block1.bdf" { { 376 536 712 392 "S3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646601347617 "|Block1|S3"} { "Warning" "WMLS_MLS_STUCK_PIN" "S4 VCC " "Pin \"S4\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Block1.bdf" { { 392 536 712 408 "S4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646601347617 "|Block1|S4"} { "Warning" "WMLS_MLS_STUCK_PIN" "S5 VCC " "Pin \"S5\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Block1.bdf" { { 408 536 712 424 "S5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646601347617 "|Block1|S5"} { "Warning" "WMLS_MLS_STUCK_PIN" "D11 GND " "Pin \"D11\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Block1.bdf" { { -8 960 1136 8 "D11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646601347617 "|Block1|D11"} { "Warning" "WMLS_MLS_STUCK_PIN" "D12 GND " "Pin \"D12\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Block1.bdf" { { 8 960 1136 24 "D12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646601347617 "|Block1|D12"} { "Warning" "WMLS_MLS_STUCK_PIN" "D16 VCC " "Pin \"D16\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/richa/Downloads/ECE315/Lab4/Block1.bdf" { { 72 960 1136 88 "D16" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646601347617 "|Block1|D16"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646601347617 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646601347680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646601347991 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646601347991 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646601348031 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646601348032 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646601348032 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646601348031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646601348047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 06 16:15:48 2022 " "Processing ended: Sun Mar 06 16:15:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646601348047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646601348047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646601348047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646601348047 ""}
