stepsize 10
vector Clock Clk
vector Rst Reset
vector C Cfg
vector T Test
vector In In8 In7 In6 In5 In4 In3 In2 In1 In0
vector Out Out8 Out7 Out6 Out5 Out4 Out3 Out2 Out1 Out0

ana Clk Cfg Test Reset In8 In7 In6 In5 In4 In3 In2 In1 In0 Out8 Out7 Out6 Out5 Out4 Out3 Out2 Out1 Out0 test_vdd test_gnd

setvector Clock 1
s
setvector T 0
setvector C 0
setvector Rst 1
setvector In 000000000
setvector Clock 0
s
setvector Clock 1
s
setvector C 1
setvector Rst 0
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector In 
setvector Clock 0
s
setvector Clock 1
s
setvector Clock 0
s
setvector Clock 1
s
setvector Clock 0
s
setvector Clock 1
s
setvector Clock 0
s
setvector Clock 1
s
setvector Clock 0
s
setvector Clock 1
s
setvector Clock 0
s
setvector Clock 1
s
setvector Clock 0
s
setvector Clock 1
s
setvector Clock 0
s
setvector Clock 1
s
setvector Clock 0
s
setvector Clock 1
s
setvector Clock 0
s
setvector Clock 1
s
setvector Clock 0
s
setvector Clock 1
s
setvector Clock 0
s
setvector Clock 1
s
setvector Clock 0
s
setvector Clock 1
s
setvector Clock 0
s
setvector Clock 1
s
setvector Clock 0
s
setvector Clock 1
s
setvector Clock 0
s
