<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: UART3_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">UART3_t Struct Reference<div class="ingroups"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html">STM8AF_STM8S</a> &#124; <a class="el" href="group___s_t_m8_a_l.html">STM8AL</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>struct for controlling Universal Asynchronous Receiver Transmitter 3 (UART3)  
 <a href="struct_u_a_r_t3__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab4415426ce0e1096dd4f70b5314c464f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a737ef23f7b37424196b71e4beebec1c0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a737ef23f7b37424196b71e4beebec1c0">PE</a>: 1</td></tr>
<tr class="memdesc:a737ef23f7b37424196b71e4beebec1c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity error.  <a href="#a737ef23f7b37424196b71e4beebec1c0">More...</a><br /></td></tr>
<tr class="separator:a737ef23f7b37424196b71e4beebec1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a975ff11d0232c6819236029ecf81363d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a975ff11d0232c6819236029ecf81363d">FE</a>: 1</td></tr>
<tr class="memdesc:a975ff11d0232c6819236029ecf81363d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing error.  <a href="#a975ff11d0232c6819236029ecf81363d">More...</a><br /></td></tr>
<tr class="separator:a975ff11d0232c6819236029ecf81363d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c695a0d2603d9e9d0a21b6cf36653c8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a2c695a0d2603d9e9d0a21b6cf36653c8">NF</a>: 1</td></tr>
<tr class="memdesc:a2c695a0d2603d9e9d0a21b6cf36653c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Noise flag.  <a href="#a2c695a0d2603d9e9d0a21b6cf36653c8">More...</a><br /></td></tr>
<tr class="separator:a2c695a0d2603d9e9d0a21b6cf36653c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe250398538fb21e67e9957c59b152b2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#abe250398538fb21e67e9957c59b152b2">OR</a>: 1</td></tr>
<tr class="memdesc:abe250398538fb21e67e9957c59b152b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Header Error (LIN slave mode) / Overrun error.  <a href="#abe250398538fb21e67e9957c59b152b2">More...</a><br /></td></tr>
<tr class="separator:abe250398538fb21e67e9957c59b152b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36bb6af05084e3c87b219a00fc5985d0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a36bb6af05084e3c87b219a00fc5985d0">IDLE</a>: 1</td></tr>
<tr class="memdesc:a36bb6af05084e3c87b219a00fc5985d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDLE line detected.  <a href="#a36bb6af05084e3c87b219a00fc5985d0">More...</a><br /></td></tr>
<tr class="separator:a36bb6af05084e3c87b219a00fc5985d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a75aeee2d81c71fcaf1dd0f6955917cbf">RXNE</a>: 1</td></tr>
<tr class="memdesc:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data register not empty.  <a href="#a75aeee2d81c71fcaf1dd0f6955917cbf">More...</a><br /></td></tr>
<tr class="separator:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67eafd05e26b5b9d0f0845559cfc10dc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a67eafd05e26b5b9d0f0845559cfc10dc">TC</a>: 1</td></tr>
<tr class="memdesc:a67eafd05e26b5b9d0f0845559cfc10dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission complete.  <a href="#a67eafd05e26b5b9d0f0845559cfc10dc">More...</a><br /></td></tr>
<tr class="separator:a67eafd05e26b5b9d0f0845559cfc10dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f0d9baea4a2a10febd38458a812707"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a99f0d9baea4a2a10febd38458a812707">TXE</a>: 1</td></tr>
<tr class="memdesc:a99f0d9baea4a2a10febd38458a812707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data register empty.  <a href="#a99f0d9baea4a2a10febd38458a812707">More...</a><br /></td></tr>
<tr class="separator:a99f0d9baea4a2a10febd38458a812707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4415426ce0e1096dd4f70b5314c464f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#ab4415426ce0e1096dd4f70b5314c464f">SR</a></td></tr>
<tr class="memdesc:ab4415426ce0e1096dd4f70b5314c464f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Status register (UART3_SR)  <a href="#ab4415426ce0e1096dd4f70b5314c464f">More...</a><br /></td></tr>
<tr class="separator:ab4415426ce0e1096dd4f70b5314c464f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e4725ea8fa885fc1115d8353f3277f9"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 data.  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e4725ea8fa885fc1115d8353f3277f9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#a6e4725ea8fa885fc1115d8353f3277f9">DR</a></td></tr>
<tr class="memdesc:a6e4725ea8fa885fc1115d8353f3277f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 data register (UART3_DR)  <a href="#a6e4725ea8fa885fc1115d8353f3277f9">More...</a><br /></td></tr>
<tr class="separator:a6e4725ea8fa885fc1115d8353f3277f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca9b8690f7b62836ce857a4637272ff5"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8d2bf6c6a518b4b35e367cda7cb3ef49"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a8d2bf6c6a518b4b35e367cda7cb3ef49">DIV_4_11</a>: 8</td></tr>
<tr class="memdesc:a8d2bf6c6a518b4b35e367cda7cb3ef49"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_DIV bits [11:4].  <a href="#a8d2bf6c6a518b4b35e367cda7cb3ef49">More...</a><br /></td></tr>
<tr class="separator:a8d2bf6c6a518b4b35e367cda7cb3ef49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca9b8690f7b62836ce857a4637272ff5"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#aca9b8690f7b62836ce857a4637272ff5">BRR1</a></td></tr>
<tr class="memdesc:aca9b8690f7b62836ce857a4637272ff5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Baud rate register 1 (UART3_BRR1)  <a href="#aca9b8690f7b62836ce857a4637272ff5">More...</a><br /></td></tr>
<tr class="separator:aca9b8690f7b62836ce857a4637272ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf2266076bd785954c7288ffc99c0e09"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a89c87bf70ec3ea4eb5391c851c9e917f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a89c87bf70ec3ea4eb5391c851c9e917f">DIV_0_3</a>: 4</td></tr>
<tr class="memdesc:a89c87bf70ec3ea4eb5391c851c9e917f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_DIV bits [3:0].  <a href="#a89c87bf70ec3ea4eb5391c851c9e917f">More...</a><br /></td></tr>
<tr class="separator:a89c87bf70ec3ea4eb5391c851c9e917f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab373ab2ff95c6d8c303db418a2af9a29"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#ab373ab2ff95c6d8c303db418a2af9a29">DIV_12_15</a>: 4</td></tr>
<tr class="memdesc:ab373ab2ff95c6d8c303db418a2af9a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_DIV bits [15:12].  <a href="#ab373ab2ff95c6d8c303db418a2af9a29">More...</a><br /></td></tr>
<tr class="separator:ab373ab2ff95c6d8c303db418a2af9a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf2266076bd785954c7288ffc99c0e09"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#adf2266076bd785954c7288ffc99c0e09">BRR2</a></td></tr>
<tr class="memdesc:adf2266076bd785954c7288ffc99c0e09"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Baud rate register 2 (UART3_BRR2)  <a href="#adf2266076bd785954c7288ffc99c0e09">More...</a><br /></td></tr>
<tr class="separator:adf2266076bd785954c7288ffc99c0e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cc2a72c421f94cd0317a7d864d91e1e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a13e6a840c9634cb3de18f88072714f3f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a13e6a840c9634cb3de18f88072714f3f">PIEN</a>: 1</td></tr>
<tr class="memdesc:a13e6a840c9634cb3de18f88072714f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity interrupt enable.  <a href="#a13e6a840c9634cb3de18f88072714f3f">More...</a><br /></td></tr>
<tr class="separator:a13e6a840c9634cb3de18f88072714f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61be40cb57e76f25548d1e1ad0a93157"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a61be40cb57e76f25548d1e1ad0a93157">PS</a>: 1</td></tr>
<tr class="memdesc:a61be40cb57e76f25548d1e1ad0a93157"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity selection.  <a href="#a61be40cb57e76f25548d1e1ad0a93157">More...</a><br /></td></tr>
<tr class="separator:a61be40cb57e76f25548d1e1ad0a93157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8338591dd30ed0cfe9d3b0f9d3d036"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#adb8338591dd30ed0cfe9d3b0f9d3d036">PCEN</a>: 1</td></tr>
<tr class="memdesc:adb8338591dd30ed0cfe9d3b0f9d3d036"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity control enable.  <a href="#adb8338591dd30ed0cfe9d3b0f9d3d036">More...</a><br /></td></tr>
<tr class="separator:adb8338591dd30ed0cfe9d3b0f9d3d036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81239f230b14d539e5e0ee7f923cd5ab"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a81239f230b14d539e5e0ee7f923cd5ab">WAKE</a>: 1</td></tr>
<tr class="memdesc:a81239f230b14d539e5e0ee7f923cd5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup method.  <a href="#a81239f230b14d539e5e0ee7f923cd5ab">More...</a><br /></td></tr>
<tr class="separator:a81239f230b14d539e5e0ee7f923cd5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb0dfd4f9ca15bb4ff2c12586279b9d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a0eb0dfd4f9ca15bb4ff2c12586279b9d">M</a>: 1</td></tr>
<tr class="memdesc:a0eb0dfd4f9ca15bb4ff2c12586279b9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">word length  <a href="#a0eb0dfd4f9ca15bb4ff2c12586279b9d">More...</a><br /></td></tr>
<tr class="separator:a0eb0dfd4f9ca15bb4ff2c12586279b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7dde7f2fb6d12a6d53395ebd53a758b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#aa7dde7f2fb6d12a6d53395ebd53a758b">UARTD</a>: 1</td></tr>
<tr class="memdesc:aa7dde7f2fb6d12a6d53395ebd53a758b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Disable (for low power consumption)  <a href="#aa7dde7f2fb6d12a6d53395ebd53a758b">More...</a><br /></td></tr>
<tr class="separator:aa7dde7f2fb6d12a6d53395ebd53a758b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77fc538a45ca0228ea430bdd700bca8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#af77fc538a45ca0228ea430bdd700bca8">T8</a>: 1</td></tr>
<tr class="memdesc:af77fc538a45ca0228ea430bdd700bca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Data bit 8 (in 9-bit mode)  <a href="#af77fc538a45ca0228ea430bdd700bca8">More...</a><br /></td></tr>
<tr class="separator:af77fc538a45ca0228ea430bdd700bca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5807e7eb8f472b4f26f5f082e1be7ba1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a5807e7eb8f472b4f26f5f082e1be7ba1">R8</a>: 1</td></tr>
<tr class="memdesc:a5807e7eb8f472b4f26f5f082e1be7ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Data bit 8 (in 9-bit mode)  <a href="#a5807e7eb8f472b4f26f5f082e1be7ba1">More...</a><br /></td></tr>
<tr class="separator:a5807e7eb8f472b4f26f5f082e1be7ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cc2a72c421f94cd0317a7d864d91e1e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#a7cc2a72c421f94cd0317a7d864d91e1e">CR1</a></td></tr>
<tr class="memdesc:a7cc2a72c421f94cd0317a7d864d91e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 1 (UART3_CR1)  <a href="#a7cc2a72c421f94cd0317a7d864d91e1e">More...</a><br /></td></tr>
<tr class="separator:a7cc2a72c421f94cd0317a7d864d91e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1726162e809cc85afbb69851a39710ba"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af0ff19dfbe73662afba6d352b977aef1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#af0ff19dfbe73662afba6d352b977aef1">SBK</a>: 1</td></tr>
<tr class="memdesc:af0ff19dfbe73662afba6d352b977aef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send break.  <a href="#af0ff19dfbe73662afba6d352b977aef1">More...</a><br /></td></tr>
<tr class="separator:af0ff19dfbe73662afba6d352b977aef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a711a763e6dc042b9f0126d27b62d1e42"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a711a763e6dc042b9f0126d27b62d1e42">RWU</a>: 1</td></tr>
<tr class="memdesc:a711a763e6dc042b9f0126d27b62d1e42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver wakeup.  <a href="#a711a763e6dc042b9f0126d27b62d1e42">More...</a><br /></td></tr>
<tr class="separator:a711a763e6dc042b9f0126d27b62d1e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3111c91fb5c9dc4877da4b89b6fbfc6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#aa3111c91fb5c9dc4877da4b89b6fbfc6">REN</a>: 1</td></tr>
<tr class="memdesc:aa3111c91fb5c9dc4877da4b89b6fbfc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver enable.  <a href="#aa3111c91fb5c9dc4877da4b89b6fbfc6">More...</a><br /></td></tr>
<tr class="separator:aa3111c91fb5c9dc4877da4b89b6fbfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e22bbff24b969aa003e5efddfdfff7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a68e22bbff24b969aa003e5efddfdfff7">TEN</a>: 1</td></tr>
<tr class="memdesc:a68e22bbff24b969aa003e5efddfdfff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter enable.  <a href="#a68e22bbff24b969aa003e5efddfdfff7">More...</a><br /></td></tr>
<tr class="separator:a68e22bbff24b969aa003e5efddfdfff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4466dcb872bfd344655ff97cbd7d2122"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a4466dcb872bfd344655ff97cbd7d2122">ILIEN</a>: 1</td></tr>
<tr class="memdesc:a4466dcb872bfd344655ff97cbd7d2122"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDLE Line interrupt enable.  <a href="#a4466dcb872bfd344655ff97cbd7d2122">More...</a><br /></td></tr>
<tr class="separator:a4466dcb872bfd344655ff97cbd7d2122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ac5d1b2793c9c88b3d60d2625328c8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a14ac5d1b2793c9c88b3d60d2625328c8">RIEN</a>: 1</td></tr>
<tr class="memdesc:a14ac5d1b2793c9c88b3d60d2625328c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver interrupt enable.  <a href="#a14ac5d1b2793c9c88b3d60d2625328c8">More...</a><br /></td></tr>
<tr class="separator:a14ac5d1b2793c9c88b3d60d2625328c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6130f130db0831b80c6e73aceb715ee"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#ac6130f130db0831b80c6e73aceb715ee">TCIEN</a>: 1</td></tr>
<tr class="memdesc:ac6130f130db0831b80c6e73aceb715ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission complete interrupt enable.  <a href="#ac6130f130db0831b80c6e73aceb715ee">More...</a><br /></td></tr>
<tr class="separator:ac6130f130db0831b80c6e73aceb715ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a480c9bce4e1e57351dfd1d8edb72fe17"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a480c9bce4e1e57351dfd1d8edb72fe17">TIEN</a>: 1</td></tr>
<tr class="memdesc:a480c9bce4e1e57351dfd1d8edb72fe17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter interrupt enable.  <a href="#a480c9bce4e1e57351dfd1d8edb72fe17">More...</a><br /></td></tr>
<tr class="separator:a480c9bce4e1e57351dfd1d8edb72fe17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1726162e809cc85afbb69851a39710ba"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#a1726162e809cc85afbb69851a39710ba">CR2</a></td></tr>
<tr class="memdesc:a1726162e809cc85afbb69851a39710ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 2 (UART3_CR2)  <a href="#a1726162e809cc85afbb69851a39710ba">More...</a><br /></td></tr>
<tr class="separator:a1726162e809cc85afbb69851a39710ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb8bda2eb32bdd5ed366dedaf4510d24"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 4</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a">STOP</a>: 2</td></tr>
<tr class="memdesc:a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">STOP bits.  <a href="#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a">More...</a><br /></td></tr>
<tr class="separator:a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7da335bf1e0b135e3d360eb7c119030"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#ab7da335bf1e0b135e3d360eb7c119030">LINEN</a>: 1</td></tr>
<tr class="memdesc:ab7da335bf1e0b135e3d360eb7c119030"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode enable.  <a href="#ab7da335bf1e0b135e3d360eb7c119030">More...</a><br /></td></tr>
<tr class="separator:ab7da335bf1e0b135e3d360eb7c119030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb8bda2eb32bdd5ed366dedaf4510d24"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#acb8bda2eb32bdd5ed366dedaf4510d24">CR3</a></td></tr>
<tr class="memdesc:acb8bda2eb32bdd5ed366dedaf4510d24"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 3 (UART3_CR3)  <a href="#acb8bda2eb32bdd5ed366dedaf4510d24">More...</a><br /></td></tr>
<tr class="separator:acb8bda2eb32bdd5ed366dedaf4510d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2e124e67d3a305bb10a004edcb93db"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a69e80cc35a904ec9a5be048bdb3cd414"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a69e80cc35a904ec9a5be048bdb3cd414">ADD</a>: 4</td></tr>
<tr class="memdesc:a69e80cc35a904ec9a5be048bdb3cd414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address of the UART node.  <a href="#a69e80cc35a904ec9a5be048bdb3cd414">More...</a><br /></td></tr>
<tr class="separator:a69e80cc35a904ec9a5be048bdb3cd414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76131d3ce4960e8ee77a7e93e2e37077"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a76131d3ce4960e8ee77a7e93e2e37077">LBDF</a>: 1</td></tr>
<tr class="memdesc:a76131d3ce4960e8ee77a7e93e2e37077"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Break Detection Flag.  <a href="#a76131d3ce4960e8ee77a7e93e2e37077">More...</a><br /></td></tr>
<tr class="separator:a76131d3ce4960e8ee77a7e93e2e37077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1410bef78a92d1ebabbb93dab628c61b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a1410bef78a92d1ebabbb93dab628c61b">LBDL</a>: 1</td></tr>
<tr class="memdesc:a1410bef78a92d1ebabbb93dab628c61b"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Break Detection Length.  <a href="#a1410bef78a92d1ebabbb93dab628c61b">More...</a><br /></td></tr>
<tr class="separator:a1410bef78a92d1ebabbb93dab628c61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5462b24ee68cbd3889dd91460c9d307"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#aa5462b24ee68cbd3889dd91460c9d307">LBDIEN</a>: 1</td></tr>
<tr class="memdesc:aa5462b24ee68cbd3889dd91460c9d307"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Break Detection Interrupt Enable.  <a href="#aa5462b24ee68cbd3889dd91460c9d307">More...</a><br /></td></tr>
<tr class="separator:aa5462b24ee68cbd3889dd91460c9d307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2e124e67d3a305bb10a004edcb93db"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#a4c2e124e67d3a305bb10a004edcb93db">CR4</a></td></tr>
<tr class="memdesc:a4c2e124e67d3a305bb10a004edcb93db"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 4 (UART3_CR4)  <a href="#a4c2e124e67d3a305bb10a004edcb93db">More...</a><br /></td></tr>
<tr class="separator:a4c2e124e67d3a305bb10a004edcb93db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a6d4f4123a113fbe2d966831810a93f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#a5a6d4f4123a113fbe2d966831810a93f">res</a> [1]</td></tr>
<tr class="memdesc:a5a6d4f4123a113fbe2d966831810a93f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register (1B)  <a href="#a5a6d4f4123a113fbe2d966831810a93f">More...</a><br /></td></tr>
<tr class="separator:a5a6d4f4123a113fbe2d966831810a93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a10787b50da96a24200eee20664b621"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa2bdf20247adc6629da864283c34c985"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#aa2bdf20247adc6629da864283c34c985">LSF</a>: 1</td></tr>
<tr class="memdesc:aa2bdf20247adc6629da864283c34c985"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Sync Field.  <a href="#aa2bdf20247adc6629da864283c34c985">More...</a><br /></td></tr>
<tr class="separator:aa2bdf20247adc6629da864283c34c985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85fca6160680421c517d69c73da29c15"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a85fca6160680421c517d69c73da29c15">LHDF</a>: 1</td></tr>
<tr class="memdesc:a85fca6160680421c517d69c73da29c15"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Header Detection Flag.  <a href="#a85fca6160680421c517d69c73da29c15">More...</a><br /></td></tr>
<tr class="separator:a85fca6160680421c517d69c73da29c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b2cece121be7c00a658bafc043bfaf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#af0b2cece121be7c00a658bafc043bfaf">LHDIEN</a>: 1</td></tr>
<tr class="memdesc:af0b2cece121be7c00a658bafc043bfaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Header Detection Interrupt Enable.  <a href="#af0b2cece121be7c00a658bafc043bfaf">More...</a><br /></td></tr>
<tr class="separator:af0b2cece121be7c00a658bafc043bfaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7cdefc8e7b148ca8a32d38823c3c01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#aaa7cdefc8e7b148ca8a32d38823c3c01">LASE</a>: 1</td></tr>
<tr class="memdesc:aaa7cdefc8e7b148ca8a32d38823c3c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN automatic resynchronisation enable.  <a href="#aaa7cdefc8e7b148ca8a32d38823c3c01">More...</a><br /></td></tr>
<tr class="separator:aaa7cdefc8e7b148ca8a32d38823c3c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e39f1c2e099d513042970b9e1b1efaf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a2e39f1c2e099d513042970b9e1b1efaf">LSLV</a>: 1</td></tr>
<tr class="memdesc:a2e39f1c2e099d513042970b9e1b1efaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Slave Enable.  <a href="#a2e39f1c2e099d513042970b9e1b1efaf">More...</a><br /></td></tr>
<tr class="separator:a2e39f1c2e099d513042970b9e1b1efaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1fc1377a6609e9a2eacb6ec60e4848e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#af1fc1377a6609e9a2eacb6ec60e4848e">LDUM</a>: 1</td></tr>
<tr class="memdesc:af1fc1377a6609e9a2eacb6ec60e4848e"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Divider Update Method.  <a href="#af1fc1377a6609e9a2eacb6ec60e4848e">More...</a><br /></td></tr>
<tr class="separator:af1fc1377a6609e9a2eacb6ec60e4848e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a10787b50da96a24200eee20664b621"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#a7a10787b50da96a24200eee20664b621">CR6</a></td></tr>
<tr class="memdesc:a7a10787b50da96a24200eee20664b621"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 6 (UART3_CR6)  <a href="#a7a10787b50da96a24200eee20664b621">More...</a><br /></td></tr>
<tr class="separator:a7a10787b50da96a24200eee20664b621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f62e6286af5b91e79bc6b8e5e9148a"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a737ef23f7b37424196b71e4beebec1c0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a737ef23f7b37424196b71e4beebec1c0">PE</a>: 1</td></tr>
<tr class="memdesc:a737ef23f7b37424196b71e4beebec1c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity error.  <a href="#a737ef23f7b37424196b71e4beebec1c0">More...</a><br /></td></tr>
<tr class="separator:a737ef23f7b37424196b71e4beebec1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a975ff11d0232c6819236029ecf81363d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a975ff11d0232c6819236029ecf81363d">FE</a>: 1</td></tr>
<tr class="memdesc:a975ff11d0232c6819236029ecf81363d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing error.  <a href="#a975ff11d0232c6819236029ecf81363d">More...</a><br /></td></tr>
<tr class="separator:a975ff11d0232c6819236029ecf81363d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c695a0d2603d9e9d0a21b6cf36653c8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a2c695a0d2603d9e9d0a21b6cf36653c8">NF</a>: 1</td></tr>
<tr class="memdesc:a2c695a0d2603d9e9d0a21b6cf36653c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Noise flag.  <a href="#a2c695a0d2603d9e9d0a21b6cf36653c8">More...</a><br /></td></tr>
<tr class="separator:a2c695a0d2603d9e9d0a21b6cf36653c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe250398538fb21e67e9957c59b152b2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#abe250398538fb21e67e9957c59b152b2">OR</a>: 1</td></tr>
<tr class="memdesc:abe250398538fb21e67e9957c59b152b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Header Error (LIN slave mode) / Overrun error.  <a href="#abe250398538fb21e67e9957c59b152b2">More...</a><br /></td></tr>
<tr class="separator:abe250398538fb21e67e9957c59b152b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36bb6af05084e3c87b219a00fc5985d0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a36bb6af05084e3c87b219a00fc5985d0">IDLE</a>: 1</td></tr>
<tr class="memdesc:a36bb6af05084e3c87b219a00fc5985d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDLE line detected.  <a href="#a36bb6af05084e3c87b219a00fc5985d0">More...</a><br /></td></tr>
<tr class="separator:a36bb6af05084e3c87b219a00fc5985d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a75aeee2d81c71fcaf1dd0f6955917cbf">RXNE</a>: 1</td></tr>
<tr class="memdesc:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data register not empty.  <a href="#a75aeee2d81c71fcaf1dd0f6955917cbf">More...</a><br /></td></tr>
<tr class="separator:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67eafd05e26b5b9d0f0845559cfc10dc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a67eafd05e26b5b9d0f0845559cfc10dc">TC</a>: 1</td></tr>
<tr class="memdesc:a67eafd05e26b5b9d0f0845559cfc10dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission complete.  <a href="#a67eafd05e26b5b9d0f0845559cfc10dc">More...</a><br /></td></tr>
<tr class="separator:a67eafd05e26b5b9d0f0845559cfc10dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f0d9baea4a2a10febd38458a812707"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a99f0d9baea4a2a10febd38458a812707">TXE</a>: 1</td></tr>
<tr class="memdesc:a99f0d9baea4a2a10febd38458a812707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data register empty.  <a href="#a99f0d9baea4a2a10febd38458a812707">More...</a><br /></td></tr>
<tr class="separator:a99f0d9baea4a2a10febd38458a812707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f62e6286af5b91e79bc6b8e5e9148a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#a35f62e6286af5b91e79bc6b8e5e9148a">SR</a></td></tr>
<tr class="memdesc:a35f62e6286af5b91e79bc6b8e5e9148a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Status register (UART3_SR)  <a href="#a35f62e6286af5b91e79bc6b8e5e9148a">More...</a><br /></td></tr>
<tr class="separator:a35f62e6286af5b91e79bc6b8e5e9148a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab103851c4dee14a4addf89046f0ac04"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 data.  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab103851c4dee14a4addf89046f0ac04"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#aab103851c4dee14a4addf89046f0ac04">DR</a></td></tr>
<tr class="memdesc:aab103851c4dee14a4addf89046f0ac04"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 data register (UART3_DR)  <a href="#aab103851c4dee14a4addf89046f0ac04">More...</a><br /></td></tr>
<tr class="separator:aab103851c4dee14a4addf89046f0ac04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468429b64f70d93822a453e03634747f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8d2bf6c6a518b4b35e367cda7cb3ef49"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a8d2bf6c6a518b4b35e367cda7cb3ef49">DIV_4_11</a>: 8</td></tr>
<tr class="memdesc:a8d2bf6c6a518b4b35e367cda7cb3ef49"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_DIV bits [11:4].  <a href="#a8d2bf6c6a518b4b35e367cda7cb3ef49">More...</a><br /></td></tr>
<tr class="separator:a8d2bf6c6a518b4b35e367cda7cb3ef49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468429b64f70d93822a453e03634747f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#a468429b64f70d93822a453e03634747f">BRR1</a></td></tr>
<tr class="memdesc:a468429b64f70d93822a453e03634747f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Baud rate register 1 (UART3_BRR1)  <a href="#a468429b64f70d93822a453e03634747f">More...</a><br /></td></tr>
<tr class="separator:a468429b64f70d93822a453e03634747f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646451b63f754e567775ed0b052af7f0"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a89c87bf70ec3ea4eb5391c851c9e917f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a89c87bf70ec3ea4eb5391c851c9e917f">DIV_0_3</a>: 4</td></tr>
<tr class="memdesc:a89c87bf70ec3ea4eb5391c851c9e917f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_DIV bits [3:0].  <a href="#a89c87bf70ec3ea4eb5391c851c9e917f">More...</a><br /></td></tr>
<tr class="separator:a89c87bf70ec3ea4eb5391c851c9e917f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab373ab2ff95c6d8c303db418a2af9a29"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#ab373ab2ff95c6d8c303db418a2af9a29">DIV_12_15</a>: 4</td></tr>
<tr class="memdesc:ab373ab2ff95c6d8c303db418a2af9a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_DIV bits [15:12].  <a href="#ab373ab2ff95c6d8c303db418a2af9a29">More...</a><br /></td></tr>
<tr class="separator:ab373ab2ff95c6d8c303db418a2af9a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646451b63f754e567775ed0b052af7f0"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#a646451b63f754e567775ed0b052af7f0">BRR2</a></td></tr>
<tr class="memdesc:a646451b63f754e567775ed0b052af7f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Baud rate register 2 (UART3_BRR2)  <a href="#a646451b63f754e567775ed0b052af7f0">More...</a><br /></td></tr>
<tr class="separator:a646451b63f754e567775ed0b052af7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf86cbe1f6a6f66781253ca83ec36c18"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a13e6a840c9634cb3de18f88072714f3f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a13e6a840c9634cb3de18f88072714f3f">PIEN</a>: 1</td></tr>
<tr class="memdesc:a13e6a840c9634cb3de18f88072714f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity interrupt enable.  <a href="#a13e6a840c9634cb3de18f88072714f3f">More...</a><br /></td></tr>
<tr class="separator:a13e6a840c9634cb3de18f88072714f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61be40cb57e76f25548d1e1ad0a93157"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a61be40cb57e76f25548d1e1ad0a93157">PS</a>: 1</td></tr>
<tr class="memdesc:a61be40cb57e76f25548d1e1ad0a93157"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity selection.  <a href="#a61be40cb57e76f25548d1e1ad0a93157">More...</a><br /></td></tr>
<tr class="separator:a61be40cb57e76f25548d1e1ad0a93157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8338591dd30ed0cfe9d3b0f9d3d036"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#adb8338591dd30ed0cfe9d3b0f9d3d036">PCEN</a>: 1</td></tr>
<tr class="memdesc:adb8338591dd30ed0cfe9d3b0f9d3d036"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity control enable.  <a href="#adb8338591dd30ed0cfe9d3b0f9d3d036">More...</a><br /></td></tr>
<tr class="separator:adb8338591dd30ed0cfe9d3b0f9d3d036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81239f230b14d539e5e0ee7f923cd5ab"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a81239f230b14d539e5e0ee7f923cd5ab">WAKE</a>: 1</td></tr>
<tr class="memdesc:a81239f230b14d539e5e0ee7f923cd5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup method.  <a href="#a81239f230b14d539e5e0ee7f923cd5ab">More...</a><br /></td></tr>
<tr class="separator:a81239f230b14d539e5e0ee7f923cd5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb0dfd4f9ca15bb4ff2c12586279b9d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a0eb0dfd4f9ca15bb4ff2c12586279b9d">M</a>: 1</td></tr>
<tr class="memdesc:a0eb0dfd4f9ca15bb4ff2c12586279b9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">word length  <a href="#a0eb0dfd4f9ca15bb4ff2c12586279b9d">More...</a><br /></td></tr>
<tr class="separator:a0eb0dfd4f9ca15bb4ff2c12586279b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7dde7f2fb6d12a6d53395ebd53a758b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#aa7dde7f2fb6d12a6d53395ebd53a758b">UARTD</a>: 1</td></tr>
<tr class="memdesc:aa7dde7f2fb6d12a6d53395ebd53a758b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Disable (for low power consumption)  <a href="#aa7dde7f2fb6d12a6d53395ebd53a758b">More...</a><br /></td></tr>
<tr class="separator:aa7dde7f2fb6d12a6d53395ebd53a758b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77fc538a45ca0228ea430bdd700bca8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#af77fc538a45ca0228ea430bdd700bca8">T8</a>: 1</td></tr>
<tr class="memdesc:af77fc538a45ca0228ea430bdd700bca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Data bit 8 (in 9-bit mode)  <a href="#af77fc538a45ca0228ea430bdd700bca8">More...</a><br /></td></tr>
<tr class="separator:af77fc538a45ca0228ea430bdd700bca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5807e7eb8f472b4f26f5f082e1be7ba1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a5807e7eb8f472b4f26f5f082e1be7ba1">R8</a>: 1</td></tr>
<tr class="memdesc:a5807e7eb8f472b4f26f5f082e1be7ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Data bit 8 (in 9-bit mode)  <a href="#a5807e7eb8f472b4f26f5f082e1be7ba1">More...</a><br /></td></tr>
<tr class="separator:a5807e7eb8f472b4f26f5f082e1be7ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf86cbe1f6a6f66781253ca83ec36c18"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#abf86cbe1f6a6f66781253ca83ec36c18">CR1</a></td></tr>
<tr class="memdesc:abf86cbe1f6a6f66781253ca83ec36c18"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 1 (UART3_CR1)  <a href="#abf86cbe1f6a6f66781253ca83ec36c18">More...</a><br /></td></tr>
<tr class="separator:abf86cbe1f6a6f66781253ca83ec36c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81777de36e6506ce77c0ef4ec7873459"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af0ff19dfbe73662afba6d352b977aef1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#af0ff19dfbe73662afba6d352b977aef1">SBK</a>: 1</td></tr>
<tr class="memdesc:af0ff19dfbe73662afba6d352b977aef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send break.  <a href="#af0ff19dfbe73662afba6d352b977aef1">More...</a><br /></td></tr>
<tr class="separator:af0ff19dfbe73662afba6d352b977aef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a711a763e6dc042b9f0126d27b62d1e42"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a711a763e6dc042b9f0126d27b62d1e42">RWU</a>: 1</td></tr>
<tr class="memdesc:a711a763e6dc042b9f0126d27b62d1e42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver wakeup.  <a href="#a711a763e6dc042b9f0126d27b62d1e42">More...</a><br /></td></tr>
<tr class="separator:a711a763e6dc042b9f0126d27b62d1e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3111c91fb5c9dc4877da4b89b6fbfc6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#aa3111c91fb5c9dc4877da4b89b6fbfc6">REN</a>: 1</td></tr>
<tr class="memdesc:aa3111c91fb5c9dc4877da4b89b6fbfc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver enable.  <a href="#aa3111c91fb5c9dc4877da4b89b6fbfc6">More...</a><br /></td></tr>
<tr class="separator:aa3111c91fb5c9dc4877da4b89b6fbfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e22bbff24b969aa003e5efddfdfff7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a68e22bbff24b969aa003e5efddfdfff7">TEN</a>: 1</td></tr>
<tr class="memdesc:a68e22bbff24b969aa003e5efddfdfff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter enable.  <a href="#a68e22bbff24b969aa003e5efddfdfff7">More...</a><br /></td></tr>
<tr class="separator:a68e22bbff24b969aa003e5efddfdfff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4466dcb872bfd344655ff97cbd7d2122"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a4466dcb872bfd344655ff97cbd7d2122">ILIEN</a>: 1</td></tr>
<tr class="memdesc:a4466dcb872bfd344655ff97cbd7d2122"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDLE Line interrupt enable.  <a href="#a4466dcb872bfd344655ff97cbd7d2122">More...</a><br /></td></tr>
<tr class="separator:a4466dcb872bfd344655ff97cbd7d2122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ac5d1b2793c9c88b3d60d2625328c8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a14ac5d1b2793c9c88b3d60d2625328c8">RIEN</a>: 1</td></tr>
<tr class="memdesc:a14ac5d1b2793c9c88b3d60d2625328c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver interrupt enable.  <a href="#a14ac5d1b2793c9c88b3d60d2625328c8">More...</a><br /></td></tr>
<tr class="separator:a14ac5d1b2793c9c88b3d60d2625328c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6130f130db0831b80c6e73aceb715ee"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#ac6130f130db0831b80c6e73aceb715ee">TCIEN</a>: 1</td></tr>
<tr class="memdesc:ac6130f130db0831b80c6e73aceb715ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission complete interrupt enable.  <a href="#ac6130f130db0831b80c6e73aceb715ee">More...</a><br /></td></tr>
<tr class="separator:ac6130f130db0831b80c6e73aceb715ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a480c9bce4e1e57351dfd1d8edb72fe17"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a480c9bce4e1e57351dfd1d8edb72fe17">TIEN</a>: 1</td></tr>
<tr class="memdesc:a480c9bce4e1e57351dfd1d8edb72fe17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter interrupt enable.  <a href="#a480c9bce4e1e57351dfd1d8edb72fe17">More...</a><br /></td></tr>
<tr class="separator:a480c9bce4e1e57351dfd1d8edb72fe17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81777de36e6506ce77c0ef4ec7873459"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#a81777de36e6506ce77c0ef4ec7873459">CR2</a></td></tr>
<tr class="memdesc:a81777de36e6506ce77c0ef4ec7873459"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 2 (UART3_CR2)  <a href="#a81777de36e6506ce77c0ef4ec7873459">More...</a><br /></td></tr>
<tr class="separator:a81777de36e6506ce77c0ef4ec7873459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4710ba91baa08498fbc18ad844380d9c"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 4</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a">STOP</a>: 2</td></tr>
<tr class="memdesc:a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">STOP bits.  <a href="#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a">More...</a><br /></td></tr>
<tr class="separator:a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7da335bf1e0b135e3d360eb7c119030"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#ab7da335bf1e0b135e3d360eb7c119030">LINEN</a>: 1</td></tr>
<tr class="memdesc:ab7da335bf1e0b135e3d360eb7c119030"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode enable.  <a href="#ab7da335bf1e0b135e3d360eb7c119030">More...</a><br /></td></tr>
<tr class="separator:ab7da335bf1e0b135e3d360eb7c119030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4710ba91baa08498fbc18ad844380d9c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#a4710ba91baa08498fbc18ad844380d9c">CR3</a></td></tr>
<tr class="memdesc:a4710ba91baa08498fbc18ad844380d9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 3 (UART3_CR3)  <a href="#a4710ba91baa08498fbc18ad844380d9c">More...</a><br /></td></tr>
<tr class="separator:a4710ba91baa08498fbc18ad844380d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d7fb7bb274ffcc57740904278f3af2"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a69e80cc35a904ec9a5be048bdb3cd414"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a69e80cc35a904ec9a5be048bdb3cd414">ADD</a>: 4</td></tr>
<tr class="memdesc:a69e80cc35a904ec9a5be048bdb3cd414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address of the UART node.  <a href="#a69e80cc35a904ec9a5be048bdb3cd414">More...</a><br /></td></tr>
<tr class="separator:a69e80cc35a904ec9a5be048bdb3cd414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76131d3ce4960e8ee77a7e93e2e37077"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a76131d3ce4960e8ee77a7e93e2e37077">LBDF</a>: 1</td></tr>
<tr class="memdesc:a76131d3ce4960e8ee77a7e93e2e37077"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Break Detection Flag.  <a href="#a76131d3ce4960e8ee77a7e93e2e37077">More...</a><br /></td></tr>
<tr class="separator:a76131d3ce4960e8ee77a7e93e2e37077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1410bef78a92d1ebabbb93dab628c61b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a1410bef78a92d1ebabbb93dab628c61b">LBDL</a>: 1</td></tr>
<tr class="memdesc:a1410bef78a92d1ebabbb93dab628c61b"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Break Detection Length.  <a href="#a1410bef78a92d1ebabbb93dab628c61b">More...</a><br /></td></tr>
<tr class="separator:a1410bef78a92d1ebabbb93dab628c61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5462b24ee68cbd3889dd91460c9d307"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#aa5462b24ee68cbd3889dd91460c9d307">LBDIEN</a>: 1</td></tr>
<tr class="memdesc:aa5462b24ee68cbd3889dd91460c9d307"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Break Detection Interrupt Enable.  <a href="#aa5462b24ee68cbd3889dd91460c9d307">More...</a><br /></td></tr>
<tr class="separator:aa5462b24ee68cbd3889dd91460c9d307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d7fb7bb274ffcc57740904278f3af2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#a76d7fb7bb274ffcc57740904278f3af2">CR4</a></td></tr>
<tr class="memdesc:a76d7fb7bb274ffcc57740904278f3af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 4 (UART3_CR4)  <a href="#a76d7fb7bb274ffcc57740904278f3af2">More...</a><br /></td></tr>
<tr class="separator:a76d7fb7bb274ffcc57740904278f3af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1639753bb8e4aeeb5ad937999a84e61d"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa2bdf20247adc6629da864283c34c985"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#aa2bdf20247adc6629da864283c34c985">LSF</a>: 1</td></tr>
<tr class="memdesc:aa2bdf20247adc6629da864283c34c985"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Sync Field.  <a href="#aa2bdf20247adc6629da864283c34c985">More...</a><br /></td></tr>
<tr class="separator:aa2bdf20247adc6629da864283c34c985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85fca6160680421c517d69c73da29c15"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a85fca6160680421c517d69c73da29c15">LHDF</a>: 1</td></tr>
<tr class="memdesc:a85fca6160680421c517d69c73da29c15"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Header Detection Flag.  <a href="#a85fca6160680421c517d69c73da29c15">More...</a><br /></td></tr>
<tr class="separator:a85fca6160680421c517d69c73da29c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b2cece121be7c00a658bafc043bfaf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#af0b2cece121be7c00a658bafc043bfaf">LHDIEN</a>: 1</td></tr>
<tr class="memdesc:af0b2cece121be7c00a658bafc043bfaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Header Detection Interrupt Enable.  <a href="#af0b2cece121be7c00a658bafc043bfaf">More...</a><br /></td></tr>
<tr class="separator:af0b2cece121be7c00a658bafc043bfaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7cdefc8e7b148ca8a32d38823c3c01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#aaa7cdefc8e7b148ca8a32d38823c3c01">LASE</a>: 1</td></tr>
<tr class="memdesc:aaa7cdefc8e7b148ca8a32d38823c3c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN automatic resynchronisation enable.  <a href="#aaa7cdefc8e7b148ca8a32d38823c3c01">More...</a><br /></td></tr>
<tr class="separator:aaa7cdefc8e7b148ca8a32d38823c3c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e39f1c2e099d513042970b9e1b1efaf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#a2e39f1c2e099d513042970b9e1b1efaf">LSLV</a>: 1</td></tr>
<tr class="memdesc:a2e39f1c2e099d513042970b9e1b1efaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Slave Enable.  <a href="#a2e39f1c2e099d513042970b9e1b1efaf">More...</a><br /></td></tr>
<tr class="separator:a2e39f1c2e099d513042970b9e1b1efaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1fc1377a6609e9a2eacb6ec60e4848e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t3__t.html#af1fc1377a6609e9a2eacb6ec60e4848e">LDUM</a>: 1</td></tr>
<tr class="memdesc:af1fc1377a6609e9a2eacb6ec60e4848e"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Divider Update Method.  <a href="#af1fc1377a6609e9a2eacb6ec60e4848e">More...</a><br /></td></tr>
<tr class="separator:af1fc1377a6609e9a2eacb6ec60e4848e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1639753bb8e4aeeb5ad937999a84e61d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html#a1639753bb8e4aeeb5ad937999a84e61d">CR6</a></td></tr>
<tr class="memdesc:a1639753bb8e4aeeb5ad937999a84e61d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 6 (UART3_CR6)  <a href="#a1639753bb8e4aeeb5ad937999a84e61d">More...</a><br /></td></tr>
<tr class="separator:a1639753bb8e4aeeb5ad937999a84e61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>struct for controlling Universal Asynchronous Receiver Transmitter 3 (UART3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02056">2056</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a69e80cc35a904ec9a5be048bdb3cd414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69e80cc35a904ec9a5be048bdb3cd414">&#9670;&nbsp;</a></span>ADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ADD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address of the UART node. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02127">2127</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aca9b8690f7b62836ce857a4637272ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca9b8690f7b62836ce857a4637272ff5">&#9670;&nbsp;</a></span>BRR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   BRR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Baud rate register 1 (UART3_BRR1) </p>

</div>
</div>
<a id="a468429b64f70d93822a453e03634747f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a468429b64f70d93822a453e03634747f">&#9670;&nbsp;</a></span>BRR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   BRR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Baud rate register 1 (UART3_BRR1) </p>

</div>
</div>
<a id="adf2266076bd785954c7288ffc99c0e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf2266076bd785954c7288ffc99c0e09">&#9670;&nbsp;</a></span>BRR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   BRR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Baud rate register 2 (UART3_BRR2) </p>

</div>
</div>
<a id="a646451b63f754e567775ed0b052af7f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a646451b63f754e567775ed0b052af7f0">&#9670;&nbsp;</a></span>BRR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   BRR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Baud rate register 2 (UART3_BRR2) </p>

</div>
</div>
<a id="a7cc2a72c421f94cd0317a7d864d91e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cc2a72c421f94cd0317a7d864d91e1e">&#9670;&nbsp;</a></span>CR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Control register 1 (UART3_CR1) </p>

</div>
</div>
<a id="abf86cbe1f6a6f66781253ca83ec36c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf86cbe1f6a6f66781253ca83ec36c18">&#9670;&nbsp;</a></span>CR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Control register 1 (UART3_CR1) </p>

</div>
</div>
<a id="a1726162e809cc85afbb69851a39710ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1726162e809cc85afbb69851a39710ba">&#9670;&nbsp;</a></span>CR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Control register 2 (UART3_CR2) </p>

</div>
</div>
<a id="a81777de36e6506ce77c0ef4ec7873459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81777de36e6506ce77c0ef4ec7873459">&#9670;&nbsp;</a></span>CR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Control register 2 (UART3_CR2) </p>

</div>
</div>
<a id="acb8bda2eb32bdd5ed366dedaf4510d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb8bda2eb32bdd5ed366dedaf4510d24">&#9670;&nbsp;</a></span>CR3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Control register 3 (UART3_CR3) </p>

</div>
</div>
<a id="a4710ba91baa08498fbc18ad844380d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4710ba91baa08498fbc18ad844380d9c">&#9670;&nbsp;</a></span>CR3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Control register 3 (UART3_CR3) </p>

</div>
</div>
<a id="a4c2e124e67d3a305bb10a004edcb93db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2e124e67d3a305bb10a004edcb93db">&#9670;&nbsp;</a></span>CR4 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Control register 4 (UART3_CR4) </p>

</div>
</div>
<a id="a76d7fb7bb274ffcc57740904278f3af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d7fb7bb274ffcc57740904278f3af2">&#9670;&nbsp;</a></span>CR4 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Control register 4 (UART3_CR4) </p>

</div>
</div>
<a id="a7a10787b50da96a24200eee20664b621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a10787b50da96a24200eee20664b621">&#9670;&nbsp;</a></span>CR6 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Control register 6 (UART3_CR6) </p>

</div>
</div>
<a id="a1639753bb8e4aeeb5ad937999a84e61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1639753bb8e4aeeb5ad937999a84e61d">&#9670;&nbsp;</a></span>CR6 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Control register 6 (UART3_CR6) </p>

</div>
</div>
<a id="aa1540778747ca502b4a8381f9db2bb9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1540778747ca502b4a8381f9db2bb9e">&#9670;&nbsp;</a></span>DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 data. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02073">2073</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a89c87bf70ec3ea4eb5391c851c9e917f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89c87bf70ec3ea4eb5391c851c9e917f">&#9670;&nbsp;</a></span>DIV_0_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DIV_0_3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART_DIV bits [3:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02085">2085</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ab373ab2ff95c6d8c303db418a2af9a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab373ab2ff95c6d8c303db418a2af9a29">&#9670;&nbsp;</a></span>DIV_12_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DIV_12_15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART_DIV bits [15:12]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02086">2086</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a8d2bf6c6a518b4b35e367cda7cb3ef49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d2bf6c6a518b4b35e367cda7cb3ef49">&#9670;&nbsp;</a></span>DIV_4_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DIV_4_11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART_DIV bits [11:4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02079">2079</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a6e4725ea8fa885fc1115d8353f3277f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e4725ea8fa885fc1115d8353f3277f9">&#9670;&nbsp;</a></span>DR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 data register (UART3_DR) </p>

</div>
</div>
<a id="aab103851c4dee14a4addf89046f0ac04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab103851c4dee14a4addf89046f0ac04">&#9670;&nbsp;</a></span>DR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 data register (UART3_DR) </p>

</div>
</div>
<a id="a975ff11d0232c6819236029ecf81363d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a975ff11d0232c6819236029ecf81363d">&#9670;&nbsp;</a></span>FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> FE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Framing error. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02061">2061</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a36bb6af05084e3c87b219a00fc5985d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36bb6af05084e3c87b219a00fc5985d0">&#9670;&nbsp;</a></span>IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> IDLE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IDLE line detected. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02064">2064</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a4466dcb872bfd344655ff97cbd7d2122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4466dcb872bfd344655ff97cbd7d2122">&#9670;&nbsp;</a></span>ILIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ILIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IDLE Line interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02109">2109</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aaa7cdefc8e7b148ca8a32d38823c3c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa7cdefc8e7b148ca8a32d38823c3c01">&#9670;&nbsp;</a></span>LASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LASE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN automatic resynchronisation enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02145">2145</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a76131d3ce4960e8ee77a7e93e2e37077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76131d3ce4960e8ee77a7e93e2e37077">&#9670;&nbsp;</a></span>LBDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LBDF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Break Detection Flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02128">2128</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa5462b24ee68cbd3889dd91460c9d307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5462b24ee68cbd3889dd91460c9d307">&#9670;&nbsp;</a></span>LBDIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LBDIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Break Detection Interrupt Enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02130">2130</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a1410bef78a92d1ebabbb93dab628c61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1410bef78a92d1ebabbb93dab628c61b">&#9670;&nbsp;</a></span>LBDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LBDL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Break Detection Length. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02129">2129</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af1fc1377a6609e9a2eacb6ec60e4848e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1fc1377a6609e9a2eacb6ec60e4848e">&#9670;&nbsp;</a></span>LDUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LDUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Divider Update Method. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02148">2148</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a85fca6160680421c517d69c73da29c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85fca6160680421c517d69c73da29c15">&#9670;&nbsp;</a></span>LHDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LHDF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Header Detection Flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02142">2142</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af0b2cece121be7c00a658bafc043bfaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b2cece121be7c00a658bafc043bfaf">&#9670;&nbsp;</a></span>LHDIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LHDIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Header Detection Interrupt Enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02143">2143</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ab7da335bf1e0b135e3d360eb7c119030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7da335bf1e0b135e3d360eb7c119030">&#9670;&nbsp;</a></span>LINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LINEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN mode enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02120">2120</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa2bdf20247adc6629da864283c34c985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2bdf20247adc6629da864283c34c985">&#9670;&nbsp;</a></span>LSF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LSF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Sync Field. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02141">2141</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a2e39f1c2e099d513042970b9e1b1efaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e39f1c2e099d513042970b9e1b1efaf">&#9670;&nbsp;</a></span>LSLV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LSLV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Slave Enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02146">2146</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a0eb0dfd4f9ca15bb4ff2c12586279b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb0dfd4f9ca15bb4ff2c12586279b9d">&#9670;&nbsp;</a></span>M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> M</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>word length </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02096">2096</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a2c695a0d2603d9e9d0a21b6cf36653c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c695a0d2603d9e9d0a21b6cf36653c8">&#9670;&nbsp;</a></span>NF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> NF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Noise flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02062">2062</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="abe250398538fb21e67e9957c59b152b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe250398538fb21e67e9957c59b152b2">&#9670;&nbsp;</a></span>OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Header Error (LIN slave mode) / Overrun error. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02063">2063</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="adb8338591dd30ed0cfe9d3b0f9d3d036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8338591dd30ed0cfe9d3b0f9d3d036">&#9670;&nbsp;</a></span>PCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PCEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity control enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02094">2094</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a737ef23f7b37424196b71e4beebec1c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737ef23f7b37424196b71e4beebec1c0">&#9670;&nbsp;</a></span>PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity error. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02060">2060</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a13e6a840c9634cb3de18f88072714f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e6a840c9634cb3de18f88072714f3f">&#9670;&nbsp;</a></span>PIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02092">2092</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a61be40cb57e76f25548d1e1ad0a93157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61be40cb57e76f25548d1e1ad0a93157">&#9670;&nbsp;</a></span>PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02093">2093</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a5807e7eb8f472b4f26f5f082e1be7ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5807e7eb8f472b4f26f5f082e1be7ba1">&#9670;&nbsp;</a></span>R8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> R8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Data bit 8 (in 9-bit mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02099">2099</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa3111c91fb5c9dc4877da4b89b6fbfc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3111c91fb5c9dc4877da4b89b6fbfc6">&#9670;&nbsp;</a></span>REN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> REN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02107">2107</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a29850f3918435f089b2e206b9da59936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29850f3918435f089b2e206b9da59936">&#9670;&nbsp;</a></span>res <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved, must be kept cleared. </p>
<p>Reserved register (1B)</p>
<p>Reserved. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02118">2118</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a5a6d4f4123a113fbe2d966831810a93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a6d4f4123a113fbe2d966831810a93f">&#9670;&nbsp;</a></span>res <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register (1B) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02136">2136</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="adc6f709338eac5effe67bf1a187ea83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc6f709338eac5effe67bf1a187ea83d">&#9670;&nbsp;</a></span>res2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> res2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved, must be kept cleared. </p>
<p>Reserved. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02121">2121</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a14ac5d1b2793c9c88b3d60d2625328c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14ac5d1b2793c9c88b3d60d2625328c8">&#9670;&nbsp;</a></span>RIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02110">2110</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a711a763e6dc042b9f0126d27b62d1e42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a711a763e6dc042b9f0126d27b62d1e42">&#9670;&nbsp;</a></span>RWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RWU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver wakeup. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02106">2106</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a75aeee2d81c71fcaf1dd0f6955917cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75aeee2d81c71fcaf1dd0f6955917cbf">&#9670;&nbsp;</a></span>RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXNE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read data register not empty. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02065">2065</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af0ff19dfbe73662afba6d352b977aef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0ff19dfbe73662afba6d352b977aef1">&#9670;&nbsp;</a></span>SBK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SBK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send break. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02105">2105</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ab4415426ce0e1096dd4f70b5314c464f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4415426ce0e1096dd4f70b5314c464f">&#9670;&nbsp;</a></span>SR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Status register (UART3_SR) </p>

</div>
</div>
<a id="a35f62e6286af5b91e79bc6b8e5e9148a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35f62e6286af5b91e79bc6b8e5e9148a">&#9670;&nbsp;</a></span>SR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 Status register (UART3_SR) </p>

</div>
</div>
<a id="a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a">&#9670;&nbsp;</a></span>STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> STOP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STOP bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02119">2119</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af77fc538a45ca0228ea430bdd700bca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af77fc538a45ca0228ea430bdd700bca8">&#9670;&nbsp;</a></span>T8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> T8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Data bit 8 (in 9-bit mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02098">2098</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a67eafd05e26b5b9d0f0845559cfc10dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67eafd05e26b5b9d0f0845559cfc10dc">&#9670;&nbsp;</a></span>TC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmission complete. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02066">2066</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ac6130f130db0831b80c6e73aceb715ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6130f130db0831b80c6e73aceb715ee">&#9670;&nbsp;</a></span>TCIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TCIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmission complete interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02111">2111</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a68e22bbff24b969aa003e5efddfdfff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68e22bbff24b969aa003e5efddfdfff7">&#9670;&nbsp;</a></span>TEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02108">2108</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a480c9bce4e1e57351dfd1d8edb72fe17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a480c9bce4e1e57351dfd1d8edb72fe17">&#9670;&nbsp;</a></span>TIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02112">2112</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a99f0d9baea4a2a10febd38458a812707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99f0d9baea4a2a10febd38458a812707">&#9670;&nbsp;</a></span>TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit data register empty. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02067">2067</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa7dde7f2fb6d12a6d53395ebd53a758b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7dde7f2fb6d12a6d53395ebd53a758b">&#9670;&nbsp;</a></span>UARTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UARTD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Disable (for low power consumption) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02097">2097</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a81239f230b14d539e5e0ee7f923cd5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81239f230b14d539e5e0ee7f923cd5ab">&#9670;&nbsp;</a></span>WAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> WAKE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup method. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02095">2095</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8af_stm8s/<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a></li>
<li>/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8al/<a class="el" href="_s_t_m8_a_l_8h_source.html">STM8AL.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
