;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 461, 1
	SUB @421, 1
	MOV -507, <-22
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, #400
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 12, #0
	JMN 12, #0
	SLT 0, @51
	SPL 882, #10
	MOV @0, 400
	SPL 882, #10
	MOV @0, 400
	SUB @421, 1
	SUB @421, 1
	SUB @421, 1
	SPL -9, @-12
	SPL <6, <-54
	SPL <6, <-54
	SLT #10, 1
	SLT #10, 1
	SLT #10, 1
	ADD #129, 109
	SLT 1, <22
	DJN 1, @22
	SLT 1, <22
	SPL 882, #10
	JMZ <136, 89
	SPL 882, #10
	JMZ <136, 89
	JMZ <136, 89
	SUB 0, 265
	SUB 461, 1
	SUB 461, 1
	SUB #12, <9
	SPL 882, #10
	SPL 882, #10
	SUB @421, 1
	SPL -9, @-12
	SPL 882, #10
	SUB 461, 1
	SUB 461, 1
	SUB @421, 1
	MOV -507, <-22
	SUB 461, 1
	SUB @421, 1
	SPL 0, <-742
	SPL 0, #400
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 12, #0
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 12, #0
