\subsection{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll Entity Reference}
\label{classddr2__phy__alt__mem__phy__pll}\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}


Collaboration diagram for ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=215pt]{d2/d32/classddr2__phy__alt__mem__phy__pll__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf S\+YN} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\item 
{\bf altera\+\_\+mf} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf  all }   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf areset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inclk0}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf phasecounterselect}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf phasestep}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf phaseupdown}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf scanclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c0}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf c1}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf c2}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf c3}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf c4}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf locked}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf phasedone}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 43} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}! all @{ all }}
\index{ all @{ all }!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{ all }]{\setlength{\rightskip}{0pt plus 5cm}{\bf  all }\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__pll_a470a86ce8776f637b0483eabf2d92ad2}


Definition at line {\bf 41} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!altera\+\_\+mf@{altera\+\_\+mf}}
\index{altera\+\_\+mf@{altera\+\_\+mf}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{altera\+\_\+mf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__pll_ad57cd8d31a38ff87ac163fb47757ffbf}


Definition at line {\bf 40} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!areset@{areset}}
\index{areset@{areset}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{areset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf areset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__pll_a5ff6e3af321d94570fc485fa1bce5a06}


Definition at line {\bf 46} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!c0@{c0}}
\index{c0@{c0}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{c0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c0} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__pll_abbf54d96b104435e8cbaadcf0e9184bd}


Definition at line {\bf 52} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!c1@{c1}}
\index{c1@{c1}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{c1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c1} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__pll_ad09a0b4dbaee62095a99573007c9a58e}


Definition at line {\bf 53} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!c2@{c2}}
\index{c2@{c2}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{c2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c2} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__pll_a577e342ac60886b65be6e267e46a8c72}


Definition at line {\bf 54} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!c3@{c3}}
\index{c3@{c3}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{c3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c3} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__pll_a22b3a13be23e05c5104d007826ba5738}


Definition at line {\bf 55} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!c4@{c4}}
\index{c4@{c4}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{c4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c4} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__pll_a628ab1c4cc797044f93671a00ac5f060}


Definition at line {\bf 56} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__pll_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 37} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!inclk0@{inclk0}}
\index{inclk0@{inclk0}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{inclk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inclk0} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__pll_a9463f4cc62782c2faac516c942dcb5db}


Definition at line {\bf 47} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!locked@{locked}}
\index{locked@{locked}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{locked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf locked} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__pll_ab33e72e8245db404191648e9a25344eb}


Definition at line {\bf 57} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!phasecounterselect@{phasecounterselect}}
\index{phasecounterselect@{phasecounterselect}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{phasecounterselect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phasecounterselect} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__pll_a302c45cb9327486764ec20bff0d24f5e}


Definition at line {\bf 48} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!phasedone@{phasedone}}
\index{phasedone@{phasedone}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{phasedone}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phasedone} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__pll_a3507723b2714b171e7f16aeb7c0ea0cd}


Definition at line {\bf 59} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!phasestep@{phasestep}}
\index{phasestep@{phasestep}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{phasestep}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phasestep} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__pll_a19a2716cc8105544f7a0b1ab41e3d68b}


Definition at line {\bf 49} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!phaseupdown@{phaseupdown}}
\index{phaseupdown@{phaseupdown}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{phaseupdown}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phaseupdown} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__pll_a75f59d7e92ed3ec272e3a9a8758b9fe4}


Definition at line {\bf 50} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!scanclk@{scanclk}}
\index{scanclk@{scanclk}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{scanclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf scanclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__pll_a8ebf129701afacd7d03e5358acc7e93c}


Definition at line {\bf 51} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__pll_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 38} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+pll.\+vhd}\end{DoxyCompactItemize}
