--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml scoreboard_sch.twx scoreboard_sch.ncd -o
scoreboard_sch.twr scoreboard_sch.pcf -ucf SCOREBOARD_IN.ucf

Design file:              scoreboard_sch.ncd
Physical constraint file: scoreboard_sch.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RSTN        |   -0.916(R)|      FAST  |    3.643(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |        14.659(R)|      SLOW  |         5.528(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<1>       |        14.780(R)|      SLOW  |         5.412(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<2>       |        14.985(R)|      SLOW  |         5.466(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<3>       |        14.561(R)|      SLOW  |         5.462(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<0>  |        16.531(R)|      SLOW  |         5.777(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<1>  |        16.104(R)|      SLOW  |         5.641(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<2>  |        15.765(R)|      SLOW  |         5.702(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<3>  |        17.006(R)|      SLOW  |         5.966(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<4>  |        16.036(R)|      SLOW  |         5.723(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<5>  |        16.179(R)|      SLOW  |         5.593(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<6>  |        15.773(R)|      SLOW  |         5.616(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<7>  |        13.447(R)|      SLOW  |         5.142(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    1.666|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BN             |K_ROW          |    5.696|
SW<0>          |SEGMENT<0>     |   10.192|
SW<0>          |SEGMENT<1>     |   10.268|
SW<0>          |SEGMENT<2>     |    9.951|
SW<0>          |SEGMENT<3>     |   10.535|
SW<0>          |SEGMENT<4>     |   10.120|
SW<0>          |SEGMENT<5>     |    9.847|
SW<0>          |SEGMENT<6>     |    9.833|
SW<1>          |SEGMENT<0>     |   10.074|
SW<1>          |SEGMENT<1>     |   10.150|
SW<1>          |SEGMENT<2>     |    9.833|
SW<1>          |SEGMENT<3>     |   10.417|
SW<1>          |SEGMENT<4>     |   10.002|
SW<1>          |SEGMENT<5>     |    9.729|
SW<1>          |SEGMENT<6>     |    9.715|
SW<2>          |SEGMENT<0>     |   10.286|
SW<2>          |SEGMENT<1>     |   10.362|
SW<2>          |SEGMENT<2>     |   10.045|
SW<2>          |SEGMENT<3>     |   10.629|
SW<2>          |SEGMENT<4>     |   10.214|
SW<2>          |SEGMENT<5>     |    9.941|
SW<2>          |SEGMENT<6>     |    9.927|
SW<3>          |SEGMENT<0>     |   10.077|
SW<3>          |SEGMENT<1>     |   10.153|
SW<3>          |SEGMENT<2>     |    9.836|
SW<3>          |SEGMENT<3>     |   10.420|
SW<3>          |SEGMENT<4>     |   10.005|
SW<3>          |SEGMENT<5>     |    9.732|
SW<3>          |SEGMENT<6>     |    9.718|
SW<4>          |SEGMENT<7>     |    8.938|
SW<5>          |SEGMENT<7>     |    9.154|
SW<6>          |SEGMENT<7>     |    9.082|
SW<7>          |SEGMENT<7>     |    9.012|
---------------+---------------+---------+


Analysis completed Mon Nov 26 19:43:21 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5100 MB



