Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Nov 16 18:17:56 2025
| Host         : DESKTOP-6LGOCJL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lock_timing_summary_routed.rpt -pb Lock_timing_summary_routed.pb -rpx Lock_timing_summary_routed.rpx -warn_on_violation
| Design       : Lock
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     103         
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (190)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (105)
--------------------------
 There are 103 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM/state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (190)
--------------------------------------------------
 There are 190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  191          inf        0.000                      0                  191           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           191 Endpoints
Min Delay           191 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM/state_led_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.862ns  (logic 4.147ns (70.754%)  route 1.714ns (29.246%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        LDCE                         0.000     0.000 r  FSM/state_led_reg[0]/G
    SLICE_X112Y50        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  FSM/state_led_reg[0]/Q
                         net (fo=1, routed)           1.714     2.339    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     5.862 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.862    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 North/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            North/cnt_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.316ns  (logic 0.704ns (21.232%)  route 2.612ns (78.768%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE                         0.000     0.000 r  North/cnt_reg[15]/C
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  North/cnt_reg[15]/Q
                         net (fo=2, routed)           0.833     1.289    North/cnt_reg[15]
    SLICE_X108Y55        LUT5 (Prop_lut5_I0_O)        0.124     1.413 r  North/cnt[0]_i_5/O
                         net (fo=2, routed)           0.975     2.388    North/cnt[0]_i_5_n_0
    SLICE_X110Y52        LUT6 (Prop_lut6_I2_O)        0.124     2.512 r  North/cnt[0]_i_1/O
                         net (fo=20, routed)          0.804     3.316    North/cnt[0]_i_1_n_0
    SLICE_X109Y55        FDRE                                         r  North/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 North/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            North/cnt_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.316ns  (logic 0.704ns (21.232%)  route 2.612ns (78.768%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE                         0.000     0.000 r  North/cnt_reg[15]/C
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  North/cnt_reg[15]/Q
                         net (fo=2, routed)           0.833     1.289    North/cnt_reg[15]
    SLICE_X108Y55        LUT5 (Prop_lut5_I0_O)        0.124     1.413 r  North/cnt[0]_i_5/O
                         net (fo=2, routed)           0.975     2.388    North/cnt[0]_i_5_n_0
    SLICE_X110Y52        LUT6 (Prop_lut6_I2_O)        0.124     2.512 r  North/cnt[0]_i_1/O
                         net (fo=20, routed)          0.804     3.316    North/cnt[0]_i_1_n_0
    SLICE_X109Y55        FDRE                                         r  North/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 North/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            North/cnt_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.316ns  (logic 0.704ns (21.232%)  route 2.612ns (78.768%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE                         0.000     0.000 r  North/cnt_reg[15]/C
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  North/cnt_reg[15]/Q
                         net (fo=2, routed)           0.833     1.289    North/cnt_reg[15]
    SLICE_X108Y55        LUT5 (Prop_lut5_I0_O)        0.124     1.413 r  North/cnt[0]_i_5/O
                         net (fo=2, routed)           0.975     2.388    North/cnt[0]_i_5_n_0
    SLICE_X110Y52        LUT6 (Prop_lut6_I2_O)        0.124     2.512 r  North/cnt[0]_i_1/O
                         net (fo=20, routed)          0.804     3.316    North/cnt[0]_i_1_n_0
    SLICE_X109Y55        FDRE                                         r  North/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 North/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            North/cnt_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.316ns  (logic 0.704ns (21.232%)  route 2.612ns (78.768%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE                         0.000     0.000 r  North/cnt_reg[15]/C
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  North/cnt_reg[15]/Q
                         net (fo=2, routed)           0.833     1.289    North/cnt_reg[15]
    SLICE_X108Y55        LUT5 (Prop_lut5_I0_O)        0.124     1.413 r  North/cnt[0]_i_5/O
                         net (fo=2, routed)           0.975     2.388    North/cnt[0]_i_5_n_0
    SLICE_X110Y52        LUT6 (Prop_lut6_I2_O)        0.124     2.512 r  North/cnt[0]_i_1/O
                         net (fo=20, routed)          0.804     3.316    North/cnt[0]_i_1_n_0
    SLICE_X109Y55        FDRE                                         r  North/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 West/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            West/cnt_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.185ns  (logic 0.766ns (24.050%)  route 2.419ns (75.950%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE                         0.000     0.000 r  West/cnt_reg[15]/C
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  West/cnt_reg[15]/Q
                         net (fo=2, routed)           0.811     1.329    West/cnt_reg[15]
    SLICE_X113Y58        LUT5 (Prop_lut5_I0_O)        0.124     1.453 r  West/cnt[0]_i_5__2/O
                         net (fo=2, routed)           0.960     2.412    West/cnt[0]_i_5__2_n_0
    SLICE_X113Y55        LUT6 (Prop_lut6_I2_O)        0.124     2.536 r  West/cnt[0]_i_1__2/O
                         net (fo=20, routed)          0.649     3.185    West/cnt[0]_i_1__2_n_0
    SLICE_X112Y58        FDRE                                         r  West/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 West/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            West/cnt_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.185ns  (logic 0.766ns (24.050%)  route 2.419ns (75.950%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE                         0.000     0.000 r  West/cnt_reg[15]/C
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  West/cnt_reg[15]/Q
                         net (fo=2, routed)           0.811     1.329    West/cnt_reg[15]
    SLICE_X113Y58        LUT5 (Prop_lut5_I0_O)        0.124     1.453 r  West/cnt[0]_i_5__2/O
                         net (fo=2, routed)           0.960     2.412    West/cnt[0]_i_5__2_n_0
    SLICE_X113Y55        LUT6 (Prop_lut6_I2_O)        0.124     2.536 r  West/cnt[0]_i_1__2/O
                         net (fo=20, routed)          0.649     3.185    West/cnt[0]_i_1__2_n_0
    SLICE_X112Y58        FDRE                                         r  West/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 West/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            West/cnt_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.185ns  (logic 0.766ns (24.050%)  route 2.419ns (75.950%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE                         0.000     0.000 r  West/cnt_reg[15]/C
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  West/cnt_reg[15]/Q
                         net (fo=2, routed)           0.811     1.329    West/cnt_reg[15]
    SLICE_X113Y58        LUT5 (Prop_lut5_I0_O)        0.124     1.453 r  West/cnt[0]_i_5__2/O
                         net (fo=2, routed)           0.960     2.412    West/cnt[0]_i_5__2_n_0
    SLICE_X113Y55        LUT6 (Prop_lut6_I2_O)        0.124     2.536 r  West/cnt[0]_i_1__2/O
                         net (fo=20, routed)          0.649     3.185    West/cnt[0]_i_1__2_n_0
    SLICE_X112Y58        FDRE                                         r  West/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 West/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            West/cnt_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.185ns  (logic 0.766ns (24.050%)  route 2.419ns (75.950%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE                         0.000     0.000 r  West/cnt_reg[15]/C
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  West/cnt_reg[15]/Q
                         net (fo=2, routed)           0.811     1.329    West/cnt_reg[15]
    SLICE_X113Y58        LUT5 (Prop_lut5_I0_O)        0.124     1.453 r  West/cnt[0]_i_5__2/O
                         net (fo=2, routed)           0.960     2.412    West/cnt[0]_i_5__2_n_0
    SLICE_X113Y55        LUT6 (Prop_lut6_I2_O)        0.124     2.536 r  West/cnt[0]_i_1__2/O
                         net (fo=20, routed)          0.649     3.185    West/cnt[0]_i_1__2_n_0
    SLICE_X112Y58        FDRE                                         r  West/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 West/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            West/cnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.178ns  (logic 0.766ns (24.104%)  route 2.412ns (75.896%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE                         0.000     0.000 r  West/cnt_reg[15]/C
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  West/cnt_reg[15]/Q
                         net (fo=2, routed)           0.811     1.329    West/cnt_reg[15]
    SLICE_X113Y58        LUT5 (Prop_lut5_I0_O)        0.124     1.453 r  West/cnt[0]_i_5__2/O
                         net (fo=2, routed)           0.960     2.412    West/cnt[0]_i_5__2_n_0
    SLICE_X113Y55        LUT6 (Prop_lut6_I2_O)        0.124     2.536 r  West/cnt[0]_i_1__2/O
                         net (fo=20, routed)          0.642     3.178    West/cnt[0]_i_1__2_n_0
    SLICE_X112Y55        FDRE                                         r  West/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 West/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            West/sync_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE                         0.000     0.000 r  West/sync_reg_reg[0]/C
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  West/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    West/p_0_in__2[1]
    SLICE_X113Y58        FDRE                                         r  West/sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 East/btn_state_d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            East/pulse_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y51        FDRE                         0.000     0.000 r  East/btn_state_d_reg/C
    SLICE_X110Y51        FDRE (Prop_fdre_C_Q)         0.128     0.128 f  East/btn_state_d_reg/Q
                         net (fo=1, routed)           0.062     0.190    East/btn_state_d
    SLICE_X110Y51        LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  East/pulse_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.289    East/pulse_out0
    SLICE_X110Y51        FDRE                                         r  East/pulse_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 North/btn_state_d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            North/pulse_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE                         0.000     0.000 r  North/btn_state_d_reg/C
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.128     0.128 f  North/btn_state_d_reg/Q
                         net (fo=1, routed)           0.062     0.190    North/btn_state_d
    SLICE_X110Y50        LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  North/pulse_out_i_1/O
                         net (fo=1, routed)           0.000     0.289    North/pulse_out0
    SLICE_X110Y50        FDRE                                         r  North/pulse_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 North/pulse_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE                         0.000     0.000 r  North/pulse_out_reg/C
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  North/pulse_out_reg/Q
                         net (fo=7, routed)           0.110     0.251    FSM/btn_N_p
    SLICE_X111Y50        LUT6 (Prop_lut6_I5_O)        0.045     0.296 r  FSM/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.296    FSM/state[0]_i_1_n_0
    SLICE_X111Y50        FDCE                                         r  FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 East/btn_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            East/btn_state_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.299%)  route 0.157ns (52.701%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE                         0.000     0.000 r  East/btn_state_reg/C
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  East/btn_state_reg/Q
                         net (fo=4, routed)           0.157     0.298    East/btn_state_reg_n_0
    SLICE_X110Y51        FDRE                                         r  East/btn_state_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 North/btn_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            North/btn_state_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.299%)  route 0.157ns (52.701%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52        FDRE                         0.000     0.000 r  North/btn_state_reg/C
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  North/btn_state_reg/Q
                         net (fo=4, routed)           0.157     0.298    North/btn_state_reg_n_0
    SLICE_X110Y50        FDRE                                         r  North/btn_state_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 East/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            East/btn_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE                         0.000     0.000 r  East/sync_reg_reg[1]/C
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  East/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.076     0.204    East/sync_reg_reg_n_0_[1]
    SLICE_X110Y53        LUT6 (Prop_lut6_I0_O)        0.099     0.303 r  East/btn_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.303    East/btn_state_i_1__0_n_0
    SLICE_X110Y53        FDRE                                         r  East/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 North/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            North/sync_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.148ns (48.473%)  route 0.157ns (51.527%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDRE                         0.000     0.000 r  North/sync_reg_reg[0]/C
    SLICE_X112Y52        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  North/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.157     0.305    North/p_0_in[1]
    SLICE_X110Y51        FDRE                                         r  North/sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 North/pulse_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.545%)  route 0.149ns (44.455%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE                         0.000     0.000 r  North/pulse_out_reg/C
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  North/pulse_out_reg/Q
                         net (fo=7, routed)           0.149     0.290    FSM/btn_N_p
    SLICE_X111Y50        LUT6 (Prop_lut6_I5_O)        0.045     0.335 r  FSM/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.335    FSM/state[1]_i_1_n_0
    SLICE_X111Y50        FDCE                                         r  FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 East/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            East/sync_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.128ns (36.483%)  route 0.223ns (63.517%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE                         0.000     0.000 r  East/sync_reg_reg[0]/C
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  East/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.223     0.351    East/p_0_in__0[1]
    SLICE_X110Y53        FDRE                                         r  East/sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





