# Performance Monitoring Events for the Sixth Generation Intel Core Processors Based on the Skylake Microarchitecture - V48
# 3/16/2020 9:57:53 AM
# Copyright (c) 2007 - 2017 Intel Corporation. All rights reserved.
UNIT	CODE	UMASK	NAME	DESCRIPTION	COUNTER	OTHER	eLLC_PRESENT
NCU	0x0	0x01	UNC_CLOCK.SOCKET	This 48-bit fixed counter counts the UCLK cycles	FIXED	0x40	0
ARB	0x80	0x01	UNC_ARB_TRK_OCCUPANCY.ALL	Number of all Core entries outstanding for the memory controller. The outstanding interval starts after LLC miss till return of first data chunk. Accounts for Coherent and non-coherent traffic.	0	0x40	0
ARB	0x80	0x01	UNC_ARB_TRK_OCCUPANCY.CYCLES_WITH_ANY_REQUEST	Cycles with at least one request outstanding is waiting for data return from memory controller. Account for coherent and non-coherent requests initiated by IA Cores, Processor Graphics Unit, or LLC.	0	0x140	0
ARB	0x80	0x02	UNC_ARB_TRK_OCCUPANCY.DATA_READ	Number of Core Data Read entries outstanding for the memory controller. The outstanding interval starts after LLC miss till return of first data chunk.	0	0x40	0
ARB	0x81	0x01	UNC_ARB_TRK_REQUESTS.ALL	Total number of Core outgoing entries allocated. Accounts for Coherent and non-coherent traffic.	0,1	0x40	0
ARB	0x81	0x02	UNC_ARB_TRK_REQUESTS.DRD_DIRECT	Number of Core coherent Data Read requests sent to memory controller whose data is returned directly to requesting agent.	0,1	0x40	0
ARB	0x81	0x02	UNC_ARB_TRK_REQUESTS.DATA_READ	Number of Core coherent Data Read requests sent to memory controller whose data is returned directly to requesting agent.	0,1	0x40	0
ARB	0x81	0x20	UNC_ARB_TRK_REQUESTS.WRITES	Number of Writes allocated - any write transactions: full/partials writes and evictions.	0,1	0x40	0
ARB	0x84	0x01	UNC_ARB_COH_TRK_REQUESTS.ALL	Number of entries allocated. Account for Any type: e.g. Snoop, Core aperture, etc.	0,1	0x40	0
