# GPIO IP Core Memory Map
# This YAML file defines the complete register map for a configurable GPIO IP core

registers:
  - name: data
    offset: 0x00
    description: "GPIO data register - controls output values and reads input values"
    fields:
      - name: gpio_pins
        bits: "31:0"
        access: rw
        description: "GPIO pin data values (bit N controls pin N)"

  - name: direction
    offset: 0x04
    description: "GPIO direction register - configures pins as input (0) or output (1)"
    fields:
      - name: gpio_dir
        bits: "31:0"
        access: rw
        description: "GPIO pin directions (0=input, 1=output)"

  - name: interrupt_enable
    offset: 0x08
    description: "Interrupt enable register - enables interrupts for each pin"
    fields:
      - name: int_enable
        bits: "31:0"
        access: rw
        description: "Interrupt enable for each pin (1=enabled, 0=disabled)"

  - name: interrupt_status
    offset: 0x0C
    description: "Interrupt status register - shows pending interrupts for each pin"
    fields:
      - name: int_status
        bits: "31:0"
        access: ro
        description: "Interrupt status for each pin (1=pending, 0=clear)"

  - name: interrupt_clear
    offset: 0x10
    description: "Interrupt clear register - write 1 to clear interrupt flags"
    fields:
      - name: int_clear
        bits: "31:0"
        access: wo
        description: "Write 1 to clear interrupt status (write-only, self-clearing)"

  - name: config
    offset: 0x14
    description: "GPIO configuration register"
    fields:
      - name: pin_count
        bits: "7:0"
        access: ro
        description: "Number of implemented GPIO pins (read-only)"
      - name: has_interrupts
        bit: 8
        access: ro
        description: "Indicates if interrupt functionality is implemented"
      - name: version
        bits: "23:16"
        access: ro
        description: "IP core version number"
      - name: enable
        bit: 31
        access: rw
        description: "Global enable for the GPIO core"
