// Seed: 1807003717
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  ;
  wire id_5, id_6;
  logic id_7;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input wor id_2,
    input tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input uwire id_7,
    input wand id_8
);
  logic [7:0][1] id_10;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
