Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
Bryan A. Brady, Daniel Holcomb, and Sanjit A. Seshia. 2011. Counterexample-guided smt-driven optimal buffer sizing. In Proceeding of the Design, Automation and Test in Europe Conference (DATE'11). 1--6.
Davide Bertozzi , Antoine Jalabert , Srinivasan Murali , Rutuparna Tamhankar , Stergios Stergiou , Luca Benini , Giovanni De Micheli, NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip, IEEE Transactions on Parallel and Distributed Systems, v.16 n.2, p.113-129, February 2005[doi>10.1109/TPDS.2005.22]
Xuning Chen , Li-Shiuan Peh, Leakage power modeling and optimization in interconnection networks, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871531]
Martijn Coenen , Srinivasan Murali , Andrei Ruadulescu , Kees Goossens , Giovanni De Micheli, A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176287]
Caroline Concatto, Anelise Kologeski, Luigi Carro, Fernanda Kastensmidt, Gianluca Palermo, and Cristina Silvano. 2011. Two-levels of adaptive buffer for virtual channel router in nocs. In Proceedings of the 19<sup>th</sup> IFIP/IEEE International Conference on VLSI and System-on-Chip (VLSI-SoC'11). 302--307.
W. J. Dally, Virtual-Channel Flow Control, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.194-205, March 1992[doi>10.1109/71.127260]
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
John Dielissen, Andrei Rădulescu, Kees Goossens, and Edwin Rijpkema. 2003. Concepts and implementation of the philips network-on-chip. In Proceedings of the International Workshop on IP Based SoC Design (IPSOC'03). 269--272.
Jingcao Hu , R. Marculescu, Application-specific buffer space allocation for networks-on-chip router design, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.354-361, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382601]
Jingcao Hu , Umit Y. Ogras , Radu Marculescu, System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.12, p.2919-2933, December 2006[doi>10.1109/TCAD.2006.882474]
Fahimeh Jafari , Zhonghai Lu , Axel Jantsch , Mohammad H. Yaghmaee, Optimal regulation of traffic flows in networks-on-chip, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Nikolay Kavaldjiev, Gerard J. M. Smit, and Pierre G. Jansen. 2004. A virtual channel router for on-chip networks. In Proceedings of the IEEE International SOC Conference (SOCC'04). 289--293.
A. E. Kiasari , S. Hessabi , H. Sarbazi-Azad, PERMAP: A performance-aware mapping for application-specific SoCs, Proceedings of the 2008 International Conference on Application-Specific Systems, Architectures and Processors, p.73-78, July 02-04, 2008[doi>10.1109/ASAP.2008.4580157]
A Network on Chip Architecture and Design Methodology, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.117, April 25-26, 2002
Weichen Liu , Jiang Xu , Xiaowen Wu , Yaoyao Ye , Xuan Wang , Wei Zhang , Mahdi Nikdast , Zhehui Wang, A NoC Traffic Suite Based on Real Applications, Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI, p.66-71, July 04-06, 2011[doi>10.1109/ISVLSI.2011.49]
Débora Matos , Caroline Concatto , Márcio Kreutz , Fernanda Kastensmidt , Luigi Carro , Altamiro Susin, Reconfigurable Routers for Low Power and High Performance, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.11, p.2045-2057, November 2011[doi>10.1109/TVLSI.2010.2068064]
Robert Mullins , Andrew West , Simon Moore, Low-Latency Virtual-Channel Routers for On-Chip Networks, Proceedings of the 31st annual international symposium on Computer architecture, p.188, June 19-23, 2004, München, Germany
NCIC. 2012. http://www.cic.org.tw/cic_v13/.
Edwin Rijpkema, Kees Goossens, Andrei Rădulescu, John Dielissen, Jef van Meerbergen, Paul Wielage, and Erwin Waterlander. 2003. Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip. IEE Proc. Comput. Digital Techniques 150, 5, 294--302.
Ilkka Saastamoinen, Mikko Alho, and Jari Nurmi. 2003. Buffer implementation for Proteo network-on-chip. In Proceeding of the International Symposium on Circuits and Systems (ISCAS'03). 113--116.
Pradip Kumar Sahu, Tapan Shah, Kanchan Manna, and Santanu Chattopadhyay. 2013. Application mapping onto mesh-based network-on-chip using discrete particle swarm optimization. IEEE Trans. VLSI Syst. 22, 2, 300--312.
Sander Stuijk , Marc Geilen , Twan Basten, Throughput-Buffering Trade-Off Exploration for Cyclo-Static and Synchronous Dataflow Graphs, IEEE Transactions on Computers, v.57 n.10, p.1331-1345, October 2008[doi>10.1109/TC.2008.58]
Wan-Ting Su , Jih-Sheng Shen , Pao-Ann Hsiung, Network-on-chip router design with buffer-stealing, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.160-164, January 25-28, 2011, Yokohama, Japan
Yuval Tamir , Gregory L. Frazier, Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches, IEEE Transactions on Computers, v.41 n.6, p.725-737, June 1992[doi>10.1109/12.144624]
Leonel P. Tedesco, Ney Calazans, and Fernando Moraes. 2008. Buffer sizing for multimedia flows in packet-switching nocs. J. Integr. Circ. Syst. 3, 1, 46--56.
S. Umamaheswari, N. Nancy, and J. R. Perinbam. 2012. Dynamic buffer management to improve the performance of fault tolerance adaptive network-on-chip applications. In Proceedings of the 2<sup>nd</sup> International Conference on Recent Trends in Information Technology (ICRTIT'12). 452--457.
Li-Wei Wang, Optimal Buffering Resources Allocation of On-Chip Networks with Finite Buffers, Proceedings of the 2011 4th International Conference on Intelligent Networks and Intelligent Systems, p.113-116, November 01-03, 2011[doi>10.1109/ICINIS.2011.32]
Hangsheng Wang , Li-Shiuan Peh , Sharad Malik, Power-driven Design of Router Microarchitectures in On-chip Networks, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.105, December 03-05, 2003
Maarten H. Wiggers , Marco J. G. Bekooij , Gerard J. M. Smit, Efficient computation of buffer capacities for cyclo-static dataflow graphs, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278647]
Terry Tao Ye , Giovanni De Micheli , Luca Benini, Analysis of power consumption on switch fabrics in network routers, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514051]
Yaming Yin, Shuming Chen, and Xiao Hu. 2010. Input buffer planning for network-on-chip router design. In Proceeding of the International Conference on Computer Application and System Modeling (ICCASM'10). v13-201--v13-204.
Wenbiao Zhou, Zhenyu Liu, Yanjun Zhang, Siye Wang, Dake Liu. 2012. A high-through and size-efficient noc buffer design method. In Proceedings of the International Conference on Systems and Informatics (ICSAI'12). 4--7.
