// Seed: 956572987
module module_0;
  function int id_1(id_2);
    id_1 <= 1;
  endfunction
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wor id_5,
    input tri id_6,
    input wand id_7,
    output supply1 id_8,
    input uwire id_9
);
  tri1 id_11;
  assign id_12 = id_1;
  tri id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_14;
  tri0 id_15;
  initial {id_13, 1'd0, id_2, 1'b0, id_15} -= id_13;
  always @(posedge 1'd0 or posedge id_4) id_13 = id_15;
  wire id_16;
endmodule
