

================================================================
== Vitis HLS Report for 'rsa'
================================================================
* Date:           Tue Dec  3 15:56:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.284 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     1059|   133411|  10.590 us|  1.334 ms|  1060|  133412|       no|
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+---------+---------+----------+----------+-----+--------+---------+
        |                       |             |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
        |        Instance       |    Module   |   min   |   max   |    min   |    max   | min |   max  |   Type  |
        +-----------------------+-------------+---------+---------+----------+----------+-----+--------+---------+
        |grp_mod_inverse_fu_91  |mod_inverse  |      139|    17665|  1.390 us|  0.177 ms|  139|   17665|       no|
        |grp_mod_exp_fu_97      |mod_exp      |      523|   132875|  5.230 us|  1.329 ms|  523|  132875|       no|
        |grp_mod_exp_fu_104     |mod_exp      |      523|   132875|  5.230 us|  1.329 ms|  523|  132875|       no|
        +-----------------------+-------------+---------+---------+----------+----------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1042|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|  265|   17272|  16396|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   2693|    -|
|Register         |        -|    -|    3108|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  265|   20380|  20131|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|  120|      19|     37|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+-----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+-----+------+------+-----+
    |add_256ns_256ns_256_2_1_U21         |add_256ns_256ns_256_2_1         |        0|    0|   580|   132|    0|
    |control_s_axi_U                     |control_s_axi                   |        0|    0|  1352|  2600|    0|
    |grp_mod_exp_fu_97                   |mod_exp                         |        0|  100|  4602|  4642|    0|
    |grp_mod_exp_fu_104                  |mod_exp                         |        0|  100|  4602|  4642|    0|
    |grp_mod_inverse_fu_91               |mod_inverse                     |        0|   15|  2917|  2461|    0|
    |mul_129s_128ns_257_5_1_U18          |mul_129s_128ns_257_5_1          |        0|   25|   441|   256|    0|
    |mul_130s_128ns_256_5_1_U20          |mul_130s_128ns_256_5_1          |        0|   25|   441|   256|    0|
    |srem_257ns_129ns_129_261_seq_1_U19  |srem_257ns_129ns_129_261_seq_1  |        0|    0|   779|   469|    0|
    |urem_256ns_256s_128_260_seq_1_U16   |urem_256ns_256s_128_260_seq_1   |        0|    0|   779|   469|    0|
    |urem_256ns_256s_128_260_seq_1_U17   |urem_256ns_256s_128_260_seq_1   |        0|    0|   779|   469|    0|
    +------------------------------------+--------------------------------+---------+-----+------+------+-----+
    |Total                               |                                |        0|  265| 17272| 16396|    0|
    +------------------------------------+--------------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |ret_V_1_fu_125_p2                  |         +|   0|  0|  136|         129|           2|
    |ret_V_fu_115_p2                    |         +|   0|  0|  136|         129|           2|
    |h_V_1_fu_221_p2                    |         -|   0|  0|  137|         130|         130|
    |ret_V_2_fu_167_p2                  |         -|   0|  0|  136|         129|         129|
    |ret_V_3_fu_173_p2                  |         -|   0|  0|  136|         129|         129|
    |icmp_ln1027_fu_187_p2              |      icmp|   0|  0|   50|         128|         128|
    |icmp_ln1035_fu_157_p2              |      icmp|   0|  0|   50|         128|         128|
    |ap_block_state262_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |h_V_2_fu_227_p3                    |    select|   0|  0|  130|           1|         130|
    |lhs_fu_179_p3                      |    select|   0|  0|  129|           1|         129|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 1042|         905|         908|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+------+-----------+-----+-----------+
    |    Name   |  LUT | Input Size| Bits| Total Bits|
    +-----------+------+-----------+-----+-----------+
    |ap_NS_fsm  |  2693|        538|    1|        538|
    +-----------+------+-----------+-----+-----------+
    |Total      |  2693|        538|    1|        538|
    +-----------+------+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |  537|   0|  537|          0|
    |d_read_reg_261                      |  256|   0|  256|          0|
    |dp_V_reg_302                        |  128|   0|  128|          0|
    |dq_V_reg_307                        |  128|   0|  128|          0|
    |grp_mod_exp_fu_104_ap_start_reg     |    1|   0|    1|          0|
    |grp_mod_exp_fu_97_ap_start_reg      |    1|   0|    1|          0|
    |grp_mod_inverse_fu_91_ap_start_reg  |    1|   0|    1|          0|
    |h_V_2_reg_367                       |  130|   0|  130|          0|
    |icmp_ln1027_reg_337                 |    1|   0|    1|          0|
    |lhs_reg_332                         |  129|   0|  129|          0|
    |mp_V_reg_317                        |  128|   0|  128|          0|
    |mq_V_reg_324                        |  128|   0|  128|          0|
    |mul_ln186_reg_382                   |  256|   0|  256|          0|
    |p_read_reg_274                      |  128|   0|  128|          0|
    |q_inv_V_reg_312                     |  128|   0|  128|          0|
    |q_read_reg_267                      |  128|   0|  128|          0|
    |ret_V_1_reg_287                     |  129|   0|  129|          0|
    |ret_V_4_reg_352                     |  257|   0|  257|          0|
    |ret_V_6_reg_362                     |  129|   0|  129|          0|
    |ret_V_reg_282                       |  129|   0|  129|          0|
    |y_read_reg_255                      |  256|   0|  256|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 3108|   0| 3108|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    8|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    8|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           rsa|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           rsa|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           rsa|  return value|
|mu_p                   |   in|  129|     ap_none|          mu_p|        scalar|
|mu_q                   |   in|  129|     ap_none|          mu_q|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

