[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/eg2000/src/T80/T80pa.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/eg2000/newrtl/t80pa.v
%3Cclass%3E=100
%3Cbasename%3E=T80pa
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=mode
%3CportOrder%3E=reset_n, clk, cen_p, cen_n, wait_n, int_n, nmi_n, busrq_n, m1_n, mreq_n, iorq_n, rd_n, wr_n, rfsh_n, halt_n, busak_n, out0, a, di, do, reg, dirset, dir
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
a\category=117
a\port=2
a\alias=A
a\type\Subtype\mark1=ieee::std_logic_vector
a\type\Subtype\mark2=ieee::std_logic_vector
a\type\Subtype\constraint\0\Range\dir=false
a\type\Subtype\constraint\0\Range\left\Constant\value=15
a\type\Subtype\constraint\0\Range\left\Constant\units=
a\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
a\type\Subtype\constraint\0\Range\right\Constant\value=0
a\type\Subtype\constraint\0\Range\right\Constant\units=
a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
busak\category=117
busak\port=0
busak\alias=BUSAK
busak\type\Subtype\mark1=ieee::std_logic
busak\type\Subtype\mark2=ieee::std_logic
busak_n\category=117
busak_n\port=2
busak_n\alias=BUSAK_n
busak_n\type\Subtype\mark1=ieee::std_logic
busak_n\type\Subtype\mark2=ieee::std_logic
busrq_n\category=117
busrq_n\port=1
busrq_n\alias=BUSRQ_n
busrq_n\type\Subtype\mark1=ieee::std_logic
busrq_n\type\Subtype\mark2=ieee::std_logic
busrq_n\init\Constant\value=1
busrq_n\init\Constant\units=
busrq_n\init\Constant\typeClass=0
cen\category=117
cen\port=0
cen\alias=CEN
cen\type\Subtype\mark1=ieee::std_logic
cen\type\Subtype\mark2=ieee::std_logic
cen_n\category=117
cen_n\port=1
cen_n\alias=CEN_n
cen_n\type\Subtype\mark1=ieee::std_logic
cen_n\type\Subtype\mark2=ieee::std_logic
cen_n\init\Constant\value=1
cen_n\init\Constant\units=
cen_n\init\Constant\typeClass=0
cen_p\category=117
cen_p\port=1
cen_p\alias=CEN_p
cen_p\type\Subtype\mark1=ieee::std_logic
cen_p\type\Subtype\mark2=ieee::std_logic
cen_p\init\Constant\value=1
cen_p\init\Constant\units=
cen_p\init\Constant\typeClass=0
cen_pol\category=117
cen_pol\port=0
cen_pol\alias=CEN_pol
cen_pol\type\Subtype\mark1=ieee::std_logic
cen_pol\type\Subtype\mark2=ieee::std_logic
clk\category=117
clk\port=1
clk\alias=CLK
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
di\category=117
di\port=1
di\alias=DI
di\type\Subtype\mark1=ieee::std_logic_vector
di\type\Subtype\mark2=ieee::std_logic_vector
di\type\Subtype\constraint\0\Range\dir=false
di\type\Subtype\constraint\0\Range\left\Constant\value=7
di\type\Subtype\constraint\0\Range\left\Constant\units=
di\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
di\type\Subtype\constraint\0\Range\right\Constant\value=0
di\type\Subtype\constraint\0\Range\right\Constant\units=
di\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
di_reg\category=117
di_reg\port=0
di_reg\alias=DI_Reg
di_reg\type\Subtype\mark1=ieee::std_logic_vector
di_reg\type\Subtype\mark2=ieee::std_logic_vector
di_reg\type\Subtype\constraint\0\Range\dir=false
di_reg\type\Subtype\constraint\0\Range\left\Constant\value=7
di_reg\type\Subtype\constraint\0\Range\left\Constant\units=
di_reg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
di_reg\type\Subtype\constraint\0\Range\right\Constant\value=0
di_reg\type\Subtype\constraint\0\Range\right\Constant\units=
di_reg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dir\category=117
dir\port=1
dir\alias=DIR
dir\type\Subtype\mark1=ieee::std_logic_vector
dir\type\Subtype\mark2=ieee::std_logic_vector
dir\type\Subtype\constraint\0\Range\dir=false
dir\type\Subtype\constraint\0\Range\left\Constant\value=211
dir\type\Subtype\constraint\0\Range\left\Constant\units=
dir\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dir\type\Subtype\constraint\0\Range\right\Constant\value=0
dir\type\Subtype\constraint\0\Range\right\Constant\units=
dir\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dirset\category=117
dirset\port=1
dirset\alias=DIRSet
dirset\type\Subtype\mark1=ieee::std_logic
dirset\type\Subtype\mark2=ieee::std_logic
dirset\init\Constant\value=0
dirset\init\Constant\units=
dirset\init\Constant\typeClass=0
do\category=117
do\port=2
do\alias=DO
do\type\Subtype\mark1=ieee::std_logic_vector
do\type\Subtype\mark2=ieee::std_logic_vector
do\type\Subtype\constraint\0\Range\dir=false
do\type\Subtype\constraint\0\Range\left\Constant\value=7
do\type\Subtype\constraint\0\Range\left\Constant\units=
do\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
do\type\Subtype\constraint\0\Range\right\Constant\value=0
do\type\Subtype\constraint\0\Range\right\Constant\units=
do\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
halt_n\category=117
halt_n\port=2
halt_n\alias=HALT_n
halt_n\type\Subtype\mark1=ieee::std_logic
halt_n\type\Subtype\mark2=ieee::std_logic
int_n\category=117
int_n\port=1
int_n\alias=INT_n
int_n\type\Subtype\mark1=ieee::std_logic
int_n\type\Subtype\mark2=ieee::std_logic
int_n\init\Constant\value=1
int_n\init\Constant\units=
int_n\init\Constant\typeClass=0
intcycle_n\category=117
intcycle_n\port=0
intcycle_n\alias=IntCycle_n
intcycle_n\type\Subtype\mark1=ieee::std_logic
intcycle_n\type\Subtype\mark2=ieee::std_logic
intcycled_n\category=117
intcycled_n\port=0
intcycled_n\alias=IntCycleD_n
intcycled_n\type\Subtype\mark1=ieee::std_logic_vector
intcycled_n\type\Subtype\mark2=ieee::std_logic_vector
intcycled_n\type\Subtype\constraint\0\Range\dir=false
intcycled_n\type\Subtype\constraint\0\Range\left\Constant\value=1
intcycled_n\type\Subtype\constraint\0\Range\left\Constant\units=
intcycled_n\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
intcycled_n\type\Subtype\constraint\0\Range\right\Constant\value=0
intcycled_n\type\Subtype\constraint\0\Range\right\Constant\units=
intcycled_n\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
iorq\category=117
iorq\port=0
iorq\alias=IORQ
iorq\type\Subtype\mark1=ieee::std_logic
iorq\type\Subtype\mark2=ieee::std_logic
iorq_n\category=117
iorq_n\port=2
iorq_n\alias=IORQ_n
iorq_n\type\Subtype\mark1=ieee::std_logic
iorq_n\type\Subtype\mark2=ieee::std_logic
m1_n\category=117
m1_n\port=2
m1_n\alias=M1_n
m1_n\type\Subtype\mark1=ieee::std_logic
m1_n\type\Subtype\mark2=ieee::std_logic
mcycle\category=117
mcycle\port=0
mcycle\alias=MCycle
mcycle\type\Subtype\mark1=ieee::std_logic_vector
mcycle\type\Subtype\mark2=ieee::std_logic_vector
mcycle\type\Subtype\constraint\0\Range\dir=false
mcycle\type\Subtype\constraint\0\Range\left\Constant\value=2
mcycle\type\Subtype\constraint\0\Range\left\Constant\units=
mcycle\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mcycle\type\Subtype\constraint\0\Range\right\Constant\value=0
mcycle\type\Subtype\constraint\0\Range\right\Constant\units=
mcycle\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mode\category=111
mode\port=0
mode\alias=Mode
mode\type\Subtype\mark1=ieee::integer
mode\type\Subtype\mark2=ieee::integer
mode\init\Constant\value=0
mode\init\Constant\units=
mode\init\Constant\typeClass=304
mreq_n\category=117
mreq_n\port=2
mreq_n\alias=MREQ_n
mreq_n\type\Subtype\mark1=ieee::std_logic
mreq_n\type\Subtype\mark2=ieee::std_logic
nmi_n\category=117
nmi_n\port=1
nmi_n\alias=NMI_n
nmi_n\type\Subtype\mark1=ieee::std_logic
nmi_n\type\Subtype\mark2=ieee::std_logic
nmi_n\init\Constant\value=1
nmi_n\init\Constant\units=
nmi_n\init\Constant\typeClass=0
noread\category=117
noread\port=0
noread\alias=NoRead
noread\type\Subtype\mark1=ieee::std_logic
noread\type\Subtype\mark2=ieee::std_logic
out0\category=117
out0\port=1
out0\alias=OUT0
out0\type\Subtype\mark1=ieee::std_logic
out0\type\Subtype\mark2=ieee::std_logic
out0\init\Constant\value=0
out0\init\Constant\units=
out0\init\Constant\typeClass=0
rd_n\category=117
rd_n\port=2
rd_n\alias=RD_n
rd_n\type\Subtype\mark1=ieee::std_logic
rd_n\type\Subtype\mark2=ieee::std_logic
reg\category=117
reg\port=2
reg\alias=REG
reg\type\Subtype\mark1=ieee::std_logic_vector
reg\type\Subtype\mark2=ieee::std_logic_vector
reg\type\Subtype\constraint\0\Range\dir=false
reg\type\Subtype\constraint\0\Range\left\Constant\value=211
reg\type\Subtype\constraint\0\Range\left\Constant\units=
reg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg\type\Subtype\constraint\0\Range\right\Constant\value=0
reg\type\Subtype\constraint\0\Range\right\Constant\units=
reg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reset_n\category=117
reset_n\port=1
reset_n\alias=RESET_n
reset_n\type\Subtype\mark1=ieee::std_logic
reset_n\type\Subtype\mark2=ieee::std_logic
rfsh_n\category=117
rfsh_n\port=2
rfsh_n\alias=RFSH_n
rfsh_n\type\Subtype\mark1=ieee::std_logic
rfsh_n\type\Subtype\mark2=ieee::std_logic
rtl\category=101
rtl\port=0
rtl\alias=rtl
t80pa\category=100
t80pa\port=0
t80pa\alias=T80pa
tstate\category=117
tstate\port=0
tstate\alias=TState
tstate\type\Subtype\mark1=ieee::std_logic_vector
tstate\type\Subtype\mark2=ieee::std_logic_vector
tstate\type\Subtype\constraint\0\Range\dir=false
tstate\type\Subtype\constraint\0\Range\left\Constant\value=2
tstate\type\Subtype\constraint\0\Range\left\Constant\units=
tstate\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
tstate\type\Subtype\constraint\0\Range\right\Constant\value=0
tstate\type\Subtype\constraint\0\Range\right\Constant\units=
tstate\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
u0\category=105
u0\port=0
u0\alias=u0
wait_n\category=117
wait_n\port=1
wait_n\alias=WAIT_n
wait_n\type\Subtype\mark1=ieee::std_logic
wait_n\type\Subtype\mark2=ieee::std_logic
wait_n\init\Constant\value=1
wait_n\init\Constant\units=
wait_n\init\Constant\typeClass=0
wr_n\category=117
wr_n\port=2
wr_n\alias=WR_n
wr_n\type\Subtype\mark1=ieee::std_logic
wr_n\type\Subtype\mark2=ieee::std_logic
write\category=117
write\port=0
write\alias=Write
write\type\Subtype\mark1=ieee::std_logic
write\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
