{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645028043987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645028043987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 16 11:14:03 2022 " "Processing started: Wed Feb 16 11:14:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645028043987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1645028043987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uk101_41kRAM -c uk101_41kRAM " "Command: quartus_sta uk101_41kRAM -c uk101_41kRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1645028043988 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1645028044148 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1645028045202 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028045252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028045252 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1645028045726 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uk101_41kRAM.sdc " "Synopsys Design Constraints File file not found: 'uk101_41kRAM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1645028045801 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028045802 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645028045808 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645028045808 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645028045808 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645028045808 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028045809 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuClock cpuClock " "create_clock -period 1.000 -name cpuClock cpuClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645028045810 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serialClock serialClock " "create_clock -period 1.000 -name serialClock serialClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645028045810 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645028045810 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645028045819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645028045819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645028045819 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645028045819 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1645028045827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645028046050 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1645028046051 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1645028046066 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645028046237 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645028046237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.329 " "Worst-case setup slack is -14.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.329           -1704.543 cpuClock  " "  -14.329           -1704.543 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.270            -421.278 serialClock  " "  -11.270            -421.278 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.846           -1226.622 clk  " "   -8.846           -1226.622 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.739               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.739               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028046241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.220 " "Worst-case hold slack is 0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 serialClock  " "    0.220               0.000 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.511               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 clk  " "    0.540               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 cpuClock  " "    0.553               0.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028046263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.335 " "Worst-case recovery slack is -10.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.335            -274.354 serialClock  " "  -10.335            -274.354 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028046269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.468 " "Worst-case removal slack is 0.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 serialClock  " "    0.468               0.000 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028046275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -246.680 cpuClock  " "   -3.166            -246.680 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -143.731 serialClock  " "   -3.166            -143.731 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.077               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    6.077               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.611               0.000 clk  " "    8.611               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028046282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028046282 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645028046311 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645028046311 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645028046316 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645028046368 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645028050794 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645028051110 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645028051110 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645028051110 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645028051110 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645028051312 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645028051369 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645028051369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.386 " "Worst-case setup slack is -14.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.386           -1682.943 cpuClock  " "  -14.386           -1682.943 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.935            -404.398 serialClock  " "  -10.935            -404.398 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.318           -1126.522 clk  " "   -8.318           -1126.522 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.415               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.415               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028051372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.226 " "Worst-case hold slack is 0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 serialClock  " "    0.226               0.000 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 clk  " "    0.240               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.528               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 cpuClock  " "    0.534               0.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028051397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.071 " "Worst-case recovery slack is -10.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.071            -265.844 serialClock  " "  -10.071            -265.844 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028051457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.352 " "Worst-case removal slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 serialClock  " "    0.352               0.000 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028051462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -244.729 cpuClock  " "   -3.166            -244.729 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -143.253 serialClock  " "   -3.166            -143.253 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.022               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    6.022               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.541               0.000 clk  " "    8.541               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028051511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028051511 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645028051539 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645028051539 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1645028051544 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645028051898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645028054395 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645028054601 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645028054601 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645028054601 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645028054601 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645028054814 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645028054835 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645028054835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.266 " "Worst-case setup slack is -6.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.266            -741.649 cpuClock  " "   -6.266            -741.649 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.777            -167.157 serialClock  " "   -4.777            -167.157 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.188            -598.577 clk  " "   -4.188            -598.577 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.069               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   11.069               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028054839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.182 " "Worst-case hold slack is -0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182              -0.182 serialClock  " "   -0.182              -0.182 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 cpuClock  " "    0.142               0.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk  " "    0.144               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.177               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028054863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.251 " "Worst-case recovery slack is -4.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.251            -111.001 serialClock  " "   -4.251            -111.001 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028054871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.181 " "Worst-case removal slack is -0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181              -2.341 serialClock  " "   -0.181              -2.341 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028054886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -57.864 serialClock  " "   -2.174             -57.864 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -40.188 cpuClock  " "   -2.174             -40.188 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.581               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    6.581               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.481               0.000 clk  " "    8.481               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028054892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028054892 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645028054921 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645028054921 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645028054926 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645028055196 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645028055196 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645028055196 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645028055196 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645028055399 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645028055422 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645028055422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.573 " "Worst-case setup slack is -5.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.573            -655.689 cpuClock  " "   -5.573            -655.689 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.290            -148.344 serialClock  " "   -4.290            -148.344 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.496            -492.429 clk  " "   -3.496            -492.429 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.315               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   11.315               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028055427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.162 " "Worst-case hold slack is -0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162              -0.162 serialClock  " "   -0.162              -0.162 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.013 clk  " "   -0.013              -0.013 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 cpuClock  " "    0.096               0.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.168               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028055452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.846 " "Worst-case recovery slack is -3.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.846            -100.396 serialClock  " "   -3.846            -100.396 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028055459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.172 " "Worst-case removal slack is -0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -2.236 serialClock  " "   -0.172              -2.236 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028055464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -56.889 serialClock  " "   -2.174             -56.889 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -35.824 cpuClock  " "   -2.174             -35.824 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.582               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    6.582               0.000 pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.434               0.000 clk  " "    8.434               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645028055551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645028055551 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645028055618 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645028055618 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645028058622 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645028058625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5241 " "Peak virtual memory: 5241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645028058815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 16 11:14:18 2022 " "Processing ended: Wed Feb 16 11:14:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645028058815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645028058815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645028058815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1645028058815 ""}
