--
--	Conversion of Design01.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Nov 26 23:29:02 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \Right_Eyebrow:PWMUDB:km_run\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_45 : bit;
SIGNAL one : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCapture\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:capt_rising\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:capt_falling\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:hwCapture\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:hwEnable\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:trig_last\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:trig_rise\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:trig_fall\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:trig_out\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:runmode_enable\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_44 : bit;
SIGNAL \Right_Eyebrow:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_enable\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:tc_i\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sc_kill\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:min_kill\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_kill\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:km_tc\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:db_tc\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_sel\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_0\ : bit;
SIGNAL \Right_Eyebrow:Net_55\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCompare1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_status\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCompare2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_status\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:fifo_full\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_capture\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:nc2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:nc3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:nc1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:nc4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:nc5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:nc6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:nc7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_less\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_less\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:compare1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:compare2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm_i\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm1_i\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm2_i\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Right_Eyebrow:Net_101\ : bit;
SIGNAL \Right_Eyebrow:Net_96\ : bit;
SIGNAL Net_60 : bit;
SIGNAL Net_61 : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm_temp\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODIN1_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODIN1_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_68 : bit;
SIGNAL Net_62 : bit;
SIGNAL Net_59 : bit;
SIGNAL \Right_Eyebrow:Net_113\ : bit;
SIGNAL \Right_Eyebrow:Net_107\ : bit;
SIGNAL \Right_Eyebrow:Net_114\ : bit;
SIGNAL tmpOE__Right_Eyebrow_Inner_net_0 : bit;
SIGNAL tmpFB_0__Right_Eyebrow_Inner_net_0 : bit;
SIGNAL tmpIO_0__Right_Eyebrow_Inner_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Eyebrow_Inner_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Eyebrow_Inner_net_0 : bit;
SIGNAL tmpOE__Right_Eyebrow_Outer_net_0 : bit;
SIGNAL tmpFB_0__Right_Eyebrow_Outer_net_0 : bit;
SIGNAL tmpIO_0__Right_Eyebrow_Outer_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Eyebrow_Outer_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Eyebrow_Outer_net_0 : bit;
SIGNAL \Left_Eyebrow:PWMUDB:km_run\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_115 : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCapture\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:capt_rising\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:capt_falling\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:hwCapture\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:hwEnable\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:trig_last\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:trig_rise\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:trig_fall\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:trig_out\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:runmode_enable\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_114 : bit;
SIGNAL \Left_Eyebrow:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_enable\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:tc_i\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sc_kill\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:min_kill\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_kill\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:km_tc\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:db_tc\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_sel\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_0\ : bit;
SIGNAL \Left_Eyebrow:Net_55\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCompare1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_status\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCompare2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_status\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:fifo_full\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_capture\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:nc2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:nc3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:nc1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:nc4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:nc5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:nc6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:nc7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_less\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_less\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:compare1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:compare2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm_i\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm1_i\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm2_i\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Left_Eyebrow:Net_101\ : bit;
SIGNAL \Left_Eyebrow:Net_96\ : bit;
SIGNAL Net_175 : bit;
SIGNAL Net_187 : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm_temp\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODIN2_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODIN2_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_234 : bit;
SIGNAL Net_228 : bit;
SIGNAL Net_227 : bit;
SIGNAL \Left_Eyebrow:Net_113\ : bit;
SIGNAL \Left_Eyebrow:Net_107\ : bit;
SIGNAL \Left_Eyebrow:Net_114\ : bit;
SIGNAL tmpOE__Left_Eyebrow_Inner_net_0 : bit;
SIGNAL tmpFB_0__Left_Eyebrow_Inner_net_0 : bit;
SIGNAL tmpIO_0__Left_Eyebrow_Inner_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Eyebrow_Inner_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Eyebrow_Inner_net_0 : bit;
SIGNAL tmpOE__Left_Eyebrow_Outer_net_0 : bit;
SIGNAL tmpFB_0__Left_Eyebrow_Outer_net_0 : bit;
SIGNAL tmpIO_0__Left_Eyebrow_Outer_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Eyebrow_Outer_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Eyebrow_Outer_net_0 : bit;
SIGNAL \Left_Eyeball:PWMUDB:km_run\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_350 : bit;
SIGNAL \Left_Eyeball:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:prevCapture\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:capt_rising\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:capt_falling\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:hwCapture\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:hwEnable\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:trig_last\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:trig_rise\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:trig_fall\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:trig_out\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:runmode_enable\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_349 : bit;
SIGNAL \Left_Eyeball:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:final_enable\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:tc_i\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sc_kill\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:min_kill\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:final_kill\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:km_tc\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:db_tc\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_sel\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:status_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:status_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:status_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:status_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:status_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:status_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:status_0\ : bit;
SIGNAL \Left_Eyeball:Net_55\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:prevCompare1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1_status\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:prevCompare2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp2_status\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:fifo_full\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:final_capture\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:nc2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:nc3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:nc1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:nc4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:nc5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:nc6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:nc7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1_less\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp2_less\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:compare1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:compare2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm_i\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm1_i\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm2_i\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Left_Eyeball:Net_101\ : bit;
SIGNAL \Left_Eyeball:Net_96\ : bit;
SIGNAL Net_352 : bit;
SIGNAL Net_353 : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm_temp\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODIN3_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODIN3_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_360 : bit;
SIGNAL Net_354 : bit;
SIGNAL Net_351 : bit;
SIGNAL \Left_Eyeball:Net_113\ : bit;
SIGNAL \Left_Eyeball:Net_107\ : bit;
SIGNAL \Left_Eyeball:Net_114\ : bit;
SIGNAL tmpOE__RightEyeball_Vertical_net_0 : bit;
SIGNAL tmpFB_0__RightEyeball_Vertical_net_0 : bit;
SIGNAL tmpIO_0__RightEyeball_Vertical_net_0 : bit;
TERMINAL tmpSIOVREF__RightEyeball_Vertical_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RightEyeball_Vertical_net_0 : bit;
SIGNAL tmpOE__LeftEyeball_Vertical_net_0 : bit;
SIGNAL tmpFB_0__LeftEyeball_Vertical_net_0 : bit;
SIGNAL tmpIO_0__LeftEyeball_Vertical_net_0 : bit;
TERMINAL tmpSIOVREF__LeftEyeball_Vertical_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LeftEyeball_Vertical_net_0 : bit;
SIGNAL \Right_Eyeball:PWMUDB:km_run\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_382 : bit;
SIGNAL \Right_Eyeball:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:prevCapture\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:capt_rising\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:capt_falling\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:hwCapture\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:hwEnable\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:trig_last\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:trig_rise\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:trig_fall\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:trig_out\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:runmode_enable\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_381 : bit;
SIGNAL \Right_Eyeball:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:final_enable\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:tc_i\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sc_kill\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:min_kill\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:final_kill\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:km_tc\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:db_tc\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_sel\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:status_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:status_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:status_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:status_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:status_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:status_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:status_0\ : bit;
SIGNAL \Right_Eyeball:Net_55\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:prevCompare1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1_status\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:prevCompare2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp2_status\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:fifo_full\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:final_capture\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:nc2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:nc3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:nc1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:nc4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:nc5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:nc6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:nc7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1_less\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp2_less\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:compare1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:compare2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm_i\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm1_i\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm2_i\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Right_Eyeball:Net_101\ : bit;
SIGNAL \Right_Eyeball:Net_96\ : bit;
SIGNAL Net_384 : bit;
SIGNAL Net_385 : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm_temp\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODIN4_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODIN4_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_392 : bit;
SIGNAL Net_386 : bit;
SIGNAL Net_383 : bit;
SIGNAL \Right_Eyeball:Net_113\ : bit;
SIGNAL \Right_Eyeball:Net_107\ : bit;
SIGNAL \Right_Eyeball:Net_114\ : bit;
SIGNAL tmpOE__RightEyeball_Horizontal_net_0 : bit;
SIGNAL tmpFB_0__RightEyeball_Horizontal_net_0 : bit;
SIGNAL tmpIO_0__RightEyeball_Horizontal_net_0 : bit;
TERMINAL tmpSIOVREF__RightEyeball_Horizontal_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RightEyeball_Horizontal_net_0 : bit;
SIGNAL tmpOE__LeftEyeball_Horizontal_net_0 : bit;
SIGNAL tmpFB_0__LeftEyeball_Horizontal_net_0 : bit;
SIGNAL tmpIO_0__LeftEyeball_Horizontal_net_0 : bit;
TERMINAL tmpSIOVREF__LeftEyeball_Horizontal_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LeftEyeball_Horizontal_net_0 : bit;
SIGNAL \Eyelid:PWMUDB:km_run\ : bit;
SIGNAL \Eyelid:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_412 : bit;
SIGNAL \Eyelid:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Eyelid:PWMUDB:control_7\ : bit;
SIGNAL \Eyelid:PWMUDB:control_6\ : bit;
SIGNAL \Eyelid:PWMUDB:control_5\ : bit;
SIGNAL \Eyelid:PWMUDB:control_4\ : bit;
SIGNAL \Eyelid:PWMUDB:control_3\ : bit;
SIGNAL \Eyelid:PWMUDB:control_2\ : bit;
SIGNAL \Eyelid:PWMUDB:control_1\ : bit;
SIGNAL \Eyelid:PWMUDB:control_0\ : bit;
SIGNAL \Eyelid:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Eyelid:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Eyelid:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Eyelid:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Eyelid:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Eyelid:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Eyelid:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Eyelid:PWMUDB:prevCapture\ : bit;
SIGNAL \Eyelid:PWMUDB:capt_rising\ : bit;
SIGNAL \Eyelid:PWMUDB:capt_falling\ : bit;
SIGNAL \Eyelid:PWMUDB:hwCapture\ : bit;
SIGNAL \Eyelid:PWMUDB:hwEnable\ : bit;
SIGNAL \Eyelid:PWMUDB:trig_last\ : bit;
SIGNAL \Eyelid:PWMUDB:trig_rise\ : bit;
SIGNAL \Eyelid:PWMUDB:trig_fall\ : bit;
SIGNAL \Eyelid:PWMUDB:trig_out\ : bit;
SIGNAL \Eyelid:PWMUDB:runmode_enable\ : bit;
SIGNAL \Eyelid:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_411 : bit;
SIGNAL \Eyelid:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Eyelid:PWMUDB:final_enable\ : bit;
SIGNAL \Eyelid:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Eyelid:PWMUDB:tc_i\ : bit;
SIGNAL \Eyelid:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Eyelid:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Eyelid:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Eyelid:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Eyelid:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Eyelid:PWMUDB:sc_kill\ : bit;
SIGNAL \Eyelid:PWMUDB:min_kill\ : bit;
SIGNAL \Eyelid:PWMUDB:final_kill\ : bit;
SIGNAL \Eyelid:PWMUDB:km_tc\ : bit;
SIGNAL \Eyelid:PWMUDB:db_tc\ : bit;
SIGNAL \Eyelid:PWMUDB:dith_count_1\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL \Eyelid:PWMUDB:dith_count_0\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \Eyelid:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Eyelid:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Eyelid:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Eyelid:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Eyelid:PWMUDB:dith_sel\ : bit;
SIGNAL \Eyelid:PWMUDB:status_6\ : bit;
SIGNAL \Eyelid:PWMUDB:status_5\ : bit;
SIGNAL \Eyelid:PWMUDB:status_4\ : bit;
SIGNAL \Eyelid:PWMUDB:status_3\ : bit;
SIGNAL \Eyelid:PWMUDB:status_2\ : bit;
SIGNAL \Eyelid:PWMUDB:status_1\ : bit;
SIGNAL \Eyelid:PWMUDB:status_0\ : bit;
SIGNAL \Eyelid:Net_55\ : bit;
SIGNAL \Eyelid:PWMUDB:prevCompare1\ : bit;
SIGNAL \Eyelid:PWMUDB:cmp1\ : bit;
SIGNAL \Eyelid:PWMUDB:cmp1_status\ : bit;
SIGNAL \Eyelid:PWMUDB:prevCompare2\ : bit;
SIGNAL \Eyelid:PWMUDB:cmp2\ : bit;
SIGNAL \Eyelid:PWMUDB:cmp2_status\ : bit;
SIGNAL \Eyelid:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Eyelid:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Eyelid:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Eyelid:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Eyelid:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Eyelid:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Eyelid:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Eyelid:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Eyelid:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Eyelid:PWMUDB:fifo_full\ : bit;
SIGNAL \Eyelid:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Eyelid:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Eyelid:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Eyelid:PWMUDB:final_capture\ : bit;
SIGNAL \Eyelid:PWMUDB:nc2\ : bit;
SIGNAL \Eyelid:PWMUDB:nc3\ : bit;
SIGNAL \Eyelid:PWMUDB:nc1\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:nc4\ : bit;
SIGNAL \Eyelid:PWMUDB:nc5\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:nc6\ : bit;
SIGNAL \Eyelid:PWMUDB:nc7\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Eyelid:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Eyelid:PWMUDB:cmp1_less\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Eyelid:PWMUDB:cmp2_less\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelid:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelid:PWMUDB:compare1\ : bit;
SIGNAL \Eyelid:PWMUDB:compare2\ : bit;
SIGNAL \Eyelid:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Eyelid:PWMUDB:pwm_i\ : bit;
SIGNAL \Eyelid:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Eyelid:PWMUDB:pwm1_i\ : bit;
SIGNAL \Eyelid:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Eyelid:PWMUDB:pwm2_i\ : bit;
SIGNAL \Eyelid:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Eyelid:Net_101\ : bit;
SIGNAL \Eyelid:Net_96\ : bit;
SIGNAL Net_414 : bit;
SIGNAL Net_415 : bit;
SIGNAL \Eyelid:PWMUDB:pwm_temp\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_31\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_30\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_29\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_28\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_27\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_26\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_25\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_24\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_23\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_22\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_21\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_20\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_19\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_18\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_17\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_16\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_15\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_14\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_13\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_12\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_11\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_10\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_9\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_8\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_7\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_6\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_5\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_4\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_3\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_2\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_1\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:b_0\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \Eyelid:PWMUDB:MODIN5_1\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \Eyelid:PWMUDB:MODIN5_0\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \Eyelid:PWMUDB:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_422 : bit;
SIGNAL Net_416 : bit;
SIGNAL Net_413 : bit;
SIGNAL \Eyelid:Net_113\ : bit;
SIGNAL \Eyelid:Net_107\ : bit;
SIGNAL \Eyelid:Net_114\ : bit;
SIGNAL tmpOE__EyelidVertical_net_0 : bit;
SIGNAL tmpFB_0__EyelidVertical_net_0 : bit;
SIGNAL tmpIO_0__EyelidVertical_net_0 : bit;
TERMINAL tmpSIOVREF__EyelidVertical_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EyelidVertical_net_0 : bit;
SIGNAL tmpOE__Eyelid_Open_Close_net_0 : bit;
SIGNAL tmpFB_0__Eyelid_Open_Close_net_0 : bit;
SIGNAL tmpIO_0__Eyelid_Open_Close_net_0 : bit;
TERMINAL tmpSIOVREF__Eyelid_Open_Close_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Eyelid_Open_Close_net_0 : bit;
SIGNAL \BaseAndJaw:PWMUDB:km_run\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_442 : bit;
SIGNAL \BaseAndJaw:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:control_7\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:control_6\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:control_5\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:control_4\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:control_3\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:control_2\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:control_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:control_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:ctrl_enable\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:prevCapture\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:capt_rising\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:capt_falling\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:hwCapture\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:hwEnable\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:trig_last\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:trig_rise\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:trig_fall\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:trig_out\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:runmode_enable\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_441 : bit;
SIGNAL \BaseAndJaw:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:final_enable\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:tc_i\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sc_kill\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:min_kill\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:final_kill\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:km_tc\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:db_tc\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:dith_count_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:dith_count_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:dith_sel\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:status_6\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:status_5\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:status_4\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:status_3\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:status_2\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:status_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:status_0\ : bit;
SIGNAL \BaseAndJaw:Net_55\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:prevCompare1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cmp1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cmp1_status\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:prevCompare2\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cmp2\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cmp2_status\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:final_kill_reg\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:fifo_full\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cs_addr_2\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cs_addr_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cs_addr_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:final_capture\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:nc2\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:nc3\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:nc1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:nc4\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:nc5\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:nc6\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:nc7\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cmp1_eq\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cmp1_less\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:cmp2_eq\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cmp2_less\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:fifo_nempty\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BaseAndJaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BaseAndJaw:PWMUDB:compare1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:compare2\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:pwm_i\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:pwm1_i\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:pwm2_i\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:tc_i_reg\ : bit;
SIGNAL \BaseAndJaw:Net_101\ : bit;
SIGNAL \BaseAndJaw:Net_96\ : bit;
SIGNAL Net_444 : bit;
SIGNAL Net_445 : bit;
SIGNAL \BaseAndJaw:PWMUDB:pwm_temp\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODIN6_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODIN6_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_452 : bit;
SIGNAL Net_446 : bit;
SIGNAL Net_443 : bit;
SIGNAL \BaseAndJaw:Net_113\ : bit;
SIGNAL \BaseAndJaw:Net_107\ : bit;
SIGNAL \BaseAndJaw:Net_114\ : bit;
SIGNAL tmpOE__Base_net_0 : bit;
SIGNAL tmpFB_0__Base_net_0 : bit;
SIGNAL tmpIO_0__Base_net_0 : bit;
TERMINAL tmpSIOVREF__Base_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Base_net_0 : bit;
SIGNAL tmpOE__Jaw_net_0 : bit;
SIGNAL tmpFB_0__Jaw_net_0 : bit;
SIGNAL tmpIO_0__Jaw_net_0 : bit;
TERMINAL tmpSIOVREF__Jaw_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Jaw_net_0 : bit;
SIGNAL \Lips:PWMUDB:km_run\ : bit;
SIGNAL \Lips:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_472 : bit;
SIGNAL \Lips:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Lips:PWMUDB:control_7\ : bit;
SIGNAL \Lips:PWMUDB:control_6\ : bit;
SIGNAL \Lips:PWMUDB:control_5\ : bit;
SIGNAL \Lips:PWMUDB:control_4\ : bit;
SIGNAL \Lips:PWMUDB:control_3\ : bit;
SIGNAL \Lips:PWMUDB:control_2\ : bit;
SIGNAL \Lips:PWMUDB:control_1\ : bit;
SIGNAL \Lips:PWMUDB:control_0\ : bit;
SIGNAL \Lips:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Lips:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Lips:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Lips:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Lips:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Lips:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Lips:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Lips:PWMUDB:prevCapture\ : bit;
SIGNAL \Lips:PWMUDB:capt_rising\ : bit;
SIGNAL \Lips:PWMUDB:capt_falling\ : bit;
SIGNAL \Lips:PWMUDB:hwCapture\ : bit;
SIGNAL \Lips:PWMUDB:hwEnable\ : bit;
SIGNAL \Lips:PWMUDB:trig_last\ : bit;
SIGNAL \Lips:PWMUDB:trig_rise\ : bit;
SIGNAL \Lips:PWMUDB:trig_fall\ : bit;
SIGNAL \Lips:PWMUDB:trig_out\ : bit;
SIGNAL \Lips:PWMUDB:runmode_enable\ : bit;
SIGNAL \Lips:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_471 : bit;
SIGNAL \Lips:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Lips:PWMUDB:final_enable\ : bit;
SIGNAL \Lips:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Lips:PWMUDB:tc_i\ : bit;
SIGNAL \Lips:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Lips:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Lips:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Lips:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Lips:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Lips:PWMUDB:sc_kill\ : bit;
SIGNAL \Lips:PWMUDB:min_kill\ : bit;
SIGNAL \Lips:PWMUDB:final_kill\ : bit;
SIGNAL \Lips:PWMUDB:km_tc\ : bit;
SIGNAL \Lips:PWMUDB:db_tc\ : bit;
SIGNAL \Lips:PWMUDB:dith_count_1\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \Lips:PWMUDB:dith_count_0\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \Lips:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Lips:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Lips:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Lips:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Lips:PWMUDB:dith_sel\ : bit;
SIGNAL \Lips:PWMUDB:status_6\ : bit;
SIGNAL \Lips:PWMUDB:status_5\ : bit;
SIGNAL \Lips:PWMUDB:status_4\ : bit;
SIGNAL \Lips:PWMUDB:status_3\ : bit;
SIGNAL \Lips:PWMUDB:status_2\ : bit;
SIGNAL \Lips:PWMUDB:status_1\ : bit;
SIGNAL \Lips:PWMUDB:status_0\ : bit;
SIGNAL \Lips:Net_55\ : bit;
SIGNAL \Lips:PWMUDB:prevCompare1\ : bit;
SIGNAL \Lips:PWMUDB:cmp1\ : bit;
SIGNAL \Lips:PWMUDB:cmp1_status\ : bit;
SIGNAL \Lips:PWMUDB:prevCompare2\ : bit;
SIGNAL \Lips:PWMUDB:cmp2\ : bit;
SIGNAL \Lips:PWMUDB:cmp2_status\ : bit;
SIGNAL \Lips:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Lips:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Lips:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Lips:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Lips:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Lips:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Lips:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Lips:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Lips:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Lips:PWMUDB:fifo_full\ : bit;
SIGNAL \Lips:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Lips:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Lips:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Lips:PWMUDB:final_capture\ : bit;
SIGNAL \Lips:PWMUDB:nc2\ : bit;
SIGNAL \Lips:PWMUDB:nc3\ : bit;
SIGNAL \Lips:PWMUDB:nc1\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:nc4\ : bit;
SIGNAL \Lips:PWMUDB:nc5\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:nc6\ : bit;
SIGNAL \Lips:PWMUDB:nc7\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Lips:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Lips:PWMUDB:cmp1_less\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Lips:PWMUDB:cmp2_less\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lips:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lips:PWMUDB:compare1\ : bit;
SIGNAL \Lips:PWMUDB:compare2\ : bit;
SIGNAL \Lips:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Lips:PWMUDB:pwm_i\ : bit;
SIGNAL \Lips:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Lips:PWMUDB:pwm1_i\ : bit;
SIGNAL \Lips:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Lips:PWMUDB:pwm2_i\ : bit;
SIGNAL \Lips:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Lips:Net_101\ : bit;
SIGNAL \Lips:Net_96\ : bit;
SIGNAL Net_474 : bit;
SIGNAL Net_475 : bit;
SIGNAL \Lips:PWMUDB:pwm_temp\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \Lips:PWMUDB:MODIN7_1\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \Lips:PWMUDB:MODIN7_0\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \Lips:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_482 : bit;
SIGNAL Net_476 : bit;
SIGNAL Net_473 : bit;
SIGNAL \Lips:Net_113\ : bit;
SIGNAL \Lips:Net_107\ : bit;
SIGNAL \Lips:Net_114\ : bit;
SIGNAL tmpOE__RightLip_net_0 : bit;
SIGNAL tmpFB_0__RightLip_net_0 : bit;
SIGNAL tmpIO_0__RightLip_net_0 : bit;
TERMINAL tmpSIOVREF__RightLip_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RightLip_net_0 : bit;
SIGNAL tmpOE__LeftLip_net_0 : bit;
SIGNAL tmpFB_0__LeftLip_net_0 : bit;
SIGNAL tmpIO_0__LeftLip_net_0 : bit;
TERMINAL tmpSIOVREF__LeftLip_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LeftLip_net_0 : bit;
SIGNAL \Neck:PWMUDB:km_run\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_504 : bit;
SIGNAL \Neck:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Neck:PWMUDB:control_7\ : bit;
SIGNAL \Neck:PWMUDB:control_6\ : bit;
SIGNAL \Neck:PWMUDB:control_5\ : bit;
SIGNAL \Neck:PWMUDB:control_4\ : bit;
SIGNAL \Neck:PWMUDB:control_3\ : bit;
SIGNAL \Neck:PWMUDB:control_2\ : bit;
SIGNAL \Neck:PWMUDB:control_1\ : bit;
SIGNAL \Neck:PWMUDB:control_0\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Neck:PWMUDB:prevCapture\ : bit;
SIGNAL \Neck:PWMUDB:capt_rising\ : bit;
SIGNAL \Neck:PWMUDB:capt_falling\ : bit;
SIGNAL \Neck:PWMUDB:hwCapture\ : bit;
SIGNAL \Neck:PWMUDB:hwEnable\ : bit;
SIGNAL \Neck:PWMUDB:trig_last\ : bit;
SIGNAL \Neck:PWMUDB:trig_rise\ : bit;
SIGNAL \Neck:PWMUDB:trig_fall\ : bit;
SIGNAL \Neck:PWMUDB:trig_out\ : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\ : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_503 : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Neck:PWMUDB:final_enable\ : bit;
SIGNAL \Neck:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Neck:PWMUDB:tc_i\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:sc_kill\ : bit;
SIGNAL \Neck:PWMUDB:min_kill\ : bit;
SIGNAL \Neck:PWMUDB:final_kill\ : bit;
SIGNAL \Neck:PWMUDB:km_tc\ : bit;
SIGNAL \Neck:PWMUDB:db_tc\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Neck:PWMUDB:dith_sel\ : bit;
SIGNAL \Neck:PWMUDB:status_6\ : bit;
SIGNAL \Neck:PWMUDB:status_5\ : bit;
SIGNAL \Neck:PWMUDB:status_4\ : bit;
SIGNAL \Neck:PWMUDB:status_3\ : bit;
SIGNAL \Neck:PWMUDB:status_2\ : bit;
SIGNAL \Neck:PWMUDB:status_1\ : bit;
SIGNAL \Neck:PWMUDB:status_0\ : bit;
SIGNAL \Neck:Net_55\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare1\ : bit;
SIGNAL \Neck:PWMUDB:cmp1\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare2\ : bit;
SIGNAL \Neck:PWMUDB:cmp2\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:fifo_full\ : bit;
SIGNAL \Neck:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Neck:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Neck:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Neck:PWMUDB:final_capture\ : bit;
SIGNAL \Neck:PWMUDB:nc2\ : bit;
SIGNAL \Neck:PWMUDB:nc3\ : bit;
SIGNAL \Neck:PWMUDB:nc1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:nc4\ : bit;
SIGNAL \Neck:PWMUDB:nc5\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:nc6\ : bit;
SIGNAL \Neck:PWMUDB:nc7\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_less\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_less\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:compare1\ : bit;
SIGNAL \Neck:PWMUDB:compare2\ : bit;
SIGNAL \Neck:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Neck:PWMUDB:pwm_i\ : bit;
SIGNAL \Neck:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Neck:PWMUDB:pwm1_i\ : bit;
SIGNAL \Neck:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Neck:PWMUDB:pwm2_i\ : bit;
SIGNAL \Neck:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Neck:Net_101\ : bit;
SIGNAL \Neck:Net_96\ : bit;
SIGNAL Net_506 : bit;
SIGNAL Net_507 : bit;
SIGNAL \Neck:PWMUDB:pwm_temp\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \Neck:PWMUDB:MODIN8_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \Neck:PWMUDB:MODIN8_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_514 : bit;
SIGNAL Net_508 : bit;
SIGNAL Net_505 : bit;
SIGNAL \Neck:Net_113\ : bit;
SIGNAL \Neck:Net_107\ : bit;
SIGNAL \Neck:Net_114\ : bit;
SIGNAL tmpOE__RightNeck_net_0 : bit;
SIGNAL tmpFB_0__RightNeck_net_0 : bit;
SIGNAL tmpIO_0__RightNeck_net_0 : bit;
TERMINAL tmpSIOVREF__RightNeck_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RightNeck_net_0 : bit;
SIGNAL tmpOE__LeftNeck_net_0 : bit;
SIGNAL tmpFB_0__LeftNeck_net_0 : bit;
SIGNAL tmpIO_0__LeftNeck_net_0 : bit;
TERMINAL tmpSIOVREF__LeftNeck_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LeftNeck_net_0 : bit;
SIGNAL \Right_Eyebrow:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Eyelid:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:trig_last\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \BaseAndJaw:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Lips:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Lips:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Lips:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Lips:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Lips:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Lips:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Lips:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Lips:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Lips:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Lips:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Lips:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Lips:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Lips:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Lips:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Lips:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Lips:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Lips:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Neck:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Neck:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\Right_Eyebrow:PWMUDB:sc_kill_tmp\\D\ <= (not \Right_Eyebrow:PWMUDB:tc_i\);

\Right_Eyebrow:PWMUDB:dith_count_1\\D\ <= ((not \Right_Eyebrow:PWMUDB:dith_count_1\ and \Right_Eyebrow:PWMUDB:tc_i\ and \Right_Eyebrow:PWMUDB:dith_count_0\)
	OR (not \Right_Eyebrow:PWMUDB:dith_count_0\ and \Right_Eyebrow:PWMUDB:dith_count_1\)
	OR (not \Right_Eyebrow:PWMUDB:tc_i\ and \Right_Eyebrow:PWMUDB:dith_count_1\));

\Right_Eyebrow:PWMUDB:dith_count_0\\D\ <= ((not \Right_Eyebrow:PWMUDB:dith_count_0\ and \Right_Eyebrow:PWMUDB:tc_i\)
	OR (not \Right_Eyebrow:PWMUDB:tc_i\ and \Right_Eyebrow:PWMUDB:dith_count_0\));

\Right_Eyebrow:PWMUDB:cmp1_status\ <= ((not \Right_Eyebrow:PWMUDB:prevCompare1\ and \Right_Eyebrow:PWMUDB:cmp1_less\));

\Right_Eyebrow:PWMUDB:cmp2_status\ <= ((not \Right_Eyebrow:PWMUDB:prevCompare2\ and \Right_Eyebrow:PWMUDB:cmp2_less\));

\Right_Eyebrow:PWMUDB:status_2\ <= ((\Right_Eyebrow:PWMUDB:runmode_enable\ and \Right_Eyebrow:PWMUDB:tc_i\));

\Right_Eyebrow:PWMUDB:pwm1_i\ <= ((\Right_Eyebrow:PWMUDB:runmode_enable\ and \Right_Eyebrow:PWMUDB:cmp1_less\));

\Right_Eyebrow:PWMUDB:pwm2_i\ <= ((\Right_Eyebrow:PWMUDB:runmode_enable\ and \Right_Eyebrow:PWMUDB:cmp2_less\));

\Left_Eyebrow:PWMUDB:sc_kill_tmp\\D\ <= (not \Left_Eyebrow:PWMUDB:tc_i\);

\Left_Eyebrow:PWMUDB:dith_count_1\\D\ <= ((not \Left_Eyebrow:PWMUDB:dith_count_1\ and \Left_Eyebrow:PWMUDB:tc_i\ and \Left_Eyebrow:PWMUDB:dith_count_0\)
	OR (not \Left_Eyebrow:PWMUDB:dith_count_0\ and \Left_Eyebrow:PWMUDB:dith_count_1\)
	OR (not \Left_Eyebrow:PWMUDB:tc_i\ and \Left_Eyebrow:PWMUDB:dith_count_1\));

\Left_Eyebrow:PWMUDB:dith_count_0\\D\ <= ((not \Left_Eyebrow:PWMUDB:dith_count_0\ and \Left_Eyebrow:PWMUDB:tc_i\)
	OR (not \Left_Eyebrow:PWMUDB:tc_i\ and \Left_Eyebrow:PWMUDB:dith_count_0\));

\Left_Eyebrow:PWMUDB:cmp1_status\ <= ((not \Left_Eyebrow:PWMUDB:prevCompare1\ and \Left_Eyebrow:PWMUDB:cmp1_less\));

\Left_Eyebrow:PWMUDB:cmp2_status\ <= ((not \Left_Eyebrow:PWMUDB:prevCompare2\ and \Left_Eyebrow:PWMUDB:cmp2_less\));

\Left_Eyebrow:PWMUDB:status_2\ <= ((\Left_Eyebrow:PWMUDB:runmode_enable\ and \Left_Eyebrow:PWMUDB:tc_i\));

\Left_Eyebrow:PWMUDB:pwm1_i\ <= ((\Left_Eyebrow:PWMUDB:runmode_enable\ and \Left_Eyebrow:PWMUDB:cmp1_less\));

\Left_Eyebrow:PWMUDB:pwm2_i\ <= ((\Left_Eyebrow:PWMUDB:runmode_enable\ and \Left_Eyebrow:PWMUDB:cmp2_less\));

\Left_Eyeball:PWMUDB:sc_kill_tmp\\D\ <= (not \Left_Eyeball:PWMUDB:tc_i\);

\Left_Eyeball:PWMUDB:dith_count_1\\D\ <= ((not \Left_Eyeball:PWMUDB:dith_count_1\ and \Left_Eyeball:PWMUDB:tc_i\ and \Left_Eyeball:PWMUDB:dith_count_0\)
	OR (not \Left_Eyeball:PWMUDB:dith_count_0\ and \Left_Eyeball:PWMUDB:dith_count_1\)
	OR (not \Left_Eyeball:PWMUDB:tc_i\ and \Left_Eyeball:PWMUDB:dith_count_1\));

\Left_Eyeball:PWMUDB:dith_count_0\\D\ <= ((not \Left_Eyeball:PWMUDB:dith_count_0\ and \Left_Eyeball:PWMUDB:tc_i\)
	OR (not \Left_Eyeball:PWMUDB:tc_i\ and \Left_Eyeball:PWMUDB:dith_count_0\));

\Left_Eyeball:PWMUDB:cmp1_status\ <= ((not \Left_Eyeball:PWMUDB:prevCompare1\ and \Left_Eyeball:PWMUDB:cmp1_less\));

\Left_Eyeball:PWMUDB:cmp2_status\ <= ((not \Left_Eyeball:PWMUDB:prevCompare2\ and \Left_Eyeball:PWMUDB:cmp2_less\));

\Left_Eyeball:PWMUDB:status_2\ <= ((\Left_Eyeball:PWMUDB:runmode_enable\ and \Left_Eyeball:PWMUDB:tc_i\));

\Left_Eyeball:PWMUDB:pwm1_i\ <= ((\Left_Eyeball:PWMUDB:runmode_enable\ and \Left_Eyeball:PWMUDB:cmp1_less\));

\Left_Eyeball:PWMUDB:pwm2_i\ <= ((\Left_Eyeball:PWMUDB:runmode_enable\ and \Left_Eyeball:PWMUDB:cmp2_less\));

\Right_Eyeball:PWMUDB:sc_kill_tmp\\D\ <= (not \Right_Eyeball:PWMUDB:tc_i\);

\Right_Eyeball:PWMUDB:dith_count_1\\D\ <= ((not \Right_Eyeball:PWMUDB:dith_count_1\ and \Right_Eyeball:PWMUDB:tc_i\ and \Right_Eyeball:PWMUDB:dith_count_0\)
	OR (not \Right_Eyeball:PWMUDB:dith_count_0\ and \Right_Eyeball:PWMUDB:dith_count_1\)
	OR (not \Right_Eyeball:PWMUDB:tc_i\ and \Right_Eyeball:PWMUDB:dith_count_1\));

\Right_Eyeball:PWMUDB:dith_count_0\\D\ <= ((not \Right_Eyeball:PWMUDB:dith_count_0\ and \Right_Eyeball:PWMUDB:tc_i\)
	OR (not \Right_Eyeball:PWMUDB:tc_i\ and \Right_Eyeball:PWMUDB:dith_count_0\));

\Right_Eyeball:PWMUDB:cmp1_status\ <= ((not \Right_Eyeball:PWMUDB:prevCompare1\ and \Right_Eyeball:PWMUDB:cmp1_less\));

\Right_Eyeball:PWMUDB:cmp2_status\ <= ((not \Right_Eyeball:PWMUDB:prevCompare2\ and \Right_Eyeball:PWMUDB:cmp2_less\));

\Right_Eyeball:PWMUDB:status_2\ <= ((\Right_Eyeball:PWMUDB:runmode_enable\ and \Right_Eyeball:PWMUDB:tc_i\));

\Right_Eyeball:PWMUDB:pwm1_i\ <= ((\Right_Eyeball:PWMUDB:runmode_enable\ and \Right_Eyeball:PWMUDB:cmp1_less\));

\Right_Eyeball:PWMUDB:pwm2_i\ <= ((\Right_Eyeball:PWMUDB:runmode_enable\ and \Right_Eyeball:PWMUDB:cmp2_less\));

\Eyelid:PWMUDB:sc_kill_tmp\\D\ <= (not \Eyelid:PWMUDB:tc_i\);

\Eyelid:PWMUDB:dith_count_1\\D\ <= ((not \Eyelid:PWMUDB:dith_count_1\ and \Eyelid:PWMUDB:tc_i\ and \Eyelid:PWMUDB:dith_count_0\)
	OR (not \Eyelid:PWMUDB:dith_count_0\ and \Eyelid:PWMUDB:dith_count_1\)
	OR (not \Eyelid:PWMUDB:tc_i\ and \Eyelid:PWMUDB:dith_count_1\));

\Eyelid:PWMUDB:dith_count_0\\D\ <= ((not \Eyelid:PWMUDB:dith_count_0\ and \Eyelid:PWMUDB:tc_i\)
	OR (not \Eyelid:PWMUDB:tc_i\ and \Eyelid:PWMUDB:dith_count_0\));

\Eyelid:PWMUDB:cmp1_status\ <= ((not \Eyelid:PWMUDB:prevCompare1\ and \Eyelid:PWMUDB:cmp1_less\));

\Eyelid:PWMUDB:cmp2_status\ <= ((not \Eyelid:PWMUDB:prevCompare2\ and \Eyelid:PWMUDB:cmp2_less\));

\Eyelid:PWMUDB:status_2\ <= ((\Eyelid:PWMUDB:runmode_enable\ and \Eyelid:PWMUDB:tc_i\));

\Eyelid:PWMUDB:pwm1_i\ <= ((\Eyelid:PWMUDB:runmode_enable\ and \Eyelid:PWMUDB:cmp1_less\));

\Eyelid:PWMUDB:pwm2_i\ <= ((\Eyelid:PWMUDB:runmode_enable\ and \Eyelid:PWMUDB:cmp2_less\));

\BaseAndJaw:PWMUDB:sc_kill_tmp\\D\ <= (not \BaseAndJaw:PWMUDB:tc_i\);

\BaseAndJaw:PWMUDB:dith_count_1\\D\ <= ((not \BaseAndJaw:PWMUDB:dith_count_1\ and \BaseAndJaw:PWMUDB:tc_i\ and \BaseAndJaw:PWMUDB:dith_count_0\)
	OR (not \BaseAndJaw:PWMUDB:dith_count_0\ and \BaseAndJaw:PWMUDB:dith_count_1\)
	OR (not \BaseAndJaw:PWMUDB:tc_i\ and \BaseAndJaw:PWMUDB:dith_count_1\));

\BaseAndJaw:PWMUDB:dith_count_0\\D\ <= ((not \BaseAndJaw:PWMUDB:dith_count_0\ and \BaseAndJaw:PWMUDB:tc_i\)
	OR (not \BaseAndJaw:PWMUDB:tc_i\ and \BaseAndJaw:PWMUDB:dith_count_0\));

\BaseAndJaw:PWMUDB:cmp1_status\ <= ((not \BaseAndJaw:PWMUDB:prevCompare1\ and \BaseAndJaw:PWMUDB:cmp1_less\));

\BaseAndJaw:PWMUDB:cmp2_status\ <= ((not \BaseAndJaw:PWMUDB:prevCompare2\ and \BaseAndJaw:PWMUDB:cmp2_less\));

\BaseAndJaw:PWMUDB:status_2\ <= ((\BaseAndJaw:PWMUDB:runmode_enable\ and \BaseAndJaw:PWMUDB:tc_i\));

\BaseAndJaw:PWMUDB:pwm1_i\ <= ((\BaseAndJaw:PWMUDB:runmode_enable\ and \BaseAndJaw:PWMUDB:cmp1_less\));

\BaseAndJaw:PWMUDB:pwm2_i\ <= ((\BaseAndJaw:PWMUDB:runmode_enable\ and \BaseAndJaw:PWMUDB:cmp2_less\));

\Lips:PWMUDB:sc_kill_tmp\\D\ <= (not \Lips:PWMUDB:tc_i\);

\Lips:PWMUDB:dith_count_1\\D\ <= ((not \Lips:PWMUDB:dith_count_1\ and \Lips:PWMUDB:tc_i\ and \Lips:PWMUDB:dith_count_0\)
	OR (not \Lips:PWMUDB:dith_count_0\ and \Lips:PWMUDB:dith_count_1\)
	OR (not \Lips:PWMUDB:tc_i\ and \Lips:PWMUDB:dith_count_1\));

\Lips:PWMUDB:dith_count_0\\D\ <= ((not \Lips:PWMUDB:dith_count_0\ and \Lips:PWMUDB:tc_i\)
	OR (not \Lips:PWMUDB:tc_i\ and \Lips:PWMUDB:dith_count_0\));

\Lips:PWMUDB:cmp1_status\ <= ((not \Lips:PWMUDB:prevCompare1\ and \Lips:PWMUDB:cmp1_less\));

\Lips:PWMUDB:cmp2_status\ <= ((not \Lips:PWMUDB:prevCompare2\ and \Lips:PWMUDB:cmp2_less\));

\Lips:PWMUDB:status_2\ <= ((\Lips:PWMUDB:runmode_enable\ and \Lips:PWMUDB:tc_i\));

\Lips:PWMUDB:pwm1_i\ <= ((\Lips:PWMUDB:runmode_enable\ and \Lips:PWMUDB:cmp1_less\));

\Lips:PWMUDB:pwm2_i\ <= ((\Lips:PWMUDB:runmode_enable\ and \Lips:PWMUDB:cmp2_less\));

\Neck:PWMUDB:sc_kill_tmp\\D\ <= (not \Neck:PWMUDB:tc_i\);

\Neck:PWMUDB:dith_count_1\\D\ <= ((not \Neck:PWMUDB:dith_count_1\ and \Neck:PWMUDB:tc_i\ and \Neck:PWMUDB:dith_count_0\)
	OR (not \Neck:PWMUDB:dith_count_0\ and \Neck:PWMUDB:dith_count_1\)
	OR (not \Neck:PWMUDB:tc_i\ and \Neck:PWMUDB:dith_count_1\));

\Neck:PWMUDB:dith_count_0\\D\ <= ((not \Neck:PWMUDB:dith_count_0\ and \Neck:PWMUDB:tc_i\)
	OR (not \Neck:PWMUDB:tc_i\ and \Neck:PWMUDB:dith_count_0\));

\Neck:PWMUDB:cmp1_status\ <= ((not \Neck:PWMUDB:prevCompare1\ and \Neck:PWMUDB:cmp1_less\));

\Neck:PWMUDB:cmp2_status\ <= ((not \Neck:PWMUDB:prevCompare2\ and \Neck:PWMUDB:cmp2_less\));

\Neck:PWMUDB:status_2\ <= ((\Neck:PWMUDB:runmode_enable\ and \Neck:PWMUDB:tc_i\));

\Neck:PWMUDB:pwm1_i\ <= ((\Neck:PWMUDB:runmode_enable\ and \Neck:PWMUDB:cmp1_less\));

\Neck:PWMUDB:pwm2_i\ <= ((\Neck:PWMUDB:runmode_enable\ and \Neck:PWMUDB:cmp2_less\));

\Right_Eyebrow:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_45,
		enable=>one,
		clock_out=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\);
\Right_Eyebrow:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Right_Eyebrow:PWMUDB:control_7\, \Right_Eyebrow:PWMUDB:control_6\, \Right_Eyebrow:PWMUDB:control_5\, \Right_Eyebrow:PWMUDB:control_4\,
			\Right_Eyebrow:PWMUDB:control_3\, \Right_Eyebrow:PWMUDB:control_2\, \Right_Eyebrow:PWMUDB:control_1\, \Right_Eyebrow:PWMUDB:control_0\));
\Right_Eyebrow:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Right_Eyebrow:PWMUDB:status_5\, zero, \Right_Eyebrow:PWMUDB:status_3\,
			\Right_Eyebrow:PWMUDB:status_2\, \Right_Eyebrow:PWMUDB:status_1\, \Right_Eyebrow:PWMUDB:status_0\),
		interrupt=>\Right_Eyebrow:Net_55\);
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_Eyebrow:PWMUDB:tc_i\, \Right_Eyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_Eyebrow:PWMUDB:nc2\,
		cl0=>\Right_Eyebrow:PWMUDB:nc3\,
		z0=>\Right_Eyebrow:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Right_Eyebrow:PWMUDB:nc4\,
		cl1=>\Right_Eyebrow:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_Eyebrow:PWMUDB:nc6\,
		f1_blk_stat=>\Right_Eyebrow:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_Eyebrow:PWMUDB:tc_i\, \Right_Eyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_Eyebrow:PWMUDB:cmp1_eq\,
		cl0=>\Right_Eyebrow:PWMUDB:cmp1_less\,
		z0=>\Right_Eyebrow:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Right_Eyebrow:PWMUDB:cmp2_eq\,
		cl1=>\Right_Eyebrow:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_Eyebrow:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Right_Eyebrow:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e75645e8-0b25-47d4-b5a3-6c7ae6dfed45",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_45,
		dig_domain_out=>open);
Right_Eyebrow_Inner:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_60,
		fb=>(tmpFB_0__Right_Eyebrow_Inner_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_Eyebrow_Inner_net_0),
		siovref=>(tmpSIOVREF__Right_Eyebrow_Inner_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Eyebrow_Inner_net_0);
Right_Eyebrow_Outer:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2ae58ec3-59bc-414f-bf76-be3ef194024d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_61,
		fb=>(tmpFB_0__Right_Eyebrow_Outer_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_Eyebrow_Outer_net_0),
		siovref=>(tmpSIOVREF__Right_Eyebrow_Outer_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Eyebrow_Outer_net_0);
\Left_Eyebrow:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_115,
		enable=>one,
		clock_out=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\);
\Left_Eyebrow:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Left_Eyebrow:PWMUDB:control_7\, \Left_Eyebrow:PWMUDB:control_6\, \Left_Eyebrow:PWMUDB:control_5\, \Left_Eyebrow:PWMUDB:control_4\,
			\Left_Eyebrow:PWMUDB:control_3\, \Left_Eyebrow:PWMUDB:control_2\, \Left_Eyebrow:PWMUDB:control_1\, \Left_Eyebrow:PWMUDB:control_0\));
\Left_Eyebrow:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Left_Eyebrow:PWMUDB:status_5\, zero, \Left_Eyebrow:PWMUDB:status_3\,
			\Left_Eyebrow:PWMUDB:status_2\, \Left_Eyebrow:PWMUDB:status_1\, \Left_Eyebrow:PWMUDB:status_0\),
		interrupt=>\Left_Eyebrow:Net_55\);
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_Eyebrow:PWMUDB:tc_i\, \Left_Eyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_Eyebrow:PWMUDB:nc2\,
		cl0=>\Left_Eyebrow:PWMUDB:nc3\,
		z0=>\Left_Eyebrow:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Left_Eyebrow:PWMUDB:nc4\,
		cl1=>\Left_Eyebrow:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_Eyebrow:PWMUDB:nc6\,
		f1_blk_stat=>\Left_Eyebrow:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_Eyebrow:PWMUDB:tc_i\, \Left_Eyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_Eyebrow:PWMUDB:cmp1_eq\,
		cl0=>\Left_Eyebrow:PWMUDB:cmp1_less\,
		z0=>\Left_Eyebrow:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Left_Eyebrow:PWMUDB:cmp2_eq\,
		cl1=>\Left_Eyebrow:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_Eyebrow:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Left_Eyebrow:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1f0ef12e-a69f-4323-ac6a-42176af7e03b",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_115,
		dig_domain_out=>open);
Left_Eyebrow_Inner:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"67c63031-31df-4504-bf2b-73040068c27f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_175,
		fb=>(tmpFB_0__Left_Eyebrow_Inner_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_Eyebrow_Inner_net_0),
		siovref=>(tmpSIOVREF__Left_Eyebrow_Inner_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Eyebrow_Inner_net_0);
Left_Eyebrow_Outer:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ae7b2eeb-2747-4ef3-b39b-8951daec4b5f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_187,
		fb=>(tmpFB_0__Left_Eyebrow_Outer_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_Eyebrow_Outer_net_0),
		siovref=>(tmpSIOVREF__Left_Eyebrow_Outer_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Eyebrow_Outer_net_0);
\Left_Eyeball:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_350,
		enable=>one,
		clock_out=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\);
\Left_Eyeball:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Left_Eyeball:PWMUDB:control_7\, \Left_Eyeball:PWMUDB:control_6\, \Left_Eyeball:PWMUDB:control_5\, \Left_Eyeball:PWMUDB:control_4\,
			\Left_Eyeball:PWMUDB:control_3\, \Left_Eyeball:PWMUDB:control_2\, \Left_Eyeball:PWMUDB:control_1\, \Left_Eyeball:PWMUDB:control_0\));
\Left_Eyeball:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Left_Eyeball:PWMUDB:status_5\, zero, \Left_Eyeball:PWMUDB:status_3\,
			\Left_Eyeball:PWMUDB:status_2\, \Left_Eyeball:PWMUDB:status_1\, \Left_Eyeball:PWMUDB:status_0\),
		interrupt=>\Left_Eyeball:Net_55\);
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_Eyeball:PWMUDB:tc_i\, \Left_Eyeball:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_Eyeball:PWMUDB:nc2\,
		cl0=>\Left_Eyeball:PWMUDB:nc3\,
		z0=>\Left_Eyeball:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Left_Eyeball:PWMUDB:nc4\,
		cl1=>\Left_Eyeball:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_Eyeball:PWMUDB:nc6\,
		f1_blk_stat=>\Left_Eyeball:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Left_Eyeball:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Left_Eyeball:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Left_Eyeball:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Left_Eyeball:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cap_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Left_Eyeball:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_Eyeball:PWMUDB:tc_i\, \Left_Eyeball:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_Eyeball:PWMUDB:cmp1_eq\,
		cl0=>\Left_Eyeball:PWMUDB:cmp1_less\,
		z0=>\Left_Eyeball:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Left_Eyeball:PWMUDB:cmp2_eq\,
		cl1=>\Left_Eyeball:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_Eyeball:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Left_Eyeball:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Left_Eyeball:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Left_Eyeball:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Left_Eyeball:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Left_Eyeball:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cap_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Left_Eyeball:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f8320dd7-4a4c-4823-bc72-5f3e9911d4a0",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_350,
		dig_domain_out=>open);
RightEyeball_Vertical:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"18940816-6323-414f-91b6-6fe913dad8f0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_352,
		fb=>(tmpFB_0__RightEyeball_Vertical_net_0),
		analog=>(open),
		io=>(tmpIO_0__RightEyeball_Vertical_net_0),
		siovref=>(tmpSIOVREF__RightEyeball_Vertical_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RightEyeball_Vertical_net_0);
LeftEyeball_Vertical:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"47c0e41d-49d4-4410-aeb6-6a20c50ef885",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_353,
		fb=>(tmpFB_0__LeftEyeball_Vertical_net_0),
		analog=>(open),
		io=>(tmpIO_0__LeftEyeball_Vertical_net_0),
		siovref=>(tmpSIOVREF__LeftEyeball_Vertical_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LeftEyeball_Vertical_net_0);
\Right_Eyeball:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_382,
		enable=>one,
		clock_out=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\);
\Right_Eyeball:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Right_Eyeball:PWMUDB:control_7\, \Right_Eyeball:PWMUDB:control_6\, \Right_Eyeball:PWMUDB:control_5\, \Right_Eyeball:PWMUDB:control_4\,
			\Right_Eyeball:PWMUDB:control_3\, \Right_Eyeball:PWMUDB:control_2\, \Right_Eyeball:PWMUDB:control_1\, \Right_Eyeball:PWMUDB:control_0\));
\Right_Eyeball:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Right_Eyeball:PWMUDB:status_5\, zero, \Right_Eyeball:PWMUDB:status_3\,
			\Right_Eyeball:PWMUDB:status_2\, \Right_Eyeball:PWMUDB:status_1\, \Right_Eyeball:PWMUDB:status_0\),
		interrupt=>\Right_Eyeball:Net_55\);
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_Eyeball:PWMUDB:tc_i\, \Right_Eyeball:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_Eyeball:PWMUDB:nc2\,
		cl0=>\Right_Eyeball:PWMUDB:nc3\,
		z0=>\Right_Eyeball:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Right_Eyeball:PWMUDB:nc4\,
		cl1=>\Right_Eyeball:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_Eyeball:PWMUDB:nc6\,
		f1_blk_stat=>\Right_Eyeball:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Right_Eyeball:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Right_Eyeball:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Right_Eyeball:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Right_Eyeball:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cap_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Right_Eyeball:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_Eyeball:PWMUDB:tc_i\, \Right_Eyeball:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_Eyeball:PWMUDB:cmp1_eq\,
		cl0=>\Right_Eyeball:PWMUDB:cmp1_less\,
		z0=>\Right_Eyeball:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Right_Eyeball:PWMUDB:cmp2_eq\,
		cl1=>\Right_Eyeball:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_Eyeball:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Right_Eyeball:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Right_Eyeball:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Right_Eyeball:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Right_Eyeball:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Right_Eyeball:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cap_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Right_Eyeball:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
RightEyeball_Horizontal:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b3e12775-c31f-448d-b161-c4a9326ff2c5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_384,
		fb=>(tmpFB_0__RightEyeball_Horizontal_net_0),
		analog=>(open),
		io=>(tmpIO_0__RightEyeball_Horizontal_net_0),
		siovref=>(tmpSIOVREF__RightEyeball_Horizontal_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RightEyeball_Horizontal_net_0);
LeftEyeball_Horizontal:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ca5a238b-7ad0-4a0e-a3c8-e0edbf6a62b2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_385,
		fb=>(tmpFB_0__LeftEyeball_Horizontal_net_0),
		analog=>(open),
		io=>(tmpIO_0__LeftEyeball_Horizontal_net_0),
		siovref=>(tmpSIOVREF__LeftEyeball_Horizontal_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LeftEyeball_Horizontal_net_0);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8dcb91bd-8158-4f90-bca9-1cf398f94841",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_382,
		dig_domain_out=>open);
\Eyelid:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_412,
		enable=>one,
		clock_out=>\Eyelid:PWMUDB:ClockOutFromEnBlock\);
\Eyelid:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Eyelid:PWMUDB:control_7\, \Eyelid:PWMUDB:control_6\, \Eyelid:PWMUDB:control_5\, \Eyelid:PWMUDB:control_4\,
			\Eyelid:PWMUDB:control_3\, \Eyelid:PWMUDB:control_2\, \Eyelid:PWMUDB:control_1\, \Eyelid:PWMUDB:control_0\));
\Eyelid:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Eyelid:PWMUDB:status_5\, zero, \Eyelid:PWMUDB:status_3\,
			\Eyelid:PWMUDB:status_2\, \Eyelid:PWMUDB:status_1\, \Eyelid:PWMUDB:status_0\),
		interrupt=>\Eyelid:Net_55\);
\Eyelid:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Eyelid:PWMUDB:tc_i\, \Eyelid:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Eyelid:PWMUDB:nc2\,
		cl0=>\Eyelid:PWMUDB:nc3\,
		z0=>\Eyelid:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Eyelid:PWMUDB:nc4\,
		cl1=>\Eyelid:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Eyelid:PWMUDB:nc6\,
		f1_blk_stat=>\Eyelid:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Eyelid:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Eyelid:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Eyelid:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Eyelid:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Eyelid:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Eyelid:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Eyelid:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Eyelid:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Eyelid:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Eyelid:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Eyelid:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Eyelid:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Eyelid:PWMUDB:sP16:pwmdp:cap_1\, \Eyelid:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Eyelid:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Eyelid:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Eyelid:PWMUDB:tc_i\, \Eyelid:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Eyelid:PWMUDB:cmp1_eq\,
		cl0=>\Eyelid:PWMUDB:cmp1_less\,
		z0=>\Eyelid:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Eyelid:PWMUDB:cmp2_eq\,
		cl1=>\Eyelid:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Eyelid:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Eyelid:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Eyelid:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Eyelid:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Eyelid:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Eyelid:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Eyelid:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Eyelid:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Eyelid:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Eyelid:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Eyelid:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Eyelid:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Eyelid:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Eyelid:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Eyelid:PWMUDB:sP16:pwmdp:cap_1\, \Eyelid:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Eyelid:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Eyelid:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ce408ab0-a64b-4ce5-9ff0-96de5faa1846",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_412,
		dig_domain_out=>open);
EyelidVertical:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"932d82b6-f942-4341-82ce-0628c3495ded",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_414,
		fb=>(tmpFB_0__EyelidVertical_net_0),
		analog=>(open),
		io=>(tmpIO_0__EyelidVertical_net_0),
		siovref=>(tmpSIOVREF__EyelidVertical_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EyelidVertical_net_0);
Eyelid_Open_Close:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5402dc47-bc60-4f92-a7a7-c394eae20498",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_415,
		fb=>(tmpFB_0__Eyelid_Open_Close_net_0),
		analog=>(open),
		io=>(tmpIO_0__Eyelid_Open_Close_net_0),
		siovref=>(tmpSIOVREF__Eyelid_Open_Close_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Eyelid_Open_Close_net_0);
\BaseAndJaw:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_442,
		enable=>one,
		clock_out=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\);
\BaseAndJaw:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		control=>(\BaseAndJaw:PWMUDB:control_7\, \BaseAndJaw:PWMUDB:control_6\, \BaseAndJaw:PWMUDB:control_5\, \BaseAndJaw:PWMUDB:control_4\,
			\BaseAndJaw:PWMUDB:control_3\, \BaseAndJaw:PWMUDB:control_2\, \BaseAndJaw:PWMUDB:control_1\, \BaseAndJaw:PWMUDB:control_0\));
\BaseAndJaw:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \BaseAndJaw:PWMUDB:status_5\, zero, \BaseAndJaw:PWMUDB:status_3\,
			\BaseAndJaw:PWMUDB:status_2\, \BaseAndJaw:PWMUDB:status_1\, \BaseAndJaw:PWMUDB:status_0\),
		interrupt=>\BaseAndJaw:Net_55\);
\BaseAndJaw:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\BaseAndJaw:PWMUDB:tc_i\, \BaseAndJaw:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BaseAndJaw:PWMUDB:nc2\,
		cl0=>\BaseAndJaw:PWMUDB:nc3\,
		z0=>\BaseAndJaw:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\BaseAndJaw:PWMUDB:nc4\,
		cl1=>\BaseAndJaw:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\BaseAndJaw:PWMUDB:nc6\,
		f1_blk_stat=>\BaseAndJaw:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\BaseAndJaw:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\BaseAndJaw:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\BaseAndJaw:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\BaseAndJaw:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_eq_1\, \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_lt_1\, \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_zero_1\, \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_ff_1\, \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\BaseAndJaw:PWMUDB:sP16:pwmdp:cap_1\, \BaseAndJaw:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\BaseAndJaw:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BaseAndJaw:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\BaseAndJaw:PWMUDB:tc_i\, \BaseAndJaw:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BaseAndJaw:PWMUDB:cmp1_eq\,
		cl0=>\BaseAndJaw:PWMUDB:cmp1_less\,
		z0=>\BaseAndJaw:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\BaseAndJaw:PWMUDB:cmp2_eq\,
		cl1=>\BaseAndJaw:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\BaseAndJaw:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\BaseAndJaw:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\BaseAndJaw:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\BaseAndJaw:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\BaseAndJaw:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\BaseAndJaw:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_eq_1\, \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_lt_1\, \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_zero_1\, \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_ff_1\, \BaseAndJaw:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\BaseAndJaw:PWMUDB:sP16:pwmdp:cap_1\, \BaseAndJaw:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\BaseAndJaw:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BaseAndJaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
Base:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"367b0165-c49f-4d98-a8e3-b5c6ee2bc6a6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_444,
		fb=>(tmpFB_0__Base_net_0),
		analog=>(open),
		io=>(tmpIO_0__Base_net_0),
		siovref=>(tmpSIOVREF__Base_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Base_net_0);
Jaw:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6dbab78e-7f7d-4656-9024-9a8544b7918e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_445,
		fb=>(tmpFB_0__Jaw_net_0),
		analog=>(open),
		io=>(tmpIO_0__Jaw_net_0),
		siovref=>(tmpSIOVREF__Jaw_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Jaw_net_0);
Clock_6:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"52fe3638-da5b-43f6-95ed-736d57d01270",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_442,
		dig_domain_out=>open);
\Lips:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_472,
		enable=>one,
		clock_out=>\Lips:PWMUDB:ClockOutFromEnBlock\);
\Lips:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Lips:PWMUDB:control_7\, \Lips:PWMUDB:control_6\, \Lips:PWMUDB:control_5\, \Lips:PWMUDB:control_4\,
			\Lips:PWMUDB:control_3\, \Lips:PWMUDB:control_2\, \Lips:PWMUDB:control_1\, \Lips:PWMUDB:control_0\));
\Lips:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Lips:PWMUDB:status_5\, zero, \Lips:PWMUDB:status_3\,
			\Lips:PWMUDB:status_2\, \Lips:PWMUDB:status_1\, \Lips:PWMUDB:status_0\),
		interrupt=>\Lips:Net_55\);
\Lips:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Lips:PWMUDB:tc_i\, \Lips:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Lips:PWMUDB:nc2\,
		cl0=>\Lips:PWMUDB:nc3\,
		z0=>\Lips:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Lips:PWMUDB:nc4\,
		cl1=>\Lips:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Lips:PWMUDB:nc6\,
		f1_blk_stat=>\Lips:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Lips:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Lips:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Lips:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Lips:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Lips:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Lips:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Lips:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Lips:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Lips:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Lips:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Lips:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Lips:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Lips:PWMUDB:sP16:pwmdp:cap_1\, \Lips:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Lips:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Lips:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Lips:PWMUDB:tc_i\, \Lips:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Lips:PWMUDB:cmp1_eq\,
		cl0=>\Lips:PWMUDB:cmp1_less\,
		z0=>\Lips:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Lips:PWMUDB:cmp2_eq\,
		cl1=>\Lips:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Lips:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Lips:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Lips:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Lips:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Lips:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Lips:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Lips:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Lips:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Lips:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Lips:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Lips:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Lips:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Lips:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Lips:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Lips:PWMUDB:sP16:pwmdp:cap_1\, \Lips:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Lips:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
RightLip:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ad2ad237-4338-452f-b660-26b8caf55d2f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_474,
		fb=>(tmpFB_0__RightLip_net_0),
		analog=>(open),
		io=>(tmpIO_0__RightLip_net_0),
		siovref=>(tmpSIOVREF__RightLip_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RightLip_net_0);
LeftLip:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1d2eac09-7e35-4fbb-86ab-afbc740b9209",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_475,
		fb=>(tmpFB_0__LeftLip_net_0),
		analog=>(open),
		io=>(tmpIO_0__LeftLip_net_0),
		siovref=>(tmpSIOVREF__LeftLip_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LeftLip_net_0);
Clock_7:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2a4e8d77-6097-43a7-b069-e6a9fc9c6c5a",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_472,
		dig_domain_out=>open);
\Neck:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_504,
		enable=>one,
		clock_out=>\Neck:PWMUDB:ClockOutFromEnBlock\);
\Neck:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Neck:PWMUDB:control_7\, \Neck:PWMUDB:control_6\, \Neck:PWMUDB:control_5\, \Neck:PWMUDB:control_4\,
			\Neck:PWMUDB:control_3\, \Neck:PWMUDB:control_2\, \Neck:PWMUDB:control_1\, \Neck:PWMUDB:control_0\));
\Neck:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Neck:PWMUDB:status_5\, zero, \Neck:PWMUDB:status_3\,
			\Neck:PWMUDB:status_2\, \Neck:PWMUDB:status_1\, \Neck:PWMUDB:status_0\),
		interrupt=>\Neck:Net_55\);
\Neck:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Neck:PWMUDB:tc_i\, \Neck:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Neck:PWMUDB:nc2\,
		cl0=>\Neck:PWMUDB:nc3\,
		z0=>\Neck:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Neck:PWMUDB:nc4\,
		cl1=>\Neck:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Neck:PWMUDB:nc6\,
		f1_blk_stat=>\Neck:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Neck:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Neck:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Neck:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Neck:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Neck:PWMUDB:sP16:pwmdp:cap_1\, \Neck:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Neck:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Neck:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Neck:PWMUDB:tc_i\, \Neck:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Neck:PWMUDB:cmp1_eq\,
		cl0=>\Neck:PWMUDB:cmp1_less\,
		z0=>\Neck:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Neck:PWMUDB:cmp2_eq\,
		cl1=>\Neck:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Neck:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Neck:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Neck:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Neck:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Neck:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Neck:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Neck:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Neck:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Neck:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Neck:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Neck:PWMUDB:sP16:pwmdp:cap_1\, \Neck:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Neck:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Neck:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_8:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c2d6857d-2757-4422-8259-39f14b4f0145",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_504,
		dig_domain_out=>open);
RightNeck:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6b8099f3-f09e-4851-84c2-5052d30aa170",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_506,
		fb=>(tmpFB_0__RightNeck_net_0),
		analog=>(open),
		io=>(tmpIO_0__RightNeck_net_0),
		siovref=>(tmpSIOVREF__RightNeck_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RightNeck_net_0);
LeftNeck:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0305086e-03f5-4599-b7a2-2033bda08471",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_507,
		fb=>(tmpFB_0__LeftNeck_net_0),
		analog=>(open),
		io=>(tmpIO_0__LeftNeck_net_0),
		siovref=>(tmpSIOVREF__LeftNeck_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LeftNeck_net_0);
\Right_Eyebrow:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:min_kill_reg\);
\Right_Eyebrow:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:prevCapture\);
\Right_Eyebrow:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:trig_last\);
\Right_Eyebrow:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:runmode_enable\);
\Right_Eyebrow:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:sc_kill_tmp\);
\Right_Eyebrow:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:ltch_kill_reg\);
\Right_Eyebrow:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:dith_count_1\);
\Right_Eyebrow:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:dith_count_0\);
\Right_Eyebrow:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:cmp1_less\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:prevCompare1\);
\Right_Eyebrow:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:cmp2_less\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:prevCompare2\);
\Right_Eyebrow:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:status_0\);
\Right_Eyebrow:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:status_1\);
\Right_Eyebrow:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:status_5\);
\Right_Eyebrow:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:pwm_i_reg\);
\Right_Eyebrow:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:pwm1_i\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_60);
\Right_Eyebrow:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:pwm2_i\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_61);
\Right_Eyebrow:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:status_2\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:tc_i_reg\);
\Left_Eyebrow:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:min_kill_reg\);
\Left_Eyebrow:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:prevCapture\);
\Left_Eyebrow:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:trig_last\);
\Left_Eyebrow:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:runmode_enable\);
\Left_Eyebrow:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:sc_kill_tmp\);
\Left_Eyebrow:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:ltch_kill_reg\);
\Left_Eyebrow:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:dith_count_1\);
\Left_Eyebrow:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:dith_count_0\);
\Left_Eyebrow:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:cmp1_less\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:prevCompare1\);
\Left_Eyebrow:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:cmp2_less\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:prevCompare2\);
\Left_Eyebrow:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:status_0\);
\Left_Eyebrow:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:status_1\);
\Left_Eyebrow:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:status_5\);
\Left_Eyebrow:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:pwm_i_reg\);
\Left_Eyebrow:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:pwm1_i\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_175);
\Left_Eyebrow:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:pwm2_i\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_187);
\Left_Eyebrow:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:status_2\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:tc_i_reg\);
\Left_Eyeball:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:min_kill_reg\);
\Left_Eyeball:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:prevCapture\);
\Left_Eyeball:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:trig_last\);
\Left_Eyeball:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:runmode_enable\);
\Left_Eyeball:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:sc_kill_tmp\);
\Left_Eyeball:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:ltch_kill_reg\);
\Left_Eyeball:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:dith_count_1\);
\Left_Eyeball:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:dith_count_0\);
\Left_Eyeball:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:cmp1_less\,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:prevCompare1\);
\Left_Eyeball:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:cmp2_less\,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:prevCompare2\);
\Left_Eyeball:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:status_0\);
\Left_Eyeball:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:status_1\);
\Left_Eyeball:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:status_5\);
\Left_Eyeball:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:pwm_i_reg\);
\Left_Eyeball:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:pwm1_i\,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_352);
\Left_Eyeball:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:pwm2_i\,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_353);
\Left_Eyeball:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:status_2\,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:tc_i_reg\);
\Right_Eyeball:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:min_kill_reg\);
\Right_Eyeball:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:prevCapture\);
\Right_Eyeball:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:trig_last\);
\Right_Eyeball:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:runmode_enable\);
\Right_Eyeball:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:sc_kill_tmp\);
\Right_Eyeball:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:ltch_kill_reg\);
\Right_Eyeball:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:dith_count_1\);
\Right_Eyeball:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:dith_count_0\);
\Right_Eyeball:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:cmp1_less\,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:prevCompare1\);
\Right_Eyeball:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:cmp2_less\,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:prevCompare2\);
\Right_Eyeball:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:status_0\);
\Right_Eyeball:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:status_1\);
\Right_Eyeball:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:status_5\);
\Right_Eyeball:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:pwm_i_reg\);
\Right_Eyeball:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:pwm1_i\,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_384);
\Right_Eyeball:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:pwm2_i\,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_385);
\Right_Eyeball:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:status_2\,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:tc_i_reg\);
\Eyelid:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelid:PWMUDB:min_kill_reg\);
\Eyelid:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelid:PWMUDB:prevCapture\);
\Eyelid:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelid:PWMUDB:trig_last\);
\Eyelid:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Eyelid:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelid:PWMUDB:runmode_enable\);
\Eyelid:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Eyelid:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelid:PWMUDB:sc_kill_tmp\);
\Eyelid:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelid:PWMUDB:ltch_kill_reg\);
\Eyelid:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Eyelid:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelid:PWMUDB:dith_count_1\);
\Eyelid:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Eyelid:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelid:PWMUDB:dith_count_0\);
\Eyelid:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Eyelid:PWMUDB:cmp1_less\,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelid:PWMUDB:prevCompare1\);
\Eyelid:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Eyelid:PWMUDB:cmp2_less\,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelid:PWMUDB:prevCompare2\);
\Eyelid:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Eyelid:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelid:PWMUDB:status_0\);
\Eyelid:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Eyelid:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelid:PWMUDB:status_1\);
\Eyelid:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelid:PWMUDB:status_5\);
\Eyelid:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelid:PWMUDB:pwm_i_reg\);
\Eyelid:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Eyelid:PWMUDB:pwm1_i\,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_414);
\Eyelid:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Eyelid:PWMUDB:pwm2_i\,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_415);
\Eyelid:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Eyelid:PWMUDB:status_2\,
		clk=>\Eyelid:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelid:PWMUDB:tc_i_reg\);
\BaseAndJaw:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseAndJaw:PWMUDB:min_kill_reg\);
\BaseAndJaw:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseAndJaw:PWMUDB:prevCapture\);
\BaseAndJaw:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseAndJaw:PWMUDB:trig_last\);
\BaseAndJaw:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\BaseAndJaw:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseAndJaw:PWMUDB:runmode_enable\);
\BaseAndJaw:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\BaseAndJaw:PWMUDB:sc_kill_tmp\\D\,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseAndJaw:PWMUDB:sc_kill_tmp\);
\BaseAndJaw:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseAndJaw:PWMUDB:ltch_kill_reg\);
\BaseAndJaw:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\BaseAndJaw:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseAndJaw:PWMUDB:dith_count_1\);
\BaseAndJaw:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\BaseAndJaw:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseAndJaw:PWMUDB:dith_count_0\);
\BaseAndJaw:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\BaseAndJaw:PWMUDB:cmp1_less\,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseAndJaw:PWMUDB:prevCompare1\);
\BaseAndJaw:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\BaseAndJaw:PWMUDB:cmp2_less\,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseAndJaw:PWMUDB:prevCompare2\);
\BaseAndJaw:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\BaseAndJaw:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseAndJaw:PWMUDB:status_0\);
\BaseAndJaw:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\BaseAndJaw:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseAndJaw:PWMUDB:status_1\);
\BaseAndJaw:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseAndJaw:PWMUDB:status_5\);
\BaseAndJaw:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseAndJaw:PWMUDB:pwm_i_reg\);
\BaseAndJaw:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\BaseAndJaw:PWMUDB:pwm1_i\,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_444);
\BaseAndJaw:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\BaseAndJaw:PWMUDB:pwm2_i\,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_445);
\BaseAndJaw:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\BaseAndJaw:PWMUDB:status_2\,
		clk=>\BaseAndJaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\BaseAndJaw:PWMUDB:tc_i_reg\);
\Lips:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lips:PWMUDB:min_kill_reg\);
\Lips:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lips:PWMUDB:prevCapture\);
\Lips:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lips:PWMUDB:trig_last\);
\Lips:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Lips:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lips:PWMUDB:runmode_enable\);
\Lips:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Lips:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lips:PWMUDB:sc_kill_tmp\);
\Lips:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lips:PWMUDB:ltch_kill_reg\);
\Lips:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Lips:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lips:PWMUDB:dith_count_1\);
\Lips:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Lips:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lips:PWMUDB:dith_count_0\);
\Lips:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Lips:PWMUDB:cmp1_less\,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lips:PWMUDB:prevCompare1\);
\Lips:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Lips:PWMUDB:cmp2_less\,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lips:PWMUDB:prevCompare2\);
\Lips:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Lips:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lips:PWMUDB:status_0\);
\Lips:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Lips:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lips:PWMUDB:status_1\);
\Lips:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lips:PWMUDB:status_5\);
\Lips:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lips:PWMUDB:pwm_i_reg\);
\Lips:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Lips:PWMUDB:pwm1_i\,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_474);
\Lips:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Lips:PWMUDB:pwm2_i\,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_475);
\Lips:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Lips:PWMUDB:status_2\,
		clk=>\Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lips:PWMUDB:tc_i_reg\);
\Neck:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:min_kill_reg\);
\Neck:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:prevCapture\);
\Neck:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:trig_last\);
\Neck:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:runmode_enable\);
\Neck:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:sc_kill_tmp\);
\Neck:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:ltch_kill_reg\);
\Neck:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:dith_count_1\);
\Neck:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:dith_count_0\);
\Neck:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:cmp1_less\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:prevCompare1\);
\Neck:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:cmp2_less\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:prevCompare2\);
\Neck:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:status_0\);
\Neck:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:status_1\);
\Neck:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:status_5\);
\Neck:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:pwm_i_reg\);
\Neck:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:pwm1_i\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_506);
\Neck:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:pwm2_i\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_507);
\Neck:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:status_2\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:tc_i_reg\);

END R_T_L;
