// Seed: 1348044212
module module_0 (
    input uwire id_0,
    input tri   id_1
);
  assign id_3 = 'b0;
  logic [7:0] id_4, id_5;
  assign id_4[1] = 1;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input logic id_2,
    input tri1 id_3,
    input wor id_4,
    input wand id_5
);
  always @(posedge 1'b0 | id_3) begin
    id_0 <= id_2;
    disable id_7;
    disable id_8;
    id_8 <= "";
    id_1 = 1;
    if ('d0) begin
      id_1 = ~id_7 == id_3;
    end
  end
  module_0(
      id_3, id_5
  );
endmodule
