verilog xil_defaultlib --include "../../../../first_zynq_design.srcs/sources_1/bd/first_zynq_system/ipshared/ec67/hdl" --include "../../../../first_zynq_design.srcs/sources_1/bd/first_zynq_system/ipshared/70cf/hdl" --include "../../../../first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_processing_system7_0_0" \
"../../../bd/first_zynq_system/ip/first_zynq_system_processing_system7_0_0/sim/first_zynq_system_processing_system7_0_0.v" \
"../../../bd/first_zynq_system/ip/first_zynq_system_auto_pc_0/sim/first_zynq_system_auto_pc_0.v" \
"../../../bd/first_zynq_system/sim/first_zynq_system.v" \

verilog xil_defaultlib "glbl.v"

nosort
