{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670040109001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670040109002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 12:01:48 2022 " "Processing started: Sat Dec 03 12:01:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670040109002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670040109002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map PWM_GEN -c PWM_GEN --generate_functional_sim_netlist " "Command: quartus_map PWM_GEN -c PWM_GEN --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670040109002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1670040109130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_8/rtl/data_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_8/rtl/data_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Comparator " "Found entity 1: Data_Comparator" {  } { { "../rtl/Data_Comparator.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Data_Comparator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670040109152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670040109152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_8/rtl/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_8/rtl/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670040109153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670040109153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_8/rtl/pwm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_8/rtl/pwm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_GEN " "Found entity 1: PWM_GEN" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670040109154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670040109154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_8/rtl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_8/rtl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../rtl/Register.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670040109155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670040109155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_8/rtl/count_256.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_8/rtl/count_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count_256 " "Found entity 1: Count_256" {  } { { "../rtl/Count_256.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Count_256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670040109156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670040109156 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pwn_set PWM_GEN.v(17) " "Verilog HDL Implicit Net warning at PWM_GEN.v(17): created implicit net for \"pwn_set\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670040109156 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pwm_width PWM_GEN.v(17) " "Verilog HDL Implicit Net warning at PWM_GEN.v(17): created implicit net for \"pwm_width\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670040109158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM_GEN " "Elaborating entity \"PWM_GEN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670040109171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count_256 Count_256:U2 " "Elaborating entity \"Count_256\" for hierarchy \"Count_256:U2\"" {  } { { "../rtl/PWM_GEN.v" "U2" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670040109174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Count_256.v(17) " "Verilog HDL assignment warning at Count_256.v(17): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/Count_256.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Count_256.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670040109174 "|PWM_GEN|Count_256:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:U4 " "Elaborating entity \"Register\" for hierarchy \"Register:U4\"" {  } { { "../rtl/PWM_GEN.v" "U4" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670040109176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Comparator Data_Comparator:U3 " "Elaborating entity \"Data_Comparator\" for hierarchy \"Data_Comparator:U3\"" {  } { { "../rtl/PWM_GEN.v" "U3" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670040109178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670040109219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 12:01:49 2022 " "Processing ended: Sat Dec 03 12:01:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670040109219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670040109219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670040109219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670040109219 ""}
