
P3_snake_w_no_snake.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e04  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  08001f94  08001f94  00002f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080020a0  080020a0  00004060  2**0
                  CONTENTS
  4 .ARM          00000008  080020a0  080020a0  000030a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080020a8  080020a8  00004060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020a8  080020a8  000030a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080020ac  080020ac  000030ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080020b0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  20000060  08002110  00004060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001cc  08002110  000041cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004770  00000000  00000000  00004090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000106e  00000000  00000000  00008800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005c8  00000000  00000000  00009870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000436  00000000  00000000  00009e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024daa  00000000  00000000  0000a26e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000058c5  00000000  00000000  0002f018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1da8  00000000  00000000  000348dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00116685  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a90  00000000  00000000  001166c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00118158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001f7c 	.word	0x08001f7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08001f7c 	.word	0x08001f7c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
 8000276:	4603      	mov	r3, r0
 8000278:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800027a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800027e:	2b00      	cmp	r3, #0
 8000280:	db0b      	blt.n	800029a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000282:	79fb      	ldrb	r3, [r7, #7]
 8000284:	f003 021f 	and.w	r2, r3, #31
 8000288:	4907      	ldr	r1, [pc, #28]	@ (80002a8 <__NVIC_EnableIRQ+0x38>)
 800028a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800028e:	095b      	lsrs	r3, r3, #5
 8000290:	2001      	movs	r0, #1
 8000292:	fa00 f202 	lsl.w	r2, r0, r2
 8000296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800029a:	bf00      	nop
 800029c:	370c      	adds	r7, #12
 800029e:	46bd      	mov	sp, r7
 80002a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a4:	4770      	bx	lr
 80002a6:	bf00      	nop
 80002a8:	e000e100 	.word	0xe000e100

080002ac <UART_print_int>:
    sprintf(buffer, "%s%d.%03d V\r\n\r\n", string, integer_part, decimal_part);
    UART_print(buffer);
}

void UART_print_int(char *string, int16_t value)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b09c      	sub	sp, #112	@ 0x70
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
 80002b4:	460b      	mov	r3, r1
 80002b6:	807b      	strh	r3, [r7, #2]
	char stringify[100] = {0};
 80002b8:	2300      	movs	r3, #0
 80002ba:	60fb      	str	r3, [r7, #12]
 80002bc:	f107 0310 	add.w	r3, r7, #16
 80002c0:	2260      	movs	r2, #96	@ 0x60
 80002c2:	2100      	movs	r1, #0
 80002c4:	4618      	mov	r0, r3
 80002c6:	f001 f9d9 	bl	800167c <memset>
	sprintf(stringify,string ,value); //take value and format it into char array
 80002ca:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80002ce:	f107 030c 	add.w	r3, r7, #12
 80002d2:	6879      	ldr	r1, [r7, #4]
 80002d4:	4618      	mov	r0, r3
 80002d6:	f001 f9b1 	bl	800163c <siprintf>
	UART_print(stringify);
 80002da:	f107 030c 	add.w	r3, r7, #12
 80002de:	4618      	mov	r0, r3
 80002e0:	f000 f842 	bl	8000368 <UART_print>
}
 80002e4:	bf00      	nop
 80002e6:	3770      	adds	r7, #112	@ 0x70
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}

080002ec <UART_init>:

void UART_init(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
	 // Enable clocks for GPIOA and USART2
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;   // Enable GPIOA clock
 80002f0:	4b1b      	ldr	r3, [pc, #108]	@ (8000360 <UART_init+0x74>)
 80002f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002f4:	4a1a      	ldr	r2, [pc, #104]	@ (8000360 <UART_init+0x74>)
 80002f6:	f043 0301 	orr.w	r3, r3, #1
 80002fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN; // Enable USART2 clock
 80002fc:	4b18      	ldr	r3, [pc, #96]	@ (8000360 <UART_init+0x74>)
 80002fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000300:	4a17      	ldr	r2, [pc, #92]	@ (8000360 <UART_init+0x74>)
 8000302:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000306:	6593      	str	r3, [r2, #88]	@ 0x58

	// Configure PA2 as USART2_TX and PA3 as USART2_RX
	GPIOA->MODER &= ~(GPIO_MODER_MODE2 | GPIO_MODER_MODE3); // Clear mode bits
 8000308:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000312:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000316:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (GPIO_MODER_MODE2_1 | GPIO_MODER_MODE3_1); // Set alternate function mode
 8000318:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000322:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000326:	6013      	str	r3, [r2, #0]

	GPIOA->AFR[0] |= (0x7 << GPIO_AFRL_AFSEL2_Pos); // Set AF7 (USART2) for PA2
 8000328:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800032c:	6a1b      	ldr	r3, [r3, #32]
 800032e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000332:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000336:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (0x7 << GPIO_AFRL_AFSEL3_Pos); // Set AF7 (USART2) for PA3
 8000338:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800033c:	6a1b      	ldr	r3, [r3, #32]
 800033e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000342:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 8000346:	6213      	str	r3, [r2, #32]

	// Configure USART2 for 115200 baud rate (assuming 4 MHz clock)
	USART2->BRR = 208; // Set baud rate divisor for 115200 baud (4 MHz / (16 * 115200) ≈ 35)
 8000348:	4b06      	ldr	r3, [pc, #24]	@ (8000364 <UART_init+0x78>)
 800034a:	22d0      	movs	r2, #208	@ 0xd0
 800034c:	60da      	str	r2, [r3, #12]

	// Enable USART2, transmitter, and receiver and receive data register
	USART2->CR1 = (USART_CR1_TE | USART_CR1_RE | USART_CR1_UE | USART_CR1_RXNEIE);
 800034e:	4b05      	ldr	r3, [pc, #20]	@ (8000364 <UART_init+0x78>)
 8000350:	222d      	movs	r2, #45	@ 0x2d
 8000352:	601a      	str	r2, [r3, #0]
	//enable interrupts
	NVIC_EnableIRQ(USART2_IRQn);
 8000354:	2026      	movs	r0, #38	@ 0x26
 8000356:	f7ff ff8b 	bl	8000270 <__NVIC_EnableIRQ>
}
 800035a:	bf00      	nop
 800035c:	bd80      	pop	{r7, pc}
 800035e:	bf00      	nop
 8000360:	40021000 	.word	0x40021000
 8000364:	40004400 	.word	0x40004400

08000368 <UART_print>:

void UART_print(char *str)
{
 8000368:	b480      	push	{r7}
 800036a:	b083      	sub	sp, #12
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
	while (*str != '\0') 		// Loop until the end of the string
 8000370:	e00c      	b.n	800038c <UART_print+0x24>
	{
		while (!(USART2->ISR & USART_ISR_TXE)) {} //finish receiving
 8000372:	bf00      	nop
 8000374:	4b0b      	ldr	r3, [pc, #44]	@ (80003a4 <UART_print+0x3c>)
 8000376:	69db      	ldr	r3, [r3, #28]
 8000378:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0f9      	beq.n	8000374 <UART_print+0xc>
		USART2->TDR = *str++; 				//write it out
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	1c5a      	adds	r2, r3, #1
 8000384:	607a      	str	r2, [r7, #4]
 8000386:	781a      	ldrb	r2, [r3, #0]
 8000388:	4b06      	ldr	r3, [pc, #24]	@ (80003a4 <UART_print+0x3c>)
 800038a:	851a      	strh	r2, [r3, #40]	@ 0x28
	while (*str != '\0') 		// Loop until the end of the string
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	781b      	ldrb	r3, [r3, #0]
 8000390:	2b00      	cmp	r3, #0
 8000392:	d1ee      	bne.n	8000372 <UART_print+0xa>
	}

}
 8000394:	bf00      	nop
 8000396:	bf00      	nop
 8000398:	370c      	adds	r7, #12
 800039a:	46bd      	mov	sp, r7
 800039c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a0:	4770      	bx	lr
 80003a2:	bf00      	nop
 80003a4:	40004400 	.word	0x40004400

080003a8 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0

	//if receiving data interrupt
	if(USART2->ISR & USART_ISR_RXNE)
 80003ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000418 <USART2_IRQHandler+0x70>)
 80003b0:	69db      	ldr	r3, [r3, #28]
 80003b2:	f003 0320 	and.w	r3, r3, #32
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d029      	beq.n	800040e <USART2_IRQHandler+0x66>
	{
		char single[2];
		//put input anded with the read register into a variable
		sprintf(single,"%c", (char)(USART2->RDR & USART_RDR_RDR));
 80003ba:	4b17      	ldr	r3, [pc, #92]	@ (8000418 <USART2_IRQHandler+0x70>)
 80003bc:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80003be:	b29b      	uxth	r3, r3
 80003c0:	b2db      	uxtb	r3, r3
 80003c2:	461a      	mov	r2, r3
 80003c4:	1d3b      	adds	r3, r7, #4
 80003c6:	4915      	ldr	r1, [pc, #84]	@ (800041c <USART2_IRQHandler+0x74>)
 80003c8:	4618      	mov	r0, r3
 80003ca:	f001 f937 	bl	800163c <siprintf>

		if(single[0] == 'a') //when s is pressed switch between DC and AC views
 80003ce:	793b      	ldrb	r3, [r7, #4]
 80003d0:	2b61      	cmp	r3, #97	@ 0x61
 80003d2:	d109      	bne.n	80003e8 <USART2_IRQHandler+0x40>
		{
			if(paddle_position >= 3)
 80003d4:	4b12      	ldr	r3, [pc, #72]	@ (8000420 <USART2_IRQHandler+0x78>)
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	2b02      	cmp	r3, #2
 80003da:	d905      	bls.n	80003e8 <USART2_IRQHandler+0x40>
			{
				paddle_position -= 3;
 80003dc:	4b10      	ldr	r3, [pc, #64]	@ (8000420 <USART2_IRQHandler+0x78>)
 80003de:	781b      	ldrb	r3, [r3, #0]
 80003e0:	3b03      	subs	r3, #3
 80003e2:	b2da      	uxtb	r2, r3
 80003e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000420 <USART2_IRQHandler+0x78>)
 80003e6:	701a      	strb	r2, [r3, #0]
			}
		}
		if(single[0] == 'd') //when s is pressed switch between DC and AC views
 80003e8:	793b      	ldrb	r3, [r7, #4]
 80003ea:	2b64      	cmp	r3, #100	@ 0x64
 80003ec:	d109      	bne.n	8000402 <USART2_IRQHandler+0x5a>
		{
			if(paddle_position <= 76)
 80003ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000420 <USART2_IRQHandler+0x78>)
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	2b4c      	cmp	r3, #76	@ 0x4c
 80003f4:	d805      	bhi.n	8000402 <USART2_IRQHandler+0x5a>
			{
				paddle_position += 3;
 80003f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000420 <USART2_IRQHandler+0x78>)
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	3303      	adds	r3, #3
 80003fc:	b2da      	uxtb	r2, r3
 80003fe:	4b08      	ldr	r3, [pc, #32]	@ (8000420 <USART2_IRQHandler+0x78>)
 8000400:	701a      	strb	r2, [r3, #0]
			}
		}
		USART2->ISR &= ~(USART_ISR_RXNE);
 8000402:	4b05      	ldr	r3, [pc, #20]	@ (8000418 <USART2_IRQHandler+0x70>)
 8000404:	69db      	ldr	r3, [r3, #28]
 8000406:	4a04      	ldr	r2, [pc, #16]	@ (8000418 <USART2_IRQHandler+0x70>)
 8000408:	f023 0320 	bic.w	r3, r3, #32
 800040c:	61d3      	str	r3, [r2, #28]
	}

}
 800040e:	bf00      	nop
 8000410:	3708      	adds	r7, #8
 8000412:	46bd      	mov	sp, r7
 8000414:	bd80      	pop	{r7, pc}
 8000416:	bf00      	nop
 8000418:	40004400 	.word	0x40004400
 800041c:	08001fa4 	.word	0x08001fa4
 8000420:	20000000 	.word	0x20000000

08000424 <main>:
void Check_Screen_Collisions(int8_t *dx, int8_t *dy, int8_t *x_position, int8_t *y_position);
void Check_Paddle_Collisions(int8_t *dx, int8_t *dy, int8_t *x_position, int8_t *y_position);


int main(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b082      	sub	sp, #8
 8000428:	af00      	add	r7, sp, #0
	HAL_Init();
 800042a:	f000 f980 	bl	800072e <HAL_Init>
	SystemClock_Config();
 800042e:	f000 f86d 	bl	800050c <SystemClock_Config>
	UART_init();
 8000432:	f7ff ff5b 	bl	80002ec <UART_init>
	RNG_init();
 8000436:	f000 f83b 	bl	80004b0 <RNG_init>

	Ball ball;
	GAME_init(&ball);
 800043a:	463b      	mov	r3, r7
 800043c:	4618      	mov	r0, r3
 800043e:	f000 f84f 	bl	80004e0 <GAME_init>





	UART_print("\033[2J\033[H");
 8000442:	480d      	ldr	r0, [pc, #52]	@ (8000478 <main+0x54>)
 8000444:	f7ff ff90 	bl	8000368 <UART_print>

	while (1)
	{

		UART_print_int("random: %d \r\n", (Get_Random_Number() && 0xff));
 8000448:	f000 f81c 	bl	8000484 <Get_Random_Number>
 800044c:	4603      	mov	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d001      	beq.n	8000456 <main+0x32>
 8000452:	2301      	movs	r3, #1
 8000454:	e000      	b.n	8000458 <main+0x34>
 8000456:	2300      	movs	r3, #0
 8000458:	b21b      	sxth	r3, r3
 800045a:	4619      	mov	r1, r3
 800045c:	4807      	ldr	r0, [pc, #28]	@ (800047c <main+0x58>)
 800045e:	f7ff ff25 	bl	80002ac <UART_print_int>
		for(uint32_t i = 0; i < 100000; i++) {}
 8000462:	2300      	movs	r3, #0
 8000464:	607b      	str	r3, [r7, #4]
 8000466:	e002      	b.n	800046e <main+0x4a>
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	3301      	adds	r3, #1
 800046c:	607b      	str	r3, [r7, #4]
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	4a03      	ldr	r2, [pc, #12]	@ (8000480 <main+0x5c>)
 8000472:	4293      	cmp	r3, r2
 8000474:	d9f8      	bls.n	8000468 <main+0x44>
		UART_print_int("random: %d \r\n", (Get_Random_Number() && 0xff));
 8000476:	e7e7      	b.n	8000448 <main+0x24>
 8000478:	08001fa8 	.word	0x08001fa8
 800047c:	08001fb0 	.word	0x08001fb0
 8000480:	0001869f 	.word	0x0001869f

08000484 <Get_Random_Number>:
		}
	}
}

uint32_t Get_Random_Number(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
	while(!(RNG->SR && RNG_SR_DRDY))
 8000488:	e006      	b.n	8000498 <Get_Random_Number+0x14>
	if(RNG->DR != 0)
 800048a:	4b08      	ldr	r3, [pc, #32]	@ (80004ac <Get_Random_Number+0x28>)
 800048c:	689b      	ldr	r3, [r3, #8]
 800048e:	2b00      	cmp	r3, #0
 8000490:	d002      	beq.n	8000498 <Get_Random_Number+0x14>
	{
		return RNG->DR;
 8000492:	4b06      	ldr	r3, [pc, #24]	@ (80004ac <Get_Random_Number+0x28>)
 8000494:	689b      	ldr	r3, [r3, #8]
 8000496:	e004      	b.n	80004a2 <Get_Random_Number+0x1e>
	while(!(RNG->SR && RNG_SR_DRDY))
 8000498:	4b04      	ldr	r3, [pc, #16]	@ (80004ac <Get_Random_Number+0x28>)
 800049a:	685b      	ldr	r3, [r3, #4]
 800049c:	2b00      	cmp	r3, #0
 800049e:	d0f4      	beq.n	800048a <Get_Random_Number+0x6>
	}

	return 69;
 80004a0:	2345      	movs	r3, #69	@ 0x45
}
 80004a2:	4618      	mov	r0, r3
 80004a4:	46bd      	mov	sp, r7
 80004a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004aa:	4770      	bx	lr
 80004ac:	50060800 	.word	0x50060800

080004b0 <RNG_init>:

void RNG_init(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= RCC_AHB2ENR_RNGEN;
 80004b4:	4b08      	ldr	r3, [pc, #32]	@ (80004d8 <RNG_init+0x28>)
 80004b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004b8:	4a07      	ldr	r2, [pc, #28]	@ (80004d8 <RNG_init+0x28>)
 80004ba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80004be:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RNG->CR |= RNG_CR_RNGEN;
 80004c0:	4b06      	ldr	r3, [pc, #24]	@ (80004dc <RNG_init+0x2c>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a05      	ldr	r2, [pc, #20]	@ (80004dc <RNG_init+0x2c>)
 80004c6:	f043 0304 	orr.w	r3, r3, #4
 80004ca:	6013      	str	r3, [r2, #0]
}
 80004cc:	bf00      	nop
 80004ce:	46bd      	mov	sp, r7
 80004d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop
 80004d8:	40021000 	.word	0x40021000
 80004dc:	50060800 	.word	0x50060800

080004e0 <GAME_init>:
	}
}


void GAME_init(Ball *ball)
{
 80004e0:	b480      	push	{r7}
 80004e2:	b083      	sub	sp, #12
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
	ball->x = BALL_X_START;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	2228      	movs	r2, #40	@ 0x28
 80004ec:	701a      	strb	r2, [r3, #0]
	ball->y = BALL_Y_START;
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	220a      	movs	r2, #10
 80004f2:	705a      	strb	r2, [r3, #1]
	ball->dx = 1;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	2201      	movs	r2, #1
 80004f8:	709a      	strb	r2, [r3, #2]
	ball->dy = 1;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	2201      	movs	r2, #1
 80004fe:	70da      	strb	r2, [r3, #3]
}
 8000500:	bf00      	nop
 8000502:	370c      	adds	r7, #12
 8000504:	46bd      	mov	sp, r7
 8000506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050a:	4770      	bx	lr

0800050c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b096      	sub	sp, #88	@ 0x58
 8000510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000512:	f107 0314 	add.w	r3, r7, #20
 8000516:	2244      	movs	r2, #68	@ 0x44
 8000518:	2100      	movs	r1, #0
 800051a:	4618      	mov	r0, r3
 800051c:	f001 f8ae 	bl	800167c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000520:	463b      	mov	r3, r7
 8000522:	2200      	movs	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
 8000526:	605a      	str	r2, [r3, #4]
 8000528:	609a      	str	r2, [r3, #8]
 800052a:	60da      	str	r2, [r3, #12]
 800052c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800052e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000532:	f000 fa65 	bl	8000a00 <HAL_PWREx_ControlVoltageScaling>
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	d001      	beq.n	8000540 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800053c:	f000 f82c 	bl	8000598 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000540:	2310      	movs	r3, #16
 8000542:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000544:	2301      	movs	r3, #1
 8000546:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000548:	2300      	movs	r3, #0
 800054a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_9;
 800054c:	2390      	movs	r3, #144	@ 0x90
 800054e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000550:	2300      	movs	r3, #0
 8000552:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000554:	f107 0314 	add.w	r3, r7, #20
 8000558:	4618      	mov	r0, r3
 800055a:	f000 faa7 	bl	8000aac <HAL_RCC_OscConfig>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d001      	beq.n	8000568 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000564:	f000 f818 	bl	8000598 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000568:	230f      	movs	r3, #15
 800056a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800056c:	2300      	movs	r3, #0
 800056e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000570:	2300      	movs	r3, #0
 8000572:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000574:	2300      	movs	r3, #0
 8000576:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000578:	2300      	movs	r3, #0
 800057a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800057c:	463b      	mov	r3, r7
 800057e:	2101      	movs	r1, #1
 8000580:	4618      	mov	r0, r3
 8000582:	f000 fe6f 	bl	8001264 <HAL_RCC_ClockConfig>
 8000586:	4603      	mov	r3, r0
 8000588:	2b00      	cmp	r3, #0
 800058a:	d001      	beq.n	8000590 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800058c:	f000 f804 	bl	8000598 <Error_Handler>
  }
}
 8000590:	bf00      	nop
 8000592:	3758      	adds	r7, #88	@ 0x58
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}

08000598 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800059c:	b672      	cpsid	i
}
 800059e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005a0:	bf00      	nop
 80005a2:	e7fd      	b.n	80005a0 <Error_Handler+0x8>

080005a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005aa:	4b0f      	ldr	r3, [pc, #60]	@ (80005e8 <HAL_MspInit+0x44>)
 80005ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005ae:	4a0e      	ldr	r2, [pc, #56]	@ (80005e8 <HAL_MspInit+0x44>)
 80005b0:	f043 0301 	orr.w	r3, r3, #1
 80005b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80005b6:	4b0c      	ldr	r3, [pc, #48]	@ (80005e8 <HAL_MspInit+0x44>)
 80005b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005ba:	f003 0301 	and.w	r3, r3, #1
 80005be:	607b      	str	r3, [r7, #4]
 80005c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c2:	4b09      	ldr	r3, [pc, #36]	@ (80005e8 <HAL_MspInit+0x44>)
 80005c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005c6:	4a08      	ldr	r2, [pc, #32]	@ (80005e8 <HAL_MspInit+0x44>)
 80005c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80005ce:	4b06      	ldr	r3, [pc, #24]	@ (80005e8 <HAL_MspInit+0x44>)
 80005d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005d6:	603b      	str	r3, [r7, #0]
 80005d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005da:	bf00      	nop
 80005dc:	370c      	adds	r7, #12
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	40021000 	.word	0x40021000

080005ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005f0:	bf00      	nop
 80005f2:	e7fd      	b.n	80005f0 <NMI_Handler+0x4>

080005f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005f8:	bf00      	nop
 80005fa:	e7fd      	b.n	80005f8 <HardFault_Handler+0x4>

080005fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000600:	bf00      	nop
 8000602:	e7fd      	b.n	8000600 <MemManage_Handler+0x4>

08000604 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000608:	bf00      	nop
 800060a:	e7fd      	b.n	8000608 <BusFault_Handler+0x4>

0800060c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000610:	bf00      	nop
 8000612:	e7fd      	b.n	8000610 <UsageFault_Handler+0x4>

08000614 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000618:	bf00      	nop
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr

08000622 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000622:	b480      	push	{r7}
 8000624:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000626:	bf00      	nop
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr

08000630 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000634:	bf00      	nop
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr

0800063e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800063e:	b580      	push	{r7, lr}
 8000640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000642:	f000 f8c9 	bl	80007d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000646:	bf00      	nop
 8000648:	bd80      	pop	{r7, pc}
	...

0800064c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b086      	sub	sp, #24
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000654:	4a14      	ldr	r2, [pc, #80]	@ (80006a8 <_sbrk+0x5c>)
 8000656:	4b15      	ldr	r3, [pc, #84]	@ (80006ac <_sbrk+0x60>)
 8000658:	1ad3      	subs	r3, r2, r3
 800065a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800065c:	697b      	ldr	r3, [r7, #20]
 800065e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000660:	4b13      	ldr	r3, [pc, #76]	@ (80006b0 <_sbrk+0x64>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	2b00      	cmp	r3, #0
 8000666:	d102      	bne.n	800066e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000668:	4b11      	ldr	r3, [pc, #68]	@ (80006b0 <_sbrk+0x64>)
 800066a:	4a12      	ldr	r2, [pc, #72]	@ (80006b4 <_sbrk+0x68>)
 800066c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800066e:	4b10      	ldr	r3, [pc, #64]	@ (80006b0 <_sbrk+0x64>)
 8000670:	681a      	ldr	r2, [r3, #0]
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	4413      	add	r3, r2
 8000676:	693a      	ldr	r2, [r7, #16]
 8000678:	429a      	cmp	r2, r3
 800067a:	d207      	bcs.n	800068c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800067c:	f001 f806 	bl	800168c <__errno>
 8000680:	4603      	mov	r3, r0
 8000682:	220c      	movs	r2, #12
 8000684:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000686:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800068a:	e009      	b.n	80006a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800068c:	4b08      	ldr	r3, [pc, #32]	@ (80006b0 <_sbrk+0x64>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000692:	4b07      	ldr	r3, [pc, #28]	@ (80006b0 <_sbrk+0x64>)
 8000694:	681a      	ldr	r2, [r3, #0]
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	4413      	add	r3, r2
 800069a:	4a05      	ldr	r2, [pc, #20]	@ (80006b0 <_sbrk+0x64>)
 800069c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800069e:	68fb      	ldr	r3, [r7, #12]
}
 80006a0:	4618      	mov	r0, r3
 80006a2:	3718      	adds	r7, #24
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20018000 	.word	0x20018000
 80006ac:	00000400 	.word	0x00000400
 80006b0:	2000007c 	.word	0x2000007c
 80006b4:	200001d0 	.word	0x200001d0

080006b8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80006bc:	4b06      	ldr	r3, [pc, #24]	@ (80006d8 <SystemInit+0x20>)
 80006be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c2:	4a05      	ldr	r2, [pc, #20]	@ (80006d8 <SystemInit+0x20>)
 80006c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80006cc:	bf00      	nop
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	e000ed00 	.word	0xe000ed00

080006dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80006dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000714 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006e0:	f7ff ffea 	bl	80006b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006e4:	480c      	ldr	r0, [pc, #48]	@ (8000718 <LoopForever+0x6>)
  ldr r1, =_edata
 80006e6:	490d      	ldr	r1, [pc, #52]	@ (800071c <LoopForever+0xa>)
  ldr r2, =_sidata
 80006e8:	4a0d      	ldr	r2, [pc, #52]	@ (8000720 <LoopForever+0xe>)
  movs r3, #0
 80006ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006ec:	e002      	b.n	80006f4 <LoopCopyDataInit>

080006ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006f2:	3304      	adds	r3, #4

080006f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006f8:	d3f9      	bcc.n	80006ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000724 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006fc:	4c0a      	ldr	r4, [pc, #40]	@ (8000728 <LoopForever+0x16>)
  movs r3, #0
 80006fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000700:	e001      	b.n	8000706 <LoopFillZerobss>

08000702 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000702:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000704:	3204      	adds	r2, #4

08000706 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000706:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000708:	d3fb      	bcc.n	8000702 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800070a:	f000 ffc5 	bl	8001698 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800070e:	f7ff fe89 	bl	8000424 <main>

08000712 <LoopForever>:

LoopForever:
    b LoopForever
 8000712:	e7fe      	b.n	8000712 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000714:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000718:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800071c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000720:	080020b0 	.word	0x080020b0
  ldr r2, =_sbss
 8000724:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000728:	200001cc 	.word	0x200001cc

0800072c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800072c:	e7fe      	b.n	800072c <ADC1_2_IRQHandler>

0800072e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800072e:	b580      	push	{r7, lr}
 8000730:	b082      	sub	sp, #8
 8000732:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000734:	2300      	movs	r3, #0
 8000736:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000738:	2003      	movs	r0, #3
 800073a:	f000 f91f 	bl	800097c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800073e:	200f      	movs	r0, #15
 8000740:	f000 f80e 	bl	8000760 <HAL_InitTick>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d002      	beq.n	8000750 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800074a:	2301      	movs	r3, #1
 800074c:	71fb      	strb	r3, [r7, #7]
 800074e:	e001      	b.n	8000754 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000750:	f7ff ff28 	bl	80005a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000754:	79fb      	ldrb	r3, [r7, #7]
}
 8000756:	4618      	mov	r0, r3
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
	...

08000760 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b084      	sub	sp, #16
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000768:	2300      	movs	r3, #0
 800076a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800076c:	4b17      	ldr	r3, [pc, #92]	@ (80007cc <HAL_InitTick+0x6c>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d023      	beq.n	80007bc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000774:	4b16      	ldr	r3, [pc, #88]	@ (80007d0 <HAL_InitTick+0x70>)
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	4b14      	ldr	r3, [pc, #80]	@ (80007cc <HAL_InitTick+0x6c>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	4619      	mov	r1, r3
 800077e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000782:	fbb3 f3f1 	udiv	r3, r3, r1
 8000786:	fbb2 f3f3 	udiv	r3, r2, r3
 800078a:	4618      	mov	r0, r3
 800078c:	f000 f91d 	bl	80009ca <HAL_SYSTICK_Config>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d10f      	bne.n	80007b6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	2b0f      	cmp	r3, #15
 800079a:	d809      	bhi.n	80007b0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800079c:	2200      	movs	r2, #0
 800079e:	6879      	ldr	r1, [r7, #4]
 80007a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80007a4:	f000 f8f5 	bl	8000992 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007a8:	4a0a      	ldr	r2, [pc, #40]	@ (80007d4 <HAL_InitTick+0x74>)
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	6013      	str	r3, [r2, #0]
 80007ae:	e007      	b.n	80007c0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80007b0:	2301      	movs	r3, #1
 80007b2:	73fb      	strb	r3, [r7, #15]
 80007b4:	e004      	b.n	80007c0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007b6:	2301      	movs	r3, #1
 80007b8:	73fb      	strb	r3, [r7, #15]
 80007ba:	e001      	b.n	80007c0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007bc:	2301      	movs	r3, #1
 80007be:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80007c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3710      	adds	r7, #16
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	2000000c 	.word	0x2000000c
 80007d0:	20000004 	.word	0x20000004
 80007d4:	20000008 	.word	0x20000008

080007d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007dc:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <HAL_IncTick+0x20>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	461a      	mov	r2, r3
 80007e2:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <HAL_IncTick+0x24>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4413      	add	r3, r2
 80007e8:	4a04      	ldr	r2, [pc, #16]	@ (80007fc <HAL_IncTick+0x24>)
 80007ea:	6013      	str	r3, [r2, #0]
}
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	2000000c 	.word	0x2000000c
 80007fc:	20000080 	.word	0x20000080

08000800 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  return uwTick;
 8000804:	4b03      	ldr	r3, [pc, #12]	@ (8000814 <HAL_GetTick+0x14>)
 8000806:	681b      	ldr	r3, [r3, #0]
}
 8000808:	4618      	mov	r0, r3
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	20000080 	.word	0x20000080

08000818 <__NVIC_SetPriorityGrouping>:
{
 8000818:	b480      	push	{r7}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	f003 0307 	and.w	r3, r3, #7
 8000826:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000828:	4b0c      	ldr	r3, [pc, #48]	@ (800085c <__NVIC_SetPriorityGrouping+0x44>)
 800082a:	68db      	ldr	r3, [r3, #12]
 800082c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800082e:	68ba      	ldr	r2, [r7, #8]
 8000830:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000834:	4013      	ands	r3, r2
 8000836:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800083c:	68bb      	ldr	r3, [r7, #8]
 800083e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000840:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000844:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000848:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800084a:	4a04      	ldr	r2, [pc, #16]	@ (800085c <__NVIC_SetPriorityGrouping+0x44>)
 800084c:	68bb      	ldr	r3, [r7, #8]
 800084e:	60d3      	str	r3, [r2, #12]
}
 8000850:	bf00      	nop
 8000852:	3714      	adds	r7, #20
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr
 800085c:	e000ed00 	.word	0xe000ed00

08000860 <__NVIC_GetPriorityGrouping>:
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000864:	4b04      	ldr	r3, [pc, #16]	@ (8000878 <__NVIC_GetPriorityGrouping+0x18>)
 8000866:	68db      	ldr	r3, [r3, #12]
 8000868:	0a1b      	lsrs	r3, r3, #8
 800086a:	f003 0307 	and.w	r3, r3, #7
}
 800086e:	4618      	mov	r0, r3
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr
 8000878:	e000ed00 	.word	0xe000ed00

0800087c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800087c:	b480      	push	{r7}
 800087e:	b083      	sub	sp, #12
 8000880:	af00      	add	r7, sp, #0
 8000882:	4603      	mov	r3, r0
 8000884:	6039      	str	r1, [r7, #0]
 8000886:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088c:	2b00      	cmp	r3, #0
 800088e:	db0a      	blt.n	80008a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	b2da      	uxtb	r2, r3
 8000894:	490c      	ldr	r1, [pc, #48]	@ (80008c8 <__NVIC_SetPriority+0x4c>)
 8000896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089a:	0112      	lsls	r2, r2, #4
 800089c:	b2d2      	uxtb	r2, r2
 800089e:	440b      	add	r3, r1
 80008a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008a4:	e00a      	b.n	80008bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	b2da      	uxtb	r2, r3
 80008aa:	4908      	ldr	r1, [pc, #32]	@ (80008cc <__NVIC_SetPriority+0x50>)
 80008ac:	79fb      	ldrb	r3, [r7, #7]
 80008ae:	f003 030f 	and.w	r3, r3, #15
 80008b2:	3b04      	subs	r3, #4
 80008b4:	0112      	lsls	r2, r2, #4
 80008b6:	b2d2      	uxtb	r2, r2
 80008b8:	440b      	add	r3, r1
 80008ba:	761a      	strb	r2, [r3, #24]
}
 80008bc:	bf00      	nop
 80008be:	370c      	adds	r7, #12
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr
 80008c8:	e000e100 	.word	0xe000e100
 80008cc:	e000ed00 	.word	0xe000ed00

080008d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b089      	sub	sp, #36	@ 0x24
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60f8      	str	r0, [r7, #12]
 80008d8:	60b9      	str	r1, [r7, #8]
 80008da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	f003 0307 	and.w	r3, r3, #7
 80008e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008e4:	69fb      	ldr	r3, [r7, #28]
 80008e6:	f1c3 0307 	rsb	r3, r3, #7
 80008ea:	2b04      	cmp	r3, #4
 80008ec:	bf28      	it	cs
 80008ee:	2304      	movcs	r3, #4
 80008f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008f2:	69fb      	ldr	r3, [r7, #28]
 80008f4:	3304      	adds	r3, #4
 80008f6:	2b06      	cmp	r3, #6
 80008f8:	d902      	bls.n	8000900 <NVIC_EncodePriority+0x30>
 80008fa:	69fb      	ldr	r3, [r7, #28]
 80008fc:	3b03      	subs	r3, #3
 80008fe:	e000      	b.n	8000902 <NVIC_EncodePriority+0x32>
 8000900:	2300      	movs	r3, #0
 8000902:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000904:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000908:	69bb      	ldr	r3, [r7, #24]
 800090a:	fa02 f303 	lsl.w	r3, r2, r3
 800090e:	43da      	mvns	r2, r3
 8000910:	68bb      	ldr	r3, [r7, #8]
 8000912:	401a      	ands	r2, r3
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000918:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	fa01 f303 	lsl.w	r3, r1, r3
 8000922:	43d9      	mvns	r1, r3
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000928:	4313      	orrs	r3, r2
         );
}
 800092a:	4618      	mov	r0, r3
 800092c:	3724      	adds	r7, #36	@ 0x24
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
	...

08000938 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	3b01      	subs	r3, #1
 8000944:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000948:	d301      	bcc.n	800094e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800094a:	2301      	movs	r3, #1
 800094c:	e00f      	b.n	800096e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800094e:	4a0a      	ldr	r2, [pc, #40]	@ (8000978 <SysTick_Config+0x40>)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	3b01      	subs	r3, #1
 8000954:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000956:	210f      	movs	r1, #15
 8000958:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800095c:	f7ff ff8e 	bl	800087c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000960:	4b05      	ldr	r3, [pc, #20]	@ (8000978 <SysTick_Config+0x40>)
 8000962:	2200      	movs	r2, #0
 8000964:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000966:	4b04      	ldr	r3, [pc, #16]	@ (8000978 <SysTick_Config+0x40>)
 8000968:	2207      	movs	r2, #7
 800096a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800096c:	2300      	movs	r3, #0
}
 800096e:	4618      	mov	r0, r3
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	e000e010 	.word	0xe000e010

0800097c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000984:	6878      	ldr	r0, [r7, #4]
 8000986:	f7ff ff47 	bl	8000818 <__NVIC_SetPriorityGrouping>
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}

08000992 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000992:	b580      	push	{r7, lr}
 8000994:	b086      	sub	sp, #24
 8000996:	af00      	add	r7, sp, #0
 8000998:	4603      	mov	r3, r0
 800099a:	60b9      	str	r1, [r7, #8]
 800099c:	607a      	str	r2, [r7, #4]
 800099e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80009a0:	2300      	movs	r3, #0
 80009a2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80009a4:	f7ff ff5c 	bl	8000860 <__NVIC_GetPriorityGrouping>
 80009a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	68b9      	ldr	r1, [r7, #8]
 80009ae:	6978      	ldr	r0, [r7, #20]
 80009b0:	f7ff ff8e 	bl	80008d0 <NVIC_EncodePriority>
 80009b4:	4602      	mov	r2, r0
 80009b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ba:	4611      	mov	r1, r2
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff ff5d 	bl	800087c <__NVIC_SetPriority>
}
 80009c2:	bf00      	nop
 80009c4:	3718      	adds	r7, #24
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b082      	sub	sp, #8
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009d2:	6878      	ldr	r0, [r7, #4]
 80009d4:	f7ff ffb0 	bl	8000938 <SysTick_Config>
 80009d8:	4603      	mov	r3, r0
}
 80009da:	4618      	mov	r0, r3
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
	...

080009e4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80009e8:	4b04      	ldr	r3, [pc, #16]	@ (80009fc <HAL_PWREx_GetVoltageRange+0x18>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	40007000 	.word	0x40007000

08000a00 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b085      	sub	sp, #20
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000a0e:	d130      	bne.n	8000a72 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000a10:	4b23      	ldr	r3, [pc, #140]	@ (8000aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000a18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000a1c:	d038      	beq.n	8000a90 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a1e:	4b20      	ldr	r3, [pc, #128]	@ (8000aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000a26:	4a1e      	ldr	r2, [pc, #120]	@ (8000aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a28:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a2c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8000aa4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	2232      	movs	r2, #50	@ 0x32
 8000a34:	fb02 f303 	mul.w	r3, r2, r3
 8000a38:	4a1b      	ldr	r2, [pc, #108]	@ (8000aa8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000a3e:	0c9b      	lsrs	r3, r3, #18
 8000a40:	3301      	adds	r3, #1
 8000a42:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000a44:	e002      	b.n	8000a4c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	3b01      	subs	r3, #1
 8000a4a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000a4c:	4b14      	ldr	r3, [pc, #80]	@ (8000aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a4e:	695b      	ldr	r3, [r3, #20]
 8000a50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000a54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a58:	d102      	bne.n	8000a60 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d1f2      	bne.n	8000a46 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000a60:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a62:	695b      	ldr	r3, [r3, #20]
 8000a64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000a68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a6c:	d110      	bne.n	8000a90 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000a6e:	2303      	movs	r3, #3
 8000a70:	e00f      	b.n	8000a92 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000a72:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000a7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a7e:	d007      	beq.n	8000a90 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000a80:	4b07      	ldr	r3, [pc, #28]	@ (8000aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000a88:	4a05      	ldr	r2, [pc, #20]	@ (8000aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a8a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a8e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000a90:	2300      	movs	r3, #0
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	3714      	adds	r7, #20
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	40007000 	.word	0x40007000
 8000aa4:	20000004 	.word	0x20000004
 8000aa8:	431bde83 	.word	0x431bde83

08000aac <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b088      	sub	sp, #32
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d101      	bne.n	8000abe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000aba:	2301      	movs	r3, #1
 8000abc:	e3ca      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000abe:	4b97      	ldr	r3, [pc, #604]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000ac0:	689b      	ldr	r3, [r3, #8]
 8000ac2:	f003 030c 	and.w	r3, r3, #12
 8000ac6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ac8:	4b94      	ldr	r3, [pc, #592]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	f003 0303 	and.w	r3, r3, #3
 8000ad0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f003 0310 	and.w	r3, r3, #16
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	f000 80e4 	beq.w	8000ca8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000ae0:	69bb      	ldr	r3, [r7, #24]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d007      	beq.n	8000af6 <HAL_RCC_OscConfig+0x4a>
 8000ae6:	69bb      	ldr	r3, [r7, #24]
 8000ae8:	2b0c      	cmp	r3, #12
 8000aea:	f040 808b 	bne.w	8000c04 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	2b01      	cmp	r3, #1
 8000af2:	f040 8087 	bne.w	8000c04 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000af6:	4b89      	ldr	r3, [pc, #548]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	f003 0302 	and.w	r3, r3, #2
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d005      	beq.n	8000b0e <HAL_RCC_OscConfig+0x62>
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	699b      	ldr	r3, [r3, #24]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d101      	bne.n	8000b0e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	e3a2      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	6a1a      	ldr	r2, [r3, #32]
 8000b12:	4b82      	ldr	r3, [pc, #520]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f003 0308 	and.w	r3, r3, #8
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d004      	beq.n	8000b28 <HAL_RCC_OscConfig+0x7c>
 8000b1e:	4b7f      	ldr	r3, [pc, #508]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000b26:	e005      	b.n	8000b34 <HAL_RCC_OscConfig+0x88>
 8000b28:	4b7c      	ldr	r3, [pc, #496]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000b2e:	091b      	lsrs	r3, r3, #4
 8000b30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d223      	bcs.n	8000b80 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	6a1b      	ldr	r3, [r3, #32]
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f000 fd1d 	bl	800157c <RCC_SetFlashLatencyFromMSIRange>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	e383      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b4c:	4b73      	ldr	r3, [pc, #460]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a72      	ldr	r2, [pc, #456]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000b52:	f043 0308 	orr.w	r3, r3, #8
 8000b56:	6013      	str	r3, [r2, #0]
 8000b58:	4b70      	ldr	r3, [pc, #448]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	6a1b      	ldr	r3, [r3, #32]
 8000b64:	496d      	ldr	r1, [pc, #436]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000b66:	4313      	orrs	r3, r2
 8000b68:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b6a:	4b6c      	ldr	r3, [pc, #432]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	69db      	ldr	r3, [r3, #28]
 8000b76:	021b      	lsls	r3, r3, #8
 8000b78:	4968      	ldr	r1, [pc, #416]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	604b      	str	r3, [r1, #4]
 8000b7e:	e025      	b.n	8000bcc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b80:	4b66      	ldr	r3, [pc, #408]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a65      	ldr	r2, [pc, #404]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000b86:	f043 0308 	orr.w	r3, r3, #8
 8000b8a:	6013      	str	r3, [r2, #0]
 8000b8c:	4b63      	ldr	r3, [pc, #396]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6a1b      	ldr	r3, [r3, #32]
 8000b98:	4960      	ldr	r1, [pc, #384]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b9e:	4b5f      	ldr	r3, [pc, #380]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	69db      	ldr	r3, [r3, #28]
 8000baa:	021b      	lsls	r3, r3, #8
 8000bac:	495b      	ldr	r1, [pc, #364]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000bb2:	69bb      	ldr	r3, [r7, #24]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d109      	bne.n	8000bcc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6a1b      	ldr	r3, [r3, #32]
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f000 fcdd 	bl	800157c <RCC_SetFlashLatencyFromMSIRange>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	e343      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000bcc:	f000 fc4a 	bl	8001464 <HAL_RCC_GetSysClockFreq>
 8000bd0:	4602      	mov	r2, r0
 8000bd2:	4b52      	ldr	r3, [pc, #328]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000bd4:	689b      	ldr	r3, [r3, #8]
 8000bd6:	091b      	lsrs	r3, r3, #4
 8000bd8:	f003 030f 	and.w	r3, r3, #15
 8000bdc:	4950      	ldr	r1, [pc, #320]	@ (8000d20 <HAL_RCC_OscConfig+0x274>)
 8000bde:	5ccb      	ldrb	r3, [r1, r3]
 8000be0:	f003 031f 	and.w	r3, r3, #31
 8000be4:	fa22 f303 	lsr.w	r3, r2, r3
 8000be8:	4a4e      	ldr	r2, [pc, #312]	@ (8000d24 <HAL_RCC_OscConfig+0x278>)
 8000bea:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000bec:	4b4e      	ldr	r3, [pc, #312]	@ (8000d28 <HAL_RCC_OscConfig+0x27c>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f7ff fdb5 	bl	8000760 <HAL_InitTick>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000bfa:	7bfb      	ldrb	r3, [r7, #15]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d052      	beq.n	8000ca6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000c00:	7bfb      	ldrb	r3, [r7, #15]
 8000c02:	e327      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	699b      	ldr	r3, [r3, #24]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d032      	beq.n	8000c72 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000c0c:	4b43      	ldr	r3, [pc, #268]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a42      	ldr	r2, [pc, #264]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000c12:	f043 0301 	orr.w	r3, r3, #1
 8000c16:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000c18:	f7ff fdf2 	bl	8000800 <HAL_GetTick>
 8000c1c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000c1e:	e008      	b.n	8000c32 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000c20:	f7ff fdee 	bl	8000800 <HAL_GetTick>
 8000c24:	4602      	mov	r2, r0
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	2b02      	cmp	r3, #2
 8000c2c:	d901      	bls.n	8000c32 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000c2e:	2303      	movs	r3, #3
 8000c30:	e310      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000c32:	4b3a      	ldr	r3, [pc, #232]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f003 0302 	and.w	r3, r3, #2
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d0f0      	beq.n	8000c20 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c3e:	4b37      	ldr	r3, [pc, #220]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a36      	ldr	r2, [pc, #216]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000c44:	f043 0308 	orr.w	r3, r3, #8
 8000c48:	6013      	str	r3, [r2, #0]
 8000c4a:	4b34      	ldr	r3, [pc, #208]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6a1b      	ldr	r3, [r3, #32]
 8000c56:	4931      	ldr	r1, [pc, #196]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c5c:	4b2f      	ldr	r3, [pc, #188]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	69db      	ldr	r3, [r3, #28]
 8000c68:	021b      	lsls	r3, r3, #8
 8000c6a:	492c      	ldr	r1, [pc, #176]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	604b      	str	r3, [r1, #4]
 8000c70:	e01a      	b.n	8000ca8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000c72:	4b2a      	ldr	r3, [pc, #168]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a29      	ldr	r2, [pc, #164]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000c78:	f023 0301 	bic.w	r3, r3, #1
 8000c7c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000c7e:	f7ff fdbf 	bl	8000800 <HAL_GetTick>
 8000c82:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000c84:	e008      	b.n	8000c98 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000c86:	f7ff fdbb 	bl	8000800 <HAL_GetTick>
 8000c8a:	4602      	mov	r2, r0
 8000c8c:	693b      	ldr	r3, [r7, #16]
 8000c8e:	1ad3      	subs	r3, r2, r3
 8000c90:	2b02      	cmp	r3, #2
 8000c92:	d901      	bls.n	8000c98 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000c94:	2303      	movs	r3, #3
 8000c96:	e2dd      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000c98:	4b20      	ldr	r3, [pc, #128]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f003 0302 	and.w	r3, r3, #2
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d1f0      	bne.n	8000c86 <HAL_RCC_OscConfig+0x1da>
 8000ca4:	e000      	b.n	8000ca8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ca6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f003 0301 	and.w	r3, r3, #1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d074      	beq.n	8000d9e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000cb4:	69bb      	ldr	r3, [r7, #24]
 8000cb6:	2b08      	cmp	r3, #8
 8000cb8:	d005      	beq.n	8000cc6 <HAL_RCC_OscConfig+0x21a>
 8000cba:	69bb      	ldr	r3, [r7, #24]
 8000cbc:	2b0c      	cmp	r3, #12
 8000cbe:	d10e      	bne.n	8000cde <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	2b03      	cmp	r3, #3
 8000cc4:	d10b      	bne.n	8000cde <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cc6:	4b15      	ldr	r3, [pc, #84]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d064      	beq.n	8000d9c <HAL_RCC_OscConfig+0x2f0>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d160      	bne.n	8000d9c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	e2ba      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ce6:	d106      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x24a>
 8000ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a0b      	ldr	r2, [pc, #44]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000cee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cf2:	6013      	str	r3, [r2, #0]
 8000cf4:	e026      	b.n	8000d44 <HAL_RCC_OscConfig+0x298>
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000cfe:	d115      	bne.n	8000d2c <HAL_RCC_OscConfig+0x280>
 8000d00:	4b06      	ldr	r3, [pc, #24]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a05      	ldr	r2, [pc, #20]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000d06:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d0a:	6013      	str	r3, [r2, #0]
 8000d0c:	4b03      	ldr	r3, [pc, #12]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a02      	ldr	r2, [pc, #8]	@ (8000d1c <HAL_RCC_OscConfig+0x270>)
 8000d12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d16:	6013      	str	r3, [r2, #0]
 8000d18:	e014      	b.n	8000d44 <HAL_RCC_OscConfig+0x298>
 8000d1a:	bf00      	nop
 8000d1c:	40021000 	.word	0x40021000
 8000d20:	0800202c 	.word	0x0800202c
 8000d24:	20000004 	.word	0x20000004
 8000d28:	20000008 	.word	0x20000008
 8000d2c:	4ba0      	ldr	r3, [pc, #640]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a9f      	ldr	r2, [pc, #636]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000d32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d36:	6013      	str	r3, [r2, #0]
 8000d38:	4b9d      	ldr	r3, [pc, #628]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a9c      	ldr	r2, [pc, #624]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000d3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d013      	beq.n	8000d74 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d4c:	f7ff fd58 	bl	8000800 <HAL_GetTick>
 8000d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000d52:	e008      	b.n	8000d66 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d54:	f7ff fd54 	bl	8000800 <HAL_GetTick>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	2b64      	cmp	r3, #100	@ 0x64
 8000d60:	d901      	bls.n	8000d66 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000d62:	2303      	movs	r3, #3
 8000d64:	e276      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000d66:	4b92      	ldr	r3, [pc, #584]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d0f0      	beq.n	8000d54 <HAL_RCC_OscConfig+0x2a8>
 8000d72:	e014      	b.n	8000d9e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d74:	f7ff fd44 	bl	8000800 <HAL_GetTick>
 8000d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000d7a:	e008      	b.n	8000d8e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d7c:	f7ff fd40 	bl	8000800 <HAL_GetTick>
 8000d80:	4602      	mov	r2, r0
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	2b64      	cmp	r3, #100	@ 0x64
 8000d88:	d901      	bls.n	8000d8e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	e262      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000d8e:	4b88      	ldr	r3, [pc, #544]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d1f0      	bne.n	8000d7c <HAL_RCC_OscConfig+0x2d0>
 8000d9a:	e000      	b.n	8000d9e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f003 0302 	and.w	r3, r3, #2
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d060      	beq.n	8000e6c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000daa:	69bb      	ldr	r3, [r7, #24]
 8000dac:	2b04      	cmp	r3, #4
 8000dae:	d005      	beq.n	8000dbc <HAL_RCC_OscConfig+0x310>
 8000db0:	69bb      	ldr	r3, [r7, #24]
 8000db2:	2b0c      	cmp	r3, #12
 8000db4:	d119      	bne.n	8000dea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	2b02      	cmp	r3, #2
 8000dba:	d116      	bne.n	8000dea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000dbc:	4b7c      	ldr	r3, [pc, #496]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d005      	beq.n	8000dd4 <HAL_RCC_OscConfig+0x328>
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	68db      	ldr	r3, [r3, #12]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d101      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	e23f      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dd4:	4b76      	ldr	r3, [pc, #472]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	691b      	ldr	r3, [r3, #16]
 8000de0:	061b      	lsls	r3, r3, #24
 8000de2:	4973      	ldr	r1, [pc, #460]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000de4:	4313      	orrs	r3, r2
 8000de6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000de8:	e040      	b.n	8000e6c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	68db      	ldr	r3, [r3, #12]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d023      	beq.n	8000e3a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000df2:	4b6f      	ldr	r3, [pc, #444]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a6e      	ldr	r2, [pc, #440]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000df8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dfe:	f7ff fcff 	bl	8000800 <HAL_GetTick>
 8000e02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000e04:	e008      	b.n	8000e18 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e06:	f7ff fcfb 	bl	8000800 <HAL_GetTick>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	1ad3      	subs	r3, r2, r3
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d901      	bls.n	8000e18 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000e14:	2303      	movs	r3, #3
 8000e16:	e21d      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000e18:	4b65      	ldr	r3, [pc, #404]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d0f0      	beq.n	8000e06 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e24:	4b62      	ldr	r3, [pc, #392]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	691b      	ldr	r3, [r3, #16]
 8000e30:	061b      	lsls	r3, r3, #24
 8000e32:	495f      	ldr	r1, [pc, #380]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000e34:	4313      	orrs	r3, r2
 8000e36:	604b      	str	r3, [r1, #4]
 8000e38:	e018      	b.n	8000e6c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e3a:	4b5d      	ldr	r3, [pc, #372]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a5c      	ldr	r2, [pc, #368]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000e40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000e44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e46:	f7ff fcdb 	bl	8000800 <HAL_GetTick>
 8000e4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000e4c:	e008      	b.n	8000e60 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e4e:	f7ff fcd7 	bl	8000800 <HAL_GetTick>
 8000e52:	4602      	mov	r2, r0
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	1ad3      	subs	r3, r2, r3
 8000e58:	2b02      	cmp	r3, #2
 8000e5a:	d901      	bls.n	8000e60 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	e1f9      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000e60:	4b53      	ldr	r3, [pc, #332]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d1f0      	bne.n	8000e4e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f003 0308 	and.w	r3, r3, #8
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d03c      	beq.n	8000ef2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	695b      	ldr	r3, [r3, #20]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d01c      	beq.n	8000eba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e80:	4b4b      	ldr	r3, [pc, #300]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000e82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e86:	4a4a      	ldr	r2, [pc, #296]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e90:	f7ff fcb6 	bl	8000800 <HAL_GetTick>
 8000e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e96:	e008      	b.n	8000eaa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e98:	f7ff fcb2 	bl	8000800 <HAL_GetTick>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	2b02      	cmp	r3, #2
 8000ea4:	d901      	bls.n	8000eaa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	e1d4      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000eaa:	4b41      	ldr	r3, [pc, #260]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000eac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000eb0:	f003 0302 	and.w	r3, r3, #2
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d0ef      	beq.n	8000e98 <HAL_RCC_OscConfig+0x3ec>
 8000eb8:	e01b      	b.n	8000ef2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000eba:	4b3d      	ldr	r3, [pc, #244]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000ebc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ec0:	4a3b      	ldr	r2, [pc, #236]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000ec2:	f023 0301 	bic.w	r3, r3, #1
 8000ec6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000eca:	f7ff fc99 	bl	8000800 <HAL_GetTick>
 8000ece:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000ed0:	e008      	b.n	8000ee4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ed2:	f7ff fc95 	bl	8000800 <HAL_GetTick>
 8000ed6:	4602      	mov	r2, r0
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	1ad3      	subs	r3, r2, r3
 8000edc:	2b02      	cmp	r3, #2
 8000ede:	d901      	bls.n	8000ee4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000ee0:	2303      	movs	r3, #3
 8000ee2:	e1b7      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000ee4:	4b32      	ldr	r3, [pc, #200]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000ee6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000eea:	f003 0302 	and.w	r3, r3, #2
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d1ef      	bne.n	8000ed2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f003 0304 	and.w	r3, r3, #4
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	f000 80a6 	beq.w	800104c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f00:	2300      	movs	r3, #0
 8000f02:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000f04:	4b2a      	ldr	r3, [pc, #168]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d10d      	bne.n	8000f2c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f10:	4b27      	ldr	r3, [pc, #156]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f14:	4a26      	ldr	r2, [pc, #152]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000f16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f1c:	4b24      	ldr	r3, [pc, #144]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000f1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f24:	60bb      	str	r3, [r7, #8]
 8000f26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f2c:	4b21      	ldr	r3, [pc, #132]	@ (8000fb4 <HAL_RCC_OscConfig+0x508>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d118      	bne.n	8000f6a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000f38:	4b1e      	ldr	r3, [pc, #120]	@ (8000fb4 <HAL_RCC_OscConfig+0x508>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a1d      	ldr	r2, [pc, #116]	@ (8000fb4 <HAL_RCC_OscConfig+0x508>)
 8000f3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f44:	f7ff fc5c 	bl	8000800 <HAL_GetTick>
 8000f48:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f4a:	e008      	b.n	8000f5e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f4c:	f7ff fc58 	bl	8000800 <HAL_GetTick>
 8000f50:	4602      	mov	r2, r0
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d901      	bls.n	8000f5e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	e17a      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f5e:	4b15      	ldr	r3, [pc, #84]	@ (8000fb4 <HAL_RCC_OscConfig+0x508>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d0f0      	beq.n	8000f4c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	689b      	ldr	r3, [r3, #8]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d108      	bne.n	8000f84 <HAL_RCC_OscConfig+0x4d8>
 8000f72:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f78:	4a0d      	ldr	r2, [pc, #52]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000f7a:	f043 0301 	orr.w	r3, r3, #1
 8000f7e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000f82:	e029      	b.n	8000fd8 <HAL_RCC_OscConfig+0x52c>
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	689b      	ldr	r3, [r3, #8]
 8000f88:	2b05      	cmp	r3, #5
 8000f8a:	d115      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x50c>
 8000f8c:	4b08      	ldr	r3, [pc, #32]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f92:	4a07      	ldr	r2, [pc, #28]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000f94:	f043 0304 	orr.w	r3, r3, #4
 8000f98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000f9c:	4b04      	ldr	r3, [pc, #16]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000fa2:	4a03      	ldr	r2, [pc, #12]	@ (8000fb0 <HAL_RCC_OscConfig+0x504>)
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000fac:	e014      	b.n	8000fd8 <HAL_RCC_OscConfig+0x52c>
 8000fae:	bf00      	nop
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	40007000 	.word	0x40007000
 8000fb8:	4b9c      	ldr	r3, [pc, #624]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 8000fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000fbe:	4a9b      	ldr	r2, [pc, #620]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 8000fc0:	f023 0301 	bic.w	r3, r3, #1
 8000fc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000fc8:	4b98      	ldr	r3, [pc, #608]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 8000fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000fce:	4a97      	ldr	r2, [pc, #604]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 8000fd0:	f023 0304 	bic.w	r3, r3, #4
 8000fd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d016      	beq.n	800100e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fe0:	f7ff fc0e 	bl	8000800 <HAL_GetTick>
 8000fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000fe6:	e00a      	b.n	8000ffe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fe8:	f7ff fc0a 	bl	8000800 <HAL_GetTick>
 8000fec:	4602      	mov	r2, r0
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d901      	bls.n	8000ffe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	e12a      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000ffe:	4b8b      	ldr	r3, [pc, #556]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 8001000:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001004:	f003 0302 	and.w	r3, r3, #2
 8001008:	2b00      	cmp	r3, #0
 800100a:	d0ed      	beq.n	8000fe8 <HAL_RCC_OscConfig+0x53c>
 800100c:	e015      	b.n	800103a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800100e:	f7ff fbf7 	bl	8000800 <HAL_GetTick>
 8001012:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001014:	e00a      	b.n	800102c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001016:	f7ff fbf3 	bl	8000800 <HAL_GetTick>
 800101a:	4602      	mov	r2, r0
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001024:	4293      	cmp	r3, r2
 8001026:	d901      	bls.n	800102c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001028:	2303      	movs	r3, #3
 800102a:	e113      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800102c:	4b7f      	ldr	r3, [pc, #508]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 800102e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	2b00      	cmp	r3, #0
 8001038:	d1ed      	bne.n	8001016 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800103a:	7ffb      	ldrb	r3, [r7, #31]
 800103c:	2b01      	cmp	r3, #1
 800103e:	d105      	bne.n	800104c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001040:	4b7a      	ldr	r3, [pc, #488]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 8001042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001044:	4a79      	ldr	r2, [pc, #484]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 8001046:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800104a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001050:	2b00      	cmp	r3, #0
 8001052:	f000 80fe 	beq.w	8001252 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800105a:	2b02      	cmp	r3, #2
 800105c:	f040 80d0 	bne.w	8001200 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001060:	4b72      	ldr	r3, [pc, #456]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	f003 0203 	and.w	r2, r3, #3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001070:	429a      	cmp	r2, r3
 8001072:	d130      	bne.n	80010d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107e:	3b01      	subs	r3, #1
 8001080:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001082:	429a      	cmp	r2, r3
 8001084:	d127      	bne.n	80010d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001090:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001092:	429a      	cmp	r2, r3
 8001094:	d11f      	bne.n	80010d6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80010a0:	2a07      	cmp	r2, #7
 80010a2:	bf14      	ite	ne
 80010a4:	2201      	movne	r2, #1
 80010a6:	2200      	moveq	r2, #0
 80010a8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d113      	bne.n	80010d6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010b8:	085b      	lsrs	r3, r3, #1
 80010ba:	3b01      	subs	r3, #1
 80010bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80010be:	429a      	cmp	r2, r3
 80010c0:	d109      	bne.n	80010d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010cc:	085b      	lsrs	r3, r3, #1
 80010ce:	3b01      	subs	r3, #1
 80010d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d06e      	beq.n	80011b4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	2b0c      	cmp	r3, #12
 80010da:	d069      	beq.n	80011b0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80010dc:	4b53      	ldr	r3, [pc, #332]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d105      	bne.n	80010f4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80010e8:	4b50      	ldr	r3, [pc, #320]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80010f4:	2301      	movs	r3, #1
 80010f6:	e0ad      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80010f8:	4b4c      	ldr	r3, [pc, #304]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a4b      	ldr	r2, [pc, #300]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 80010fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001102:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001104:	f7ff fb7c 	bl	8000800 <HAL_GetTick>
 8001108:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800110a:	e008      	b.n	800111e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800110c:	f7ff fb78 	bl	8000800 <HAL_GetTick>
 8001110:	4602      	mov	r2, r0
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	2b02      	cmp	r3, #2
 8001118:	d901      	bls.n	800111e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800111a:	2303      	movs	r3, #3
 800111c:	e09a      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800111e:	4b43      	ldr	r3, [pc, #268]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d1f0      	bne.n	800110c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800112a:	4b40      	ldr	r3, [pc, #256]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 800112c:	68da      	ldr	r2, [r3, #12]
 800112e:	4b40      	ldr	r3, [pc, #256]	@ (8001230 <HAL_RCC_OscConfig+0x784>)
 8001130:	4013      	ands	r3, r2
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800113a:	3a01      	subs	r2, #1
 800113c:	0112      	lsls	r2, r2, #4
 800113e:	4311      	orrs	r1, r2
 8001140:	687a      	ldr	r2, [r7, #4]
 8001142:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001144:	0212      	lsls	r2, r2, #8
 8001146:	4311      	orrs	r1, r2
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800114c:	0852      	lsrs	r2, r2, #1
 800114e:	3a01      	subs	r2, #1
 8001150:	0552      	lsls	r2, r2, #21
 8001152:	4311      	orrs	r1, r2
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001158:	0852      	lsrs	r2, r2, #1
 800115a:	3a01      	subs	r2, #1
 800115c:	0652      	lsls	r2, r2, #25
 800115e:	4311      	orrs	r1, r2
 8001160:	687a      	ldr	r2, [r7, #4]
 8001162:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001164:	0912      	lsrs	r2, r2, #4
 8001166:	0452      	lsls	r2, r2, #17
 8001168:	430a      	orrs	r2, r1
 800116a:	4930      	ldr	r1, [pc, #192]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 800116c:	4313      	orrs	r3, r2
 800116e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001170:	4b2e      	ldr	r3, [pc, #184]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a2d      	ldr	r2, [pc, #180]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 8001176:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800117a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800117c:	4b2b      	ldr	r3, [pc, #172]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	4a2a      	ldr	r2, [pc, #168]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 8001182:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001186:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001188:	f7ff fb3a 	bl	8000800 <HAL_GetTick>
 800118c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800118e:	e008      	b.n	80011a2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001190:	f7ff fb36 	bl	8000800 <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	2b02      	cmp	r3, #2
 800119c:	d901      	bls.n	80011a2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800119e:	2303      	movs	r3, #3
 80011a0:	e058      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011a2:	4b22      	ldr	r3, [pc, #136]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d0f0      	beq.n	8001190 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80011ae:	e050      	b.n	8001252 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e04f      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011b4:	4b1d      	ldr	r3, [pc, #116]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d148      	bne.n	8001252 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80011c0:	4b1a      	ldr	r3, [pc, #104]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a19      	ldr	r2, [pc, #100]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 80011c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80011ca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80011cc:	4b17      	ldr	r3, [pc, #92]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	4a16      	ldr	r2, [pc, #88]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 80011d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80011d6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80011d8:	f7ff fb12 	bl	8000800 <HAL_GetTick>
 80011dc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011de:	e008      	b.n	80011f2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011e0:	f7ff fb0e 	bl	8000800 <HAL_GetTick>
 80011e4:	4602      	mov	r2, r0
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d901      	bls.n	80011f2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80011ee:	2303      	movs	r3, #3
 80011f0:	e030      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011f2:	4b0e      	ldr	r3, [pc, #56]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d0f0      	beq.n	80011e0 <HAL_RCC_OscConfig+0x734>
 80011fe:	e028      	b.n	8001252 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	2b0c      	cmp	r3, #12
 8001204:	d023      	beq.n	800124e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001206:	4b09      	ldr	r3, [pc, #36]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a08      	ldr	r2, [pc, #32]	@ (800122c <HAL_RCC_OscConfig+0x780>)
 800120c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001210:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001212:	f7ff faf5 	bl	8000800 <HAL_GetTick>
 8001216:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001218:	e00c      	b.n	8001234 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800121a:	f7ff faf1 	bl	8000800 <HAL_GetTick>
 800121e:	4602      	mov	r2, r0
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	2b02      	cmp	r3, #2
 8001226:	d905      	bls.n	8001234 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001228:	2303      	movs	r3, #3
 800122a:	e013      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
 800122c:	40021000 	.word	0x40021000
 8001230:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001234:	4b09      	ldr	r3, [pc, #36]	@ (800125c <HAL_RCC_OscConfig+0x7b0>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800123c:	2b00      	cmp	r3, #0
 800123e:	d1ec      	bne.n	800121a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001240:	4b06      	ldr	r3, [pc, #24]	@ (800125c <HAL_RCC_OscConfig+0x7b0>)
 8001242:	68da      	ldr	r2, [r3, #12]
 8001244:	4905      	ldr	r1, [pc, #20]	@ (800125c <HAL_RCC_OscConfig+0x7b0>)
 8001246:	4b06      	ldr	r3, [pc, #24]	@ (8001260 <HAL_RCC_OscConfig+0x7b4>)
 8001248:	4013      	ands	r3, r2
 800124a:	60cb      	str	r3, [r1, #12]
 800124c:	e001      	b.n	8001252 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	e000      	b.n	8001254 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001252:	2300      	movs	r3, #0
}
 8001254:	4618      	mov	r0, r3
 8001256:	3720      	adds	r7, #32
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	40021000 	.word	0x40021000
 8001260:	feeefffc 	.word	0xfeeefffc

08001264 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d101      	bne.n	8001278 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001274:	2301      	movs	r3, #1
 8001276:	e0e7      	b.n	8001448 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001278:	4b75      	ldr	r3, [pc, #468]	@ (8001450 <HAL_RCC_ClockConfig+0x1ec>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f003 0307 	and.w	r3, r3, #7
 8001280:	683a      	ldr	r2, [r7, #0]
 8001282:	429a      	cmp	r2, r3
 8001284:	d910      	bls.n	80012a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001286:	4b72      	ldr	r3, [pc, #456]	@ (8001450 <HAL_RCC_ClockConfig+0x1ec>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f023 0207 	bic.w	r2, r3, #7
 800128e:	4970      	ldr	r1, [pc, #448]	@ (8001450 <HAL_RCC_ClockConfig+0x1ec>)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	4313      	orrs	r3, r2
 8001294:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001296:	4b6e      	ldr	r3, [pc, #440]	@ (8001450 <HAL_RCC_ClockConfig+0x1ec>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0307 	and.w	r3, r3, #7
 800129e:	683a      	ldr	r2, [r7, #0]
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d001      	beq.n	80012a8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80012a4:	2301      	movs	r3, #1
 80012a6:	e0cf      	b.n	8001448 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f003 0302 	and.w	r3, r3, #2
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d010      	beq.n	80012d6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	689a      	ldr	r2, [r3, #8]
 80012b8:	4b66      	ldr	r3, [pc, #408]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d908      	bls.n	80012d6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012c4:	4b63      	ldr	r3, [pc, #396]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	4960      	ldr	r1, [pc, #384]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 80012d2:	4313      	orrs	r3, r2
 80012d4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 0301 	and.w	r3, r3, #1
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d04c      	beq.n	800137c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	2b03      	cmp	r3, #3
 80012e8:	d107      	bne.n	80012fa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012ea:	4b5a      	ldr	r3, [pc, #360]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d121      	bne.n	800133a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e0a6      	b.n	8001448 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	2b02      	cmp	r3, #2
 8001300:	d107      	bne.n	8001312 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001302:	4b54      	ldr	r3, [pc, #336]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d115      	bne.n	800133a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e09a      	b.n	8001448 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d107      	bne.n	800132a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800131a:	4b4e      	ldr	r3, [pc, #312]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	2b00      	cmp	r3, #0
 8001324:	d109      	bne.n	800133a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e08e      	b.n	8001448 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800132a:	4b4a      	ldr	r3, [pc, #296]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001332:	2b00      	cmp	r3, #0
 8001334:	d101      	bne.n	800133a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e086      	b.n	8001448 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800133a:	4b46      	ldr	r3, [pc, #280]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	f023 0203 	bic.w	r2, r3, #3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	4943      	ldr	r1, [pc, #268]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 8001348:	4313      	orrs	r3, r2
 800134a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800134c:	f7ff fa58 	bl	8000800 <HAL_GetTick>
 8001350:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001352:	e00a      	b.n	800136a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001354:	f7ff fa54 	bl	8000800 <HAL_GetTick>
 8001358:	4602      	mov	r2, r0
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001362:	4293      	cmp	r3, r2
 8001364:	d901      	bls.n	800136a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e06e      	b.n	8001448 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800136a:	4b3a      	ldr	r3, [pc, #232]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	f003 020c 	and.w	r2, r3, #12
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	429a      	cmp	r2, r3
 800137a:	d1eb      	bne.n	8001354 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 0302 	and.w	r3, r3, #2
 8001384:	2b00      	cmp	r3, #0
 8001386:	d010      	beq.n	80013aa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	689a      	ldr	r2, [r3, #8]
 800138c:	4b31      	ldr	r3, [pc, #196]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001394:	429a      	cmp	r2, r3
 8001396:	d208      	bcs.n	80013aa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001398:	4b2e      	ldr	r3, [pc, #184]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	492b      	ldr	r1, [pc, #172]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 80013a6:	4313      	orrs	r3, r2
 80013a8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013aa:	4b29      	ldr	r3, [pc, #164]	@ (8001450 <HAL_RCC_ClockConfig+0x1ec>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f003 0307 	and.w	r3, r3, #7
 80013b2:	683a      	ldr	r2, [r7, #0]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d210      	bcs.n	80013da <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013b8:	4b25      	ldr	r3, [pc, #148]	@ (8001450 <HAL_RCC_ClockConfig+0x1ec>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f023 0207 	bic.w	r2, r3, #7
 80013c0:	4923      	ldr	r1, [pc, #140]	@ (8001450 <HAL_RCC_ClockConfig+0x1ec>)
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013c8:	4b21      	ldr	r3, [pc, #132]	@ (8001450 <HAL_RCC_ClockConfig+0x1ec>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f003 0307 	and.w	r3, r3, #7
 80013d0:	683a      	ldr	r2, [r7, #0]
 80013d2:	429a      	cmp	r2, r3
 80013d4:	d001      	beq.n	80013da <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e036      	b.n	8001448 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0304 	and.w	r3, r3, #4
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d008      	beq.n	80013f8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	68db      	ldr	r3, [r3, #12]
 80013f2:	4918      	ldr	r1, [pc, #96]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 80013f4:	4313      	orrs	r3, r2
 80013f6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0308 	and.w	r3, r3, #8
 8001400:	2b00      	cmp	r3, #0
 8001402:	d009      	beq.n	8001418 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001404:	4b13      	ldr	r3, [pc, #76]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	691b      	ldr	r3, [r3, #16]
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	4910      	ldr	r1, [pc, #64]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 8001414:	4313      	orrs	r3, r2
 8001416:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001418:	f000 f824 	bl	8001464 <HAL_RCC_GetSysClockFreq>
 800141c:	4602      	mov	r2, r0
 800141e:	4b0d      	ldr	r3, [pc, #52]	@ (8001454 <HAL_RCC_ClockConfig+0x1f0>)
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	091b      	lsrs	r3, r3, #4
 8001424:	f003 030f 	and.w	r3, r3, #15
 8001428:	490b      	ldr	r1, [pc, #44]	@ (8001458 <HAL_RCC_ClockConfig+0x1f4>)
 800142a:	5ccb      	ldrb	r3, [r1, r3]
 800142c:	f003 031f 	and.w	r3, r3, #31
 8001430:	fa22 f303 	lsr.w	r3, r2, r3
 8001434:	4a09      	ldr	r2, [pc, #36]	@ (800145c <HAL_RCC_ClockConfig+0x1f8>)
 8001436:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001438:	4b09      	ldr	r3, [pc, #36]	@ (8001460 <HAL_RCC_ClockConfig+0x1fc>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff f98f 	bl	8000760 <HAL_InitTick>
 8001442:	4603      	mov	r3, r0
 8001444:	72fb      	strb	r3, [r7, #11]

  return status;
 8001446:	7afb      	ldrb	r3, [r7, #11]
}
 8001448:	4618      	mov	r0, r3
 800144a:	3710      	adds	r7, #16
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	40022000 	.word	0x40022000
 8001454:	40021000 	.word	0x40021000
 8001458:	0800202c 	.word	0x0800202c
 800145c:	20000004 	.word	0x20000004
 8001460:	20000008 	.word	0x20000008

08001464 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001464:	b480      	push	{r7}
 8001466:	b089      	sub	sp, #36	@ 0x24
 8001468:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
 800146e:	2300      	movs	r3, #0
 8001470:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001472:	4b3e      	ldr	r3, [pc, #248]	@ (800156c <HAL_RCC_GetSysClockFreq+0x108>)
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	f003 030c 	and.w	r3, r3, #12
 800147a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800147c:	4b3b      	ldr	r3, [pc, #236]	@ (800156c <HAL_RCC_GetSysClockFreq+0x108>)
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	f003 0303 	and.w	r3, r3, #3
 8001484:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d005      	beq.n	8001498 <HAL_RCC_GetSysClockFreq+0x34>
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	2b0c      	cmp	r3, #12
 8001490:	d121      	bne.n	80014d6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	2b01      	cmp	r3, #1
 8001496:	d11e      	bne.n	80014d6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001498:	4b34      	ldr	r3, [pc, #208]	@ (800156c <HAL_RCC_GetSysClockFreq+0x108>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 0308 	and.w	r3, r3, #8
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d107      	bne.n	80014b4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80014a4:	4b31      	ldr	r3, [pc, #196]	@ (800156c <HAL_RCC_GetSysClockFreq+0x108>)
 80014a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014aa:	0a1b      	lsrs	r3, r3, #8
 80014ac:	f003 030f 	and.w	r3, r3, #15
 80014b0:	61fb      	str	r3, [r7, #28]
 80014b2:	e005      	b.n	80014c0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80014b4:	4b2d      	ldr	r3, [pc, #180]	@ (800156c <HAL_RCC_GetSysClockFreq+0x108>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	091b      	lsrs	r3, r3, #4
 80014ba:	f003 030f 	and.w	r3, r3, #15
 80014be:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80014c0:	4a2b      	ldr	r2, [pc, #172]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x10c>)
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014c8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d10d      	bne.n	80014ec <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80014d4:	e00a      	b.n	80014ec <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	2b04      	cmp	r3, #4
 80014da:	d102      	bne.n	80014e2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80014dc:	4b25      	ldr	r3, [pc, #148]	@ (8001574 <HAL_RCC_GetSysClockFreq+0x110>)
 80014de:	61bb      	str	r3, [r7, #24]
 80014e0:	e004      	b.n	80014ec <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	2b08      	cmp	r3, #8
 80014e6:	d101      	bne.n	80014ec <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80014e8:	4b23      	ldr	r3, [pc, #140]	@ (8001578 <HAL_RCC_GetSysClockFreq+0x114>)
 80014ea:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	2b0c      	cmp	r3, #12
 80014f0:	d134      	bne.n	800155c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80014f2:	4b1e      	ldr	r3, [pc, #120]	@ (800156c <HAL_RCC_GetSysClockFreq+0x108>)
 80014f4:	68db      	ldr	r3, [r3, #12]
 80014f6:	f003 0303 	and.w	r3, r3, #3
 80014fa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d003      	beq.n	800150a <HAL_RCC_GetSysClockFreq+0xa6>
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	2b03      	cmp	r3, #3
 8001506:	d003      	beq.n	8001510 <HAL_RCC_GetSysClockFreq+0xac>
 8001508:	e005      	b.n	8001516 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800150a:	4b1a      	ldr	r3, [pc, #104]	@ (8001574 <HAL_RCC_GetSysClockFreq+0x110>)
 800150c:	617b      	str	r3, [r7, #20]
      break;
 800150e:	e005      	b.n	800151c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001510:	4b19      	ldr	r3, [pc, #100]	@ (8001578 <HAL_RCC_GetSysClockFreq+0x114>)
 8001512:	617b      	str	r3, [r7, #20]
      break;
 8001514:	e002      	b.n	800151c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	617b      	str	r3, [r7, #20]
      break;
 800151a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800151c:	4b13      	ldr	r3, [pc, #76]	@ (800156c <HAL_RCC_GetSysClockFreq+0x108>)
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	091b      	lsrs	r3, r3, #4
 8001522:	f003 0307 	and.w	r3, r3, #7
 8001526:	3301      	adds	r3, #1
 8001528:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800152a:	4b10      	ldr	r3, [pc, #64]	@ (800156c <HAL_RCC_GetSysClockFreq+0x108>)
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	0a1b      	lsrs	r3, r3, #8
 8001530:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001534:	697a      	ldr	r2, [r7, #20]
 8001536:	fb03 f202 	mul.w	r2, r3, r2
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001540:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001542:	4b0a      	ldr	r3, [pc, #40]	@ (800156c <HAL_RCC_GetSysClockFreq+0x108>)
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	0e5b      	lsrs	r3, r3, #25
 8001548:	f003 0303 	and.w	r3, r3, #3
 800154c:	3301      	adds	r3, #1
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001552:	697a      	ldr	r2, [r7, #20]
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	fbb2 f3f3 	udiv	r3, r2, r3
 800155a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800155c:	69bb      	ldr	r3, [r7, #24]
}
 800155e:	4618      	mov	r0, r3
 8001560:	3724      	adds	r7, #36	@ 0x24
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	40021000 	.word	0x40021000
 8001570:	0800203c 	.word	0x0800203c
 8001574:	00f42400 	.word	0x00f42400
 8001578:	007a1200 	.word	0x007a1200

0800157c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001584:	2300      	movs	r3, #0
 8001586:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001588:	4b2a      	ldr	r3, [pc, #168]	@ (8001634 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800158a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800158c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001590:	2b00      	cmp	r3, #0
 8001592:	d003      	beq.n	800159c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001594:	f7ff fa26 	bl	80009e4 <HAL_PWREx_GetVoltageRange>
 8001598:	6178      	str	r0, [r7, #20]
 800159a:	e014      	b.n	80015c6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800159c:	4b25      	ldr	r3, [pc, #148]	@ (8001634 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800159e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a0:	4a24      	ldr	r2, [pc, #144]	@ (8001634 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80015a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80015a8:	4b22      	ldr	r3, [pc, #136]	@ (8001634 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80015aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80015b4:	f7ff fa16 	bl	80009e4 <HAL_PWREx_GetVoltageRange>
 80015b8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80015ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001634 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80015bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015be:	4a1d      	ldr	r2, [pc, #116]	@ (8001634 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80015c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015c4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80015cc:	d10b      	bne.n	80015e6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2b80      	cmp	r3, #128	@ 0x80
 80015d2:	d919      	bls.n	8001608 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2ba0      	cmp	r3, #160	@ 0xa0
 80015d8:	d902      	bls.n	80015e0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80015da:	2302      	movs	r3, #2
 80015dc:	613b      	str	r3, [r7, #16]
 80015de:	e013      	b.n	8001608 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80015e0:	2301      	movs	r3, #1
 80015e2:	613b      	str	r3, [r7, #16]
 80015e4:	e010      	b.n	8001608 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2b80      	cmp	r3, #128	@ 0x80
 80015ea:	d902      	bls.n	80015f2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80015ec:	2303      	movs	r3, #3
 80015ee:	613b      	str	r3, [r7, #16]
 80015f0:	e00a      	b.n	8001608 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2b80      	cmp	r3, #128	@ 0x80
 80015f6:	d102      	bne.n	80015fe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80015f8:	2302      	movs	r3, #2
 80015fa:	613b      	str	r3, [r7, #16]
 80015fc:	e004      	b.n	8001608 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2b70      	cmp	r3, #112	@ 0x70
 8001602:	d101      	bne.n	8001608 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001604:	2301      	movs	r3, #1
 8001606:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001608:	4b0b      	ldr	r3, [pc, #44]	@ (8001638 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f023 0207 	bic.w	r2, r3, #7
 8001610:	4909      	ldr	r1, [pc, #36]	@ (8001638 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	4313      	orrs	r3, r2
 8001616:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001618:	4b07      	ldr	r3, [pc, #28]	@ (8001638 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0307 	and.w	r3, r3, #7
 8001620:	693a      	ldr	r2, [r7, #16]
 8001622:	429a      	cmp	r2, r3
 8001624:	d001      	beq.n	800162a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e000      	b.n	800162c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800162a:	2300      	movs	r3, #0
}
 800162c:	4618      	mov	r0, r3
 800162e:	3718      	adds	r7, #24
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40021000 	.word	0x40021000
 8001638:	40022000 	.word	0x40022000

0800163c <siprintf>:
 800163c:	b40e      	push	{r1, r2, r3}
 800163e:	b500      	push	{lr}
 8001640:	b09c      	sub	sp, #112	@ 0x70
 8001642:	ab1d      	add	r3, sp, #116	@ 0x74
 8001644:	9002      	str	r0, [sp, #8]
 8001646:	9006      	str	r0, [sp, #24]
 8001648:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800164c:	4809      	ldr	r0, [pc, #36]	@ (8001674 <siprintf+0x38>)
 800164e:	9107      	str	r1, [sp, #28]
 8001650:	9104      	str	r1, [sp, #16]
 8001652:	4909      	ldr	r1, [pc, #36]	@ (8001678 <siprintf+0x3c>)
 8001654:	f853 2b04 	ldr.w	r2, [r3], #4
 8001658:	9105      	str	r1, [sp, #20]
 800165a:	6800      	ldr	r0, [r0, #0]
 800165c:	9301      	str	r3, [sp, #4]
 800165e:	a902      	add	r1, sp, #8
 8001660:	f000 f89c 	bl	800179c <_svfiprintf_r>
 8001664:	9b02      	ldr	r3, [sp, #8]
 8001666:	2200      	movs	r2, #0
 8001668:	701a      	strb	r2, [r3, #0]
 800166a:	b01c      	add	sp, #112	@ 0x70
 800166c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001670:	b003      	add	sp, #12
 8001672:	4770      	bx	lr
 8001674:	20000010 	.word	0x20000010
 8001678:	ffff0208 	.word	0xffff0208

0800167c <memset>:
 800167c:	4402      	add	r2, r0
 800167e:	4603      	mov	r3, r0
 8001680:	4293      	cmp	r3, r2
 8001682:	d100      	bne.n	8001686 <memset+0xa>
 8001684:	4770      	bx	lr
 8001686:	f803 1b01 	strb.w	r1, [r3], #1
 800168a:	e7f9      	b.n	8001680 <memset+0x4>

0800168c <__errno>:
 800168c:	4b01      	ldr	r3, [pc, #4]	@ (8001694 <__errno+0x8>)
 800168e:	6818      	ldr	r0, [r3, #0]
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	20000010 	.word	0x20000010

08001698 <__libc_init_array>:
 8001698:	b570      	push	{r4, r5, r6, lr}
 800169a:	4d0d      	ldr	r5, [pc, #52]	@ (80016d0 <__libc_init_array+0x38>)
 800169c:	4c0d      	ldr	r4, [pc, #52]	@ (80016d4 <__libc_init_array+0x3c>)
 800169e:	1b64      	subs	r4, r4, r5
 80016a0:	10a4      	asrs	r4, r4, #2
 80016a2:	2600      	movs	r6, #0
 80016a4:	42a6      	cmp	r6, r4
 80016a6:	d109      	bne.n	80016bc <__libc_init_array+0x24>
 80016a8:	4d0b      	ldr	r5, [pc, #44]	@ (80016d8 <__libc_init_array+0x40>)
 80016aa:	4c0c      	ldr	r4, [pc, #48]	@ (80016dc <__libc_init_array+0x44>)
 80016ac:	f000 fc66 	bl	8001f7c <_init>
 80016b0:	1b64      	subs	r4, r4, r5
 80016b2:	10a4      	asrs	r4, r4, #2
 80016b4:	2600      	movs	r6, #0
 80016b6:	42a6      	cmp	r6, r4
 80016b8:	d105      	bne.n	80016c6 <__libc_init_array+0x2e>
 80016ba:	bd70      	pop	{r4, r5, r6, pc}
 80016bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80016c0:	4798      	blx	r3
 80016c2:	3601      	adds	r6, #1
 80016c4:	e7ee      	b.n	80016a4 <__libc_init_array+0xc>
 80016c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80016ca:	4798      	blx	r3
 80016cc:	3601      	adds	r6, #1
 80016ce:	e7f2      	b.n	80016b6 <__libc_init_array+0x1e>
 80016d0:	080020a8 	.word	0x080020a8
 80016d4:	080020a8 	.word	0x080020a8
 80016d8:	080020a8 	.word	0x080020a8
 80016dc:	080020ac 	.word	0x080020ac

080016e0 <__retarget_lock_acquire_recursive>:
 80016e0:	4770      	bx	lr

080016e2 <__retarget_lock_release_recursive>:
 80016e2:	4770      	bx	lr

080016e4 <__ssputs_r>:
 80016e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80016e8:	688e      	ldr	r6, [r1, #8]
 80016ea:	461f      	mov	r7, r3
 80016ec:	42be      	cmp	r6, r7
 80016ee:	680b      	ldr	r3, [r1, #0]
 80016f0:	4682      	mov	sl, r0
 80016f2:	460c      	mov	r4, r1
 80016f4:	4690      	mov	r8, r2
 80016f6:	d82d      	bhi.n	8001754 <__ssputs_r+0x70>
 80016f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80016fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8001700:	d026      	beq.n	8001750 <__ssputs_r+0x6c>
 8001702:	6965      	ldr	r5, [r4, #20]
 8001704:	6909      	ldr	r1, [r1, #16]
 8001706:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800170a:	eba3 0901 	sub.w	r9, r3, r1
 800170e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001712:	1c7b      	adds	r3, r7, #1
 8001714:	444b      	add	r3, r9
 8001716:	106d      	asrs	r5, r5, #1
 8001718:	429d      	cmp	r5, r3
 800171a:	bf38      	it	cc
 800171c:	461d      	movcc	r5, r3
 800171e:	0553      	lsls	r3, r2, #21
 8001720:	d527      	bpl.n	8001772 <__ssputs_r+0x8e>
 8001722:	4629      	mov	r1, r5
 8001724:	f000 f958 	bl	80019d8 <_malloc_r>
 8001728:	4606      	mov	r6, r0
 800172a:	b360      	cbz	r0, 8001786 <__ssputs_r+0xa2>
 800172c:	6921      	ldr	r1, [r4, #16]
 800172e:	464a      	mov	r2, r9
 8001730:	f000 fbc4 	bl	8001ebc <memcpy>
 8001734:	89a3      	ldrh	r3, [r4, #12]
 8001736:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800173a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800173e:	81a3      	strh	r3, [r4, #12]
 8001740:	6126      	str	r6, [r4, #16]
 8001742:	6165      	str	r5, [r4, #20]
 8001744:	444e      	add	r6, r9
 8001746:	eba5 0509 	sub.w	r5, r5, r9
 800174a:	6026      	str	r6, [r4, #0]
 800174c:	60a5      	str	r5, [r4, #8]
 800174e:	463e      	mov	r6, r7
 8001750:	42be      	cmp	r6, r7
 8001752:	d900      	bls.n	8001756 <__ssputs_r+0x72>
 8001754:	463e      	mov	r6, r7
 8001756:	6820      	ldr	r0, [r4, #0]
 8001758:	4632      	mov	r2, r6
 800175a:	4641      	mov	r1, r8
 800175c:	f000 fb84 	bl	8001e68 <memmove>
 8001760:	68a3      	ldr	r3, [r4, #8]
 8001762:	1b9b      	subs	r3, r3, r6
 8001764:	60a3      	str	r3, [r4, #8]
 8001766:	6823      	ldr	r3, [r4, #0]
 8001768:	4433      	add	r3, r6
 800176a:	6023      	str	r3, [r4, #0]
 800176c:	2000      	movs	r0, #0
 800176e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001772:	462a      	mov	r2, r5
 8001774:	f000 fb4a 	bl	8001e0c <_realloc_r>
 8001778:	4606      	mov	r6, r0
 800177a:	2800      	cmp	r0, #0
 800177c:	d1e0      	bne.n	8001740 <__ssputs_r+0x5c>
 800177e:	6921      	ldr	r1, [r4, #16]
 8001780:	4650      	mov	r0, sl
 8001782:	f000 fba9 	bl	8001ed8 <_free_r>
 8001786:	230c      	movs	r3, #12
 8001788:	f8ca 3000 	str.w	r3, [sl]
 800178c:	89a3      	ldrh	r3, [r4, #12]
 800178e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001792:	81a3      	strh	r3, [r4, #12]
 8001794:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001798:	e7e9      	b.n	800176e <__ssputs_r+0x8a>
	...

0800179c <_svfiprintf_r>:
 800179c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017a0:	4698      	mov	r8, r3
 80017a2:	898b      	ldrh	r3, [r1, #12]
 80017a4:	061b      	lsls	r3, r3, #24
 80017a6:	b09d      	sub	sp, #116	@ 0x74
 80017a8:	4607      	mov	r7, r0
 80017aa:	460d      	mov	r5, r1
 80017ac:	4614      	mov	r4, r2
 80017ae:	d510      	bpl.n	80017d2 <_svfiprintf_r+0x36>
 80017b0:	690b      	ldr	r3, [r1, #16]
 80017b2:	b973      	cbnz	r3, 80017d2 <_svfiprintf_r+0x36>
 80017b4:	2140      	movs	r1, #64	@ 0x40
 80017b6:	f000 f90f 	bl	80019d8 <_malloc_r>
 80017ba:	6028      	str	r0, [r5, #0]
 80017bc:	6128      	str	r0, [r5, #16]
 80017be:	b930      	cbnz	r0, 80017ce <_svfiprintf_r+0x32>
 80017c0:	230c      	movs	r3, #12
 80017c2:	603b      	str	r3, [r7, #0]
 80017c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017c8:	b01d      	add	sp, #116	@ 0x74
 80017ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017ce:	2340      	movs	r3, #64	@ 0x40
 80017d0:	616b      	str	r3, [r5, #20]
 80017d2:	2300      	movs	r3, #0
 80017d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80017d6:	2320      	movs	r3, #32
 80017d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80017dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80017e0:	2330      	movs	r3, #48	@ 0x30
 80017e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8001980 <_svfiprintf_r+0x1e4>
 80017e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80017ea:	f04f 0901 	mov.w	r9, #1
 80017ee:	4623      	mov	r3, r4
 80017f0:	469a      	mov	sl, r3
 80017f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80017f6:	b10a      	cbz	r2, 80017fc <_svfiprintf_r+0x60>
 80017f8:	2a25      	cmp	r2, #37	@ 0x25
 80017fa:	d1f9      	bne.n	80017f0 <_svfiprintf_r+0x54>
 80017fc:	ebba 0b04 	subs.w	fp, sl, r4
 8001800:	d00b      	beq.n	800181a <_svfiprintf_r+0x7e>
 8001802:	465b      	mov	r3, fp
 8001804:	4622      	mov	r2, r4
 8001806:	4629      	mov	r1, r5
 8001808:	4638      	mov	r0, r7
 800180a:	f7ff ff6b 	bl	80016e4 <__ssputs_r>
 800180e:	3001      	adds	r0, #1
 8001810:	f000 80a7 	beq.w	8001962 <_svfiprintf_r+0x1c6>
 8001814:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001816:	445a      	add	r2, fp
 8001818:	9209      	str	r2, [sp, #36]	@ 0x24
 800181a:	f89a 3000 	ldrb.w	r3, [sl]
 800181e:	2b00      	cmp	r3, #0
 8001820:	f000 809f 	beq.w	8001962 <_svfiprintf_r+0x1c6>
 8001824:	2300      	movs	r3, #0
 8001826:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800182a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800182e:	f10a 0a01 	add.w	sl, sl, #1
 8001832:	9304      	str	r3, [sp, #16]
 8001834:	9307      	str	r3, [sp, #28]
 8001836:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800183a:	931a      	str	r3, [sp, #104]	@ 0x68
 800183c:	4654      	mov	r4, sl
 800183e:	2205      	movs	r2, #5
 8001840:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001844:	484e      	ldr	r0, [pc, #312]	@ (8001980 <_svfiprintf_r+0x1e4>)
 8001846:	f7fe fcc3 	bl	80001d0 <memchr>
 800184a:	9a04      	ldr	r2, [sp, #16]
 800184c:	b9d8      	cbnz	r0, 8001886 <_svfiprintf_r+0xea>
 800184e:	06d0      	lsls	r0, r2, #27
 8001850:	bf44      	itt	mi
 8001852:	2320      	movmi	r3, #32
 8001854:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001858:	0711      	lsls	r1, r2, #28
 800185a:	bf44      	itt	mi
 800185c:	232b      	movmi	r3, #43	@ 0x2b
 800185e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001862:	f89a 3000 	ldrb.w	r3, [sl]
 8001866:	2b2a      	cmp	r3, #42	@ 0x2a
 8001868:	d015      	beq.n	8001896 <_svfiprintf_r+0xfa>
 800186a:	9a07      	ldr	r2, [sp, #28]
 800186c:	4654      	mov	r4, sl
 800186e:	2000      	movs	r0, #0
 8001870:	f04f 0c0a 	mov.w	ip, #10
 8001874:	4621      	mov	r1, r4
 8001876:	f811 3b01 	ldrb.w	r3, [r1], #1
 800187a:	3b30      	subs	r3, #48	@ 0x30
 800187c:	2b09      	cmp	r3, #9
 800187e:	d94b      	bls.n	8001918 <_svfiprintf_r+0x17c>
 8001880:	b1b0      	cbz	r0, 80018b0 <_svfiprintf_r+0x114>
 8001882:	9207      	str	r2, [sp, #28]
 8001884:	e014      	b.n	80018b0 <_svfiprintf_r+0x114>
 8001886:	eba0 0308 	sub.w	r3, r0, r8
 800188a:	fa09 f303 	lsl.w	r3, r9, r3
 800188e:	4313      	orrs	r3, r2
 8001890:	9304      	str	r3, [sp, #16]
 8001892:	46a2      	mov	sl, r4
 8001894:	e7d2      	b.n	800183c <_svfiprintf_r+0xa0>
 8001896:	9b03      	ldr	r3, [sp, #12]
 8001898:	1d19      	adds	r1, r3, #4
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	9103      	str	r1, [sp, #12]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	bfbb      	ittet	lt
 80018a2:	425b      	neglt	r3, r3
 80018a4:	f042 0202 	orrlt.w	r2, r2, #2
 80018a8:	9307      	strge	r3, [sp, #28]
 80018aa:	9307      	strlt	r3, [sp, #28]
 80018ac:	bfb8      	it	lt
 80018ae:	9204      	strlt	r2, [sp, #16]
 80018b0:	7823      	ldrb	r3, [r4, #0]
 80018b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80018b4:	d10a      	bne.n	80018cc <_svfiprintf_r+0x130>
 80018b6:	7863      	ldrb	r3, [r4, #1]
 80018b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80018ba:	d132      	bne.n	8001922 <_svfiprintf_r+0x186>
 80018bc:	9b03      	ldr	r3, [sp, #12]
 80018be:	1d1a      	adds	r2, r3, #4
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	9203      	str	r2, [sp, #12]
 80018c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80018c8:	3402      	adds	r4, #2
 80018ca:	9305      	str	r3, [sp, #20]
 80018cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8001990 <_svfiprintf_r+0x1f4>
 80018d0:	7821      	ldrb	r1, [r4, #0]
 80018d2:	2203      	movs	r2, #3
 80018d4:	4650      	mov	r0, sl
 80018d6:	f7fe fc7b 	bl	80001d0 <memchr>
 80018da:	b138      	cbz	r0, 80018ec <_svfiprintf_r+0x150>
 80018dc:	9b04      	ldr	r3, [sp, #16]
 80018de:	eba0 000a 	sub.w	r0, r0, sl
 80018e2:	2240      	movs	r2, #64	@ 0x40
 80018e4:	4082      	lsls	r2, r0
 80018e6:	4313      	orrs	r3, r2
 80018e8:	3401      	adds	r4, #1
 80018ea:	9304      	str	r3, [sp, #16]
 80018ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80018f0:	4824      	ldr	r0, [pc, #144]	@ (8001984 <_svfiprintf_r+0x1e8>)
 80018f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80018f6:	2206      	movs	r2, #6
 80018f8:	f7fe fc6a 	bl	80001d0 <memchr>
 80018fc:	2800      	cmp	r0, #0
 80018fe:	d036      	beq.n	800196e <_svfiprintf_r+0x1d2>
 8001900:	4b21      	ldr	r3, [pc, #132]	@ (8001988 <_svfiprintf_r+0x1ec>)
 8001902:	bb1b      	cbnz	r3, 800194c <_svfiprintf_r+0x1b0>
 8001904:	9b03      	ldr	r3, [sp, #12]
 8001906:	3307      	adds	r3, #7
 8001908:	f023 0307 	bic.w	r3, r3, #7
 800190c:	3308      	adds	r3, #8
 800190e:	9303      	str	r3, [sp, #12]
 8001910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001912:	4433      	add	r3, r6
 8001914:	9309      	str	r3, [sp, #36]	@ 0x24
 8001916:	e76a      	b.n	80017ee <_svfiprintf_r+0x52>
 8001918:	fb0c 3202 	mla	r2, ip, r2, r3
 800191c:	460c      	mov	r4, r1
 800191e:	2001      	movs	r0, #1
 8001920:	e7a8      	b.n	8001874 <_svfiprintf_r+0xd8>
 8001922:	2300      	movs	r3, #0
 8001924:	3401      	adds	r4, #1
 8001926:	9305      	str	r3, [sp, #20]
 8001928:	4619      	mov	r1, r3
 800192a:	f04f 0c0a 	mov.w	ip, #10
 800192e:	4620      	mov	r0, r4
 8001930:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001934:	3a30      	subs	r2, #48	@ 0x30
 8001936:	2a09      	cmp	r2, #9
 8001938:	d903      	bls.n	8001942 <_svfiprintf_r+0x1a6>
 800193a:	2b00      	cmp	r3, #0
 800193c:	d0c6      	beq.n	80018cc <_svfiprintf_r+0x130>
 800193e:	9105      	str	r1, [sp, #20]
 8001940:	e7c4      	b.n	80018cc <_svfiprintf_r+0x130>
 8001942:	fb0c 2101 	mla	r1, ip, r1, r2
 8001946:	4604      	mov	r4, r0
 8001948:	2301      	movs	r3, #1
 800194a:	e7f0      	b.n	800192e <_svfiprintf_r+0x192>
 800194c:	ab03      	add	r3, sp, #12
 800194e:	9300      	str	r3, [sp, #0]
 8001950:	462a      	mov	r2, r5
 8001952:	4b0e      	ldr	r3, [pc, #56]	@ (800198c <_svfiprintf_r+0x1f0>)
 8001954:	a904      	add	r1, sp, #16
 8001956:	4638      	mov	r0, r7
 8001958:	f3af 8000 	nop.w
 800195c:	1c42      	adds	r2, r0, #1
 800195e:	4606      	mov	r6, r0
 8001960:	d1d6      	bne.n	8001910 <_svfiprintf_r+0x174>
 8001962:	89ab      	ldrh	r3, [r5, #12]
 8001964:	065b      	lsls	r3, r3, #25
 8001966:	f53f af2d 	bmi.w	80017c4 <_svfiprintf_r+0x28>
 800196a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800196c:	e72c      	b.n	80017c8 <_svfiprintf_r+0x2c>
 800196e:	ab03      	add	r3, sp, #12
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	462a      	mov	r2, r5
 8001974:	4b05      	ldr	r3, [pc, #20]	@ (800198c <_svfiprintf_r+0x1f0>)
 8001976:	a904      	add	r1, sp, #16
 8001978:	4638      	mov	r0, r7
 800197a:	f000 f91b 	bl	8001bb4 <_printf_i>
 800197e:	e7ed      	b.n	800195c <_svfiprintf_r+0x1c0>
 8001980:	0800206c 	.word	0x0800206c
 8001984:	08002076 	.word	0x08002076
 8001988:	00000000 	.word	0x00000000
 800198c:	080016e5 	.word	0x080016e5
 8001990:	08002072 	.word	0x08002072

08001994 <sbrk_aligned>:
 8001994:	b570      	push	{r4, r5, r6, lr}
 8001996:	4e0f      	ldr	r6, [pc, #60]	@ (80019d4 <sbrk_aligned+0x40>)
 8001998:	460c      	mov	r4, r1
 800199a:	6831      	ldr	r1, [r6, #0]
 800199c:	4605      	mov	r5, r0
 800199e:	b911      	cbnz	r1, 80019a6 <sbrk_aligned+0x12>
 80019a0:	f000 fa7c 	bl	8001e9c <_sbrk_r>
 80019a4:	6030      	str	r0, [r6, #0]
 80019a6:	4621      	mov	r1, r4
 80019a8:	4628      	mov	r0, r5
 80019aa:	f000 fa77 	bl	8001e9c <_sbrk_r>
 80019ae:	1c43      	adds	r3, r0, #1
 80019b0:	d103      	bne.n	80019ba <sbrk_aligned+0x26>
 80019b2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80019b6:	4620      	mov	r0, r4
 80019b8:	bd70      	pop	{r4, r5, r6, pc}
 80019ba:	1cc4      	adds	r4, r0, #3
 80019bc:	f024 0403 	bic.w	r4, r4, #3
 80019c0:	42a0      	cmp	r0, r4
 80019c2:	d0f8      	beq.n	80019b6 <sbrk_aligned+0x22>
 80019c4:	1a21      	subs	r1, r4, r0
 80019c6:	4628      	mov	r0, r5
 80019c8:	f000 fa68 	bl	8001e9c <_sbrk_r>
 80019cc:	3001      	adds	r0, #1
 80019ce:	d1f2      	bne.n	80019b6 <sbrk_aligned+0x22>
 80019d0:	e7ef      	b.n	80019b2 <sbrk_aligned+0x1e>
 80019d2:	bf00      	nop
 80019d4:	200001c0 	.word	0x200001c0

080019d8 <_malloc_r>:
 80019d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80019dc:	1ccd      	adds	r5, r1, #3
 80019de:	f025 0503 	bic.w	r5, r5, #3
 80019e2:	3508      	adds	r5, #8
 80019e4:	2d0c      	cmp	r5, #12
 80019e6:	bf38      	it	cc
 80019e8:	250c      	movcc	r5, #12
 80019ea:	2d00      	cmp	r5, #0
 80019ec:	4606      	mov	r6, r0
 80019ee:	db01      	blt.n	80019f4 <_malloc_r+0x1c>
 80019f0:	42a9      	cmp	r1, r5
 80019f2:	d904      	bls.n	80019fe <_malloc_r+0x26>
 80019f4:	230c      	movs	r3, #12
 80019f6:	6033      	str	r3, [r6, #0]
 80019f8:	2000      	movs	r0, #0
 80019fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80019fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001ad4 <_malloc_r+0xfc>
 8001a02:	f000 f9f7 	bl	8001df4 <__malloc_lock>
 8001a06:	f8d8 3000 	ldr.w	r3, [r8]
 8001a0a:	461c      	mov	r4, r3
 8001a0c:	bb44      	cbnz	r4, 8001a60 <_malloc_r+0x88>
 8001a0e:	4629      	mov	r1, r5
 8001a10:	4630      	mov	r0, r6
 8001a12:	f7ff ffbf 	bl	8001994 <sbrk_aligned>
 8001a16:	1c43      	adds	r3, r0, #1
 8001a18:	4604      	mov	r4, r0
 8001a1a:	d158      	bne.n	8001ace <_malloc_r+0xf6>
 8001a1c:	f8d8 4000 	ldr.w	r4, [r8]
 8001a20:	4627      	mov	r7, r4
 8001a22:	2f00      	cmp	r7, #0
 8001a24:	d143      	bne.n	8001aae <_malloc_r+0xd6>
 8001a26:	2c00      	cmp	r4, #0
 8001a28:	d04b      	beq.n	8001ac2 <_malloc_r+0xea>
 8001a2a:	6823      	ldr	r3, [r4, #0]
 8001a2c:	4639      	mov	r1, r7
 8001a2e:	4630      	mov	r0, r6
 8001a30:	eb04 0903 	add.w	r9, r4, r3
 8001a34:	f000 fa32 	bl	8001e9c <_sbrk_r>
 8001a38:	4581      	cmp	r9, r0
 8001a3a:	d142      	bne.n	8001ac2 <_malloc_r+0xea>
 8001a3c:	6821      	ldr	r1, [r4, #0]
 8001a3e:	1a6d      	subs	r5, r5, r1
 8001a40:	4629      	mov	r1, r5
 8001a42:	4630      	mov	r0, r6
 8001a44:	f7ff ffa6 	bl	8001994 <sbrk_aligned>
 8001a48:	3001      	adds	r0, #1
 8001a4a:	d03a      	beq.n	8001ac2 <_malloc_r+0xea>
 8001a4c:	6823      	ldr	r3, [r4, #0]
 8001a4e:	442b      	add	r3, r5
 8001a50:	6023      	str	r3, [r4, #0]
 8001a52:	f8d8 3000 	ldr.w	r3, [r8]
 8001a56:	685a      	ldr	r2, [r3, #4]
 8001a58:	bb62      	cbnz	r2, 8001ab4 <_malloc_r+0xdc>
 8001a5a:	f8c8 7000 	str.w	r7, [r8]
 8001a5e:	e00f      	b.n	8001a80 <_malloc_r+0xa8>
 8001a60:	6822      	ldr	r2, [r4, #0]
 8001a62:	1b52      	subs	r2, r2, r5
 8001a64:	d420      	bmi.n	8001aa8 <_malloc_r+0xd0>
 8001a66:	2a0b      	cmp	r2, #11
 8001a68:	d917      	bls.n	8001a9a <_malloc_r+0xc2>
 8001a6a:	1961      	adds	r1, r4, r5
 8001a6c:	42a3      	cmp	r3, r4
 8001a6e:	6025      	str	r5, [r4, #0]
 8001a70:	bf18      	it	ne
 8001a72:	6059      	strne	r1, [r3, #4]
 8001a74:	6863      	ldr	r3, [r4, #4]
 8001a76:	bf08      	it	eq
 8001a78:	f8c8 1000 	streq.w	r1, [r8]
 8001a7c:	5162      	str	r2, [r4, r5]
 8001a7e:	604b      	str	r3, [r1, #4]
 8001a80:	4630      	mov	r0, r6
 8001a82:	f000 f9bd 	bl	8001e00 <__malloc_unlock>
 8001a86:	f104 000b 	add.w	r0, r4, #11
 8001a8a:	1d23      	adds	r3, r4, #4
 8001a8c:	f020 0007 	bic.w	r0, r0, #7
 8001a90:	1ac2      	subs	r2, r0, r3
 8001a92:	bf1c      	itt	ne
 8001a94:	1a1b      	subne	r3, r3, r0
 8001a96:	50a3      	strne	r3, [r4, r2]
 8001a98:	e7af      	b.n	80019fa <_malloc_r+0x22>
 8001a9a:	6862      	ldr	r2, [r4, #4]
 8001a9c:	42a3      	cmp	r3, r4
 8001a9e:	bf0c      	ite	eq
 8001aa0:	f8c8 2000 	streq.w	r2, [r8]
 8001aa4:	605a      	strne	r2, [r3, #4]
 8001aa6:	e7eb      	b.n	8001a80 <_malloc_r+0xa8>
 8001aa8:	4623      	mov	r3, r4
 8001aaa:	6864      	ldr	r4, [r4, #4]
 8001aac:	e7ae      	b.n	8001a0c <_malloc_r+0x34>
 8001aae:	463c      	mov	r4, r7
 8001ab0:	687f      	ldr	r7, [r7, #4]
 8001ab2:	e7b6      	b.n	8001a22 <_malloc_r+0x4a>
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	42a3      	cmp	r3, r4
 8001aba:	d1fb      	bne.n	8001ab4 <_malloc_r+0xdc>
 8001abc:	2300      	movs	r3, #0
 8001abe:	6053      	str	r3, [r2, #4]
 8001ac0:	e7de      	b.n	8001a80 <_malloc_r+0xa8>
 8001ac2:	230c      	movs	r3, #12
 8001ac4:	6033      	str	r3, [r6, #0]
 8001ac6:	4630      	mov	r0, r6
 8001ac8:	f000 f99a 	bl	8001e00 <__malloc_unlock>
 8001acc:	e794      	b.n	80019f8 <_malloc_r+0x20>
 8001ace:	6005      	str	r5, [r0, #0]
 8001ad0:	e7d6      	b.n	8001a80 <_malloc_r+0xa8>
 8001ad2:	bf00      	nop
 8001ad4:	200001c4 	.word	0x200001c4

08001ad8 <_printf_common>:
 8001ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001adc:	4616      	mov	r6, r2
 8001ade:	4698      	mov	r8, r3
 8001ae0:	688a      	ldr	r2, [r1, #8]
 8001ae2:	690b      	ldr	r3, [r1, #16]
 8001ae4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	bfb8      	it	lt
 8001aec:	4613      	movlt	r3, r2
 8001aee:	6033      	str	r3, [r6, #0]
 8001af0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001af4:	4607      	mov	r7, r0
 8001af6:	460c      	mov	r4, r1
 8001af8:	b10a      	cbz	r2, 8001afe <_printf_common+0x26>
 8001afa:	3301      	adds	r3, #1
 8001afc:	6033      	str	r3, [r6, #0]
 8001afe:	6823      	ldr	r3, [r4, #0]
 8001b00:	0699      	lsls	r1, r3, #26
 8001b02:	bf42      	ittt	mi
 8001b04:	6833      	ldrmi	r3, [r6, #0]
 8001b06:	3302      	addmi	r3, #2
 8001b08:	6033      	strmi	r3, [r6, #0]
 8001b0a:	6825      	ldr	r5, [r4, #0]
 8001b0c:	f015 0506 	ands.w	r5, r5, #6
 8001b10:	d106      	bne.n	8001b20 <_printf_common+0x48>
 8001b12:	f104 0a19 	add.w	sl, r4, #25
 8001b16:	68e3      	ldr	r3, [r4, #12]
 8001b18:	6832      	ldr	r2, [r6, #0]
 8001b1a:	1a9b      	subs	r3, r3, r2
 8001b1c:	42ab      	cmp	r3, r5
 8001b1e:	dc26      	bgt.n	8001b6e <_printf_common+0x96>
 8001b20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001b24:	6822      	ldr	r2, [r4, #0]
 8001b26:	3b00      	subs	r3, #0
 8001b28:	bf18      	it	ne
 8001b2a:	2301      	movne	r3, #1
 8001b2c:	0692      	lsls	r2, r2, #26
 8001b2e:	d42b      	bmi.n	8001b88 <_printf_common+0xb0>
 8001b30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001b34:	4641      	mov	r1, r8
 8001b36:	4638      	mov	r0, r7
 8001b38:	47c8      	blx	r9
 8001b3a:	3001      	adds	r0, #1
 8001b3c:	d01e      	beq.n	8001b7c <_printf_common+0xa4>
 8001b3e:	6823      	ldr	r3, [r4, #0]
 8001b40:	6922      	ldr	r2, [r4, #16]
 8001b42:	f003 0306 	and.w	r3, r3, #6
 8001b46:	2b04      	cmp	r3, #4
 8001b48:	bf02      	ittt	eq
 8001b4a:	68e5      	ldreq	r5, [r4, #12]
 8001b4c:	6833      	ldreq	r3, [r6, #0]
 8001b4e:	1aed      	subeq	r5, r5, r3
 8001b50:	68a3      	ldr	r3, [r4, #8]
 8001b52:	bf0c      	ite	eq
 8001b54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001b58:	2500      	movne	r5, #0
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	bfc4      	itt	gt
 8001b5e:	1a9b      	subgt	r3, r3, r2
 8001b60:	18ed      	addgt	r5, r5, r3
 8001b62:	2600      	movs	r6, #0
 8001b64:	341a      	adds	r4, #26
 8001b66:	42b5      	cmp	r5, r6
 8001b68:	d11a      	bne.n	8001ba0 <_printf_common+0xc8>
 8001b6a:	2000      	movs	r0, #0
 8001b6c:	e008      	b.n	8001b80 <_printf_common+0xa8>
 8001b6e:	2301      	movs	r3, #1
 8001b70:	4652      	mov	r2, sl
 8001b72:	4641      	mov	r1, r8
 8001b74:	4638      	mov	r0, r7
 8001b76:	47c8      	blx	r9
 8001b78:	3001      	adds	r0, #1
 8001b7a:	d103      	bne.n	8001b84 <_printf_common+0xac>
 8001b7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b84:	3501      	adds	r5, #1
 8001b86:	e7c6      	b.n	8001b16 <_printf_common+0x3e>
 8001b88:	18e1      	adds	r1, r4, r3
 8001b8a:	1c5a      	adds	r2, r3, #1
 8001b8c:	2030      	movs	r0, #48	@ 0x30
 8001b8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001b92:	4422      	add	r2, r4
 8001b94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001b98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001b9c:	3302      	adds	r3, #2
 8001b9e:	e7c7      	b.n	8001b30 <_printf_common+0x58>
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	4622      	mov	r2, r4
 8001ba4:	4641      	mov	r1, r8
 8001ba6:	4638      	mov	r0, r7
 8001ba8:	47c8      	blx	r9
 8001baa:	3001      	adds	r0, #1
 8001bac:	d0e6      	beq.n	8001b7c <_printf_common+0xa4>
 8001bae:	3601      	adds	r6, #1
 8001bb0:	e7d9      	b.n	8001b66 <_printf_common+0x8e>
	...

08001bb4 <_printf_i>:
 8001bb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001bb8:	7e0f      	ldrb	r7, [r1, #24]
 8001bba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001bbc:	2f78      	cmp	r7, #120	@ 0x78
 8001bbe:	4691      	mov	r9, r2
 8001bc0:	4680      	mov	r8, r0
 8001bc2:	460c      	mov	r4, r1
 8001bc4:	469a      	mov	sl, r3
 8001bc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001bca:	d807      	bhi.n	8001bdc <_printf_i+0x28>
 8001bcc:	2f62      	cmp	r7, #98	@ 0x62
 8001bce:	d80a      	bhi.n	8001be6 <_printf_i+0x32>
 8001bd0:	2f00      	cmp	r7, #0
 8001bd2:	f000 80d2 	beq.w	8001d7a <_printf_i+0x1c6>
 8001bd6:	2f58      	cmp	r7, #88	@ 0x58
 8001bd8:	f000 80b9 	beq.w	8001d4e <_printf_i+0x19a>
 8001bdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001be0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001be4:	e03a      	b.n	8001c5c <_printf_i+0xa8>
 8001be6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001bea:	2b15      	cmp	r3, #21
 8001bec:	d8f6      	bhi.n	8001bdc <_printf_i+0x28>
 8001bee:	a101      	add	r1, pc, #4	@ (adr r1, 8001bf4 <_printf_i+0x40>)
 8001bf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001bf4:	08001c4d 	.word	0x08001c4d
 8001bf8:	08001c61 	.word	0x08001c61
 8001bfc:	08001bdd 	.word	0x08001bdd
 8001c00:	08001bdd 	.word	0x08001bdd
 8001c04:	08001bdd 	.word	0x08001bdd
 8001c08:	08001bdd 	.word	0x08001bdd
 8001c0c:	08001c61 	.word	0x08001c61
 8001c10:	08001bdd 	.word	0x08001bdd
 8001c14:	08001bdd 	.word	0x08001bdd
 8001c18:	08001bdd 	.word	0x08001bdd
 8001c1c:	08001bdd 	.word	0x08001bdd
 8001c20:	08001d61 	.word	0x08001d61
 8001c24:	08001c8b 	.word	0x08001c8b
 8001c28:	08001d1b 	.word	0x08001d1b
 8001c2c:	08001bdd 	.word	0x08001bdd
 8001c30:	08001bdd 	.word	0x08001bdd
 8001c34:	08001d83 	.word	0x08001d83
 8001c38:	08001bdd 	.word	0x08001bdd
 8001c3c:	08001c8b 	.word	0x08001c8b
 8001c40:	08001bdd 	.word	0x08001bdd
 8001c44:	08001bdd 	.word	0x08001bdd
 8001c48:	08001d23 	.word	0x08001d23
 8001c4c:	6833      	ldr	r3, [r6, #0]
 8001c4e:	1d1a      	adds	r2, r3, #4
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	6032      	str	r2, [r6, #0]
 8001c54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001c58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e09d      	b.n	8001d9c <_printf_i+0x1e8>
 8001c60:	6833      	ldr	r3, [r6, #0]
 8001c62:	6820      	ldr	r0, [r4, #0]
 8001c64:	1d19      	adds	r1, r3, #4
 8001c66:	6031      	str	r1, [r6, #0]
 8001c68:	0606      	lsls	r6, r0, #24
 8001c6a:	d501      	bpl.n	8001c70 <_printf_i+0xbc>
 8001c6c:	681d      	ldr	r5, [r3, #0]
 8001c6e:	e003      	b.n	8001c78 <_printf_i+0xc4>
 8001c70:	0645      	lsls	r5, r0, #25
 8001c72:	d5fb      	bpl.n	8001c6c <_printf_i+0xb8>
 8001c74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001c78:	2d00      	cmp	r5, #0
 8001c7a:	da03      	bge.n	8001c84 <_printf_i+0xd0>
 8001c7c:	232d      	movs	r3, #45	@ 0x2d
 8001c7e:	426d      	negs	r5, r5
 8001c80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001c84:	4859      	ldr	r0, [pc, #356]	@ (8001dec <_printf_i+0x238>)
 8001c86:	230a      	movs	r3, #10
 8001c88:	e011      	b.n	8001cae <_printf_i+0xfa>
 8001c8a:	6821      	ldr	r1, [r4, #0]
 8001c8c:	6833      	ldr	r3, [r6, #0]
 8001c8e:	0608      	lsls	r0, r1, #24
 8001c90:	f853 5b04 	ldr.w	r5, [r3], #4
 8001c94:	d402      	bmi.n	8001c9c <_printf_i+0xe8>
 8001c96:	0649      	lsls	r1, r1, #25
 8001c98:	bf48      	it	mi
 8001c9a:	b2ad      	uxthmi	r5, r5
 8001c9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8001c9e:	4853      	ldr	r0, [pc, #332]	@ (8001dec <_printf_i+0x238>)
 8001ca0:	6033      	str	r3, [r6, #0]
 8001ca2:	bf14      	ite	ne
 8001ca4:	230a      	movne	r3, #10
 8001ca6:	2308      	moveq	r3, #8
 8001ca8:	2100      	movs	r1, #0
 8001caa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001cae:	6866      	ldr	r6, [r4, #4]
 8001cb0:	60a6      	str	r6, [r4, #8]
 8001cb2:	2e00      	cmp	r6, #0
 8001cb4:	bfa2      	ittt	ge
 8001cb6:	6821      	ldrge	r1, [r4, #0]
 8001cb8:	f021 0104 	bicge.w	r1, r1, #4
 8001cbc:	6021      	strge	r1, [r4, #0]
 8001cbe:	b90d      	cbnz	r5, 8001cc4 <_printf_i+0x110>
 8001cc0:	2e00      	cmp	r6, #0
 8001cc2:	d04b      	beq.n	8001d5c <_printf_i+0x1a8>
 8001cc4:	4616      	mov	r6, r2
 8001cc6:	fbb5 f1f3 	udiv	r1, r5, r3
 8001cca:	fb03 5711 	mls	r7, r3, r1, r5
 8001cce:	5dc7      	ldrb	r7, [r0, r7]
 8001cd0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001cd4:	462f      	mov	r7, r5
 8001cd6:	42bb      	cmp	r3, r7
 8001cd8:	460d      	mov	r5, r1
 8001cda:	d9f4      	bls.n	8001cc6 <_printf_i+0x112>
 8001cdc:	2b08      	cmp	r3, #8
 8001cde:	d10b      	bne.n	8001cf8 <_printf_i+0x144>
 8001ce0:	6823      	ldr	r3, [r4, #0]
 8001ce2:	07df      	lsls	r7, r3, #31
 8001ce4:	d508      	bpl.n	8001cf8 <_printf_i+0x144>
 8001ce6:	6923      	ldr	r3, [r4, #16]
 8001ce8:	6861      	ldr	r1, [r4, #4]
 8001cea:	4299      	cmp	r1, r3
 8001cec:	bfde      	ittt	le
 8001cee:	2330      	movle	r3, #48	@ 0x30
 8001cf0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001cf4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8001cf8:	1b92      	subs	r2, r2, r6
 8001cfa:	6122      	str	r2, [r4, #16]
 8001cfc:	f8cd a000 	str.w	sl, [sp]
 8001d00:	464b      	mov	r3, r9
 8001d02:	aa03      	add	r2, sp, #12
 8001d04:	4621      	mov	r1, r4
 8001d06:	4640      	mov	r0, r8
 8001d08:	f7ff fee6 	bl	8001ad8 <_printf_common>
 8001d0c:	3001      	adds	r0, #1
 8001d0e:	d14a      	bne.n	8001da6 <_printf_i+0x1f2>
 8001d10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d14:	b004      	add	sp, #16
 8001d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d1a:	6823      	ldr	r3, [r4, #0]
 8001d1c:	f043 0320 	orr.w	r3, r3, #32
 8001d20:	6023      	str	r3, [r4, #0]
 8001d22:	4833      	ldr	r0, [pc, #204]	@ (8001df0 <_printf_i+0x23c>)
 8001d24:	2778      	movs	r7, #120	@ 0x78
 8001d26:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001d2a:	6823      	ldr	r3, [r4, #0]
 8001d2c:	6831      	ldr	r1, [r6, #0]
 8001d2e:	061f      	lsls	r7, r3, #24
 8001d30:	f851 5b04 	ldr.w	r5, [r1], #4
 8001d34:	d402      	bmi.n	8001d3c <_printf_i+0x188>
 8001d36:	065f      	lsls	r7, r3, #25
 8001d38:	bf48      	it	mi
 8001d3a:	b2ad      	uxthmi	r5, r5
 8001d3c:	6031      	str	r1, [r6, #0]
 8001d3e:	07d9      	lsls	r1, r3, #31
 8001d40:	bf44      	itt	mi
 8001d42:	f043 0320 	orrmi.w	r3, r3, #32
 8001d46:	6023      	strmi	r3, [r4, #0]
 8001d48:	b11d      	cbz	r5, 8001d52 <_printf_i+0x19e>
 8001d4a:	2310      	movs	r3, #16
 8001d4c:	e7ac      	b.n	8001ca8 <_printf_i+0xf4>
 8001d4e:	4827      	ldr	r0, [pc, #156]	@ (8001dec <_printf_i+0x238>)
 8001d50:	e7e9      	b.n	8001d26 <_printf_i+0x172>
 8001d52:	6823      	ldr	r3, [r4, #0]
 8001d54:	f023 0320 	bic.w	r3, r3, #32
 8001d58:	6023      	str	r3, [r4, #0]
 8001d5a:	e7f6      	b.n	8001d4a <_printf_i+0x196>
 8001d5c:	4616      	mov	r6, r2
 8001d5e:	e7bd      	b.n	8001cdc <_printf_i+0x128>
 8001d60:	6833      	ldr	r3, [r6, #0]
 8001d62:	6825      	ldr	r5, [r4, #0]
 8001d64:	6961      	ldr	r1, [r4, #20]
 8001d66:	1d18      	adds	r0, r3, #4
 8001d68:	6030      	str	r0, [r6, #0]
 8001d6a:	062e      	lsls	r6, r5, #24
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	d501      	bpl.n	8001d74 <_printf_i+0x1c0>
 8001d70:	6019      	str	r1, [r3, #0]
 8001d72:	e002      	b.n	8001d7a <_printf_i+0x1c6>
 8001d74:	0668      	lsls	r0, r5, #25
 8001d76:	d5fb      	bpl.n	8001d70 <_printf_i+0x1bc>
 8001d78:	8019      	strh	r1, [r3, #0]
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	6123      	str	r3, [r4, #16]
 8001d7e:	4616      	mov	r6, r2
 8001d80:	e7bc      	b.n	8001cfc <_printf_i+0x148>
 8001d82:	6833      	ldr	r3, [r6, #0]
 8001d84:	1d1a      	adds	r2, r3, #4
 8001d86:	6032      	str	r2, [r6, #0]
 8001d88:	681e      	ldr	r6, [r3, #0]
 8001d8a:	6862      	ldr	r2, [r4, #4]
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	4630      	mov	r0, r6
 8001d90:	f7fe fa1e 	bl	80001d0 <memchr>
 8001d94:	b108      	cbz	r0, 8001d9a <_printf_i+0x1e6>
 8001d96:	1b80      	subs	r0, r0, r6
 8001d98:	6060      	str	r0, [r4, #4]
 8001d9a:	6863      	ldr	r3, [r4, #4]
 8001d9c:	6123      	str	r3, [r4, #16]
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001da4:	e7aa      	b.n	8001cfc <_printf_i+0x148>
 8001da6:	6923      	ldr	r3, [r4, #16]
 8001da8:	4632      	mov	r2, r6
 8001daa:	4649      	mov	r1, r9
 8001dac:	4640      	mov	r0, r8
 8001dae:	47d0      	blx	sl
 8001db0:	3001      	adds	r0, #1
 8001db2:	d0ad      	beq.n	8001d10 <_printf_i+0x15c>
 8001db4:	6823      	ldr	r3, [r4, #0]
 8001db6:	079b      	lsls	r3, r3, #30
 8001db8:	d413      	bmi.n	8001de2 <_printf_i+0x22e>
 8001dba:	68e0      	ldr	r0, [r4, #12]
 8001dbc:	9b03      	ldr	r3, [sp, #12]
 8001dbe:	4298      	cmp	r0, r3
 8001dc0:	bfb8      	it	lt
 8001dc2:	4618      	movlt	r0, r3
 8001dc4:	e7a6      	b.n	8001d14 <_printf_i+0x160>
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	4632      	mov	r2, r6
 8001dca:	4649      	mov	r1, r9
 8001dcc:	4640      	mov	r0, r8
 8001dce:	47d0      	blx	sl
 8001dd0:	3001      	adds	r0, #1
 8001dd2:	d09d      	beq.n	8001d10 <_printf_i+0x15c>
 8001dd4:	3501      	adds	r5, #1
 8001dd6:	68e3      	ldr	r3, [r4, #12]
 8001dd8:	9903      	ldr	r1, [sp, #12]
 8001dda:	1a5b      	subs	r3, r3, r1
 8001ddc:	42ab      	cmp	r3, r5
 8001dde:	dcf2      	bgt.n	8001dc6 <_printf_i+0x212>
 8001de0:	e7eb      	b.n	8001dba <_printf_i+0x206>
 8001de2:	2500      	movs	r5, #0
 8001de4:	f104 0619 	add.w	r6, r4, #25
 8001de8:	e7f5      	b.n	8001dd6 <_printf_i+0x222>
 8001dea:	bf00      	nop
 8001dec:	0800207d 	.word	0x0800207d
 8001df0:	0800208e 	.word	0x0800208e

08001df4 <__malloc_lock>:
 8001df4:	4801      	ldr	r0, [pc, #4]	@ (8001dfc <__malloc_lock+0x8>)
 8001df6:	f7ff bc73 	b.w	80016e0 <__retarget_lock_acquire_recursive>
 8001dfa:	bf00      	nop
 8001dfc:	200001bc 	.word	0x200001bc

08001e00 <__malloc_unlock>:
 8001e00:	4801      	ldr	r0, [pc, #4]	@ (8001e08 <__malloc_unlock+0x8>)
 8001e02:	f7ff bc6e 	b.w	80016e2 <__retarget_lock_release_recursive>
 8001e06:	bf00      	nop
 8001e08:	200001bc 	.word	0x200001bc

08001e0c <_realloc_r>:
 8001e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e10:	4680      	mov	r8, r0
 8001e12:	4615      	mov	r5, r2
 8001e14:	460c      	mov	r4, r1
 8001e16:	b921      	cbnz	r1, 8001e22 <_realloc_r+0x16>
 8001e18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001e1c:	4611      	mov	r1, r2
 8001e1e:	f7ff bddb 	b.w	80019d8 <_malloc_r>
 8001e22:	b92a      	cbnz	r2, 8001e30 <_realloc_r+0x24>
 8001e24:	f000 f858 	bl	8001ed8 <_free_r>
 8001e28:	2400      	movs	r4, #0
 8001e2a:	4620      	mov	r0, r4
 8001e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001e30:	f000 f89c 	bl	8001f6c <_malloc_usable_size_r>
 8001e34:	4285      	cmp	r5, r0
 8001e36:	4606      	mov	r6, r0
 8001e38:	d802      	bhi.n	8001e40 <_realloc_r+0x34>
 8001e3a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8001e3e:	d8f4      	bhi.n	8001e2a <_realloc_r+0x1e>
 8001e40:	4629      	mov	r1, r5
 8001e42:	4640      	mov	r0, r8
 8001e44:	f7ff fdc8 	bl	80019d8 <_malloc_r>
 8001e48:	4607      	mov	r7, r0
 8001e4a:	2800      	cmp	r0, #0
 8001e4c:	d0ec      	beq.n	8001e28 <_realloc_r+0x1c>
 8001e4e:	42b5      	cmp	r5, r6
 8001e50:	462a      	mov	r2, r5
 8001e52:	4621      	mov	r1, r4
 8001e54:	bf28      	it	cs
 8001e56:	4632      	movcs	r2, r6
 8001e58:	f000 f830 	bl	8001ebc <memcpy>
 8001e5c:	4621      	mov	r1, r4
 8001e5e:	4640      	mov	r0, r8
 8001e60:	f000 f83a 	bl	8001ed8 <_free_r>
 8001e64:	463c      	mov	r4, r7
 8001e66:	e7e0      	b.n	8001e2a <_realloc_r+0x1e>

08001e68 <memmove>:
 8001e68:	4288      	cmp	r0, r1
 8001e6a:	b510      	push	{r4, lr}
 8001e6c:	eb01 0402 	add.w	r4, r1, r2
 8001e70:	d902      	bls.n	8001e78 <memmove+0x10>
 8001e72:	4284      	cmp	r4, r0
 8001e74:	4623      	mov	r3, r4
 8001e76:	d807      	bhi.n	8001e88 <memmove+0x20>
 8001e78:	1e43      	subs	r3, r0, #1
 8001e7a:	42a1      	cmp	r1, r4
 8001e7c:	d008      	beq.n	8001e90 <memmove+0x28>
 8001e7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001e82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001e86:	e7f8      	b.n	8001e7a <memmove+0x12>
 8001e88:	4402      	add	r2, r0
 8001e8a:	4601      	mov	r1, r0
 8001e8c:	428a      	cmp	r2, r1
 8001e8e:	d100      	bne.n	8001e92 <memmove+0x2a>
 8001e90:	bd10      	pop	{r4, pc}
 8001e92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001e96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001e9a:	e7f7      	b.n	8001e8c <memmove+0x24>

08001e9c <_sbrk_r>:
 8001e9c:	b538      	push	{r3, r4, r5, lr}
 8001e9e:	4d06      	ldr	r5, [pc, #24]	@ (8001eb8 <_sbrk_r+0x1c>)
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	4604      	mov	r4, r0
 8001ea4:	4608      	mov	r0, r1
 8001ea6:	602b      	str	r3, [r5, #0]
 8001ea8:	f7fe fbd0 	bl	800064c <_sbrk>
 8001eac:	1c43      	adds	r3, r0, #1
 8001eae:	d102      	bne.n	8001eb6 <_sbrk_r+0x1a>
 8001eb0:	682b      	ldr	r3, [r5, #0]
 8001eb2:	b103      	cbz	r3, 8001eb6 <_sbrk_r+0x1a>
 8001eb4:	6023      	str	r3, [r4, #0]
 8001eb6:	bd38      	pop	{r3, r4, r5, pc}
 8001eb8:	200001c8 	.word	0x200001c8

08001ebc <memcpy>:
 8001ebc:	440a      	add	r2, r1
 8001ebe:	4291      	cmp	r1, r2
 8001ec0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8001ec4:	d100      	bne.n	8001ec8 <memcpy+0xc>
 8001ec6:	4770      	bx	lr
 8001ec8:	b510      	push	{r4, lr}
 8001eca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001ece:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001ed2:	4291      	cmp	r1, r2
 8001ed4:	d1f9      	bne.n	8001eca <memcpy+0xe>
 8001ed6:	bd10      	pop	{r4, pc}

08001ed8 <_free_r>:
 8001ed8:	b538      	push	{r3, r4, r5, lr}
 8001eda:	4605      	mov	r5, r0
 8001edc:	2900      	cmp	r1, #0
 8001ede:	d041      	beq.n	8001f64 <_free_r+0x8c>
 8001ee0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001ee4:	1f0c      	subs	r4, r1, #4
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	bfb8      	it	lt
 8001eea:	18e4      	addlt	r4, r4, r3
 8001eec:	f7ff ff82 	bl	8001df4 <__malloc_lock>
 8001ef0:	4a1d      	ldr	r2, [pc, #116]	@ (8001f68 <_free_r+0x90>)
 8001ef2:	6813      	ldr	r3, [r2, #0]
 8001ef4:	b933      	cbnz	r3, 8001f04 <_free_r+0x2c>
 8001ef6:	6063      	str	r3, [r4, #4]
 8001ef8:	6014      	str	r4, [r2, #0]
 8001efa:	4628      	mov	r0, r5
 8001efc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001f00:	f7ff bf7e 	b.w	8001e00 <__malloc_unlock>
 8001f04:	42a3      	cmp	r3, r4
 8001f06:	d908      	bls.n	8001f1a <_free_r+0x42>
 8001f08:	6820      	ldr	r0, [r4, #0]
 8001f0a:	1821      	adds	r1, r4, r0
 8001f0c:	428b      	cmp	r3, r1
 8001f0e:	bf01      	itttt	eq
 8001f10:	6819      	ldreq	r1, [r3, #0]
 8001f12:	685b      	ldreq	r3, [r3, #4]
 8001f14:	1809      	addeq	r1, r1, r0
 8001f16:	6021      	streq	r1, [r4, #0]
 8001f18:	e7ed      	b.n	8001ef6 <_free_r+0x1e>
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	b10b      	cbz	r3, 8001f24 <_free_r+0x4c>
 8001f20:	42a3      	cmp	r3, r4
 8001f22:	d9fa      	bls.n	8001f1a <_free_r+0x42>
 8001f24:	6811      	ldr	r1, [r2, #0]
 8001f26:	1850      	adds	r0, r2, r1
 8001f28:	42a0      	cmp	r0, r4
 8001f2a:	d10b      	bne.n	8001f44 <_free_r+0x6c>
 8001f2c:	6820      	ldr	r0, [r4, #0]
 8001f2e:	4401      	add	r1, r0
 8001f30:	1850      	adds	r0, r2, r1
 8001f32:	4283      	cmp	r3, r0
 8001f34:	6011      	str	r1, [r2, #0]
 8001f36:	d1e0      	bne.n	8001efa <_free_r+0x22>
 8001f38:	6818      	ldr	r0, [r3, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	6053      	str	r3, [r2, #4]
 8001f3e:	4408      	add	r0, r1
 8001f40:	6010      	str	r0, [r2, #0]
 8001f42:	e7da      	b.n	8001efa <_free_r+0x22>
 8001f44:	d902      	bls.n	8001f4c <_free_r+0x74>
 8001f46:	230c      	movs	r3, #12
 8001f48:	602b      	str	r3, [r5, #0]
 8001f4a:	e7d6      	b.n	8001efa <_free_r+0x22>
 8001f4c:	6820      	ldr	r0, [r4, #0]
 8001f4e:	1821      	adds	r1, r4, r0
 8001f50:	428b      	cmp	r3, r1
 8001f52:	bf04      	itt	eq
 8001f54:	6819      	ldreq	r1, [r3, #0]
 8001f56:	685b      	ldreq	r3, [r3, #4]
 8001f58:	6063      	str	r3, [r4, #4]
 8001f5a:	bf04      	itt	eq
 8001f5c:	1809      	addeq	r1, r1, r0
 8001f5e:	6021      	streq	r1, [r4, #0]
 8001f60:	6054      	str	r4, [r2, #4]
 8001f62:	e7ca      	b.n	8001efa <_free_r+0x22>
 8001f64:	bd38      	pop	{r3, r4, r5, pc}
 8001f66:	bf00      	nop
 8001f68:	200001c4 	.word	0x200001c4

08001f6c <_malloc_usable_size_r>:
 8001f6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001f70:	1f18      	subs	r0, r3, #4
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	bfbc      	itt	lt
 8001f76:	580b      	ldrlt	r3, [r1, r0]
 8001f78:	18c0      	addlt	r0, r0, r3
 8001f7a:	4770      	bx	lr

08001f7c <_init>:
 8001f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f7e:	bf00      	nop
 8001f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f82:	bc08      	pop	{r3}
 8001f84:	469e      	mov	lr, r3
 8001f86:	4770      	bx	lr

08001f88 <_fini>:
 8001f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f8a:	bf00      	nop
 8001f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f8e:	bc08      	pop	{r3}
 8001f90:	469e      	mov	lr, r3
 8001f92:	4770      	bx	lr
