// Seed: 2077898385
module module_0;
  always id_1 = 1;
  wire id_2, id_3;
  assign id_2 = id_1;
  wor id_4, id_5;
  logic [7:0] id_6;
  wire id_7;
  id_8 :
  assert property (@(1 + id_6[1]) (1)) if (id_4);
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    input tri1 id_4
    , id_6
);
  initial @(posedge "" or posedge 1) id_6 <= 1'h0;
  module_0();
endmodule
