IP Upgrade report for DE1_Basic_Computer
Wed May 25 11:27:12 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Failed Upgrade IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------+
; IP Upgrade Summary                                                             ;
+------------------------------+-------------------------------------------------+
; IP Components Upgrade Status ; Passed - Wed May 25 11:27:12 2022               ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                ; DE1_Basic_Computer                              ;
; Top-level Entity Name        ; DE1_Basic_Computer                              ;
; Family                       ; Arria 10                                        ;
+------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                        ;
+-------------+----------------+---------+---------------------------------------+----------------------+-----------------+-----------------------------------------------------------+
; Entity Name ; Component Name ; Version ; Original Source File                  ; Generation File Path ; New Source File ; Message                                                   ;
+-------------+----------------+---------+---------------------------------------+----------------------+-----------------+-----------------------------------------------------------+
; nios_system ; Qsys           ; 13.0sp1 ; nios_system/synthesis/nios_system.qip ; nios_system.qsys     ;                 ; Error upgrading Platform Designer file "nios_system.qsys" ;
+-------------+----------------+---------+---------------------------------------+----------------------+-----------------+-----------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "nios_system.qsys" to "nios_system.BAK.qsys"
Info (11902): Backing up file "nios_system/synthesis/nios_system.vhd" to "nios_system.BAK.vhd"
Info (11837): Started upgrading IP component Qsys with file "nios_system.qsys"
Info: 2022.05.25.11:26:56 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2022.05.25.11:26:56 Info: Upgrading from core type Nios II (Classic) Processor with version 13.0 to core type Nios II Processor with version 18.1
Info: 2022.05.25.11:26:56 Info: Migration Successful
Info: 2022.05.25.11:26:56 Info: Finished upgrading the ip cores
Info: 2022.05.25.11:27:01 Info: Saving generation log to C:/Users/YASSERS/Desktop/modeleV2/nios_system
Info: 2022.05.25.11:27:01 Info: Starting: Create simulation model
Info: 2022.05.25.11:27:01 Info: qsys-generate C:\Users\YASSERS\Desktop\modeleV2\nios_system.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\YASSERS\Desktop\modeleV2\nios_system --family="Arria 10" --part=10AX115R4F40I3SG
Info: 2022.05.25.11:27:01 Info: Loading modeleV2
Info: 2022.05.25.11:27:02 Info: Reading input file
Info: 2022.05.25.11:27:02 Info: Adding Green_LEDs [altera_up_avalon_parallel_port 18.0]
Info: 2022.05.25.11:27:02 Info: Parameterizing module Green_LEDs
Info: 2022.05.25.11:27:02 Info: Adding HEX3_HEX0 [altera_up_avalon_parallel_port 18.0]
Info: 2022.05.25.11:27:02 Info: Parameterizing module HEX3_HEX0
Info: 2022.05.25.11:27:02 Info: Adding I2C_REG [altera_avalon_pio 18.1]
Info: 2022.05.25.11:27:02 Info: Parameterizing module I2C_REG
Info: 2022.05.25.11:27:02 Info: Adding Interval_timer [altera_avalon_timer 18.1]
Info: 2022.05.25.11:27:02 Info: Parameterizing module Interval_timer
Info: 2022.05.25.11:27:02 Info: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Info: 2022.05.25.11:27:02 Info: Parameterizing module JTAG_UART
Info: 2022.05.25.11:27:02 Info: Adding Onchip_memory [altera_avalon_onchip_memory2 18.1]
Info: 2022.05.25.11:27:02 Info: Parameterizing module Onchip_memory
Info: 2022.05.25.11:27:02 Info: Adding Red_LEDs [altera_up_avalon_parallel_port 18.0]
Info: 2022.05.25.11:27:02 Info: Parameterizing module Red_LEDs
Info: 2022.05.25.11:27:02 Info: Adding SRAM [altera_up_avalon_sram 18.0]
Info: 2022.05.25.11:27:02 Info: Parameterizing module SRAM
Info: 2022.05.25.11:27:02 Info: Adding Slider_switches [altera_up_avalon_parallel_port 18.0]
Info: 2022.05.25.11:27:02 Info: Parameterizing module Slider_switches
Info: 2022.05.25.11:27:02 Info: Adding TIMER2 [altera_avalon_timer 18.1]
Info: 2022.05.25.11:27:02 Info: Parameterizing module TIMER2
Info: 2022.05.25.11:27:02 Info: Adding clk [clock_source 18.1]
Info: 2022.05.25.11:27:02 Info: Parameterizing module clk
Info: 2022.05.25.11:27:02 Info: Adding cpu [altera_nios2_gen2 18.1]
Info: 2022.05.25.11:27:02 Info: Parameterizing module cpu
Info: 2022.05.25.11:27:02 Info: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Info: 2022.05.25.11:27:02 Info: Parameterizing module sdram
Info: 2022.05.25.11:27:02 Info: Building connections
Info: 2022.05.25.11:27:02 Info: Parameterizing connections
Info: 2022.05.25.11:27:02 Info: Validating
Info: 2022.05.25.11:27:02 Info: Done reading input file
Info: 2022.05.25.11:27:03 Info: nios_system.Green_LEDs: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals
Error: 2022.05.25.11:27:03 Error: nios_system.Green_LEDs: "DE-Series Board" (board) "DE1" is out of range: "DE0-Nano", "DE2-115", "DE2i-150"
Info: 2022.05.25.11:27:03 Info: nios_system.HEX3_HEX0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals
Error: 2022.05.25.11:27:03 Error: nios_system.HEX3_HEX0: "DE-Series Board" (board) "DE1" is out of range: "DE0-Nano", "DE2-115", "DE2i-150"
Info: 2022.05.25.11:27:03 Info: nios_system.I2C_REG: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2022.05.25.11:27:03 Info: nios_system.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Error: 2022.05.25.11:27:03 Error: nios_system.Onchip_memory: "Block type" (blockType) "M4K" is out of range: "AUTO", "MLAB", "M20K"
Info: 2022.05.25.11:27:03 Info: nios_system.Red_LEDs: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals
Error: 2022.05.25.11:27:03 Error: nios_system.Red_LEDs: "DE-Series Board" (board) "DE1" is out of range: "DE0-Nano", "DE2-115", "DE2i-150"
Error: 2022.05.25.11:27:03 Error: nios_system.SRAM: "DE-Series Board" (board) "DE1" is out of range: "DE2-115"
Info: 2022.05.25.11:27:03 Info: nios_system.Slider_switches: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals
Error: 2022.05.25.11:27:03 Error: nios_system.Slider_switches: "DE-Series Board" (board) "DE1" is out of range: "DE0-Nano", "DE2-115", "DE2i-150"
Info: 2022.05.25.11:27:03 Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Error: 2022.05.25.11:27:03 Error: nios_system.Green_LEDs: Green_LEDs.clk must be connected to a clock output
Error: 2022.05.25.11:27:03 Error: nios_system.HEX3_HEX0: HEX3_HEX0.clk must be connected to a clock output
Error: 2022.05.25.11:27:03 Error: nios_system.Red_LEDs: Red_LEDs.clk must be connected to a clock output
Error: 2022.05.25.11:27:03 Error: nios_system.SRAM: SRAM.clk must be connected to a clock output
Error: 2022.05.25.11:27:03 Error: nios_system.Slider_switches: Slider_switches.clk must be connected to a clock output
Error: 2022.05.25.11:27:03 Error: nios_system.Green_LEDs: Green_LEDs.reset must be connected to a reset source
Error: 2022.05.25.11:27:03 Error: nios_system.HEX3_HEX0: HEX3_HEX0.reset must be connected to a reset source
Error: 2022.05.25.11:27:03 Error: nios_system.Red_LEDs: Red_LEDs.reset must be connected to a reset source
Error: 2022.05.25.11:27:03 Error: nios_system.SRAM: SRAM.reset must be connected to a reset source
Error: 2022.05.25.11:27:03 Error: nios_system.Slider_switches: Slider_switches.reset must be connected to a reset source
Info: 2022.05.25.11:27:03 Info: nios_system: "Transforming system: nios_system"
Info: 2022.05.25.11:27:03 Info: nios_system: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: nios_system: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: Green_LEDs: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: Green_LEDs: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: HEX3_HEX0: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: HEX3_HEX0: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: I2C_REG: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: I2C_REG: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: Interval_timer: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: Interval_timer: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: JTAG_UART: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: JTAG_UART: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: Onchip_memory: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: Onchip_memory: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: Red_LEDs: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: Red_LEDs: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: SRAM: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: SRAM: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: Slider_switches: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: Slider_switches: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: TIMER2: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: TIMER2: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: cpu: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: cpu: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: sdram: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: sdram: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: clock_bridge: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: clock_bridge: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: reset_bridge: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: reset_bridge: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: cpu: Running transform generation_view_transform
Info: 2022.05.25.11:27:03 Info: cpu: Running transform generation_view_transform took 0.000s
Info: 2022.05.25.11:27:03 Info: nios_system: Running transform merlin_avalon_transform
Error: 2022.05.25.11:27:03 Error: Red_LEDs_avalon_parallel_port_slave_translator.avalon_anti_slave_0: Cannot connect Red_LEDs_avalon_parallel_port_slave_translator.reset because Red_LEDs.reset is not connected. If Red_LEDs.reset is exported, connect it to a reset bridge and export the bridge's reset input instead.
Error: 2022.05.25.11:27:03 Error: Green_LEDs_avalon_parallel_port_slave_translator.avalon_anti_slave_0: Cannot connect Green_LEDs_avalon_parallel_port_slave_translator.reset because Green_LEDs.reset is not connected. If Green_LEDs.reset is exported, connect it to a reset bridge and export the bridge's reset input instead.
Error: 2022.05.25.11:27:03 Error: Slider_switches_avalon_parallel_port_slave_translator.avalon_anti_slave_0: Cannot connect Slider_switches_avalon_parallel_port_slave_translator.reset because Slider_switches.reset is not connected. If Slider_switches.reset is exported, connect it to a reset bridge and export the bridge's reset input instead.
Error: 2022.05.25.11:27:03 Error: HEX3_HEX0_avalon_parallel_port_slave_translator.avalon_anti_slave_0: Cannot connect HEX3_HEX0_avalon_parallel_port_slave_translator.reset because HEX3_HEX0.reset is not connected. If HEX3_HEX0.reset is exported, connect it to a reset bridge and export the bridge's reset input instead.
Error: 2022.05.25.11:27:03 Error: SRAM_avalon_sram_slave_translator.avalon_anti_slave_0: Cannot connect SRAM_avalon_sram_slave_translator.reset because SRAM.reset is not connected. If SRAM.reset is exported, connect it to a reset bridge and export the bridge's reset input instead.
Info: 2022.05.25.11:27:04 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: 2022.05.25.11:27:04 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: 2022.05.25.11:27:04 Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: 2022.05.25.11:27:04 Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: 2022.05.25.11:27:04 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: 2022.05.25.11:27:04 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_005.sink1
Info: 2022.05.25.11:27:04 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: 2022.05.25.11:27:04 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: 2022.05.25.11:27:04 Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: 2022.05.25.11:27:04 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: 2022.05.25.11:27:04 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: 2022.05.25.11:27:04 Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink0
Info: 2022.05.25.11:27:05 Info: nios_system: Running transform merlin_avalon_transform took 2.035s
Info: 2022.05.25.11:27:05 Info: cpu: Running transform merlin_avalon_transform
Info: 2022.05.25.11:27:05 Info: cpu: Running transform merlin_avalon_transform took 0.007s
Info: 2022.05.25.11:27:05 Info: mm_interconnect_0: Running transform merlin_avalon_transform
Info: 2022.05.25.11:27:09 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Error: 2022.05.25.11:27:09 Error: avalon_st_adapter.in_0: Cannot connect clock because JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_src has no associated clock
Info: 2022.05.25.11:27:09 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Error: 2022.05.25.11:27:09 Error: avalon_st_adapter_001.in_0: Cannot connect clock because Red_LEDs_avalon_parallel_port_slave_agent.rdata_fifo_src has no associated clock
Info: 2022.05.25.11:27:09 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Error: 2022.05.25.11:27:09 Error: avalon_st_adapter_002.in_0: Cannot connect clock because Green_LEDs_avalon_parallel_port_slave_agent.rdata_fifo_src has no associated clock
Error: 2022.05.25.11:27:09 Error: avalon_st_adapter_002.in_0: Cannot connect reset for avalon_st_adapter_002.in_0 because Green_LEDs_avalon_parallel_port_slave_agent.rdata_fifo_src has no associated reset
Info: 2022.05.25.11:27:10 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Error: 2022.05.25.11:27:10 Error: avalon_st_adapter_003.in_0: Cannot connect clock because Slider_switches_avalon_parallel_port_slave_agent.rdata_fifo_src has no associated clock
Error: 2022.05.25.11:27:10 Error: avalon_st_adapter_003.in_0: Cannot connect reset for avalon_st_adapter_003.in_0 because Slider_switches_avalon_parallel_port_slave_agent.rdata_fifo_src has no associated reset
Info: 2022.05.25.11:27:10 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Error: 2022.05.25.11:27:10 Error: avalon_st_adapter_004.in_0: Cannot connect clock because HEX3_HEX0_avalon_parallel_port_slave_agent.rdata_fifo_src has no associated clock
Error: 2022.05.25.11:27:10 Error: avalon_st_adapter_004.in_0: Cannot connect reset for avalon_st_adapter_004.in_0 because HEX3_HEX0_avalon_parallel_port_slave_agent.rdata_fifo_src has no associated reset
Info: 2022.05.25.11:27:10 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Error: 2022.05.25.11:27:10 Error: avalon_st_adapter_005.in_0: Cannot connect clock because SRAM_avalon_sram_slave_agent_rdata_fifo.out has no associated clock
Error: 2022.05.25.11:27:10 Error: avalon_st_adapter_005.in_0: Cannot connect reset for avalon_st_adapter_005.in_0 because SRAM_avalon_sram_slave_agent_rdata_fifo.out has no associated reset
Info: 2022.05.25.11:27:10 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Error: 2022.05.25.11:27:10 Error: avalon_st_adapter_006.in_0: Cannot connect clock because cpu_debug_mem_slave_agent.rdata_fifo_src has no associated clock
Info: 2022.05.25.11:27:11 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Error: 2022.05.25.11:27:11 Error: avalon_st_adapter_007.in_0: Cannot connect clock because Interval_timer_s1_agent.rdata_fifo_src has no associated clock
Info: 2022.05.25.11:27:11 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Error: 2022.05.25.11:27:11 Error: avalon_st_adapter_008.in_0: Cannot connect clock because sdram_s1_agent_rdata_fifo.out has no associated clock
Info: 2022.05.25.11:27:11 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Error: 2022.05.25.11:27:11 Error: avalon_st_adapter_009.in_0: Cannot connect clock because Onchip_memory_s1_agent.rdata_fifo_src has no associated clock
Info: 2022.05.25.11:27:11 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Error: 2022.05.25.11:27:11 Error: avalon_st_adapter_010.in_0: Cannot connect clock because TIMER2_s1_agent.rdata_fifo_src has no associated clock
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Error: 2022.05.25.11:27:12 Error: avalon_st_adapter_011.in_0: Cannot connect clock because I2C_REG_s1_agent.rdata_fifo_src has no associated clock
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cpu_data_master_translator.clk. If cpu_data_master_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cpu_instruction_master_translator.clk. If cpu_instruction_master_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_001, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_001 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for JTAG_UART_avalon_jtag_slave_translator.clk. If JTAG_UART_avalon_jtag_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_002, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_002 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cpu_debug_mem_slave_translator.clk. If cpu_debug_mem_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_003, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_003 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for Interval_timer_s1_translator.clk. If Interval_timer_s1_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_004, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_004 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for sdram_s1_translator.clk. If sdram_s1_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_005, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_005 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for Onchip_memory_s1_translator.clk. If Onchip_memory_s1_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_006, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_006 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for TIMER2_s1_translator.clk. If TIMER2_s1_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_007, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_007 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for I2C_REG_s1_translator.clk. If I2C_REG_s1_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_008, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_008 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cpu_data_master_agent.clk. If cpu_data_master_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_009, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_009 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cpu_instruction_master_agent.clk. If cpu_instruction_master_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_010, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_010 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for JTAG_UART_avalon_jtag_slave_agent.clk. If JTAG_UART_avalon_jtag_slave_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_011, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_011 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk. If JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_012, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_012 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for Red_LEDs_avalon_parallel_port_slave_agent.clk. If Red_LEDs_avalon_parallel_port_slave_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_013, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_013 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cpu_debug_mem_slave_agent.clk. If cpu_debug_mem_slave_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_014, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_014 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cpu_debug_mem_slave_agent_rsp_fifo.clk. If cpu_debug_mem_slave_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_015, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_015 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for Interval_timer_s1_agent.clk. If Interval_timer_s1_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_016, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_016 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for Interval_timer_s1_agent_rsp_fifo.clk. If Interval_timer_s1_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_017, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_017 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for sdram_s1_agent.clk. If sdram_s1_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_018, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_018 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for sdram_s1_agent_rsp_fifo.clk. If sdram_s1_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_019, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_019 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for sdram_s1_agent_rdata_fifo.clk. If sdram_s1_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_020, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_020 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for Onchip_memory_s1_agent.clk. If Onchip_memory_s1_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_021, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_021 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for Onchip_memory_s1_agent_rsp_fifo.clk. If Onchip_memory_s1_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_022, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_022 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for TIMER2_s1_agent.clk. If TIMER2_s1_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_023, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_023 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for TIMER2_s1_agent_rsp_fifo.clk. If TIMER2_s1_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_024, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_024 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for I2C_REG_s1_agent.clk. If I2C_REG_s1_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_025, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_025 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for I2C_REG_s1_agent_rsp_fifo.clk. If I2C_REG_s1_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_026, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_026 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for router.clk. If router.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_027, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_027 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for router_001.clk. If router_001.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_028, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_028 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for router_002.clk. If router_002.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_029, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_029 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for router_008.clk. If router_008.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_030, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_030 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for router_009.clk. If router_009.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_031, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_031 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for router_010.clk. If router_010.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_032, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_032 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for router_011.clk. If router_011.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_033, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_033 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for router_012.clk. If router_012.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_034, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_034 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for router_013.clk. If router_013.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_035, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_035 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cpu_data_master_limiter.clk. If cpu_data_master_limiter.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_036, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_036 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cpu_instruction_master_limiter.clk. If cpu_instruction_master_limiter.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_037, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_037 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for sdram_s1_burst_adapter.cr0. If sdram_s1_burst_adapter.cr0 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_038, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_038 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cmd_demux.clk. If cmd_demux.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_039, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_039 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cmd_demux_001.clk. If cmd_demux_001.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_040, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_040 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cmd_mux.clk. If cmd_mux.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_041, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_041 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cmd_mux_006.clk. If cmd_mux_006.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_042, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_042 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cmd_mux_007.clk. If cmd_mux_007.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_043, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_043 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cmd_mux_008.clk. If cmd_mux_008.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_044, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_044 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cmd_mux_009.clk. If cmd_mux_009.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_045, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_045 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cmd_mux_010.clk. If cmd_mux_010.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_046, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_046 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for cmd_mux_011.clk. If cmd_mux_011.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_047, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_047 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for rsp_demux.clk. If rsp_demux.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_048, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_048 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for rsp_demux_006.clk. If rsp_demux_006.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_049, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_049 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for rsp_demux_007.clk. If rsp_demux_007.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_050, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_050 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for rsp_demux_008.clk. If rsp_demux_008.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_051, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_051 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for rsp_demux_009.clk. If rsp_demux_009.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_052, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_052 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for rsp_demux_010.clk. If rsp_demux_010.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_053, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_053 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for rsp_demux_011.clk. If rsp_demux_011.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_054, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_054 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for rsp_mux.clk. If rsp_mux.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_055, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_055 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for rsp_mux_001.clk. If rsp_mux_001.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_056, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_056 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for sdram_s1_rsp_width_adapter.clk. If sdram_s1_rsp_width_adapter.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_057, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_057 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for sdram_s1_cmd_width_adapter.clk. If sdram_s1_cmd_width_adapter.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_058, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_058 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for crosser.in_clk. If crosser.in_clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_059, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_059 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for crosser_001.in_clk. If crosser_001.in_clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_060, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_060 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for crosser_002.in_clk. If crosser_002.in_clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_061, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_061 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for crosser_003.in_clk. If crosser_003.in_clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_062, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_062 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for crosser_004.in_clk. If crosser_004.in_clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_063, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_063 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for crosser_005.in_clk. If crosser_005.in_clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_064, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_064 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for crosser_006.out_clk. If crosser_006.out_clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_065, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_065 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for crosser_007.out_clk. If crosser_007.out_clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_066, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_066 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for crosser_008.out_clk. If crosser_008.out_clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_067, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_067 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for crosser_009.out_clk. If crosser_009.out_clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_068, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_068 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for crosser_010.out_clk. If crosser_010.out_clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_069, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_069 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for crosser_011.out_clk. If crosser_011.out_clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_070, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_070 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for avalon_st_adapter.in_clk_0. If avalon_st_adapter.in_clk_0 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_071, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_071 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for avalon_st_adapter_001.in_clk_0. If avalon_st_adapter_001.in_clk_0 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_072, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_072 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for avalon_st_adapter_006.in_clk_0. If avalon_st_adapter_006.in_clk_0 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_073, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_073 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for avalon_st_adapter_007.in_clk_0. If avalon_st_adapter_007.in_clk_0 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_074, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_074 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for avalon_st_adapter_008.in_clk_0. If avalon_st_adapter_008.in_clk_0 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_075, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_075 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for avalon_st_adapter_009.in_clk_0. If avalon_st_adapter_009.in_clk_0 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_076, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_076 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for avalon_st_adapter_010.in_clk_0. If avalon_st_adapter_010.in_clk_0 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_077, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_077 in the generated RTL.
Error: 2022.05.25.11:27:12 Error: Cannot find clock for avalon_st_adapter_011.in_clk_0. If avalon_st_adapter_011.in_clk_0 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_078, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_078 in the generated RTL.
Info: 2022.05.25.11:27:12 Info: mm_interconnect_0: Running transform merlin_avalon_transform took 6.866s
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter: Running transform merlin_avalon_transform
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter: Running transform merlin_avalon_transform took 0.008s
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_001: Running transform merlin_avalon_transform
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_001: Running transform merlin_avalon_transform took 0.010s
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_002: Running transform merlin_avalon_transform
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_002: Running transform merlin_avalon_transform took 0.008s
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_003: Running transform merlin_avalon_transform
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_003: Running transform merlin_avalon_transform took 0.009s
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_004: Running transform merlin_avalon_transform
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_004: Running transform merlin_avalon_transform took 0.008s
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_005: Running transform merlin_avalon_transform
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_005: Running transform merlin_avalon_transform took 0.007s
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_006: Running transform merlin_avalon_transform
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_006: Running transform merlin_avalon_transform took 0.007s
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_007: Running transform merlin_avalon_transform
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_007: Running transform merlin_avalon_transform took 0.007s
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_008: Running transform merlin_avalon_transform
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_008: Running transform merlin_avalon_transform took 0.008s
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_009: Running transform merlin_avalon_transform
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_009: Running transform merlin_avalon_transform took 0.007s
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_010: Running transform merlin_avalon_transform
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_010: Running transform merlin_avalon_transform took 0.007s
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_011: Running transform merlin_avalon_transform
Info: 2022.05.25.11:27:12 Info: avalon_st_adapter_011: Running transform merlin_avalon_transform took 0.008s
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.data_master->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.instruction_master->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing a start point: null->JTAG_UART.avalon_jtag_slave
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing a start point: null->Red_LEDs.avalon_parallel_port_slave
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing a start point: null->Green_LEDs.avalon_parallel_port_slave
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing a start point: null->Slider_switches.avalon_parallel_port_slave
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing a start point: null->HEX3_HEX0.avalon_parallel_port_slave
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing a start point: null->SRAM.avalon_sram_slave
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing a start point: null->cpu.debug_mem_slave
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing a start point: null->Interval_timer.s1
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing a start point: null->sdram.s1
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing a start point: null->Onchip_memory.s1
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing a start point: null->TIMER2.s1
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing a start point: null->I2C_REG.s1
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: clk.clk_reset->null
Error: 2022.05.25.11:27:12 Error: nios_system: Connection (post-transform) is missing an end point: cpu.debug_reset_request->null
Error: 2022.05.25.11:27:12 Error: Internal Error: Cannot generate a system with dangling connections.
Info (11904): Restoring file "nios_system.BAK.qsys" to "nios_system.qsys"
Error (14923): Error upgrading Platform Designer file "nios_system.qsys"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "nios_system.qsys" in Platform Designer
Error (23031): Evaluation of Tcl script d:/intelfpga/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 234 errors, 0 warnings
    Error: Peak virtual memory: 4856 megabytes
    Error: Processing ended: Wed May 25 11:27:12 2022
    Error: Elapsed time: 00:00:28
    Error: Total CPU time (on all processors): 00:00:58


