--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Framework.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 126668 paths analyzed, 1369 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.293ns.
--------------------------------------------------------------------------------

Paths for end point M6/LED_P2S/buffer_0 (SLICE_X8Y64.A4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M6/GPIOf0_5 (FF)
  Destination:          M6/LED_P2S/buffer_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 3)
  Clock Path Skew:      -0.237ns (1.222 - 1.459)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M6/GPIOf0_5 to M6/LED_P2S/buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y14.BQ      Tcko                  0.272   M6/GPIOf0<5>
                                                       M6/GPIOf0_5
    SLICE_X20Y35.A3      net (fanout=2)        1.683   M6/GPIOf0<5>
    SLICE_X20Y35.A       Tilo                  0.053   M6/LED<0>2
                                                       M6/LED<0>2
    SLICE_X8Y64.B6       net (fanout=1)        1.075   M6/LED<0>2
    SLICE_X8Y64.B        Tilo                  0.053   LEDDT_OBUF
                                                       M6/LED<0>3
    SLICE_X8Y64.A4       net (fanout=1)        0.319   M6/LED<0>
    SLICE_X8Y64.CLK      Tas                  -0.018   LEDDT_OBUF
                                                       M6/LED_P2S/buffer_0_rstpot
                                                       M6/LED_P2S/buffer_0
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (0.360ns logic, 3.077ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M6/GPIOf0_7 (FF)
  Destination:          M6/LED_P2S/buffer_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.234ns (1.222 - 1.456)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M6/GPIOf0_7 to M6/LED_P2S/buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y16.DQ      Tcko                  0.272   M6/GPIOf0<7>
                                                       M6/GPIOf0_7
    SLICE_X20Y35.A4      net (fanout=2)        1.549   M6/GPIOf0<7>
    SLICE_X20Y35.A       Tilo                  0.053   M6/LED<0>2
                                                       M6/LED<0>2
    SLICE_X8Y64.B6       net (fanout=1)        1.075   M6/LED<0>2
    SLICE_X8Y64.B        Tilo                  0.053   LEDDT_OBUF
                                                       M6/LED<0>3
    SLICE_X8Y64.A4       net (fanout=1)        0.319   M6/LED<0>
    SLICE_X8Y64.CLK      Tas                  -0.018   LEDDT_OBUF
                                                       M6/LED_P2S/buffer_0_rstpot
                                                       M6/LED_P2S/buffer_0
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (0.360ns logic, 2.943ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M6/GPIOf0_0 (FF)
  Destination:          M6/LED_P2S/buffer_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.185ns (Levels of Logic = 3)
  Clock Path Skew:      -0.234ns (1.222 - 1.456)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M6/GPIOf0_0 to M6/LED_P2S/buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y16.AQ      Tcko                  0.272   M6/GPIOf0<7>
                                                       M6/GPIOf0_0
    SLICE_X20Y35.A5      net (fanout=2)        1.431   M6/GPIOf0<0>
    SLICE_X20Y35.A       Tilo                  0.053   M6/LED<0>2
                                                       M6/LED<0>2
    SLICE_X8Y64.B6       net (fanout=1)        1.075   M6/LED<0>2
    SLICE_X8Y64.B        Tilo                  0.053   LEDDT_OBUF
                                                       M6/LED<0>3
    SLICE_X8Y64.A4       net (fanout=1)        0.319   M6/LED<0>
    SLICE_X8Y64.CLK      Tas                  -0.018   LEDDT_OBUF
                                                       M6/LED_P2S/buffer_0_rstpot
                                                       M6/LED_P2S/buffer_0
    -------------------------------------------------  ---------------------------
    Total                                      3.185ns (0.360ns logic, 2.825ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point M6/GPIOf0_5 (SLICE_X49Y14.B4), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M4/Bi_5 (FF)
  Destination:          M6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.407ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (1.163 - 1.265)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M4/Bi_5 to M6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y7.BQ       Tcko                  0.269   Ai<5>
                                                       M4/Bi_5
    SLICE_X63Y7.D6       net (fanout=7)        0.436   Bi<5>
    SLICE_X63Y7.D        Tilo                  0.053   Ai<5>
                                                       XLXI_11/XLXI_2/XLXI_3/XLXI_1
    SLICE_X61Y7.C3       net (fanout=6)        0.837   XLXI_11/XLXI_2/XLXN_7
    SLICE_X61Y7.C        Tilo                  0.053   XLXI_11/XLXI_2/XLXN_10
                                                       XLXI_11/XLXI_2/XLXI_5/XLXI_11
    SLICE_X54Y11.C4      net (fanout=3)        0.604   XLXI_11/XLXN_3
    SLICE_X54Y11.C       Tilo                  0.053   XLXI_11/XLXN_35
                                                       XLXI_11/XLXI_10/XLXI_10
    SLICE_X54Y11.D4      net (fanout=1)        0.331   XLXI_11/XLXI_10/XLXN_3
    SLICE_X54Y11.D       Tilo                  0.053   XLXI_11/XLXN_35
                                                       XLXI_11/XLXI_10/XLXI_16
    SLICE_X49Y14.B4      net (fanout=8)        0.701   XLXI_11/XLXN_35
    SLICE_X49Y14.CLK     Tas                   0.017   M6/GPIOf0<5>
                                                       XLXI_11/XLXI_13
                                                       M6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (0.498ns logic, 2.909ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M4/Ai_5 (FF)
  Destination:          M6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.364ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (1.163 - 1.265)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M4/Ai_5 to M6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y7.CQ       Tcko                  0.269   Ai<5>
                                                       M4/Ai_5
    SLICE_X63Y7.D5       net (fanout=7)        0.393   Ai<5>
    SLICE_X63Y7.D        Tilo                  0.053   Ai<5>
                                                       XLXI_11/XLXI_2/XLXI_3/XLXI_1
    SLICE_X61Y7.C3       net (fanout=6)        0.837   XLXI_11/XLXI_2/XLXN_7
    SLICE_X61Y7.C        Tilo                  0.053   XLXI_11/XLXI_2/XLXN_10
                                                       XLXI_11/XLXI_2/XLXI_5/XLXI_11
    SLICE_X54Y11.C4      net (fanout=3)        0.604   XLXI_11/XLXN_3
    SLICE_X54Y11.C       Tilo                  0.053   XLXI_11/XLXN_35
                                                       XLXI_11/XLXI_10/XLXI_10
    SLICE_X54Y11.D4      net (fanout=1)        0.331   XLXI_11/XLXI_10/XLXN_3
    SLICE_X54Y11.D       Tilo                  0.053   XLXI_11/XLXN_35
                                                       XLXI_11/XLXI_10/XLXI_16
    SLICE_X49Y14.B4      net (fanout=8)        0.701   XLXI_11/XLXN_35
    SLICE_X49Y14.CLK     Tas                   0.017   M6/GPIOf0<5>
                                                       XLXI_11/XLXI_13
                                                       M6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.364ns (0.498ns logic, 2.866ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M4/Ai_7 (FF)
  Destination:          M6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.335ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (1.163 - 1.265)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M4/Ai_7 to M6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y8.AQ       Tcko                  0.269   Ai<7>
                                                       M4/Ai_7
    SLICE_X63Y8.C4       net (fanout=5)        0.728   Ai<7>
    SLICE_X63Y8.C        Tilo                  0.053   Ai<7>
                                                       XLXI_11/XLXI_2/XLXI_1/XLXI_3
    SLICE_X61Y8.B1       net (fanout=1)        0.598   XLXI_11/XLXI_2/XLXN_2
    SLICE_X61Y8.B        Tilo                  0.053   XLXI_11/XLXN_4
                                                       XLXI_11/XLXI_2/XLXI_5/XLXI_16
    SLICE_X54Y11.D3      net (fanout=3)        0.863   XLXI_11/XLXN_4
    SLICE_X54Y11.D       Tilo                  0.053   XLXI_11/XLXN_35
                                                       XLXI_11/XLXI_10/XLXI_16
    SLICE_X49Y14.B4      net (fanout=8)        0.701   XLXI_11/XLXN_35
    SLICE_X49Y14.CLK     Tas                   0.017   M6/GPIOf0<5>
                                                       XLXI_11/XLXI_13
                                                       M6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.335ns (0.445ns logic, 2.890ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point M3/XLXI_1/buffer_15 (SLICE_X41Y8.B5), 5886 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M4/Bi_5 (FF)
  Destination:          M3/XLXI_1/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.167ns (Levels of Logic = 14)
  Clock Path Skew:      -0.091ns (1.174 - 1.265)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M4/Bi_5 to M3/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y7.BQ       Tcko                  0.269   Ai<5>
                                                       M4/Bi_5
    SLICE_X63Y7.D6       net (fanout=7)        0.436   Bi<5>
    SLICE_X63Y7.D        Tilo                  0.053   Ai<5>
                                                       XLXI_11/XLXI_2/XLXI_3/XLXI_1
    SLICE_X61Y7.C3       net (fanout=6)        0.837   XLXI_11/XLXI_2/XLXN_7
    SLICE_X61Y7.C        Tilo                  0.053   XLXI_11/XLXI_2/XLXN_10
                                                       XLXI_11/XLXI_2/XLXI_5/XLXI_11
    SLICE_X54Y11.C4      net (fanout=3)        0.604   XLXI_11/XLXN_3
    SLICE_X54Y11.C       Tilo                  0.053   XLXI_11/XLXN_35
                                                       XLXI_11/XLXI_10/XLXI_10
    SLICE_X54Y11.D4      net (fanout=1)        0.331   XLXI_11/XLXI_10/XLXN_3
    SLICE_X54Y11.D       Tilo                  0.053   XLXI_11/XLXN_35
                                                       XLXI_11/XLXI_10/XLXI_16
    SLICE_X48Y10.A1      net (fanout=8)        0.750   XLXI_11/XLXN_35
    SLICE_X48Y10.A       Tilo                  0.053   Ai<27>
                                                       XLXI_11/XLXI_11/XLXI_18
    SLICE_X48Y10.B5      net (fanout=4)        0.212   XLXI_11/XLXN_22
    SLICE_X48Y10.B       Tilo                  0.053   Ai<27>
                                                       XLXI_11/XLXI_7/XLXI_5/XLXI_12
    SLICE_X44Y10.A1      net (fanout=1)        0.700   XLXI_11/XLXI_7/XLXI_5/XLXN_19
    SLICE_X44Y10.A       Tilo                  0.053   XLXN_67<24>
                                                       XLXI_11/XLXI_7/XLXI_5/XLXI_17
    SLICE_X44Y10.B5      net (fanout=1)        0.211   XLXI_11/XLXI_7/XLXN_1
    SLICE_X44Y10.B       Tilo                  0.053   XLXN_67<24>
                                                       XLXI_11/XLXI_7/XLXI_1/XLXI_2
    SLICE_X43Y10.D2      net (fanout=2)        0.573   XLXN_67<27>
    SLICE_X43Y10.D       Tilo                  0.053   M5/MUX1_DispData/XLXI_8/o1<3>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_37/XLXI_34
    SLICE_X40Y10.D5      net (fanout=1)        0.325   M5/MUX1_DispData/XLXI_8/o1<3>
    SLICE_X40Y10.D       Tilo                  0.053   Disp_num<27>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_10
    SLICE_X39Y10.A1      net (fanout=15)       0.651   Disp_num<27>
    SLICE_X39Y10.A       Tilo                  0.053   M5/MUX1_DispData/XLXI_8/XLXI_37/XLXN_30
                                                       M3/XLXI_2/HTS1/MSEG/AND18
    SLICE_X40Y10.B1      net (fanout=2)        0.687   M3/XLXI_2/HTS1/MSEG/XLXN_24
    SLICE_X40Y10.B       Tilo                  0.053   Disp_num<27>
                                                       M3/XLXI_2/HTS1/MSEG/XLXI_41
    SLICE_X41Y8.C2       net (fanout=1)        0.557   M3/XLXN_8<15>
    SLICE_X41Y8.CMUX     Tilo                  0.175   M3/XLXI_1/buffer<15>
                                                       M3/XLXI_4/Mmux_o71
    SLICE_X41Y8.B5       net (fanout=1)        0.194   M3/XLXN_14<15>
    SLICE_X41Y8.CLK      Tas                   0.019   M3/XLXI_1/buffer<15>
                                                       M3/XLXI_1/buffer_15_rstpot
                                                       M3/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      8.167ns (1.099ns logic, 7.068ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M4/Bi_5 (FF)
  Destination:          M3/XLXI_1/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.153ns (Levels of Logic = 14)
  Clock Path Skew:      -0.091ns (1.174 - 1.265)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M4/Bi_5 to M3/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y7.BQ       Tcko                  0.269   Ai<5>
                                                       M4/Bi_5
    SLICE_X63Y7.D6       net (fanout=7)        0.436   Bi<5>
    SLICE_X63Y7.D        Tilo                  0.053   Ai<5>
                                                       XLXI_11/XLXI_2/XLXI_3/XLXI_1
    SLICE_X61Y7.C3       net (fanout=6)        0.837   XLXI_11/XLXI_2/XLXN_7
    SLICE_X61Y7.C        Tilo                  0.053   XLXI_11/XLXI_2/XLXN_10
                                                       XLXI_11/XLXI_2/XLXI_5/XLXI_11
    SLICE_X54Y11.C4      net (fanout=3)        0.604   XLXI_11/XLXN_3
    SLICE_X54Y11.C       Tilo                  0.053   XLXI_11/XLXN_35
                                                       XLXI_11/XLXI_10/XLXI_10
    SLICE_X54Y11.D4      net (fanout=1)        0.331   XLXI_11/XLXI_10/XLXN_3
    SLICE_X54Y11.D       Tilo                  0.053   XLXI_11/XLXN_35
                                                       XLXI_11/XLXI_10/XLXI_16
    SLICE_X48Y10.A1      net (fanout=8)        0.750   XLXI_11/XLXN_35
    SLICE_X48Y10.A       Tilo                  0.053   Ai<27>
                                                       XLXI_11/XLXI_11/XLXI_18
    SLICE_X48Y10.B5      net (fanout=4)        0.212   XLXI_11/XLXN_22
    SLICE_X48Y10.B       Tilo                  0.053   Ai<27>
                                                       XLXI_11/XLXI_7/XLXI_5/XLXI_12
    SLICE_X44Y10.A1      net (fanout=1)        0.700   XLXI_11/XLXI_7/XLXI_5/XLXN_19
    SLICE_X44Y10.A       Tilo                  0.053   XLXN_67<24>
                                                       XLXI_11/XLXI_7/XLXI_5/XLXI_17
    SLICE_X44Y10.B5      net (fanout=1)        0.211   XLXI_11/XLXI_7/XLXN_1
    SLICE_X44Y10.B       Tilo                  0.053   XLXN_67<24>
                                                       XLXI_11/XLXI_7/XLXI_1/XLXI_2
    SLICE_X42Y10.B4      net (fanout=2)        0.443   XLXN_67<27>
    SLICE_X42Y10.B       Tilo                  0.053   M3/XLXI_2/HTS1/MSEG/XLXN_39
                                                       M5/MUX1_DispData/XLXI_8/XLXI_28/XLXI_34
    SLICE_X40Y10.D4      net (fanout=1)        0.441   M5/MUX1_DispData/XLXI_8/o0<3>
    SLICE_X40Y10.D       Tilo                  0.053   Disp_num<27>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_10
    SLICE_X39Y10.A1      net (fanout=15)       0.651   Disp_num<27>
    SLICE_X39Y10.A       Tilo                  0.053   M5/MUX1_DispData/XLXI_8/XLXI_37/XLXN_30
                                                       M3/XLXI_2/HTS1/MSEG/AND18
    SLICE_X40Y10.B1      net (fanout=2)        0.687   M3/XLXI_2/HTS1/MSEG/XLXN_24
    SLICE_X40Y10.B       Tilo                  0.053   Disp_num<27>
                                                       M3/XLXI_2/HTS1/MSEG/XLXI_41
    SLICE_X41Y8.C2       net (fanout=1)        0.557   M3/XLXN_8<15>
    SLICE_X41Y8.CMUX     Tilo                  0.175   M3/XLXI_1/buffer<15>
                                                       M3/XLXI_4/Mmux_o71
    SLICE_X41Y8.B5       net (fanout=1)        0.194   M3/XLXN_14<15>
    SLICE_X41Y8.CLK      Tas                   0.019   M3/XLXI_1/buffer<15>
                                                       M3/XLXI_1/buffer_15_rstpot
                                                       M3/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      8.153ns (1.099ns logic, 7.054ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M4/Ai_5 (FF)
  Destination:          M3/XLXI_1/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.124ns (Levels of Logic = 14)
  Clock Path Skew:      -0.091ns (1.174 - 1.265)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M4/Ai_5 to M3/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y7.CQ       Tcko                  0.269   Ai<5>
                                                       M4/Ai_5
    SLICE_X63Y7.D5       net (fanout=7)        0.393   Ai<5>
    SLICE_X63Y7.D        Tilo                  0.053   Ai<5>
                                                       XLXI_11/XLXI_2/XLXI_3/XLXI_1
    SLICE_X61Y7.C3       net (fanout=6)        0.837   XLXI_11/XLXI_2/XLXN_7
    SLICE_X61Y7.C        Tilo                  0.053   XLXI_11/XLXI_2/XLXN_10
                                                       XLXI_11/XLXI_2/XLXI_5/XLXI_11
    SLICE_X54Y11.C4      net (fanout=3)        0.604   XLXI_11/XLXN_3
    SLICE_X54Y11.C       Tilo                  0.053   XLXI_11/XLXN_35
                                                       XLXI_11/XLXI_10/XLXI_10
    SLICE_X54Y11.D4      net (fanout=1)        0.331   XLXI_11/XLXI_10/XLXN_3
    SLICE_X54Y11.D       Tilo                  0.053   XLXI_11/XLXN_35
                                                       XLXI_11/XLXI_10/XLXI_16
    SLICE_X48Y10.A1      net (fanout=8)        0.750   XLXI_11/XLXN_35
    SLICE_X48Y10.A       Tilo                  0.053   Ai<27>
                                                       XLXI_11/XLXI_11/XLXI_18
    SLICE_X48Y10.B5      net (fanout=4)        0.212   XLXI_11/XLXN_22
    SLICE_X48Y10.B       Tilo                  0.053   Ai<27>
                                                       XLXI_11/XLXI_7/XLXI_5/XLXI_12
    SLICE_X44Y10.A1      net (fanout=1)        0.700   XLXI_11/XLXI_7/XLXI_5/XLXN_19
    SLICE_X44Y10.A       Tilo                  0.053   XLXN_67<24>
                                                       XLXI_11/XLXI_7/XLXI_5/XLXI_17
    SLICE_X44Y10.B5      net (fanout=1)        0.211   XLXI_11/XLXI_7/XLXN_1
    SLICE_X44Y10.B       Tilo                  0.053   XLXN_67<24>
                                                       XLXI_11/XLXI_7/XLXI_1/XLXI_2
    SLICE_X43Y10.D2      net (fanout=2)        0.573   XLXN_67<27>
    SLICE_X43Y10.D       Tilo                  0.053   M5/MUX1_DispData/XLXI_8/o1<3>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_37/XLXI_34
    SLICE_X40Y10.D5      net (fanout=1)        0.325   M5/MUX1_DispData/XLXI_8/o1<3>
    SLICE_X40Y10.D       Tilo                  0.053   Disp_num<27>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_10
    SLICE_X39Y10.A1      net (fanout=15)       0.651   Disp_num<27>
    SLICE_X39Y10.A       Tilo                  0.053   M5/MUX1_DispData/XLXI_8/XLXI_37/XLXN_30
                                                       M3/XLXI_2/HTS1/MSEG/AND18
    SLICE_X40Y10.B1      net (fanout=2)        0.687   M3/XLXI_2/HTS1/MSEG/XLXN_24
    SLICE_X40Y10.B       Tilo                  0.053   Disp_num<27>
                                                       M3/XLXI_2/HTS1/MSEG/XLXI_41
    SLICE_X41Y8.C2       net (fanout=1)        0.557   M3/XLXN_8<15>
    SLICE_X41Y8.CMUX     Tilo                  0.175   M3/XLXI_1/buffer<15>
                                                       M3/XLXI_4/Mmux_o71
    SLICE_X41Y8.B5       net (fanout=1)        0.194   M3/XLXN_14<15>
    SLICE_X41Y8.CLK      Tas                   0.019   M3/XLXI_1/buffer<15>
                                                       M3/XLXI_1/buffer_15_rstpot
                                                       M3/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      8.124ns (1.099ns logic, 7.025ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M4/Ai_21 (SLICE_X50Y11.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Ai_17 (FF)
  Destination:          M4/Ai_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 1)
  Clock Path Skew:      0.194ns (0.672 - 0.478)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Ai_17 to M4/Ai_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y12.BQ      Tcko                  0.100   Ai<18>
                                                       M4/Ai_17
    SLICE_X50Y11.B6      net (fanout=7)        0.207   Ai<17>
    SLICE_X50Y11.CLK     Tah         (-Th)     0.059   Ai<22>
                                                       M4/Ai_21_rstpot
                                                       M4/Ai_21
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.041ns logic, 0.207ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point M4/Bi_21 (SLICE_X51Y13.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Bi_17 (FF)
  Destination:          M4/Bi_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.669 - 0.478)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Bi_17 to M4/Bi_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y12.BQ      Tcko                  0.100   Bi<18>
                                                       M4/Bi_17
    SLICE_X51Y13.B6      net (fanout=7)        0.221   Bi<17>
    SLICE_X51Y13.CLK     Tah         (-Th)     0.032   Bi<22>
                                                       M4/Bi_21_rstpot
                                                       M4/Bi_21
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.068ns logic, 0.221ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point M4/Ai_23 (SLICE_X50Y12.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Ai_19 (FF)
  Destination:          M4/Ai_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 1)
  Clock Path Skew:      0.193ns (0.670 - 0.477)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Ai_19 to M4/Ai_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y13.AQ      Tcko                  0.100   Ai<19>
                                                       M4/Ai_19
    SLICE_X50Y12.D5      net (fanout=5)        0.255   Ai<19>
    SLICE_X50Y12.CLK     Tah         (-Th)     0.059   Ai<23>
                                                       M4/Mmux_Ai[31]_Ai[31]_mux_48_OUT16
                                                       M4/Ai_23
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.041ns logic, 0.255ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_0/SR
  Location pin: SLICE_X23Y35.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_1/SR
  Location pin: SLICE_X23Y35.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    8.293|    3.709|    3.544|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 126668 paths, 0 nets, and 3787 connections

Design statistics:
   Minimum period:   8.293ns{1}   (Maximum frequency: 120.584MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 22 15:18:41 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 481 MB



