// Seed: 2698404954
module module_0 (
    input  tri  id_0,
    output tri1 id_1
);
  reg id_3, id_4, id_5;
  always_latch if (1) id_5 <= #1 1;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output wor id_4,
    input supply1 id_5,
    input wand id_6,
    input wor id_7,
    input wire id_8,
    input wire id_9
);
  assign id_4 = 1'b0;
  wire id_11;
  assign id_4 = {id_3 >> id_5, 1};
  module_0(
      id_2, id_4
  );
endmodule
