{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1549226421153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1549226421160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 03 12:40:21 2019 " "Processing started: Sun Feb 03 12:40:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1549226421160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1549226421160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K " "Command: quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1549226421160 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "VideoRamFrameBuffer.qip " "Tcl Script File VideoRamFrameBuffer.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE VideoRamFrameBuffer.qip " "set_global_assignment -name QIP_FILE VideoRamFrameBuffer.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1549226421454 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1549226421454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1549226421975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddressDecoder-bhvr " "Found design unit 1: AddressDecoder-bhvr" {  } { { "AddressDecoder.vhd" "" { Text "C:/M68K/AddressDecoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445054 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddressDecoder " "Found entity 1: AddressDecoder" {  } { { "AddressDecoder.vhd" "" { Text "C:/M68K/AddressDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "C:/M68K/lpm_bustri0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445057 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "C:/M68K/lpm_bustri0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc68k.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mc68k.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MC68K " "Found entity 1: MC68K" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch8Bit-bhvr " "Found design unit 1: Latch8Bit-bhvr" {  } { { "Latch8Bit.vhd" "" { Text "C:/M68K/Latch8Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445065 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch8Bit " "Found entity 1: Latch8Bit" {  } { { "Latch8Bit.vhd" "" { Text "C:/M68K/Latch8Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipIO " "Found entity 1: OnChipIO" {  } { { "OnChipIO.bdf" "" { Schematic "C:/M68K/OnChipIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interruptpriorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interruptpriorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InterruptPriorityEncoder-bhvr " "Found design unit 1: InterruptPriorityEncoder-bhvr" {  } { { "InterruptPriorityEncoder.vhd" "" { Text "C:/M68K/InterruptPriorityEncoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445068 ""} { "Info" "ISGN_ENTITY_NAME" "1 InterruptPriorityEncoder " "Found entity 1: InterruptPriorityEncoder" {  } { { "InterruptPriorityEncoder.vhd" "" { Text "C:/M68K/InterruptPriorityEncoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445068 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RamAddressMapper.vhd " "Can't analyze file -- file RamAddressMapper.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1549226445072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtack_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dtack_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dtack_Generator-bhvr " "Found design unit 1: Dtack_Generator-bhvr" {  } { { "Dtack_Generator.vhd" "" { Text "C:/M68K/Dtack_Generator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445074 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dtack_Generator " "Found entity 1: Dtack_Generator" {  } { { "Dtack_Generator.vhd" "" { Text "C:/M68K/Dtack_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iodecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iodecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IODecoder-bhvr " "Found design unit 1: IODecoder-bhvr" {  } { { "IODecoder.vhd" "" { Text "C:/M68K/IODecoder.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445080 ""} { "Info" "ISGN_ENTITY_NAME" "1 IODecoder " "Found entity 1: IODecoder" {  } { { "IODecoder.vhd" "" { Text "C:/M68K/IODecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Controller-bhvr " "Found design unit 1: LCD_Controller-bhvr" {  } { { "LCD_Controller.vhd" "" { Text "C:/M68K/LCD_Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445083 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.vhd" "" { Text "C:/M68K/LCD_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexTo7SegmentDisplay-bhvr " "Found design unit 1: HexTo7SegmentDisplay-bhvr" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/M68K/HexTo7SegmentDisplay.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445085 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexTo7SegmentDisplay " "Found entity 1: HexTo7SegmentDisplay" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/M68K/HexTo7SegmentDisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-bhvr " "Found design unit 1: Timer-bhvr" {  } { { "Timer.vhd" "" { Text "C:/M68K/Timer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445087 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/M68K/Timer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dram " "Found entity 1: Dram" {  } { { "Dram.bdf" "" { Schematic "C:/M68K/Dram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_bustri2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri2-SYN " "Found design unit 1: lpm_bustri2-SYN" {  } { { "lpm_bustri2.vhd" "" { Text "C:/M68K/lpm_bustri2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445090 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri2 " "Found entity 1: lpm_bustri2" {  } { { "lpm_bustri2.vhd" "" { Text "C:/M68K/lpm_bustri2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68-logic " "Found design unit 1: TG68-logic" {  } { { "TG68.vhd" "" { Text "C:/M68K/TG68.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445093 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68 " "Found entity 1: TG68" {  } { { "TG68.vhd" "" { Text "C:/M68K/TG68.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamapper68k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamapper68k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMapper68k-a " "Found design unit 1: DataMapper68k-a" {  } { { "DataMapper68k.vhd" "" { Text "C:/M68K/DataMapper68k.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445095 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMapper68k " "Found entity 1: DataMapper68k" {  } { { "DataMapper68k.vhd" "" { Text "C:/M68K/DataMapper68k.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_6850.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_6850.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_6850-rtl " "Found design unit 1: ACIA_6850-rtl" {  } { { "ACIA_6850.vhd" "" { Text "C:/M68K/ACIA_6850.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445098 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_6850 " "Found entity 1: ACIA_6850" {  } { { "ACIA_6850.vhd" "" { Text "C:/M68K/ACIA_6850.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_RX-rtl " "Found design unit 1: ACIA_RX-rtl" {  } { { "ACIA_RX.vhd" "" { Text "C:/M68K/ACIA_RX.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445100 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_RX " "Found entity 1: ACIA_RX" {  } { { "ACIA_RX.vhd" "" { Text "C:/M68K/ACIA_RX.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_TX-rtl " "Found design unit 1: ACIA_TX-rtl" {  } { { "ACIA_TX.vhd" "" { Text "C:/M68K/ACIA_TX.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445103 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_TX " "Found entity 1: ACIA_TX" {  } { { "ACIA_TX.vhd" "" { Text "C:/M68K/ACIA_TX.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68xxiodecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file m68xxiodecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M68xxIODecoder-bhvr " "Found design unit 1: M68xxIODecoder-bhvr" {  } { { "M68xxIODecoder.vhd" "" { Text "C:/M68K/M68xxIODecoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445106 ""} { "Info" "ISGN_ENTITY_NAME" "1 M68xxIODecoder " "Found entity 1: M68xxIODecoder" {  } { { "M68xxIODecoder.vhd" "" { Text "C:/M68K/M68xxIODecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch3Bit-bhvr " "Found design unit 1: Latch3Bit-bhvr" {  } { { "Latch3Bit.vhd" "" { Text "C:/M68K/Latch3Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445108 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch3Bit " "Found entity 1: Latch3Bit" {  } { { "Latch3Bit.vhd" "" { Text "C:/M68K/Latch3Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipm68xxio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipm68xxio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipM68xxIO " "Found entity 1: OnChipM68xxIO" {  } { { "OnChipM68xxIO.bdf" "" { Schematic "C:/M68K/OnChipM68xxIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_baudrate_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file acia_baudrate_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACIA_BaudRate_Generator " "Found entity 1: ACIA_BaudRate_Generator" {  } { { "ACIA_BaudRate_Generator.bdf" "" { Schematic "C:/M68K/ACIA_BaudRate_Generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_clock.vhd 4 1 " "Found 4 design units, including 1 entities, in source file acia_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_funcs " "Found design unit 1: bit_funcs" {  } { { "ACIA_Clock.vhd" "" { Text "C:/M68K/ACIA_Clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445116 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bit_funcs-body " "Found design unit 2: bit_funcs-body" {  } { { "ACIA_Clock.vhd" "" { Text "C:/M68K/ACIA_Clock.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445116 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ACIA_Clock-rtl " "Found design unit 3: ACIA_Clock-rtl" {  } { { "ACIA_Clock.vhd" "" { Text "C:/M68K/ACIA_Clock.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445116 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_Clock " "Found entity 1: ACIA_Clock" {  } { { "ACIA_Clock.vhd" "" { Text "C:/M68K/ACIA_Clock.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68_fast-logic " "Found design unit 1: TG68_fast-logic" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445122 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68_fast " "Found entity 1: TG68_fast" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445122 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGADataMux.vhd " "Can't analyze file -- file VGADataMux.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1549226445125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traceexceptiongenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traceexceptiongenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TraceExceptionGenerator-bhvr " "Found design unit 1: TraceExceptionGenerator-bhvr" {  } { { "TraceExceptionGenerator.vhd" "" { Text "C:/M68K/TraceExceptionGenerator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445128 ""} { "Info" "ISGN_ENTITY_NAME" "1 TraceExceptionGenerator " "Found entity 1: TraceExceptionGenerator" {  } { { "TraceExceptionGenerator.vhd" "" { Text "C:/M68K/TraceExceptionGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traceexceptioncontrolbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traceexceptioncontrolbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TraceExceptionControlBit-bhvr " "Found design unit 1: TraceExceptionControlBit-bhvr" {  } { { "TraceExceptionControlBit.vhd" "" { Text "C:/M68K/TraceExceptionControlBit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445130 ""} { "Info" "ISGN_ENTITY_NAME" "1 TraceExceptionControlBit " "Found entity 1: TraceExceptionControlBit" {  } { { "TraceExceptionControlBit.vhd" "" { Text "C:/M68K/TraceExceptionControlBit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68000cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m68000cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M68000CPU " "Found entity 1: M68000CPU" {  } { { "M68000CPU.bdf" "" { Schematic "C:/M68K/M68000CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busrequestlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busrequestlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusRequestLogic-fsm " "Found design unit 1: BusRequestLogic-fsm" {  } { { "BusRequestLogic.vhd" "" { Text "C:/M68K/BusRequestLogic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445133 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusRequestLogic " "Found entity 1: BusRequestLogic" {  } { { "BusRequestLogic.vhd" "" { Text "C:/M68K/BusRequestLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlebittristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlebittristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singlebittristate-SYN " "Found design unit 1: singlebittristate-SYN" {  } { { "SingleBitTriState.vhd" "" { Text "C:/M68K/SingleBitTriState.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445136 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleBitTriState " "Found entity 1: SingleBitTriState" {  } { { "SingleBitTriState.vhd" "" { Text "C:/M68K/SingleBitTriState.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmacontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmacontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMAController " "Found entity 1: DMAController" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_dma_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_dma_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_DMA_Mux-bhvr " "Found design unit 1: CPU_DMA_Mux-bhvr" {  } { { "CPU_DMA_Mux.vhd" "" { Text "C:/M68K/CPU_DMA_Mux.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445140 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_DMA_Mux " "Found entity 1: CPU_DMA_Mux" {  } { { "CPU_DMA_Mux.vhd" "" { Text "C:/M68K/CPU_DMA_Mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445140 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "GraphicsController.vhd " "Can't analyze file -- file GraphicsController.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1549226445151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchiprom16kwords.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchiprom16kwords.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipROM16KWords " "Found entity 1: OnChipROM16KWords" {  } { { "OnChipROM16KWords.bdf" "" { Schematic "C:/M68K/OnChipROM16KWords.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445168 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CharacterGenRom5x7.vhd " "Can't analyze file -- file CharacterGenRom5x7.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1549226445172 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_Controller_256Pallette.vhd " "Can't analyze file -- file VGA_Controller_256Pallette.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1549226445175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram128kbyte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram128kbyte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram128kbyte-SYN " "Found design unit 1: ram128kbyte-SYN" {  } { { "Ram128kByte.vhd" "" { Text "C:/M68K/Ram128kByte.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram128kByte " "Found entity 1: Ram128kByte" {  } { { "Ram128kByte.vhd" "" { Text "C:/M68K/Ram128kByte.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445183 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CharacterGenRom10x14.vhd " "Can't analyze file -- file CharacterGenRom10x14.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1549226445188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicsframebuffermemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphicsframebuffermemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsFrameBufferMemory " "Found entity 1: GraphicsFrameBufferMemory" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68K/GraphicsFrameBufferMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_spi_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file iic_spi_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IIC_SPI_Interface " "Found entity 1: IIC_SPI_Interface" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/M68K/IIC_SPI_Interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colourpallette_2portram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colourpallette_2portram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colourpallette_2portram-SYN " "Found design unit 1: colourpallette_2portram-SYN" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/M68K/ColourPallette_2PortRam.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445198 ""} { "Info" "ISGN_ENTITY_NAME" "1 ColourPallette_2PortRam " "Found entity 1: ColourPallette_2PortRam" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/M68K/ColourPallette_2PortRam.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "canbus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file canbus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CanBus " "Found entity 1: CanBus" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445200 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CanBusDecoder.vhd " "Can't analyze file -- file CanBusDecoder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1549226445203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipram256kbyte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipram256kbyte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipRam256kbyte " "Found entity 1: OnChipRam256kbyte" {  } { { "OnChipRam256kbyte.bdf" "" { Schematic "C:/M68K/OnChipRam256kbyte.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_controller800x480.bdf 1 1 " "Found 1 design units, including 1 entities, in source file video_controller800x480.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Controller800x480 " "Found entity 1: Video_Controller800x480" {  } { { "Video_Controller800x480.bdf" "" { Schematic "C:/M68K/Video_Controller800x480.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockGen-rtl " "Found design unit 1: ClockGen-rtl" {  } { { "ClockGen.vhd" "" { Text "C:/M68K/ClockGen.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445208 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockGen " "Found entity 1: ClockGen" {  } { { "ClockGen.vhd" "" { Text "C:/M68K/ClockGen.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen/clockgen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen/clockgen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGen_0002 " "Found entity 1: ClockGen_0002" {  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/M68K/ClockGen/ClockGen_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip32kword.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onchip32kword.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onchip32kword-SYN " "Found design unit 1: onchip32kword-SYN" {  } { { "OnChip32KWord.vhd" "" { Text "C:/M68K/OnChip32KWord.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445222 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnChip32KWord " "Found entity 1: OnChip32KWord" {  } { { "OnChip32KWord.vhd" "" { Text "C:/M68K/OnChip32KWord.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445222 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "M68kNewDramController.v " "Can't analyze file -- file M68kNewDramController.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1549226445226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68kdramcontroller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file m68kdramcontroller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 M68kDramController_Verilog " "Found entity 1: M68kDramController_Verilog" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/M68K/M68kDramController_Verilog.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicslcd_controller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file graphicslcd_controller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsLCD_Controller_Verilog " "Found entity 1: GraphicsLCD_Controller_Verilog" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/M68K/GraphicsLCD_Controller_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramaddressmapper_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file ramaddressmapper_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamAddressMapper_Verilog " "Found entity 1: RamAddressMapper_Verilog" {  } { { "RamAddressMapper_Verilog.v" "" { Text "C:/M68K/RamAddressMapper_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchiprom16kword.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onchiprom16kword.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onchiprom16kword-SYN " "Found design unit 1: onchiprom16kword-SYN" {  } { { "OnChipRom16KWord.vhd" "" { Text "C:/M68K/OnChipRom16KWord.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445235 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnChipRom16KWord " "Found entity 1: OnChipRom16KWord" {  } { { "OnChipRom16KWord.vhd" "" { Text "C:/M68K/OnChipRom16KWord.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226445235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226445235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MC68K " "Elaborating entity \"MC68K\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1549226445479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipM68xxIO OnChipM68xxIO:inst11 " "Elaborating entity \"OnChipM68xxIO\" for hierarchy \"OnChipM68xxIO:inst11\"" {  } { { "MC68K.bdf" "inst11" { Schematic "C:/M68K/MC68K.bdf" { { 1696 1528 1776 1920 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226445559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_6850 OnChipM68xxIO:inst11\|ACIA_6850:inst16 " "Elaborating entity \"ACIA_6850\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_6850:inst16\"" {  } { { "OnChipM68xxIO.bdf" "inst16" { Schematic "C:/M68K/OnChipM68xxIO.bdf" { { 224 824 1008 448 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226445575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_RX OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_RX:RxDev " "Elaborating entity \"ACIA_RX\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_RX:RxDev\"" {  } { { "ACIA_6850.vhd" "RxDev" { Text "C:/M68K/ACIA_6850.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226445648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_TX OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev " "Elaborating entity \"ACIA_TX\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev\"" {  } { { "ACIA_6850.vhd" "TxDev" { Text "C:/M68K/ACIA_6850.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226445675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68xxIODecoder OnChipM68xxIO:inst11\|M68xxIODecoder:inst " "Elaborating entity \"M68xxIODecoder\" for hierarchy \"OnChipM68xxIO:inst11\|M68xxIODecoder:inst\"" {  } { { "OnChipM68xxIO.bdf" "inst" { Schematic "C:/M68K/OnChipM68xxIO.bdf" { { -64 376 624 48 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226445708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_BaudRate_Generator OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1 " "Elaborating entity \"ACIA_BaudRate_Generator\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\"" {  } { { "OnChipM68xxIO.bdf" "inst1" { Schematic "C:/M68K/OnChipM68xxIO.bdf" { { -320 792 976 -192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226445721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_Clock OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|ACIA_Clock:inst20 " "Elaborating entity \"ACIA_Clock\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|ACIA_Clock:inst20\"" {  } { { "ACIA_BaudRate_Generator.bdf" "inst20" { Schematic "C:/M68K/ACIA_BaudRate_Generator.bdf" { { 128 736 944 224 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226445754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch3Bit OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|Latch3Bit:inst1 " "Elaborating entity \"Latch3Bit\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|Latch3Bit:inst1\"" {  } { { "ACIA_BaudRate_Generator.bdf" "inst1" { Schematic "C:/M68K/ACIA_BaudRate_Generator.bdf" { { 144 528 672 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226445771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen ClockGen:inst7 " "Elaborating entity \"ClockGen\" for hierarchy \"ClockGen:inst7\"" {  } { { "MC68K.bdf" "inst7" { Schematic "C:/M68K/MC68K.bdf" { { -952 -488 -328 -688 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226445785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen_0002 ClockGen:inst7\|ClockGen_0002:clockgen_inst " "Elaborating entity \"ClockGen_0002\" for hierarchy \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\"" {  } { { "ClockGen.vhd" "clockgen_inst" { Text "C:/M68K/ClockGen.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226445812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockGen/ClockGen_0002.v" "altera_pll_i" { Text "C:/M68K/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226445907 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1549226445952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/M68K/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549226445998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 30.000000 MHz " "Parameter \"output_clock_frequency1\" = \"30.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 50.000000 MHz " "Parameter \"output_clock_frequency2\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 50.000000 MHz " "Parameter \"output_clock_frequency3\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 10000 ps " "Parameter \"phase_shift3\" = \"10000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446005 ""}  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/M68K/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1549226446005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressDecoder AddressDecoder:inst3 " "Elaborating entity \"AddressDecoder\" for hierarchy \"AddressDecoder:inst3\"" {  } { { "MC68K.bdf" "inst3" { Schematic "C:/M68K/MC68K.bdf" { { 576 816 1064 752 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_DMA_Mux CPU_DMA_Mux:inst14 " "Elaborating entity \"CPU_DMA_Mux\" for hierarchy \"CPU_DMA_Mux:inst14\"" {  } { { "MC68K.bdf" "inst14" { Schematic "C:/M68K/MC68K.bdf" { { -88 248 512 168 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMAController DMAController:inst12 " "Elaborating entity \"DMAController\" for hierarchy \"DMAController:inst12\"" {  } { { "MC68K.bdf" "inst12" { Schematic "C:/M68K/MC68K.bdf" { { -712 1456 1776 -456 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446052 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_UDS_L " "Pin \"DMA_UDS_L\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 88 944 1120 104 "DMA_UDS_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226446054 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_LDS_L " "Pin \"DMA_LDS_L\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 104 944 1120 120 "DMA_LDS_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226446054 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_RW " "Pin \"DMA_RW\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 120 944 1120 136 "DMA_RW" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226446054 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_AS_L " "Pin \"DMA_AS_L\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 136 944 1120 152 "DMA_AS_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226446054 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_Address\[31..0\] " "Pin \"DMA_Address\[31..0\]\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 72 944 1140 88 "DMA_Address\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226446054 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_DataOut\[15..0\] " "Pin \"DMA_DataOut\[15..0\]\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 168 944 1141 184 "DMA_DataOut\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226446054 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Clock " "Pin \"Clock\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 72 136 304 88 "Clock" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446055 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Reset_L " "Pin \"Reset_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 88 136 304 104 "Reset_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446055 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CS_L " "Pin \"CS_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 456 168 336 472 "CS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446055 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "UDS_IN_L " "Pin \"UDS_IN_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 504 168 336 520 "UDS_IN_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446055 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "LDS_IN_L " "Pin \"LDS_IN_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 520 168 336 536 "LDS_IN_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446055 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "RW_IN " "Pin \"RW_IN\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 536 168 336 552 "RW_IN" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446055 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BG_L " "Pin \"BG_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 584 168 336 600 "BG_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446056 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Dtack_IN_L " "Pin \"Dtack_IN_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 120 136 304 136 "Dtack_IN_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446056 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AS_L " "Pin \"AS_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 552 168 336 568 "AS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446056 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AddressIn " "Pin \"AddressIn\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 488 168 336 504 "AddressIn\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446057 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DataInFromCPU " "Pin \"DataInFromCPU\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 472 136 336 488 "DataInFromCPU\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446057 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DataInFromMemory " "Pin \"DataInFromMemory\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68K/DMAController.bdf" { { 104 88 304 120 "DataInFromMemory\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dtack_Generator Dtack_Generator:inst " "Elaborating entity \"Dtack_Generator\" for hierarchy \"Dtack_Generator:inst\"" {  } { { "MC68K.bdf" "inst" { Schematic "C:/M68K/MC68K.bdf" { { 720 -104 112 864 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dram Dram:inst2 " "Elaborating entity \"Dram\" for hierarchy \"Dram:inst2\"" {  } { { "MC68K.bdf" "inst2" { Schematic "C:/M68K/MC68K.bdf" { { -240 1496 1760 16 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68kDramController_Verilog Dram:inst2\|M68kDramController_Verilog:inst1 " "Elaborating entity \"M68kDramController_Verilog\" for hierarchy \"Dram:inst2\|M68kDramController_Verilog:inst1\"" {  } { { "Dram.bdf" "inst1" { Schematic "C:/M68K/Dram.bdf" { { 304 576 816 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446134 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CPUReset_L M68kDramController_Verilog.v(225) " "Verilog HDL Always Construct warning at M68kDramController_Verilog.v(225): inferring latch(es) for variable \"CPUReset_L\", which holds its previous value in one or more paths through the always construct" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/M68K/M68kDramController_Verilog.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1549226446140 "|MC68K|Dram:inst2|M68kDramController_Verilog:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPUReset_L M68kDramController_Verilog.v(225) " "Inferred latch for \"CPUReset_L\" at M68kDramController_Verilog.v(225)" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/M68K/M68kDramController_Verilog.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1549226446144 "|MC68K|Dram:inst2|M68kDramController_Verilog:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 Dram:inst2\|lpm_bustri0:inst2 " "Elaborating entity \"lpm_bustri0\" for hierarchy \"Dram:inst2\|lpm_bustri0:inst2\"" {  } { { "Dram.bdf" "inst2" { Schematic "C:/M68K/Dram.bdf" { { 272 856 936 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "C:/M68K/lpm_bustri0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "C:/M68K/lpm_bustri0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549226446290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446291 ""}  } { { "lpm_bustri0.vhd" "" { Text "C:/M68K/lpm_bustri0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1549226446291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CanBus CanBus:inst5 " "Elaborating entity \"CanBus\" for hierarchy \"CanBus:inst5\"" {  } { { "MC68K.bdf" "inst5" { Schematic "C:/M68K/MC68K.bdf" { { 2752 1552 1808 2944 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446293 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CanBusDtack_L " "Pin \"CanBusDtack_L\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 248 920 1096 264 "CanBusDtack_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226446294 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can0_TX " "Pin \"Can0_TX\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 528 920 1096 544 "Can0_TX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226446294 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can0_bus_off_on " "Pin \"Can0_bus_off_on\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 544 920 1104 560 "Can0_bus_off_on" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226446294 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can0_IRQ " "Pin \"Can0_IRQ\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 560 920 1096 576 "Can0_IRQ" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226446294 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can1_bus_off_on2 " "Pin \"Can1_bus_off_on2\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 720 912 1140 736 "Can1_bus_off_on2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226446294 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can1_IRQ3 " "Pin \"Can1_IRQ3\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 736 912 1088 752 "Can1_IRQ3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226446294 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can1_TX " "Pin \"Can1_TX\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 704 912 1088 720 "Can1_TX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226446294 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Clk " "Pin \"Clk\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 168 48 216 184 "Clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446294 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Reset_L " "Pin \"Reset_L\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 192 48 216 208 "Reset_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446294 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "WE_L " "Pin \"WE_L\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 248 48 216 264 "WE_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446294 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AS_L " "Pin \"AS_L\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 304 48 216 320 "AS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446295 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CanBusSelect_H " "Pin \"CanBusSelect_H\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 56 48 224 72 "CanBusSelect_H" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446295 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Can0_RX " "Pin \"Can0_RX\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 584 920 1118 600 "Can0_RX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446295 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Can1_RX " "Pin \"Can1_RX\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 760 904 1113 776 "Can1_RX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446295 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Address " "Pin \"Address\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 40 56 224 56 "Address\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446295 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DataIn " "Pin \"DataIn\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/M68K/CanBus.bdf" { { 216 48 216 232 "DataIn\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226446295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri2 CanBus:inst5\|lpm_bustri2:inst21 " "Elaborating entity \"lpm_bustri2\" for hierarchy \"CanBus:inst5\|lpm_bustri2:inst21\"" {  } { { "CanBus.bdf" "inst21" { Schematic "C:/M68K/CanBus.bdf" { { 368 816 896 408 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.vhd" "lpm_bustri_component" { Text "C:/M68K/lpm_bustri2.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.vhd" "" { Text "C:/M68K/lpm_bustri2.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549226446378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446378 ""}  } { { "lpm_bustri2.vhd" "" { Text "C:/M68K/lpm_bustri2.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1549226446378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68000CPU M68000CPU:inst17 " "Elaborating entity \"M68000CPU\" for hierarchy \"M68000CPU:inst17\"" {  } { { "MC68K.bdf" "inst17" { Schematic "C:/M68K/MC68K.bdf" { { 192 -176 72 424 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68 M68000CPU:inst17\|TG68:inst " "Elaborating entity \"TG68\" for hierarchy \"M68000CPU:inst17\|TG68:inst\"" {  } { { "M68000CPU.bdf" "inst" { Schematic "C:/M68K/M68000CPU.bdf" { { 104 408 600 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68_fast M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst " "Elaborating entity \"TG68_fast\" for hierarchy \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\"" {  } { { "TG68.vhd" "TG68_fast_inst" { Text "C:/M68K/TG68.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446435 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68_fast.vhd(335) " "Verilog HDL or VHDL warning at TG68_fast.vhd(335): object \"illegal_write_mode\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1549226446441 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68_fast.vhd(336) " "Verilog HDL or VHDL warning at TG68_fast.vhd(336): object \"illegal_read_mode\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1549226446441 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68_fast.vhd(337) " "Verilog HDL or VHDL warning at TG68_fast.vhd(337): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1549226446441 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trap_chk TG68_fast.vhd(345) " "Verilog HDL or VHDL warning at TG68_fast.vhd(345): object \"trap_chk\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1549226446441 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusRequestLogic M68000CPU:inst17\|BusRequestLogic:inst1 " "Elaborating entity \"BusRequestLogic\" for hierarchy \"M68000CPU:inst17\|BusRequestLogic:inst1\"" {  } { { "M68000CPU.bdf" "inst1" { Schematic "C:/M68K/M68000CPU.bdf" { { 448 424 576 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Controller800x480 Video_Controller800x480:inst1 " "Elaborating entity \"Video_Controller800x480\" for hierarchy \"Video_Controller800x480:inst1\"" {  } { { "MC68K.bdf" "inst1" { Schematic "C:/M68K/MC68K.bdf" { { 2080 1544 1776 2304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsLCD_Controller_Verilog Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5 " "Elaborating entity \"GraphicsLCD_Controller_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\"" {  } { { "Video_Controller800x480.bdf" "inst5" { Schematic "C:/M68K/Video_Controller800x480.bdf" { { 200 1536 1784 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226446995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColourPallette_2PortRam Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3 " "Elaborating entity \"ColourPallette_2PortRam\" for hierarchy \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\"" {  } { { "Video_Controller800x480.bdf" "inst3" { Schematic "C:/M68K/Video_Controller800x480.bdf" { { 152 1080 1336 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\"" {  } { { "ColourPallette_2PortRam.vhd" "altsyncram_component" { Text "C:/M68K/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\"" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/M68K/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549226447310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ColourPallette_2PortRam.mif " "Parameter \"init_file\" = \"ColourPallette_2PortRam.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447314 ""}  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/M68K/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1549226447314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b634.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b634.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b634 " "Found entity 1: altsyncram_b634" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226447403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226447403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b634 Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated " "Elaborating entity \"altsyncram_b634\" for hierarchy \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447404 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 C:/M68K/ColourPallette_2PortRam.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/M68K/ColourPallette_2PortRam.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/M68K/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1549226447418 ""}
{ "Warning" "WSGN_SEARCH_FILE" "graphicscontroller_verilog.v 1 1 " "Using design file graphicscontroller_verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsController_Verilog " "Found entity 1: GraphicsController_Verilog" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226447495 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1549226447495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsController_Verilog Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1 " "Elaborating entity \"GraphicsController_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\"" {  } { { "Video_Controller800x480.bdf" "inst1" { Schematic "C:/M68K/Video_Controller800x480.bdf" { { 1264 600 896 1504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447497 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X2 graphicscontroller_verilog.v(43) " "Verilog HDL or VHDL warning at graphicscontroller_verilog.v(43): object \"X2\" assigned a value but never read" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1549226447498 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y2 graphicscontroller_verilog.v(43) " "Verilog HDL or VHDL warning at graphicscontroller_verilog.v(43): object \"Y2\" assigned a value but never read" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1549226447499 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BackGroundColour graphicscontroller_verilog.v(43) " "Verilog HDL or VHDL warning at graphicscontroller_verilog.v(43): object \"BackGroundColour\" assigned a value but never read" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1549226447499 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sig_Busy_H graphicscontroller_verilog.v(71) " "Verilog HDL or VHDL warning at graphicscontroller_verilog.v(71): object \"Sig_Busy_H\" assigned a value but never read" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1549226447499 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsFrameBufferMemory Video_Controller800x480:inst1\|GraphicsFrameBufferMemory:inst9 " "Elaborating entity \"GraphicsFrameBufferMemory\" for hierarchy \"Video_Controller800x480:inst1\|GraphicsFrameBufferMemory:inst9\"" {  } { { "Video_Controller800x480.bdf" "inst9" { Schematic "C:/M68K/Video_Controller800x480.bdf" { { 1184 1472 1832 1344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447601 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GraphicsDataOut\[15..0\] " "Pin \"GraphicsDataOut\[15..0\]\" is missing source" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68K/GraphicsFrameBufferMemory.bdf" { { 664 752 984 680 "GraphicsDataOut\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226447602 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "VGA_Data\[15..0\] " "Pin \"VGA_Data\[15..0\]\" is missing source" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68K/GraphicsFrameBufferMemory.bdf" { { 200 792 984 216 "VGA_Data\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226447602 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Clock_50Mhz " "Pin \"Clock_50Mhz\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68K/GraphicsFrameBufferMemory.bdf" { { 240 808 984 256 "Clock_50Mhz" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226447602 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Upper_Byte_Enable " "Pin \"Graphics_Upper_Byte_Enable\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68K/GraphicsFrameBufferMemory.bdf" { { 720 720 992 736 "Graphics_Upper_Byte_Enable" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226447602 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Lower_Byte_Enable " "Pin \"Graphics_Lower_Byte_Enable\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68K/GraphicsFrameBufferMemory.bdf" { { 760 720 992 776 "Graphics_Lower_Byte_Enable" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226447603 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Write_Enable " "Pin \"Graphics_Write_Enable\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68K/GraphicsFrameBufferMemory.bdf" { { 776 752 992 792 "Graphics_Write_Enable" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226447603 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Addr " "Pin \"Graphics_Addr\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68K/GraphicsFrameBufferMemory.bdf" { { 632 768 984 648 "Graphics_Addr\[17..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226447603 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GraphicsDataIn " "Pin \"GraphicsDataIn\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68K/GraphicsFrameBufferMemory.bdf" { { 648 768 984 664 "GraphicsDataIn\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226447603 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "VGA_Addr " "Pin \"VGA_Addr\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68K/GraphicsFrameBufferMemory.bdf" { { 216 784 984 232 "VGA_Addr\[17..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226447603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamAddressMapper_Verilog Video_Controller800x480:inst1\|RamAddressMapper_Verilog:inst " "Elaborating entity \"RamAddressMapper_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|RamAddressMapper_Verilog:inst\"" {  } { { "Video_Controller800x480.bdf" "inst" { Schematic "C:/M68K/Video_Controller800x480.bdf" { { 736 1496 1768 816 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447622 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vgadatamux_verilog.v 1 1 " "Using design file vgadatamux_verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGADataMux_Verilog " "Found entity 1: VGADataMux_Verilog" {  } { { "vgadatamux_verilog.v" "" { Text "C:/M68K/vgadatamux_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226447648 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1549226447648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADataMux_Verilog Video_Controller800x480:inst1\|VGADataMux_Verilog:inst2 " "Elaborating entity \"VGADataMux_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|VGADataMux_Verilog:inst2\"" {  } { { "Video_Controller800x480.bdf" "inst2" { Schematic "C:/M68K/Video_Controller800x480.bdf" { { 208 536 792 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipROM16KWords OnChipROM16KWords:inst16 " "Elaborating entity \"OnChipROM16KWords\" for hierarchy \"OnChipROM16KWords:inst16\"" {  } { { "MC68K.bdf" "inst16" { Schematic "C:/M68K/MC68K.bdf" { { 672 1520 1736 768 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRom16KWord OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1 " "Elaborating entity \"OnChipRom16KWord\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\"" {  } { { "OnChipROM16KWords.bdf" "inst1" { Schematic "C:/M68K/OnChipROM16KWords.bdf" { { 104 408 624 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\"" {  } { { "OnChipRom16KWord.vhd" "altsyncram_component" { Text "C:/M68K/OnChipRom16KWord.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\"" {  } { { "OnChipRom16KWord.vhd" "" { Text "C:/M68K/OnChipRom16KWord.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549226447823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Programs/M68kdebugmonitor.mif " "Parameter \"init_file\" = \"./Programs/M68kdebugmonitor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447828 ""}  } { { "OnChipRom16KWord.vhd" "" { Text "C:/M68K/OnChipRom16KWord.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1549226447828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i764.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i764.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i764 " "Found entity 1: altsyncram_i764" {  } { { "db/altsyncram_i764.tdf" "" { Text "C:/M68K/db/altsyncram_i764.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226447883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226447883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i764 OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated " "Elaborating entity \"altsyncram_i764\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226447884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ts63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ts63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ts63 " "Found entity 1: altsyncram_ts63" {  } { { "db/altsyncram_ts63.tdf" "" { Text "C:/M68K/db/altsyncram_ts63.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226448015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226448015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ts63 OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|altsyncram_ts63:altsyncram1 " "Elaborating entity \"altsyncram_ts63\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|altsyncram_ts63:altsyncram1\"" {  } { { "db/altsyncram_i764.tdf" "altsyncram1" { Text "C:/M68K/db/altsyncram_i764.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448016 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1645 16384 0 2 2 " "1645 out of 16384 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "96 511 " "Addresses ranging from 96 to 511 are not initialized" {  } { { "C:/M68K/Programs/M68kdebugmonitor.mif" "" { Text "C:/M68K/Programs/M68kdebugmonitor.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1549226448108 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "15155 16383 " "Addresses ranging from 15155 to 16383 are not initialized" {  } { { "C:/M68K/Programs/M68kdebugmonitor.mif" "" { Text "C:/M68K/Programs/M68kdebugmonitor.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1549226448108 ""}  } { { "C:/M68K/Programs/M68kdebugmonitor.mif" "" { Text "C:/M68K/Programs/M68kdebugmonitor.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1549226448108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/M68K/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226448311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226448311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|altsyncram_ts63:altsyncram1\|decode_5la:decode4 " "Elaborating entity \"decode_5la\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|altsyncram_ts63:altsyncram1\|decode_5la:decode4\"" {  } { { "db/altsyncram_ts63.tdf" "decode4" { Text "C:/M68K/db/altsyncram_ts63.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/M68K/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226448393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226448393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|altsyncram_ts63:altsyncram1\|decode_u0a:rden_decode_a " "Elaborating entity \"decode_u0a\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|altsyncram_ts63:altsyncram1\|decode_u0a:rden_decode_a\"" {  } { { "db/altsyncram_ts63.tdf" "rden_decode_a" { Text "C:/M68K/db/altsyncram_ts63.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/M68K/db/mux_4hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226448517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226448517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|altsyncram_ts63:altsyncram1\|mux_4hb:mux6 " "Elaborating entity \"mux_4hb\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|altsyncram_ts63:altsyncram1\|mux_4hb:mux6\"" {  } { { "db/altsyncram_ts63.tdf" "mux6" { Text "C:/M68K/db/altsyncram_ts63.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_i764.tdf" "mgl_prim2" { Text "C:/M68K/db/altsyncram_i764.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_i764.tdf" "" { Text "C:/M68K/db/altsyncram_i764.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549226448762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928817 " "Parameter \"NODE_NAME\" = \"1380928817\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448763 ""}  } { { "db/altsyncram_i764.tdf" "" { Text "C:/M68K/db/altsyncram_i764.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1549226448763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst1\|altsyncram:altsyncram_component\|altsyncram_i764:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226448995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri:inst22 " "Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri:inst22\"" {  } { { "MC68K.bdf" "inst22" { Schematic "C:/M68K/MC68K.bdf" { { 208 2504 2648 304 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri:inst22 " "Elaborated megafunction instantiation \"lpm_bustri:inst22\"" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 208 2504 2648 304 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549226449055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri:inst22 " "Instantiated megafunction \"lpm_bustri:inst22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449056 ""}  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 208 2504 2648 304 "inst22" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1549226449056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRam256kbyte OnChipRam256kbyte:inst6 " "Elaborating entity \"OnChipRam256kbyte\" for hierarchy \"OnChipRam256kbyte:inst6\"" {  } { { "MC68K.bdf" "inst6" { Schematic "C:/M68K/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram128kByte OnChipRam256kbyte:inst6\|Ram128kByte:inst12 " "Elaborating entity \"Ram128kByte\" for hierarchy \"OnChipRam256kbyte:inst6\|Ram128kByte:inst12\"" {  } { { "OnChipRam256kbyte.bdf" "inst12" { Schematic "C:/M68K/OnChipRam256kbyte.bdf" { { 464 832 1048 592 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OnChipRam256kbyte:inst6\|Ram128kByte:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OnChipRam256kbyte:inst6\|Ram128kByte:inst12\|altsyncram:altsyncram_component\"" {  } { { "Ram128kByte.vhd" "altsyncram_component" { Text "C:/M68K/Ram128kByte.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipRam256kbyte:inst6\|Ram128kByte:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OnChipRam256kbyte:inst6\|Ram128kByte:inst12\|altsyncram:altsyncram_component\"" {  } { { "Ram128kByte.vhd" "" { Text "C:/M68K/Ram128kByte.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549226449236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipRam256kbyte:inst6\|Ram128kByte:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"OnChipRam256kbyte:inst6\|Ram128kByte:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 131072 " "Parameter \"numwords_a\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449251 ""}  } { { "Ram128kByte.vhd" "" { Text "C:/M68K/Ram128kByte.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1549226449251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hb04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hb04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hb04 " "Found entity 1: altsyncram_hb04" {  } { { "db/altsyncram_hb04.tdf" "" { Text "C:/M68K/db/altsyncram_hb04.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226449394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226449394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hb04 OnChipRam256kbyte:inst6\|Ram128kByte:inst12\|altsyncram:altsyncram_component\|altsyncram_hb04:auto_generated " "Elaborating entity \"altsyncram_hb04\" for hierarchy \"OnChipRam256kbyte:inst6\|Ram128kByte:inst12\|altsyncram:altsyncram_component\|altsyncram_hb04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tma " "Found entity 1: decode_tma" {  } { { "db/decode_tma.tdf" "" { Text "C:/M68K/db/decode_tma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226449614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226449614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tma OnChipRam256kbyte:inst6\|Ram128kByte:inst12\|altsyncram:altsyncram_component\|altsyncram_hb04:auto_generated\|decode_tma:decode3 " "Elaborating entity \"decode_tma\" for hierarchy \"OnChipRam256kbyte:inst6\|Ram128kByte:inst12\|altsyncram:altsyncram_component\|altsyncram_hb04:auto_generated\|decode_tma:decode3\"" {  } { { "db/altsyncram_hb04.tdf" "decode3" { Text "C:/M68K/db/altsyncram_hb04.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_m2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_m2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_m2a " "Found entity 1: decode_m2a" {  } { { "db/decode_m2a.tdf" "" { Text "C:/M68K/db/decode_m2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226449723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226449723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_m2a OnChipRam256kbyte:inst6\|Ram128kByte:inst12\|altsyncram:altsyncram_component\|altsyncram_hb04:auto_generated\|decode_m2a:rden_decode " "Elaborating entity \"decode_m2a\" for hierarchy \"OnChipRam256kbyte:inst6\|Ram128kByte:inst12\|altsyncram:altsyncram_component\|altsyncram_hb04:auto_generated\|decode_m2a:rden_decode\"" {  } { { "db/altsyncram_hb04.tdf" "rden_decode" { Text "C:/M68K/db/altsyncram_hb04.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dhb " "Found entity 1: mux_dhb" {  } { { "db/mux_dhb.tdf" "" { Text "C:/M68K/db/mux_dhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226449896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226449896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dhb OnChipRam256kbyte:inst6\|Ram128kByte:inst12\|altsyncram:altsyncram_component\|altsyncram_hb04:auto_generated\|mux_dhb:mux2 " "Elaborating entity \"mux_dhb\" for hierarchy \"OnChipRam256kbyte:inst6\|Ram128kByte:inst12\|altsyncram:altsyncram_component\|altsyncram_hb04:auto_generated\|mux_dhb:mux2\"" {  } { { "db/altsyncram_hb04.tdf" "mux2" { Text "C:/M68K/db/altsyncram_hb04.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipIO OnChipIO:inst8 " "Elaborating entity \"OnChipIO\" for hierarchy \"OnChipIO:inst8\"" {  } { { "MC68K.bdf" "inst8" { Schematic "C:/M68K/MC68K.bdf" { { 1096 1520 1776 1576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226449987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer OnChipIO:inst8\|Timer:Timer1 " "Elaborating entity \"Timer\" for hierarchy \"OnChipIO:inst8\|Timer:Timer1\"" {  } { { "OnChipIO.bdf" "Timer1" { Schematic "C:/M68K/OnChipIO.bdf" { { 880 928 1160 1040 "Timer1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226450037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IODecoder OnChipIO:inst8\|IODecoder:inst1 " "Elaborating entity \"IODecoder\" for hierarchy \"OnChipIO:inst8\|IODecoder:inst1\"" {  } { { "OnChipIO.bdf" "inst1" { Schematic "C:/M68K/OnChipIO.bdf" { { -360 24 296 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226450079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller OnChipIO:inst8\|LCD_Controller:inst2 " "Elaborating entity \"LCD_Controller\" for hierarchy \"OnChipIO:inst8\|LCD_Controller:inst2\"" {  } { { "OnChipIO.bdf" "inst2" { Schematic "C:/M68K/OnChipIO.bdf" { { 696 928 1216 824 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226450118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TraceExceptionControlBit OnChipIO:inst8\|TraceExceptionControlBit:inst16 " "Elaborating entity \"TraceExceptionControlBit\" for hierarchy \"OnChipIO:inst8\|TraceExceptionControlBit:inst16\"" {  } { { "OnChipIO.bdf" "inst16" { Schematic "C:/M68K/OnChipIO.bdf" { { 560 1024 1120 688 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226450141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7SegmentDisplay OnChipIO:inst8\|HexTo7SegmentDisplay:inst11 " "Elaborating entity \"HexTo7SegmentDisplay\" for hierarchy \"OnChipIO:inst8\|HexTo7SegmentDisplay:inst11\"" {  } { { "OnChipIO.bdf" "inst11" { Schematic "C:/M68K/OnChipIO.bdf" { { -688 1192 1368 -592 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226450267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch8Bit OnChipIO:inst8\|Latch8Bit:inst3 " "Elaborating entity \"Latch8Bit\" for hierarchy \"OnChipIO:inst8\|Latch8Bit:inst3\"" {  } { { "OnChipIO.bdf" "inst3" { Schematic "C:/M68K/OnChipIO.bdf" { { -688 1008 1152 -560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226450389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC_SPI_Interface IIC_SPI_Interface:inst32 " "Elaborating entity \"IIC_SPI_Interface\" for hierarchy \"IIC_SPI_Interface:inst32\"" {  } { { "MC68K.bdf" "inst32" { Schematic "C:/M68K/MC68K.bdf" { { 2384 1552 1768 2576 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226450440 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "IIC0_IRQ_L " "Pin \"IIC0_IRQ_L\" is missing source" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/M68K/IIC_SPI_Interface.bdf" { { 280 840 1016 296 "IIC0_IRQ_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226450442 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sck_o " "Pin \"sck_o\" is missing source" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/M68K/IIC_SPI_Interface.bdf" { { 560 848 1024 576 "sck_o" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226450442 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "mosi_o " "Pin \"mosi_o\" is missing source" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/M68K/IIC_SPI_Interface.bdf" { { 576 848 1024 592 "mosi_o" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226450442 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SPI_IRQ " "Pin \"SPI_IRQ\" is missing source" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/M68K/IIC_SPI_Interface.bdf" { { 544 848 1024 560 "SPI_IRQ" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226450442 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SSN_O\[7..0\] " "Pin \"SSN_O\[7..0\]\" is missing source" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/M68K/IIC_SPI_Interface.bdf" { { 616 848 1024 632 "SSN_O\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1549226450442 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Clk " "Pin \"Clk\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/M68K/IIC_SPI_Interface.bdf" { { 240 64 232 256 "Clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226450442 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Reset_L " "Pin \"Reset_L\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/M68K/IIC_SPI_Interface.bdf" { { 272 64 232 288 "Reset_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226450442 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "WE_L " "Pin \"WE_L\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/M68K/IIC_SPI_Interface.bdf" { { 416 64 232 432 "WE_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226450442 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AS_L " "Pin \"AS_L\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/M68K/IIC_SPI_Interface.bdf" { { 472 64 232 488 "AS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226450442 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "miso_i " "Pin \"miso_i\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/M68K/IIC_SPI_Interface.bdf" { { 592 840 1008 608 "miso_i" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226450442 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "IIC_SPI_Select " "Pin \"IIC_SPI_Select\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/M68K/IIC_SPI_Interface.bdf" { { 88 64 232 104 "IIC_SPI_Select" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226450442 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Address " "Pin \"Address\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/M68K/IIC_SPI_Interface.bdf" { { 72 64 232 88 "Address\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226450442 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DataIn " "Pin \"DataIn\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/M68K/IIC_SPI_Interface.bdf" { { 304 64 232 320 "DataIn\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1549226450443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterruptPriorityEncoder InterruptPriorityEncoder:inst28 " "Elaborating entity \"InterruptPriorityEncoder\" for hierarchy \"InterruptPriorityEncoder:inst28\"" {  } { { "MC68K.bdf" "inst28" { Schematic "C:/M68K/MC68K.bdf" { { 224 -464 -328 384 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226450513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TraceExceptionGenerator TraceExceptionGenerator:inst30 " "Elaborating entity \"TraceExceptionGenerator\" for hierarchy \"TraceExceptionGenerator:inst30\"" {  } { { "MC68K.bdf" "inst30" { Schematic "C:/M68K/MC68K.bdf" { { -384 304 496 -224 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226450563 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1549226451683 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.02.03.12:41:03 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl " "2019.02.03.12:41:03 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1549226463804 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1549226472438 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1549226473098 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1549226476507 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1549226476590 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1549226476628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1549226476696 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1549226476717 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1549226476737 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1549226477645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbe7d4d23/alt_sld_fab.v" "" { Text "C:/M68K/db/ip/sldbe7d4d23/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226477900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226477900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/M68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226477938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226477938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/M68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226477944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226477944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/M68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226477963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226477963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/M68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226478051 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/M68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226478051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226478051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/M68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226478082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226478082 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1549226481237 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1549226481243 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1549226481245 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1549226481246 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1549226498380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1549226498380 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1549226498380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Elaborated megafunction instantiation \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549226498464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Instantiated megafunction \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226498467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226498467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226498467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17 " "Parameter \"NUMWORDS_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226498467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226498467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226498467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 17 " "Parameter \"NUMWORDS_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226498467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226498467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226498467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226498467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226498467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226498467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226498467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226498467 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1549226498467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvj1 " "Found entity 1: altsyncram_uvj1" {  } { { "db/altsyncram_uvj1.tdf" "" { Text "C:/M68K/db/altsyncram_uvj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549226498562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549226498562 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1549226499742 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SCL " "bidirectional pin \"SCL\" has no driver" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 2440 2008 2184 2456 "SCL" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1549226499801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDA " "bidirectional pin \"SDA\" has no driver" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 2456 2008 2184 2472 "SDA" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1549226499801 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1549226499801 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[15\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[15\]\" to the node \"DataBusIn\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[14\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[14\]\" to the node \"DataBusIn\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[13\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[13\]\" to the node \"DataBusIn\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[12\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[12\]\" to the node \"DataBusIn\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[11\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[11\]\" to the node \"DataBusIn\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[10\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[10\]\" to the node \"DataBusIn\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[9\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[9\]\" to the node \"DataBusIn\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[8\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[8\]\" to the node \"DataBusIn\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[7\] DataBusIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[7\]\" to the node \"DataBusIn\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[6\] DataBusIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[6\]\" to the node \"DataBusIn\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[5\] DataBusIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[5\]\" to the node \"DataBusIn\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[4\] DataBusIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[4\]\" to the node \"DataBusIn\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[3\] DataBusIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[3\]\" to the node \"DataBusIn\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[2\] DataBusIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[2\]\" to the node \"DataBusIn\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[1\] DataBusIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[1\]\" to the node \"DataBusIn\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[0\] DataBusIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[0\]\" to the node \"DataBusIn\[0\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[0\] DataBusIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[0\]\" to the node \"DataBusIn\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[15\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[15\]\" to the node \"DataBusIn\[15\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[15\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"DataBusIn\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[7\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"DataBusIn\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[7\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"DataBusIn\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[14\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[14\]\" to the node \"DataBusIn\[14\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[14\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"DataBusIn\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[6\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"DataBusIn\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[6\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"DataBusIn\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[13\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[13\]\" to the node \"DataBusIn\[13\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"DataBusIn\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[5\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"DataBusIn\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[5\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"DataBusIn\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[12\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[12\]\" to the node \"DataBusIn\[12\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[12\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"DataBusIn\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[4\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"DataBusIn\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[4\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"DataBusIn\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[11\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[11\]\" to the node \"DataBusIn\[11\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[11\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"DataBusIn\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[3\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"DataBusIn\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[3\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"DataBusIn\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[10\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[10\]\" to the node \"DataBusIn\[10\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[10\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"DataBusIn\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[2\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"DataBusIn\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[2\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"DataBusIn\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[9\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[9\]\" to the node \"DataBusIn\[9\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[9\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"DataBusIn\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[1\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"DataBusIn\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[1\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"DataBusIn\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[8\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[8\]\" to the node \"DataBusIn\[8\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[8\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"DataBusIn\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[0\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"DataBusIn\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[0\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"DataBusIn\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[7\] DataBusIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[7\]\" to the node \"DataBusIn\[7\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\] DataBusIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"DataBusIn\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[6\] DataBusIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[6\]\" to the node \"DataBusIn\[6\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[6\] DataBusIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"DataBusIn\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[5\] DataBusIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[5\]\" to the node \"DataBusIn\[5\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[5\] DataBusIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"DataBusIn\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[4\] DataBusIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[4\]\" to the node \"DataBusIn\[4\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[4\] DataBusIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"DataBusIn\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[3\] DataBusIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[3\]\" to the node \"DataBusIn\[3\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[3\] DataBusIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"DataBusIn\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[2\] DataBusIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[2\]\" to the node \"DataBusIn\[2\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[2\] DataBusIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"DataBusIn\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[1\] DataBusIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[1\]\" to the node \"DataBusIn\[1\]\"" {  } { { "graphicscontroller_verilog.v" "" { Text "C:/M68K/graphicscontroller_verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[1\] DataBusIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"DataBusIn\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\] DataBusIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"DataBusIn\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549226499840 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1549226499840 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[7\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[15\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[7\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[15\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/M68K/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[6\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[14\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[6\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[14\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/M68K/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[5\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[13\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[5\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[13\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/M68K/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[4\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[12\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[4\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[12\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/M68K/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[3\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[11\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[3\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[11\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/M68K/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[2\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[10\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[2\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[10\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/M68K/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[1\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[9\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[1\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[9\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/M68K/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|lpm_bustri2:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[8\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|lpm_bustri2:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[7\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[6\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[5\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[4\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[3\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[2\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[1\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[0\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1549226499894 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1549226499894 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 2072 2088 2268 2088 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -200 2080 2256 -184 "DRAM_CS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "sck_o GND " "Pin \"sck_o\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 2488 2008 2184 2504 "sck_o" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|sck_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "mosi_o GND " "Pin \"mosi_o\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 2504 2008 2184 2520 "mosi_o" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|mosi_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "Can0_TX GND " "Pin \"Can0_TX\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 2808 2064 2240 2824 "Can0_TX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|Can0_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "Can1_TX GND " "Pin \"Can1_TX\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 2944 2064 2240 2960 "Can1_TX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|Can1_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "DramRamSelect_H GND " "Pin \"DramRamSelect_H\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 536 2232 2433 552 "DramRamSelect_H" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DramRamSelect_H"} { "Warning" "WMLS_MLS_STUCK_PIN" "GraphicsSelect_L VCC " "Pin \"GraphicsSelect_L\" is stuck at VCC" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 568 2232 2414 584 "GraphicsSelect_L" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|GraphicsSelect_L"} { "Warning" "WMLS_MLS_STUCK_PIN" "CanBusSelect_H GND " "Pin \"CanBusSelect_H\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 584 2232 2411 600 "CanBusSelect_H" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|CanBusSelect_H"} { "Warning" "WMLS_MLS_STUCK_PIN" "DramDtack_L VCC " "Pin \"DramDtack_L\" is stuck at VCC" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -88 2080 2256 -72 "DramDtack_L" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DramDtack_L"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Contrast_DE1 GND " "Pin \"LCD_Contrast_DE1\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 1440 2104 2280 1456 "LCD_Contrast_DE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|LCD_Contrast_DE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -120 2080 2264 -104 "DRAM_BA\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -120 2080 2264 -104 "DRAM_BA\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSN_O\[0\] GND " "Pin \"SSN_O\[0\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 2560 2008 2184 2576 "SSN_O\[0\]" "" } { 2552 1848 2008 2568 "SSN_O\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1549226582998 "|MC68K|SSN_O[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1549226582998 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549226583420 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OnChipIO:inst8\|LCD_Controller:inst2\|timer\[3\] High " "Register OnChipIO:inst8\|LCD_Controller:inst2\|timer\[3\] will power up to High" {  } { { "LCD_Controller.vhd" "" { Text "C:/M68K/LCD_Controller.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1549226584139 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1549226584139 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1549226593154 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ColourPallette_2PortRam.vhd" "" { Text "C:/M68K/ColourPallette_2PortRam.vhd" 64 0 0 } } { "Video_Controller800x480.bdf" "" { Schematic "C:/M68K/Video_Controller800x480.bdf" { { 152 1080 1336 304 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 2080 1544 1776 2304 "inst1" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549226593264 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "23 0 4 0 0 " "Adding 23 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1549226595092 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549226595092 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Can0_RX " "No output dependent on input pin \"Can0_RX\"" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 2824 2064 2232 2840 "Can0_RX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549226596264 "|MC68K|Can0_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Can1_RX " "No output dependent on input pin \"Can1_RX\"" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 2960 2064 2232 2976 "Can1_RX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549226596264 "|MC68K|Can1_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "miso_i " "No output dependent on input pin \"miso_i\"" {  } { { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 2696 2016 2184 2712 "miso_i" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549226596264 "|MC68K|miso_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1549226596264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4848 " "Implemented 4848 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1549226596295 ""} { "Info" "ICUT_CUT_TM_OPINS" "202 " "Implemented 202 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1549226596295 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1549226596295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4225 " "Implemented 4225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1549226596295 ""} { "Info" "ICUT_CUT_TM_RAMS" "376 " "Implemented 376 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1549226596295 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1549226596295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1549226596295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 203 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5006 " "Peak virtual memory: 5006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1549226596529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 03 12:43:16 2019 " "Processing ended: Sun Feb 03 12:43:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1549226596529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:55 " "Elapsed time: 00:02:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1549226596529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:01 " "Total CPU time (on all processors): 00:03:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1549226596529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1549226596529 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "VideoRamFrameBuffer.qip " "Tcl Script File VideoRamFrameBuffer.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE VideoRamFrameBuffer.qip " "set_global_assignment -name QIP_FILE VideoRamFrameBuffer.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1549226601811 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1549226601811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1549226601842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1549226601873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 03 12:43:20 2019 " "Processing started: Sun Feb 03 12:43:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1549226601873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1549226601873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MC68K -c MC68K " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1549226601873 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1549226602404 ""}
{ "Info" "0" "" "Project  = MC68K" {  } {  } 0 0 "Project  = MC68K" 0 0 "Fitter" 0 0 1549226602404 ""}
{ "Info" "0" "" "Revision = MC68K" {  } {  } 0 0 "Revision = MC68K" 0 0 "Fitter" 0 0 1549226602404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1549226603279 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MC68K 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MC68K\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1549226603358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549226603451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549226603451 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1549226603764 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7 " "Atom \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1549226603811 "|MC68K|Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a7"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1549226603811 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1549226604467 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1549226604608 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1549226605920 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|Z_error " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|Z_error -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 350 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[6\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[6\] -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 621 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[8\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[8\] -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 621 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[15\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[15\] -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 621 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap1 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int2 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.rte " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.rte -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int1 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int3 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap2 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int4 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int4 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap3 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.nop " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.nop -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/M68K/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|H_Sync_out " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|H_Sync_out -- source does not feed directly to destination" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/M68K/GraphicsLCD_Controller_verilog.v" 8 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out -- source does not feed directly to destination" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/M68K/GraphicsLCD_Controller_verilog.v" 8 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Dram:inst2\|M68kDramController_Verilog:inst1\|SDram_CAS_L " "Ignored Global Signal option from source node Clk_50Mhz to destination node Dram:inst2\|M68kDramController_Verilog:inst1\|SDram_CAS_L -- source does not feed directly to destination" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/M68K/M68kDramController_Verilog.v" 29 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Dram:inst2\|M68kDramController_Verilog:inst1\|SDram_RAS_L " "Ignored Global Signal option from source node Clk_50Mhz to destination node Dram:inst2\|M68kDramController_Verilog:inst1\|SDram_RAS_L -- source does not feed directly to destination" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/M68K/M68kDramController_Verilog.v" 28 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Dram:inst2\|M68kDramController_Verilog:inst1\|SDram_WE_L " "Ignored Global Signal option from source node Clk_50Mhz to destination node Dram:inst2\|M68kDramController_Verilog:inst1\|SDram_WE_L -- source does not feed directly to destination" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/M68K/M68kDramController_Verilog.v" 30 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|H_Data_On " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|H_Data_On -- source does not feed directly to destination" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/M68K/GraphicsLCD_Controller_verilog.v" 95 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Data_On " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Data_On -- source does not feed directly to destination" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/M68K/GraphicsLCD_Controller_verilog.v" 95 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[7\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[7\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[6\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[6\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[5\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[5\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[4\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[4\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[3\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[3\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[2\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[2\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[1\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[1\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[0\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[0\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 534 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[15\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[15\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 534 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606795 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 534 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606811 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 534 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606811 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 534 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606811 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 534 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606811 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68K/db/altsyncram_b634.tdf" 534 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1549226606811 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1549226606827 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1549226627904 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "auto-promoted clock driver Reset_L~inputCLKENA0 CLKCTRL_G3 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for auto-promoted clock driver Reset_L~inputCLKENA0, placed at CLKCTRL_G3" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad Reset_L PIN_AA14 " "Refclk input I/O pad Reset_L is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1549226628623 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Quartus II" 0 -1 1549226628623 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1549226628623 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1337 global CLKCTRL_G7 " "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1337 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1549226628623 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 15 global CLKCTRL_G4 " "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1549226628623 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 62 global CLKCTRL_G5 " "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 62 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1549226628623 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 52 global CLKCTRL_G6 " "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 with 52 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1549226628623 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1549226628623 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Reset_L~inputCLKENA0 529 global CLKCTRL_G3 " "Reset_L~inputCLKENA0 with 529 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1549226628623 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1549226628623 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1549226628623 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549226629248 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1549226632889 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1549226632904 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1549226632904 ""}
{ "Info" "ISTA_SDC_FOUND" "M68k.sdc " "Reading SDC File: 'M68k.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549226632936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 10 CLOCK2_50 port " "Ignored filter at M68k.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549226632936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632936 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 11 CLOCK3_50 port " "Ignored filter at M68k.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549226632936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632951 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 12 CLOCK4_50 port " "Ignored filter at M68k.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549226632951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632951 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632951 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1549226632951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 19 TD_CLK27 port " "Ignored filter at M68k.sdc(19): TD_CLK27 could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549226632951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632951 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632951 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632951 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632951 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632951 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632951 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632951 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1549226632951 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1549226632951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 TD_DATA* port " "Ignored filter at M68k.sdc(61): TD_DATA* could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549226632967 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 tv_27m clock " "Ignored filter at M68k.sdc(61): tv_27m could not be matched with a clock" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549226632967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632967 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(61): Argument -clock is not an object ID" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632967 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(62): Argument -clock is not an object ID" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632967 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 63 TD_HS port " "Ignored filter at M68k.sdc(63): TD_HS could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549226632967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632967 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(63): Argument -clock is not an object ID" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632983 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(64): Argument -clock is not an object ID" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 65 TD_VS port " "Ignored filter at M68k.sdc(65): TD_VS could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549226632983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632983 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(65): Argument -clock is not an object ID" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632983 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(66): Argument -clock is not an object ID" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 98 VGA_BLANK port " "Ignored filter at M68k.sdc(98): VGA_BLANK could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549226632998 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632998 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632998 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226632998 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549226632998 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1549226633061 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1549226633061 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633076 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1549226633076 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1549226633186 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1549226633201 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500 altera_reserved_tck " "  62.500 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  33.333 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1549226633201 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1549226633201 ""}
{ "Warning" "WCSYN_CANNOT_RUN_FSYN_WHEN_FAST_FIT_IS_ON" "" "Can't perform fitting netlist optimizations during fast fit compilation" {  } {  } 0 128008 "Can't perform fitting netlist optimizations during fast fit compilation" 0 0 "Fitter" 0 -1 1549226633483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1549226633483 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549226633498 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549226633529 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1549226633561 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1549226633561 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1549226633576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1549226634561 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 I/O output buffer " "Packed 2 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1549226634576 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1549226634576 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1549226635327 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1549226635327 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1549226635327 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:30 " "Fitter preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549226635342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1549226646998 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1549226650139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549226667373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1549226681326 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1549226684295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549226684295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1549226694764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.1% " "2e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1549226712280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "C:/M68K/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 12 { 0 ""} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1549226726733 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1549226726733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:39 " "Fitter routing operations ending: elapsed time is 00:00:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549226740764 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.07 " "Total time spent on timing analysis during the Fitter is 14.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1549226750342 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549226750717 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549226760404 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549226760608 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549226769717 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:41 " "Fitter post-fit operations ending: elapsed time is 00:00:41" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549226791436 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1549226792217 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "18 " "Following 18 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 148 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 149 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 150 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 151 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 152 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 153 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 154 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 155 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 156 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 157 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 158 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 159 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 160 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 161 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 162 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 163 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SCL a permanently disabled " "Pin SCL has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SCL } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 2440 2008 2184 2456 "SCL" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 328 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDA a permanently disabled " "Pin SDA has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDA } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "MC68K.bdf" "" { Schematic "C:/M68K/MC68K.bdf" { { 2456 2008 2184 2472 "SDA" "" } } } } { "temporary_test_loc" "" { Generic "C:/M68K/" { { 0 { 0 ""} 0 329 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1549226792342 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1549226792342 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/M68K/MC68K.fit.smsg " "Generated suppressed messages file C:/M68K/MC68K.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1549226793014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 142 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6613 " "Peak virtual memory: 6613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1549226796342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 03 12:46:36 2019 " "Processing ended: Sun Feb 03 12:46:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1549226796342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:16 " "Elapsed time: 00:03:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1549226796342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:12 " "Total CPU time (on all processors): 00:04:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1549226796342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1549226796342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1549226800623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1549226800623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 03 12:46:40 2019 " "Processing started: Sun Feb 03 12:46:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1549226800623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1549226800623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MC68K -c MC68K " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1549226800623 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "VideoRamFrameBuffer.qip " "Tcl Script File VideoRamFrameBuffer.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE VideoRamFrameBuffer.qip " "set_global_assignment -name QIP_FILE VideoRamFrameBuffer.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1549226800858 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1549226800858 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1549226817498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4991 " "Peak virtual memory: 4991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1549226821545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 03 12:47:01 2019 " "Processing ended: Sun Feb 03 12:47:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1549226821545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1549226821545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1549226821545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1549226821545 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1549226822483 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "VideoRamFrameBuffer.qip " "Tcl Script File VideoRamFrameBuffer.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE VideoRamFrameBuffer.qip " "set_global_assignment -name QIP_FILE VideoRamFrameBuffer.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1549226825420 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1549226825420 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1549226825436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1549226825436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 03 12:47:04 2019 " "Processing started: Sun Feb 03 12:47:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1549226825436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1549226825436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MC68K -c MC68K " "Command: quartus_sta MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1549226825436 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1549226825733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1549226827342 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1549226827420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1549226827420 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1549226830217 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830514 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830514 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830514 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1549226830514 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1549226830514 ""}
{ "Info" "ISTA_SDC_FOUND" "M68k.sdc " "Reading SDC File: 'M68k.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1549226830592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 10 CLOCK2_50 port " "Ignored filter at M68k.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1549226830608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830608 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830608 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 11 CLOCK3_50 port " "Ignored filter at M68k.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1549226830608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830608 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830608 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 12 CLOCK4_50 port " "Ignored filter at M68k.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1549226830608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830608 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830608 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1549226830608 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 19 TD_CLK27 port " "Ignored filter at M68k.sdc(19): TD_CLK27 could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1549226830608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830608 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830608 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830623 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830623 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830623 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830623 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830623 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830623 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1549226830623 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 TD_DATA* port " "Ignored filter at M68k.sdc(61): TD_DATA* could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1549226830623 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 tv_27m clock " "Ignored filter at M68k.sdc(61): tv_27m could not be matched with a clock" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1549226830623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(61): Argument -clock is not an object ID" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(62): Argument -clock is not an object ID" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 63 TD_HS port " "Ignored filter at M68k.sdc(63): TD_HS could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(63): Argument -clock is not an object ID" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(64): Argument -clock is not an object ID" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 65 TD_VS port " "Ignored filter at M68k.sdc(65): TD_VS could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(65): Argument -clock is not an object ID" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(66): Argument -clock is not an object ID" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 98 VGA_BLANK port " "Ignored filter at M68k.sdc(98): VGA_BLANK could not be matched with a port" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}  } { { "C:/M68K/M68k.sdc" "" { Text "C:/M68K/M68k.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1549226830639 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1549226830733 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1549226830733 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830764 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1549226830764 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1549226830936 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1549226830951 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1549226830983 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1549226831326 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1549226831326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.090 " "Worst-case setup slack is -15.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.090            -366.822 clk_vga  " "  -15.090            -366.822 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.964             -24.052 clk_dram  " "   -5.964             -24.052 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.901               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.901               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.729               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.729               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.302               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.302               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.370               0.000 altera_reserved_tck  " "   22.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.451               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   25.451               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226831342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.149               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.185               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.282               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.394               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 altera_reserved_tck  " "    0.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.635               0.000 clk_vga  " "    8.635               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.328               0.000 clk_dram  " "    9.328               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226831420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 25.986 " "Worst-case recovery slack is 25.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.986               0.000 altera_reserved_tck  " "   25.986               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.021               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.021               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226831436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.484 " "Worst-case removal slack is 0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.484               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 altera_reserved_tck  " "    0.833               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226831451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.974 " "Worst-case minimum pulse width slack is 0.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.974               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.382               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.382               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.866               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.866               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.259               0.000 CLOCK_50  " "    9.259               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.508               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.508               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.316               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.316               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.974               0.000 altera_reserved_tck  " "   28.974               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226831467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226831467 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1549226831904 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1549226831998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1549226843233 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1549226843904 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1549226843904 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226843920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226843920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226843920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226843920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226843920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226843920 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1549226843920 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844029 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1549226844264 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1549226844264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.826 " "Worst-case setup slack is -14.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.826            -359.835 clk_vga  " "  -14.826            -359.835 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.586             -22.089 clk_dram  " "   -5.586             -22.089 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.077               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.077               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.810               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.810               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.447               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.447               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.552               0.000 altera_reserved_tck  " "   22.552               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.689               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   25.689               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226844279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.209 " "Worst-case hold slack is 0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.209               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.231               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.320               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 altera_reserved_tck  " "    0.330               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.428               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.472               0.000 clk_vga  " "    8.472               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.112               0.000 clk_dram  " "    9.112               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226844342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 26.444 " "Worst-case recovery slack is 26.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.444               0.000 altera_reserved_tck  " "   26.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.403               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.403               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226844358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.408 " "Worst-case removal slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.408               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 altera_reserved_tck  " "    0.809               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226844373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.048 " "Worst-case minimum pulse width slack is 1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.048               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.445               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.445               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.927               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.927               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.293               0.000 CLOCK_50  " "    9.293               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.582               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.582               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.389               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.389               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.962               0.000 altera_reserved_tck  " "   28.962               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226844389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226844389 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1549226844733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1549226845076 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1549226856295 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1549226856967 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1549226856967 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226856983 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226856983 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226856983 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226856983 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226856983 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226856983 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1549226856983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857108 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1549226857186 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1549226857186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.122 " "Worst-case setup slack is -9.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.122            -220.879 clk_vga  " "   -9.122            -220.879 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 clk_dram  " "    0.038               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.403               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.403               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.204               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.204               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.034               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.034               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.403               0.000 altera_reserved_tck  " "   24.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.448               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   28.448               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226857201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.145               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.166               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 altera_reserved_tck  " "    0.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.251               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.305               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.564               0.000 clk_vga  " "    4.564               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.259               0.000 clk_dram  " "    5.259               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226857295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.287 " "Worst-case recovery slack is 28.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.287               0.000 altera_reserved_tck  " "   28.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.966               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.966               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226857311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.421 " "Worst-case removal slack is 0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 altera_reserved_tck  " "    0.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.437               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226857311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.314 " "Worst-case minimum pulse width slack is 1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.314               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.223               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.223               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.897               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.897               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.150               0.000 CLOCK_50  " "    9.150               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.555               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.555               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.176               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.176               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.931               0.000 altera_reserved_tck  " "   28.931               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226857342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226857342 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1549226857686 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1549226859764 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1549226859764 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859811 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1549226859811 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1549226859983 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1549226859983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.669 " "Worst-case setup slack is -8.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.669            -209.786 clk_vga  " "   -8.669            -209.786 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clk_dram  " "    0.466               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.222               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.222               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.617               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.617               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.408               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.408               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.621               0.000 altera_reserved_tck  " "   24.621               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.947               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   28.947               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226859998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226859998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 altera_reserved_tck  " "    0.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.118               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.147               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.222               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.262               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.239               0.000 clk_vga  " "    4.239               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.928               0.000 clk_dram  " "    4.928               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226860076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.862 " "Worst-case recovery slack is 28.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.862               0.000 altera_reserved_tck  " "   28.862               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.313               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.313               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226860092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.331 " "Worst-case removal slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.331               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 altera_reserved_tck  " "    0.373               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226860123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.341 " "Worst-case minimum pulse width slack is 1.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.341               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.250               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.250               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.924               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.924               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.112               0.000 CLOCK_50  " "    9.112               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.582               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.582               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.205               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.205               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.942               0.000 altera_reserved_tck  " "   28.942               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1549226860154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1549226860154 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1549226866670 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1549226866686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5488 " "Peak virtual memory: 5488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1549226867217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 03 12:47:47 2019 " "Processing ended: Sun Feb 03 12:47:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1549226867217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1549226867217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1549226867217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1549226867217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1549226871608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1549226871608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 03 12:47:51 2019 " "Processing started: Sun Feb 03 12:47:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1549226871608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1549226871608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MC68K -c MC68K " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1549226871608 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "VideoRamFrameBuffer.qip " "Tcl Script File VideoRamFrameBuffer.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE VideoRamFrameBuffer.qip " "set_global_assignment -name QIP_FILE VideoRamFrameBuffer.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1549226871904 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1549226871904 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1549226873904 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MC68K.vho C:/M68K/simulation/modelsim/ simulation " "Generated file MC68K.vho in folder \"C:/M68K/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1549226876623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5033 " "Peak virtual memory: 5033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1549226877248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 03 12:47:57 2019 " "Processing ended: Sun Feb 03 12:47:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1549226877248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1549226877248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1549226877248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1549226877248 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 386 s " "Quartus II Full Compilation was successful. 0 errors, 386 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1549226878373 ""}
