

================================================================
== Vitis HLS Report for 'hdv_engine_Pipeline_VITIS_LOOP_817_8'
================================================================
* Date:           Tue Jan 16 12:55:28 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        _hdc_hls_xilinx
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  24.661 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|       80|  4.000 us|  4.000 us|   80|   80|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_817_8  |       78|       78|        69|          5|          3|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2970|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|    8651|    6674|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     262|    -|
|Register         |        -|     -|     596|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|    9247|   10066|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |mul_17ns_17ns_34_1_1_U21   |mul_17ns_17ns_34_1_1   |        0|   1|     0|     5|    0|
    |mul_32s_15ns_47_1_1_U17    |mul_32s_15ns_47_1_1    |        0|   2|     0|    20|    0|
    |mux_3_2_32_1_1_U18         |mux_3_2_32_1_1         |        0|   0|     0|    14|    0|
    |mux_3_2_32_1_1_U19         |mux_3_2_32_1_1         |        0|   0|     0|    14|    0|
    |mux_3_2_32_1_1_U20         |mux_3_2_32_1_1         |        0|   0|     0|    14|    0|
    |udiv_64s_34ns_32_68_1_U22  |udiv_64s_34ns_32_68_1  |        0|   0|  8651|  6607|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        0|   3|  8651|  6674|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln286_1_fu_1764_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln286_fu_450_p2        |         +|   0|  0|  10|           3|           2|
    |add_ln817_fu_375_p2        |         +|   0|  0|   9|           2|           1|
    |res_I_30_fu_1718_p2        |         +|   0|  0|  24|          17|           1|
    |res_I_62_fu_3032_p2        |         +|   0|  0|  24|          17|           1|
    |sub_ln286_10_fu_1344_p2    |         -|   0|  0|  22|          15|          15|
    |sub_ln286_11_fu_1426_p2    |         -|   0|  0|  23|          16|          16|
    |sub_ln286_12_fu_1508_p2    |         -|   0|  0|  24|          17|          17|
    |sub_ln286_13_fu_1590_p2    |         -|   0|  0|  25|          18|          18|
    |sub_ln286_14_fu_1656_p2    |         -|   0|  0|  26|          19|          19|
    |sub_ln286_15_fu_1838_p2    |         -|   0|  0|  12|           5|           5|
    |sub_ln286_16_fu_1920_p2    |         -|   0|  0|  13|           6|           6|
    |sub_ln286_17_fu_2002_p2    |         -|   0|  0|  14|           7|           7|
    |sub_ln286_18_fu_2084_p2    |         -|   0|  0|  15|           8|           8|
    |sub_ln286_19_fu_2166_p2    |         -|   0|  0|  16|           9|           9|
    |sub_ln286_1_fu_606_p2      |         -|   0|  0|  13|           6|           6|
    |sub_ln286_20_fu_2248_p2    |         -|   0|  0|  17|          10|          10|
    |sub_ln286_21_fu_2330_p2    |         -|   0|  0|  18|          11|          11|
    |sub_ln286_22_fu_2412_p2    |         -|   0|  0|  19|          12|          12|
    |sub_ln286_23_fu_2494_p2    |         -|   0|  0|  20|          13|          13|
    |sub_ln286_24_fu_2576_p2    |         -|   0|  0|  21|          14|          14|
    |sub_ln286_25_fu_2658_p2    |         -|   0|  0|  22|          15|          15|
    |sub_ln286_26_fu_2740_p2    |         -|   0|  0|  23|          16|          16|
    |sub_ln286_27_fu_2822_p2    |         -|   0|  0|  24|          17|          17|
    |sub_ln286_28_fu_2904_p2    |         -|   0|  0|  25|          18|          18|
    |sub_ln286_29_fu_2970_p2    |         -|   0|  0|  26|          19|          19|
    |sub_ln286_2_fu_688_p2      |         -|   0|  0|  14|           7|           7|
    |sub_ln286_3_fu_770_p2      |         -|   0|  0|  15|           8|           8|
    |sub_ln286_4_fu_852_p2      |         -|   0|  0|  16|           9|           9|
    |sub_ln286_5_fu_934_p2      |         -|   0|  0|  17|          10|          10|
    |sub_ln286_6_fu_1016_p2     |         -|   0|  0|  18|          11|          11|
    |sub_ln286_7_fu_1098_p2     |         -|   0|  0|  19|          12|          12|
    |sub_ln286_8_fu_1180_p2     |         -|   0|  0|  20|          13|          13|
    |sub_ln286_9_fu_1262_p2     |         -|   0|  0|  21|          14|          14|
    |sub_ln286_fu_524_p2        |         -|   0|  0|  12|           5|           5|
    |icmp_ln281_10_fu_1256_p2   |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln281_11_fu_1338_p2   |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln281_12_fu_1420_p2   |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln281_13_fu_1502_p2   |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln281_14_fu_1584_p2   |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln281_15_fu_1650_p2   |      icmp|   0|  0|  26|          19|          19|
    |icmp_ln281_16_fu_1758_p2   |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln281_17_fu_1832_p2   |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln281_18_fu_1914_p2   |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln281_19_fu_1996_p2   |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln281_1_fu_518_p2     |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln281_20_fu_2078_p2   |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln281_21_fu_2160_p2   |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln281_22_fu_2242_p2   |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln281_23_fu_2324_p2   |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln281_24_fu_2406_p2   |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln281_25_fu_2488_p2   |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln281_26_fu_2570_p2   |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln281_27_fu_2652_p2   |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln281_28_fu_2734_p2   |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln281_29_fu_2816_p2   |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln281_2_fu_600_p2     |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln281_30_fu_2898_p2   |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln281_31_fu_2964_p2   |      icmp|   0|  0|  26|          19|          19|
    |icmp_ln281_3_fu_682_p2     |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln281_4_fu_764_p2     |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln281_5_fu_846_p2     |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln281_6_fu_928_p2     |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln281_7_fu_1010_p2    |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln281_8_fu_1092_p2    |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln281_9_fu_1174_p2    |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln281_fu_444_p2       |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln318_1_fu_3026_p2    |      icmp|   0|  0|  43|          36|          36|
    |icmp_ln318_fu_1712_p2      |      icmp|   0|  0|  43|          36|          36|
    |icmp_ln817_fu_369_p2       |      icmp|   0|  0|   9|           2|           2|
    |res_I_11_fu_970_p3         |    select|   0|  0|  16|           1|          17|
    |res_I_13_fu_1052_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_15_fu_1134_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_17_fu_1216_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_19_fu_1298_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_1_fu_560_p3          |    select|   0|  0|  16|           1|          17|
    |res_I_21_fu_1380_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_23_fu_1462_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_25_fu_1544_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_27_fu_1626_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_29_fu_1692_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_31_fu_1724_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_33_fu_1874_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_35_fu_1956_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_37_fu_2038_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_39_fu_2120_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_3_fu_642_p3          |    select|   0|  0|  16|           1|          17|
    |res_I_41_fu_2202_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_43_fu_2284_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_45_fu_2366_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_47_fu_2448_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_49_fu_2530_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_51_fu_2612_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_53_fu_2694_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_55_fu_2776_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_57_fu_2858_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_59_fu_2940_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_5_fu_724_p3          |    select|   0|  0|  16|           1|          17|
    |res_I_61_fu_3006_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_63_fu_3038_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_7_fu_806_p3          |    select|   0|  0|  16|           1|          17|
    |res_I_9_fu_888_p3          |    select|   0|  0|  16|           1|          17|
    |select_ln239_1_fu_1802_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln239_fu_488_p3     |    select|   0|  0|   3|           1|           1|
    |select_ln272_1_fu_1794_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln272_fu_480_p3     |    select|   0|  0|  16|           1|           1|
    |x_l_I_10_fu_798_p3         |    select|   0|  0|  34|           1|          36|
    |x_l_I_12_fu_880_p3         |    select|   0|  0|  34|           1|          36|
    |x_l_I_14_fu_962_p3         |    select|   0|  0|  34|           1|          36|
    |x_l_I_16_fu_1044_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_18_fu_1126_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_20_fu_1208_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_22_fu_1290_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_24_fu_1372_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_26_fu_1454_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_28_fu_1536_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_2_fu_472_p3          |    select|   0|  0|  34|           1|          36|
    |x_l_I_30_fu_1618_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_32_fu_1684_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_35_fu_1786_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_37_fu_1866_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_39_fu_1948_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_41_fu_2030_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_43_fu_2112_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_45_fu_2194_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_47_fu_2276_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_49_fu_2358_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_4_fu_552_p3          |    select|   0|  0|  34|           1|          36|
    |x_l_I_51_fu_2440_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_53_fu_2522_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_55_fu_2604_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_57_fu_2686_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_59_fu_2768_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_61_fu_2850_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_63_fu_2932_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_65_fu_2998_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_6_fu_634_p3          |    select|   0|  0|  34|           1|          36|
    |x_l_I_8_fu_716_p3          |    select|   0|  0|  34|           1|          36|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|2970|         909|        2505|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                       Name                                      | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                        |  31|          6|    1|          6|
    |ap_done_int                                                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13                                                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg                                                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg                                                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg                                                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg                                                 |   9|          2|    1|          2|
    |ap_phi_mux_mux_case_071_phi_fu_348_p6                                            |  14|          3|   32|         96|
    |ap_phi_mux_mux_case_172_phi_fu_337_p6                                            |  14|          3|   32|         96|
    |ap_phi_mux_mux_case_273_phi_fu_326_p6                                            |  14|          3|   32|         96|
    |ap_sig_allocacmp_i                                                               |   9|          2|    2|          4|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_1_o  |   9|          2|   32|         64|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_2_o  |   9|          2|   32|         64|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_o    |   9|          2|   32|         64|
    |i_2_fu_262                                                                       |   9|          2|    2|          4|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                            | 262|         57|  213|        526|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |   5|   0|    5|          0|
    |ap_done_reg                                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                                                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                                                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                                                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                                                        |   1|   0|    1|          0|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_6_reg_3187  |  32|   0|   32|          0|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_7_reg_3193  |  32|   0|   32|          0|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_8_reg_3199  |  32|   0|   32|          0|
    |i_2_fu_262                                                                              |   2|   0|    2|          0|
    |i_reg_3177                                                                              |   2|   0|    2|          0|
    |icmp_ln817_reg_3183                                                                     |   1|   0|    1|          0|
    |mul_ln333_reg_3205                                                                      |  47|   0|   47|          0|
    |mux_case_071_phi_fu_250                                                                 |  32|   0|   32|          0|
    |mux_case_172_phi_fu_254                                                                 |  32|   0|   32|          0|
    |mux_case_273_phi_fu_258                                                                 |  32|   0|   32|          0|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_6_reg_3187  |  64|  32|   32|          0|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_7_reg_3193  |  64|  32|   32|          0|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_8_reg_3199  |  64|  32|   32|          0|
    |i_reg_3177                                                                              |  64|  32|    2|          0|
    |icmp_ln817_reg_3183                                                                     |  64|  32|    1|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 596| 160|  375|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|                                        RTL Ports                                       | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+----------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                  |   in|    1|  ap_ctrl_hs|                                           hdv_engine_Pipeline_VITIS_LOOP_817_8|  return value|
|ap_rst                                                                                  |   in|    1|  ap_ctrl_hs|                                           hdv_engine_Pipeline_VITIS_LOOP_817_8|  return value|
|ap_start                                                                                |   in|    1|  ap_ctrl_hs|                                           hdv_engine_Pipeline_VITIS_LOOP_817_8|  return value|
|ap_done                                                                                 |  out|    1|  ap_ctrl_hs|                                           hdv_engine_Pipeline_VITIS_LOOP_817_8|  return value|
|ap_idle                                                                                 |  out|    1|  ap_ctrl_hs|                                           hdv_engine_Pipeline_VITIS_LOOP_817_8|  return value|
|ap_ready                                                                                |  out|    1|  ap_ctrl_hs|                                           hdv_engine_Pipeline_VITIS_LOOP_817_8|  return value|
|denom_b_classes_0_load_1                                                                |   in|   32|     ap_none|                                                       denom_b_classes_0_load_1|        scalar|
|denom_b_classes_1_load_1                                                                |   in|   32|     ap_none|                                                       denom_b_classes_1_load_1|        scalar|
|denom_b_classes_2_load_1                                                                |   in|   32|     ap_none|                                                       denom_b_classes_2_load_1|        scalar|
|denom_a_classes_0_load_1                                                                |   in|   32|     ap_none|                                                       denom_a_classes_0_load_1|        scalar|
|denom_a_classes_1_load_1                                                                |   in|   32|     ap_none|                                                       denom_a_classes_1_load_1|        scalar|
|denom_a_classes_2_load_1                                                                |   in|   32|     ap_none|                                                       denom_a_classes_2_load_1|        scalar|
|mux_case_273_phi_out                                                                    |  out|   32|      ap_vld|                                                           mux_case_273_phi_out|       pointer|
|mux_case_273_phi_out_ap_vld                                                             |  out|    1|      ap_vld|                                                           mux_case_273_phi_out|       pointer|
|mux_case_172_phi_out                                                                    |  out|   32|      ap_vld|                                                           mux_case_172_phi_out|       pointer|
|mux_case_172_phi_out_ap_vld                                                             |  out|    1|      ap_vld|                                                           mux_case_172_phi_out|       pointer|
|mux_case_071_phi_out                                                                    |  out|   32|      ap_vld|                                                           mux_case_071_phi_out|       pointer|
|mux_case_071_phi_out_ap_vld                                                             |  out|    1|      ap_vld|                                                           mux_case_071_phi_out|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_2_i         |   in|   32|     ap_ovld|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_2|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_2_o         |  out|   32|     ap_ovld|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_2|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_2_o_ap_vld  |  out|    1|     ap_ovld|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_2|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_1_i         |   in|   32|     ap_ovld|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_1|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_1_o         |  out|   32|     ap_ovld|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_1|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_1_o_ap_vld  |  out|    1|     ap_ovld|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_1|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_i           |   in|   32|     ap_ovld|    hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_o           |  out|   32|     ap_ovld|    hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne_o_ap_vld    |  out|    1|     ap_ovld|    hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_unsigne|       pointer|
+----------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

