$date
  Wed Feb 05 17:54:52 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module dflip_tb $end
$var reg 1 ! clk $end
$var reg 1 " d $end
$var reg 1 # q $end
$scope module d_flip_flop $end
$var reg 1 $ clk $end
$var reg 1 % d $end
$var reg 1 & q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
U#
X$
X%
U&
#1000000
1!
1"
1$
1%
#2000000
0!
0$
#3000000
1!
0"
0#
1$
0%
0&
#4000000
0!
0$
#5000000
