5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd fsm8.1.vcd -o fsm8.1.cdd -v fsm8.1.v
3 0 $root $root NA 0 0 1
3 0 main main fsm8.1.v 1 61 1
2 1 17 110015 2e 1 c 0 0 clock
2 2 17 9000f 0 2a 20000 0 0 1 2 2
2 3 17 90015 46 27 2100a 1 2 1 2 2
2 4 17 580061 1 32 4 0 0 STATE_IDLE
2 5 17 4a0053 5 1 c 0 0 next_state
2 6 17 4a0061 6 15 2014c 4 5 1 2 1102
2 7 17 3e0047 5 1 c 0 0 next_state
2 8 17 3e0062 6 31 2024c 6 7 3 2 772a
2 9 17 3d0063 6 26 2000c 8 0 3 2 772a
2 10 17 350038 1 0 20004 0 0 1 4 0
2 11 17 2a0033 1 32 4 0 0 STATE_IDLE
2 12 17 2a0038 1 31 20044 10 11 3 2 72a
2 13 17 290039 1 26 20004 12 0 3 2 72a
2 14 17 210039 7 1a 200cc 9 13 3 2 772a
2 15 17 210025 2 1 c 0 0 reset
2 16 17 210063 7 19 201cc 14 15 3 2 772a
2 17 17 18001c 0 1 400 0 0 state
2 18 17 180063 17 38 600e 16 17
2 19 20 230026 3 1 c 0 0 tail
2 20 20 230026 0 2a 20000 0 0 1 2 2
2 21 20 230026 3 29 20008 19 20 1 2 2
2 22 20 1a001e 3 1 c 0 0 valid
2 23 20 1a001e 0 2a 20000 0 0 1 2 2
2 24 20 1a001e 3 29 20008 22 23 1 2 2
2 25 20 120015 3 1 c 0 0 head
2 26 20 120015 0 2a 20000 0 0 1 2 2
2 27 20 120015 3 29 20008 25 26 1 2 2
2 28 20 9000d 5 1 c 0 0 state
2 29 20 9000d 0 2a 20000 0 0 1 2 2
2 30 20 9000d 5 29 20008 28 29 1 2 2
2 31 20 90015 6 2b 20008 27 30 1 2 2
2 32 20 9001e 6 2b 20008 24 31 1 2 2
2 33 20 90026 d 2b 2100a 21 32 1 2 2
2 34 21 20006 6 3d 126002 0 0 1 2 2 $u0
2 35 30 160016 6 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 36 30 100017 6 23 c 0 35 state
2 37 30 7000c 0 1 400 0 0 msg_ip
2 38 30 70017 6 35 f00e 36 37
2 39 56 8000c 1 3d 121002 0 0 1 2 2 $u2
2 40 0 0 5 1 f00e 0 0 next_state
2 41 0 0 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 42 0 0 6 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 43 0 0 6 24 f20e 41 42 state
1 STATE_IDLE 0 80000 1 0 31 0 2 1 0
1 STATE_HEAD 0 80000 1 0 31 0 2 1 1
1 STATE_DATA 0 80000 1 0 31 0 2 1 4
1 STATE_TAIL 0 80000 1 0 31 0 2 1 5
1 clock 8 83000f 1 0 0 0 1 1 1102
1 reset 9 3000f 1 0 0 0 1 1 1002
1 state 10 3000f 1 0 2 0 3 1 772a
1 next_state 11 83000f 1 0 1 0 2 1 330a
1 msg_ip 12 3000f 1 0 0 0 1 1 1102
1 head 13 3000f 1 0 0 0 1 1 1102
1 tail 14 3000f 1 0 0 0 1 1 1102
1 valid 15 3000f 1 0 0 0 1 1 1102
4 43 43 43
4 40 40 40
4 18 3 3
4 3 18 0
4 34 33 0
4 33 34 0
4 38 38 38
4 39 0 0
6 43 40 1 02,04,04,,01,81,81030106
3 1 main.$u0 main.$u0 fsm8.1.v 0 28 1
2 44 23 5000e 1 32 4 0 0 STATE_IDLE
2 45 22 110011 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 46 22 f000f 5 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 47 22 90012 d 24 20e 45 46 state
2 48 23 0 6 2d 3114e 44 47 1 2 1102
2 49 24 5000e 1 32 8 0 0 STATE_HEAD
2 50 24 0 3 2d 2020e 49 47 1 2 1102
2 51 25 5000e 1 32 8 0 0 STATE_DATA
2 52 25 0 2 2d 20206 51 47 1 2 102
2 53 26 5000e 1 32 8 0 0 STATE_TAIL
2 54 26 0 2 2d 2020e 53 47 1 2 1102
2 55 26 3d0046 1 32 4 0 0 STATE_IDLE
2 56 26 300039 1 32 8 0 0 STATE_HEAD
2 57 26 1f0039 1 1a 20104 55 56 2 2 30a
2 58 26 28002b 1 1 4 0 0 head
2 59 26 200024 1 1 4 0 0 valid
2 60 26 20002b 1 8 20044 58 59 1 2 1102
2 61 26 1f0046 1 19 20044 57 60 2 2 30a
2 62 26 12001b 0 1 400 0 0 next_state
2 63 26 120046 1 37 6 61 62
2 64 25 3d0046 0 32 10 0 0 STATE_DATA
2 65 25 300039 0 32 10 0 0 STATE_TAIL
2 66 25 1f0039 0 1a 20030 64 65 2 2 a
2 67 25 28002b 0 1 10 0 0 tail
2 68 25 200024 0 1 10 0 0 valid
2 69 25 20002b 0 8 20030 67 68 1 2 2
2 70 25 1f0046 0 19 20030 66 69 2 2 a
2 71 25 12001b 0 1 400 0 0 next_state
2 72 25 120046 0 37 22 70 71
2 73 24 3d0046 1 32 8 0 0 STATE_DATA
2 74 24 300039 1 32 8 0 0 STATE_TAIL
2 75 24 1f0039 1 1a 20208 73 74 2 2 300a
2 76 24 28002b 1 1 18 0 0 tail
2 77 24 200024 1 1 18 0 0 valid
2 78 24 20002b 1 8 20238 76 77 1 2 10002
2 79 24 1f0046 1 19 20238 75 78 2 2 300a
2 80 24 12001b 0 1 400 0 0 next_state
2 81 24 120046 1 37 2a 79 80
2 82 23 3d0046 1 32 4 0 0 STATE_IDLE
2 83 23 300039 1 32 8 0 0 STATE_HEAD
2 84 23 1f0039 3 1a 2010c 82 83 2 2 130a
2 85 23 28002b 3 1 c 0 0 head
2 86 23 200024 3 1 c 0 0 valid
2 87 23 20002b 3 8 2024c 85 86 1 2 11102
2 88 23 1f0046 3 19 2024c 84 87 2 2 130a
2 89 23 12001b 0 1 400 0 0 next_state
2 90 23 120046 3 37 e 88 89
4 63 0 0
4 54 63 0
4 72 0 0
4 52 72 54
4 81 0 0
4 50 81 52
4 90 0 0
4 48 90 50
3 1 main.$u1 main.$u1 fsm8.1.v 0 54 1
3 1 main.$u2 main.$u2 fsm8.1.v 0 59 1
2 91 57 9000c 1 0 20004 0 0 1 4 0
2 92 57 10005 0 1 400 0 0 clock
2 93 57 1000c 1 37 11006 91 92
2 94 58 b000b 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 95 58 9000c 5b 2c 22000a 94 0 32 2 aa aa aa aa aa aa aa aa
2 96 58 17001b 2d 1 1c 0 0 clock
2 97 58 160016 2d 1b 2002c 96 0 1 2 1102
2 98 58 e0012 0 1 400 0 0 clock
2 99 58 e001b 2d 37 602e 97 98
4 99 95 95
4 95 99 0
4 93 95 95
