#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Oct 31 18:18:45 2022
# Process ID: 1674
# Current directory: /home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.runs/ebit_z7010_top_LED_controller_0_0_synth_1
# Command line: vivado -log ebit_z7010_top_LED_controller_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebit_z7010_top_LED_controller_0_0.tcl
# Log file: /home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.runs/ebit_z7010_top_LED_controller_0_0_synth_1/ebit_z7010_top_LED_controller_0_0.vds
# Journal file: /home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.runs/ebit_z7010_top_LED_controller_0_0_synth_1/vivado.jou
# Running On: LAPTOP-QKPB5NLF, OS: Linux, CPU Frequency: 3193.852 MHz, CPU Physical cores: 16, Host memory: 12890 MB
#-----------------------------------------------------------
source ebit_z7010_top_LED_controller_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2689.141 ; gain = 69.922 ; free physical = 262 ; free virtual = 5838
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/pawel5sekund/VivadoProjects/ip_repo/FOC_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/LED_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/DPUCZDX8G_v3_3_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top ebit_z7010_top_LED_controller_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1752
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2730.770 ; gain = 0.000 ; free physical = 124 ; free virtual = 5009
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ebit_z7010_top_LED_controller_0_0' [/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_LED_controller_0_0/synth/ebit_z7010_top_LED_controller_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'LED_controller_v1_0' declared at '/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ipshared/7e01/LED_controller.srcs/sources_1/imports/hdl/LED_controller_v1_0.vhd:5' bound to instance 'U0' of component 'LED_controller_v1_0' [/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_LED_controller_0_0/synth/ebit_z7010_top_LED_controller_0_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'LED_controller_v1_0' [/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ipshared/7e01/LED_controller.srcs/sources_1/imports/hdl/LED_controller_v1_0.vhd:51]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'LED_controller_v1_0_S00_AXI' declared at '/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ipshared/7e01/LED_controller.srcs/sources_1/imports/hdl/LED_controller_v1_0_S00_AXI.vhd:5' bound to instance 'LED_controller_v1_0_S00_AXI_inst' of component 'LED_controller_v1_0_S00_AXI' [/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ipshared/7e01/LED_controller.srcs/sources_1/imports/hdl/LED_controller_v1_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'LED_controller_v1_0_S00_AXI' [/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ipshared/7e01/LED_controller.srcs/sources_1/imports/hdl/LED_controller_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-226] default block is never used [/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ipshared/7e01/LED_controller.srcs/sources_1/imports/hdl/LED_controller_v1_0_S00_AXI.vhd:236]
INFO: [Synth 8-226] default block is never used [/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ipshared/7e01/LED_controller.srcs/sources_1/imports/hdl/LED_controller_v1_0_S00_AXI.vhd:366]
INFO: [Synth 8-638] synthesizing module 'counter_ON_OFF' [/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ipshared/7e01/LED_controller.srcs/sources_1/imports/hdl/counter_ON_OFF.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'counter_ON_OFF' (0#1) [/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ipshared/7e01/LED_controller.srcs/sources_1/imports/hdl/counter_ON_OFF.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'LED_controller_v1_0_S00_AXI' (0#1) [/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ipshared/7e01/LED_controller.srcs/sources_1/imports/hdl/LED_controller_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'LED_controller_v1_0' (0#1) [/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ipshared/7e01/LED_controller.srcs/sources_1/imports/hdl/LED_controller_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'ebit_z7010_top_LED_controller_0_0' (0#1) [/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_LED_controller_0_0/synth/ebit_z7010_top_LED_controller_0_0.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element LED_GREEN_OUT_reg was removed.  [/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ipshared/7e01/LED_controller.srcs/sources_1/imports/hdl/counter_ON_OFF.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element LED_RED_OUT_reg was removed.  [/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ipshared/7e01/LED_controller.srcs/sources_1/imports/hdl/counter_ON_OFF.vhd:91]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module LED_controller_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module LED_controller_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module LED_controller_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module LED_controller_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module LED_controller_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module LED_controller_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2730.770 ; gain = 0.000 ; free physical = 260 ; free virtual = 4358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2730.770 ; gain = 0.000 ; free physical = 247 ; free virtual = 4347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2730.770 ; gain = 0.000 ; free physical = 247 ; free virtual = 4346
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.770 ; gain = 0.000 ; free physical = 141 ; free virtual = 4247
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.797 ; gain = 0.000 ; free physical = 6472 ; free virtual = 6674
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:01 . Memory (MB): peak = 2794.797 ; gain = 0.000 ; free physical = 6308 ; free virtual = 6553
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 6382 ; free virtual = 7293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 6394 ; free virtual = 7305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 6402 ; free virtual = 7314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:01:26 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 6408 ; free virtual = 7328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 12    
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module ebit_z7010_top_LED_controller_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module ebit_z7010_top_LED_controller_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module ebit_z7010_top_LED_controller_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module ebit_z7010_top_LED_controller_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module ebit_z7010_top_LED_controller_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module ebit_z7010_top_LED_controller_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:30 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 6273 ; free virtual = 7261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:42 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 5662 ; free virtual = 6882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:42 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 5654 ; free virtual = 6875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 5619 ; free virtual = 6852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:52 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 5021 ; free virtual = 6408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:52 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 5021 ; free virtual = 6408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:52 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 5021 ; free virtual = 6409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:52 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 5021 ; free virtual = 6409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:52 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 5021 ; free virtual = 6410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:52 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 5021 ; free virtual = 6411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |     3|
|5     |LUT4   |   152|
|6     |LUT6   |   100|
|7     |FDRE   |   233|
|8     |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:52 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 5021 ; free virtual = 6412
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:10 . Memory (MB): peak = 2794.797 ; gain = 0.000 ; free physical = 5088 ; free virtual = 6505
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:52 . Memory (MB): peak = 2794.797 ; gain = 64.027 ; free physical = 5088 ; free virtual = 6505
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2794.797 ; gain = 0.000 ; free physical = 5065 ; free virtual = 6489
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.797 ; gain = 0.000 ; free physical = 4941 ; free virtual = 6445
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3b572653
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:02:09 . Memory (MB): peak = 2794.797 ; gain = 67.000 ; free physical = 5410 ; free virtual = 6975
INFO: [Common 17-1381] The checkpoint '/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.runs/ebit_z7010_top_LED_controller_0_0_synth_1/ebit_z7010_top_LED_controller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ebit_z7010_top_LED_controller_0_0, cache-ID = cb7e1a01db78c7ec
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/pawel5sekund/VivadoProjects/EBAZ4205/ebit_z7010.runs/ebit_z7010_top_LED_controller_0_0_synth_1/ebit_z7010_top_LED_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ebit_z7010_top_LED_controller_0_0_utilization_synth.rpt -pb ebit_z7010_top_LED_controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 18:21:37 2022...
