;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* MISO */
MISO__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
MISO__0__MASK EQU 0x04
MISO__0__PC EQU CYREG_PRT1_PC2
MISO__0__PORT EQU 1
MISO__0__SHIFT EQU 2
MISO__AG EQU CYREG_PRT1_AG
MISO__AMUX EQU CYREG_PRT1_AMUX
MISO__BIE EQU CYREG_PRT1_BIE
MISO__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO__BYP EQU CYREG_PRT1_BYP
MISO__CTL EQU CYREG_PRT1_CTL
MISO__DM0 EQU CYREG_PRT1_DM0
MISO__DM1 EQU CYREG_PRT1_DM1
MISO__DM2 EQU CYREG_PRT1_DM2
MISO__DR EQU CYREG_PRT1_DR
MISO__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO__MASK EQU 0x04
MISO__PORT EQU 1
MISO__PRT EQU CYREG_PRT1_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO__PS EQU CYREG_PRT1_PS
MISO__SHIFT EQU 2
MISO__SLW EQU CYREG_PRT1_SLW

/* MOSI */
MOSI__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
MOSI__0__MASK EQU 0x10
MOSI__0__PC EQU CYREG_PRT1_PC4
MOSI__0__PORT EQU 1
MOSI__0__SHIFT EQU 4
MOSI__AG EQU CYREG_PRT1_AG
MOSI__AMUX EQU CYREG_PRT1_AMUX
MOSI__BIE EQU CYREG_PRT1_BIE
MOSI__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOSI__BYP EQU CYREG_PRT1_BYP
MOSI__CTL EQU CYREG_PRT1_CTL
MOSI__DM0 EQU CYREG_PRT1_DM0
MOSI__DM1 EQU CYREG_PRT1_DM1
MOSI__DM2 EQU CYREG_PRT1_DM2
MOSI__DR EQU CYREG_PRT1_DR
MOSI__INP_DIS EQU CYREG_PRT1_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT1_LCD_EN
MOSI__MASK EQU 0x10
MOSI__PORT EQU 1
MOSI__PRT EQU CYREG_PRT1_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOSI__PS EQU CYREG_PRT1_PS
MOSI__SHIFT EQU 4
MOSI__SLW EQU CYREG_PRT1_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* SCLK */
SCLK__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
SCLK__0__MASK EQU 0x20
SCLK__0__PC EQU CYREG_PRT1_PC5
SCLK__0__PORT EQU 1
SCLK__0__SHIFT EQU 5
SCLK__AG EQU CYREG_PRT1_AG
SCLK__AMUX EQU CYREG_PRT1_AMUX
SCLK__BIE EQU CYREG_PRT1_BIE
SCLK__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCLK__BYP EQU CYREG_PRT1_BYP
SCLK__CTL EQU CYREG_PRT1_CTL
SCLK__DM0 EQU CYREG_PRT1_DM0
SCLK__DM1 EQU CYREG_PRT1_DM1
SCLK__DM2 EQU CYREG_PRT1_DM2
SCLK__DR EQU CYREG_PRT1_DR
SCLK__INP_DIS EQU CYREG_PRT1_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT1_LCD_EN
SCLK__MASK EQU 0x20
SCLK__PORT EQU 1
SCLK__PRT EQU CYREG_PRT1_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCLK__PS EQU CYREG_PRT1_PS
SCLK__SHIFT EQU 5
SCLK__SLW EQU CYREG_PRT1_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* CS_J2 */
CS_J2__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
CS_J2__0__MASK EQU 0x80
CS_J2__0__PC EQU CYREG_PRT1_PC7
CS_J2__0__PORT EQU 1
CS_J2__0__SHIFT EQU 7
CS_J2__AG EQU CYREG_PRT1_AG
CS_J2__AMUX EQU CYREG_PRT1_AMUX
CS_J2__BIE EQU CYREG_PRT1_BIE
CS_J2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CS_J2__BYP EQU CYREG_PRT1_BYP
CS_J2__CTL EQU CYREG_PRT1_CTL
CS_J2__DM0 EQU CYREG_PRT1_DM0
CS_J2__DM1 EQU CYREG_PRT1_DM1
CS_J2__DM2 EQU CYREG_PRT1_DM2
CS_J2__DR EQU CYREG_PRT1_DR
CS_J2__INP_DIS EQU CYREG_PRT1_INP_DIS
CS_J2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CS_J2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CS_J2__LCD_EN EQU CYREG_PRT1_LCD_EN
CS_J2__MASK EQU 0x80
CS_J2__PORT EQU 1
CS_J2__PRT EQU CYREG_PRT1_PRT
CS_J2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CS_J2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CS_J2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CS_J2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CS_J2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CS_J2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CS_J2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CS_J2__PS EQU CYREG_PRT1_PS
CS_J2__SHIFT EQU 7
CS_J2__SLW EQU CYREG_PRT1_SLW

/* CS_J3 */
CS_J3__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
CS_J3__0__MASK EQU 0x40
CS_J3__0__PC EQU CYREG_PRT1_PC6
CS_J3__0__PORT EQU 1
CS_J3__0__SHIFT EQU 6
CS_J3__AG EQU CYREG_PRT1_AG
CS_J3__AMUX EQU CYREG_PRT1_AMUX
CS_J3__BIE EQU CYREG_PRT1_BIE
CS_J3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CS_J3__BYP EQU CYREG_PRT1_BYP
CS_J3__CTL EQU CYREG_PRT1_CTL
CS_J3__DM0 EQU CYREG_PRT1_DM0
CS_J3__DM1 EQU CYREG_PRT1_DM1
CS_J3__DM2 EQU CYREG_PRT1_DM2
CS_J3__DR EQU CYREG_PRT1_DR
CS_J3__INP_DIS EQU CYREG_PRT1_INP_DIS
CS_J3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CS_J3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CS_J3__LCD_EN EQU CYREG_PRT1_LCD_EN
CS_J3__MASK EQU 0x40
CS_J3__PORT EQU 1
CS_J3__PRT EQU CYREG_PRT1_PRT
CS_J3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CS_J3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CS_J3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CS_J3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CS_J3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CS_J3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CS_J3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CS_J3__PS EQU CYREG_PRT1_PS
CS_J3__SHIFT EQU 6
CS_J3__SLW EQU CYREG_PRT1_SLW

/* J1_EN */
J1_EN__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
J1_EN__0__MASK EQU 0x04
J1_EN__0__PC EQU CYREG_PRT2_PC2
J1_EN__0__PORT EQU 2
J1_EN__0__SHIFT EQU 2
J1_EN__AG EQU CYREG_PRT2_AG
J1_EN__AMUX EQU CYREG_PRT2_AMUX
J1_EN__BIE EQU CYREG_PRT2_BIE
J1_EN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
J1_EN__BYP EQU CYREG_PRT2_BYP
J1_EN__CTL EQU CYREG_PRT2_CTL
J1_EN__DM0 EQU CYREG_PRT2_DM0
J1_EN__DM1 EQU CYREG_PRT2_DM1
J1_EN__DM2 EQU CYREG_PRT2_DM2
J1_EN__DR EQU CYREG_PRT2_DR
J1_EN__INP_DIS EQU CYREG_PRT2_INP_DIS
J1_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
J1_EN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
J1_EN__LCD_EN EQU CYREG_PRT2_LCD_EN
J1_EN__MASK EQU 0x04
J1_EN__PORT EQU 2
J1_EN__PRT EQU CYREG_PRT2_PRT
J1_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
J1_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
J1_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
J1_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
J1_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
J1_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
J1_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
J1_EN__PS EQU CYREG_PRT2_PS
J1_EN__SHIFT EQU 2
J1_EN__SLW EQU CYREG_PRT2_SLW

/* J2_EN */
J2_EN__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
J2_EN__0__MASK EQU 0x02
J2_EN__0__PC EQU CYREG_PRT0_PC1
J2_EN__0__PORT EQU 0
J2_EN__0__SHIFT EQU 1
J2_EN__AG EQU CYREG_PRT0_AG
J2_EN__AMUX EQU CYREG_PRT0_AMUX
J2_EN__BIE EQU CYREG_PRT0_BIE
J2_EN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
J2_EN__BYP EQU CYREG_PRT0_BYP
J2_EN__CTL EQU CYREG_PRT0_CTL
J2_EN__DM0 EQU CYREG_PRT0_DM0
J2_EN__DM1 EQU CYREG_PRT0_DM1
J2_EN__DM2 EQU CYREG_PRT0_DM2
J2_EN__DR EQU CYREG_PRT0_DR
J2_EN__INP_DIS EQU CYREG_PRT0_INP_DIS
J2_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
J2_EN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
J2_EN__LCD_EN EQU CYREG_PRT0_LCD_EN
J2_EN__MASK EQU 0x02
J2_EN__PORT EQU 0
J2_EN__PRT EQU CYREG_PRT0_PRT
J2_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
J2_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
J2_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
J2_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
J2_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
J2_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
J2_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
J2_EN__PS EQU CYREG_PRT0_PS
J2_EN__SHIFT EQU 1
J2_EN__SLW EQU CYREG_PRT0_SLW

/* J3_EN */
J3_EN__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
J3_EN__0__MASK EQU 0x80
J3_EN__0__PC EQU CYREG_PRT0_PC7
J3_EN__0__PORT EQU 0
J3_EN__0__SHIFT EQU 7
J3_EN__AG EQU CYREG_PRT0_AG
J3_EN__AMUX EQU CYREG_PRT0_AMUX
J3_EN__BIE EQU CYREG_PRT0_BIE
J3_EN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
J3_EN__BYP EQU CYREG_PRT0_BYP
J3_EN__CTL EQU CYREG_PRT0_CTL
J3_EN__DM0 EQU CYREG_PRT0_DM0
J3_EN__DM1 EQU CYREG_PRT0_DM1
J3_EN__DM2 EQU CYREG_PRT0_DM2
J3_EN__DR EQU CYREG_PRT0_DR
J3_EN__INP_DIS EQU CYREG_PRT0_INP_DIS
J3_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
J3_EN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
J3_EN__LCD_EN EQU CYREG_PRT0_LCD_EN
J3_EN__MASK EQU 0x80
J3_EN__PORT EQU 0
J3_EN__PRT EQU CYREG_PRT0_PRT
J3_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
J3_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
J3_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
J3_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
J3_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
J3_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
J3_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
J3_EN__PS EQU CYREG_PRT0_PS
J3_EN__SHIFT EQU 7
J3_EN__SLW EQU CYREG_PRT0_SLW

/* J1_DIR */
J1_DIR__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
J1_DIR__0__MASK EQU 0x01
J1_DIR__0__PC EQU CYREG_PRT2_PC0
J1_DIR__0__PORT EQU 2
J1_DIR__0__SHIFT EQU 0
J1_DIR__AG EQU CYREG_PRT2_AG
J1_DIR__AMUX EQU CYREG_PRT2_AMUX
J1_DIR__BIE EQU CYREG_PRT2_BIE
J1_DIR__BIT_MASK EQU CYREG_PRT2_BIT_MASK
J1_DIR__BYP EQU CYREG_PRT2_BYP
J1_DIR__CTL EQU CYREG_PRT2_CTL
J1_DIR__DM0 EQU CYREG_PRT2_DM0
J1_DIR__DM1 EQU CYREG_PRT2_DM1
J1_DIR__DM2 EQU CYREG_PRT2_DM2
J1_DIR__DR EQU CYREG_PRT2_DR
J1_DIR__INP_DIS EQU CYREG_PRT2_INP_DIS
J1_DIR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
J1_DIR__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
J1_DIR__LCD_EN EQU CYREG_PRT2_LCD_EN
J1_DIR__MASK EQU 0x01
J1_DIR__PORT EQU 2
J1_DIR__PRT EQU CYREG_PRT2_PRT
J1_DIR__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
J1_DIR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
J1_DIR__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
J1_DIR__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
J1_DIR__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
J1_DIR__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
J1_DIR__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
J1_DIR__PS EQU CYREG_PRT2_PS
J1_DIR__SHIFT EQU 0
J1_DIR__SLW EQU CYREG_PRT2_SLW

/* J1_POT */
J1_POT__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
J1_POT__0__MASK EQU 0x80
J1_POT__0__PC EQU CYREG_PRT2_PC7
J1_POT__0__PORT EQU 2
J1_POT__0__SHIFT EQU 7
J1_POT__AG EQU CYREG_PRT2_AG
J1_POT__AMUX EQU CYREG_PRT2_AMUX
J1_POT__BIE EQU CYREG_PRT2_BIE
J1_POT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
J1_POT__BYP EQU CYREG_PRT2_BYP
J1_POT__CTL EQU CYREG_PRT2_CTL
J1_POT__DM0 EQU CYREG_PRT2_DM0
J1_POT__DM1 EQU CYREG_PRT2_DM1
J1_POT__DM2 EQU CYREG_PRT2_DM2
J1_POT__DR EQU CYREG_PRT2_DR
J1_POT__INP_DIS EQU CYREG_PRT2_INP_DIS
J1_POT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
J1_POT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
J1_POT__LCD_EN EQU CYREG_PRT2_LCD_EN
J1_POT__MASK EQU 0x80
J1_POT__PORT EQU 2
J1_POT__PRT EQU CYREG_PRT2_PRT
J1_POT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
J1_POT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
J1_POT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
J1_POT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
J1_POT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
J1_POT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
J1_POT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
J1_POT__PS EQU CYREG_PRT2_PS
J1_POT__SHIFT EQU 7
J1_POT__SLW EQU CYREG_PRT2_SLW

/* J2_DIR */
J2_DIR__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
J2_DIR__0__MASK EQU 0x10
J2_DIR__0__PC EQU CYREG_PRT0_PC4
J2_DIR__0__PORT EQU 0
J2_DIR__0__SHIFT EQU 4
J2_DIR__AG EQU CYREG_PRT0_AG
J2_DIR__AMUX EQU CYREG_PRT0_AMUX
J2_DIR__BIE EQU CYREG_PRT0_BIE
J2_DIR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
J2_DIR__BYP EQU CYREG_PRT0_BYP
J2_DIR__CTL EQU CYREG_PRT0_CTL
J2_DIR__DM0 EQU CYREG_PRT0_DM0
J2_DIR__DM1 EQU CYREG_PRT0_DM1
J2_DIR__DM2 EQU CYREG_PRT0_DM2
J2_DIR__DR EQU CYREG_PRT0_DR
J2_DIR__INP_DIS EQU CYREG_PRT0_INP_DIS
J2_DIR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
J2_DIR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
J2_DIR__LCD_EN EQU CYREG_PRT0_LCD_EN
J2_DIR__MASK EQU 0x10
J2_DIR__PORT EQU 0
J2_DIR__PRT EQU CYREG_PRT0_PRT
J2_DIR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
J2_DIR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
J2_DIR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
J2_DIR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
J2_DIR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
J2_DIR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
J2_DIR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
J2_DIR__PS EQU CYREG_PRT0_PS
J2_DIR__SHIFT EQU 4
J2_DIR__SLW EQU CYREG_PRT0_SLW

/* J2_LIM */
J2_LIM__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
J2_LIM__0__MASK EQU 0x40
J2_LIM__0__PC EQU CYREG_PRT2_PC6
J2_LIM__0__PORT EQU 2
J2_LIM__0__SHIFT EQU 6
J2_LIM__AG EQU CYREG_PRT2_AG
J2_LIM__AMUX EQU CYREG_PRT2_AMUX
J2_LIM__BIE EQU CYREG_PRT2_BIE
J2_LIM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
J2_LIM__BYP EQU CYREG_PRT2_BYP
J2_LIM__CTL EQU CYREG_PRT2_CTL
J2_LIM__DM0 EQU CYREG_PRT2_DM0
J2_LIM__DM1 EQU CYREG_PRT2_DM1
J2_LIM__DM2 EQU CYREG_PRT2_DM2
J2_LIM__DR EQU CYREG_PRT2_DR
J2_LIM__INP_DIS EQU CYREG_PRT2_INP_DIS
J2_LIM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
J2_LIM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
J2_LIM__LCD_EN EQU CYREG_PRT2_LCD_EN
J2_LIM__MASK EQU 0x40
J2_LIM__PORT EQU 2
J2_LIM__PRT EQU CYREG_PRT2_PRT
J2_LIM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
J2_LIM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
J2_LIM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
J2_LIM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
J2_LIM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
J2_LIM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
J2_LIM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
J2_LIM__PS EQU CYREG_PRT2_PS
J2_LIM__SHIFT EQU 6
J2_LIM__SLW EQU CYREG_PRT2_SLW

/* J3_DIR */
J3_DIR__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
J3_DIR__0__MASK EQU 0x20
J3_DIR__0__PC EQU CYREG_PRT0_PC5
J3_DIR__0__PORT EQU 0
J3_DIR__0__SHIFT EQU 5
J3_DIR__AG EQU CYREG_PRT0_AG
J3_DIR__AMUX EQU CYREG_PRT0_AMUX
J3_DIR__BIE EQU CYREG_PRT0_BIE
J3_DIR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
J3_DIR__BYP EQU CYREG_PRT0_BYP
J3_DIR__CTL EQU CYREG_PRT0_CTL
J3_DIR__DM0 EQU CYREG_PRT0_DM0
J3_DIR__DM1 EQU CYREG_PRT0_DM1
J3_DIR__DM2 EQU CYREG_PRT0_DM2
J3_DIR__DR EQU CYREG_PRT0_DR
J3_DIR__INP_DIS EQU CYREG_PRT0_INP_DIS
J3_DIR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
J3_DIR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
J3_DIR__LCD_EN EQU CYREG_PRT0_LCD_EN
J3_DIR__MASK EQU 0x20
J3_DIR__PORT EQU 0
J3_DIR__PRT EQU CYREG_PRT0_PRT
J3_DIR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
J3_DIR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
J3_DIR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
J3_DIR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
J3_DIR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
J3_DIR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
J3_DIR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
J3_DIR__PS EQU CYREG_PRT0_PS
J3_DIR__SHIFT EQU 5
J3_DIR__SLW EQU CYREG_PRT0_SLW

/* J3_LIM */
J3_LIM__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
J3_LIM__0__MASK EQU 0x20
J3_LIM__0__PC EQU CYREG_PRT2_PC5
J3_LIM__0__PORT EQU 2
J3_LIM__0__SHIFT EQU 5
J3_LIM__AG EQU CYREG_PRT2_AG
J3_LIM__AMUX EQU CYREG_PRT2_AMUX
J3_LIM__BIE EQU CYREG_PRT2_BIE
J3_LIM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
J3_LIM__BYP EQU CYREG_PRT2_BYP
J3_LIM__CTL EQU CYREG_PRT2_CTL
J3_LIM__DM0 EQU CYREG_PRT2_DM0
J3_LIM__DM1 EQU CYREG_PRT2_DM1
J3_LIM__DM2 EQU CYREG_PRT2_DM2
J3_LIM__DR EQU CYREG_PRT2_DR
J3_LIM__INP_DIS EQU CYREG_PRT2_INP_DIS
J3_LIM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
J3_LIM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
J3_LIM__LCD_EN EQU CYREG_PRT2_LCD_EN
J3_LIM__MASK EQU 0x20
J3_LIM__PORT EQU 2
J3_LIM__PRT EQU CYREG_PRT2_PRT
J3_LIM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
J3_LIM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
J3_LIM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
J3_LIM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
J3_LIM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
J3_LIM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
J3_LIM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
J3_LIM__PS EQU CYREG_PRT2_PS
J3_LIM__SHIFT EQU 5
J3_LIM__SLW EQU CYREG_PRT2_SLW

/* SPIM_1 */
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB10_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB10_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB10_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB10_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB10_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB10_F1
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB10_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB10_ST

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

/* rx_isr */
rx_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
rx_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
rx_isr__INTC_MASK EQU 0x02
rx_isr__INTC_NUMBER EQU 1
rx_isr__INTC_PRIOR_NUM EQU 7
rx_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
rx_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
rx_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x03
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x08
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x08

/* J1_STEP */
J1_STEP__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
J1_STEP__0__MASK EQU 0x02
J1_STEP__0__PC EQU CYREG_PRT2_PC1
J1_STEP__0__PORT EQU 2
J1_STEP__0__SHIFT EQU 1
J1_STEP__AG EQU CYREG_PRT2_AG
J1_STEP__AMUX EQU CYREG_PRT2_AMUX
J1_STEP__BIE EQU CYREG_PRT2_BIE
J1_STEP__BIT_MASK EQU CYREG_PRT2_BIT_MASK
J1_STEP__BYP EQU CYREG_PRT2_BYP
J1_STEP__CTL EQU CYREG_PRT2_CTL
J1_STEP__DM0 EQU CYREG_PRT2_DM0
J1_STEP__DM1 EQU CYREG_PRT2_DM1
J1_STEP__DM2 EQU CYREG_PRT2_DM2
J1_STEP__DR EQU CYREG_PRT2_DR
J1_STEP__INP_DIS EQU CYREG_PRT2_INP_DIS
J1_STEP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
J1_STEP__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
J1_STEP__LCD_EN EQU CYREG_PRT2_LCD_EN
J1_STEP__MASK EQU 0x02
J1_STEP__PORT EQU 2
J1_STEP__PRT EQU CYREG_PRT2_PRT
J1_STEP__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
J1_STEP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
J1_STEP__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
J1_STEP__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
J1_STEP__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
J1_STEP__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
J1_STEP__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
J1_STEP__PS EQU CYREG_PRT2_PS
J1_STEP__SHIFT EQU 1
J1_STEP__SLW EQU CYREG_PRT2_SLW

/* J2_STEP */
J2_STEP__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
J2_STEP__0__MASK EQU 0x04
J2_STEP__0__PC EQU CYREG_PRT0_PC2
J2_STEP__0__PORT EQU 0
J2_STEP__0__SHIFT EQU 2
J2_STEP__AG EQU CYREG_PRT0_AG
J2_STEP__AMUX EQU CYREG_PRT0_AMUX
J2_STEP__BIE EQU CYREG_PRT0_BIE
J2_STEP__BIT_MASK EQU CYREG_PRT0_BIT_MASK
J2_STEP__BYP EQU CYREG_PRT0_BYP
J2_STEP__CTL EQU CYREG_PRT0_CTL
J2_STEP__DM0 EQU CYREG_PRT0_DM0
J2_STEP__DM1 EQU CYREG_PRT0_DM1
J2_STEP__DM2 EQU CYREG_PRT0_DM2
J2_STEP__DR EQU CYREG_PRT0_DR
J2_STEP__INP_DIS EQU CYREG_PRT0_INP_DIS
J2_STEP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
J2_STEP__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
J2_STEP__LCD_EN EQU CYREG_PRT0_LCD_EN
J2_STEP__MASK EQU 0x04
J2_STEP__PORT EQU 0
J2_STEP__PRT EQU CYREG_PRT0_PRT
J2_STEP__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
J2_STEP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
J2_STEP__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
J2_STEP__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
J2_STEP__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
J2_STEP__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
J2_STEP__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
J2_STEP__PS EQU CYREG_PRT0_PS
J2_STEP__SHIFT EQU 2
J2_STEP__SLW EQU CYREG_PRT0_SLW

/* J3_STEP */
J3_STEP__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
J3_STEP__0__MASK EQU 0x40
J3_STEP__0__PC EQU CYREG_PRT0_PC6
J3_STEP__0__PORT EQU 0
J3_STEP__0__SHIFT EQU 6
J3_STEP__AG EQU CYREG_PRT0_AG
J3_STEP__AMUX EQU CYREG_PRT0_AMUX
J3_STEP__BIE EQU CYREG_PRT0_BIE
J3_STEP__BIT_MASK EQU CYREG_PRT0_BIT_MASK
J3_STEP__BYP EQU CYREG_PRT0_BYP
J3_STEP__CTL EQU CYREG_PRT0_CTL
J3_STEP__DM0 EQU CYREG_PRT0_DM0
J3_STEP__DM1 EQU CYREG_PRT0_DM1
J3_STEP__DM2 EQU CYREG_PRT0_DM2
J3_STEP__DR EQU CYREG_PRT0_DR
J3_STEP__INP_DIS EQU CYREG_PRT0_INP_DIS
J3_STEP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
J3_STEP__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
J3_STEP__LCD_EN EQU CYREG_PRT0_LCD_EN
J3_STEP__MASK EQU 0x40
J3_STEP__PORT EQU 0
J3_STEP__PRT EQU CYREG_PRT0_PRT
J3_STEP__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
J3_STEP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
J3_STEP__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
J3_STEP__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
J3_STEP__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
J3_STEP__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
J3_STEP__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
J3_STEP__PS EQU CYREG_PRT0_PS
J3_STEP__SHIFT EQU 6
J3_STEP__SLW EQU CYREG_PRT0_SLW

/* NCO_ISR */
NCO_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
NCO_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
NCO_ISR__INTC_MASK EQU 0x01
NCO_ISR__INTC_NUMBER EQU 0
NCO_ISR__INTC_PRIOR_NUM EQU 4
NCO_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
NCO_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
NCO_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_DelSig_1 */
ADC_DelSig_1_Bypass_P03__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
ADC_DelSig_1_Bypass_P03__0__MASK EQU 0x08
ADC_DelSig_1_Bypass_P03__0__PC EQU CYREG_PRT0_PC3
ADC_DelSig_1_Bypass_P03__0__PORT EQU 0
ADC_DelSig_1_Bypass_P03__0__SHIFT EQU 3
ADC_DelSig_1_Bypass_P03__AG EQU CYREG_PRT0_AG
ADC_DelSig_1_Bypass_P03__AMUX EQU CYREG_PRT0_AMUX
ADC_DelSig_1_Bypass_P03__BIE EQU CYREG_PRT0_BIE
ADC_DelSig_1_Bypass_P03__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_DelSig_1_Bypass_P03__BYP EQU CYREG_PRT0_BYP
ADC_DelSig_1_Bypass_P03__CTL EQU CYREG_PRT0_CTL
ADC_DelSig_1_Bypass_P03__DM0 EQU CYREG_PRT0_DM0
ADC_DelSig_1_Bypass_P03__DM1 EQU CYREG_PRT0_DM1
ADC_DelSig_1_Bypass_P03__DM2 EQU CYREG_PRT0_DM2
ADC_DelSig_1_Bypass_P03__DR EQU CYREG_PRT0_DR
ADC_DelSig_1_Bypass_P03__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_DelSig_1_Bypass_P03__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_DelSig_1_Bypass_P03__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_DelSig_1_Bypass_P03__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_DelSig_1_Bypass_P03__MASK EQU 0x08
ADC_DelSig_1_Bypass_P03__PORT EQU 0
ADC_DelSig_1_Bypass_P03__PRT EQU CYREG_PRT0_PRT
ADC_DelSig_1_Bypass_P03__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_DelSig_1_Bypass_P03__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_DelSig_1_Bypass_P03__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_DelSig_1_Bypass_P03__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_DelSig_1_Bypass_P03__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_DelSig_1_Bypass_P03__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_DelSig_1_Bypass_P03__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_DelSig_1_Bypass_P03__PS EQU CYREG_PRT0_PS
ADC_DelSig_1_Bypass_P03__SHIFT EQU 3
ADC_DelSig_1_Bypass_P03__SLW EQU CYREG_PRT0_SLW
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 72000000
BCLK__BUS_CLK__KHZ EQU 72000
BCLK__BUS_CLK__MHZ EQU 72
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
