// Seed: 1356171474
module module_0;
  wor  id_1 = 1;
  wire id_2;
  wire id_4;
  assign {1 & id_1, 1'b0} = id_1;
  assign id_1 = 1;
  assign module_1.type_13 = 0;
  assign id_2 = id_4;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input supply1 id_2,
    input tri0 id_3,
    output wire id_4,
    output tri1 id_5,
    input uwire id_6,
    output tri1 id_7
);
  assign id_1 = 1;
  xor primCall (id_0, id_2, id_3, id_6);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_7 <= 1;
  end
  wire id_11 = id_8;
  wire id_12;
  wire id_13;
  wire id_14;
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
  wire id_15;
endmodule
