Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun 30 15:27:26 2023
| Host         : DESKTOP-AD02GFS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Generateur_Pattern_control_sets_placed.rpt
| Design       : Generateur_Pattern
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             118 |           43 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |              80 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+
|        Clock Signal        |                                         Enable Signal                                        |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+----------------------------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+
|  clock_VGA0/inst/clk_25MHz | Synchro0/sel                                                                                 | Gaussien/bbstub_locked |                3 |             10 |         3.33 |
|  clock_VGA0/inst/clk_25MHz | Synchro0/E[0]                                                                                | Gaussien/bbstub_locked |                3 |             10 |         3.33 |
|  clock_VGA0/inst/clk_25MHz | Synchro0/Convolution_Bleu0                                                                   | Gaussien/bbstub_locked |                3 |             12 |         4.00 |
|  clock_VGA0/inst/clk_25MHz | Gaussien/Fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | Gaussien/bbstub_locked |                4 |             20 |         5.00 |
|  clock_VGA0/inst/clk_25MHz | Gaussien/Fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | Gaussien/bbstub_locked |                4 |             20 |         5.00 |
|  clock_VGA0/inst/clk_25MHz | Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | Gaussien/bbstub_locked |                5 |             20 |         4.00 |
|  clock_VGA0/inst/clk_25MHz | Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | Gaussien/bbstub_locked |                5 |             20 |         4.00 |
|  clock_VGA0/inst/clk_25MHz | clock_VGA0/inst/locked                                                                       |                        |                8 |             32 |         4.00 |
|  clock_VGA0/inst/clk_25MHz |                                                                                              | Gaussien/bbstub_locked |               45 |            126 |         2.80 |
+----------------------------+----------------------------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+


