>C:\eda\ghdl\lib/ghdl\synopsys\v93\
../../src/ieee/v93/std_logic_1164.vhdl
>C:\eda\ghdl\lib/ghdl\synopsys\v93\
../../src/ieee/v93/std_logic_1164-body.vhdl
>C:\eda\ghdl\lib/ghdl\synopsys\v93\
../../src/ieee/v93/numeric_std.vhdl
>C:\eda\ghdl\lib/ghdl\synopsys\v93\
../../src/ieee/v93/numeric_std-body.vhdl
>
FD.vhd
>
Reg_ClkEnable.vhd
>C:\eda\ghdl\lib/ghdl\synopsys\v93\
../../src/synopsys/std_logic_arith.vhdl
>C:\eda\ghdl\lib/ghdl\synopsys\v93\
../../src/synopsys/std_logic_signed.vhdl
>
somador.vhd
>
deslocador_combinatorio.vhd
>
xsign.vhd
>C:\eda\ghdl\lib/ghdl\synopsys\v93\
../../src/synopsys/std_logic_unsigned.vhdl
>
Mux4x1.vhd
>C:\eda\ghdl\lib/ghdl\std\v93\
../../src/std/v93/textio.vhdl
>C:\eda\ghdl\lib/ghdl\std\v93\
../../src/std/v93/textio-body.vhdl
>C:\eda\ghdl\lib/ghdl\synopsys\v93\
../../src/ieee/math_real.vhdl
>C:\eda\ghdl\lib/ghdl\synopsys\v93\
../../src/ieee/math_real-body.vhdl
>
Ram.vhd
>
Mux2x1.vhd
>
RegisterFile.vhd
>
ULA.vhd
