<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20190509171902990\Trident\device\devspec\arch?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20190509171902990/Trident/device/devspec/arch/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" ditaarch:DITAArchVersion="1.2" class="- topic/topic " xml:lang="en-US" base="Saratoga" id="Interfaces" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)   " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="topic:1;10:468">
   <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="title:1;13:26">PCIe Data Path Integrity</title>
   <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="body:1;16:32">
      <p class="- topic/p " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="p:1;20:29">The following figure highlights and shows the data path protection inside the PCIe Subsystem and on its interfaces and submodules.</p>
      <note audience="MSCCInternal" class="- topic/note " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="note:1;25:32">
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="p:2;28:24">Source Graphics: <xref href="http://bby1dms01.pmc-sierra.internal/DocMgmt/fileinfo.cfm?file_id=438149" scope="external" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="xref:1;32:34"><?ditaot gentext?>http://bby1dms01.pmc-sierra.internal/DocMgmt/fileinfo.cfm?file_id=438149</xref>
         </p>
      </note>
      <fig class="- topic/fig " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="fig:1;38:31">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="title:2;41:32">PCIe subsystem data path integrity</title>
         <image audience="PMCInternal" href="graphics/trident_datapath_integrity_int.svg" placement="inline" width="6in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="image:1;48:33"/>
         <image audience="ROW all_customers" href="graphics/trident_datapath_integrity_ext.svg" placement="inline" width="6in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="image:2;55:33"/>
      </fig>
      <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="ul:1;59:31">
         <li class="- topic/li " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:1;63:33">PCIe LCRC/ECRC protects the TLP in flight.</li>
         <li class="- topic/li " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:2;67:33">Internal Parity bit per data Byte is generated with Overlapping protection with LCRC.</li>
         <li class="- topic/li " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:3;71:33">Parity protects the TLP through the switch.</li>
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:4;74:26">TLP Editor updates Parity.<ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="ul:2;76:29">
               <li class="- topic/li " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:5;80:39">Two identical blocks generate incremental update of Parity.</li>
               <li class="- topic/li " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:6;84:39">If the two blocks are not consistent, an Internal error is flagged.</li>
               <li class="- topic/li " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:7;88:39">ECRC is marked as modified. It is not re-generated at the Editor.</li>
               <li class="- topic/li " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:8;92:39">
                  <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="p:3;95:33">NOTE: this is not abutment; rather, it is equivalent to overlapping Parity - if the TLP arrived at the editor with a parity error it is guaranteed to exit the editor with a parity error. </p>
               </li>
               <li class="- topic/li " rev="deltaxml-add" status="new" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:9;101:33">If a TLP is known to have bad ECRC, it will be marked so that the regenerated ECRC is inverted to retain the bad ECRC status</li>
            </ul>
         </li>
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:10;106:27">PCIe LCRC and ECRC are re-generated with Overlapping protection with Parity.</li>
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:11;109:27">All RAMs have Single Error Correction, Double Error Detection (SECDED) ECC protection.</li>
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:12;112:27">Parity information is stored in the ECC protected RAM and therefore RAM ECC is calculated based on data+parity.</li>
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:13;115:27">
            <p class="- topic/p " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="p:4;119:35">Rule Search Tables (RST) RAM rules have SECDED ECC. RST CAMs have a parity bit per entry.</p>
         </li>
      </ul>
      <p class="- topic/p " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="p:5;125:29">Internal errors result in dropped TLPs.</p>
      <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="ul:3;128:31">
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:14;131:27">Double bit ECC Error on any RAM.</li>
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:15;134:27">Data path Parity Error on CAMs.</li>
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:16;137:27">TLP Timeout through the Switch Core Interconnect.</li>
      </ul>
      <p class="- topic/p " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="p:6;142:29">Any internal error triggers IER containment, and the error is reported by AER mechanism.</p>
      <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="ul:4;145:23">
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:17;148:27">
            <p class="- topic/p " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="p:7;152:35">MSI interrupts and completions are passed from switch to host </p>
         </li>
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:18;156:27">
            <p class="- topic/p " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="p:8;160:35">Configuration requests are passed from host to switch </p>
         </li>
      </ul>
      <p class="- topic/p " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="p:9;166:29">Switchtec handles internal errors as follows:</p>
      <ol class="- topic/ol " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="ol:1;169:31">
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:19;172:27">Nullify the TLP</li>
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:20;175:27">Trap the header of the TLP that caused the internal error</li>
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:21;178:27">Discard all subsequent traffic in that direction</li>
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:22;181:27">Allow Host to determine why traffic has stopped <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="ul:5;183:37">
               <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:23;186:33">TLPs to/from FW/PPU are classified, marked and allowed to pass</li>
               <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:24;189:33">FW/PPU generates Error Message to Host through Upstream P2P Bridge</li>
               <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:25;192:33">Host queries error registers using Configuration Reads</li>
               <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:26;195:33">FW/PPU synthesizes Configuration Completions</li>
            </ul>
         </li>
      </ol>
      <section class="- topic/section " audience="PMCInternal" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="section:1;202:39">
         <p class="- topic/p " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="p:10;206:32">
            <b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="b:1;209:27">Control data path integrity</b>
            <note audience="MSCCInternal" class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="note:2;213:33">
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="p:11;216:31">Source Graphics: <xref href="http://bby1dms01.pmc-sierra.internal/DocMgmt/fileinfo.cfm?file_id=438149" scope="external" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="xref:2;220:40"><?ditaot gentext?>http://bby1dms01.pmc-sierra.internal/DocMgmt/fileinfo.cfm?file_id=438149</xref>
               </p>
            </note>
         </p>
         <p class="- topic/p " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="p:12;227:32">
            <fig class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="fig:2;230:31">
               <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="title:3;233:38">Control data path integrity</title>
               <image href="graphics/trident_arch_ppu_di.svg" placement="inline" width="5in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="image:3;239:39"/>
            </fig>
         </p>
         <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="ul:6;244:34">
            <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:27;247:30">TLPs sent to PPU/FW are not modified so the ECRC is valid</li>
            <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:28;250:30">ECRC is checked at Switch Port Ingress and status is added to TLP metadata</li>
            <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:29;253:30">ECRC is passed to L2 Cache so it “could” be checked by Firmware</li>
            <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:30;256:30">Parity and ECC are only checked (and not terminated) at PPU and flagged to Firmware.</li>
            <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:31;259:30">Parity is checked at entrance to the MIPS® CPU Complex and flagged to Firmware</li>
            <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:32;262:30">ECC is generated for data placed in L1 or L2 Cache</li>
            <li audience="PMCInternal" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\arch\trident_datapath_integrity.xml" xtrc="li:33;266:30">Adding DI across the MIPs CPUs would impact performance and drive up power/area</li>
         </ul>
      </section>
   </body>
</topic>