/** ==================================================================
 *  @file   simcop_regs_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   SIMCOP_REGS
 *
 *  @Filename:    simcop_regs_cred.h
 *
 *  @Description: OCP port 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __SIMCOP_REGS_CRED_H
#define __SIMCOP_REGS_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance SIMCOP_REGS of component SIMCOP_REGS mapped in MONICA at address 0x55060000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component SIMCOP_REGS
     *
     */

    /* 
     *  List of bundle arrays for component SIMCOP_REGS
     *
     */
                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP                     0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP__ELSIZE
 *
 * @BRIEF        SIMCOP_HWSEQ_STEP bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP__ELSIZE             0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP__NELEMS
 *
 * @BRIEF        SIMCOP_HWSEQ_STEP bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP__NELEMS             4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_IRQ
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_IRQ                            0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_IRQ__ELSIZE
 *
 * @BRIEF        SIMCOP_IRQ bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_IRQ__ELSIZE                    0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_IRQ__NELEMS
 *
 * @BRIEF        SIMCOP_IRQ bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_IRQ__NELEMS                    4

    /* 
     *  List of bundles for component SIMCOP_REGS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__OFFSET
 *
 * @BRIEF        Register SIMCOP_HWSEQ_STEP_CTRL offset in bundle SIMCOP_HWSEQ_STEP 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__OFFSET        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__OFFSET
 *
 * @BRIEF        Register SIMCOP_HWSEQ_STEP_SWITCH offset in bundle SIMCOP_HWSEQ_STEP 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__OFFSET      0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__OFFSET
 *
 * @BRIEF        Register SIMCOP_HWSEQ_STEP_IMX_CTRL offset in bundle SIMCOP_HWSEQ_STEP 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__OFFSET    0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__OFFSET
 *
 * @BRIEF        Register SIMCOP_HWSEQ_STEP_CTRL2 offset in bundle SIMCOP_HWSEQ_STEP 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__OFFSET       0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__OFFSET
 *
 * @BRIEF        Register SIMCOP_HL_IRQSTATUS_RAW offset in bundle SIMCOP_IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__OFFSET       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__OFFSET
 *
 * @BRIEF        Register SIMCOP_HL_IRQSTATUS offset in bundle SIMCOP_IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__OFFSET           0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__OFFSET
 *
 * @BRIEF        Register SIMCOP_HL_IRQENABLE_SET offset in bundle SIMCOP_IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__OFFSET       0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__OFFSET
 *
 * @BRIEF        Register SIMCOP_HL_IRQENABLE_CLR offset in bundle SIMCOP_IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__OFFSET       0xCul

    /* 
     * List of registers for component SIMCOP_REGS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_REVISION
 *
 * @BRIEF        MODULE REVISION 
 *               This register contains the IP revision code in binary coded 
 *               digital. For example, we have: 0x01 = revision 0.1 and 0x21 
 *               = revision 2.1 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_REVISION                    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO
 *
 * @BRIEF        Information about the IP module's hardware configuration. 
 *               It provides information about the RTL generic parameters. 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO                      0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_SYSCONFIG
 *
 * @BRIEF        This register controls the various parameters of the OCP 
 *               interface  
 *                 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_SYSCONFIG                   0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQ_EOI
 *
 * @BRIEF        End Of Interrupt number specification 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQ_EOI                     0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW
 *
 * @BRIEF        Per-event raw interrupt status vector 
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW               0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS
 *
 * @BRIEF        Per-event "enabled" interrupt status vector 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *               When AND mode is selected (SIMCOP_CTRL.IRQx_MODE=1,  
 *               x is the IRQ line number), the SIMCOP_HL_IRQSTATUS__x  
 *               register equals 0 until all enabled events have occured.  
 *               Intermediate state can be read from 
 *               SIMCOP_HL_IRQSTATUS_RAW__x 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS                   0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET
 *
 * @BRIEF        Per-event interrupt enable bit vector 
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET               0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR
 *
 * @BRIEF        Per-event interrupt enable bit vector 
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _SET register. 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR               0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL
 *
 * @BRIEF        SIMCOP control register 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL                           0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL
 *
 * @BRIEF        SIMCOP clock control register.  
 *               Use to enable/disable the interface and functional clock of 
 *               SIMCOP sub-modules. 
 *               Disabled modules can't be accessed: read/writes return 
 *               SResp=ERR 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL                        0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL
 *
 * @BRIEF        SIMCOP HW sequencer control register 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL                     0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STATUS
 *
 * @BRIEF        HW sequencer status register 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STATUS                   0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE
 *
 * @BRIEF        HW sequencer override control register. 
 *               Bits in this register select what configuration register 
 *               control a resource. 
 *               0: Resource controlled by HW sequencer.  
 *               HW uses the value from SIMCOP_HWSEQ_STEP_xx registers for 
 *               the chosen resource 
 *               1: Resource controlled by SW  
 *               HW uses the value from SIMCOP_HWSEQ_STEP_xx_OVERRIDE 
 *               registers for the chosen resource 
 *               The bit field name matches the one of the resource. 
 *               For example, IMX_A_D_OFST_OVR selects if  
 *               SIMCOP_HWSEQ_STEP_CTRL__x.IMX_A_D_OFST or 
 *               SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE.IMX_A_D_OFST  
 *               controls how image buffers are arranged in the IMX #A 
 *               address map. 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE                 0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE
 *
 * @BRIEF        HW sequencer override register. 
 *               Used to execute SW sequences in parallel to HW sequencing 
 *               steps 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE       0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE
 *
 * @BRIEF        HW sequencer override register. 
 *               Used to execute SW sequences in parallel to HW sequencing 
 *               steps 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE     0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE
 *
 * @BRIEF        HW sequencer override register. 
 *               Used to execute SW sequences in parallel to HW sequencing 
 *               steps 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE      0x7Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL
 *
 * @BRIEF        HW sequencer step control register 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL                0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH
 *
 * @BRIEF        Image buffer switch control. 
 *               The configuration of step #0 is used when HW sequencer is 
 *               idle. 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH              0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL
 *
 * @BRIEF        HW sequencer step control register 
 *               The configuration of step #0 is used when HW sequencer is 
 *               idle. 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL            0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2
 *
 * @BRIEF        HW sequencer step control register 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2               0x8Cul

    /* 
     * List of register bitfields for component SIMCOP_REGS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_REVISION__SCHEME   
 *
 * @BRIEF        Used to distinguish between old scheme and current. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_REVISION__SCHEME       BITFIELD(31, 30)
#define SIMCOP_REGS__SIMCOP_HL_REVISION__SCHEME__POS  30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_REVISION__FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family.   
 *               If there is no level of software compatibility a new Func 
 *               number (and hence REVISION) should be assigned. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_REVISION__FUNC         BITFIELD(27, 16)
#define SIMCOP_REGS__SIMCOP_HL_REVISION__FUNC__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_REVISION__R_RTL   
 *
 * @BRIEF        RTL Version (R), maintained by IP design owner.  
 *               RTL follows a numbering such as X.Y.R.Z which are explained 
 *               in this table.  
 *               R changes ONLY when:  
 *               (1) PDS uploads occur which may have been due to spec 
 *               changes  
 *               (2) Bug fixes occur  
 *               (3) Resets to '0' when X or Y changes.  
 *               Design team has an internal 'Z' (customer invisible) number 
 *               which increments on every drop that happens due to DV and 
 *               RTL updates. Z resets to 0 when R increments. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_REVISION__R_RTL        BITFIELD(15, 11)
#define SIMCOP_REGS__SIMCOP_HL_REVISION__R_RTL__POS   11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_REVISION__X_MAJOR   
 *
 * @BRIEF        Major Revision (X), maintained by IP specification owner.  
 *               X changes ONLY when:  
 *               (1) There is a major feature addition. An example would be 
 *               adding Master Mode to Utopia Level2. The Func field (or 
 *               Class/Type in old PID format) will remain the same.  
 *               X does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Change in feature parameters. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_REVISION__X_MAJOR      BITFIELD(10, 8)
#define SIMCOP_REGS__SIMCOP_HL_REVISION__X_MAJOR__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_REVISION__CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device. 
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_REVISION__CUSTOM       BITFIELD(7, 6)
#define SIMCOP_REGS__SIMCOP_HL_REVISION__CUSTOM__POS  6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_REVISION__Y_MINOR   
 *
 * @BRIEF        Minor Revision (Y), maintained by IP specification owner.  
 *               Y changes ONLY when:  
 *               (1) Features are scaled (up or down). Flexibility exists in 
 *               that this feature scalability may either be represented in 
 *               the Y change or a specific register in the IP that indicates 
 *               which features are exactly available.  
 *               (2) When feature creeps from Is-Not list to Is list. But 
 *               this may not be the case once it sees silicon; in which case 
 *               X will change.  
 *               Y does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Typos or clarifications  
 *               (3) major functional/feature change/addition/deletion. 
 *               Instead these changes may be reflected via R, S, X as 
 *               applicable.  
 *               Spec owner maintains a customer-invisible number 'S' which 
 *               changes due to:  
 *               (1) Typos/clarifications  
 *               (2) Bug documentation. Note that this bug is not due to a 
 *               spec change but due to implementation. Nevertheless, the 
 *               spec tracks the IP bugs. An RTL release (say for silicon 
 *               PG1.1) that occurs due to bug fix should document the 
 *               corresponding spec number (X.Y.S) in its release notes. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_REVISION__Y_MINOR      BITFIELD(5, 0)
#define SIMCOP_REGS__SIMCOP_HL_REVISION__Y_MINOR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__LDCR_RESP_FIFO   
 *
 * @BRIEF        Defines the size of the LDC read master response FIFO in 
 *               words of 128-bits. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__LDCR_RESP_FIFO BITFIELD(12, 10)
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__LDCR_RESP_FIFO__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__IMAGE_BUFFERS   
 *
 * @BRIEF        This parameter defines the image buffer count. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__IMAGE_BUFFERS  BITFIELD(9, 8)
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__IMAGE_BUFFERS__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__ROT_A_ENABLE   
 *
 * @BRIEF        The ROT #a module is present when this parameter is set. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__ROT_A_ENABLE   BITFIELD(6, 6)
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__ROT_A_ENABLE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__IMX_B_ENABLE   
 *
 * @BRIEF        The iMX #b module and the CMD#b, COEFF#b memories are 
 *               present when this parameter is set. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__IMX_B_ENABLE   BITFIELD(5, 5)
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__IMX_B_ENABLE__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__IMX_A_ENABLE   
 *
 * @BRIEF        The iMX #a module and the CMD#a, COEFF#a memories are 
 *               present when this parameter is set. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__IMX_A_ENABLE   BITFIELD(4, 4)
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__IMX_A_ENABLE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__NSF_ENABLE   
 *
 * @BRIEF        The NSF2 module is present when this parameter is set. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__NSF_ENABLE     BITFIELD(3, 3)
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__NSF_ENABLE__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__VLCDJ_ENABLE   
 *
 * @BRIEF        The VLCD module and the QUANT, HUFFMAN, BITSTREAM memories 
 *               are present when this parameter is set. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__VLCDJ_ENABLE   BITFIELD(2, 2)
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__VLCDJ_ENABLE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__DCT_ENABLE   
 *
 * @BRIEF        The DCT module is present when this parameter is set. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__DCT_ENABLE     BITFIELD(1, 1)
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__DCT_ENABLE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__LDC_ENABLE   
 *
 * @BRIEF        The LDC module and the LDC LUT are present when this 
 *               parameter is set.  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__LDC_ENABLE     BITFIELD(0, 0)
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__LDC_ENABLE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__STANDBYMODE   
 *
 * @BRIEF        Configuration of the local initiator state management mode. 
 *               By definition, initiator may generate read/write transaction 
 *               as long as it is out of STANDBY state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__STANDBYMODE BITFIELD(5, 4)
#define SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__STANDBYMODE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__SOFTRESET   BITFIELD(0, 0)
#define SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__SOFTRESET__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        Software End Of Interrupt (EOI) control. Write number of 
 *               interrupt output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQ_EOI__LINE_NUMBER   BITFIELD(1, 0)
#define SIMCOP_REGS__SIMCOP_HL_IRQ_EOI__LINE_NUMBER__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__CPU_PROC_START_IRQ   
 *
 * @BRIEF        Event triggered by the HW sequencer to instruct the CPU to 
 *               process a macro block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__CPU_PROC_START_IRQ BITFIELD(19, 19)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__CPU_PROC_START_IRQ__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__SIMCOP_DMA_IRQ1   
 *
 * @BRIEF        Event triggered by the SIMCOP DMA. 
 *               This event is automatically cleared at SIMCOP level when it 
 *               is cleared at SIMCOP DMA level 
 *               Check SIMCOP DMA IRQ registers. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__SIMCOP_DMA_IRQ1 BITFIELD(18, 18)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__SIMCOP_DMA_IRQ1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__MTCR2OCP_ERR_IRQ   
 *
 * @BRIEF        The MTCR2OCP bridge has received an MTC_READ_SOF pulse while 
 *               it still had outstanding OCP transactions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__MTCR2OCP_ERR_IRQ BITFIELD(17, 17)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__MTCR2OCP_ERR_IRQ__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__OCP_ERR_IRQ   
 *
 * @BRIEF        An OCP error has been received on the SIMCOP master port. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__OCP_ERR_IRQ BITFIELD(16, 16)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__OCP_ERR_IRQ__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_DECODE_ERR_IRQ   
 *
 * @BRIEF        A decode error has been signaled by the VLCDJ module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_DECODE_ERR_IRQ BITFIELD(15, 15)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_DECODE_ERR_IRQ__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DONE_IRQ   
 *
 * @BRIEF        Event triggered when the HW sequencer finishes the sequence: 
 *               - the sequence step counter has reached the limit  
 *               - all accelerator and DMA events for the last sequence step 
 *               have been received. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DONE_IRQ BITFIELD(14, 14)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DONE_IRQ__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP3_IRQ   
 *
 * @BRIEF        Event triggered when STEP3 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP3_IRQ BITFIELD(13, 13)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP3_IRQ__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP2_IRQ   
 *
 * @BRIEF        Event triggered when STEP2 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP2_IRQ BITFIELD(12, 12)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP2_IRQ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP1_IRQ   
 *
 * @BRIEF        Event triggered when STEP1 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP1_IRQ BITFIELD(11, 11)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP1_IRQ__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP0_IRQ   
 *
 * @BRIEF        Event triggered when STEP0 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP0_IRQ BITFIELD(10, 10)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP0_IRQ__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_BLOCK_IRQ   
 *
 * @BRIEF        This event is triggered by LDC when a macro-block has been 
 *               processed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_BLOCK_IRQ BITFIELD(9, 9)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_BLOCK_IRQ__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__ROT_A   
 *
 * @BRIEF        Event triggered by the ROT #a engine - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__ROT_A   BITFIELD(7, 7)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__ROT_A__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_B_IRQ   
 *
 * @BRIEF        Event triggered when iMX has executed a SLEEP instruction.  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_B_IRQ BITFIELD(6, 6)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_B_IRQ__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_A_IRQ   
 *
 * @BRIEF        Event triggered when iMX has executed a SLEEP instruction.  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_A_IRQ BITFIELD(5, 5)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_A_IRQ__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__NSF_IRQ_IRQ   
 *
 * @BRIEF        Event triggered by the NSF2 imaging accelerator when 
 *               processing of a block is done. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__NSF_IRQ_IRQ BITFIELD(4, 4)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__NSF_IRQ_IRQ__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_BLOC_IRQ   
 *
 * @BRIEF        This event is triggered by VLCDJ when a macro-bloc has been 
 *               processed (encode/decode) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_BLOC_IRQ BITFIELD(3, 3)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_BLOC_IRQ__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DCT_IRQ   
 *
 * @BRIEF        Event triggered when a block has been processed by the DCT 
 *               module and the filter outcome has been stored to an image 
 *               buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DCT_IRQ BITFIELD(2, 2)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DCT_IRQ__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_FRAME_IRQ   
 *
 * @BRIEF        This event is triggered by LDC when a full frame has been 
 *               processed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_FRAME_IRQ BITFIELD(1, 1)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_FRAME_IRQ__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__SIMCOP_DMA_IRQ0   
 *
 * @BRIEF        Event triggered by the SIMCOP DMA. 
 *               This event is automatically cleared at SIMCOP level when it 
 *               is cleared at SIMCOP DMA level 
 *               Check SIMCOP DMA IRQ registers. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__SIMCOP_DMA_IRQ0 BITFIELD(0, 0)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__SIMCOP_DMA_IRQ0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__CPU_PROC_START_IRQ   
 *
 * @BRIEF        Event triggered by the HW sequencer to instruct the CPU to 
 *               process a macro block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__CPU_PROC_START_IRQ BITFIELD(19, 19)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__CPU_PROC_START_IRQ__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__SIMCOP_DMA_IRQ1   
 *
 * @BRIEF        Event triggered by the SIMCOP DMA. 
 *               This event is automatically cleared at SIMCOP level when it 
 *               is cleared at SIMCOP DMA level 
 *               Check SIMCOP DMA IRQ registers. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__SIMCOP_DMA_IRQ1 BITFIELD(18, 18)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__SIMCOP_DMA_IRQ1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__MTCR2OCP_ERR_IRQ   
 *
 * @BRIEF        The MTCR2OCP bridge has received an MTC_READ_SOF pulse while 
 *               it still had outstanding OCP transactions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__MTCR2OCP_ERR_IRQ BITFIELD(17, 17)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__MTCR2OCP_ERR_IRQ__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__OCP_ERR_IRQ   
 *
 * @BRIEF        An OCP error has been received on the SIMCOP master port. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__OCP_ERR_IRQ BITFIELD(16, 16)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__OCP_ERR_IRQ__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_DECODE_ERR_IRQ   
 *
 * @BRIEF        A decode error has been signaled by the VLCDJ module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_DECODE_ERR_IRQ BITFIELD(15, 15)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_DECODE_ERR_IRQ__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DONE_IRQ   
 *
 * @BRIEF        Event triggered when the HW sequencer finishes the sequence: 
 *               - the sequence step counter has reached the limit  
 *               - all accelerator and DMA events for the last sequence step 
 *               have been received. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DONE_IRQ    BITFIELD(14, 14)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DONE_IRQ__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP3_IRQ   
 *
 * @BRIEF        Event triggered when STEP3 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP3_IRQ   BITFIELD(13, 13)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP3_IRQ__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP2_IRQ   
 *
 * @BRIEF        Event triggered when STEP2 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP2_IRQ   BITFIELD(12, 12)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP2_IRQ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP1_IRQ   
 *
 * @BRIEF        Event triggered when STEP1 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP1_IRQ   BITFIELD(11, 11)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP1_IRQ__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP0_IRQ   
 *
 * @BRIEF        Event triggered when STEP0 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP0_IRQ   BITFIELD(10, 10)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP0_IRQ__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_BLOCK_IRQ   
 *
 * @BRIEF        This event is triggered by LDC when a macro-block has been 
 *               processed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_BLOCK_IRQ BITFIELD(9, 9)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_BLOCK_IRQ__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__ROT_A   
 *
 * @BRIEF        Event triggered by the ROT #a engine - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__ROT_A       BITFIELD(7, 7)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__ROT_A__POS  7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_B_IRQ   
 *
 * @BRIEF        Event triggered when iMX has executed a SLEEP instruction.  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_B_IRQ   BITFIELD(6, 6)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_B_IRQ__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_A_IRQ   
 *
 * @BRIEF        Event triggered when iMX has executed a SLEEP instruction.  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_A_IRQ   BITFIELD(5, 5)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_A_IRQ__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__NSF_IRQ_IRQ   
 *
 * @BRIEF        Event triggered by the NSF2 imaging accelerator when 
 *               processing of a block is done. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__NSF_IRQ_IRQ BITFIELD(4, 4)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__NSF_IRQ_IRQ__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_BLOC_IRQ   
 *
 * @BRIEF        This event is triggered by VLCDJ when a macro-bloc has been 
 *               processed (encode/decode) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_BLOC_IRQ BITFIELD(3, 3)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_BLOC_IRQ__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DCT_IRQ   
 *
 * @BRIEF        Event triggered when a block has been processed by the DCT 
 *               module and the filter outcome has been stored to an image 
 *               buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DCT_IRQ     BITFIELD(2, 2)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DCT_IRQ__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_FRAME_IRQ   
 *
 * @BRIEF        This event is triggered by LDC when a full frame has been 
 *               processed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_FRAME_IRQ BITFIELD(1, 1)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_FRAME_IRQ__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__SIMCOP_DMA_IRQ0   
 *
 * @BRIEF        Event triggered by the SIMCOP DMA. 
 *               This event is automatically cleared at SIMCOP level when it 
 *               is cleared at SIMCOP DMA level 
 *               Check SIMCOP DMA IRQ registers. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__SIMCOP_DMA_IRQ0 BITFIELD(0, 0)
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__SIMCOP_DMA_IRQ0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__CPU_PROC_START_IRQ   
 *
 * @BRIEF        Event triggered by the HW sequencer to instruct the CPU to 
 *               process a macro block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__CPU_PROC_START_IRQ BITFIELD(19, 19)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__CPU_PROC_START_IRQ__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ1   
 *
 * @BRIEF        Event triggered by the SIMCOP DMA. 
 *               Check SIMCOP DMA IRQ registers. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ1 BITFIELD(18, 18)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__MTCR2OCP_ERR_IRQ   
 *
 * @BRIEF        The MTCR2OCP bridge has received an MTC_READ_SOF pulse while 
 *               it still had outstanding OCP transactions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__MTCR2OCP_ERR_IRQ BITFIELD(17, 17)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__MTCR2OCP_ERR_IRQ__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__OCP_ERR_IRQ   
 *
 * @BRIEF        An OCP error has been received on the SIMCOP master port. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__OCP_ERR_IRQ BITFIELD(16, 16)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__OCP_ERR_IRQ__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_DECODE_ERR_IRQ   
 *
 * @BRIEF        A decode error has been signaled by the VLCDJ module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_DECODE_ERR_IRQ BITFIELD(15, 15)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_DECODE_ERR_IRQ__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DONE_IRQ   
 *
 * @BRIEF        Event triggered when the HW sequencer finishes the sequence: 
 *               - the sequence step counter has reached the limit  
 *               - all accelerator and DMA events for the last sequence step 
 *               have been received. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DONE_IRQ BITFIELD(14, 14)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DONE_IRQ__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP3_IRQ   
 *
 * @BRIEF        Event triggered when STEP3 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP3_IRQ BITFIELD(13, 13)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP3_IRQ__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP2_IRQ   
 *
 * @BRIEF        Event triggered when STEP2 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP2_IRQ BITFIELD(12, 12)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP2_IRQ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP1_IRQ   
 *
 * @BRIEF        Event triggered when STEP1 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP1_IRQ BITFIELD(11, 11)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP1_IRQ__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP0_IRQ   
 *
 * @BRIEF        Event triggered when STEP0 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP0_IRQ BITFIELD(10, 10)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP0_IRQ__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_BLOCK_IRQ   
 *
 * @BRIEF        This event is triggered by LDC when a macro-block has been 
 *               processed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_BLOCK_IRQ BITFIELD(9, 9)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_BLOCK_IRQ__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__ROT_A   
 *
 * @BRIEF        Event triggered by the ROT #a engine - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__ROT_A   BITFIELD(7, 7)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__ROT_A__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_B_IRQ   
 *
 * @BRIEF        Event triggered when iMX has executed a SLEEP instruction.  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_B_IRQ BITFIELD(6, 6)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_B_IRQ__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_A_IRQ   
 *
 * @BRIEF        Event triggered when iMX has executed a SLEEP instruction.  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_A_IRQ BITFIELD(5, 5)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_A_IRQ__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__NSF_IRQ_IRQ   
 *
 * @BRIEF        Event triggered by the NSF2 imaging accelerator when 
 *               processing of a block is done. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__NSF_IRQ_IRQ BITFIELD(4, 4)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__NSF_IRQ_IRQ__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_BLOC_IRQ   
 *
 * @BRIEF        This event is triggered by VLCDJ when a macro-bloc has been 
 *               processed (encode/decode) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_BLOC_IRQ BITFIELD(3, 3)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_BLOC_IRQ__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DCT_IRQ   
 *
 * @BRIEF        Event triggered when a block has been processed by the DCT 
 *               module and the filter outcome has been stored to an image 
 *               buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DCT_IRQ BITFIELD(2, 2)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DCT_IRQ__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_FRAME_IRQ   
 *
 * @BRIEF        This event is triggered by LDC when a full frame has been 
 *               processed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_FRAME_IRQ BITFIELD(1, 1)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_FRAME_IRQ__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ0   
 *
 * @BRIEF        Event triggered by the SIMCOP DMA. 
 *               Check SIMCOP DMA IRQ registers. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ0 BITFIELD(0, 0)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__CPU_PROC_START_IRQ   
 *
 * @BRIEF        Event triggered by the HW sequencer to instruct the CPU to 
 *               process a macro block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__CPU_PROC_START_IRQ BITFIELD(19, 19)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__CPU_PROC_START_IRQ__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ1   
 *
 * @BRIEF        Event triggered by the SIMCOP DMA. 
 *               Check SIMCOP DMA IRQ registers. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ1 BITFIELD(18, 18)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__MTCR2OCP_ERR_IRQ   
 *
 * @BRIEF        The MTCR2OCP bridge has received an MTC_READ_SOF pulse while 
 *               it still had outstanding OCP transactions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__MTCR2OCP_ERR_IRQ BITFIELD(17, 17)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__MTCR2OCP_ERR_IRQ__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__OCP_ERR_IRQ   
 *
 * @BRIEF        An OCP error has been received on the SIMCOP master port. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__OCP_ERR_IRQ BITFIELD(16, 16)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__OCP_ERR_IRQ__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_DECODE_ERR_IRQ   
 *
 * @BRIEF        A decode error has been signaled by the VLCDJ module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_DECODE_ERR_IRQ BITFIELD(15, 15)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_DECODE_ERR_IRQ__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DONE_IRQ   
 *
 * @BRIEF        Event triggered when the HW sequencer finishes the sequence: 
 *               - the sequence step counter has reached the limit  
 *               - all accelerator and DMA events for the last sequence step 
 *               have been received. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DONE_IRQ BITFIELD(14, 14)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DONE_IRQ__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP3_IRQ   
 *
 * @BRIEF        Event triggered when STEP3 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP3_IRQ BITFIELD(13, 13)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP3_IRQ__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP2_IRQ   
 *
 * @BRIEF        Event triggered when STEP2 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP2_IRQ BITFIELD(12, 12)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP2_IRQ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP1_IRQ   
 *
 * @BRIEF        Event triggered when STEP1 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP1_IRQ BITFIELD(11, 11)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP1_IRQ__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP0_IRQ   
 *
 * @BRIEF        Event triggered when STEP0 is activated by the HW sequencer 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP0_IRQ BITFIELD(10, 10)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP0_IRQ__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_BLOCK_IRQ   
 *
 * @BRIEF        This event is triggered by LDC when a macro-block has been 
 *               processed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_BLOCK_IRQ BITFIELD(9, 9)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_BLOCK_IRQ__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__ROT_A   
 *
 * @BRIEF        Event triggered by the ROT #a engine - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__ROT_A   BITFIELD(7, 7)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__ROT_A__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_B_IRQ   
 *
 * @BRIEF        Event triggered when iMX has executed a SLEEP instruction.  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_B_IRQ BITFIELD(6, 6)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_B_IRQ__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_A_IRQ   
 *
 * @BRIEF        Event triggered when iMX has executed a SLEEP instruction.  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_A_IRQ BITFIELD(5, 5)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_A_IRQ__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__NSF_IRQ_IRQ   
 *
 * @BRIEF        Event triggered by the NSF2 imaging accelerator when 
 *               processing of a block is done. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__NSF_IRQ_IRQ BITFIELD(4, 4)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__NSF_IRQ_IRQ__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_BLOC_IRQ   
 *
 * @BRIEF        This event is triggered by VLCDJ when a macro-bloc has been 
 *               processed (encode/decode) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_BLOC_IRQ BITFIELD(3, 3)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_BLOC_IRQ__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DCT_IRQ   
 *
 * @BRIEF        Event triggered when a block has been processed by the DCT 
 *               module and the filter outcome has been stored to an image 
 *               buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DCT_IRQ BITFIELD(2, 2)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DCT_IRQ__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_FRAME_IRQ   
 *
 * @BRIEF        This event is triggered by LDC when a full frame has been 
 *               processed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_FRAME_IRQ BITFIELD(1, 1)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_FRAME_IRQ__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ0   
 *
 * @BRIEF        Event triggered by the SIMCOP DMA. 
 *               Check SIMCOP DMA IRQ registers. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ0 BITFIELD(0, 0)
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_R_BURST_BREAK   
 *
 * @BRIEF        Controls if bursts issued by the MTCR2OCP bridge could cross 
 *               burst length boundaries. 
 *               When this register is set, the MTCR2OCP bridge only issues 
 *               OCP aligned bursts. 
 *               Register can only be used when LDC_R_MAX_BURST_LENGTH is 
 *               32, 64 or 128 bytes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_R_BURST_BREAK   BITFIELD(28, 28)
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_R_BURST_BREAK__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_R_MAX_BURST_LENGTH   
 *
 * @BRIEF        Limits the maximum burst length that could be used by the 
 *               MTCR2OCP bridge - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_R_MAX_BURST_LENGTH BITFIELD(27, 26)
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_R_MAX_BURST_LENGTH__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_R_TAG_CNT   
 *
 * @BRIEF        Limits the maximum number of outstanding requests to 
 *               LDC_R_TAG_CNT+1 
 *               LDC_TAG_OFST + LDC_R_TAG_CNT must be <= 14 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_R_TAG_CNT       BITFIELD(24, 21)
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_R_TAG_CNT__POS  21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_R_TAG_OFST   
 *
 * @BRIEF        First OCP tag ID that can be used by LDC reads. 
 *               It is SW's responsibility to prevent overlap with tags  
 *               generated by the SIMCOP DMA 
 *               Typically this value should be equal to  
 *               SIMCP_DMA_CTRL.TAG_CNT+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_R_TAG_OFST      BITFIELD(19, 16)
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_R_TAG_OFST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IMX_B_CMD   
 *
 * @BRIEF        Switch for iMX # command memory - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IMX_B_CMD           BITFIELD(14, 14)
#define SIMCOP_REGS__SIMCOP_CTRL__IMX_B_CMD__POS      14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IMX_A_CMD   
 *
 * @BRIEF        Switch for iMX #a command memory - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IMX_A_CMD           BITFIELD(13, 12)
#define SIMCOP_REGS__SIMCOP_CTRL__IMX_A_CMD__POS      12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__HUFF   
 *
 * @BRIEF        Switch for huffman table - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__HUFF                BITFIELD(11, 11)
#define SIMCOP_REGS__SIMCOP_CTRL__HUFF__POS           11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__QUANT   
 *
 * @BRIEF        Switch for quantization table - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__QUANT               BITFIELD(10, 10)
#define SIMCOP_REGS__SIMCOP_CTRL__QUANT__POS          10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_LUT   
 *
 * @BRIEF        Switch for LDC LUT - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_LUT             BITFIELD(8, 8)
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_LUT__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_INPUT   
 *
 * @BRIEF        Selects input data buffer for LDC. 
 *               Memories attached to LDC as working memories can't be used 
 *               by any other accelerators. 
 *               HWSEQ or HWSEQ SW override settings are ignored for those 
 *               memories. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_INPUT           BITFIELD(7, 6)
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_INPUT__POS      6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__NSF_WMEM   
 *
 * @BRIEF        Selects working memory for NSF. 
 *               Memories attached to NSF as working memories can't be used 
 *               by any other accelerators. 
 *               HWSEQ or HWSEQ SW override settings are ignored for those 
 *               memories. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__NSF_WMEM            BITFIELD(5, 4)
#define SIMCOP_REGS__SIMCOP_CTRL__NSF_WMEM__POS       4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IRQ3_MODE   
 *
 * @BRIEF        Interrupt generation method - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ3_MODE           BITFIELD(3, 3)
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ3_MODE__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IRQ2_MODE   
 *
 * @BRIEF        Interrupt generation method - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ2_MODE           BITFIELD(2, 2)
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ2_MODE__POS      2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IRQ1_MODE   
 *
 * @BRIEF        Interrupt generation method - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ1_MODE           BITFIELD(1, 1)
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ1_MODE__POS      1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IRQ0_MODE   
 *
 * @BRIEF        Interrupt generation method - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ0_MODE           BITFIELD(0, 0)
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ0_MODE__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__ROT_A   
 *
 * @BRIEF        ROT A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__ROT_A            BITFIELD(7, 7)
#define SIMCOP_REGS__SIMCOP_CLKCTRL__ROT_A__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_B   
 *
 * @BRIEF        IMX B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_B            BITFIELD(6, 6)
#define SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_B__POS       6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_A   
 *
 * @BRIEF        IMX A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_A            BITFIELD(5, 5)
#define SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_A__POS       5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__NSF2   
 *
 * @BRIEF        NSF2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__NSF2             BITFIELD(4, 4)
#define SIMCOP_REGS__SIMCOP_CLKCTRL__NSF2__POS        4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__VLCDJ   
 *
 * @BRIEF        VLCDJ - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__VLCDJ            BITFIELD(3, 3)
#define SIMCOP_REGS__SIMCOP_CLKCTRL__VLCDJ__POS       3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__DCT   
 *
 * @BRIEF        DCT - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__DCT              BITFIELD(2, 2)
#define SIMCOP_REGS__SIMCOP_CLKCTRL__DCT__POS         2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__LDC   
 *
 * @BRIEF        LDC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__LDC              BITFIELD(1, 1)
#define SIMCOP_REGS__SIMCOP_CLKCTRL__LDC__POS         1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__DMA   
 *
 * @BRIEF        DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__DMA              BITFIELD(0, 0)
#define SIMCOP_REGS__SIMCOP_CLKCTRL__DMA__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_STEP_COUNTER   
 *
 * @BRIEF        Number of steps executed by the HW sequencer. 
 *               HW_SEQ_STEP_COUNTER=0 corresponds to manual sequencing. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_STEP_COUNTER BITFIELD(31, 16)
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_STEP_COUNTER__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__STEP   
 *
 * @BRIEF        This register is automatically updated by the HW sequencer 
 *               when it is active. 
 *               Otherwise, SW could use it to activate the content of a 
 *               given set of step registers (SIMCOP_HWSEQ_STEP_*). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__STEP          BITFIELD(12, 11)
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__STEP__POS     11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__CPU_PROC_DONE   
 *
 * @BRIEF        Used by the CPU to tell that it has completed data 
 *               processing. 
 *               This feature should be used together with the 
 *               CPU_PROC_START_IRQ event 
 *               Read's always return 0. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__CPU_PROC_DONE BITFIELD(10, 10)
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__CPU_PROC_DONE__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BBM_SYNC_CHAN   
 *
 * @BRIEF        Defines the SIMCOP DMA HW synchronization channel to be used 
 *               for BBM. 
 *               This register is only used when BITSTREAM=ENCODE or DECODE. 
 *               SW must ensure that the same DMA HW synchronization channel 
 *               isn't used by the HW sequencer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BBM_SYNC_CHAN BITFIELD(9, 8)
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BBM_SYNC_CHAN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BBM_STATUS   
 *
 * @BRIEF        Status of the Bitstream Buffer Management HW. 
 *               Used only during automatic mode [BITSTREAM=5 or 6] 
 *               Equals 0 (IDLE) in manual mode [BITSTREAM=0..4]. 
 *               Set when automatic mode is entered. 
 *               Automatic encode mode: used to detect when all banks  
 *               have been flushed after the processing has completed  
 *               (i.e. but request bank signals have been de-asserted by 
 *               BBM). 
 *               Automatic decode mode (BITSTREAM=DECODE): returns to  
 *               0 (IDLE) when automatic mode is left (BITSTREAM=COPR). - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BBM_STATUS    BITFIELD(7, 7)
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BBM_STATUS__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM   
 *
 * @BRIEF        BITSTREAM buffer access control - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM     BITFIELD(6, 4)
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTR_XFER_SIZE   
 *
 * @BRIEF        Defines the amount of data to be transferred per HW request 
 *               to the SIMCOP DMA. 
 *               Bigger sizes lead to better SDRAM efficiency but prevents 
 *               fine grained DMA transfer arbitration. 
 *               This register is only used by HW when BITSTREAM=ENCODE or 
 *               BITSTREAM=DECODE. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTR_XFER_SIZE BITFIELD(3, 2)
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTR_XFER_SIZE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_STOP   
 *
 * @BRIEF        Stop the HW sequencer.  
 *               This feature is typically used to recover from an error 
 *               condition. 
 *               Read's always return 0. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_STOP   BITFIELD(1, 1)
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_STOP__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_START   
 *
 * @BRIEF        Start the HW sequencer. 
 *               Read's always return 0. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_START  BITFIELD(0, 0)
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_START__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STATUS__HW_SEQ_STEP_COUNTER   
 *
 * @BRIEF        Current step number - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STATUS__HW_SEQ_STEP_COUNTER BITFIELD(31, 16)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STATUS__HW_SEQ_STEP_COUNTER__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STATUS__STATE   
 *
 * @BRIEF        Current state - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STATUS__STATE       BITFIELD(0, 0)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STATUS__STATE__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__COEFF_B   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__COEFF_B   BITFIELD(18, 18)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__COEFF_B__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__COEFF_A   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__COEFF_A   BITFIELD(17, 17)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__COEFF_A__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_H   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_H  BITFIELD(16, 16)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_H__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_G   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_G  BITFIELD(15, 15)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_G__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_F   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_F  BITFIELD(14, 14)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_F__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_E   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_E  BITFIELD(13, 13)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_E__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_D   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_D  BITFIELD(12, 12)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_D__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_C   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_C  BITFIELD(11, 11)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_C__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_B   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_B  BITFIELD(10, 10)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_B__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_A   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_A  BITFIELD(9, 9)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMBUFF_A__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__LDC_O_OFST_OVR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__LDC_O_OFST_OVR BITFIELD(8, 8)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__LDC_O_OFST_OVR__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__ROT_O_OFST_OVR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__ROT_O_OFST_OVR BITFIELD(7, 7)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__ROT_O_OFST_OVR__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__ROT_I_OFST_OVR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__ROT_I_OFST_OVR BITFIELD(6, 6)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__ROT_I_OFST_OVR__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__NSF_IO_OFST_OVR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__NSF_IO_OFST_OVR BITFIELD(5, 5)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__NSF_IO_OFST_OVR__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__DCT_F_OFST_OVR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__DCT_F_OFST_OVR BITFIELD(4, 4)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__DCT_F_OFST_OVR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__DCT_S_OFST_OVR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__DCT_S_OFST_OVR BITFIELD(3, 3)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__DCT_S_OFST_OVR__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__VLCDJ_IO_OFST_OVR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__VLCDJ_IO_OFST_OVR BITFIELD(2, 2)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__VLCDJ_IO_OFST_OVR__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMX_B_D_OFST_OVR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMX_B_D_OFST_OVR BITFIELD(1, 1)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMX_B_D_OFST_OVR__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMX_A_D_OFST_OVR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMX_A_D_OFST_OVR BITFIELD(0, 0)
#define SIMCOP_REGS__SIMCOP_HWSEQ_OVERRIDE__IMX_A_D_OFST_OVR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_O_OFST   
 *
 * @BRIEF        Controls ROT.O bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 
 *               0x2000 
 *               0x3000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_O_OFST BITFIELD(27, 26)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_O_OFST__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_I_OFST   
 *
 * @BRIEF        Controls ROT_I bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 
 *               0x2000 
 *               0x3000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_I_OFST BITFIELD(25, 24)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_I_OFST__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_F_OFST   
 *
 * @BRIEF        Controls DCT.F bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 
 *               0x2000 
 *               0x3000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_F_OFST BITFIELD(22, 20)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_F_OFST__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_S_OFST   
 *
 * @BRIEF        Controls DCT.S bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_S_OFST BITFIELD(19, 18)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_S_OFST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_IO_OFST   
 *
 * @BRIEF        Controls VLCDJ IO data bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 
 *               0x2000 
 *               0x3000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_IO_OFST BITFIELD(17, 15)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_IO_OFST__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_B_D_OFST   
 *
 * @BRIEF        Controls IMX #B data bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 
 *               0x2000 
 *               0x3000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_B_D_OFST BITFIELD(14, 13)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_B_D_OFST__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_A_D_OFST   
 *
 * @BRIEF        Controls IMX #A data bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 
 *               0x2000 
 *               0x3000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_A_D_OFST BITFIELD(12, 11)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_A_D_OFST__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER   
 *
 * @BRIEF        SW controlled START/DONE synchronization - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER BITFIELD(7, 5)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_A_TRIGGER   
 *
 * @BRIEF        SW controlled START/DONE synchronization - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_A_TRIGGER BITFIELD(4, 4)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_A_TRIGGER__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__NSF_TRIGGER   
 *
 * @BRIEF        SW controlled START/DONE synchronization - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__NSF_TRIGGER BITFIELD(3, 3)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__NSF_TRIGGER__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_TRIGGER   
 *
 * @BRIEF        SW controlled START/DONE synchronization - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_TRIGGER BITFIELD(2, 2)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_TRIGGER__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_TRIGGER   
 *
 * @BRIEF        SW controlled START/DONE synchronization - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_TRIGGER BITFIELD(1, 1)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_TRIGGER__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__LDC_TRIGGER   
 *
 * @BRIEF        SW controlled START/DONE synchronization - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__LDC_TRIGGER BITFIELD(0, 0)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__LDC_TRIGGER__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H   
 *
 * @BRIEF        Switch for image buffer #h - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H BITFIELD(31, 28)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G   
 *
 * @BRIEF        Switch for image buffer #g - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G BITFIELD(27, 24)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F   
 *
 * @BRIEF        Switch for image buffer #f - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F BITFIELD(22, 20)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E   
 *
 * @BRIEF        Switch for image buffer #e - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E BITFIELD(18, 16)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D   
 *
 * @BRIEF        Switch for image buffer #d - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D BITFIELD(14, 12)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C   
 *
 * @BRIEF        Switch for image buffer #c. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C BITFIELD(10, 8)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B   
 *
 * @BRIEF        Switch for image buffer #b. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B BITFIELD(6, 4)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A   
 *
 * @BRIEF        Switch for image buffer #a - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A BITFIELD(2, 0)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__NSF2_IO_OFST   
 *
 * @BRIEF        Controls NSF_IO bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__NSF2_IO_OFST BITFIELD(11, 10)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__NSF2_IO_OFST__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__LDC_O_OFST   
 *
 * @BRIEF        Controls LDC.O bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 
 *               0x2000 
 *               0x3000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__LDC_O_OFST BITFIELD(9, 8)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__LDC_O_OFST__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B   
 *
 * @BRIEF        Coefficient buffer #B switch - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B BITFIELD(6, 4)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A   
 *
 * @BRIEF        Coefficient buffer #a switch - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A BITFIELD(2, 0)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__CPU_SYNC   
 *
 * @BRIEF        Enable HW synchronization with the CPU so that it could be 
 *               used  
 *               for some processing on in the macro-block pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__CPU_SYNC BITFIELD(31, 31)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__CPU_SYNC__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST   
 *
 * @BRIEF        Controls DMA bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 
 *               0x2000 
 *               0x3000 
 *               0x4000 
 *               0x5000 
 *               0x6000 
 *               0x7000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST BITFIELD(30, 28)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_O_OFST   
 *
 * @BRIEF        Controls ROT.O bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 
 *               0x2000 
 *               0x3000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_O_OFST BITFIELD(27, 26)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_O_OFST__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_I_OFST   
 *
 * @BRIEF        Controls ROT_I bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 
 *               0x2000 
 *               0x3000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_I_OFST BITFIELD(25, 24)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_I_OFST__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_F_OFST   
 *
 * @BRIEF        Controls DCT.F bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 
 *               0x2000 
 *               0x3000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_F_OFST BITFIELD(22, 20)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_F_OFST__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_S_OFST   
 *
 * @BRIEF        Controls DCT.S bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_S_OFST BITFIELD(19, 18)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_S_OFST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_IO_OFST   
 *
 * @BRIEF        Controls VLCDJ IO data bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 
 *               0x2000 
 *               0x3000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_IO_OFST BITFIELD(17, 15)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_IO_OFST__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_B_D_OFST   
 *
 * @BRIEF        Controls IMX #B data bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 
 *               0x2000 
 *               0x3000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_B_D_OFST BITFIELD(14, 13)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_B_D_OFST__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_A_D_OFST   
 *
 * @BRIEF        Controls IMX #A data bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 
 *               0x2000 
 *               0x3000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_A_D_OFST BITFIELD(12, 11)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_A_D_OFST__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NEXT   
 *
 * @BRIEF        Next channel in the sync chain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NEXT     BITFIELD(10, 9)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NEXT__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC   
 *
 * @BRIEF        Enable HW synchronization with the SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC BITFIELD(7, 5)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_A_SYNC   
 *
 * @BRIEF        Enable HW synchronization with the ROT #a module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_A_SYNC BITFIELD(4, 4)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_A_SYNC__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NSF_SYNC   
 *
 * @BRIEF        Enable HW synchronization with the NSF module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NSF_SYNC BITFIELD(3, 3)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NSF_SYNC__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_SYNC   
 *
 * @BRIEF        Enable HW synchronization with the VLCDJ module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_SYNC BITFIELD(2, 2)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_SYNC__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_SYNC   
 *
 * @BRIEF        Enable HW synchronization with the DCT module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_SYNC BITFIELD(1, 1)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_SYNC__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__LDC_SYNC   
 *
 * @BRIEF        Enable HW synchronization with the LDC module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__LDC_SYNC BITFIELD(0, 0)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__LDC_SYNC__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H   
 *
 * @BRIEF        Switch for image buffer #h - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H BITFIELD(31, 28)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G   
 *
 * @BRIEF        Switch for image buffer #g - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G BITFIELD(27, 24)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F   
 *
 * @BRIEF        Switch for image buffer #f - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F BITFIELD(22, 20)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E   
 *
 * @BRIEF        Switch for image buffer #e - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E BITFIELD(18, 16)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D   
 *
 * @BRIEF        Switch for image buffer #d - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D BITFIELD(14, 12)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C   
 *
 * @BRIEF        Switch for image buffer #c. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C BITFIELD(10, 8)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B   
 *
 * @BRIEF        Switch for image buffer #b. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B BITFIELD(6, 4)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A   
 *
 * @BRIEF        Switch for image buffer #a - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A BITFIELD(2, 0)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_B_SYNC   
 *
 * @BRIEF        Enable HW synchronization with the iMX #b module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_B_SYNC BITFIELD(31, 31)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_B_SYNC__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_B_START   
 *
 * @BRIEF        This register is only used when IMX_CTRL.IMX_B_SYNC=1. 
 *               It contains the address, in 16-bit words, of the first 
 *               instruction iMX will execute when it gets started. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_B_START BITFIELD(28, 16)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_B_START__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_A_SYNC   
 *
 * @BRIEF        Enable HW synchronization with the IMX # a module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_A_SYNC BITFIELD(15, 15)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_A_SYNC__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_A_START   
 *
 * @BRIEF        This register is only used when IMX_CTRL.IMX_A_SYNC=1. 
 *               It contains the address, in 16-bit words, of the first 
 *               instruction iMX will execute when it gets started. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_A_START BITFIELD(12, 0)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_A_START__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__NSF2_IO_OFST   
 *
 * @BRIEF        Controls NSF_IO bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__NSF2_IO_OFST BITFIELD(11, 10)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__NSF2_IO_OFST__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__LDC_O_OFST   
 *
 * @BRIEF        Controls LDC.O bus mapping to image buffers: 
 *               0x0000 
 *               0x1000 
 *               0x2000 
 *               0x3000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__LDC_O_OFST BITFIELD(9, 8)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__LDC_O_OFST__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B   
 *
 * @BRIEF        Coefficient buffer #B switch - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B BITFIELD(6, 4)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A   
 *
 * @BRIEF        Coefficient buffer #a switch - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A BITFIELD(2, 0)
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__POS 0

    /* 
     * List of register bitfields values for component SIMCOP_REGS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_REVISION__SCHEME__LEGACY
 *
 * @BRIEF        Legacy ASP or WTBU scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_REVISION__SCHEME__LEGACY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_REVISION__SCHEME__H08
 *
 * @BRIEF        Highlander 0.8 scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_REVISION__SCHEME__H08  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_REVISION__CUSTOM__STANDARD
 *
 * @BRIEF        Non custom (standard) revision - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_REVISION__CUSTOM__STANDARD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__LDCR_RESP_FIFO__S2
 *
 * @BRIEF        8x128 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__LDCR_RESP_FIFO__S2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__LDCR_RESP_FIFO__S3
 *
 * @BRIEF        16x128 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__LDCR_RESP_FIFO__S3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__LDCR_RESP_FIFO__S4
 *
 * @BRIEF        32x128 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__LDCR_RESP_FIFO__S4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__LDCR_RESP_FIFO__S5
 *
 * @BRIEF        64x128 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__LDCR_RESP_FIFO__S5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__LDCR_RESP_FIFO__S6
 *
 * @BRIEF        128x128 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__LDCR_RESP_FIFO__S6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__LDCR_RESP_FIFO__S7
 *
 * @BRIEF        256x256 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__LDCR_RESP_FIFO__S7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__IMAGE_BUFFERS__IM4
 *
 * @BRIEF        4 Image buffers (#e, #f, #g, #h) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__IMAGE_BUFFERS__IM4 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__IMAGE_BUFFERS__IM8
 *
 * @BRIEF        8 Image buffers - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__IMAGE_BUFFERS__IM8 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__ROT_A_ENABLE__DISABLE
 *
 * @BRIEF        Disabled at design time - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__ROT_A_ENABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__ROT_A_ENABLE__ENABLE
 *
 * @BRIEF        Enabled at design time - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__ROT_A_ENABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__IMX_B_ENABLE__DISABLE
 *
 * @BRIEF        Disabled at design time - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__IMX_B_ENABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__IMX_B_ENABLE__ENABLE
 *
 * @BRIEF        Enabled at design time - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__IMX_B_ENABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__IMX_A_ENABLE__DISABLE
 *
 * @BRIEF        Disabled at design time - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__IMX_A_ENABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__IMX_A_ENABLE__ENABLE
 *
 * @BRIEF        Enabled at design time - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__IMX_A_ENABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__NSF_ENABLE__DISABLE
 *
 * @BRIEF        Disabled at design time - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__NSF_ENABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__NSF_ENABLE__ENABLE
 *
 * @BRIEF        Enabled at design time - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__NSF_ENABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__VLCDJ_ENABLE__DISABLE
 *
 * @BRIEF        Disabled at design time - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__VLCDJ_ENABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__VLCDJ_ENABLE__ENABLE
 *
 * @BRIEF        Enabled at design time - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__VLCDJ_ENABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__DCT_ENABLE__DISABLE
 *
 * @BRIEF        Disabled at design time - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__DCT_ENABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__DCT_ENABLE__ENABLE
 *
 * @BRIEF        Enabled at design time - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__DCT_ENABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__LDC_ENABLE__DISABLE
 *
 * @BRIEF        Disabled at design time - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__LDC_ENABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_HWINFO__LDC_ENABLE__ENABLE
 *
 * @BRIEF        Enabled at design time - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_HWINFO__LDC_ENABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__STANDBYMODE__FORCE
 *
 * @BRIEF        Force-standby mode: local initiator is unconditionally 
 *               placed in standby state. 
 *               Backup mode, for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__STANDBYMODE__FORCE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__STANDBYMODE__NO
 *
 * @BRIEF        No-standby mode: local initiator is unconditionally placed 
 *               out of standby state. 
 *               Backup mode, for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__STANDBYMODE__NO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__STANDBYMODE__SMART
 *
 * @BRIEF        Smart-standby mode: local initiator standby status depends 
 *               on local conditions, i.e. the module's functional 
 *               requirement from the initiator. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__STANDBYMODE__SMART 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__SOFTRESET__DONE
 *
 * @BRIEF        Reset done, no pending action - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__SOFTRESET__DONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__SOFTRESET__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__SOFTRESET__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__SOFTRESET__RESET
 *
 * @BRIEF        Initiate software reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__SOFTRESET__RESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__SOFTRESET__PENDING
 *
 * @BRIEF        Reset (software or other) ongoing - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_SYSCONFIG__SOFTRESET__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQ_EOI__LINE_NUMBER__READ0
 *
 * @BRIEF        Reads always 0 (no EOI memory) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQ_EOI__LINE_NUMBER__READ0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQ_EOI__LINE_NUMBER__EOI0
 *
 * @BRIEF        EOI for interrupt output line #0 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQ_EOI__LINE_NUMBER__EOI0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQ_EOI__LINE_NUMBER__EOI1
 *
 * @BRIEF        EOI for interrupt output line #1 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQ_EOI__LINE_NUMBER__EOI1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQ_EOI__LINE_NUMBER__EOI2
 *
 * @BRIEF        EOI for interrupt output line #2 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQ_EOI__LINE_NUMBER__EOI2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQ_EOI__LINE_NUMBER__EOI3
 *
 * @BRIEF        EOI for interrupt output line #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQ_EOI__LINE_NUMBER__EOI3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__CPU_PROC_START_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__CPU_PROC_START_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__CPU_PROC_START_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__CPU_PROC_START_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__CPU_PROC_START_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__CPU_PROC_START_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__CPU_PROC_START_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__CPU_PROC_START_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__SIMCOP_DMA_IRQ1__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__SIMCOP_DMA_IRQ1__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__SIMCOP_DMA_IRQ1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__SIMCOP_DMA_IRQ1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__MTCR2OCP_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__MTCR2OCP_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__MTCR2OCP_ERR_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__MTCR2OCP_ERR_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__MTCR2OCP_ERR_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__MTCR2OCP_ERR_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__MTCR2OCP_ERR_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__MTCR2OCP_ERR_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__OCP_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__OCP_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__OCP_ERR_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__OCP_ERR_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__OCP_ERR_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__OCP_ERR_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__OCP_ERR_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__OCP_ERR_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_DECODE_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_DECODE_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_DECODE_ERR_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_DECODE_ERR_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_DECODE_ERR_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_DECODE_ERR_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_DECODE_ERR_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_DECODE_ERR_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP3_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP3_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP3_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP3_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP3_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP3_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP3_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP3_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP2_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP2_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP2_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP2_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP2_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP2_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP2_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP2_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP1_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP1_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP1_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP1_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP1_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP1_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP1_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP1_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP0_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP0_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP0_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP0_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP0_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP0_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP0_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__STEP0_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_BLOCK_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_BLOCK_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_BLOCK_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_BLOCK_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_BLOCK_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_BLOCK_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_BLOCK_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_BLOCK_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__ROT_A__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__ROT_A__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__ROT_A__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__ROT_A__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__ROT_A__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__ROT_A__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__ROT_A__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__ROT_A__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_B_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_B_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_B_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_B_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_B_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_B_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_B_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_B_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_A_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_A_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_A_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_A_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_A_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_A_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_A_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__IMX_A_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__NSF_IRQ_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__NSF_IRQ_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__NSF_IRQ_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__NSF_IRQ_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__NSF_IRQ_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__NSF_IRQ_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__NSF_IRQ_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__NSF_IRQ_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_BLOC_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_BLOC_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_BLOC_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_BLOC_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_BLOC_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_BLOC_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_BLOC_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__VLCDJ_BLOC_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DCT_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DCT_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DCT_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DCT_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DCT_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DCT_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DCT_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__DCT_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_FRAME_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_FRAME_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_FRAME_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_FRAME_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_FRAME_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_FRAME_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_FRAME_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__LDC_FRAME_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__SIMCOP_DMA_IRQ0__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__SIMCOP_DMA_IRQ0__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__SIMCOP_DMA_IRQ0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS_RAW__SIMCOP_DMA_IRQ0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__CPU_PROC_START_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__CPU_PROC_START_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__CPU_PROC_START_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__CPU_PROC_START_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__CPU_PROC_START_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__CPU_PROC_START_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__CPU_PROC_START_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__CPU_PROC_START_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__SIMCOP_DMA_IRQ1__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__SIMCOP_DMA_IRQ1__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__SIMCOP_DMA_IRQ1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__SIMCOP_DMA_IRQ1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__MTCR2OCP_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__MTCR2OCP_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__MTCR2OCP_ERR_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__MTCR2OCP_ERR_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__MTCR2OCP_ERR_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__MTCR2OCP_ERR_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__MTCR2OCP_ERR_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__MTCR2OCP_ERR_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__OCP_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__OCP_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__OCP_ERR_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__OCP_ERR_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__OCP_ERR_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__OCP_ERR_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__OCP_ERR_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__OCP_ERR_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_DECODE_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_DECODE_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_DECODE_ERR_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_DECODE_ERR_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_DECODE_ERR_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_DECODE_ERR_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_DECODE_ERR_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_DECODE_ERR_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP3_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP3_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP3_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP3_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP3_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP3_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP3_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP3_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP2_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP2_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP2_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP2_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP2_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP2_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP2_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP2_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP1_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP1_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP1_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP1_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP1_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP1_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP1_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP1_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP0_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP0_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP0_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP0_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP0_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP0_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP0_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__STEP0_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_BLOCK_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_BLOCK_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_BLOCK_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_BLOCK_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_BLOCK_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_BLOCK_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_BLOCK_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_BLOCK_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__ROT_A__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__ROT_A__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__ROT_A__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__ROT_A__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__ROT_A__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__ROT_A__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__ROT_A__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__ROT_A__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_B_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_B_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_B_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_B_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_B_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_B_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_B_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_B_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_A_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_A_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_A_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_A_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_A_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_A_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_A_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__IMX_A_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__NSF_IRQ_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__NSF_IRQ_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__NSF_IRQ_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__NSF_IRQ_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__NSF_IRQ_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__NSF_IRQ_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__NSF_IRQ_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__NSF_IRQ_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_BLOC_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_BLOC_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_BLOC_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_BLOC_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_BLOC_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_BLOC_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_BLOC_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__VLCDJ_BLOC_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DCT_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DCT_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DCT_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DCT_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DCT_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DCT_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DCT_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__DCT_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_FRAME_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_FRAME_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_FRAME_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_FRAME_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_FRAME_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_FRAME_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_FRAME_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__LDC_FRAME_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__SIMCOP_DMA_IRQ0__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__SIMCOP_DMA_IRQ0__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__SIMCOP_DMA_IRQ0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQSTATUS__SIMCOP_DMA_IRQ0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__CPU_PROC_START_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__CPU_PROC_START_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__CPU_PROC_START_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__CPU_PROC_START_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__CPU_PROC_START_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__CPU_PROC_START_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__CPU_PROC_START_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__CPU_PROC_START_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ1__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__MTCR2OCP_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__MTCR2OCP_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__MTCR2OCP_ERR_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__MTCR2OCP_ERR_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__MTCR2OCP_ERR_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__MTCR2OCP_ERR_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__MTCR2OCP_ERR_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__MTCR2OCP_ERR_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__OCP_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__OCP_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__OCP_ERR_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__OCP_ERR_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__OCP_ERR_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__OCP_ERR_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__OCP_ERR_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__OCP_ERR_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_DECODE_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_DECODE_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_DECODE_ERR_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_DECODE_ERR_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_DECODE_ERR_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_DECODE_ERR_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_DECODE_ERR_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_DECODE_ERR_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP3_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP3_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP3_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP3_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP3_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP3_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP3_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP3_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP2_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP2_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP2_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP2_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP2_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP2_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP2_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP2_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP1_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP1_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP1_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP1_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP1_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP1_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP1_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP1_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP0_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP0_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP0_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP0_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP0_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP0_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP0_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__STEP0_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_BLOCK_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_BLOCK_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_BLOCK_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_BLOCK_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_BLOCK_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_BLOCK_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_BLOCK_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_BLOCK_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__ROT_A__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__ROT_A__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__ROT_A__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__ROT_A__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__ROT_A__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__ROT_A__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__ROT_A__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__ROT_A__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_B_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_B_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_B_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_B_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_B_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_B_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_B_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_B_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_A_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_A_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_A_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_A_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_A_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_A_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_A_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__IMX_A_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__NSF_IRQ_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__NSF_IRQ_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__NSF_IRQ_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__NSF_IRQ_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__NSF_IRQ_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__NSF_IRQ_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__NSF_IRQ_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__NSF_IRQ_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_BLOC_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_BLOC_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_BLOC_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_BLOC_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_BLOC_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_BLOC_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_BLOC_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__VLCDJ_BLOC_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DCT_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DCT_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DCT_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DCT_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DCT_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DCT_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DCT_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__DCT_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_FRAME_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_FRAME_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_FRAME_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_FRAME_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_FRAME_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_FRAME_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_FRAME_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__LDC_FRAME_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ0__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_SET__SIMCOP_DMA_IRQ0__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__CPU_PROC_START_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__CPU_PROC_START_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__CPU_PROC_START_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__CPU_PROC_START_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__CPU_PROC_START_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__CPU_PROC_START_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__CPU_PROC_START_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__CPU_PROC_START_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ1__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ1__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__MTCR2OCP_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__MTCR2OCP_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__MTCR2OCP_ERR_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__MTCR2OCP_ERR_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__MTCR2OCP_ERR_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__MTCR2OCP_ERR_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__MTCR2OCP_ERR_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__MTCR2OCP_ERR_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__OCP_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__OCP_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__OCP_ERR_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__OCP_ERR_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__OCP_ERR_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__OCP_ERR_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__OCP_ERR_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__OCP_ERR_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_DECODE_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_DECODE_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_DECODE_ERR_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_DECODE_ERR_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_DECODE_ERR_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_DECODE_ERR_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_DECODE_ERR_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_DECODE_ERR_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP3_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP3_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP3_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP3_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP3_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP3_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP3_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP3_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP2_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP2_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP2_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP2_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP2_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP2_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP2_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP2_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP1_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP1_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP1_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP1_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP1_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP1_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP1_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP1_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP0_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP0_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP0_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP0_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP0_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP0_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP0_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__STEP0_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_BLOCK_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_BLOCK_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_BLOCK_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_BLOCK_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_BLOCK_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_BLOCK_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_BLOCK_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_BLOCK_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__ROT_A__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__ROT_A__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__ROT_A__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__ROT_A__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__ROT_A__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__ROT_A__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__ROT_A__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__ROT_A__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_B_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_B_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_B_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_B_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_B_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_B_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_B_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_B_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_A_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_A_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_A_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_A_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_A_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_A_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_A_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__IMX_A_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__NSF_IRQ_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__NSF_IRQ_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__NSF_IRQ_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__NSF_IRQ_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__NSF_IRQ_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__NSF_IRQ_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__NSF_IRQ_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__NSF_IRQ_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_BLOC_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_BLOC_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_BLOC_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_BLOC_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_BLOC_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_BLOC_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_BLOC_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__VLCDJ_BLOC_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DCT_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DCT_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DCT_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DCT_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DCT_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DCT_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DCT_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__DCT_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_FRAME_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_FRAME_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_FRAME_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_FRAME_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_FRAME_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_FRAME_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_FRAME_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__LDC_FRAME_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ0__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HL_IRQENABLE_CLR__SIMCOP_DMA_IRQ0__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_R_BURST_BREAK__YES
 *
 * @BRIEF        Yes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_R_BURST_BREAK__YES 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_R_BURST_BREAK__NO
 *
 * @BRIEF        No. OCP transactions must be splitted - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_R_BURST_BREAK__NO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_R_MAX_BURST_LENGTH__B128
 *
 * @BRIEF        8x128 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_R_MAX_BURST_LENGTH__B128 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_R_MAX_BURST_LENGTH__B96
 *
 * @BRIEF        6x128 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_R_MAX_BURST_LENGTH__B96 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_R_MAX_BURST_LENGTH__B64
 *
 * @BRIEF        4x128 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_R_MAX_BURST_LENGTH__B64 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_R_MAX_BURST_LENGTH__B32
 *
 * @BRIEF        2x128 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_R_MAX_BURST_LENGTH__B32 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IMX_B_CMD__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IMX_B_CMD__COPR     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IMX_B_CMD__IMXB
 *
 * @BRIEF        IMX #B instruction read / write - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IMX_B_CMD__IMXB     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IMX_A_CMD__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IMX_A_CMD__COPR     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IMX_A_CMD__IMXA
 *
 * @BRIEF        IMX #A instruction read / write - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IMX_A_CMD__IMXA     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IMX_A_CMD__IMXB
 *
 * @BRIEF        IMX #B instruction read / write - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IMX_A_CMD__IMXB     0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__HUFF__COPR
 *
 * @BRIEF        Coprocessor - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__HUFF__COPR          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__HUFF__VLCDJ
 *
 * @BRIEF        VLCDJ huffman table read - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__HUFF__VLCDJ         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__QUANT__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__QUANT__COPR         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__QUANT__VLCDJ
 *
 * @BRIEF        VLCDJ quantization table read - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__QUANT__VLCDJ        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_LUT__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_LUT__COPR       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_LUT__LDC
 *
 * @BRIEF        The LDC module could access the LDC LUT. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_LUT__LDC        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_INPUT__NONE
 *
 * @BRIEF        No input memory attached  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_INPUT__NONE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_INPUT__IMBUF2
 *
 * @BRIEF        use image buffers #a and #b - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_INPUT__IMBUF2   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_INPUT__IMBUF4
 *
 * @BRIEF        use image buffers #a #b #c #d - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_INPUT__IMBUF4   0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__LDC_INPUT__LDC_PRIVATE
 *
 * @BRIEF        Use LDC private input memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__LDC_INPUT__LDC_PRIVATE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__NSF_WMEM__NONE
 *
 * @BRIEF        No working memory attached to NSF2. NSF2 can't be used. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__NSF_WMEM__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__NSF_WMEM__COEFF_A
 *
 * @BRIEF        iMX #a coefficient memory used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__NSF_WMEM__COEFF_A   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__NSF_WMEM__IMBUFF_2
 *
 * @BRIEF        Image buffers #a #b used.  
 *               Those image buffers can't be used for other purposes. 
 *               This setting has higher priority than the context 
 *               configuration - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__NSF_WMEM__IMBUFF_2  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__NSF_WMEM__IMBUFF_4
 *
 * @BRIEF        Image buffers #a, #b, #c, #d used.  
 *               Those image buffers can't be used for other purposes. 
 *               This setting has higher priority than the context 
 *               configuration - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__NSF_WMEM__IMBUFF_4  0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IRQ3_MODE__OR
 *
 * @BRIEF        The interrupt line is asserted when one of the events 
 *               enabled in  
 *               SIMCOP_HL_IRQENABLE_SET__3 /  
 *               SIMCOP_HL_IRQENABLE_CLR__3  
 *               is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ3_MODE__OR       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IRQ3_MODE__AND
 *
 * @BRIEF        The interrupt line is asserted when all events enabled in  
 *               SIMCOP_HL_IRQENABLE_SET__3 /  
 *               SIMCOP_HL_IRQENABLE_CLR__3  
 *               are pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ3_MODE__AND      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IRQ2_MODE__OR
 *
 * @BRIEF        The interrupt line is asserted when one of the events 
 *               enabled in  
 *               SIMCOP_HL_IRQENABLE_SET__2 /  
 *               SIMCOP_HL_IRQENABLE_CLR__2  
 *               is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ2_MODE__OR       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IRQ2_MODE__AND
 *
 * @BRIEF        The interrupt line is asserted when all events enabled in  
 *               SIMCOP_HL_IRQENABLE_SET__2 /  
 *               SIMCOP_HL_IRQENABLE_CLR__2  
 *               are pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ2_MODE__AND      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IRQ1_MODE__OR
 *
 * @BRIEF        The interrupt line is asserted when one of the events 
 *               enabled in  
 *               SIMCOP_HL_IRQENABLE_SET__1 /  
 *               SIMCOP_HL_IRQENABLE_CLR__1  
 *               is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ1_MODE__OR       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IRQ1_MODE__AND
 *
 * @BRIEF        The interrupt line is asserted when all events enabled in  
 *               SIMCOP_HL_IRQENABLE_SET__1 /  
 *               SIMCOP_HL_IRQENABLE_CLR__1  
 *               are pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ1_MODE__AND      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IRQ0_MODE__OR
 *
 * @BRIEF        The interrupt line is asserted when one of the events 
 *               enabled in  
 *               SIMCOP_HL_IRQENABLE_SET__0 /  
 *               SIMCOP_HL_IRQENABLE_CLR__0  
 *               is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ0_MODE__OR       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CTRL__IRQ0_MODE__AND
 *
 * @BRIEF        The interrupt line is asserted when all events enabled in  
 *               SIMCOP_HL_IRQENABLE_SET__0 /  
 *               SIMCOP_HL_IRQENABLE_CLR__0  
 *               are pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CTRL__IRQ0_MODE__AND      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__ROT_A__WOFF
 *
 * @BRIEF        Request shutdown of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__ROT_A__WOFF      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__ROT_A__ROFF
 *
 * @BRIEF        The sub-module is off - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__ROT_A__ROFF      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__ROT_A__RON
 *
 * @BRIEF        The sub-module is on - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__ROT_A__RON       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__ROT_A__WON
 *
 * @BRIEF        Request enable of the sub-module. 
 *               No effect if the sub-module clock is already on. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__ROT_A__WON       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_B__WOFF
 *
 * @BRIEF        Request shutdown of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_B__WOFF      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_B__ROFF
 *
 * @BRIEF        The sub-module is off - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_B__ROFF      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_B__RON
 *
 * @BRIEF        The sub-module is on - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_B__RON       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_B__WON
 *
 * @BRIEF        Request enable of the sub-module. 
 *               No effect if the sub-module clock is already on. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_B__WON       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_A__WOFF
 *
 * @BRIEF        Request shutdown of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_A__WOFF      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_A__ROFF
 *
 * @BRIEF        The sub-module is off - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_A__ROFF      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_A__RON
 *
 * @BRIEF        The sub-module is on - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_A__RON       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_A__WON
 *
 * @BRIEF        Request enable of the sub-module. 
 *               No effect if the sub-module clock is already on. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__IMX_A__WON       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__NSF2__WOFF
 *
 * @BRIEF        Request shutdown of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__NSF2__WOFF       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__NSF2__ROFF
 *
 * @BRIEF        The sub-module is off - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__NSF2__ROFF       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__NSF2__RON
 *
 * @BRIEF        The sub-module is on - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__NSF2__RON        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__NSF2__WON
 *
 * @BRIEF        Request enable of the sub-module. 
 *               No effect if the sub-module clock is already on. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__NSF2__WON        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__VLCDJ__WOFF
 *
 * @BRIEF        Request shutdown of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__VLCDJ__WOFF      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__VLCDJ__ROFF
 *
 * @BRIEF        The sub-module is off - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__VLCDJ__ROFF      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__VLCDJ__RON
 *
 * @BRIEF        The sub-module is on - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__VLCDJ__RON       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__VLCDJ__WON
 *
 * @BRIEF        Request enable of the sub-module. 
 *               No effect if the sub-module clock is already on. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__VLCDJ__WON       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__DCT__WOFF
 *
 * @BRIEF        Request shutdown of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__DCT__WOFF        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__DCT__ROFF
 *
 * @BRIEF        The sub-module is off - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__DCT__ROFF        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__DCT__RON
 *
 * @BRIEF        The sub-module is on - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__DCT__RON         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__DCT__WON
 *
 * @BRIEF        Request enable of the sub-module. 
 *               No effect if the sub-module clock is already on. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__DCT__WON         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__LDC__WOFF
 *
 * @BRIEF        Request shutdown of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__LDC__WOFF        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__LDC__ROFF
 *
 * @BRIEF        The sub-module is off - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__LDC__ROFF        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__LDC__RON
 *
 * @BRIEF        The sub-module is on - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__LDC__RON         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__LDC__WON
 *
 * @BRIEF        Request enable of the sub-module. 
 *               No effect if the sub-module clock is already on. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__LDC__WON         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__DMA__WOFF
 *
 * @BRIEF        Request shutdown of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__DMA__WOFF        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__DMA__ROFF
 *
 * @BRIEF        The sub-module is off - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__DMA__ROFF        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__DMA__RON
 *
 * @BRIEF        The sub-module is on - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__DMA__RON         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_CLKCTRL__DMA__WON
 *
 * @BRIEF        Request enable of the sub-module. 
 *               No effect if the sub-module clock is already on. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_CLKCTRL__DMA__WON         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__CPU_PROC_DONE__ZERO
 *
 * @BRIEF        No effect. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__CPU_PROC_DONE__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__CPU_PROC_DONE__ONE
 *
 * @BRIEF        CPU processing completed. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__CPU_PROC_DONE__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BBM_STATUS__IDLE
 *
 * @BRIEF        BBM is idle - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BBM_STATUS__IDLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BBM_STATUS__BUSY
 *
 * @BRIEF        BBM is busy. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BBM_STATUS__BUSY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM__COPR
 *
 * @BRIEF        Bank 0: coprocessor bus (0x1000-0x17FF) 
 *               Bank 1: coprocessor bus (0x1800-0x1FFF) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM__DMA_DMA
 *
 * @BRIEF        Bank 0: DMA (0x1000-0x17FF) 
 *               Bank 1: DMA (0x1800-0x1FFF) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM__DMA_DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM__VLCDJ_VLCDJ
 *
 * @BRIEF        Bank 0: VLCDJ.B (0x000-0x7FF) 
 *               Bank 1: VLCDJ.B (0x800-0xFFF) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM__VLCDJ_VLCDJ 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM__DMA_VLCDJ
 *
 * @BRIEF        Bank 0: DMA (0x1000-0x17FF) 
 *               Bank 1: VLCDJ.B (0x800-0xFFF) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM__DMA_VLCDJ 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM__VLCDJ_DMA
 *
 * @BRIEF        Bank 0: VLCDJ.B (0x000-0x7FF) 
 *               Bank 1: DMA (0x1800-0x1FFF) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM__VLCDJ_DMA 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM__PINGPONG_ENCODE
 *
 * @BRIEF        The BITSTREAM buffer is managed by HW as a PING/PONG buffer 
 *               to support JPEG encode use case. 
 *               It could be accessed by the SIMCOP DMA or the the VLCDJ 
 *               module. 
 *               The BITSTREAM HW sequence is reset when the mode is changed 
 *               to COPR, VLCDJ or DMA. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM__PINGPONG_ENCODE 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM__PINGPONG_DECODE
 *
 * @BRIEF        The BITSTREAM buffer is managed by HW as a PING/PONG buffer 
 *               to support JPEG decode use case. 
 *               It could be accessed by the SIMCOP DMA or the the VLCDJ 
 *               module. 
 *               The BITSTREAM HW sequence is reset when the mode is changed 
 *               to COPR, VLCDJ or DMA. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTREAM__PINGPONG_DECODE 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTR_XFER_SIZE__B2046
 *
 * @BRIEF        2048 bytes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTR_XFER_SIZE__B2046 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTR_XFER_SIZE__B1024
 *
 * @BRIEF        1024 bytes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTR_XFER_SIZE__B1024 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTR_XFER_SIZE__B512
 *
 * @BRIEF        512 bytes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTR_XFER_SIZE__B512 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTR_XFER_SIZE__B256
 *
 * @BRIEF        256 bytes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__BITSTR_XFER_SIZE__B256 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_STOP__NOEFFECT
 *
 * @BRIEF        No effect. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_STOP__NOEFFECT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_STOP__STOP
 *
 * @BRIEF        Stop the HW sequence immediately (dont wait for expected 
 *               DONE events). 
 *               Setting this bit while the sequencer is idle has no effect. 
 *               - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_STOP__STOP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_START__NOCHANGE
 *
 * @BRIEF        No effect. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_START__NOCHANGE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_START__START
 *
 * @BRIEF        Start STEP0 of the HW sequence. 
 *               Setting this bit while the sequencer is running has no 
 *               effect. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_CTRL__HW_SEQ_START__START 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STATUS__STATE__IDLE
 *
 * @BRIEF        Idle - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STATUS__STATE__IDLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STATUS__STATE__RUNNING
 *
 * @BRIEF        Running - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STATUS__STATE__RUNNING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_O_OFST__ZERO
 *
 * @BRIEF        EFGH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_O_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_O_OFST__ONE
 *
 * @BRIEF        FGHE - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_O_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_O_OFST__TWO
 *
 * @BRIEF        GHEF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_O_OFST__TWO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_O_OFST__THREE
 *
 * @BRIEF        HEFG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_O_OFST__THREE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_I_OFST__ZERO
 *
 * @BRIEF        ABCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_I_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_I_OFST__ONE
 *
 * @BRIEF        BCDA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_I_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_I_OFST__TWO
 *
 * @BRIEF        CDAB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_I_OFST__TWO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_I_OFST__THREE
 *
 * @BRIEF        DABC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_I_OFST__THREE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_F_OFST__ZERO
 *
 * @BRIEF        ABCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_F_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_F_OFST__ONE
 *
 * @BRIEF        BCDG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_F_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_F_OFST__TWO
 *
 * @BRIEF        CDGH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_F_OFST__TWO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_F_OFST__THREE
 *
 * @BRIEF        DGHA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_F_OFST__THREE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_F_OFST__FOUR
 *
 * @BRIEF        GHAB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_F_OFST__FOUR 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_F_OFST__FIVE
 *
 * @BRIEF        HABC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_F_OFST__FIVE 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_S_OFST__ZERO
 *
 * @BRIEF        EF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_S_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_S_OFST__ONE
 *
 * @BRIEF        FG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_S_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_S_OFST__TWO
 *
 * @BRIEF        GH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_S_OFST__TWO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_S_OFST__THREE
 *
 * @BRIEF        HE - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_S_OFST__THREE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_IO_OFST__ZERO
 *
 * @BRIEF        ABCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_IO_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_IO_OFST__ONE
 *
 * @BRIEF        BCDG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_IO_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_IO_OFST__TWO
 *
 * @BRIEF        CDGH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_IO_OFST__TWO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_IO_OFST__THREE
 *
 * @BRIEF        DGHA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_IO_OFST__THREE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_IO_OFST__FOUR
 *
 * @BRIEF        GHAB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_IO_OFST__FOUR 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_IO_OFST__FIVE
 *
 * @BRIEF        HABC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_IO_OFST__FIVE 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_B_D_OFST__ZERO
 *
 * @BRIEF        ABCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_B_D_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_B_D_OFST__ONE
 *
 * @BRIEF        CDEF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_B_D_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_B_D_OFST__TWO
 *
 * @BRIEF        EFGH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_B_D_OFST__TWO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_B_D_OFST__THREE
 *
 * @BRIEF        GHAB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_B_D_OFST__THREE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_A_D_OFST__ZERO
 *
 * @BRIEF        ABCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_A_D_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_A_D_OFST__ONE
 *
 * @BRIEF        CDEF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_A_D_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_A_D_OFST__TWO
 *
 * @BRIEF        EFGH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_A_D_OFST__TWO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_A_D_OFST__THREE
 *
 * @BRIEF        GHAB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__IMX_A_D_OFST__THREE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__NE
 *
 * @BRIEF        No effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__NE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RZERO
 *
 * @BRIEF        No done pulse have been received since last non zero write 
 *               into the DMA_TRIGGER register - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RCHAN0_1
 *
 * @BRIEF        DONE pulses for channel 0 and 1 have been received - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RCHAN0_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__CHAN0_1
 *
 * @BRIEF        Trigger channel 0 and 1. 
 *               Clears all memorized done pulses for DMA. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__CHAN0_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__CHAN0_2
 *
 * @BRIEF        Trigger channel 0, 1, 2. 
 *               Clears all memorized done pulses for DMA. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__CHAN0_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RCHAN0_2
 *
 * @BRIEF        DONE pulses for channel 0, 1 and 2 have been received - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RCHAN0_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RCHAN0_3
 *
 * @BRIEF        DONE pulses for channel 0, 1, 2 and 3 have been received. - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RCHAN0_3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__CHAN0_3
 *
 * @BRIEF        Trigger channel 0, 1, 2 and 3. 
 *               Clears all memorized done pulses for DMA. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__CHAN0_3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RCHAN0
 *
 * @BRIEF        DONE pulse for channel 0 has been received - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RCHAN0 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__CHAN0
 *
 * @BRIEF        Trigger channel 0. 
 *               Clears all memorized done pulses for DMA. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__CHAN0 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__CHAN1
 *
 * @BRIEF        Trigger channel 1. 
 *               Clears all memorized done pulses for DMA. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__CHAN1 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RCHAN1
 *
 * @BRIEF        DONE pulse for channel 1 has been received - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RCHAN1 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RCHAN2
 *
 * @BRIEF        DONE pulse for channel 2 has been received - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RCHAN2 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__CHAN2
 *
 * @BRIEF        Trigger channel 2. 
 *               Clears all memorized done pulses for DMA. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__CHAN2 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__CHAN3
 *
 * @BRIEF        Trigger channel 3. 
 *               Clears all memorized done pulses for DMA. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__CHAN3 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RCHAN3
 *
 * @BRIEF        DONE pulse for channel 3 has been received - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DMA_TRIGGER__RCHAN3 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_A_TRIGGER__WZERO
 *
 * @BRIEF        No Effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_A_TRIGGER__WZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_A_TRIGGER__RZERO
 *
 * @BRIEF        No DONE pulse received since the last START pulse has been 
 *               sent - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_A_TRIGGER__RZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_A_TRIGGER__RONE
 *
 * @BRIEF        DONE pulse received - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_A_TRIGGER__RONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_A_TRIGGER__WONE
 *
 * @BRIEF        Send a start pulse and clears the memorized done pulse - 
 *               (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__ROT_A_TRIGGER__WONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__NSF_TRIGGER__WZERO
 *
 * @BRIEF        No Effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__NSF_TRIGGER__WZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__NSF_TRIGGER__RZERO
 *
 * @BRIEF        No DONE pulse received since the last START pulse has been 
 *               sent - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__NSF_TRIGGER__RZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__NSF_TRIGGER__RONE
 *
 * @BRIEF        DONE pulse received - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__NSF_TRIGGER__RONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__NSF_TRIGGER__WONE
 *
 * @BRIEF        Send a start pulse and clears the memorized done pulse - 
 *               (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__NSF_TRIGGER__WONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_TRIGGER__WZERO
 *
 * @BRIEF        No Effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_TRIGGER__WZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_TRIGGER__RZERO
 *
 * @BRIEF        No DONE pulse received since the last START pulse has been 
 *               sent - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_TRIGGER__RZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_TRIGGER__RONE
 *
 * @BRIEF        DONE pulse received - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_TRIGGER__RONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_TRIGGER__WONE
 *
 * @BRIEF        Send a start pulse and clears the memorized done pulse - 
 *               (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__VLCDJ_TRIGGER__WONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_TRIGGER__WZERO
 *
 * @BRIEF        No Effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_TRIGGER__WZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_TRIGGER__RZERO
 *
 * @BRIEF        No DONE pulse received since the last START pulse has been 
 *               sent - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_TRIGGER__RZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_TRIGGER__RONE
 *
 * @BRIEF        DONE pulse received - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_TRIGGER__RONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_TRIGGER__WONE
 *
 * @BRIEF        Send a start pulse and clears the memorized done pulse - 
 *               (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__DCT_TRIGGER__WONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__LDC_TRIGGER__WZERO
 *
 * @BRIEF        No Effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__LDC_TRIGGER__WZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__LDC_TRIGGER__RZERO
 *
 * @BRIEF        No DONE pulse received since the last START pulse has been 
 *               sent - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__LDC_TRIGGER__RZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__LDC_TRIGGER__RONE
 *
 * @BRIEF        DONE pulse received - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__LDC_TRIGGER__RONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__LDC_TRIGGER__WONE
 *
 * @BRIEF        Send a start pulse and clears the memorized done pulse - 
 *               (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE__LDC_TRIGGER__WONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__DCT_S
 *
 * @BRIEF        DCT_S - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__DCT_S 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__DCT_F 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__ROT_A_O
 *
 * @BRIEF        ROT_A_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__ROT_A_O 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__NSF_IO
 *
 * @BRIEF        NSF_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__NSF_IO 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__LDC_O
 *
 * @BRIEF        LDC_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_H__LDC_O 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__DCT_S
 *
 * @BRIEF        DCT_S - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__DCT_S 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__DCT_F 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__ROT_A_O
 *
 * @BRIEF        ROT_A_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__ROT_A_O 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__NSF_IO
 *
 * @BRIEF        NSF_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__NSF_IO 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__LDC_O
 *
 * @BRIEF        LDC_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_G__LDC_O 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__DCT_S
 *
 * @BRIEF        DCT_S - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__DCT_S 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__NSF_IO
 *
 * @BRIEF        NSF_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__NSF_IO 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__LDC_O
 *
 * @BRIEF        LDC_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__LDC_O 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__ROT_A_O
 *
 * @BRIEF        ROT_A_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_F__ROT_A_O 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__DCT_S
 *
 * @BRIEF        DCT_S - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__DCT_S 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__NSF_IO
 *
 * @BRIEF        NSF_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__NSF_IO 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__LDC_O
 *
 * @BRIEF        LDC_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__LDC_O 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__ROT_A_O
 *
 * @BRIEF        ROT_A_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_E__ROT_A_O 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__DCT_F 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__ROT_A_I
 *
 * @BRIEF        ROT_A_I - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__ROT_A_I 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__RSV
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_D__RSV 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__DCT_F 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__ROT_A_I
 *
 * @BRIEF        ROT_A_I - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__ROT_A_I 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__RSV
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_C__RSV 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__IMX_A
 *
 * @BRIEF        IMX #A IMBUFF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__IMX_B
 *
 * @BRIEF        IMX #B IMBUFF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__DCT_F 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__ROT_A_I
 *
 * @BRIEF        ROT_A_I - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__ROT_A_I 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__RSV
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_B__RSV 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__IMX_A
 *
 * @BRIEF        IMX #a IMBUFF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__IMX_B
 *
 * @BRIEF        IMX #B IMBUFF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__DCT_F 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__ROT_A_I
 *
 * @BRIEF        ROT_A_I - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__ROT_A_I 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__RSV
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE__IMBUFF_A__RSV 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__NSF2_IO_OFST__ZERO
 *
 * @BRIEF        EF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__NSF2_IO_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__NSF2_IO_OFST__ONE
 *
 * @BRIEF        FG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__NSF2_IO_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__NSF2_IO_OFST__E2
 *
 * @BRIEF        GH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__NSF2_IO_OFST__E2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__NSF2_IO_OFST__E3
 *
 * @BRIEF        HE - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__NSF2_IO_OFST__E3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__LDC_O_OFST__E0
 *
 * @BRIEF        EFGH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__LDC_O_OFST__E0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__LDC_O_OFST__E1
 *
 * @BRIEF        FGHE - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__LDC_O_OFST__E1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__LDC_O_OFST__E2
 *
 * @BRIEF        GHEF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__LDC_O_OFST__E2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__LDC_O_OFST__E3
 *
 * @BRIEF        HEFG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__LDC_O_OFST__E3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__DCT_F 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__ROT_A_O
 *
 * @BRIEF        ROT #A O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__ROT_A_O 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__RSV
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_B__RSV 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__DCT_F 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__ROT_A_I
 *
 * @BRIEF        ROT #A I - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__ROT_A_I 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__RSV
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE__COEFF_A__RSV 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__CPU_SYNC__DISABLED
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__CPU_SYNC__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__CPU_SYNC__ENABLED
 *
 * @BRIEF        Enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__CPU_SYNC__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__ZERO
 *
 * @BRIEF        ABCDEFGH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__ONE
 *
 * @BRIEF        BCDEFGHA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__TWO
 *
 * @BRIEF        CDEFGHAB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__TWO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__THREE
 *
 * @BRIEF        DEFGHABC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__THREE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__FOUR
 *
 * @BRIEF        EFGHABCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__FOUR 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__FIVE
 *
 * @BRIEF        FGHABCDE - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__FIVE 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__SIX
 *
 * @BRIEF        GHABCDEF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__SIX 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__SEVEN
 *
 * @BRIEF        HABCDEFG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_OFST__SEVEN 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_O_OFST__ZERO
 *
 * @BRIEF        EFGH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_O_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_O_OFST__ONE
 *
 * @BRIEF        FGHE - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_O_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_O_OFST__TWO
 *
 * @BRIEF        GHEF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_O_OFST__TWO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_O_OFST__THREE
 *
 * @BRIEF        HEFG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_O_OFST__THREE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_I_OFST__ZERO
 *
 * @BRIEF        ABCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_I_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_I_OFST__ONE
 *
 * @BRIEF        BCDA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_I_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_I_OFST__TWO
 *
 * @BRIEF        CDAB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_I_OFST__TWO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_I_OFST__THREE
 *
 * @BRIEF        DABC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_I_OFST__THREE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_F_OFST__ZERO
 *
 * @BRIEF        ABCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_F_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_F_OFST__ONE
 *
 * @BRIEF        BCDG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_F_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_F_OFST__TWO
 *
 * @BRIEF        CDGH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_F_OFST__TWO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_F_OFST__THREE
 *
 * @BRIEF        DGHA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_F_OFST__THREE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_F_OFST__FOUR
 *
 * @BRIEF        GHAB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_F_OFST__FOUR 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_F_OFST__FIVE
 *
 * @BRIEF        HABC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_F_OFST__FIVE 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_S_OFST__ZERO
 *
 * @BRIEF        EF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_S_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_S_OFST__ONE
 *
 * @BRIEF        FG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_S_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_S_OFST__TWO
 *
 * @BRIEF        GH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_S_OFST__TWO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_S_OFST__THREE
 *
 * @BRIEF        HE - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_S_OFST__THREE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_IO_OFST__ZERO
 *
 * @BRIEF        ABCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_IO_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_IO_OFST__ONE
 *
 * @BRIEF        BCDG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_IO_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_IO_OFST__TWO
 *
 * @BRIEF        CDGH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_IO_OFST__TWO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_IO_OFST__THREE
 *
 * @BRIEF        DGHA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_IO_OFST__THREE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_IO_OFST__FOUR
 *
 * @BRIEF        GHAB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_IO_OFST__FOUR 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_IO_OFST__FIVE
 *
 * @BRIEF        HABC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_IO_OFST__FIVE 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_B_D_OFST__ZERO
 *
 * @BRIEF        ABCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_B_D_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_B_D_OFST__ONE
 *
 * @BRIEF        CDEF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_B_D_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_B_D_OFST__TWO
 *
 * @BRIEF        EFGH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_B_D_OFST__TWO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_B_D_OFST__THREE
 *
 * @BRIEF        GHAB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_B_D_OFST__THREE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_A_D_OFST__ZERO
 *
 * @BRIEF        ABCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_A_D_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_A_D_OFST__ONE
 *
 * @BRIEF        CDEF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_A_D_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_A_D_OFST__TWO
 *
 * @BRIEF        EFGH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_A_D_OFST__TWO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_A_D_OFST__THREE
 *
 * @BRIEF        GHAB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__IMX_A_D_OFST__THREE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NEXT__STEP0
 *
 * @BRIEF        Step 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NEXT__STEP0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NEXT__STEP1
 *
 * @BRIEF        Step 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NEXT__STEP1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NEXT__STEP2
 *
 * @BRIEF        Step 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NEXT__STEP2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NEXT__STEP3
 *
 * @BRIEF        Step 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NEXT__STEP3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__DISABLED
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__CHAN0_1
 *
 * @BRIEF        Channel 0 and 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__CHAN0_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__CHAN0_2
 *
 * @BRIEF        Channel 0, 1, 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__CHAN0_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__CHAN0_3
 *
 * @BRIEF        Channel 0, 1, 2 and 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__CHAN0_3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__CHAN0
 *
 * @BRIEF        Channel 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__CHAN0 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__CHAN1
 *
 * @BRIEF        Channel 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__CHAN1 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__CHAN2
 *
 * @BRIEF        Channel 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__CHAN2 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__CHAN3
 *
 * @BRIEF        Channel 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DMA_SYNC__CHAN3 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_A_SYNC__DISABLED
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_A_SYNC__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_A_SYNC__ENABLED
 *
 * @BRIEF        Enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__ROT_A_SYNC__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NSF_SYNC__DISABLED
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NSF_SYNC__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NSF_SYNC__ENABLED
 *
 * @BRIEF        Enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__NSF_SYNC__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_SYNC__DISABLED
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_SYNC__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_SYNC__ENABLED
 *
 * @BRIEF        Enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__VLCDJ_SYNC__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_SYNC__DISABLED
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_SYNC__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_SYNC__ENABLED
 *
 * @BRIEF        Enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__DCT_SYNC__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__LDC_SYNC__DISABLED
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__LDC_SYNC__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__LDC_SYNC__ENABLED
 *
 * @BRIEF        Enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL__LDC_SYNC__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__DCT_S
 *
 * @BRIEF        DCT_S - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__DCT_S 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__DCT_F 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__ROT_A_O
 *
 * @BRIEF        ROT_A_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__ROT_A_O 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__NSF_IO
 *
 * @BRIEF        NSF_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__NSF_IO 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__LDC_O
 *
 * @BRIEF        LDC_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_H__LDC_O 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__DCT_S
 *
 * @BRIEF        DCT_S - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__DCT_S 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__DCT_F 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__ROT_A_O
 *
 * @BRIEF        ROT_A_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__ROT_A_O 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__NSF_IO
 *
 * @BRIEF        NSF_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__NSF_IO 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__LDC_O
 *
 * @BRIEF        LDC_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_G__LDC_O 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__DCT_S
 *
 * @BRIEF        DCT_S - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__DCT_S 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__NSF_IO
 *
 * @BRIEF        NSF_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__NSF_IO 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__LDC_O
 *
 * @BRIEF        LDC_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__LDC_O 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__ROT_A_O
 *
 * @BRIEF        ROT_A_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_F__ROT_A_O 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__DCT_S
 *
 * @BRIEF        DCT_S - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__DCT_S 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__NSF_IO
 *
 * @BRIEF        NSF_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__NSF_IO 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__LDC_O
 *
 * @BRIEF        LDC_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__LDC_O 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__ROT_A_O
 *
 * @BRIEF        ROT_A_O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_E__ROT_A_O 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__DCT_F 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__ROT_A_I
 *
 * @BRIEF        ROT_A_I - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__ROT_A_I 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__RSV
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_D__RSV 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__DCT_F 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__ROT_A_I
 *
 * @BRIEF        ROT_A_I - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__ROT_A_I 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__RSV
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_C__RSV 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__IMX_A
 *
 * @BRIEF        IMX #A IMBUFF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__IMX_B
 *
 * @BRIEF        IMX #B IMBUFF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__DCT_F 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__ROT_A_I
 *
 * @BRIEF        ROT_A_I - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__ROT_A_I 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__RSV
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_B__RSV 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__IMX_A
 *
 * @BRIEF        IMX #a IMBUFF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__IMX_B
 *
 * @BRIEF        IMX #B IMBUFF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__DCT_F 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__ROT_A_I
 *
 * @BRIEF        ROT_A_I - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__ROT_A_I 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__RSV
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_SWITCH__IMBUFF_A__RSV 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_B_SYNC__DISABLED
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_B_SYNC__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_B_SYNC__ENABLED
 *
 * @BRIEF        Enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_B_SYNC__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_A_SYNC__DISABLED
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_A_SYNC__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_A_SYNC__ENABLED
 *
 * @BRIEF        Enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_IMX_CTRL__IMX_A_SYNC__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__NSF2_IO_OFST__ZERO
 *
 * @BRIEF        EF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__NSF2_IO_OFST__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__NSF2_IO_OFST__ONE
 *
 * @BRIEF        FG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__NSF2_IO_OFST__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__NSF2_IO_OFST__E2
 *
 * @BRIEF        GH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__NSF2_IO_OFST__E2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__NSF2_IO_OFST__E3
 *
 * @BRIEF        HE - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__NSF2_IO_OFST__E3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__LDC_O_OFST__E0
 *
 * @BRIEF        EFGH - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__LDC_O_OFST__E0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__LDC_O_OFST__E1
 *
 * @BRIEF        FGHE - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__LDC_O_OFST__E1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__LDC_O_OFST__E2
 *
 * @BRIEF        GHEF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__LDC_O_OFST__E2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__LDC_O_OFST__E3
 *
 * @BRIEF        HEFG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__LDC_O_OFST__E3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__DCT_F 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__ROT_A_O
 *
 * @BRIEF        ROT #A O - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__ROT_A_O 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__RSV
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_B__RSV 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__COPR
 *
 * @BRIEF        Coprocessor bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__COPR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__DMA
 *
 * @BRIEF        SIMCOP DMA - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__DMA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__IMX_A
 *
 * @BRIEF        IMX #A - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__IMX_A 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__IMX_B
 *
 * @BRIEF        IMX #B - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__IMX_B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__VLCDJ_IO
 *
 * @BRIEF        VLCDJ_IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__VLCDJ_IO 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__DCT_F
 *
 * @BRIEF        DCT_F - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__DCT_F 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__ROT_A_I
 *
 * @BRIEF        ROT #A I - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__ROT_A_I 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__RSV
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_REGS__SIMCOP_HWSEQ_STEP_CTRL2__COEFF_A__RSV 0x7ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __SIMCOP_REGS_CRED_H 
                                                            */
