Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 16.24-s065_1, built Fri Aug 18 2017
Options: -legacy_ui -files sintese.tcl 
Date:    Fri Mar 04 03:57:34 2022
Host:    energia07 (x86_64 w/Linux 3.10.0-957.el7.x86_64) (4cores*4cpus*Intel(R) Core(TM) i3-8100T CPU @ 3.10GHz 6144KB) (7566124KB)
OS:      CentOS Linux release 7.6.1810 (Core) 

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (8 seconds elapsed).

Sourcing sintese.tcl...
  Setting attribute of root '/': 'script_search_path' = ./
  Setting attribute of root '/': 'init_lib_search_path' = . /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef/ /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom/
  Setting attribute of root '/': 'init_hdl_search_path' = ../rtl
  Setting attribute of root '/': 'information_level' = 5
  Setting attribute of root '/': 'max_cpus_per_server' = 4
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
    Loading library PnomV180T025_STD_CELL_7RF.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 35)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 136618 is defined after at least one cell definition. The attribute will be ignored. (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 136619 is defined after at least one cell definition. The attribute will be ignored. (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 136620 is defined after at least one cell definition. The attribute will be ignored. (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib)

  Message Summary for Library PnomV180T025_STD_CELL_7RF.lib:
  **********************************************************
  Could not find an attribute in the library. [LBR-436]: 388
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 1
  **********************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'PnomV180T025_STD_CELL_7RF.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FGTIE_A' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FGTIE_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_C' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_C' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_D' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_D' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_C' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_C' must have an output pin.
  Setting attribute of root '/': 'library' = PnomV180T025_STD_CELL_7RF.lib
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'contpr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1pr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1pr_2x_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1pr_2x_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1pr_2x_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1pr_2x_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_mar_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_mar_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_mar_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_mar_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_2x_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_2x_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_2x_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_2x_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_mar_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_mar_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_mar_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_mar_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_2x_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_2x_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_2x_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_2x_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_mar_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_mar_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_mar_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_mar_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_2x_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_2x_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_2x_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_2x_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'viaftpr' has no resistance value.
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'TERM_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'TERM_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'TERM_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'TERM_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFF_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFF_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFF_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI222_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI222_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI2222_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI2222_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NWSX' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_M' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_L' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_L' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX41_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX41_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX41_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21BAL_L' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21BAL_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21BAL_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SLATSR_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SLATSR_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SLATSR_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'LATSR_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'LATSR_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'LATSR_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_U' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_O' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_N' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_M' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_L' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_L' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'GAUNUSED096' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'GAUNUSED048' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'GAUNUSED024' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'GAUNUSED012' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'GAUNUSED006' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'GAUNUSED003' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL2' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL1' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FGTIE_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFF_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFF_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFF_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_M' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY4_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY4_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY4_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DECAP_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DECAP_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DECAP_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_Q' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_O' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_M' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_Q' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_O' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_M' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_O' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_N' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_M' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_L' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI44_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI44_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI44_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI33_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI33_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI33_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI222_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI222_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI222_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI2222_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI2222_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI2222_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO44_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO44_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO44_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO33_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO33_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO33_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_B' has non-zero origin (280, 280).

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M1' [line 85 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
        : Check the parameter in technology section.
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M2' [line 107 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M3' [line 128 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M4' [line 149 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'MT' [line 171 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'ML' [line 189 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M1' [line 85 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M2' [line 107 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M3' [line 128 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M4' [line 149 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'MT' [line 171 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'ML' [line 189 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M1' [line 85 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M2' [line 107 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M3' [line 128 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M4' [line 149 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'MT' [line 171 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'ML' [line 189 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.2, 2.4) of 'MINSPACING' for layers 'M1' and 'ML' is too large.
        : Make sure to check the consistency of the parameters.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_E' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_E' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'Q' in libcell 'SLATSR_E'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_E' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_E' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'QBAR' in libcell 'SLATSR_E'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_H' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_H' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'Q' in libcell 'SLATSR_H'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_H' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_H' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'QBAR' in libcell 'SLATSR_H'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_K' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_K' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'Q' in libcell 'SLATSR_K'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'QBAR' in libcell 'SLATSR_K'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_C'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_C'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_C'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_D'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_D'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_D'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_F'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_F'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'NONE' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '18.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '17.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '16.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '14.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '13.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '12.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '9.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '8.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '7.7mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.9mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.1mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5.3mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1910KCELLS_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1416KCELLS_DEFAULT' is non-monotonic.
  Setting attribute of root '/': 'lef_library' = /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//ibm_cmos7rf_sc_12Track.lef
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'multiplier' from file '../rtl/multiplier.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'estrutura' for entity 'multiplier'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'multiplier' with default parameters value.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'bo_n8' from file '../rtl/bo.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'estrutura' for entity 'bo'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mux2para1_n8' from file '../rtl/mux2para1.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'comportamento' for entity 'mux2para1'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'registrador_r_n16' from file '../rtl/registrador_r.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'estrutura' for entity 'registrador_r'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'registrador_n8' from file '../rtl/registrador.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'estrutura' for entity 'registrador'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mux2para1_n16' from file '../rtl/mux2para1.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'comportamento' for entity 'mux2para1'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'somadorsubtrator_n16' from file '../rtl/somadorsubtrator.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'estrutura' for entity 'somadorsubtrator'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'igualazero_n8' from file '../rtl/igualazero.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'estrutura' for entity 'igualazero'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'bc' from file '../rtl/bc.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'estrutura' for entity 'bc'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'multiplier'.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Computing net loads.
Info    : Removed object. [TUI-58]
        : Removed external_delay '/designs/multiplier/timing/external_delays/create_clock_delay_domain_1_clk_R_0'.
Info    : Removed object. [TUI-58]
        : Removed external_delay '/designs/multiplier/timing/external_delays/create_clock_delay_domain_1_clk_F_0'.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'bloco_controle/mux_state_18_18', 'bloco_operativo/regp/mux_q_16_12'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 7.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         1.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'multiplier' to generic gates using 'medium' effort.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 7.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         1.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'multiplier' using 'medium' effort.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'multiplier'.
      Removing temporary intermediate hierarchies under multiplier
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 10
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 9
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'multiplier' to generic gates.
        Computing net loads.
Runtime & Memory after 'syn_generic'
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:57:40 (Mar04) |  132.6 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:03) |  00:00:03(00:00:03) | 100.0(100.0) |    3:57:43 (Mar04) |  132.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 7.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         1.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'multiplier' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 323 combo usable cells and 30 sequential usable cells
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 7.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         1.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 323 combo usable cells and 30 sequential usable cells
      Mapping 'multiplier'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mux2' in module 'bo_n8' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mux1' in module 'bo_n8' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'regp' in module 'bo_n8' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'regb' in module 'bo_n8' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rega' in module 'bo_n8' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mux3' in module 'bo_n8' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'gerabz' in module 'bo_n8' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'geraaz' in module 'bo_n8' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'bloco_operativo' in module 'multiplier' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'bloco_controle' in module 'multiplier' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) multiplier...
          Done structuring (delay-based) multiplier
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) logic partition in multiplier...
          Done structuring (delay-based) logic partition in multiplier
        Mapping logic partition in multiplier...
          Structuring (delay-based) somadorsubtrator_n16...
          Done structuring (delay-based) somadorsubtrator_n16
        Mapping component somadorsubtrator_n16...
          Structuring (delay-based) logic partition in multiplier...
          Done structuring (delay-based) logic partition in multiplier
        Mapping logic partition in multiplier...
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   594 ps
Target path end-point (Pin: bloco_operativo_regp_q_reg[15]/d)

                Pin                            Type          Fanout  Load Arrival   
                                                                     (fF)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                          <<<  launch                                0 R 
cb_oseqi
  bloco_controle_state_reg[2]/clk                                                   
  bloco_controle_state_reg[2]/q      (u)  unmapped_d_flop        66 109.8           
  g215/in_0                                                                         
  g215/z                             (u)  unmapped_nand2          1  11.9           
  g198/in_1                                                                         
  g198/z                             (u)  unmapped_nand2          3  36.6           
cb_oseqi/bloco_operativo_somasub_a[0] 
bloco_operativo_somasub/a[0] 
  g1594/in_0                                                                        
  g1594/z                            (u)  unmapped_nand2          2  23.8           
  g1554/in_0                                                                        
  g1554/z                            (u)  unmapped_complex2       1  11.9           
  g1550/in_0                                                                        
  g1550/z                            (u)  unmapped_nand2          2  24.4           
  g1546/in_1                                                                        
  g1546/z                            (u)  unmapped_nand2          1  11.9           
  g1538/in_0                                                                        
  g1538/z                            (u)  unmapped_nand2          2  24.4           
  g1534/in_1                                                                        
  g1534/z                            (u)  unmapped_nand2          1  11.9           
  g1528/in_0                                                                        
  g1528/z                            (u)  unmapped_nand2          2  24.4           
  g1522/in_1                                                                        
  g1522/z                            (u)  unmapped_nand2          1  11.9           
  g1515/in_0                                                                        
  g1515/z                            (u)  unmapped_nand2          2  24.4           
  g1510/in_1                                                                        
  g1510/z                            (u)  unmapped_nand2          1  11.9           
  g1505/in_0                                                                        
  g1505/z                            (u)  unmapped_nand2          2  24.4           
  g1503/in_1                                                                        
  g1503/z                            (u)  unmapped_nand2          1  11.9           
  g1495/in_0                                                                        
  g1495/z                            (u)  unmapped_nand2          2  24.4           
  g1489/in_1                                                                        
  g1489/z                            (u)  unmapped_nand2          1  11.9           
  g1484/in_0                                                                        
  g1484/z                            (u)  unmapped_nand2          3  36.6           
  g131/in_0                                                                         
  g131/z                             (u)  unmapped_nand2          3  35.7           
  g498/in_0                                                                         
  g498/z                             (u)  unmapped_complex2       3  35.7           
  g454/in_0                                                                         
  g454/z                             (u)  unmapped_complex2       3  35.7           
  g561/in_0                                                                         
  g561/z                             (u)  unmapped_complex2       3  35.7           
  g453/in_0                                                                         
  g453/z                             (u)  unmapped_complex2       3  35.7           
  g497/in_0                                                                         
  g497/z                             (u)  unmapped_complex2       3  35.7           
  g451/in_0                                                                         
  g451/z                             (u)  unmapped_complex2       2  23.8           
  g1417/in_0                                                                        
  g1417/z                            (u)  unmapped_or2            1  11.9           
  g1418/in_1                                                                        
  g1418/z                            (u)  unmapped_nand2          1  12.2           
  g1414/in_0                                                                        
  g1414/z                            (u)  unmapped_complex2       1  11.9           
  g1412/in_0                                                                        
  g1412/z                            (u)  unmapped_nand2          1  12.2           
bloco_operativo_somasub/s[15] 
cb_seqi/bloco_operativo_somasub_s[15] 
  g365/data1                                                                        
  g365/z                             (u)  unmapped_bmux3          1  12.2           
  bloco_operativo_regp_q_reg[15]/d   <<<  unmapped_d_flop                           
  bloco_operativo_regp_q_reg[15]/clk      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                               capture                           20000 R 
------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : cb_oseqi/bloco_controle_state_reg[2]/clk
End-point    : cb_seqi/bloco_operativo_regp_q_reg[15]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 17349ps.
 
Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
          Restructuring (delay-based) logic partition in multiplier...
          Done restructuring (delay-based) logic partition in multiplier
        Optimizing logic partition in multiplier...
          Restructuring (delay-based) somadorsubtrator_n16...
          Done restructuring (delay-based) somadorsubtrator_n16
        Optimizing component somadorsubtrator_n16...
          Restructuring (delay-based) logic partition in multiplier...
          Done restructuring (delay-based) logic partition in multiplier
        Optimizing logic partition in multiplier...
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
                Pin                        Type     Fanout  Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                               launch                                  0 R 
cb_oseqi
  bloco_controle_state_reg[2]/CLK                                   0             0 R 
  bloco_controle_state_reg[2]/QBAR        DFFR_E        17 256.5  971  +568     568 R 
  g416/A                                                                 +0     568   
  g416/Z                                  INVERT_N      27 404.8  319  +164     732 F 
  g395/SD                                                                +0     732   
  g395/Z                                  MUX21_I        4  68.3  124  +245     977 R 
cb_oseqi/bloco_operativo_somasub_a[1] 
bloco_operativo_somasub/a[1] 
  g2302/A                                                                +0     977   
  g2302/Z                                 INVERT_F       2  36.5   69   +48    1025 F 
  g2280/A                                                                +0    1025   
  g2280/Z                                 NOR2_E         1  19.9  116   +76    1101 R 
  g2269/B                                                                +0    1101   
  g2269/Z                                 AOI21_C        2  27.7  192  +152    1253 F 
  g2265/A1                                                               +0    1253   
  g2265/Z                                 OAI21_C        2  30.2  272  +173    1426 R 
  g2263/B                                                                +0    1426   
  g2263/Z                                 OAI21_C        1  16.9  132   +81    1507 F 
  g2260/B                                                                +0    1507   
  g2260/Z                                 OAI21_C        2  29.2  243  +143    1649 R 
  g2258/B                                                                +0    1649   
  g2258/Z                                 OAI21_C        1  16.9  127   +79    1729 F 
  g2255/B                                                                +0    1729   
  g2255/Z                                 OAI21_C        2  29.2  245  +141    1870 R 
  g2253/B                                                                +0    1870   
  g2253/Z                                 OAI21_C        1  16.9  127   +79    1949 F 
  g2250/B                                                                +0    1949   
  g2250/Z                                 OAI21_C        2  29.2  245  +141    2090 R 
  g2248/B                                                                +0    2090   
  g2248/Z                                 OAI21_C        1  16.9  127   +79    2170 F 
  g2245/B                                                                +0    2170   
  g2245/Z                                 OAI21_C        2  29.2  245  +141    2311 R 
  g2243/B                                                                +0    2311   
  g2243/Z                                 OAI21_C        1  16.9  127   +79    2390 F 
  g2239/B                                                                +0    2390   
  g2239/Z                                 OAI21_C        2  32.0  263  +148    2538 R 
  g2237/A                                                                +0    2538   
  g2237/Z                                 NOR2_E         3  52.9  187  +139    2677 F 
  g2233/A                                                                +0    2677   
  g2233/Z                                 NAND2_F        2  32.0  136  +104    2781 R 
  g2228/A                                                                +0    2781   
  g2228/Z                                 NOR2_E         3  52.9  162  +117    2898 F 
  g2223/A                                                                +0    2898   
  g2223/Z                                 NAND2_F        2  32.0  130   +99    2998 R 
  g2218/A                                                                +0    2998   
  g2218/Z                                 NOR2_E         3  52.9  162  +116    3114 F 
  g2213/A                                                                +0    3114   
  g2213/Z                                 NAND2_F        2  32.0  130   +99    3213 R 
  g2209/A                                                                +0    3213   
  g2209/Z                                 NOR2_E         2  35.9  129   +93    3306 F 
  g2204/B                                                                +0    3306   
  g2204/Z                                 XNOR2_C        1  17.5  140  +110    3416 F 
  g2200/D1                                                               +0    3416   
  g2200/Z                                 MUX21I_D       1  15.1  190  +108    3523 R 
bloco_operativo_somasub/s[15] 
cb_seqi/bloco_operativo_somasub_s[15] 
  g651/D1                                                                +0    3523   
  g651/Z                                  MUX21_D        1  13.7  124  +120    3644 R 
  bloco_operativo_regp_q_reg[15]/D   <<<  DFFR_E                         +0    3644   
  bloco_operativo_regp_q_reg[15]/CLK      setup                     0  +231    3875 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                               capture                             20000 R 
--------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   16125ps 
Start-point  : cb_oseqi/bloco_controle_state_reg[2]/CLK
End-point    : cb_seqi/bloco_operativo_regp_q_reg[15]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                11176        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               594    16125             20000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   393 ps
Target path end-point (Pin: bloco_operativo_regp_q_reg[15]/D (DFFR_E/D))

                Pin                        Type     Fanout  Load Arrival   
                                                            (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)                          <<<  launch                       0 R 
cb_oseqi
  bloco_controle_state_reg[2]/CLK                                          
  bloco_controle_state_reg[2]/QBAR        DFFR_E        17 256.5           
  g416/A                                                                   
  g416/Z                                  INVERT_N      27 404.8           
  g395/SD                                                                  
  g395/Z                                  MUX21_I        4  68.3           
cb_oseqi/bloco_operativo_somasub_a[1] 
bloco_operativo_somasub/a[1] 
  g2302/A                                                                  
  g2302/Z                                 INVERT_F       2  36.5           
  g2280/A                                                                  
  g2280/Z                                 NOR2_E         1  19.9           
  g2269/B                                                                  
  g2269/Z                                 AOI21_C        2  27.7           
  g2265/A1                                                                 
  g2265/Z                                 OAI21_C        2  30.2           
  g2263/B                                                                  
  g2263/Z                                 OAI21_C        1  16.9           
  g2260/B                                                                  
  g2260/Z                                 OAI21_C        2  29.2           
  g2258/B                                                                  
  g2258/Z                                 OAI21_C        1  16.9           
  g2255/B                                                                  
  g2255/Z                                 OAI21_C        2  29.2           
  g2253/B                                                                  
  g2253/Z                                 OAI21_C        1  16.9           
  g2250/B                                                                  
  g2250/Z                                 OAI21_C        2  29.2           
  g2248/B                                                                  
  g2248/Z                                 OAI21_C        1  16.9           
  g2245/B                                                                  
  g2245/Z                                 OAI21_C        2  29.2           
  g2243/B                                                                  
  g2243/Z                                 OAI21_C        1  16.9           
  g2239/B                                                                  
  g2239/Z                                 OAI21_C        2  32.0           
  g2237/A                                                                  
  g2237/Z                                 NOR2_E         3  52.9           
  g2233/A                                                                  
  g2233/Z                                 NAND2_F        2  32.0           
  g2228/A                                                                  
  g2228/Z                                 NOR2_E         3  52.9           
  g2223/A                                                                  
  g2223/Z                                 NAND2_F        2  32.0           
  g2218/A                                                                  
  g2218/Z                                 NOR2_E         3  52.9           
  g2213/A                                                                  
  g2213/Z                                 NAND2_F        2  32.0           
  g2209/A                                                                  
  g2209/Z                                 NOR2_E         2  35.9           
  g2204/B                                                                  
  g2204/Z                                 XNOR2_C        1  17.5           
  g2200/D1                                                                 
  g2200/Z                                 MUX21I_D       1  15.1           
bloco_operativo_somasub/s[15] 
cb_seqi/bloco_operativo_somasub_s[15] 
  g651/D1                                                                  
  g651/Z                                  MUX21_D        1  13.7           
  bloco_operativo_regp_q_reg[15]/D   <<<  DFFR_E                           
  bloco_operativo_regp_q_reg[15]/CLK      setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                               capture                  20000 R 
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : cb_oseqi/bloco_controle_state_reg[2]/CLK
End-point    : cb_seqi/bloco_operativo_regp_q_reg[15]/D

The global mapper estimates a slack for this path of 16130ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
                Pin                        Type     Fanout  Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                               launch                                  0 R 
cb_oseqi
  bloco_controle_state_reg[2]/CLK                                   0             0 R 
  bloco_controle_state_reg[2]/QBAR        DFFR_E        17 225.7  859  +514     514 R 
  g416/A                                                                 +0     514   
  g416/Z                                  INVERT_L      27 404.8  377  +222     735 F 
  g395/SD                                                                +0     735   
  g395/Z                                  MUX21_I        4  68.3  128  +254     990 R 
cb_oseqi/bloco_operativo_somasub_a[1] 
bloco_operativo_somasub/a[1] 
  g2302/A                                                                +0     990   
  g2302/Z                                 INVERT_F       2  36.5   70   +48    1038 F 
  g2280/A                                                                +0    1038   
  g2280/Z                                 NOR2_E         1  19.9  116   +76    1114 R 
  g2269/B                                                                +0    1114   
  g2269/Z                                 AOI21_C        2  27.7  192  +152    1266 F 
  g2265/A1                                                               +0    1266   
  g2265/Z                                 OAI21_C        2  30.2  272  +173    1439 R 
  g2263/B                                                                +0    1439   
  g2263/Z                                 OAI21_C        1  16.9  132   +81    1520 F 
  g2260/B                                                                +0    1520   
  g2260/Z                                 OAI21_C        2  29.2  243  +143    1662 R 
  g2258/B                                                                +0    1662   
  g2258/Z                                 OAI21_C        1  16.9  126   +79    1741 F 
  g2255/B                                                                +0    1741   
  g2255/Z                                 OAI21_C        2  29.2  245  +141    1882 R 
  g2253/B                                                                +0    1882   
  g2253/Z                                 OAI21_C        1  16.9  127   +79    1962 F 
  g2250/B                                                                +0    1962   
  g2250/Z                                 OAI21_C        2  29.2  245  +141    2103 R 
  g2248/B                                                                +0    2103   
  g2248/Z                                 OAI21_C        1  16.9  127   +79    2182 F 
  g2245/B                                                                +0    2182   
  g2245/Z                                 OAI21_C        2  29.2  245  +141    2324 R 
  g2243/B                                                                +0    2324   
  g2243/Z                                 OAI21_C        1  16.9  127   +79    2403 F 
  g2239/B                                                                +0    2403   
  g2239/Z                                 OAI21_C        2  32.0  262  +148    2551 R 
  g2237/A                                                                +0    2551   
  g2237/Z                                 NOR2_E         3  52.9  186  +139    2690 F 
  g2233/A                                                                +0    2690   
  g2233/Z                                 NAND2_F        2  32.0  136  +104    2794 R 
  g2228/A                                                                +0    2794   
  g2228/Z                                 NOR2_E         3  52.9  161  +117    2911 F 
  g2223/A                                                                +0    2911   
  g2223/Z                                 NAND2_F        2  32.0  130   +99    3010 R 
  g2218/A                                                                +0    3010   
  g2218/Z                                 NOR2_E         3  52.9  161  +116    3126 F 
  g2213/A                                                                +0    3126   
  g2213/Z                                 NAND2_F        2  32.0  130   +99    3225 R 
  g2209/A                                                                +0    3225   
  g2209/Z                                 NOR2_E         2  35.9  128   +93    3318 F 
  g2204/B                                                                +0    3318   
  g2204/Z                                 XNOR2_C        1  17.5  140  +110    3428 F 
  g2200/D1                                                               +0    3428   
  g2200/Z                                 MUX21I_D       1  15.1  201  +108    3536 R 
bloco_operativo_somasub/s[15] 
cb_seqi/bloco_operativo_somasub_s[15] 
  g651/D1                                                                +0    3536   
  g651/Z                                  MUX21_D        1  13.7  117  +121    3656 R 
  bloco_operativo_regp_q_reg[15]/D   <<<  DFFR_E                         +0    3656   
  bloco_operativo_regp_q_reg[15]/CLK      setup                     0  +234    3891 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                               capture                             20000 R 
--------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   16109ps 
Start-point  : cb_oseqi/bloco_controle_state_reg[2]/CLK
End-point    : cb_seqi/bloco_operativo_regp_q_reg[15]/D

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               10808        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               393    16109             20000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'bloco_operativo_somasub' in module 'multiplier' would be automatically ungrouped.
          There are 1 hierarchical instances automatically ungrouped.
        Computing net loads.
 Doing ConstProp on /designs/multiplier ... 

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                10156        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                  10156        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

##>======== Cadence Confidential (Mapping-Logical) ========
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>M:Initial                0       482     13935       132
##>M:Launch ST              0         -         -         -
##>M:Distributed            0         -         -         -
##>M:Cleanup                0       228      6630       230
##>M:MBCI                   0       228      6630       230
##>M:Misc                   2
##>--------------------------------------------------------
##>Total Elapsed            2
##>========================================================
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 12
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 10
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'multiplier'.
        Computing net loads.
Runtime & Memory after 'syn_map'
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:57:40 (Mar04) |  132.6 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:03) |  00:00:03(00:00:03) |  63.8( 60.0) |    3:57:43 (Mar04) |  132.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:05) |  00:00:01(00:00:02) |  36.2( 40.0) |    3:57:45 (Mar04) |  230.2 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 7.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         1.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'multiplier' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 10156        0         0         0        0
 const_prop                10156        0         0         0        0
 simp_cc_inputs             9923        0         0         0        0
 hi_fo_buf                  9923        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 9923        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   9923        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   9923        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  9923        0         0         0        0
 rem_buf                    9349        0         0         0        0
 rem_inv                    9307        0         0         0        0
 merge_bi                   9296        0         0         0        0
 rem_inv_qb                 9162        0         0         0        0
 io_phase                   9141        0         0         0        0
 glob_area                  9129        0         0         0        0
 area_down                  9122        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        20  (       20 /       20 )  0.02
         rem_inv         2  (        2 /        2 )  0.00
        merge_bi         1  (        1 /        1 )  0.00
      rem_inv_qb         9  (        1 /        1 )  0.01
    seq_res_area         3  (        0 /        0 )  0.14
        io_phase         1  (        1 /        1 )  0.00
       gate_comp        16  (        0 /        0 )  0.05
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        21  (        1 /       21 )  0.00
       area_down         1  (        1 /        1 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         1  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 9122        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   9122        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   9122        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  9122        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         1  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp        16  (        0 /        0 )  0.04
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        21  (        0 /       21 )  0.00
       area_down         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 9122        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   9122        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'multiplier'.
        Computing net loads.
Runtime & Memory after syn_opt
stamp 'INCREMENTAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:57:40 (Mar04) |  132.6 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:03) |  00:00:03(00:00:03) |  52.6( 60.0) |    3:57:43 (Mar04) |  132.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:05) |  00:00:01(00:00:02) |  29.9( 40.0) |    3:57:45 (Mar04) |  230.2 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:05) |  00:00:01(00:00:00) |  17.5(  0.0) |    3:57:45 (Mar04) |  230.2 MB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Exporting design data for 'multiplier' to layout/multiplier...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: layout/multiplier.v
        : The database contains all the files required to restore the design in the specified application.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            12             12                                      write_design
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: layout/multiplier.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: layout/multiplier.g
No loop breaker instances found (cdn_loop_breaker).
Info    : Design has no library or power domains. [INVS_MSV-301]
        : No power domains will be created for Innovus.
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode timing view file: layout/multiplier.mmode.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: layout/multiplier.mode
Info    : Not a Multi-Mode design. [MM_INVS-66]
        : File with default corner and mode will be created.
        : Default corner and mode will be created.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info    : File has been generated. [MM_INVS-53]
        : File name is: 'layout/multiplier.mmode.tcl'.
Info    : Generating design database. [PHYS-90]
        : Writing Innovus globals file: layout/multiplier.globals
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: layout/multiplier.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: layout/multiplier.genus_setup.tcl
** To load the database source layout/multiplier.invs_setup.tcl in an Innovus session.
** To load the database source layout/multiplier.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'multiplier' (command execution time mm:ss cpu = 00:00, real = 00:00).
.
WARNING: This version of the tool is 1659 days old.
legacy_genus:/> report area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Mar 04 2022  04:00:09 am
  Module:                 multiplier
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 Instance  Module  Cells  Cell Area  Net Area   Total Area 
-----------------------------------------------------------
multiplier           185       5976      3146         9122 
legacy_genus:/> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'multiplier'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Mar 04 2022  04:01:34 am
  Module:                 multiplier
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                 Pin                      Type     Fanout  Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clk)                              launch                                  0 R 
bloco_controle_state_reg[2]/CLK                                    0             0 R 
bloco_controle_state_reg[2]/QBAR         DFFR_E         9 112.3  446  +314     314 R 
g416/A                                                                  +0     314   
g416/Z                                   INVERT_I      27 404.8  443  +304     617 F 
g395__1377/SD                                                           +0     617   
g395__1377/Z                             MUX21_I        4  61.4  126  +260     877 R 
bloco_operativo_somasub_g2289__3457/A                                   +0     877   
bloco_operativo_somasub_g2289__3457/Z    NOR2_E         1  15.7   92   +62     939 F 
bloco_operativo_somasub_g2268__1237/A2                                  +0     939   
bloco_operativo_somasub_g2268__1237/Z    OAI21_C        2  29.4  242  +150    1089 R 
bloco_operativo_somasub_g2264__3717/A1                                  +0    1089   
bloco_operativo_somasub_g2264__3717/Z    AOI22_C        2  29.0  170  +116    1204 F 
bloco_operativo_somasub_g2259__7557/A1                                  +0    1204   
bloco_operativo_somasub_g2259__7557/Z    OA21_I         2  28.3   67  +149    1353 F 
bloco_operativo_somasub_g2254__3457/A1                                  +0    1353   
bloco_operativo_somasub_g2254__3457/Z    OA21_I         2  28.3   63  +129    1482 F 
bloco_operativo_somasub_g2249__2001/A1                                  +0    1482   
bloco_operativo_somasub_g2249__2001/Z    OA21_I         2  28.3   63  +129    1611 F 
bloco_operativo_somasub_g2244__9719/A1                                  +0    1611   
bloco_operativo_somasub_g2244__9719/Z    OA21_I         2  27.6   63  +128    1740 F 
bloco_operativo_somasub_g2240__7765/A1                                  +0    1740   
bloco_operativo_somasub_g2240__7765/Z    OAI21_C        2  37.7  297  +163    1902 R 
bloco_operativo_somasub_g2238__2833/A                                   +0    1902   
bloco_operativo_somasub_g2238__2833/Z    NAND2_F        2  30.6  122   +67    1970 F 
bloco_operativo_somasub_g2232__1237/A                                   +0    1970   
bloco_operativo_somasub_g2232__1237/Z    OR2_I          2  30.6   64  +134    2104 F 
bloco_operativo_somasub_g2229__3779/A                                   +0    2104   
bloco_operativo_somasub_g2229__3779/Z    OR2_I          2  30.6   63  +123    2226 F 
bloco_operativo_somasub_g2224__1377/A                                   +0    2226   
bloco_operativo_somasub_g2224__1377/Z    OR2_I          2  30.6   63  +122    2349 F 
bloco_operativo_somasub_g2219__7557/A                                   +0    2349   
bloco_operativo_somasub_g2219__7557/Z    OR2_I          2  30.6   63  +122    2471 F 
bloco_operativo_somasub_g2214__1279/A                                   +0    2471   
bloco_operativo_somasub_g2214__1279/Z    OR2_I          2  30.6   63  +122    2594 F 
bloco_operativo_somasub_g2208__2005/A                                   +0    2594   
bloco_operativo_somasub_g2208__2005/Z    OR2_I          1  18.2   52  +114    2707 F 
bloco_operativo_somasub_g2203__5927/B                                   +0    2707   
bloco_operativo_somasub_g2203__5927/Z    XOR2_C         1  17.1  140  +116    2824 F 
bloco_operativo_somasub_g2200__9719/D0                                  +0    2824   
bloco_operativo_somasub_g2200__9719/Z    MUX21I_D       1  15.1  213  +106    2930 R 
g651__3457/D1                                                           +0    2930   
g651__3457/Z                             MUX21_D        1  13.7  124  +122    3051 R 
bloco_operativo_regp_q_reg[15]/D         DFFR_E                         +0    3051   
bloco_operativo_regp_q_reg[15]/CLK       setup                     0  +231    3282 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                              capture                             20000 R 
-------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   16718ps 
Start-point  : bloco_controle_state_reg[2]/CLK
End-point    : bloco_operativo_regp_q_reg[15]/D

legacy_genus:/> report power
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Mar 04 2022  04:06:19 am
  Module:                 multiplier
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                  Leakage    Dynamic     Total   
 Instance  Cells Power(nW)  Power(nW)  Power(nW) 
-------------------------------------------------
multiplier   185    80.655 856131.121 856211.776 

legacy_genus:/> exit
Normal exit.