Fitter report for IrDX_Send
Mon Nov 28 08:56:06 2011
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Netlist Optimizations
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. I/O Bank Usage
 10. All Package Pins
 11. Output Pin Default Load For Reported TCO
 12. Fitter Resource Utilization by Entity
 13. Delay Chain Summary
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Interconnect Usage Summary
 18. LAB Logic Elements
 19. LAB-wide Signals
 20. LAB Signals Sourced
 21. LAB Signals Sourced Out
 22. LAB Distinct Inputs
 23. Fitter Device Options
 24. Advanced Data - General
 25. Advanced Data - Placement Preparation
 26. Advanced Data - Placement
 27. Advanced Data - Routing
 28. Fitter Messages
 29. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------+
; Fitter Summary                                                   ;
+-----------------------+------------------------------------------+
; Fitter Status         ; Successful - Mon Nov 28 08:56:05 2011    ;
; Quartus II Version    ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name         ; IrDX_Send                                ;
; Top-level Entity Name ; IrDX_Send                                ;
; Family                ; MAX II                                   ;
; Device                ; EPM240T100C5                             ;
; Timing Models         ; Final                                    ;
; Total logic elements  ; 234 / 240 ( 98 % )                       ;
; Total pins            ; 6 / 80 ( 8 % )                           ;
; Total virtual pins    ; 0                                        ;
; UFM blocks            ; 0 / 1 ( 0 % )                            ;
+-----------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EPM240T100C5                   ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Maximum processors allowed for parallel compilation                ; 1                              ; 1                              ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Fast-Corner Timing                                        ; Off                            ; Off                            ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                           ; Care                           ;
; Guarantee I/O Paths Have Zero Hold Time at Fast Corner             ; On                             ; On                             ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; Slow Slew Rate                                                     ; Off                            ; Off                            ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;
; Auto Register Duplication                                          ; Auto                           ; Auto                           ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                ;
+--------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+--------------------------------------------------+------------------+-----------------------+
; Node                                 ; Action     ; Operation                                         ; Reason                   ; Node Port ; Node Port Name ; Destination Node                                 ; Destination Port ; Destination Port Name ;
+--------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+--------------------------------------------------+------------------+-----------------------+
; irda_send_loop:inst|Equal5~180       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; irda_send_loop:inst|Equal5~180_Duplicate_1       ;                  ;                       ;
; irda_send_loop:inst|clk_cnt_9[0]~423 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; irda_send_loop:inst|clk_cnt_9[0]~423_Duplicate_1 ;                  ;                       ;
+--------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+--------------------------------------------------+------------------+-----------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/IrDX_Send.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 234 / 240 ( 98 % )           ;
;     -- Combinational with no register       ; 97                           ;
;     -- Register only                        ; 0                            ;
;     -- Combinational with a register        ; 137                          ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 71                           ;
;     -- 3 input functions                    ; 26                           ;
;     -- 2 input functions                    ; 130                          ;
;     -- 1 input functions                    ; 7                            ;
;     -- 0 input functions                    ; 0                            ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 116                          ;
;     -- arithmetic mode                      ; 118                          ;
;     -- qfbk mode                            ; 0                            ;
;     -- register cascade mode                ; 0                            ;
;     -- synchronous clear/load mode          ; 128                          ;
;     -- asynchronous clear/load mode         ; 137                          ;
;                                             ;                              ;
; Total registers                             ; 137 / 240 ( 57 % )           ;
; Total LABs                                  ; 24 / 24 ( 100 % )            ;
; Logic elements in carry chains              ; 126                          ;
; User inserted logic elements                ; 0                            ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 6 / 80 ( 8 % )               ;
;     -- Clock pins                           ; 0 / 0 ( -- )                 ;
; Global signals                              ; 2                            ;
; UFM blocks                                  ; 0 / 1 ( 0 % )                ;
; Global clocks                               ; 2 / 4 ( 50 % )               ;
; Average interconnect usage                  ; 8%                           ;
; Peak interconnect usage                     ; 8%                           ;
; Maximum fan-out node                        ; clk                          ;
; Maximum fan-out                             ; 137                          ;
; Highest non-global fan-out signal           ; irda_send_loop:inst|start~47 ;
; Highest non-global fan-out                  ; 25                           ;
; Total fan-out                               ; 1113                         ;
; Average fan-out                             ; 4.64                         ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                   ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Location assigned by ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+
; SW[0] ; 73    ; 2        ; 8            ; 4            ; 1           ; 5                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; SW[1] ; 74    ; 2        ; 8            ; 4            ; 0           ; 5                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; SW[2] ; 75    ; 2        ; 7            ; 5            ; 0           ; 5                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; clk   ; 61    ; 2        ; 8            ; 2            ; 1           ; 137                   ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; rst_n ; 83    ; 2        ; 6            ; 5            ; 2           ; 137                   ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+
; IrDA_Tx ; 16    ; 1        ; 1            ; 2            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 1 / 38 ( 3 % )  ; 3.3V          ; --           ;
; 2        ; 5 / 42 ( 12 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 83         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 2        ; 0          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 3        ; 1          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 2          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ; 3          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 6        ; 4          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 7        ; 5          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 8        ; 6          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 10       ;            ;          ; GNDIO          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GNDINT         ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 7          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 13       ;            ;          ; VCCINT         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 14       ; 8          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 15       ; 9          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 16       ; 10         ; 1        ; IrDA_Tx        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 17       ; 11         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 18       ; 12         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 19       ; 13         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 20       ; 14         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 21       ; 15         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 22       ; 16         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 17         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 24       ; 18         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 25       ; 19         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 20         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 27       ; 21         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 28       ; 22         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 29       ; 23         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 30       ; 24         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 31       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 32       ;            ;          ; GNDIO          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 33       ; 25         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 34       ; 26         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 35       ; 27         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 36       ; 28         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 37       ; 29         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 38       ; 30         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 39       ; 31         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 40       ; 32         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 41       ; 33         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 42       ; 34         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 43       ; 35         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 44       ; 36         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 45       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 46       ;            ;          ; GNDIO          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 47       ; 37         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 38         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 49       ; 39         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 50       ; 40         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 51       ; 41         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 52       ; 42         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 53       ; 43         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 54       ; 44         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 55       ; 45         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 56       ; 46         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 57       ; 47         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 58       ; 48         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 59       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; GNDIO          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 61       ; 49         ; 2        ; clk            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 62       ; 50         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 63       ;            ;          ; VCCINT         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 64       ; 51         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 65       ;            ;          ; GNDINT         ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 66       ; 52         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 67       ; 53         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 68       ; 54         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 69       ; 55         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 70       ; 56         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 71       ; 57         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 72       ; 58         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 73       ; 59         ; 2        ; SW[0]          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 60         ; 2        ; SW[1]          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 61         ; 2        ; SW[2]          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 76       ; 62         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 77       ; 63         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 78       ; 64         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 79       ;            ;          ; GNDIO          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 81       ; 65         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 82       ; 66         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 83       ; 67         ; 2        ; rst_n          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 84       ; 68         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 85       ; 69         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 86       ; 70         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 87       ; 71         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 88       ; 72         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 89       ; 73         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 90       ; 74         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 91       ; 75         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 92       ; 76         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 93       ;            ;          ; GNDIO          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 94       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 95       ; 77         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 96       ; 78         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 97       ; 79         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 98       ; 80         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 99       ; 81         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 100      ; 82         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                    ;
+----------------------------+-------+------------------------+
; I/O Standard               ; Load  ; Termination Resistance ;
+----------------------------+-------+------------------------+
; 3.3-V LVTTL                ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS               ; 10 pF ; Not Available          ;
; 2.5 V                      ; 10 pF ; Not Available          ;
; 1.8 V                      ; 10 pF ; Not Available          ;
; 1.5 V                      ; 10 pF ; Not Available          ;
; 3.3V Schmitt Trigger Input ; 10 pF ; Not Available          ;
; 2.5V Schmitt Trigger Input ; 10 pF ; Not Available          ;
+----------------------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                           ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name            ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------+--------------+
; |IrDX_Send                 ; 234 (0)     ; 137          ; 0          ; 6    ; 0            ; 97 (0)       ; 0 (0)             ; 137 (0)          ; 126 (0)         ; 0 (0)      ; |IrDX_Send                     ; work         ;
;    |irda_send_loop:inst|   ; 234 (234)   ; 137          ; 0          ; 0    ; 0            ; 97 (97)      ; 0 (0)             ; 137 (137)        ; 126 (126)       ; 0 (0)      ; |IrDX_Send|irda_send_loop:inst ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------+
; Delay Chain Summary                ;
+---------+----------+---------------+
; Name    ; Pin Type ; Pad to Core 0 ;
+---------+----------+---------------+
; clk     ; Input    ; 0             ;
; rst_n   ; Input    ; 1             ;
; SW[1]   ; Input    ; 0             ;
; SW[0]   ; Input    ; 0             ;
; SW[2]   ; Input    ; 0             ;
; IrDA_Tx ; Output   ; --            ;
+---------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                            ;
+--------------------------------------------------+-------------+---------+--------------+--------+----------------------+------------------+
; Name                                             ; Location    ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+--------------------------------------------------+-------------+---------+--------------+--------+----------------------+------------------+
; clk                                              ; PIN_61      ; 137     ; Clock        ; yes    ; Global Clock         ; GCLK2            ;
; irda_send_loop:inst|carrier_cnt[2]~249           ; LC_X3_Y4_N3 ; 11      ; Sync. clear  ; no     ; --                   ; --               ;
; irda_send_loop:inst|clk_cnt_0565[14]~360         ; LC_X5_Y1_N5 ; 16      ; Sync. clear  ; no     ; --                   ; --               ;
; irda_send_loop:inst|clk_cnt_056[14]~360          ; LC_X6_Y3_N0 ; 16      ; Sync. clear  ; no     ; --                   ; --               ;
; irda_send_loop:inst|clk_cnt_169[7]~381           ; LC_X6_Y3_N5 ; 17      ; Sync. clear  ; no     ; --                   ; --               ;
; irda_send_loop:inst|clk_cnt_4[17]~402            ; LC_X5_Y1_N2 ; 18      ; Sync. clear  ; no     ; --                   ; --               ;
; irda_send_loop:inst|clk_cnt_9[0]~423             ; LC_X2_Y1_N5 ; 10      ; Sync. clear  ; no     ; --                   ; --               ;
; irda_send_loop:inst|clk_cnt_9[0]~423_Duplicate_1 ; LC_X2_Y1_N3 ; 9       ; Sync. clear  ; no     ; --                   ; --               ;
; irda_send_loop:inst|cs.IDLE                      ; LC_X3_Y3_N3 ; 16      ; Sync. clear  ; no     ; --                   ; --               ;
; irda_send_loop:inst|data_cnt[1]~524              ; LC_X4_Y3_N5 ; 5       ; Clock enable ; no     ; --                   ; --               ;
; irda_send_loop:inst|start~47                     ; LC_X7_Y4_N9 ; 25      ; Sync. clear  ; no     ; --                   ; --               ;
; rst_n                                            ; PIN_83      ; 137     ; Async. clear ; yes    ; Global Clock         ; GCLK3            ;
+--------------------------------------------------+-------------+---------+--------------+--------+----------------------+------------------+


+----------------------------------------------------------------------+
; Global & Other Fast Signals                                          ;
+-------+----------+---------+----------------------+------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-------+----------+---------+----------------------+------------------+
; clk   ; PIN_61   ; 137     ; Global Clock         ; GCLK2            ;
; rst_n ; PIN_83   ; 137     ; Global Clock         ; GCLK3            ;
+-------+----------+---------+----------------------+------------------+


+------------------------------------------------------------+
; Non-Global High Fan-Out Signals                            ;
+--------------------------------------------------+---------+
; Name                                             ; Fan-Out ;
+--------------------------------------------------+---------+
; irda_send_loop:inst|start~47                     ; 25      ;
; irda_send_loop:inst|clk_cnt_4[17]~402            ; 18      ;
; irda_send_loop:inst|clk_cnt_169[7]~381           ; 17      ;
; irda_send_loop:inst|clk_cnt_0565[14]~360         ; 16      ;
; irda_send_loop:inst|clk_cnt_056[14]~360          ; 16      ;
; irda_send_loop:inst|cs.IDLE                      ; 16      ;
; irda_send_loop:inst|clear_cnt_flag               ; 14      ;
; irda_send_loop:inst|cs.LEADER_4                  ; 13      ;
; irda_send_loop:inst|carrier_cnt[2]~249           ; 11      ;
; irda_send_loop:inst|clk_cnt_9[0]~423             ; 10      ;
; irda_send_loop:inst|cs.LEADER_9                  ; 10      ;
; irda_send_loop:inst|clk_cnt_9[0]~423_Duplicate_1 ; 9       ;
; irda_send_loop:inst|cs.DATA_STATE                ; 9       ;
; irda_send_loop:inst|clear_cnt                    ; 8       ;
; irda_send_loop:inst|data_cnt[5]                  ; 8       ;
; irda_send_loop:inst|carrier_ok                   ; 6       ;
; SW[2]                                            ; 5       ;
; SW[0]                                            ; 5       ;
; SW[1]                                            ; 5       ;
; irda_send_loop:inst|data_cnt[1]~524              ; 5       ;
; irda_send_loop:inst|clk_cnt_108[15]~287          ; 5       ;
; irda_send_loop:inst|clk_cnt_108[10]~275          ; 5       ;
; irda_send_loop:inst|clk_cnt_108[5]~267           ; 5       ;
; irda_send_loop:inst|clk_cnt_108[0]~257           ; 5       ;
; irda_send_loop:inst|clk_cnt_4[8]~383             ; 5       ;
; irda_send_loop:inst|clk_cnt_4[3]~373             ; 5       ;
; irda_send_loop:inst|data_cnt[0]                  ; 5       ;
; irda_send_loop:inst|data_cnt[3]                  ; 5       ;
; irda_send_loop:inst|clk_cnt_0565[7]~339          ; 5       ;
; irda_send_loop:inst|clk_cnt_0565[2]~331          ; 5       ;
; irda_send_loop:inst|clk_cnt_169[7]~360           ; 5       ;
; irda_send_loop:inst|clk_cnt_169[2]~354           ; 5       ;
; irda_send_loop:inst|clk_cnt_9[13]~412            ; 5       ;
; irda_send_loop:inst|clk_cnt_9[8]~406             ; 5       ;
; irda_send_loop:inst|clk_cnt_9[3]~394             ; 5       ;
; irda_send_loop:inst|carrier_cnt[4]~247           ; 5       ;
; irda_send_loop:inst|clk_cnt_056[7]~339           ; 5       ;
; irda_send_loop:inst|clk_cnt_056[2]~333           ; 5       ;
; irda_send_loop:inst|Equal5~180_Duplicate_1       ; 4       ;
; irda_send_loop:inst|comb~134                     ; 4       ;
; irda_send_loop:inst|comb~133                     ; 4       ;
; irda_send_loop:inst|comb~132                     ; 4       ;
; irda_send_loop:inst|comb~131                     ; 4       ;
; irda_send_loop:inst|Equal0~244                   ; 4       ;
; irda_send_loop:inst|data_state_over              ; 4       ;
; irda_send_loop:inst|clk_cnt_4[13]~395            ; 4       ;
; irda_send_loop:inst|leader_4_over                ; 4       ;
; irda_send_loop:inst|leader_9_over                ; 4       ;
; irda_send_loop:inst|clk_cnt_169[12]~372          ; 4       ;
; irda_send_loop:inst|carrier_cnt[7]               ; 4       ;
+--------------------------------------------------+---------+


+-------------------------------------------------+
; Interconnect Usage Summary                      ;
+----------------------------+--------------------+
; Interconnect Resource Type ; Usage              ;
+----------------------------+--------------------+
; C4s                        ; 61 / 784 ( 8 % )   ;
; Direct links               ; 51 / 888 ( 6 % )   ;
; Global clocks              ; 2 / 4 ( 50 % )     ;
; LAB clocks                 ; 12 / 32 ( 38 % )   ;
; LUT chains                 ; 14 / 216 ( 6 % )   ;
; Local interconnects        ; 168 / 888 ( 19 % ) ;
; R4s                        ; 60 / 704 ( 9 % )   ;
+----------------------------+--------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 9.75) ; Number of LABs  (Total = 24) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 0                            ;
; 2                                          ; 0                            ;
; 3                                          ; 0                            ;
; 4                                          ; 0                            ;
; 5                                          ; 0                            ;
; 6                                          ; 0                            ;
; 7                                          ; 1                            ;
; 8                                          ; 1                            ;
; 9                                          ; 1                            ;
; 10                                         ; 21                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.33) ; Number of LABs  (Total = 24) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 20                           ;
; 1 Clock                            ; 20                           ;
; 1 Clock enable                     ; 1                            ;
; 1 Sync. clear                      ; 15                           ;
+------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+---------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 9.75) ; Number of LABs  (Total = 24) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 21                           ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 5.00) ; Number of LABs  (Total = 24) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 0                            ;
; 2                                               ; 6                            ;
; 3                                               ; 2                            ;
; 4                                               ; 5                            ;
; 5                                               ; 0                            ;
; 6                                               ; 5                            ;
; 7                                               ; 2                            ;
; 8                                               ; 1                            ;
; 9                                               ; 0                            ;
; 10                                              ; 3                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 8.33) ; Number of LABs  (Total = 24) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 0                            ;
; 3                                           ; 5                            ;
; 4                                           ; 6                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 2                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 3                            ;
; 11                                          ; 1                            ;
; 12                                          ; 2                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 0                            ;
; 17                                          ; 2                            ;
; 18                                          ; 0                            ;
; 19                                          ; 1                            ;
; 20                                          ; 0                            ;
; 21                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Passive Serial      ;
; Reserve all unused pins                      ; As input tri-stated ;
; Base pin-out file on sameframe device        ; Off                 ;
+----------------------------------------------+---------------------+


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 2     ;
+--------------------+-------+


+---------------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                             ;
+--------------------------------------------------------------------------------+------------------+
; Name                                                                           ; Value            ;
+--------------------------------------------------------------------------------+------------------+
; Mid Wire Use - Fit Attempt 1                                                   ; 45               ;
; Mid Slack - Fit Attempt 1                                                      ; -14852           ;
; Internal Atom Count - Fit Attempt 1                                            ; 232              ;
; LE/ALM Count - Fit Attempt 1                                                   ; 232              ;
; LAB Count - Fit Attempt 1                                                      ; 24               ;
; Outputs per Lab - Fit Attempt 1                                                ; 5.792            ;
; Inputs per LAB - Fit Attempt 1                                                 ; 7.625            ;
; Global Inputs per LAB - Fit Attempt 1                                          ; 1.750            ;
; LAB Constraint 'non-global clock / CE pair + async load' - Fit Attempt 1       ; 0:24             ;
; LAB Constraint 'ce + sync load' - Fit Attempt 1                                ; 0:22;1:2         ;
; LAB Constraint 'non-global controls' - Fit Attempt 1                           ; 0:4;1:19;2:1     ;
; LAB Constraint 'un-route combination' - Fit Attempt 1                          ; 0:4;1:19;2:1     ;
; LAB Constraint 'non-global with asyn_clear' - Fit Attempt 1                    ; 0:3;1:1;2:19;3:1 ;
; LAB Constraint 'un-route with async_clear' - Fit Attempt 1                     ; 0:3;1:1;2:19;3:1 ;
; LAB Constraint 'non-global async clear + sync clear' - Fit Attempt 1           ; 0:5;1:19         ;
; LAB Constraint 'global non-clock/non-asynch_clear' - Fit Attempt 1             ; 0:24             ;
; LAB Constraint 'ygr_cl_ngclk_gclkce_sload_aload_constraint' - Fit Attempt 1    ; 0:22;1:2         ;
; LAB Constraint 'global control signals' - Fit Attempt 1                        ; 0:3;2:21         ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1                    ; 0:3;1:20;2:1     ;
; LAB Constraint 'aload_aclr pair with aload used' - Fit Attempt 1               ; 0:24             ;
; LAB Constraint 'aload_aclr pair' - Fit Attempt 1                               ; 0:3;1:21         ;
; LAB Constraint 'sload_sclear pair' - Fit Attempt 1                             ; 0:5;1:19         ;
; LAB Constraint 'invert_a constraint' - Fit Attempt 1                           ; 1:24             ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1                      ; 0:9;1:15         ;
; LAB Constraint 'use of ADATA or SDATA by registers constraint' - Fit Attempt 1 ; 0:24             ;
; LEs in Chains - Fit Attempt 1                                                  ; 126              ;
; LEs in Long Chains - Fit Attempt 1                                             ; 120              ;
; LABs with Chains - Fit Attempt 1                                               ; 16               ;
; LABs with Multiple Chains - Fit Attempt 1                                      ; 0                ;
; Time - Fit Attempt 1                                                           ; 1                ;
; Time in tsm_tan.dll - Fit Attempt 1                                            ; 0.015            ;
; Mid Wire Use - Fit Attempt 2                                                   ; 41               ;
; Mid Slack - Fit Attempt 2                                                      ; -13410           ;
; Internal Atom Count - Fit Attempt 2                                            ; 232              ;
; LE/ALM Count - Fit Attempt 2                                                   ; 232              ;
; LAB Count - Fit Attempt 2                                                      ; 24               ;
; Outputs per Lab - Fit Attempt 2                                                ; 4.792            ;
; Inputs per LAB - Fit Attempt 2                                                 ; 6.417            ;
; Global Inputs per LAB - Fit Attempt 2                                          ; 1.750            ;
; LAB Constraint 'non-global clock / CE pair + async load' - Fit Attempt 2       ; 0:24             ;
; LAB Constraint 'ce + sync load' - Fit Attempt 2                                ; 0:21;1:3         ;
; LAB Constraint 'non-global controls' - Fit Attempt 2                           ; 0:3;1:21         ;
; LAB Constraint 'un-route combination' - Fit Attempt 2                          ; 0:3;1:21         ;
; LAB Constraint 'non-global with asyn_clear' - Fit Attempt 2                    ; 0:3;2:21         ;
; LAB Constraint 'un-route with async_clear' - Fit Attempt 2                     ; 0:3;2:21         ;
; LAB Constraint 'non-global async clear + sync clear' - Fit Attempt 2           ; 0:6;1:18         ;
; LAB Constraint 'global non-clock/non-asynch_clear' - Fit Attempt 2             ; 0:24             ;
; LAB Constraint 'ygr_cl_ngclk_gclkce_sload_aload_constraint' - Fit Attempt 2    ; 0:21;1:3         ;
; LAB Constraint 'global control signals' - Fit Attempt 2                        ; 0:3;2:21         ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 2                    ; 0:3;1:21         ;
; LAB Constraint 'aload_aclr pair with aload used' - Fit Attempt 2               ; 0:24             ;
; LAB Constraint 'aload_aclr pair' - Fit Attempt 2                               ; 0:3;1:21         ;
; LAB Constraint 'sload_sclear pair' - Fit Attempt 2                             ; 0:6;1:18         ;
; LAB Constraint 'invert_a constraint' - Fit Attempt 2                           ; 1:24             ;
; LAB Constraint 'has placement constraint' - Fit Attempt 2                      ; 0:9;1:15         ;
; LAB Constraint 'use of ADATA or SDATA by registers constraint' - Fit Attempt 2 ; 0:24             ;
; LEs in Chains - Fit Attempt 2                                                  ; 126              ;
; LEs in Long Chains - Fit Attempt 2                                             ; 120              ;
; LABs with Chains - Fit Attempt 2                                               ; 16               ;
; LABs with Multiple Chains - Fit Attempt 2                                      ; 0                ;
; Time - Fit Attempt 2                                                           ; 1                ;
; Time in tsm_tan.dll - Fit Attempt 2                                            ; 0.031            ;
+--------------------------------------------------------------------------------+------------------+


+----------------------------------------------+
; Advanced Data - Placement                    ;
+-------------------------------------+--------+
; Name                                ; Value  ;
+-------------------------------------+--------+
; Auto Fit Point 2 - Fit Attempt 1    ; ff     ;
; Early Wire Use - Fit Attempt 1      ; 9      ;
; Early Slack - Fit Attempt 1         ; -14706 ;
; Auto Fit Point 4 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 4 - Fit Attempt 1    ; ff     ;
; Mid Wire Use - Fit Attempt 1        ; 16     ;
; Mid Slack - Fit Attempt 1           ; -12868 ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Late Wire Use - Fit Attempt 1       ; 18     ;
; Late Slack - Fit Attempt 1          ; -12868 ;
; Peak Regional Wire - Fit Attempt 1  ; 0.000  ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Time - Fit Attempt 1                ; 0      ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.062  ;
; Auto Fit Point 2 - Fit Attempt 2    ; ff     ;
; Mid Wire Use - Fit Attempt 2        ; 13     ;
; Mid Slack - Fit Attempt 2           ; -12752 ;
; Late Wire Use - Fit Attempt 2       ; 14     ;
; Late Slack - Fit Attempt 2          ; -12752 ;
; Peak Regional Wire - Fit Attempt 2  ; 0.000  ;
; Time - Fit Attempt 2                ; 4      ;
; Time in tsm_tan.dll - Fit Attempt 2 ; 0.283  ;
+-------------------------------------+--------+


+----------------------------------------------+
; Advanced Data - Routing                      ;
+-------------------------------------+--------+
; Name                                ; Value  ;
+-------------------------------------+--------+
; Early Slack - Fit Attempt 1         ; -11237 ;
; Early Wire Use - Fit Attempt 1      ; 15     ;
; Peak Regional Wire - Fit Attempt 1  ; 14     ;
; Late Wire Use - Fit Attempt 1       ; 23     ;
; Time - Fit Attempt 1                ; 1      ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.094  ;
; Early Slack - Fit Attempt 2         ; -11037 ;
; Early Wire Use - Fit Attempt 2      ; 10     ;
; Peak Regional Wire - Fit Attempt 2  ; 9      ;
; Mid Slack - Fit Attempt 2           ; -11600 ;
; Late Slack - Fit Attempt 2          ; -11600 ;
; Late Wire Use - Fit Attempt 2       ; 15     ;
; Time - Fit Attempt 2                ; 2      ;
; Time in tsm_tan.dll - Fit Attempt 2 ; 0.609  ;
+-------------------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Mon Nov 28 08:55:52 2011
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off IrDX_Send -c IrDX_Send
Info: Selected device EPM240T100C5 for design "IrDX_Send"
Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'.
Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'.
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EPM240T100I5 is compatible
    Info: Device EPM570T100C5 is compatible
    Info: Device EPM570T100I5 is compatible
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a global fmax requirement of 1000 MHz
    Info: Assuming a global tsu requirement of 2.0 ns
    Info: Assuming a global tco requirement of 1.0 ns
    Info: Assuming a global tpd requirement of 1.0 ns
Info: Completed User Assigned Global Signals Promotion Operation
Info: Automatically promoted signal "clk" to use Global clock
Info: Pin "clk" drives global clock, but is not placed in a dedicated clock pin position
Info: Automatically promoted signal "rst_n" to use Global clock
Info: Pin "rst_n" drives global clock, but is not placed in a dedicated clock pin position
Info: Completed Auto Global Promotion Operation
Info: Starting register packing
Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Info: Started processing fast register assignments
Info: Finished processing fast register assignments
Info: Finished register packing: elapsed time is 00:00:00
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "BNT[0]" is assigned to location or region, but does not exist in design
    Warning: Node "BNT[1]" is assigned to location or region, but does not exist in design
    Warning: Node "Buzzer" is assigned to location or region, but does not exist in design
    Warning: Node "DS18B20_DAT" is assigned to location or region, but does not exist in design
    Warning: Node "GCLK2" is assigned to location or region, but does not exist in design
    Warning: Node "GCLK3" is assigned to location or region, but does not exist in design
    Warning: Node "HC_CP" is assigned to location or region, but does not exist in design
    Warning: Node "HC_SI" is assigned to location or region, but does not exist in design
    Warning: Node "IrDA_Rx" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[10]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[11]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[12]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[13]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[14]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[15]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[16]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[17]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[18]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[19]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[20]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[21]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[22]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[23]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[24]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[25]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[26]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[27]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[28]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[29]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[30]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[31]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[32]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[33]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[34]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[35]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[36]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[37]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[38]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[39]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[3]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[40]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[4]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[5]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[6]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[7]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[8]" is assigned to location or region, but does not exist in design
    Warning: Node "JP2[9]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[10]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[11]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[12]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[13]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[14]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[15]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[16]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[17]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[18]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[19]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[1]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[20]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[21]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[22]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[23]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[24]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[25]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[26]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[27]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[28]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[29]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[2]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[30]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[31]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[32]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[33]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[34]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[35]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[36]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[37]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[38]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[39]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[3]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[40]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[4]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[5]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[6]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[7]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[8]" is assigned to location or region, but does not exist in design
    Warning: Node "JP3[9]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY_H[1]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY_H[2]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY_H[3]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY_H[4]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY_V[1]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY_V[2]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY_V[3]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY_V[4]" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning: Node "RELAY" is assigned to location or region, but does not exist in design
    Warning: Node "RTC_SCL" is assigned to location or region, but does not exist in design
    Warning: Node "RTC_SDA" is assigned to location or region, but does not exist in design
    Warning: Node "SCL" is assigned to location or region, but does not exist in design
    Warning: Node "SDA" is assigned to location or region, but does not exist in design
    Warning: Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning: Node "Uart1_R" is assigned to location or region, but does not exist in design
    Warning: Node "Uart1_T" is assigned to location or region, but does not exist in design
    Warning: Node "Uart2_R" is assigned to location or region, but does not exist in design
    Warning: Node "Uart2_T" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_HSYNC" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_VSYNC" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[0]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[1]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[2]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[3]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[4]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[5]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[6]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[7]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_en" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_psb" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_ret" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_rs" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_rw" is assigned to location or region, but does not exist in design
    Warning: Node "led[0]" is assigned to location or region, but does not exist in design
    Warning: Node "led[1]" is assigned to location or region, but does not exist in design
    Warning: Node "led[2]" is assigned to location or region, but does not exist in design
    Warning: Node "led[3]" is assigned to location or region, but does not exist in design
    Warning: Node "led[4]" is assigned to location or region, but does not exist in design
    Warning: Node "led[5]" is assigned to location or region, but does not exist in design
    Warning: Node "led[6]" is assigned to location or region, but does not exist in design
    Warning: Node "led[7]" is assigned to location or region, but does not exist in design
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:00
Info: Estimated most critical path is register to register delay of 11.910 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y4; Fanout = 3; REG Node = 'irda_send_loop:inst|clk_cnt_108[5]'
    Info: 2: + IC(2.323 ns) + CELL(0.200 ns) = 2.523 ns; Loc. = LAB_X2_Y1; Fanout = 1; COMB Node = 'irda_send_loop:inst|Equal0~238'
    Info: 3: + IC(1.607 ns) + CELL(0.740 ns) = 4.870 ns; Loc. = LAB_X2_Y4; Fanout = 1; COMB Node = 'irda_send_loop:inst|Equal0~239'
    Info: 4: + IC(0.266 ns) + CELL(0.914 ns) = 6.050 ns; Loc. = LAB_X2_Y4; Fanout = 5; COMB Node = 'irda_send_loop:inst|Equal0~244'
    Info: 5: + IC(1.347 ns) + CELL(0.914 ns) = 8.311 ns; Loc. = LAB_X4_Y4; Fanout = 25; COMB Node = 'irda_send_loop:inst|start~47'
    Info: 6: + IC(1.839 ns) + CELL(1.760 ns) = 11.910 ns; Loc. = LAB_X2_Y4; Fanout = 3; REG Node = 'irda_send_loop:inst|clk_cnt_108[0]'
    Info: Total cell delay = 4.528 ns ( 38.02 % )
    Info: Total interconnect delay = 7.382 ns ( 61.98 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 14% of the available device resources
    Info: Peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Cannot fit design in device -- retrying with increased optimization, which can result in longer processing time
    Info: Failed to route the following 1 signal(s)
        Info: Signal "irda_send_loop:inst|clk_cnt_0565[7]"
    Info: Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt
        Info: Routing resource LAB Local interconnect (X5_Y3, I17)
Info: The Fitter will not skip routability optimizations in all subsequent fit attempts
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:04
Info: Estimated most critical path is register to register delay of 11.794 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X4_Y3; Fanout = 7; REG Node = 'irda_send_loop:inst|data_cnt[0]'
    Info: 2: + IC(1.246 ns) + CELL(0.511 ns) = 1.757 ns; Loc. = LAB_X5_Y3; Fanout = 1; COMB Node = 'irda_send_loop:inst|Mux0~463'
    Info: 3: + IC(0.669 ns) + CELL(0.511 ns) = 2.937 ns; Loc. = LAB_X5_Y3; Fanout = 1; COMB Node = 'irda_send_loop:inst|Mux0~464'
    Info: 4: + IC(0.840 ns) + CELL(0.740 ns) = 4.517 ns; Loc. = LAB_X4_Y3; Fanout = 1; COMB Node = 'irda_send_loop:inst|Mux0~467'
    Info: 5: + IC(0.980 ns) + CELL(0.200 ns) = 5.697 ns; Loc. = LAB_X4_Y3; Fanout = 1; COMB Node = 'irda_send_loop:inst|Mux0~468'
    Info: 6: + IC(0.669 ns) + CELL(0.511 ns) = 6.877 ns; Loc. = LAB_X4_Y3; Fanout = 3; COMB Node = 'irda_send_loop:inst|carrier_ok~346'
    Info: 7: + IC(1.496 ns) + CELL(0.740 ns) = 9.113 ns; Loc. = LAB_X2_Y3; Fanout = 1; COMB Node = 'irda_send_loop:inst|clear_cnt_flag~319'
    Info: 8: + IC(0.266 ns) + CELL(0.914 ns) = 10.293 ns; Loc. = LAB_X2_Y3; Fanout = 1; COMB Node = 'irda_send_loop:inst|clear_cnt_flag~321'
    Info: 9: + IC(0.440 ns) + CELL(1.061 ns) = 11.794 ns; Loc. = LAB_X2_Y3; Fanout = 14; REG Node = 'irda_send_loop:inst|clear_cnt_flag'
    Info: Total cell delay = 5.188 ns ( 43.99 % )
    Info: Total interconnect delay = 6.606 ns ( 56.01 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 8% of the available device resources
    Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5
Info: Fitter routing operations ending: elapsed time is 00:00:02
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's timing were skipped
Info: Duplicated 2 combinational logic cells to improve design speed or routability
Info: Generated suppressed messages file D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/IrDX_Send.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 140 warnings
    Info: Allocated 165 megabytes of memory during processing
    Info: Processing ended: Mon Nov 28 08:56:06 2011
    Info: Elapsed time: 00:00:14


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/IrDX_Send.fit.smsg.


