
*** Running vivado
    with args -log deconv_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source deconv_top.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source deconv_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/jungh/vivado_jungho/deconv_renamed/deconv_renamed.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxNew/Vivado/2022.2/data/ip'.
Command: link_design -top deconv_top -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.gen/sources_1/ip/deconv_fifo_generator_1/deconv_fifo_generator_1.dcp' for cell 'inst_FIFO'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.gen/sources_1/ip/deconv_dsp_macro_1/deconv_dsp_macro_1.dcp' for cell 'genblk1[0].deconv/dsp_mul_0_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 2053.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 569 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.gen/sources_1/ip/deconv_fifo_generator_1/deconv_fifo_generator_1.xdc] for cell 'inst_FIFO/U0'
Finished Parsing XDC File [c:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.gen/sources_1/ip/deconv_fifo_generator_1/deconv_fifo_generator_1.xdc] for cell 'inst_FIFO/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2252.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 277 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 145 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 132 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2252.828 ; gain = 1174.434
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2023.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2283.203 ; gain = 30.375

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d1a2c8e8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2639.875 ; gain = 356.672

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6631 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1107a7b0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2990.973 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10d4628a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2990.973 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 9792 cells
INFO: [Opt 31-1021] In phase Constant propagation, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: ebc4afb6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2990.973 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 291 cells
INFO: [Opt 31-1021] In phase Sweep, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: ebc4afb6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2990.973 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ebc4afb6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2990.973 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ebc4afb6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2990.973 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              10  |                                              3  |
|  Constant propagation         |               0  |            9792  |                                              3  |
|  Sweep                        |               0  |             291  |                                             26  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              6  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2990.973 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14c9f4d48

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2990.973 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 8 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: f499c811

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 3719.609 ; gain = 0.000
Ending Power Optimization Task | Checksum: f499c811

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3719.609 ; gain = 728.637

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f499c811

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3719.609 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3719.609 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 78002314

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3719.609 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 3719.609 ; gain = 1466.781
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.runs/impl_1/deconv_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file deconv_top_drc_opted.rpt -pb deconv_top_drc_opted.pb -rpx deconv_top_drc_opted.rpx
Command: report_drc -file deconv_top_drc_opted.rpt -pb deconv_top_drc_opted.pb -rpx deconv_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.runs/impl_1/deconv_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2023.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3719.609 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 26c7441b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3719.609 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3719.609 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e30fd3c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3719.609 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15dc79f4f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3719.609 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15dc79f4f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3719.609 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15dc79f4f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3719.609 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 18ea60859

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 3719.609 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 19944aba8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 3719.609 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 19944aba8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 3719.609 ; gain = 0.000

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 19944aba8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 3719.609 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 19944aba8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 3719.609 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 19944aba8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 3719.609 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19944aba8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 3719.609 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19944aba8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 3719.609 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 189896921

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 3722.273 ; gain = 2.664
Phase 2 Global Placement | Checksum: 189896921

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 3722.273 ; gain = 2.664

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 189896921

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 3722.273 ; gain = 2.664

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 7b7f45f5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 3722.273 ; gain = 2.664

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 137492f91

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 3722.273 ; gain = 2.664

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: a1b86539

Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 3722.273 ; gain = 2.664

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: ede64da0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 3729.965 ; gain = 10.355
Phase 3.3.3 Slice Area Swap | Checksum: ede64da0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 3732.609 ; gain = 13.000
Phase 3.3 Small Shape DP | Checksum: 112758276

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 3732.609 ; gain = 13.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 112758276

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 3732.609 ; gain = 13.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 112758276

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 3732.609 ; gain = 13.000
Phase 3 Detail Placement | Checksum: 112758276

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 3732.609 ; gain = 13.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 112758276

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 3732.609 ; gain = 13.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3734.266 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 121e403bb

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 3734.266 ; gain = 14.656

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 121e403bb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 3734.266 ; gain = 14.656
Phase 4.3 Placer Reporting | Checksum: 121e403bb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 3734.266 ; gain = 14.656

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3734.266 ; gain = 0.000

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 3734.266 ; gain = 14.656
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c0d327c4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 3734.266 ; gain = 14.656
Ending Placer Task | Checksum: 1b310921b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 3734.266 ; gain = 14.656
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:56 . Memory (MB): peak = 3734.266 ; gain = 14.656
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3734.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.runs/impl_1/deconv_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file deconv_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 3734.266 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file deconv_top_utilization_placed.rpt -pb deconv_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file deconv_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3734.266 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2023.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.

Starting Initial Update Timing Task

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4749.082 ; gain = 1014.816
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4749.082 ; gain = 1014.816
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4749.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.runs/impl_1/deconv_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2023.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c153449b ConstDB: 0 ShapeSum: e24ecc3b RouteDB: f6e8145
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.656 . Memory (MB): peak = 4749.082 ; gain = 0.000
Post Restoration Checksum: NetGraph: 8b7b782b NumContArr: 6399da25 Constraints: 9107db2d Timing: 0
Phase 1 Build RT Design | Checksum: 1801d2d7d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4749.082 ; gain = 0.000

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1801d2d7d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4749.082 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1801d2d7d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4749.082 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 20afe0a1e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4749.082 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11127
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10677
  Number of Partially Routed Nets     = 450
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20afe0a1e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4749.082 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20afe0a1e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4749.082 ; gain = 0.000
Phase 3 Initial Routing | Checksum: eb7fac3a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4749.082 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 449
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 123616856

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4749.082 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 123616856

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4749.082 ; gain = 0.000

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 190b50359

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4749.082 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 190b50359

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4749.082 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 190b50359

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4749.082 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.342661 %
  Global Horizontal Routing Utilization  = 0.474634 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 31.9249%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.1232%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 40.3846%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.8846%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 190b50359

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4749.082 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 190b50359

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4749.082 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 190b50359

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4749.082 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 190b50359

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4749.082 ; gain = 0.000
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1e+30 .
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4749.082 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 4749.082 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4749.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.runs/impl_1/deconv_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4749.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file deconv_top_drc_routed.rpt -pb deconv_top_drc_routed.pb -rpx deconv_top_drc_routed.rpx
Command: report_drc -file deconv_top_drc_routed.rpt -pb deconv_top_drc_routed.pb -rpx deconv_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.runs/impl_1/deconv_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file deconv_top_methodology_drc_routed.rpt -pb deconv_top_methodology_drc_routed.pb -rpx deconv_top_methodology_drc_routed.rpx
Command: report_methodology -file deconv_top_methodology_drc_routed.rpt -pb deconv_top_methodology_drc_routed.pb -rpx deconv_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.runs/impl_1/deconv_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 4749.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file deconv_top_power_routed.rpt -pb deconv_top_power_summary_routed.pb -rpx deconv_top_power_routed.rpx
Command: report_power -file deconv_top_power_routed.rpt -pb deconv_top_power_summary_routed.pb -rpx deconv_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
90 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4749.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file deconv_top_route_status.rpt -pb deconv_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file deconv_top_timing_summary_routed.rpt -pb deconv_top_timing_summary_routed.pb -rpx deconv_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file deconv_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file deconv_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file deconv_top_bus_skew_routed.rpt -pb deconv_top_bus_skew_routed.pb -rpx deconv_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Sep  5 16:38:16 2025...
