SYSTEM_CUSTOM_CIRCUIT_SYMBOLS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS};{$HPEESOF_DIR}\custom\{%PROJECT1}\symbols
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS=
DATA_FILES=.\data;{%PROJECT_SEARCH_DATA_FILES};{%DESIGN_KIT_DATA_FILES}
DESIGN_KIT_DATA_FILES=
SYSTEM_CUSTOM_CIRCUIT_DESIGNS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS};{$HPEESOF_DIR}\custom\{%PROJECT1}\designs
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS=
VIA_CONFIG_PATH={%DESIGN_KIT_VIA_CONFIG_PATH}
DESIGN_KIT_VIA_CONFIG_PATH=
LAST_LIBRARY_SELECTED=20230522_lib
SCHEM_FILE_OPEN_HISTORY_1=20230522_lib:fet_81xp:schematic
LAYOUT_FILE_OPEN_HISTORY_1=20230522_lib:pad+line_final:layout
SUBSTRATE_FILE_OPEN_HISTORY_1=20230522_lib:substrate1
SYMBOL_FILE_OPEN_HISTORY_1=20230522_lib:2:symbol
LAYOUT_FILE_OPEN_HISTORY_2=20230522_lib:pad+line_final2:layout
LAYOUT_FILE_OPEN_HISTORY_3=20230522_lib:pad+line_final3:layout
SCHEM_FILE_OPEN_HISTORY_2=20230522_lib:HB1Tone_LoadPull:schematic
SCHEM_FILE_OPEN_HISTORY_3=20230522_lib:ideal loadpull:schematic
SCHEM_FILE_OPEN_HISTORY_4=20230522_lib:ideal transistor:schematic
LAYOUT_FILE_OPEN_HISTORY_4=20230522_lib:pad+line:layout
SUBSTRATE_FILE_OPEN_HISTORY_2=20230522_lib:tech
