Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 12 Nov 2018 00:42:40 -0000
Received: from icoremail.net (unknown [209.85.214.171])
	by mail-app2 (Coremail) with SMTP id by_KCgCn3wi7mOhb5gV4AQ--.36647S3;
	Mon, 12 Nov 2018 05:01:48 +0800 (CST)
Received: from mail-pl1-f171.google.com (unknown [209.85.214.171])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAnDEi5mOhb4V0uAA--.296S3;
	Mon, 12 Nov 2018 05:01:45 +0800 (CST)
Received: by mail-pl1-f171.google.com with SMTP id b5-v6so3284757pla.6
        for <xuliker@zju.edu.cn>; Sun, 11 Nov 2018 13:01:45 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :from:to:cc:subject:date:message-id:sender:precedence:list-id;
        bh=4+auq1xPW/isUUY69jzQrarB81YpsAayDK2nsD+n80g=;
        b=KeRuQ/K2c5OBsCGTXdxN65fKe9bf4k7lDdpndFSgSUm1czg/ijdOHCmffhHEcB7jZp
         DItndi4i1jpHZtrZ9oBdVQ2/HZJEwe5DcoHf4sOZa/1ZwLKnepuPj1ESP1+WspEbrOaQ
         EyeB5PwR6Vhsv7Z5mVB7en7ICmUHCxUw9oQ6uJTtRro9eqNFcnI5jGmCReq2qMdtYwpm
         +ZT16JT0K/XXOD9s8Crc1MyuBXzTyhM36GrwVlvlh4Rcbcp4RyotqmgCqjbecSWoSSaj
         eWd9BvGmsp3IoDMaMvktqncZ13wjGeqPuiSnLBtdSDkDhdGEVEwicKBpRFCz2eO44TDS
         RbQQ==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gKdiTdZITqX/Tu5sivmGSqZfazv22nwyxevwDAr/sDi4niwFSHu
	xVFz0vpzcXDpfZgMwBlMz6GQANqMUMfHAnHRnX3S6dvjyodJTN4=
X-Received: by 2002:a17:902:a5cc:: with SMTP id t12-v6mr17434452plq.298.1541970104909;
        Sun, 11 Nov 2018 13:01:44 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp2463866pjt;
        Sun, 11 Nov 2018 13:01:44 -0800 (PST)
X-Google-Smtp-Source: AJdET5eu+6V1PQgWQ+50jVe8Kw2CNUgNRs1OPndkr0MYXukbSz0WIbyTGUMDjlg1cHfFyKHiHSQQ
X-Received: by 2002:a62:507:: with SMTP id 7-v6mr17597290pff.80.1541970104256;
        Sun, 11 Nov 2018 13:01:44 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1541970104; cv=none;
        d=google.com; s=arc-20160816;
        b=t1eAkT3d9BOU8g8c/ykMZkNySiy0YGznQ+AH0nMGTW48LF9peC+24/oRslkXU+9kA7
         fJsJQu0f13aVX+0PJVvbWsTbPMVPqbnQji5qn9t2sGyteUImZlNfE8oD1mnIrpNB2rak
         kH9T0ucj2ZHaCI/EPRZ2LqmAmbi8XauS6tHFxny+QEDYkJNRiSVOybyNXr7LEt3rrQh1
         4NnB4kb7vqAAAbadmO09amYRuKK0GHZLJ5WfL3pFaMDoAbPLmyXpGKRVCGZe5b3HMPnt
         7WWqPSrWAjb0h8HNdx4tELG7+i9jcH3RE/VnQ8PvJu4NT0uxe6tdkEle2E53I/uOZ0hn
         tghw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:message-id:date:subject:cc:to:from;
        bh=4+auq1xPW/isUUY69jzQrarB81YpsAayDK2nsD+n80g=;
        b=KcIicI2pRMxTaTmmzhpLXLOVXRt5tZB80FQZ+7uJC85Rzh9WipO0WufET7cLah//Ti
         PdeMMM4tz+QwP7/uSBxl+hQ2sn6ZZr3dKZOy0OAdZ7AXdg0jxhZggnxRxZ+vGurhIHf5
         fNSmRm/GW5/EV+HyqY+1H7INk5w1sXAoGLGepc2HAIMBwU2R32shyFfQiGT/bHwO3jDK
         IpIDuawaFROFr9NlkkE1PgaM8WqmqzxgoTTZeXktXO9pn6BnZg/gNmq7P7WXWJ0NOfh6
         bP9ZsC5dSNOu9V3T6tvYbxalJgwobDHJ0vWCU8QhrpGbTDg4w7aPMrxlKg/gOaPqAMtQ
         hSTw==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id 22si14361753pgr.356.2018.11.11.13.01.29;
        Sun, 11 Nov 2018 13:01:44 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729768AbeKLGuw (ORCPT <rfc822;berg.ding@gmail.com> + 99 others);
        Mon, 12 Nov 2018 01:50:52 -0500
Received: from gloria.sntech.de ([185.11.138.130]:44332 "EHLO gloria.sntech.de"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1726992AbeKLGuv (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 12 Nov 2018 01:50:51 -0500
Received: from p54b264b4.dip0.t-ipconnect.de ([84.178.100.180] helo=phil.fritz.box)
        by gloria.sntech.de with esmtpsa (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
        (Exim 4.89)
        (envelope-from <heiko@sntech.de>)
        id 1gLwqv-0001eN-WF; Sun, 11 Nov 2018 22:01:06 +0100
From: Heiko Stuebner <heiko@sntech.de>
To: linus.walleij@linaro.org
Cc: heiko@sntech.de, linux-gpio@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org,
        linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org,
        shawn.lin@rock-chips.com, david.wu@rock-chips.com,
        Heiko Stuebner <heiko.stuebner@bq.com>
Subject: [PATCH 1/2] pinctrl: rockchip: allow specifying the regmap location for pin-routes
Date: Sun, 11 Nov 2018 22:00:46 +0100
Message-Id: <20181111210047.30375-1-heiko@sntech.de>
X-Mailer: git-send-email 2.18.0
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAnDEi5mOhb4V0uAA--.296S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxAr4fXw17JrWxXw48Jr4rGrg_yoW5uF15pa
	9093s5Jr1xKF48WrnFya9rZrWSg3Z7G3y7Aas7Kay2vF13tFyUK3WjgFWfZayUGr1xAF1a
	9w4UJ3yjkr47Ar7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPFb7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvY0x0EwI
	xGrwCjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xS
	Y4AK6IIF6F4lc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r4j6ryUMxvI42
	IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0xvEx4A2jsIE14v26F4UJVW0owCYIxAI
	cVC2z280aVCY1x0267AKxVWxJr0_GcWl42xK82IYc2Ij64vIr41l42xK82IY64kExVAvwV
	Aq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWU
	JVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r1q6r43MIIYrxkI7V
	AKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW8JVW3JbIYCTnIWIevJa73UjIFyTuYvjxUdjQD
	DUUUU

From: Heiko Stuebner <heiko.stuebner@bq.com>

Right now we expect the pin-rounting settings to be in the same area
as the iomux setting itself. And while that seems to be true for all
newer Rockchip socs, back in the wild west days of old this wasn't true.

Nowadays pin settings in the GRF normally stay in the GRF and the same
is true for pins configured from PMU registers. But old socs like the
rk3188 really sprinkle pin settings somewhat randomly through both
for its bank0.

Therefore add the option to specify a location for the route setting,
so that we can map older socs correctly. We'll keep "same" as the
default, so that we only need to specify a location in the corner-cases
described above.

Signed-off-by: Heiko Stuebner <heiko.stuebner@bq.com>
---
 drivers/pinctrl/pinctrl-rockchip.c | 30 +++++++++++++++++++++++++-----
 1 file changed, 25 insertions(+), 5 deletions(-)

diff --git a/drivers/pinctrl/pinctrl-rockchip.c b/drivers/pinctrl/pinctrl-rockchip.c
index 95e4a06de019..246bf14c7f72 100644
--- a/drivers/pinctrl/pinctrl-rockchip.c
+++ b/drivers/pinctrl/pinctrl-rockchip.c
@@ -307,6 +307,12 @@ struct rockchip_mux_recalced_data {
 	u8 mask;
 };
 
+enum rockchip_mux_route_location {
+	ROCKCHIP_ROUTE_SAME = 0,
+	ROCKCHIP_ROUTE_PMU,
+	ROCKCHIP_ROUTE_GRF,
+};
+
 /**
  * struct rockchip_mux_recalced_data: represent a pin iomux data.
  * @bank_num: bank number.
@@ -319,6 +325,7 @@ struct rockchip_mux_route_data {
 	u8 bank_num;
 	u8 pin;
 	u8 func;
+	enum rockchip_mux_route_location route_location;
 	u32 route_offset;
 	u32 route_val;
 };
@@ -1091,7 +1098,7 @@ static struct rockchip_mux_route_data rk3399_mux_route_data[] = {
 };
 
 static bool rockchip_get_mux_route(struct rockchip_pin_bank *bank, int pin,
-				   int mux, u32 *reg, u32 *value)
+				   int mux, u32 *loc, u32 *reg, u32 *value)
 {
 	struct rockchip_pinctrl *info = bank->drvdata;
 	struct rockchip_pin_ctrl *ctrl = info->ctrl;
@@ -1108,6 +1115,7 @@ static bool rockchip_get_mux_route(struct rockchip_pin_bank *bank, int pin,
 	if (i >= ctrl->niomux_routes)
 		return false;
 
+	*loc = data->route_location;
 	*reg = data->route_offset;
 	*value = data->route_val;
 
@@ -1210,7 +1218,7 @@ static int rockchip_set_mux(struct rockchip_pin_bank *bank, int pin, int mux)
 	struct regmap *regmap;
 	int reg, ret, mask, mux_type;
 	u8 bit;
-	u32 data, rmask, route_reg, route_val;
+	u32 data, rmask, route_location, route_reg, route_val;
 
 	ret = rockchip_verify_mux(bank, pin, mux);
 	if (ret < 0)
@@ -1247,9 +1255,21 @@ static int rockchip_set_mux(struct rockchip_pin_bank *bank, int pin, int mux)
 		rockchip_get_recalced_mux(bank, pin, &reg, &bit, &mask);
 
 	if (bank->route_mask & BIT(pin)) {
-		if (rockchip_get_mux_route(bank, pin, mux, &route_reg,
-					   &route_val)) {
-			ret = regmap_write(regmap, route_reg, route_val);
+		if (rockchip_get_mux_route(bank, pin, mux, &route_location,
+					   &route_reg, &route_val)) {
+			struct regmap *route_regmap = regmap;
+
+			/* handle special locations */
+			switch (route_location) {
+			case ROCKCHIP_ROUTE_PMU:
+				route_regmap = info->regmap_pmu;
+				break;
+			case ROCKCHIP_ROUTE_GRF:
+				route_regmap = info->regmap_base;
+				break;
+			}
+
+			ret = regmap_write(route_regmap, route_reg, route_val);
 			if (ret)
 				return ret;
 		}
-- 
2.18.0
