============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     DELL
   Run Date =   Wed Jul 19 23:59:35 2023

   Run on =     DESKTOP-CF55MT9
============================================================
RUN-1002 : start command "open_project CortexM3.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../RTL/CortexM3_TD.v
HDL-1007 : undeclared symbol 'TXEN', assumed default net type 'wire' in ../../../RTL/CortexM3_TD.v(788)
HDL-1007 : undeclared symbol 'BAUDTICK', assumed default net type 'wire' in ../../../RTL/CortexM3_TD.v(789)
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtx.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxArbM0.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxArbM1.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxArbM2.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxDecS0.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxDecS1.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxDecS2.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxInStg.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxOutStgM0.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxOutStgM1.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxOutStgM2.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../RTL/bus/Apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../RTL/bus/Apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../RTL/core/cortexm3ds_logic.v
HDL-1007 : analyze verilog file ../../../RTL/peripheral/buzzer/custom_apb_buzzer.v
HDL-1007 : undeclared symbol 'read_en', assumed default net type 'wire' in ../../../RTL/peripheral/buzzer/custom_apb_buzzer.v(36)
HDL-1007 : undeclared symbol 'write_en', assumed default net type 'wire' in ../../../RTL/peripheral/buzzer/custom_apb_buzzer.v(37)
HDL-1007 : analyze verilog file ../../../RTL/peripheral/key/custom_apb_key.v
HDL-1007 : undeclared symbol 'read_en', assumed default net type 'wire' in ../../../RTL/peripheral/key/custom_apb_key.v(36)
HDL-1007 : analyze verilog file ../../../RTL/peripheral/lcd/custom_apb_lcd.v
HDL-1007 : undeclared symbol 'read_en', assumed default net type 'wire' in ../../../RTL/peripheral/lcd/custom_apb_lcd.v(42)
HDL-1007 : undeclared symbol 'write_en', assumed default net type 'wire' in ../../../RTL/peripheral/lcd/custom_apb_lcd.v(43)
HDL-1007 : analyze verilog file ../../../RTL/peripheral/led/custom_apb_led.v
HDL-1007 : undeclared symbol 'read_en', assumed default net type 'wire' in ../../../RTL/peripheral/led/custom_apb_led.v(36)
HDL-1007 : undeclared symbol 'write_en', assumed default net type 'wire' in ../../../RTL/peripheral/led/custom_apb_led.v(37)
HDL-1007 : analyze verilog file ../../../RTL/peripheral/sram/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file ../../../RTL/peripheral/sram/cmsdk_fpga_sram.v
HDL-1007 : analyze verilog file ../../../RTL/peripheral/timer/cmsdk_apb_timer.v
HDL-1007 : analyze verilog file ../../../RTL/peripheral/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(76)
RUN-1001 : Project manager successfully analyzed 25 source files.
RUN-1003 : finish command "open_project CortexM3.prj" in  2.014898s wall, 1.937500s user + 0.078125s system = 2.015625s CPU (100.0%)

RUN-1004 : used memory is 102 MB, reserved memory is 78 MB, peak memory is 102 MB
RUN-1002 : start command "import_device ph1_60.db -package PH1A60GEG324"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :           OPTION          |          IO          |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |        36 IOs        |    gpio    
ARC-1001 :            jtag           |  P8/E10/E12/E11/E13  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
RUN-1003 : finish command "import_device ph1_60.db -package PH1A60GEG324" in  14.362810s wall, 13.984375s user + 0.343750s system = 14.328125s CPU (99.8%)

RUN-1004 : used memory is 660 MB, reserved memory is 655 MB, peak memory is 660 MB
RUN-1002 : start command "import_db ../syn_1/CortexM3_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM3_gate.db" in  5.280165s wall, 5.031250s user + 0.250000s system = 5.281250s CPU (100.0%)

RUN-1004 : used memory is 1189 MB, reserved memory is 1204 MB, peak memory is 1207 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM3
RUN-1002 : start command "phys_opt -simplify_lut"
RUN-1002 : start command "phys_opt -lut_merge"
OPT-1001 : Start remap optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 246080, tnet num: 40434, tinst num: 37705, tnode num: 276948, tedge num: 416255.
TMR-2508 : Levelizing timing graph completed, there are 209 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  7.115713s wall, 6.984375s user + 0.093750s system = 7.078125s CPU (99.5%)

RUN-1004 : used memory is 1568 MB, reserved memory is 1597 MB, peak memory is 1568 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 40434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  8.257117s wall, 8.125000s user + 0.093750s system = 8.218750s CPU (99.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : RemapOpt: identify 0 lut pair candidates and remap 0 pairs successfully
OPT-1001 : End remap optimization;  8.261392s wall, 8.125000s user + 0.093750s system = 8.218750s CPU (99.5%)

OPT-1001 : End physical optimization;  8.724200s wall, 8.578125s user + 0.109375s system = 8.687500s CPU (99.6%)

RUN-1003 : finish command "phys_opt -lut_merge" in  8.724432s wall, 8.578125s user + 0.109375s system = 8.687500s CPU (99.6%)

RUN-1004 : used memory is 1312 MB, reserved memory is 1424 MB, peak memory is 1598 MB
PHY-1001 : Start to synthesize physical clock networks.
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 246080, tnet num: 40434, tinst num: 37705, tnode num: 276948, tedge num: 416255.
TMR-2508 : Levelizing timing graph completed, there are 209 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  6.830527s wall, 6.625000s user + 0.187500s system = 6.812500s CPU (99.7%)

RUN-1004 : used memory is 1613 MB, reserved memory is 1658 MB, peak memory is 1613 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 40434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1004 : User specified global clock net SWCLK_dup_1, connecting to GCLK SynClockTD$sw_clk
PHY-1004 : User specified global clock net ulogic/SWCLKTCK, connecting to GCLK SynClockTD$sw_clk
PHY-1004 : User specified global clock net SynClockTD$PLL/clk0_buf, connecting to GCLK SynClockTD$PLL/bufg_feedback
PHY-1004 : User specified global clock net ulogic/HCLK, connecting to GCLK SynClockTD$PLL/bufg_feedback
PHY-1016 : User specified PLL reference clock net CLK50m_dup_1
PHY-1009 : Tag global clock net SWCLK_dup_1
PHY-1009 : Tag global clock net SynClockTD$PLL/clk0_buf
PHY-1009 : Tag global clock net ulogic/HCLK
PHY-1009 : Tag global clock net ulogic/SWCLKTCK
PHY-1017 : Tag PLL clock net CLK50m_dup_1
PHY-5016 WARNING: Model pin SWCLK connect to a non-clock-capable pad b17.
PHY-1001 : Clock GCLK Statistics:
RUN-1001 : GCLK Index: 
RUN-1001 : -----------------------------------------
RUN-1001 :   Index  |           Clock GCLK           
RUN-1001 : -----------------------------------------
RUN-1001 :     1    |  SynClockTD$PLL/bufg_feedback  
RUN-1001 :     2    |       SynClockTD$sw_clk        
RUN-1001 : -----------------------------------------
RUN-1001 : Clock Nets Connect To GCLK Statistics: 
RUN-1001 : -------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |        Leading Net        |  CLK/DATA/IO/PLL Sink(s)  |   Following Net   |  CLK/DATA/IO/PLL Sink(s)  
RUN-1001 : -------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |  SynClockTD$PLL/clk0_buf  |          1/0/0/0          |    ulogic/HCLK    |        6531/0/0/0         
RUN-1001 :     2    |        SWCLK_dup_1        |          1/0/0/0          |  ulogic/SWCLKTCK  |         202/0/0/0         
RUN-1001 : -------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model CortexM3.
RUN-1001 : There are total 37702 instances
RUN-0007 : 16529 luts, 5452 seqs, 10240 mslices, 3485 lslices, 35 pads, 0 brams, 3 dsps
RUN-1001 : There are total 52800 nets
RUN-1001 : 27554 nets have 2 pins
RUN-1001 : 7295 nets have [3 - 5] pins
RUN-1001 : 16387 nets have [6 - 10] pins
RUN-1001 : 770 nets have [11 - 20] pins
RUN-1001 : 709 nets have [21 - 99] pins
RUN-1001 : 85 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     679     
RUN-1001 :   No   |  No   |  Yes  |    2081     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |    1577     
RUN-1001 :   Yes  |  No   |  Yes  |    1115     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  164  |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 171
PHY-3001 : Initial placement ...
PHY-3001 : design contains 37700 instances, 16529 luts, 5452 seqs, 13725 slices, 1983 macros(15679 instances: 10240 mslices 3485 lslices)
PHY-3001 : Huge net DTCM/addr_q1[5] with 2049 pins
PHY-3001 : Huge net DTCM/addr_q1[4] with 2049 pins
PHY-3001 : Huge net DTCM/addr_q1[3] with 2049 pins
PHY-3001 : Huge net DTCM/addr_q1[2] with 2049 pins
PHY-3001 : Huge net DTCM/addr_q1[1] with 2049 pins
PHY-3001 : Huge net DTCM/addr_q1[0] with 2049 pins
PHY-3001 : Huge net ITCM/ADDR[5] with 1026 pins
PHY-3001 : Huge net ITCM/ADDR[4] with 1026 pins
PHY-3001 : Huge net ITCM/ADDR[3] with 1026 pins
PHY-3001 : Huge net ITCM/ADDR[2] with 1026 pins
PHY-3001 : Huge net ITCM/ADDR[1] with 1026 pins
PHY-3001 : Huge net ITCM/ADDR[0] with 1026 pins
PHY-3001 : Huge net ITCM/addr_q1[7] with 2049 pins
PHY-3001 : Huge net ITCM/addr_q1[6] with 2049 pins
PHY-3001 : Huge net ITCM/addr_q1[5] with 8193 pins
PHY-3001 : Huge net ITCM/addr_q1[4] with 8193 pins
PHY-3001 : Huge net ITCM/addr_q1[3] with 8193 pins
PHY-3001 : Huge net ITCM/addr_q1[2] with 8193 pins
PHY-3001 : Huge net ITCM/addr_q1[1] with 8193 pins
PHY-3001 : Huge net ITCM/addr_q1[0] with 8193 pins
PHY-3001 : Huge net ulogic/H8bdt6 with 1725 pins
PHY-0007 : Cell area utilization is 66%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 246080, tnet num: 40434, tinst num: 37705, tnode num: 276948, tedge num: 416255.
TMR-2508 : Levelizing timing graph completed, there are 209 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  7.200650s wall, 7.062500s user + 0.125000s system = 7.187500s CPU (99.8%)

RUN-1004 : used memory is 1705 MB, reserved memory is 1757 MB, peak memory is 1715 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 40434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : tot_pins 216420 tot_hfn_pins 89188 perc. 41 tot_hhfn_pins 73431 perc. 33
PHY-3001 : End timing update;  8.410161s wall, 8.281250s user + 0.125000s system = 8.406250s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 4.01625e+07
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 37700.
PHY-3001 : Level 1 #clusters 3770.
PHY-3001 : End clustering;  0.510847s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (116.2%)

PHY-3001 : Run with size of 5
PHY-3001 : Cell area utilization is 66%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.02891e+07, overlap = 1323.06
PHY-3002 : Step(2): len = 7.39064e+06, overlap = 1782.03
PHY-3002 : Step(3): len = 5.20951e+06, overlap = 2053
PHY-3002 : Step(4): len = 4.07158e+06, overlap = 2175.22
PHY-3002 : Step(5): len = 2.74837e+06, overlap = 2392.16
PHY-3002 : Step(6): len = 2.08784e+06, overlap = 2496.56
PHY-3002 : Step(7): len = 1.59075e+06, overlap = 2550.78
PHY-3002 : Step(8): len = 1.2739e+06, overlap = 2589.22
PHY-3002 : Step(9): len = 983181, overlap = 2617.72
PHY-3002 : Step(10): len = 802796, overlap = 2629.53
PHY-3002 : Step(11): len = 665925, overlap = 2655.53
PHY-3002 : Step(12): len = 564280, overlap = 2669.16
PHY-3002 : Step(13): len = 506912, overlap = 2672.22
PHY-3002 : Step(14): len = 472066, overlap = 2698.62
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.44115e-08
PHY-3002 : Step(15): len = 503295, overlap = 2686.5
PHY-3002 : Step(16): len = 693973, overlap = 2688.31
PHY-3002 : Step(17): len = 727877, overlap = 2634.31
PHY-3002 : Step(18): len = 795184, overlap = 2569.78
PHY-3002 : Step(19): len = 691657, overlap = 2543.59
PHY-3002 : Step(20): len = 685550, overlap = 2523.09
PHY-3002 : Step(21): len = 618938, overlap = 2520.12
PHY-3002 : Step(22): len = 615511, overlap = 2516.72
PHY-3002 : Step(23): len = 572145, overlap = 2505.59
PHY-3002 : Step(24): len = 570058, overlap = 2507.88
PHY-3002 : Step(25): len = 546685, overlap = 2546.44
PHY-3002 : Step(26): len = 549940, overlap = 2554.69
PHY-3002 : Step(27): len = 528347, overlap = 2552.44
PHY-3002 : Step(28): len = 533096, overlap = 2570.97
PHY-3002 : Step(29): len = 513565, overlap = 2570.5
PHY-3002 : Step(30): len = 514732, overlap = 2577.41
PHY-3002 : Step(31): len = 497979, overlap = 2586.84
PHY-3002 : Step(32): len = 500631, overlap = 2603.62
PHY-3002 : Step(33): len = 479866, overlap = 2613.03
PHY-3002 : Step(34): len = 482440, overlap = 2616.28
PHY-3002 : Step(35): len = 468289, overlap = 2614.28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.8823e-08
PHY-3002 : Step(36): len = 523500, overlap = 2610.22
PHY-3002 : Step(37): len = 598343, overlap = 2571.28
PHY-3002 : Step(38): len = 591159, overlap = 2551.28
PHY-3002 : Step(39): len = 612409, overlap = 2532.09
PHY-3002 : Step(40): len = 600542, overlap = 2458.22
PHY-3002 : Step(41): len = 609803, overlap = 2434.75
PHY-3002 : Step(42): len = 594948, overlap = 2419.06
PHY-3002 : Step(43): len = 594982, overlap = 2395.03
PHY-3002 : Step(44): len = 579883, overlap = 2397.16
PHY-3002 : Step(45): len = 587826, overlap = 2411.47
PHY-3002 : Step(46): len = 578379, overlap = 2414.91
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.7646e-08
PHY-3002 : Step(47): len = 655426, overlap = 2396.56
PHY-3002 : Step(48): len = 756383, overlap = 2383.59
PHY-3002 : Step(49): len = 763621, overlap = 2398.75
PHY-3002 : Step(50): len = 782769, overlap = 2382.09
PHY-3002 : Step(51): len = 761757, overlap = 2369
PHY-3002 : Step(52): len = 770050, overlap = 2350.53
PHY-3002 : Step(53): len = 751464, overlap = 2362.12
PHY-3002 : Step(54): len = 750518, overlap = 2353.19
PHY-3002 : Step(55): len = 743495, overlap = 2346.78
PHY-3002 : Step(56): len = 745922, overlap = 2344.69
PHY-3002 : Step(57): len = 742334, overlap = 2347.31
PHY-3002 : Step(58): len = 738503, overlap = 2338.97
PHY-3002 : Step(59): len = 742580, overlap = 2329.06
PHY-3002 : Step(60): len = 746526, overlap = 2314.91
PHY-3002 : Step(61): len = 739799, overlap = 2317.53
PHY-3002 : Step(62): len = 740424, overlap = 2316.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.95292e-07
PHY-3002 : Step(63): len = 827347, overlap = 2274.47
PHY-3002 : Step(64): len = 936553, overlap = 2232.69
PHY-3002 : Step(65): len = 958960, overlap = 2138.38
PHY-3002 : Step(66): len = 979793, overlap = 2063.56
PHY-3002 : Step(67): len = 966283, overlap = 2034.62
PHY-3002 : Step(68): len = 976490, overlap = 2051.12
PHY-3002 : Step(69): len = 950316, overlap = 2063.5
PHY-3002 : Step(70): len = 949899, overlap = 2030.25
PHY-3002 : Step(71): len = 947551, overlap = 1980.12
PHY-3002 : Step(72): len = 953944, overlap = 1963.56
PHY-3002 : Step(73): len = 932225, overlap = 1970.62
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.90584e-07
PHY-3002 : Step(74): len = 1.07401e+06, overlap = 1894.28
PHY-3002 : Step(75): len = 1.20079e+06, overlap = 1769.03
PHY-3002 : Step(76): len = 1.24246e+06, overlap = 1756.91
PHY-3002 : Step(77): len = 1.26362e+06, overlap = 1687.41
PHY-3002 : Step(78): len = 1.24929e+06, overlap = 1660.19
PHY-3002 : Step(79): len = 1.24884e+06, overlap = 1600.44
PHY-3002 : Step(80): len = 1.22239e+06, overlap = 1578.09
PHY-3002 : Step(81): len = 1.21154e+06, overlap = 1583
PHY-3002 : Step(82): len = 1.19439e+06, overlap = 1577.84
PHY-3002 : Step(83): len = 1.19542e+06, overlap = 1546.59
PHY-3002 : Step(84): len = 1.18345e+06, overlap = 1559.56
PHY-3002 : Step(85): len = 1.18348e+06, overlap = 1539.97
PHY-3002 : Step(86): len = 1.17544e+06, overlap = 1523.72
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.81168e-07
PHY-3002 : Step(87): len = 1.31794e+06, overlap = 1522.72
PHY-3002 : Step(88): len = 1.41454e+06, overlap = 1437.41
PHY-3002 : Step(89): len = 1.48342e+06, overlap = 1376.97
PHY-3002 : Step(90): len = 1.51485e+06, overlap = 1355.34
PHY-3002 : Step(91): len = 1.51785e+06, overlap = 1292.56
PHY-3002 : Step(92): len = 1.53609e+06, overlap = 1242.91
PHY-3002 : Step(93): len = 1.52282e+06, overlap = 1263.94
PHY-3002 : Step(94): len = 1.51637e+06, overlap = 1262.12
PHY-3002 : Step(95): len = 1.50664e+06, overlap = 1273.88
PHY-3002 : Step(96): len = 1.49755e+06, overlap = 1289.53
PHY-3002 : Step(97): len = 1.49489e+06, overlap = 1254.5
PHY-3002 : Step(98): len = 1.49231e+06, overlap = 1234
PHY-3002 : Step(99): len = 1.4872e+06, overlap = 1200.22
PHY-3002 : Step(100): len = 1.48613e+06, overlap = 1212.84
PHY-3002 : Step(101): len = 1.48102e+06, overlap = 1184.28
PHY-3002 : Step(102): len = 1.48251e+06, overlap = 1177.84
PHY-3002 : Step(103): len = 1.48299e+06, overlap = 1215.59
PHY-3002 : Step(104): len = 1.48092e+06, overlap = 1241.38
PHY-3002 : Step(105): len = 1.47845e+06, overlap = 1280.62
PHY-3002 : Step(106): len = 1.47755e+06, overlap = 1320.94
PHY-3002 : Step(107): len = 1.47393e+06, overlap = 1322.38
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.56234e-06
PHY-3002 : Step(108): len = 1.60221e+06, overlap = 1240.62
PHY-3002 : Step(109): len = 1.68569e+06, overlap = 1204.03
PHY-3002 : Step(110): len = 1.73575e+06, overlap = 1131.28
PHY-3002 : Step(111): len = 1.75267e+06, overlap = 1130.22
PHY-3002 : Step(112): len = 1.7529e+06, overlap = 1134.12
PHY-3002 : Step(113): len = 1.7678e+06, overlap = 1110.25
PHY-3002 : Step(114): len = 1.73792e+06, overlap = 1140.75
PHY-3002 : Step(115): len = 1.73777e+06, overlap = 1120.12
PHY-3002 : Step(116): len = 1.72527e+06, overlap = 1097.09
PHY-3002 : Step(117): len = 1.73518e+06, overlap = 1080.41
PHY-3002 : Step(118): len = 1.72398e+06, overlap = 1080.41
PHY-3002 : Step(119): len = 1.73024e+06, overlap = 1117.38
PHY-3002 : Step(120): len = 1.73668e+06, overlap = 1150.31
PHY-3002 : Step(121): len = 1.74925e+06, overlap = 1120.88
PHY-3002 : Step(122): len = 1.73689e+06, overlap = 1106.84
PHY-3002 : Step(123): len = 1.74988e+06, overlap = 1114.47
PHY-3002 : Step(124): len = 1.74376e+06, overlap = 1145.88
PHY-3002 : Step(125): len = 1.75062e+06, overlap = 1173.94
PHY-3002 : Step(126): len = 1.73636e+06, overlap = 1183.41
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.12467e-06
PHY-3002 : Step(127): len = 1.84381e+06, overlap = 1112.31
PHY-3002 : Step(128): len = 1.90833e+06, overlap = 994.438
PHY-3002 : Step(129): len = 1.93981e+06, overlap = 955.938
PHY-3002 : Step(130): len = 1.96931e+06, overlap = 955.125
PHY-3002 : Step(131): len = 1.97714e+06, overlap = 950.719
PHY-3002 : Step(132): len = 1.99118e+06, overlap = 926.094
PHY-3002 : Step(133): len = 1.97623e+06, overlap = 936.531
PHY-3002 : Step(134): len = 1.98182e+06, overlap = 942.562
PHY-3002 : Step(135): len = 1.97949e+06, overlap = 926.844
PHY-3002 : Step(136): len = 1.98619e+06, overlap = 893
PHY-3002 : Step(137): len = 1.98187e+06, overlap = 918.469
PHY-3002 : Step(138): len = 1.98398e+06, overlap = 926.062
PHY-3002 : Step(139): len = 1.98648e+06, overlap = 920.344
PHY-3002 : Step(140): len = 1.98745e+06, overlap = 933.375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 6.24934e-06
PHY-3002 : Step(141): len = 2.05698e+06, overlap = 877.25
PHY-3002 : Step(142): len = 2.12341e+06, overlap = 853.469
PHY-3002 : Step(143): len = 2.14893e+06, overlap = 842.031
PHY-3002 : Step(144): len = 2.1603e+06, overlap = 822.406
PHY-3002 : Step(145): len = 2.16947e+06, overlap = 819.219
PHY-3002 : Step(146): len = 2.1817e+06, overlap = 820.25
PHY-3002 : Step(147): len = 2.17454e+06, overlap = 822.969
PHY-3002 : Step(148): len = 2.17282e+06, overlap = 833.875
PHY-3002 : Step(149): len = 2.17111e+06, overlap = 836.062
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 1.24987e-05
PHY-3002 : Step(150): len = 2.22393e+06, overlap = 783.281
PHY-3002 : Step(151): len = 2.27573e+06, overlap = 768.531
PHY-3002 : Step(152): len = 2.29441e+06, overlap = 770.188
PHY-3002 : Step(153): len = 2.30642e+06, overlap = 760.312
PHY-3002 : Step(154): len = 2.33719e+06, overlap = 749.406
PHY-3002 : Step(155): len = 2.36787e+06, overlap = 701.094
PHY-3002 : Step(156): len = 2.37406e+06, overlap = 702.25
PHY-3002 : Step(157): len = 2.38714e+06, overlap = 699.062
PHY-3002 : Step(158): len = 2.40409e+06, overlap = 695.656
PHY-3002 : Step(159): len = 2.41346e+06, overlap = 674.25
PHY-3002 : Step(160): len = 2.41067e+06, overlap = 653.531
PHY-3002 : Step(161): len = 2.41257e+06, overlap = 649.594
PHY-3002 : Step(162): len = 2.41337e+06, overlap = 642.312
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 2.49974e-05
PHY-3002 : Step(163): len = 2.4553e+06, overlap = 632.531
PHY-3002 : Step(164): len = 2.52906e+06, overlap = 586.156
PHY-3002 : Step(165): len = 2.56206e+06, overlap = 597.562
PHY-3002 : Step(166): len = 2.5874e+06, overlap = 583.938
PHY-3002 : Step(167): len = 2.62143e+06, overlap = 547.062
PHY-3002 : Step(168): len = 2.65348e+06, overlap = 551.875
PHY-3002 : Step(169): len = 2.66025e+06, overlap = 548.844
PHY-3002 : Step(170): len = 2.67123e+06, overlap = 547.625
PHY-3002 : Step(171): len = 2.68468e+06, overlap = 543.75
PHY-3002 : Step(172): len = 2.69529e+06, overlap = 528.594
PHY-3002 : Step(173): len = 2.69454e+06, overlap = 539.031
PHY-3002 : Step(174): len = 2.69433e+06, overlap = 553.219
PHY-3002 : Step(175): len = 2.69854e+06, overlap = 564.688
PHY-3002 : Step(176): len = 2.70434e+06, overlap = 575.438
PHY-3002 : Step(177): len = 2.70479e+06, overlap = 587.406
PHY-3002 : Step(178): len = 2.70671e+06, overlap = 585.594
PHY-3002 : Step(179): len = 2.71221e+06, overlap = 591.219
PHY-3002 : Step(180): len = 2.71419e+06, overlap = 591.219
PHY-3002 : Step(181): len = 2.71214e+06, overlap = 591.031
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 4.54366e-05
PHY-3002 : Step(182): len = 2.74404e+06, overlap = 594.906
PHY-3002 : Step(183): len = 2.8133e+06, overlap = 559.219
PHY-3002 : Step(184): len = 2.83749e+06, overlap = 551.062
PHY-3002 : Step(185): len = 2.86147e+06, overlap = 535.875
PHY-3002 : Step(186): len = 2.88963e+06, overlap = 538.25
PHY-3002 : Step(187): len = 2.91542e+06, overlap = 550.219
PHY-3002 : Step(188): len = 2.92218e+06, overlap = 559
PHY-3002 : Step(189): len = 2.92732e+06, overlap = 563.281
PHY-3002 : Step(190): len = 2.93995e+06, overlap = 547.688
PHY-3002 : Step(191): len = 2.95652e+06, overlap = 527.969
PHY-3002 : Step(192): len = 2.96428e+06, overlap = 520.719
PHY-3002 : Step(193): len = 2.9736e+06, overlap = 529.25
PHY-3002 : Step(194): len = 2.9892e+06, overlap = 514.438
PHY-3002 : Step(195): len = 3.00652e+06, overlap = 497.25
PHY-3002 : Step(196): len = 3.01492e+06, overlap = 499
PHY-3002 : Step(197): len = 3.02282e+06, overlap = 491.719
PHY-3002 : Step(198): len = 3.03289e+06, overlap = 498.156
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021445s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.9%)

PHY-3001 : Run with size of 5
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/52800.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3.93304e+06, over cnt = 4810(3%), over = 36971, worst = 117
PHY-1001 : End global iterations;  3.058866s wall, 7.875000s user + 0.062500s system = 7.937500s CPU (259.5%)

PHY-1001 : Congestion index: top1 = 223.69, top5 = 149.81, top10 = 114.25, top15 = 93.11.
PHY-3001 : End congestion estimation;  5.267840s wall, 10.015625s user + 0.109375s system = 10.125000s CPU (192.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 40434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.075587s wall, 3.031250s user + 0.000000s system = 3.031250s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.2857e-06
PHY-3002 : Step(199): len = 2.98139e+06, overlap = 507.344
PHY-3002 : Step(200): len = 2.97069e+06, overlap = 555.719
PHY-3002 : Step(201): len = 2.86645e+06, overlap = 594.469
PHY-3002 : Step(202): len = 2.71261e+06, overlap = 570.094
PHY-3002 : Step(203): len = 2.6109e+06, overlap = 541.531
PHY-3002 : Step(204): len = 2.56437e+06, overlap = 564.781
PHY-3002 : Step(205): len = 2.50333e+06, overlap = 553.875
PHY-3002 : Step(206): len = 2.47706e+06, overlap = 551.219
PHY-3002 : Step(207): len = 2.45191e+06, overlap = 556.031
PHY-3002 : Step(208): len = 2.44495e+06, overlap = 557.344
PHY-3002 : Step(209): len = 2.41355e+06, overlap = 567.625
PHY-3002 : Step(210): len = 2.40393e+06, overlap = 561.094
PHY-3002 : Step(211): len = 2.3633e+06, overlap = 578.406
PHY-3002 : Step(212): len = 2.35923e+06, overlap = 578.469
PHY-3002 : Step(213): len = 2.35422e+06, overlap = 582.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.65714e-05
PHY-3002 : Step(214): len = 2.40965e+06, overlap = 565.438
PHY-3002 : Step(215): len = 2.47917e+06, overlap = 574.312
PHY-3002 : Step(216): len = 2.51827e+06, overlap = 580.562
PHY-3002 : Step(217): len = 2.52521e+06, overlap = 572.75
PHY-3002 : Step(218): len = 2.50027e+06, overlap = 568.531
PHY-3002 : Step(219): len = 2.48916e+06, overlap = 581.844
PHY-3002 : Step(220): len = 2.48265e+06, overlap = 590.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.09536e-05
PHY-3002 : Step(221): len = 2.54451e+06, overlap = 563
PHY-3002 : Step(222): len = 2.57979e+06, overlap = 569.406
PHY-3002 : Step(223): len = 2.63077e+06, overlap = 572.969
PHY-3002 : Step(224): len = 2.67076e+06, overlap = 565
PHY-3002 : Step(225): len = 2.69375e+06, overlap = 555.906
PHY-3002 : Step(226): len = 2.70399e+06, overlap = 567.719
PHY-3002 : Step(227): len = 2.70294e+06, overlap = 554.656
PHY-3002 : Step(228): len = 2.70373e+06, overlap = 549.812
PHY-3002 : Step(229): len = 2.70536e+06, overlap = 549.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.64841e-05
PHY-3002 : Step(230): len = 2.755e+06, overlap = 538.656
PHY-3002 : Step(231): len = 2.81039e+06, overlap = 542.719
PHY-3002 : Step(232): len = 2.90108e+06, overlap = 538.188
PHY-3002 : Step(233): len = 2.95899e+06, overlap = 542.344
PHY-3002 : Step(234): len = 3.03249e+06, overlap = 539.312
PHY-3002 : Step(235): len = 3.06825e+06, overlap = 536.656
PHY-3002 : Step(236): len = 3.0759e+06, overlap = 541.438
PHY-3002 : Step(237): len = 3.07181e+06, overlap = 540.469
PHY-3002 : Step(238): len = 3.06844e+06, overlap = 537.188
PHY-3002 : Step(239): len = 3.06609e+06, overlap = 536.438
PHY-3002 : Step(240): len = 3.07182e+06, overlap = 539.938
PHY-3002 : Step(241): len = 3.07903e+06, overlap = 544.188
PHY-3002 : Step(242): len = 3.09182e+06, overlap = 551.219
PHY-3002 : Step(243): len = 3.09923e+06, overlap = 554.531
PHY-3002 : Step(244): len = 3.10834e+06, overlap = 556.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.54604e-05
PHY-3002 : Step(245): len = 3.12331e+06, overlap = 554
PHY-3002 : Step(246): len = 3.21387e+06, overlap = 546.469
PHY-3002 : Step(247): len = 3.24646e+06, overlap = 546.656
PHY-3002 : Step(248): len = 3.28958e+06, overlap = 548.156
PHY-3002 : Step(249): len = 3.31839e+06, overlap = 532.125
PHY-3002 : Step(250): len = 3.33797e+06, overlap = 527.906
PHY-3002 : Step(251): len = 3.35096e+06, overlap = 523.219
OPT-1001 : Total overflow 2157.06 peak overflow 21.31
PHY-3001 : Spreading for sector grids.
PHY-3001 : End spreading;  0.248401s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (270.5%)

OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 2157.06 peak overflow 21.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 40434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  3.141733s wall, 3.140625s user + 0.000000s system = 3.140625s CPU (100.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  4.915329s wall, 4.890625s user + 0.015625s system = 4.906250s CPU (99.8%)

OPT-1001 : Current memory(MB): used = 1876, reserve = 1932, peak = 1890.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11/52800.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4.57262e+06, over cnt = 5579(4%), over = 19064, worst = 23
PHY-1002 : len = 4.82299e+06, over cnt = 4973(3%), over = 13514, worst = 23
PHY-1002 : len = 5.0819e+06, over cnt = 3485(2%), over = 8828, worst = 22
PHY-1002 : len = 5.32677e+06, over cnt = 2415(1%), over = 5257, worst = 22
PHY-1002 : len = 5.42912e+06, over cnt = 2022(1%), over = 4058, worst = 10
PHY-1001 : End global iterations;  53.266209s wall, 86.968750s user + 0.328125s system = 87.296875s CPU (163.9%)

PHY-1001 : Congestion index: top1 = 195.21, top5 = 131.52, top10 = 105.55, top15 = 91.33.
OPT-1001 : End congestion update;  54.400813s wall, 88.093750s user + 0.328125s system = 88.421875s CPU (162.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 40434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  3.258563s wall, 3.265625s user + 0.000000s system = 3.265625s CPU (100.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  57.659971s wall, 91.359375s user + 0.328125s system = 91.687500s CPU (159.0%)

OPT-1001 : Current memory(MB): used = 1875, reserve = 1932, peak = 1890.
OPT-1001 : End physical optimization;  62.709921s wall, 96.812500s user + 0.375000s system = 97.187500s CPU (155.0%)

PHY-3001 : Start packing ...
SYN-4011 : Packing model "CortexM3" (AL_USER_NORMAL) with 21894/37615 primitive instances ...
SYN-1032 : 50041/2759 useful/useless nets, 27579/0 useful/useless insts
PHY-3001 : End packing;  8.564838s wall, 8.437500s user + 0.000000s system = 8.437500s CPU (98.5%)

PHY-1001 : Populate physical database on model CortexM3.
RUN-1001 : There are total 27579 instances
RUN-1001 : 10240 mslices, 15343 lslices, 35 pads, 0 brams, 3 dsps
RUN-1001 : There are total 50041 nets
RUN-1001 : 25187 nets have 2 pins
RUN-1001 : 7050 nets have [3 - 5] pins
RUN-1001 : 16391 nets have [6 - 10] pins
RUN-1001 : 727 nets have [11 - 20] pins
RUN-1001 : 603 nets have [21 - 99] pins
RUN-1001 : 83 nets have 100+ pins
PHY-3001 : design contains 27577 instances, 25583 slices, 1983 macros(15679 instances: 10240 mslices 3485 lslices)
PHY-3001 : Huge net DTCM/addr_q1[5] with 2049 pins
PHY-3001 : Huge net DTCM/addr_q1[4] with 2049 pins
PHY-3001 : Huge net DTCM/addr_q1[3] with 2049 pins
PHY-3001 : Huge net DTCM/addr_q1[2] with 2049 pins
PHY-3001 : Huge net DTCM/addr_q1[1] with 2049 pins
PHY-3001 : Huge net DTCM/addr_q1[0] with 2049 pins
PHY-3001 : Huge net ITCM/ADDR[5] with 1026 pins
PHY-3001 : Huge net ITCM/ADDR[4] with 1026 pins
PHY-3001 : Huge net ITCM/ADDR[3] with 1026 pins
PHY-3001 : Huge net ITCM/ADDR[2] with 1026 pins
PHY-3001 : Huge net ITCM/ADDR[1] with 1026 pins
PHY-3001 : Huge net ITCM/ADDR[0] with 1026 pins
PHY-3001 : Huge net ITCM/addr_q1[7] with 2049 pins
PHY-3001 : Huge net ITCM/addr_q1[6] with 2049 pins
PHY-3001 : Huge net ITCM/addr_q1[5] with 8193 pins
PHY-3001 : Huge net ITCM/addr_q1[4] with 8193 pins
PHY-3001 : Huge net ITCM/addr_q1[3] with 8193 pins
PHY-3001 : Huge net ITCM/addr_q1[2] with 8193 pins
PHY-3001 : Huge net ITCM/addr_q1[1] with 8193 pins
PHY-3001 : Huge net ITCM/addr_q1[0] with 8193 pins
PHY-3001 : Huge net ulogic/H8bdt6 with 1271 pins
PHY-3001 : Cell area utilization is 68%
PHY-3001 : After packing: Len = 3.32115e+06, Over = 1169.62
PHY-3001 : Run with size of 5
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 22494/50041.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5.2509e+06, over cnt = 3730(2%), over = 7313, worst = 13
PHY-1002 : len = 5.24114e+06, over cnt = 3172(2%), over = 5973, worst = 12
PHY-1002 : len = 5.29326e+06, over cnt = 2287(1%), over = 4377, worst = 10
PHY-1002 : len = 5.34027e+06, over cnt = 1907(1%), over = 3657, worst = 10
PHY-1002 : len = 5.3679e+06, over cnt = 1839(1%), over = 3451, worst = 10
PHY-1001 : End global iterations;  31.072637s wall, 45.234375s user + 0.187500s system = 45.421875s CPU (146.2%)

PHY-1001 : Congestion index: top1 = 189.32, top5 = 127.58, top10 = 102.28, top15 = 88.77.
PHY-3001 : End congestion estimation;  32.781395s wall, 46.921875s user + 0.203125s system = 47.125000s CPU (143.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 232486, tnet num: 37675, tinst num: 27582, tnode num: 260701, tedge num: 403207.
TMR-2508 : Levelizing timing graph completed, there are 207 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  15.393117s wall, 15.140625s user + 0.171875s system = 15.312500s CPU (99.5%)

RUN-1004 : used memory is 2016 MB, reserved memory is 2085 MB, peak memory is 2032 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 37675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  17.569268s wall, 17.312500s user + 0.187500s system = 17.500000s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.28829e-06
PHY-3002 : Step(252): len = 2.9214e+06, overlap = 1142.25
PHY-3002 : Step(253): len = 2.85836e+06, overlap = 1192
PHY-3002 : Step(254): len = 2.72177e+06, overlap = 1198.88
PHY-3002 : Step(255): len = 2.72671e+06, overlap = 1159
PHY-3002 : Step(256): len = 2.6694e+06, overlap = 1151.62
PHY-3002 : Step(257): len = 2.63799e+06, overlap = 1168.5
PHY-3002 : Step(258): len = 2.59016e+06, overlap = 1182.12
PHY-3002 : Step(259): len = 2.53717e+06, overlap = 1203
PHY-3002 : Step(260): len = 2.53752e+06, overlap = 1202.25
PHY-3002 : Step(261): len = 2.50854e+06, overlap = 1209.38
PHY-3002 : Step(262): len = 2.50984e+06, overlap = 1195.88
PHY-3002 : Step(263): len = 2.49535e+06, overlap = 1221.88
PHY-3002 : Step(264): len = 2.45463e+06, overlap = 1218.62
PHY-3002 : Step(265): len = 2.44629e+06, overlap = 1224.38
PHY-3002 : Step(266): len = 2.42494e+06, overlap = 1258.75
PHY-3002 : Step(267): len = 2.40531e+06, overlap = 1321.5
PHY-3002 : Step(268): len = 2.40336e+06, overlap = 1336.62
PHY-3002 : Step(269): len = 2.38626e+06, overlap = 1334.5
PHY-3002 : Step(270): len = 2.39004e+06, overlap = 1337.25
PHY-3002 : Step(271): len = 2.38973e+06, overlap = 1325.62
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.57658e-06
PHY-3002 : Step(272): len = 2.45142e+06, overlap = 1294.62
PHY-3002 : Step(273): len = 2.47245e+06, overlap = 1285
PHY-3002 : Step(274): len = 2.53286e+06, overlap = 1238
PHY-3002 : Step(275): len = 2.55693e+06, overlap = 1229.5
PHY-3002 : Step(276): len = 2.52165e+06, overlap = 1234
PHY-3002 : Step(277): len = 2.51653e+06, overlap = 1245.88
PHY-3002 : Step(278): len = 2.49569e+06, overlap = 1255.12
PHY-3002 : Step(279): len = 2.49895e+06, overlap = 1263.62
PHY-3002 : Step(280): len = 2.50836e+06, overlap = 1278.25
PHY-3002 : Step(281): len = 2.52678e+06, overlap = 1301.25
PHY-3002 : Step(282): len = 2.54183e+06, overlap = 1307.12
PHY-3002 : Step(283): len = 2.5409e+06, overlap = 1285.12
PHY-3002 : Step(284): len = 2.54196e+06, overlap = 1302.88
PHY-3002 : Step(285): len = 2.52399e+06, overlap = 1298.62
PHY-3002 : Step(286): len = 2.52253e+06, overlap = 1288.75
PHY-3002 : Step(287): len = 2.51382e+06, overlap = 1286.38
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.15316e-06
PHY-3002 : Step(288): len = 2.60227e+06, overlap = 1279
PHY-3002 : Step(289): len = 2.66475e+06, overlap = 1255.12
PHY-3002 : Step(290): len = 2.72033e+06, overlap = 1255.25
PHY-3002 : Step(291): len = 2.71849e+06, overlap = 1245.88
PHY-3002 : Step(292): len = 2.7084e+06, overlap = 1236.25
PHY-3002 : Step(293): len = 2.7e+06, overlap = 1248.62
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.48098e-05
PHY-3002 : Step(294): len = 2.73829e+06, overlap = 1219.12
PHY-3002 : Step(295): len = 2.7913e+06, overlap = 1209.12
PHY-3002 : Step(296): len = 2.84486e+06, overlap = 1186.88
PHY-3002 : Step(297): len = 2.92975e+06, overlap = 1155.75
PHY-3002 : Step(298): len = 2.95856e+06, overlap = 1140.75
PHY-3002 : Step(299): len = 2.9638e+06, overlap = 1114
PHY-3002 : Step(300): len = 2.9565e+06, overlap = 1094.5
PHY-3002 : Step(301): len = 2.93938e+06, overlap = 1093.12
PHY-3002 : Step(302): len = 2.93248e+06, overlap = 1117.88
PHY-3002 : Step(303): len = 2.93935e+06, overlap = 1117
PHY-3002 : Step(304): len = 2.9478e+06, overlap = 1116.88
PHY-3002 : Step(305): len = 2.96779e+06, overlap = 1128.75
PHY-3002 : Step(306): len = 2.98564e+06, overlap = 1115.62
PHY-3002 : Step(307): len = 2.98328e+06, overlap = 1110.5
PHY-3002 : Step(308): len = 2.97855e+06, overlap = 1125.38
PHY-3002 : Step(309): len = 2.97724e+06, overlap = 1114.25
PHY-3002 : Step(310): len = 2.97349e+06, overlap = 1102.88
PHY-3002 : Step(311): len = 2.97008e+06, overlap = 1127.38
PHY-3002 : Step(312): len = 2.97379e+06, overlap = 1136.62
PHY-3002 : Step(313): len = 2.9835e+06, overlap = 1134.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.40679e-05
PHY-3002 : Step(314): len = 3.00969e+06, overlap = 1145.75
PHY-3002 : Step(315): len = 3.0387e+06, overlap = 1125.88
PHY-3002 : Step(316): len = 3.12242e+06, overlap = 1118.62
PHY-3002 : Step(317): len = 3.16261e+06, overlap = 1104.12
PHY-3002 : Step(318): len = 3.16057e+06, overlap = 1085.88
PHY-3002 : Step(319): len = 3.14622e+06, overlap = 1103.75
PHY-3002 : Step(320): len = 3.13843e+06, overlap = 1112.38
PHY-3002 : Step(321): len = 3.13174e+06, overlap = 1091.62
PHY-3002 : Step(322): len = 3.12858e+06, overlap = 1089.25
PHY-3002 : Step(323): len = 3.12953e+06, overlap = 1076.12
PHY-3002 : Step(324): len = 3.14259e+06, overlap = 1087.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.9021e-05
PHY-3002 : Step(325): len = 3.17472e+06, overlap = 1087.25
PHY-3002 : Step(326): len = 3.21416e+06, overlap = 1098.75
PHY-3002 : Step(327): len = 3.26816e+06, overlap = 1097.38
PHY-3002 : Step(328): len = 3.30444e+06, overlap = 1093.25
PHY-3002 : Step(329): len = 3.3153e+06, overlap = 1110.62
PHY-3002 : Step(330): len = 3.32103e+06, overlap = 1130.38
PHY-3002 : Step(331): len = 3.32267e+06, overlap = 1150.38
PHY-3002 : Step(332): len = 3.32153e+06, overlap = 1120.88
PHY-3002 : Step(333): len = 3.32149e+06, overlap = 1135.62
PHY-3002 : Step(334): len = 3.32505e+06, overlap = 1129.75
PHY-3002 : Step(335): len = 3.33166e+06, overlap = 1128
PHY-3002 : Step(336): len = 3.33559e+06, overlap = 1111.25
PHY-3002 : Step(337): len = 3.3409e+06, overlap = 1100.12
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.31359e-05
PHY-3002 : Step(338): len = 3.35167e+06, overlap = 1094.5
PHY-3002 : Step(339): len = 3.43931e+06, overlap = 1064.38
PHY-3002 : Step(340): len = 3.49136e+06, overlap = 1065.62
PHY-3002 : Step(341): len = 3.49939e+06, overlap = 1063.88
PHY-3002 : Step(342): len = 3.49958e+06, overlap = 1065.62
PHY-3002 : Step(343): len = 3.50106e+06, overlap = 1065.12
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000102154
PHY-3002 : Step(344): len = 3.51129e+06, overlap = 1067.5
PHY-3002 : Step(345): len = 3.55551e+06, overlap = 1036.75
PHY-3002 : Step(346): len = 3.57809e+06, overlap = 1037.38
PHY-3002 : Step(347): len = 3.59635e+06, overlap = 1037.25
PHY-3002 : Step(348): len = 3.60896e+06, overlap = 1045.12
PHY-3002 : Step(349): len = 3.62899e+06, overlap = 1039
PHY-3002 : Step(350): len = 3.6421e+06, overlap = 1043.25
PHY-3002 : Step(351): len = 3.6566e+06, overlap = 1039.25
PHY-3002 : Step(352): len = 3.66665e+06, overlap = 1050.88
PHY-3002 : Step(353): len = 3.67947e+06, overlap = 1035.75
PHY-3002 : Step(354): len = 3.68828e+06, overlap = 1039.12
PHY-3002 : Step(355): len = 3.69949e+06, overlap = 1020.75
PHY-3002 : Step(356): len = 3.70738e+06, overlap = 1038.25
PHY-3002 : Step(357): len = 3.71758e+06, overlap = 1028
PHY-3002 : Step(358): len = 3.72439e+06, overlap = 1050.25
PHY-3002 : Step(359): len = 3.73315e+06, overlap = 1035.88
PHY-3002 : Step(360): len = 3.73915e+06, overlap = 1055
PHY-3002 : Step(361): len = 3.74617e+06, overlap = 1037.62
PHY-3002 : Step(362): len = 3.75091e+06, overlap = 1055.25
PHY-3002 : Step(363): len = 3.75666e+06, overlap = 1040.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000165285
PHY-3002 : Step(364): len = 3.7648e+06, overlap = 1039
PHY-3002 : Step(365): len = 3.78692e+06, overlap = 1041.62
PHY-3002 : Step(366): len = 3.79688e+06, overlap = 1046.38
PHY-3002 : Step(367): len = 3.81327e+06, overlap = 1036.75
PHY-3002 : Step(368): len = 3.8222e+06, overlap = 1041
PHY-3002 : Step(369): len = 3.83695e+06, overlap = 1019.88
PHY-3002 : Step(370): len = 3.84496e+06, overlap = 1036
PHY-3002 : Step(371): len = 3.8585e+06, overlap = 1012.12
PHY-3002 : Step(372): len = 3.866e+06, overlap = 1023.75
PHY-3002 : Step(373): len = 3.87868e+06, overlap = 1002.38
PHY-3002 : Step(374): len = 3.88574e+06, overlap = 1017.88
PHY-3002 : Step(375): len = 3.89756e+06, overlap = 999.5
PHY-3002 : Step(376): len = 3.90426e+06, overlap = 1011.12
PHY-3002 : Step(377): len = 3.91541e+06, overlap = 1000.75
PHY-3002 : Step(378): len = 3.92179e+06, overlap = 1015
PHY-3002 : Step(379): len = 3.93242e+06, overlap = 1001.12
PHY-3002 : Step(380): len = 3.9384e+06, overlap = 1012.88
PHY-3002 : Step(381): len = 3.94845e+06, overlap = 991.25
PHY-3002 : Step(382): len = 3.95422e+06, overlap = 994.125
PHY-3002 : Step(383): len = 3.96377e+06, overlap = 982.125
PHY-3002 : Step(384): len = 3.96929e+06, overlap = 992.5
PHY-3002 : Step(385): len = 3.97733e+06, overlap = 990.25
PHY-3002 : Step(386): len = 3.98171e+06, overlap = 998.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.473880s wall, 2.656250s user + 0.406250s system = 3.062500s CPU (123.8%)

PHY-3001 : Trial Legalized: Len = 5.1526e+06
PHY-3001 : Run with size of 5
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 32/50041.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6.6815e+06, over cnt = 8385(6%), over = 15895, worst = 11
PHY-1002 : len = 6.79693e+06, over cnt = 5301(4%), over = 8873, worst = 11
PHY-1002 : len = 6.90088e+06, over cnt = 2440(1%), over = 3953, worst = 11
PHY-1002 : len = 6.94955e+06, over cnt = 1070(0%), over = 1802, worst = 6
PHY-1002 : len = 6.97526e+06, over cnt = 433(0%), over = 710, worst = 6
PHY-1001 : End global iterations;  37.195102s wall, 70.281250s user + 0.562500s system = 70.843750s CPU (190.5%)

PHY-1001 : Congestion index: top1 = 94.73, top5 = 86.22, top10 = 80.95, top15 = 77.30.
PHY-3001 : End congestion estimation;  39.019601s wall, 72.109375s user + 0.562500s system = 72.671875s CPU (186.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 37675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.566979s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.77961e-06
PHY-3002 : Step(387): len = 4.65951e+06, overlap = 56.5
PHY-3002 : Step(388): len = 4.55597e+06, overlap = 106.125
PHY-3002 : Step(389): len = 4.4345e+06, overlap = 146.75
PHY-3002 : Step(390): len = 4.36698e+06, overlap = 160.625
PHY-3002 : Step(391): len = 4.32362e+06, overlap = 168.625
PHY-3002 : Step(392): len = 4.26891e+06, overlap = 180.5
PHY-3002 : Step(393): len = 4.24876e+06, overlap = 187
PHY-3002 : Step(394): len = 4.23076e+06, overlap = 197.625
PHY-3002 : Step(395): len = 4.20455e+06, overlap = 207
PHY-3002 : Step(396): len = 4.19529e+06, overlap = 215.125
PHY-3002 : Step(397): len = 4.19394e+06, overlap = 217.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.55923e-06
PHY-3002 : Step(398): len = 4.2333e+06, overlap = 209.125
PHY-3002 : Step(399): len = 4.25699e+06, overlap = 206.375
PHY-3002 : Step(400): len = 4.2852e+06, overlap = 203.125
PHY-3002 : Step(401): len = 4.27874e+06, overlap = 202.75
PHY-3002 : Step(402): len = 4.2804e+06, overlap = 200.75
PHY-3002 : Step(403): len = 4.28224e+06, overlap = 203.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.29057e-05
PHY-3002 : Step(404): len = 4.30376e+06, overlap = 204.875
PHY-3002 : Step(405): len = 4.32089e+06, overlap = 209.5
PHY-3002 : Step(406): len = 4.34245e+06, overlap = 216.75
PHY-3002 : Step(407): len = 4.34785e+06, overlap = 221
PHY-3002 : Step(408): len = 4.3487e+06, overlap = 217
PHY-3002 : Step(409): len = 4.35267e+06, overlap = 213.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.16976e-05
PHY-3002 : Step(410): len = 4.37088e+06, overlap = 213.75
PHY-3002 : Step(411): len = 4.3813e+06, overlap = 214.5
PHY-3002 : Step(412): len = 4.38455e+06, overlap = 210.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.510935s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (100.3%)

PHY-3001 : Legalized: Len = 4.73074e+06, Over = 0
PHY-3001 : Design contains 163 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 28 x 6 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 1021 overflows spread with total dist 19270 and max dist 104.
PHY-3001 : Iter 2: 4 overflows spread with total dist 60 and max dist 32.
PHY-3001 : total displace: 18470, max displace: 104.
PHY-3001 : End spreading;  1.565175s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (98.8%)

PHY-3001 : Final: Len = 4.75091e+06, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11231/50041.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6.29203e+06, over cnt = 7022(5%), over = 13102, worst = 8
PHY-1002 : len = 6.38277e+06, over cnt = 4523(3%), over = 7662, worst = 8
PHY-1002 : len = 6.48685e+06, over cnt = 1921(1%), over = 3152, worst = 8
PHY-1002 : len = 6.51298e+06, over cnt = 1231(0%), over = 2055, worst = 8
PHY-1002 : len = 6.5397e+06, over cnt = 430(0%), over = 694, worst = 7
PHY-1001 : End global iterations;  21.285161s wall, 44.265625s user + 0.171875s system = 44.437500s CPU (208.8%)

PHY-1001 : Congestion index: top1 = 91.22, top5 = 82.64, top10 = 77.86, top15 = 74.32.
PHY-1001 : End incremental global routing;  22.467870s wall, 45.453125s user + 0.171875s system = 45.625000s CPU (203.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 37675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  5.434842s wall, 5.437500s user + 0.000000s system = 5.437500s CPU (100.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  29.470766s wall, 52.453125s user + 0.171875s system = 52.625000s CPU (178.6%)

OPT-1001 : Current memory(MB): used = 2052, reserve = 2121, peak = 2063.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 30261/50041.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6.5397e+06, over cnt = 430(0%), over = 694, worst = 7
PHY-1002 : len = 6.54658e+06, over cnt = 277(0%), over = 326, worst = 4
PHY-1002 : len = 6.54973e+06, over cnt = 81(0%), over = 92, worst = 2
PHY-1002 : len = 6.55102e+06, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 6.55112e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.224856s wall, 2.515625s user + 0.015625s system = 2.531250s CPU (113.8%)

PHY-1001 : Congestion index: top1 = 91.18, top5 = 82.62, top10 = 77.84, top15 = 74.32.
OPT-1001 : End congestion update;  3.445052s wall, 3.750000s user + 0.015625s system = 3.765625s CPU (109.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 37675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.464322s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (99.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  4.909603s wall, 5.203125s user + 0.015625s system = 5.218750s CPU (106.3%)

OPT-1001 : Current memory(MB): used = 2052, reserve = 2121, peak = 2063.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 37675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.721367s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (100.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : Successfully optimized 0 instances
OPT-1001 : End pin optimization;  5.762481s wall, 5.718750s user + 0.000000s system = 5.718750s CPU (99.2%)

PHY-1001 : Beeline DP, 1485 out of 3913 (37.95)%; hop = 2241.
PHY-1001 : Beeline DP, 636 out of 2615 (24.32)%; hop = 962.
PHY-1001 : Beeline DP, 365 out of 2296 (15.90)%; hop = 552.
PHY-1001 : Beeline DP, 285 out of 2197 (12.97)%; hop = 427.
PHY-1001 : Beeline DP, 233 out of 2142 (10.88)%; hop = 349.
PHY-1001 : Beeline optimization intraPLB, 1937 1-hop(75.19%), 587 2-hop(22.79%), 36 3-hop( 1.40%), 16 others ( 0.62%)
PHY-1001 :  5.846355s wall, 5.828125s user + 0.000000s system = 5.828125s CPU (99.7%)

RUN-1001 : Beeline optimization outerPLB: 1-hop 2326, 2-hop 4024, 3-hop 2054, 4-hop 587, other 2050 
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 37675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.497694s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (100.2%)

OPT-1001 : Stop: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 25619/50041.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6.50806e+06, over cnt = 3286(2%), over = 4576, worst = 6
PHY-1002 : len = 6.53227e+06, over cnt = 1839(1%), over = 2374, worst = 5
PHY-1002 : len = 6.56453e+06, over cnt = 697(0%), over = 879, worst = 4
PHY-1002 : len = 6.58032e+06, over cnt = 134(0%), over = 167, worst = 3
PHY-1002 : len = 6.58301e+06, over cnt = 31(0%), over = 36, worst = 3
PHY-1001 : End global iterations;  6.153767s wall, 14.265625s user + 0.078125s system = 14.343750s CPU (233.1%)

PHY-1001 : Congestion index: top1 = 91.32, top5 = 82.43, top10 = 77.69, top15 = 74.20.
PHY-1001 : End incremental global routing;  7.657298s wall, 15.765625s user + 0.078125s system = 15.843750s CPU (206.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 37675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.892659s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (99.9%)

PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 28504/50041.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6.58301e+06, over cnt = 31(0%), over = 36, worst = 3
PHY-1002 : len = 6.58314e+06, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 6.5835e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 6.58365e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6.58374e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.778862s wall, 1.875000s user + 0.062500s system = 1.937500s CPU (108.9%)

PHY-1001 : Congestion index: top1 = 91.32, top5 = 82.41, top10 = 77.68, top15 = 74.19.
RUN-1001 : top one percent high-util tile is with util 86 and average util is 90.761194
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 37675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.499270s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (99.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   Local congestion issue exists, and most congested 1% tile average routing util is 90.761194
OPT-1002 :   please consider adjusting placer strategy to avoid the congestion issue
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  65.367715s wall, 97.109375s user + 0.328125s system = 97.437500s CPU (149.1%)

RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |    2256     
RUN-1001 :   Yes  |  No   |  Yes  |    3196     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  314  |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 331
PHY-1001 : Populate physical database on model CortexM3.
RUN-1003 : finish command "place" in  329.864848s wall, 573.593750s user + 14.281250s system = 587.875000s CPU (178.2%)

RUN-1004 : used memory is 1902 MB, reserved memory is 1992 MB, peak memory is 2063 MB
RUN-1002 : start command "export_db CortexM3_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM3_place.db" in  6.060885s wall, 10.343750s user + 0.031250s system = 10.375000s CPU (171.2%)

RUN-1004 : used memory is 1902 MB, reserved memory is 1992 MB, peak memory is 2063 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Populate physical database on model CortexM3.
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][31,39]; Utilization: 1 out of 12
RUN-1001 : -------------------------------------------------------------
RUN-1001 :   Bank  |  Leading Clock  |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    0    |   ulogic/HCLK   |        693         |                
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [32,0][55,39]; Utilization: 1 out of 12
RUN-1001 : -------------------------------------------------------------
RUN-1001 :   Bank  |  Leading Clock  |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    0    |   ulogic/HCLK   |        707         |                
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][31,79]; Utilization: 2 out of 12
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :   Bank  |   Leading Clock   |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :    0    |    ulogic/HCLK    |        626         |                
RUN-1001 :    1    |  ulogic/SWCLKTCK  |        118         |                
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [32,40][55,79]; Utilization: 2 out of 12
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :   Bank  |   Leading Clock   |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :    0    |    ulogic/HCLK    |        1230        |                
RUN-1001 :    1    |  ulogic/SWCLKTCK  |         4          |                
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][31,119]; Utilization: 2 out of 12
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :   Bank  |   Leading Clock   |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :    0    |    ulogic/HCLK    |        500         |                
RUN-1001 :    1    |  ulogic/SWCLKTCK  |         13         |                
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [32,80][55,119]; Utilization: 1 out of 12
RUN-1001 : -------------------------------------------------------------
RUN-1001 :   Bank  |  Leading Clock  |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    0    |   ulogic/HCLK   |        1046        |                
RUN-1001 : -------------------------------------------------------------
PHY-1001 : Populate physical database on model CortexM3.
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 28897 instances
RUN-1001 : 10240 mslices, 15343 lslices, 35 pads, 0 brams, 3 dsps
RUN-1001 : There are total 51358 nets
RUN-1001 : 26471 nets have 2 pins
RUN-1001 : 7069 nets have [3 - 5] pins
RUN-1001 : 16404 nets have [6 - 10] pins
RUN-1001 : 727 nets have [11 - 20] pins
RUN-1001 : 605 nets have [21 - 99] pins
RUN-1001 : 82 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 232486, tnet num: 37675, tinst num: 28900, tnode num: 260701, tedge num: 403207.
TMR-2508 : Levelizing timing graph completed, there are 207 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  10.782324s wall, 10.734375s user + 0.015625s system = 10.750000s CPU (99.7%)

RUN-1004 : used memory is 1928 MB, reserved memory is 2006 MB, peak memory is 2063 MB
PHY-1001 : 10240 mslices, 15343 lslices, 35 pads, 0 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 37675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6.24317e+06, over cnt = 7673(6%), over = 14343, worst = 10
PHY-1002 : len = 6.3432e+06, over cnt = 4800(3%), over = 8064, worst = 10
PHY-1002 : len = 6.45394e+06, over cnt = 1512(1%), over = 2425, worst = 8
PHY-1002 : len = 6.48685e+06, over cnt = 617(0%), over = 987, worst = 7
PHY-1002 : len = 6.50845e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  25.692573s wall, 54.484375s user + 0.281250s system = 54.765625s CPU (213.2%)

PHY-1001 : Congestion index: top1 = 90.22, top5 = 81.21, top10 = 76.37, top15 = 73.01.
PHY-1001 : End global routing;  27.030992s wall, 55.812500s user + 0.296875s system = 56.109375s CPU (207.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 1999, reserve = 2074, peak = 2063.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
RUN-1001 : Constructing routing connections.
PHY-1001 : Generate nets ...
PHY-5019 WARNING: Clock net SWCLK_dup_1 is not driven by clock-capable pad SWCLK_syn_2(B17), will suffer from clock performance degradation.
PHY-1001 : Current memory(MB): used = 2808, reserve = 2880, peak = 2808.
PHY-1001 : End build detailed router design. 17.392280s wall, 88.687500s user + 0.718750s system = 89.406250s CPU (514.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Tile base routing.....
PHY-1001 : 170 nets need to preroute.
PHY-1001 : Current memory(MB): used = 2816, reserve = 2889, peak = 2816.
PHY-1001 : End phase 1; 1.079865s wall, 6.687500s user + 0.000000s system = 6.687500s CPU (619.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 478112, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.638215s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 2887, reserve = 2962, peak = 2887.
PHY-1001 : End phase 2; 1.670447s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 61% nets.
PHY-1022 : len = 9.89038e+06, over cnt = 41016(1%), over = 43241, worst = 4, crit = 0
PHY-1001 : Current memory(MB): used = 2997, reserve = 3073, peak = 2997.
PHY-1001 : End initial routed; 97.675785s wall, 304.109375s user + 0.687500s system = 304.796875s CPU (312.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/30985(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 15.383282s wall, 15.281250s user + 0.078125s system = 15.359375s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 3096, reserve = 3177, peak = 3096.
PHY-1001 : End phase 3; 113.059177s wall, 319.390625s user + 0.765625s system = 320.156250s CPU (283.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1 = 87.82(S95.44, N115.05, E90.62, W88.18, I88.74, O55.27), top5 = 75.70(S82.36, N97.84, E75.45, W74.72, I87.75, O45.89)
PHY-1001 : top10 = 69.70(S75.18, N89.08, E67.22, W67.72, I87.62, O41.19), top15 = 66.08(S70.15, N83.54, E61.74, W63.03, I87.58, O38.16)
RUN-1001 : Congestion Table:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |    Congestion Box     |  Critical Ratio(%)  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |      88.00%      |         2          |     60.94%      |   [48 73] - [51 76]   |        0.00%        
RUN-1001 :     North    |      86.00%      |         2          |     57.32%      |   [47 48] - [50 51]   |        0.00%        
RUN-1001 :     North    |      85.00%      |         2          |     53.52%      |   [35 73] - [38 76]   |        0.00%        
RUN-1001 :     East     |      91.00%      |         1          |     77.34%      |   [52 42] - [53 43]   |        0.00%        
RUN-1001 :     East     |      88.00%      |         1          |     67.58%      |   [42 50] - [43 51]   |        0.00%        
RUN-1001 :     East     |      88.00%      |         1          |     75.00%      |   [50 41] - [51 42]   |        0.00%        
RUN-1001 :     South    |      86.00%      |         2          |     80.57%      |   [51 62] - [54 65]   |        0.00%        
RUN-1001 :     South    |      93.00%      |         1          |     73.83%      |    [3 41] - [4 42]    |        0.00%        
RUN-1001 :     South    |      87.00%      |         1          |     83.98%      |    [34 1] - [35 2]    |        0.00%        
RUN-1001 :     West     |      91.00%      |         1          |     43.75%      |   [13 80] - [14 81]   |        0.00%        
RUN-1001 :     West     |      89.00%      |         1          |     53.12%      |   [9 80] - [10 81]    |        0.00%        
RUN-1001 :     West     |      85.00%      |         1          |     72.66%      |  [34 103] - [35 104]  |        0.00%        
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 2.388555s wall, 2.468750s user + 0.000000s system = 2.468750s CPU (103.4%)

PHY-1001 : Optimize timing.....
PHY-1022 : len = 9.89038e+06, over cnt = 41016(1%), over = 43241, worst = 4, crit = 0
PHY-1001 : End optimize timing; 0.276196s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (96.2%)

PHY-0007 : Phase: 4; Congestion: {87.82, 75.70, 69.70, 66.08}; Timing: {2147483.647ns, 0.000ns, 0}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.0203e+07, over cnt = 24070(0%), over = 24607, worst = 4, crit = 0
PHY-1001 : End DR Iter 1; 98.930248s wall, 486.937500s user + 1.484375s system = 488.421875s CPU (493.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.04556e+07, over cnt = 14417(0%), over = 14584, worst = 4, crit = 0
PHY-1001 : End DR Iter 2; 71.222673s wall, 286.500000s user + 1.156250s system = 287.656250s CPU (403.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.07464e+07, over cnt = 6038(0%), over = 6073, worst = 4, crit = 0
PHY-1001 : End DR Iter 3; 58.484282s wall, 193.109375s user + 0.046875s system = 193.156250s CPU (330.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.09526e+07, over cnt = 1968(0%), over = 1970, worst = 2, crit = 0
PHY-1001 : End DR Iter 4; 37.503140s wall, 92.437500s user + 0.031250s system = 92.468750s CPU (246.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.10182e+07, over cnt = 1001(0%), over = 1001, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 17.975040s wall, 27.906250s user + 0.000000s system = 27.906250s CPU (155.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.10786e+07, over cnt = 177(0%), over = 177, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 19.484784s wall, 29.750000s user + 0.000000s system = 29.750000s CPU (152.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.10882e+07, over cnt = 74(0%), over = 74, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 16.316914s wall, 24.093750s user + 0.062500s system = 24.156250s CPU (148.0%)

PHY-1001 : Update congestion.....
PHY-1001 : top1 = 70.98(S77.88, N84.21, E78.30, W78.78, I88.74, O55.27), top5 = 65.39(S69.67, N76.11, E70.76, W70.83, I87.75, O45.89)
PHY-1001 : top10 = 62.23(S65.32, N71.80, E66.32, W66.43, I87.62, O41.19), top15 = 60.08(S62.32, N68.79, E63.00, W63.43, I87.58, O38.16)
RUN-1001 : Congestion Table:
RUN-1001 : --------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : --------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |     100.00%      |         0          |     67.19%      |  [13 39] - [13 39]  |        0.00%        
RUN-1001 :     North    |     100.00%      |         0          |     46.88%      |   [6 39] - [6 39]   |        0.00%        
RUN-1001 :     North    |      87.50%      |         0          |     45.31%      |   [6 38] - [6 38]   |        0.00%        
RUN-1001 :     East     |      93.94%      |         0          |     53.12%      |  [48 30] - [48 30]  |        0.00%        
RUN-1001 :     East     |      87.88%      |         0          |      0.00%      |  [46 54] - [46 54]  |        0.00%        
RUN-1001 :     South    |      87.50%      |         0          |     68.75%      |   [33 1] - [33 1]   |        0.00%        
RUN-1001 :     South    |      87.50%      |         0          |     87.50%      |   [24 1] - [24 1]   |        0.00%        
RUN-1001 :     South    |      87.50%      |         0          |     87.50%      |   [12 1] - [12 1]   |        0.00%        
RUN-1001 :     West     |      87.00%      |         1          |     43.75%      |  [13 80] - [14 81]  |        0.00%        
RUN-1001 : --------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.194401s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (144.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.10895e+07, over cnt = 55(0%), over = 55, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 3.282864s wall, 3.765625s user + 0.015625s system = 3.781250s CPU (115.2%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.10905e+07, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 2.538674s wall, 3.609375s user + 0.015625s system = 3.625000s CPU (142.8%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.10916e+07, over cnt = 36(0%), over = 36, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 4.507610s wall, 4.656250s user + 0.000000s system = 4.656250s CPU (103.3%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.10938e+07, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 6.549768s wall, 6.828125s user + 0.000000s system = 6.828125s CPU (104.2%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.10942e+07, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 6.536997s wall, 6.984375s user + 0.000000s system = 6.984375s CPU (106.8%)

PHY-1001 : Update congestion.....
PHY-1001 : top1 = 70.94(S77.96, N84.28, E78.24, W78.91, I88.74, O55.27), top5 = 65.42(S69.70, N76.13, E70.79, W70.94, I87.75, O45.89)
PHY-1001 : top10 = 62.25(S65.36, N71.80, E66.35, W66.50, I87.62, O41.19), top15 = 60.12(S62.37, N68.76, E63.03, W63.51, I87.58, O38.16)
RUN-1001 : Congestion Table:
RUN-1001 : --------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : --------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |     100.00%      |         0          |     67.19%      |  [13 39] - [13 39]  |        0.00%        
RUN-1001 :     North    |     100.00%      |         0          |     46.88%      |   [6 39] - [6 39]   |        0.00%        
RUN-1001 :     North    |      87.50%      |         0          |     45.31%      |   [6 38] - [6 38]   |        0.00%        
RUN-1001 :     East     |      93.94%      |         0          |     53.12%      |  [48 30] - [48 30]  |        0.00%        
RUN-1001 :     East     |      87.88%      |         0          |      0.00%      |  [46 54] - [46 54]  |        0.00%        
RUN-1001 :     South    |      87.50%      |         0          |     68.75%      |   [33 1] - [33 1]   |        0.00%        
RUN-1001 :     South    |      87.50%      |         0          |     87.50%      |   [24 1] - [24 1]   |        0.00%        
RUN-1001 :     South    |      87.50%      |         0          |     87.50%      |   [12 1] - [12 1]   |        0.00%        
RUN-1001 :     West     |      87.00%      |         1          |     43.75%      |  [13 80] - [14 81]  |        0.00%        
RUN-1001 : --------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.120151s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (182.1%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 1.10944e+07, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 1.007964s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (100.8%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 1.10947e+07, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 1.328590s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (101.1%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 1.1095e+07, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 1.512745s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (100.2%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 1.10952e+07, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 2.275935s wall, 2.281250s user + 0.000000s system = 2.281250s CPU (100.2%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 1.10953e+07, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 2.879188s wall, 2.875000s user + 0.000000s system = 2.875000s CPU (99.9%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 1.10957e+07, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 3.014414s wall, 3.015625s user + 0.000000s system = 3.015625s CPU (100.0%)

PHY-1001 : Update congestion.....
PHY-1001 : top1 = 70.89(S77.96, N84.24, E78.19, W78.80, I88.74, O55.27), top5 = 65.41(S69.69, N76.14, E70.83, W70.90, I87.75, O45.89)
PHY-1001 : top10 = 62.25(S65.35, N71.80, E66.36, W66.48, I87.62, O41.19), top15 = 60.11(S62.37, N68.75, E63.05, W63.48, I87.58, O38.16)
RUN-1001 : Congestion Table:
RUN-1001 : ---------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |    Congestion Box    |  Critical Ratio(%)  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |      85.00%      |         1          |     45.70%      |  [34 99] - [35 100]  |        0.00%        
RUN-1001 :     East     |      93.94%      |         0          |     53.12%      |  [48 30] - [48 30]   |        0.00%        
RUN-1001 :     East     |      87.88%      |         0          |      0.00%      |  [46 54] - [46 54]   |        0.00%        
RUN-1001 :     South    |      87.50%      |         0          |     68.75%      |   [33 1] - [33 1]    |        0.00%        
RUN-1001 :     South    |      87.50%      |         0          |     87.50%      |   [24 1] - [24 1]    |        0.00%        
RUN-1001 :     South    |      87.50%      |         0          |     87.50%      |   [12 1] - [12 1]    |        0.00%        
RUN-1001 :     West     |      87.00%      |         1          |     43.75%      |  [13 80] - [14 81]   |        0.00%        
RUN-1001 : ---------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.105017s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (193.4%)

PHY-1001 : ===== DR Iter 19 =====
PHY-1022 : len = 1.10958e+07, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.672101s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (100.0%)

PHY-1001 : ==== DR Iter 20 ====
PHY-1022 : len = 1.1096e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.726321s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (101.1%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 1.1096e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.682329s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (100.8%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 1.10962e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 22; 0.615478s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (99.0%)

PHY-1001 : Update congestion.....
PHY-1001 : top1 = 70.89(S77.96, N84.24, E78.19, W78.80, I88.74, O55.27), top5 = 65.41(S69.71, N76.13, E70.82, W70.90, I87.75, O45.89)
PHY-1001 : top10 = 62.25(S65.36, N71.79, E66.36, W66.48, I87.62, O41.19), top15 = 60.11(S62.37, N68.75, E63.05, W63.48, I87.58, O38.16)
RUN-1001 : Congestion Table:
RUN-1001 : ---------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |    Congestion Box    |  Critical Ratio(%)  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |      85.00%      |         1          |     45.70%      |  [34 99] - [35 100]  |        0.00%        
RUN-1001 :     East     |      93.94%      |         0          |     53.12%      |  [48 30] - [48 30]   |        0.00%        
RUN-1001 :     East     |      87.88%      |         0          |      0.00%      |  [46 54] - [46 54]   |        0.00%        
RUN-1001 :     South    |      87.50%      |         0          |     68.75%      |   [33 1] - [33 1]    |        0.00%        
RUN-1001 :     South    |      87.50%      |         0          |     87.50%      |   [24 1] - [24 1]    |        0.00%        
RUN-1001 :     South    |      87.50%      |         0          |     87.50%      |   [12 1] - [12 1]    |        0.00%        
RUN-1001 :     West     |      87.00%      |         1          |     43.75%      |  [13 80] - [14 81]   |        0.00%        
RUN-1001 : ---------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.106017s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (206.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/30985(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.455468s wall, 2.453125s user + 0.000000s system = 2.453125s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 1.318635s wall, 1.218750s user + 0.093750s system = 1.312500s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 2609, reserve = 3473, peak = 3162.
PHY-1001 : End phase 4; 366.324238s wall, 1190.140625s user + 2.968750s system = 1193.109375s CPU (325.7%)

PHY-1003 : Routed, final wirelength = 1.10962e+07
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][31,39]; Utilization: 1 out of 12
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock  |  Route Clock  |  Note  |  Regional Fanouts  
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :    0    |   ulogic/HCLK    |  ulogic/HCLK  |        |        693         
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [32,0][55,39]; Utilization: 1 out of 12
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock  |  Route Clock  |  Note  |  Regional Fanouts  
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :    0    |   ulogic/HCLK    |  ulogic/HCLK  |        |        707         
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][31,79]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock   |    Route Clock    |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 :    0    |    ulogic/HCLK    |    ulogic/HCLK    |        |        626         
RUN-1001 :    1    |  ulogic/SWCLKTCK  |  ulogic/SWCLKTCK  |        |        118         
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [32,40][55,79]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock   |    Route Clock    |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 :    0    |    ulogic/HCLK    |    ulogic/HCLK    |        |        1230        
RUN-1001 :    1    |  ulogic/SWCLKTCK  |  ulogic/SWCLKTCK  |        |         4          
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][31,119]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock   |    Route Clock    |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 :    0    |    ulogic/HCLK    |    ulogic/HCLK    |        |        500         
RUN-1001 :    1    |  ulogic/SWCLKTCK  |  ulogic/SWCLKTCK  |        |         13         
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [32,80][55,119]; Utilization: 1 out of 12
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock  |  Route Clock  |  Note  |  Regional Fanouts  
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :    0    |   ulogic/HCLK    |  ulogic/HCLK  |        |        1046        
RUN-1001 : ---------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 2625, reserve = 3487, peak = 3162.
PHY-1001 : End export database. 0.911490s wall, 0.859375s user + 0.062500s system = 0.921875s CPU (101.1%)

PHY-1001 : End detail routing;  501.711860s wall, 1608.671875s user + 4.546875s system = 1613.218750s CPU (321.5%)

RUN-1003 : finish command "route" in  543.587750s wall, 1679.109375s user + 5.046875s system = 1684.156250s CPU (309.8%)

RUN-1004 : used memory is 2406 MB, reserved memory is 3239 MB, peak memory is 3162 MB
RUN-1002 : start command "report_area -io_info -file CortexM3_phy.area"
SYN-4034 : The count of slices with lut is 13972.
SYN-4035 : The count of slices with lut+ripple is 791.
RUN-1001 : standard
***Report Model: CortexM3 Device: PH1A60GEG324***

Design Statistics
#IO                        35
  #input                    8
  #output                  26
  #inout                    1
#lut6                   24212   out of  39360   61.51%
#reg                     5452
  #slice reg             5452   out of  78720    6.93%
  #pad reg                  0

Utilization Statistics
#slice                  25583   out of  39360   65.00%
  #used ram             10240
    #dram               10240
    #shifter                0
  #used logic           15343
    #with luts          13972
    #with adder           791
    #reg only             580
#feedthrough             7028
#f7mux                   1344   out of  19680    6.83%
#f8mux                    672   out of   9840    6.83%
#dsp                        3   out of    120    2.50%
#eram                       0   out of    158    0.00%
  #eram20k                  0
  #fifo20k                  0
#pad                       35   out of    211   16.59%
#pll                        1   out of     12    8.33%
#gclk                       2   out of     32    6.25%
#lclk                       0   out of     24    0.00%
#mlclk                      0   out of     12    0.00%
#ioclk                      0   out of     24    0.00%

Clock Resource Statistics
Index     ClockNet                   Type        DriverType         Driver                           ClockFanout
#1        SynClockTD$PLL/clk0_buf    UserGclk    pll                SynClockTD$PLL/pll_inst.clkc0    4802
#2        SWCLK_dup_1                UserGclk    io                 SWCLK_syn_2.di                   135


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     CLK50m         INPUT         B8        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT        R11        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        D15        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT        B17        LVCMOS33          N/A          PULLUP      NONE    
    keyIn[3]        INPUT        E16        LVCMOS33          N/A          PULLUP      NONE    
    keyIn[2]        INPUT        J17        LVCMOS33          N/A          PULLUP      NONE    
    keyIn[1]        INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    keyIn[0]        INPUT        J18        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        H14        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        A11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        G14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        H16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        G16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        F16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        F14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        C14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        F13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        D14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        B12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        B13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        C12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        D13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        A16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        A14        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        A13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        A15        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        B11        LVCMOS33           8            NONE       NONE    
      TXD          OUTPUT        D17        LVCMOS33           8            NONE       NONE    
   buzzerOut       OUTPUT         C9        LVCMOS33           8            NONE       NONE    
   ledOut[1]       OUTPUT        K18        LVCMOS33           8            NONE       NONE    
   ledOut[0]       OUTPUT        K17        LVCMOS33           8            NONE       NONE    
     SWDIO          INOUT        B16        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                     |Module               |lut     |ripple  |seq     |eram    |dsp     |dram    |shifter |pll     |serdes  |pcie    |ddr     |
+------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                          |CortexM3             |13972   |791     |5452    |0       |3       |1280    |0       |1       |0       |0       |0       |
|  AhbDtcm                    |cmsdk_ahb_to_sram    |48      |0       |51      |0       |0       |0       |0       |0       |0       |0       |0       |
|  AhbItcm                    |cmsdk_ahb_to_sram    |46      |0       |54      |0       |0       |0       |0       |0       |0       |0       |0       |
|  AhbMtx                     |AhbMtx               |94      |0       |122     |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_AhbMtxInStg_0          |AhbMtxInStg          |18      |0       |30      |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_AhbMtxInStg_1          |AhbMtxInStg          |32      |0       |32      |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_AhbMtxInStg_2          |AhbMtxInStg          |27      |0       |38      |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_ahbmtxdecs0            |AhbMtxDecS0          |2       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_AhbMtx_default_slave |AhbMtx_default_slave |1       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_ahbmtxdecs1            |AhbMtxDecS1          |2       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_AhbMtx_default_slave |AhbMtx_default_slave |1       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_ahbmtxdecs2            |AhbMtxDecS2          |3       |0       |5       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_AhbMtx_default_slave |AhbMtx_default_slave |1       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_ahbmtxoutstgm0_0       |AhbMtxOutStgM0       |4       |0       |4       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_output_arb           |AhbMtxArbM0          |3       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_ahbmtxoutstgm1_1       |AhbMtxOutStgM1       |2       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_output_arb           |AhbMtxArbM1          |1       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_ahbmtxoutstgm2_2       |AhbMtxOutStgM2       |4       |0       |5       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_output_arb           |AhbMtxArbM2          |2       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|  ApbBridge                  |cmsdk_ahb_to_apb     |139     |0       |54      |0       |0       |0       |0       |0       |0       |0       |0       |
|  Buzzer                     |custom_apb_buzzer    |1       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |
|  DTCM                       |cmsdk_fpga_sram      |727     |0       |13      |0       |0       |256     |0       |0       |0       |0       |0       |
|  ITCM                       |cmsdk_fpga_sram      |2864    |0       |15      |0       |0       |1024    |0       |0       |0       |0       |0       |
|  Key                        |custom_apb_key       |2       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|  LCD                        |custom_apb_lcd       |20      |0       |22      |0       |0       |0       |0       |0       |0       |0       |0       |
|  LED                        |custom_apb_led       |2       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|  SynClockTD$PLL             |PLL                  |0       |0       |0       |0       |0       |0       |0       |1       |0       |0       |0       |
|  Timer                      |cmsdk_apb_timer      |75      |32      |76      |0       |0       |0       |0       |0       |0       |0       |0       |
|  UART                       |cmsdk_apb_uart       |102     |16      |116     |0       |0       |0       |0       |0       |0       |0       |0       |
|  ulogic                     |cortexm3ds_logic     |9849    |743     |4920    |0       |3       |0       |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       25149  
    #2          2       4156   
    #3          3       1746   
    #4          4       1148   
    #5        5-10      16416  
    #6        11-50     1019   
    #7       51-100      121   
    #8       101-500     52    
    #9        >500       24    
  Average     5.75             

RUN-1002 : start command "export_db CortexM3_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM3_pr.db" in  8.518348s wall, 14.453125s user + 0.203125s system = 14.656250s CPU (172.1%)

RUN-1004 : used memory is 2515 MB, reserved memory is 3242 MB, peak memory is 3162 MB
RUN-1002 : start command "export_bid CortexM3_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM3.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 11 pll_pd instances.
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 28906
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 51358, pip num: 546764
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 7028
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 7094 valid insts, and 1628462 bits set as '1'.
BIT-1004 : Generate file CortexM3.bit.
RUN-1003 : finish command "bitgen -bit CortexM3.bit" in  78.116746s wall, 414.765625s user + 0.531250s system = 415.296875s CPU (531.6%)

RUN-1004 : used memory is 2395 MB, reserved memory is 3179 MB, peak memory is 3162 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230719_235935.log"
