/*
 * Copyright (c) 2024 Yoon-Ki Hong
 *
 * This file is subject to the terms and conditions of the MIT License.
 * See the file "LICENSE" in the main directory of this archive for more details.
 */

#include <drv/peripheral.h>

#if defined(__M480_FAMILY) || defined(__M4xx_FAMILY) || defined(__M2xx_FAMILY)

#include <drv/Clock.h>
#include <yss/reg.h>

#if defined(__M480_FAMILY) || defined(__M4xx_FAMILY)
#include <targets/nuvoton/bitfield_m4xx.h>
#elif defined(__M2xx_FAMILY)
#include <targets/nuvoton/bitfield_m2xx.h>
#endif

#include <util/runtime.h>

#if defined(__M480_FAMILY)
#define MAX_HCLK_FREQ	192000000
#define MAX_PCLK0_FREQ	96000000
#define MAX_PCLK1_FREQ	96000000
#define HIRC_CLK_FREQ	12000000
#define LIRC_CLK_FREQ	10000
#define FVCO_MIN_FREQ	200000000
#define FVCO_MAX_FREQ	500000000
#define FOUT_MIN_FREQ	50000000
#define FOUT_MAX_FREQ	500000000
#elif defined(__M4xx_FAMILY)
#define MAX_HCLK_FREQ	144000000
#define MAX_PCLK0_FREQ	72000000
#define MAX_PCLK1_FREQ	72000000
#define HIRC_CLK_FREQ	12000000
#define LIRC_CLK_FREQ	10000
#define FVCO_MIN_FREQ	200000000
#define FVCO_MAX_FREQ	500000000
#define FOUT_MIN_FREQ	50000000
#define FOUT_MAX_FREQ	500000000
#elif defined(__M2xx_FAMILY)
#define MAX_HCLK_FREQ	48000000
#define MAX_PCLK0_FREQ	48000000
#define MAX_PCLK1_FREQ	48000000
#define MAX_HXT_FREQ	32000000
#define HIRC_CLK_FREQ	48000000
#define LIRC_CLK_FREQ	10000
#define FVCO_MIN_FREQ	64000000
#define FVCO_MAX_FREQ	100000000
#define FOUT_MIN_FREQ	16000000
#define FOUT_MAX_FREQ	100000000
#endif

static uint32_t gHxtFreq __attribute__((section(".non_init")));

error_t Clock::enableHxt(uint32_t hseHz)
{
	if(hseHz > MAX_HXT_FREQ)
		return error_t::OUT_OF_RANGE;

	gHxtFreq = hseHz;
	
	// PF 2, 3번 핀을 입력으로 전환
	PF->MODE &= ~(GPIO_MODE_MODE2_Msk | GPIO_MODE_MODE3_Msk);	
	
	// unlock	
	SYS->REGLCTL = 0x59;
	SYS->REGLCTL = 0x16;
	SYS->REGLCTL = 0x88;
	
	// HXT 게인 설정
	CLK->PWRCTL &= ~CLK_PWRCTL_HXTGAIN_Msk;
	if(hseHz <= 4000000)
		;
	else if(hseHz <= 8000000)
		CLK->PWRCTL |= 1 << CLK_PWRCTL_HXTGAIN_Pos;
	else if(hseHz <= 12000000)
		CLK->PWRCTL |= 2 << CLK_PWRCTL_HXTGAIN_Pos;
	else if(hseHz <= 16000000)
		CLK->PWRCTL |= 3 << CLK_PWRCTL_HXTGAIN_Pos;
	else if(hseHz <= 24000000)
		CLK->PWRCTL |= 4 << CLK_PWRCTL_HXTGAIN_Pos;
	else
		CLK->PWRCTL |= 5 << CLK_PWRCTL_HXTGAIN_Pos;

	// HXT 활성화
	CLK->PWRCTL |= CLK_PWRCTL_HXTEN_Msk;

	for (uint32_t i = 0; i < 1000000; i++)
	{
		if (CLK->STATUS & CLK_STATUS_HXTSTB_Msk)
		{
			// lock
			SYS->REGLCTL = 0x00;
			return error_t::ERROR_NONE;
		}
	}

	// lock
	SYS->REGLCTL = 0x00;
	return error_t::TIMEOUT;
}

uint32_t Clock::getHircFrequency(void)
{
	return HIRC_CLK_FREQ;
}

uint32_t Clock::getHxtFrequency(void)
{
	return gHxtFreq;
}

uint32_t Clock::getLircFrequency(void)
{
	return LIRC_CLK_FREQ;
}

error_t Clock::enablePll(pllSrc_t src, uint8_t indiv, uint16_t fbdiv, uint8_t outdiv)
{
	uint32_t clk, reg = CLK->PLLCTL;

#if defined(__M480_FAMILY) || defined(__M4xx_FAMILY)
	if(indiv > 63 || fbdiv > 511 || outdiv > 3)
#elif defined(__M2xx_FAMILY)
	if(indiv > 15 || fbdiv > 63 || outdiv > 3)
#endif
		return error_t::WRONG_CONFIG;
	
	switch(src)
	{
	case PLL_SRC_HIRC :
#if defined(__M480_FAMILY) || defined(__M4xx_FAMILY)
		clk = getHircFrequency();
#elif defined(__M2xx_FAMILY)
		clk = getHircFrequency() / 4;
#endif
		reg |= CLK_PLLCTL_PLLSRC_Msk;
		break;
	
	case PLL_SRC_HXT :
		clk = gHxtFreq;
		reg &= ~CLK_PLLCTL_PLLSRC_Msk;
		break;
	
	default :
		return error_t::WRONG_CONFIG;
	}

	// STBSEL 설정
	if(clk <= 12000000)
		reg &= ~CLK_PLLCTL_STBSEL_Msk;
	else
		reg |= CLK_PLLCTL_STBSEL_Msk;
	
	// FREF 범위 확인
#if defined(__M480_FAMILY) || defined(__M4xx_FAMILY)
	clk = clk / (indiv + 1);
#elif defined(__M2xx_FAMILY)
	if(indiv == 0)
		clk = clk / 16;
	else
		clk = clk / indiv;
#endif
	if(4000000 > clk || clk > 8000000)
		return error_t::WRONG_CLOCK_FREQUENCY;
	
	// FVCO 범위 확인
#if defined(__M480_FAMILY) || defined(__M4xx_FAMILY)
	clk = clk * 2 * (fbdiv + 2);
#elif defined(__M2xx_FAMILY)
	if(fbdiv == 0)
		clk = clk  * 64;
	else
		clk = clk  * fbdiv;		
#endif
	if(FVCO_MIN_FREQ > clk || clk > FVCO_MAX_FREQ)
		return error_t::WRONG_CLOCK_FREQUENCY;

	// FOUT 범위 확인
#if defined(__M480_FAMILY) || defined(__M4xx_FAMILY)
	switch(outdiv)
	{
	case 1 :
	case 2 :
		clk /= 2;
		break;
	case 3 :
		clk /= 4;
		break;	
	}
#elif defined(__M2xx_FAMILY)
	switch(outdiv)
	{
	case 0 :
		break;

	case 1 :
		clk /= 2;
		break;

	case 2 :
	case 3 :
		clk /= 4;
		break;	
	}
#endif

	if(FOUT_MIN_FREQ > clk || clk > FOUT_MAX_FREQ)
		return error_t::WRONG_CLOCK_FREQUENCY;
	
	// unlock	
	SYS->REGLCTL = 0x59;
	SYS->REGLCTL = 0x16;
	SYS->REGLCTL = 0x88;
	
	reg &= ~(CLK_PLLCTL_BP_Msk | CLK_PLLCTL_OE_Msk | CLK_PLLCTL_OUTDIV_Msk | CLK_PLLCTL_INDIV_Msk | CLK_PLLCTL_FBDIV_Msk);
	reg |= (indiv << CLK_PLLCTL_INDIV_Pos) | (fbdiv << CLK_PLLCTL_FBDIV_Pos) | (outdiv << CLK_PLLCTL_OUTDIV_Pos);

	CLK->PLLCTL = reg;
	CLK->PLLCTL &= ~(CLK_PLLCTL_PD_Msk);
	
	for (uint32_t i = 0; i < 1000000; i++)
	{
		if (CLK->STATUS & CLK_STATUS_PLLSTB_Msk)
		{
			// lock
			SYS->REGLCTL = 0x00;
			return error_t::ERROR_NONE;
		}
	}

	// lock
	SYS->REGLCTL = 0x00;

	return error_t::TIMEOUT;
}

uint32_t Clock::getPllFrequency(void)
{
	uint32_t clk;

	switch((CLK->PLLCTL & CLK_PLLCTL_PLLSRC_Msk) >> CLK_PLLCTL_PLLSRC_Pos)
	{
	case PLL_SRC_HIRC :
#if defined(__M480_FAMILY) || defined(__M4xx_FAMILY)
		clk = getHircFrequency();
#elif defined(__M2xx_FAMILY)
		clk = getHircFrequency() / 4;
#endif
		break;		
	
	case PLL_SRC_HXT :
		clk = gHxtFreq;
		break;
	}
	
#if defined(__M480_FAMILY) || defined(__M4xx_FAMILY)
	clk /= ((CLK->PLLCTL & CLK_PLLCTL_INDIV_Msk) >> CLK_PLLCTL_INDIV_Pos) + 1;
	clk *= (((CLK->PLLCTL & CLK_PLLCTL_FBDIV_Msk) >> CLK_PLLCTL_FBDIV_Pos) + 2) * 2;
#elif defined(__M2xx_FAMILY)
	uint32_t buf = (CLK->PLLCTL & CLK_PLLCTL_INDIV_Msk) >> CLK_PLLCTL_INDIV_Pos;
	if(buf == 0)
		clk /= 16;
	else
		clk /= buf;
	buf = (CLK->PLLCTL & CLK_PLLCTL_FBDIV_Msk) >> CLK_PLLCTL_FBDIV_Pos;
	if(buf == 0)
		clk *= 64;
	else
		clk *= buf;
#endif

#if defined(__M480_FAMILY) || defined(__M4xx_FAMILY)
	switch((CLK->PLLCTL & CLK_PLLCTL_OUTDIV_Msk) >> CLK_PLLCTL_OUTDIV_Pos)
	{
	case 1 :
	case 2 :
		clk /= 2;
		break;
	
	case 3 :
		clk /= 4;
		break;
	}
#elif defined(__M2xx_FAMILY)
	switch((CLK->PLLCTL & CLK_PLLCTL_OUTDIV_Msk) >> CLK_PLLCTL_OUTDIV_Pos)
	{
	case 0 :
		break;

	case 1 :
		clk /= 2;
		break;
				
	case 2 :
	case 3 :
		clk /= 4;
		break;
	}
#endif

	return clk;
}

error_t Clock::setHclkClockSource(hclkSrc_t src, uint8_t hclkDiv, uint8_t pclk0Div, uint8_t pclk1Div)
{
	uint32_t clk, buf;
	volatile uint32_t reg;

	if(hclkDiv > 15 || pclk0Div > 15 || pclk1Div > 15)
		return error_t::WRONG_CONFIG;

	switch(src)
	{
	case HCLK_SRC_HXT :
		clk = gHxtFreq;
		break;
	
	case HCLK_SRC_PLL :
		clk = getPllFrequency();
		if(hclkDiv != 0)
			return error_t::WRONG_CONFIG;
		break;

	default :
		return error_t::WRONG_CONFIG;
	}
	
	clk /= hclkDiv + 1;
	if(clk > MAX_HCLK_FREQ)
		return error_t::WRONG_CLOCK_FREQUENCY;
	
	buf = clk / (1 << pclk0Div);
	if(buf > MAX_PCLK0_FREQ)
		return error_t::WRONG_CLOCK_FREQUENCY;

	buf = clk / (1 << pclk1Div);
	if(buf > MAX_PCLK1_FREQ)
		return error_t::WRONG_CLOCK_FREQUENCY;

	// unlock	
	SYS->REGLCTL = 0x59;
	SYS->REGLCTL = 0x16;
	SYS->REGLCTL = 0x88;

#if defined(__M480_FAMILY) || defined(__M4xx_FAMILY)
	FMC->CYCCTL = clk / 27000000 + 1;
#elif defined(__M2xx_FAMILY)
	if(clk < 19000000)
		FMC->CYCCTL = 1;
	else if(clk < 33000000)
		FMC->CYCCTL = 2;
	else
		FMC->CYCCTL = 3;
#endif

	reg = CLK->CLKDIV0;
	reg &= ~(CLK_CLKDIV0_HCLKDIV_Msk);
	reg |= hclkDiv << CLK_CLKDIV0_HCLKDIV_Pos;
	CLK->CLKDIV0 = reg;
	
	reg = CLK->PCLKDIV;
	reg &= ~(CLK_PCLKDIV_APB0DIV_Msk | CLK_PCLKDIV_APB1DIV_Msk);
	reg |= (pclk0Div << CLK_PCLKDIV_APB0DIV_Pos) | (pclk1Div << CLK_PCLKDIV_APB1DIV_Pos);
	CLK->PCLKDIV = reg;

	reg = CLK->CLKSEL0;
	reg &= ~CLK_CLKSEL0_HCLKSEL_Msk;
	reg |= src << CLK_CLKSEL0_HCLKSEL_Pos;
	CLK->CLKSEL0 = reg;

	// lock
	SYS->REGLCTL = 0x00;
		
	return error_t::ERROR_NONE;
}

void Clock::enableAhbClock(uint32_t position, bool en)
{
	__disable_irq();	
	if(en)
		CLK->AHBCLK |= 1 << position;
	else
		CLK->AHBCLK &= ~(1 << position);		
	__enable_irq();
}

void Clock::enableApb0Clock(uint32_t position, bool en)
{
	__disable_irq();	
	if(en)
		CLK->APBCLK0 |= 1 << position;
	else
		CLK->APBCLK0 &= ~(1 << position);		
	__enable_irq();
}

void Clock::enableApb1Clock(uint32_t position, bool en)
{
	__disable_irq();	
	if(en)
		CLK->APBCLK1 |= 1 << position;
	else
		CLK->APBCLK1 &= ~(1 << position);		
	__enable_irq();
}

uint32_t Clock::getHclkClockFrequency(void)
{
	uint32_t clk;

	switch((CLK->CLKSEL0 & CLK_CLKSEL0_HCLKSEL_Msk) >> CLK_CLKSEL0_HCLKSEL_Pos)
	{
	case 0 : // HXT
		clk = gHxtFreq;
		break;
	
	case 1 : // LXT
		// 현재는 지원 안됨
		return 0;
		break;
	
	case 2 : // PLL
		clk = getPllFrequency();
		break;
	
	case 3 : // LIRC
		clk = LIRC_CLK_FREQ;
		break;
	
	case 7 : // HIRC
		clk = HIRC_CLK_FREQ;
		break;
	
	default :
		return 0;
	}

	clk /= ((CLK->CLKDIV0 & CLK_CLKDIV0_HCLKDIV_Msk) >> CLK_CLKDIV0_HCLKDIV_Pos) + 1;

	return clk;
}

uint32_t Clock::getApb0ClockFrequency(void)
{
	uint32_t clk = getHclkClockFrequency();

	clk /= 1 << ((CLK->PCLKDIV & CLK_PCLKDIV_APB0DIV_Msk) >> CLK_PCLKDIV_APB0DIV_Pos);

	return clk;
}

uint32_t Clock::getApb1ClockFrequency(void)
{
	uint32_t clk = getHclkClockFrequency();

	clk /= 1 << ((CLK->PCLKDIV & CLK_PCLKDIV_APB1DIV_Msk) >> CLK_PCLKDIV_APB1DIV_Pos);

	return clk;
}

void Clock::enterIdleMode(void)
{
	CLK->PWRCTL &= ~CLK_PWRCTL_PDEN_Msk;
	SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
	SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;

	runtime::stop();
	__WFI();
	runtime::start();

	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
}

void Clock::enterPowerDownMode(void)
{
	CLK->PWRCTL |= CLK_PWRCTL_PDEN_Msk;
	SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
	
	runtime::stop();
	__WFI();
	runtime::start();
}

#endif

