<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Digital-SuperTwin: SuperTwin/probing/pmu_event_query/lib/events/intel_hsw_events.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Digital-SuperTwin
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_92d4a5352ab0afac7e05a68cac9cc019.html">SuperTwin</a></li><li class="navelem"><a class="el" href="dir_fb4e40e4ad679a3305b4b9e66fac07c2.html">probing</a></li><li class="navelem"><a class="el" href="dir_5e58d48f7ba847c50e188b3e974cd37d.html">pmu_event_query</a></li><li class="navelem"><a class="el" href="dir_28c7dbcc35bdf6d95c5deb2fa6c21aa0.html">lib</a></li><li class="navelem"><a class="el" href="dir_b2c2d74b96e83546d8b00166fc45f406.html">events</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">intel_hsw_events.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="intel__hsw__events_8h__dep__incl.png" border="0" usemap="#a_super_twin_2probing_2pmu__event__query_2lib_2events_2intel__hsw__events_8hdep" alt=""/></div>
<map name="a_super_twin_2probing_2pmu__event__query_2lib_2events_2intel__hsw__events_8hdep" id="a_super_twin_2probing_2pmu__event__query_2lib_2events_2intel__hsw__events_8hdep">
<area shape="rect" title=" " alt="" coords="5,5,184,61"/>
<area shape="rect" href="pfmlib__intel__hsw_8c.html" title=" " alt="" coords="7,109,183,165"/>
</map>
</div>
</div>
<p><a href="intel__hsw__events_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a2d1bf84d78e4515bb0ca23d49c08f681"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a2d1bf84d78e4515bb0ca23d49c08f681">hsw_baclears</a> []</td></tr>
<tr class="separator:a2d1bf84d78e4515bb0ca23d49c08f681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb6343598642a0482491119287d8e0f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#adfb6343598642a0482491119287d8e0f">hsw_br_inst_exec</a> []</td></tr>
<tr class="separator:adfb6343598642a0482491119287d8e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb01d0cdd731db194fdab30c380c023"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a8eb01d0cdd731db194fdab30c380c023">hsw_br_inst_retired</a> []</td></tr>
<tr class="separator:a8eb01d0cdd731db194fdab30c380c023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f31af6aa905cf62fc74137a56851a74"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a2f31af6aa905cf62fc74137a56851a74">hsw_br_misp_exec</a> []</td></tr>
<tr class="separator:a2f31af6aa905cf62fc74137a56851a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2921486c2b2fed57a8859c8fa15634fd"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a2921486c2b2fed57a8859c8fa15634fd">hsw_br_misp_retired</a> []</td></tr>
<tr class="separator:a2921486c2b2fed57a8859c8fa15634fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79aa4b54c2fe6d7addf2b99fdd542b4"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#aa79aa4b54c2fe6d7addf2b99fdd542b4">hsw_cpl_cycles</a> []</td></tr>
<tr class="separator:aa79aa4b54c2fe6d7addf2b99fdd542b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54897cdd5038eae11cca7b8de7ea700f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a54897cdd5038eae11cca7b8de7ea700f">hsw_cpu_clk_thread_unhalted</a> []</td></tr>
<tr class="separator:a54897cdd5038eae11cca7b8de7ea700f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7abfacdfa042778a16bf6608c99403cd"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a7abfacdfa042778a16bf6608c99403cd">hsw_cycle_activity</a> []</td></tr>
<tr class="separator:a7abfacdfa042778a16bf6608c99403cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071828d769e1e9833b2e847230f12889"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a071828d769e1e9833b2e847230f12889">hsw_dtlb_load_misses</a> []</td></tr>
<tr class="separator:a071828d769e1e9833b2e847230f12889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cfccc1fb3b43d00c4df26b2332ef8c6"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a3cfccc1fb3b43d00c4df26b2332ef8c6">hsw_itlb_misses</a> []</td></tr>
<tr class="separator:a3cfccc1fb3b43d00c4df26b2332ef8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3289ea7e6b7a07b9e1d03269e16eff3a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a3289ea7e6b7a07b9e1d03269e16eff3a">hsw_fp_assist</a> []</td></tr>
<tr class="separator:a3289ea7e6b7a07b9e1d03269e16eff3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0568422beb0d4aaee4d7b6536aae37ca"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a0568422beb0d4aaee4d7b6536aae37ca">hsw_icache</a> []</td></tr>
<tr class="separator:a0568422beb0d4aaee4d7b6536aae37ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef27484ce06b3d27d3737d3837a6f88"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#aeef27484ce06b3d27d3737d3837a6f88">hsw_idq</a> []</td></tr>
<tr class="separator:aeef27484ce06b3d27d3737d3837a6f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6381a89fff8022663b4c787415d40be5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a6381a89fff8022663b4c787415d40be5">hsw_idq_uops_not_delivered</a> []</td></tr>
<tr class="separator:a6381a89fff8022663b4c787415d40be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec13dd857eee546fc8584ca962f91c1"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a1ec13dd857eee546fc8584ca962f91c1">hsw_inst_retired</a> []</td></tr>
<tr class="separator:a1ec13dd857eee546fc8584ca962f91c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30bea214447b0db08304ff6643af65ed"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a30bea214447b0db08304ff6643af65ed">hsw_int_misc</a> []</td></tr>
<tr class="separator:a30bea214447b0db08304ff6643af65ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6618640da3873302c4287bd16e97e9c1"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a6618640da3873302c4287bd16e97e9c1">hsw_itlb</a> []</td></tr>
<tr class="separator:a6618640da3873302c4287bd16e97e9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed71e6190260772d382b1a312d86b35f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#aed71e6190260772d382b1a312d86b35f">hsw_l1d</a> []</td></tr>
<tr class="separator:aed71e6190260772d382b1a312d86b35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac259b471781f421f1c4550b4bf5fba"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a7ac259b471781f421f1c4550b4bf5fba">hsw_l1d_pend_miss</a> []</td></tr>
<tr class="separator:a7ac259b471781f421f1c4550b4bf5fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63b5626cb7e2343070b6661db479b8d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#ac63b5626cb7e2343070b6661db479b8d">hsw_l2_demand_rqsts</a> []</td></tr>
<tr class="separator:ac63b5626cb7e2343070b6661db479b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6973489995aefdbf3cd91cae03ba9ecd"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a6973489995aefdbf3cd91cae03ba9ecd">hsw_l2_lines_in</a> []</td></tr>
<tr class="separator:a6973489995aefdbf3cd91cae03ba9ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd31f2f43a1795ed6fe1313a7459a68"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a4bd31f2f43a1795ed6fe1313a7459a68">hsw_l2_lines_out</a> []</td></tr>
<tr class="separator:a4bd31f2f43a1795ed6fe1313a7459a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d3b24cff50dc3e0fc29b43a469545c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a51d3b24cff50dc3e0fc29b43a469545c">hsw_l2_rqsts</a> []</td></tr>
<tr class="separator:a51d3b24cff50dc3e0fc29b43a469545c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb445136fbba892c2a20a130cdbd7c8b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#acb445136fbba892c2a20a130cdbd7c8b">hsw_l2_trans</a> []</td></tr>
<tr class="separator:acb445136fbba892c2a20a130cdbd7c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366f21d76f7db4b502a623feaec978b3"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a366f21d76f7db4b502a623feaec978b3">hsw_ld_blocks</a> []</td></tr>
<tr class="separator:a366f21d76f7db4b502a623feaec978b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8d9080264e5c0ce4140a97e082d9a9"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a3d8d9080264e5c0ce4140a97e082d9a9">hsw_ld_blocks_partial</a> []</td></tr>
<tr class="separator:a3d8d9080264e5c0ce4140a97e082d9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b49ea43af1a319135cb092807da2584"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a7b49ea43af1a319135cb092807da2584">hsw_load_hit_pre</a> []</td></tr>
<tr class="separator:a7b49ea43af1a319135cb092807da2584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03d17cf7350b26b78c49db1d23d3657"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#ae03d17cf7350b26b78c49db1d23d3657">hsw_lock_cycles</a> []</td></tr>
<tr class="separator:ae03d17cf7350b26b78c49db1d23d3657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eaaa7f8dbc973da071653484d234b39"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a2eaaa7f8dbc973da071653484d234b39">hsw_longest_lat_cache</a> []</td></tr>
<tr class="separator:a2eaaa7f8dbc973da071653484d234b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e680a570c0ad63641441858d6652786"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a1e680a570c0ad63641441858d6652786">hsw_machine_clears</a> []</td></tr>
<tr class="separator:a1e680a570c0ad63641441858d6652786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4871b26c64d1363360fd41c4efeb1a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a5f4871b26c64d1363360fd41c4efeb1a">hsw_mem_load_uops_l3_hit_retired</a> []</td></tr>
<tr class="separator:a5f4871b26c64d1363360fd41c4efeb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d4ddf996cabefe2d7b2ec859ed79889"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a6d4ddf996cabefe2d7b2ec859ed79889">hsw_mem_load_uops_l3_miss_retired</a> []</td></tr>
<tr class="separator:a6d4ddf996cabefe2d7b2ec859ed79889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14002201e25fee31ba6a6f9b7e2473a0"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a14002201e25fee31ba6a6f9b7e2473a0">hsw_mem_load_uops_retired</a> []</td></tr>
<tr class="separator:a14002201e25fee31ba6a6f9b7e2473a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637cc0bffedeae254f920eab51adc9bc"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a637cc0bffedeae254f920eab51adc9bc">hsw_mem_trans_retired</a> []</td></tr>
<tr class="separator:a637cc0bffedeae254f920eab51adc9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a979b19e25513e6b45bcbae632be5d0ed"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a979b19e25513e6b45bcbae632be5d0ed">hsw_mem_uops_retired</a> []</td></tr>
<tr class="separator:a979b19e25513e6b45bcbae632be5d0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a831edf2f0651748e94f820772d869467"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a831edf2f0651748e94f820772d869467">hsw_misalign_mem_ref</a> []</td></tr>
<tr class="separator:a831edf2f0651748e94f820772d869467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44e184eaf1e7f85e8c8d93fba36ad3f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#aa44e184eaf1e7f85e8c8d93fba36ad3f">hsw_move_elimination</a> []</td></tr>
<tr class="separator:aa44e184eaf1e7f85e8c8d93fba36ad3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b7cb02439bc0b02f79b45d8afdfb3f3"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a8b7cb02439bc0b02f79b45d8afdfb3f3">hsw_offcore_requests</a> []</td></tr>
<tr class="separator:a8b7cb02439bc0b02f79b45d8afdfb3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d629c78f3bcb5af8894a43bdb6df8d5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a5d629c78f3bcb5af8894a43bdb6df8d5">hsw_other_assists</a> []</td></tr>
<tr class="separator:a5d629c78f3bcb5af8894a43bdb6df8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d2121496350fe5b992a91fc91d5ed53"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a0d2121496350fe5b992a91fc91d5ed53">hsw_resource_stalls</a> []</td></tr>
<tr class="separator:a0d2121496350fe5b992a91fc91d5ed53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ebee689d552c146afdfb2f0cb5a573"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a84ebee689d552c146afdfb2f0cb5a573">hsw_rob_misc_events</a> []</td></tr>
<tr class="separator:a84ebee689d552c146afdfb2f0cb5a573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b1f2b04b2198b23488ef8c6263577f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#af1b1f2b04b2198b23488ef8c6263577f">hsw_rs_events</a> []</td></tr>
<tr class="separator:af1b1f2b04b2198b23488ef8c6263577f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ececd07c1513f486c87facb4aef6523"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a3ececd07c1513f486c87facb4aef6523">hsw_tlb_flush</a> []</td></tr>
<tr class="separator:a3ececd07c1513f486c87facb4aef6523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1f6bdd2f737acfe2128daeb1c5a9b7"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a4f1f6bdd2f737acfe2128daeb1c5a9b7">hsw_uops_executed</a> []</td></tr>
<tr class="separator:a4f1f6bdd2f737acfe2128daeb1c5a9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646d5f6f154d2b4cd5c2c16706cdbce4"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a646d5f6f154d2b4cd5c2c16706cdbce4">hsw_uops_executed_port</a> []</td></tr>
<tr class="separator:a646d5f6f154d2b4cd5c2c16706cdbce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac6680f0cea4288719c5aea4c2ce64a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#afac6680f0cea4288719c5aea4c2ce64a">hsw_uops_issued</a> []</td></tr>
<tr class="separator:afac6680f0cea4288719c5aea4c2ce64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75fb98f8d089a4c778aad3048574d63"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#aa75fb98f8d089a4c778aad3048574d63">hsw_uops_retired</a> []</td></tr>
<tr class="separator:aa75fb98f8d089a4c778aad3048574d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af85aded4541e470a051abfde0764bd4e"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#af85aded4541e470a051abfde0764bd4e">hsw_offcore_response</a> []</td></tr>
<tr class="separator:af85aded4541e470a051abfde0764bd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c11b90fdd8cf7582d313b379af207d1"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a2c11b90fdd8cf7582d313b379af207d1">hsw_hle_retired</a> []</td></tr>
<tr class="separator:a2c11b90fdd8cf7582d313b379af207d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9712742b7ab694b1f6f7648309aef20"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#ac9712742b7ab694b1f6f7648309aef20">hsw_rtm_retired</a> []</td></tr>
<tr class="separator:ac9712742b7ab694b1f6f7648309aef20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d9e1d24cf4c3430e4c169820164d83"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#ac0d9e1d24cf4c3430e4c169820164d83">hsw_tx_mem</a> []</td></tr>
<tr class="separator:ac0d9e1d24cf4c3430e4c169820164d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac375dda46a9ce0deea64b497339ccbad"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#ac375dda46a9ce0deea64b497339ccbad">hsw_tx_exec</a> []</td></tr>
<tr class="separator:ac375dda46a9ce0deea64b497339ccbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8975146f235b23797d3bbe7272263703"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a8975146f235b23797d3bbe7272263703">hsw_offcore_requests_outstanding</a> []</td></tr>
<tr class="separator:a8975146f235b23797d3bbe7272263703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c225455b228b46ee85dd2338e0d1b9"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#ae3c225455b228b46ee85dd2338e0d1b9">hsw_ild_stall</a> []</td></tr>
<tr class="separator:ae3c225455b228b46ee85dd2338e0d1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8800e5d121521c76d99aa1b69fb7f1d7"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a8800e5d121521c76d99aa1b69fb7f1d7">hsw_page_walker_loads</a> []</td></tr>
<tr class="separator:a8800e5d121521c76d99aa1b69fb7f1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4457678ccef9945e34f196441dd044"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a3e4457678ccef9945e34f196441dd044">hsw_lsd</a> []</td></tr>
<tr class="separator:a3e4457678ccef9945e34f196441dd044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad839948abb8a9044b6dd7b2091930532"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#ad839948abb8a9044b6dd7b2091930532">hsw_dsb2mite_switches</a> []</td></tr>
<tr class="separator:ad839948abb8a9044b6dd7b2091930532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c914f6a33e7dfd82df5ab21b6e0ea5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#ae7c914f6a33e7dfd82df5ab21b6e0ea5">hsw_ept</a> []</td></tr>
<tr class="separator:ae7c914f6a33e7dfd82df5ab21b6e0ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b510aea3f5a2fbfc4e46745cf87700"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a48b510aea3f5a2fbfc4e46745cf87700">hsw_arith</a> []</td></tr>
<tr class="separator:a48b510aea3f5a2fbfc4e46745cf87700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83cae024facb529a596c9a1e097349f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#ad83cae024facb529a596c9a1e097349f">hsw_offcore_requests_buffer</a> []</td></tr>
<tr class="separator:ad83cae024facb529a596c9a1e097349f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d0dc0062cc4e263b88615cda510f33"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#ae8d0dc0062cc4e263b88615cda510f33">hsw_avx</a> []</td></tr>
<tr class="separator:ae8d0dc0062cc4e263b88615cda510f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a30956051e0d4778c6d8c659904873c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a7a30956051e0d4778c6d8c659904873c">hsw_sq_misc</a> []</td></tr>
<tr class="separator:a7a30956051e0d4778c6d8c659904873c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8efca1bd0e72db48ee48c41b051a81"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__entry__t.html">intel_x86_entry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__hsw__events_8h.html#a1b8efca1bd0e72db48ee48c41b051a81">intel_hsw_pe</a> []</td></tr>
<tr class="separator:a1b8efca1bd0e72db48ee48c41b051a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a48b510aea3f5a2fbfc4e46745cf87700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48b510aea3f5a2fbfc4e46745cf87700">&#9670;&nbsp;</a></span>hsw_arith</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_arith[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;DIVIDER_UOPS&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of uops executed by divider&quot;</span>,</div>
<div class="line">     .ucode = 0x0200,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_ac1786525e463d7c3b2c4ad24de9e499a"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a></div><div class="ttdeci">#define INTEL_X86_DFL</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00087">pfmlib_intel_x86_priv.h:87</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_ad498945338a835af63dabaaedf9f4a55"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a></div><div class="ttdeci">#define INTEL_X86_NCOMBO</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00084">pfmlib_intel_x86_priv.h:84</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l02217">2217</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="ae8d0dc0062cc4e263b88615cda510f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d0dc0062cc4e263b88615cda510f33">&#9670;&nbsp;</a></span>hsw_avx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_avx[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;ALL&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Approximate counts of AVX and AVX2 256-bit instructions, including non-arithmetic instructions, loads, and stores. May count non-AVX instructions using 256-bit operations&quot;</span>,</div>
<div class="line">     .ucode = 0x0700,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l02233">2233</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a2d1bf84d78e4515bb0ca23d49c08f681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d1bf84d78e4515bb0ca23d49c08f681">&#9670;&nbsp;</a></span>hsw_baclears</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_baclears[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;ANY&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Counts the number of times the front end is re-steered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end&quot;</span>,</div>
<div class="line">     .ucode = 0x1f00,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00027">27</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="adfb6343598642a0482491119287d8e0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfb6343598642a0482491119287d8e0f">&#9670;&nbsp;</a></span>hsw_br_inst_exec</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_br_inst_exec[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00035">35</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a8eb01d0cdd731db194fdab30c380c023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eb01d0cdd731db194fdab30c380c023">&#9670;&nbsp;</a></span>hsw_br_inst_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_br_inst_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00128">128</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a2f31af6aa905cf62fc74137a56851a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f31af6aa905cf62fc74137a56851a74">&#9670;&nbsp;</a></span>hsw_br_misp_exec</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_br_misp_exec[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00172">172</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a2921486c2b2fed57a8859c8fa15634fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2921486c2b2fed57a8859c8fa15634fd">&#9670;&nbsp;</a></span>hsw_br_misp_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_br_misp_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;CONDITIONAL&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;All mispredicted macro conditional branch instructions&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;COND&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;All mispredicted macro conditional branch instructions&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;CONDITIONAL&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ALL_BRANCHES&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;All mispredicted macro branches (architectural event)&quot;</span>,</div>
<div class="line">    .ucode  = 0x0, </div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;NEAR_TAKEN&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;number of near branch instructions retired that were mispredicted and taken&quot;</span>,</div>
<div class="line">    .ucode  = 0x2000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a61b04871c831341cdd98b28bb5d5a28a"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a></div><div class="ttdeci">#define INTEL_X86_PEBS</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00086">pfmlib_intel_x86_priv.h:86</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00233">233</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="aa79aa4b54c2fe6d7addf2b99fdd542b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79aa4b54c2fe6d7addf2b99fdd542b4">&#9670;&nbsp;</a></span>hsw_cpl_cycles</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_cpl_cycles[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;RING0&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Unhalted core cycles when the thread is in ring 0&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;RING123&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Unhalted core cycles when thread is in rings 1, 2, or 3&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;RING0_TRANS&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of intervals between processor halts while thread is in ring 0&quot;</span>,</div>
<div class="line">    .ucode  = 0x100 | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a86fe65c5b5c8ecfdaf471c5625b06a0e">INTEL_X86_MOD_EDGE</a> | (1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>), </div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#abe8af27ec2e6e09ebaf7d5aa3d385e39">_INTEL_X86_ATTR_E</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a7d2169c9975fe79434aa882564110aa5"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a></div><div class="ttdeci">#define _INTEL_X86_ATTR_C</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00176">pfmlib_intel_x86_priv.h:176</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a85cbbbeab69fe2374b420e7c7840ca28"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a></div><div class="ttdeci">#define INTEL_X86_CMASK_BIT</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00219">pfmlib_intel_x86_priv.h:219</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a86fe65c5b5c8ecfdaf471c5625b06a0e"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a86fe65c5b5c8ecfdaf471c5625b06a0e">INTEL_X86_MOD_EDGE</a></div><div class="ttdeci">#define INTEL_X86_MOD_EDGE</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00221">pfmlib_intel_x86_priv.h:221</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_abe8af27ec2e6e09ebaf7d5aa3d385e39"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#abe8af27ec2e6e09ebaf7d5aa3d385e39">_INTEL_X86_ATTR_E</a></div><div class="ttdeci">#define _INTEL_X86_ATTR_E</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00175">pfmlib_intel_x86_priv.h:175</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00257">257</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a54897cdd5038eae11cca7b8de7ea700f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54897cdd5038eae11cca7b8de7ea700f">&#9670;&nbsp;</a></span>hsw_cpu_clk_thread_unhalted</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_cpu_clk_thread_unhalted[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname  = <span class="stringliteral">&quot;REF_XCLK&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Count Xclk pulses (100Mhz) when the core is unhalted&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname  = <span class="stringliteral">&quot;REF_XCLK_ANY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Count Xclk pulses 100Mhz) when the at least one thread on the physical core is unhalted&quot;</span>,</div>
<div class="line">    .ucode  = 0x100 | <a class="code" href="pfmlib__intel__x86__priv_8h.html#aa15472d1f916b9a34ea08910813131b7">INTEL_X86_MOD_ANY</a>, </div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;REF_XCLK:t&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac9a98ce732e05381515a9232b9c078a7">_INTEL_X86_ATTR_T</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname  = <span class="stringliteral">&quot;REF_P&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles when the core is unhalted (count at 100 Mhz)&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;REF_XCLK&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname  = <span class="stringliteral">&quot;THREAD_P&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles when thread is not halted&quot;</span>,</div>
<div class="line">    .ucode  = 0x000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname  = <span class="stringliteral">&quot;ONE_THREAD_ACTIVE&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Counts Xclk (100Mhz) pulses when this thread is unhalted and the other thread is halted&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_aa15472d1f916b9a34ea08910813131b7"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#aa15472d1f916b9a34ea08910813131b7">INTEL_X86_MOD_ANY</a></div><div class="ttdeci">#define INTEL_X86_MOD_ANY</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00222">pfmlib_intel_x86_priv.h:222</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_ac9a98ce732e05381515a9232b9c078a7"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#ac9a98ce732e05381515a9232b9c078a7">_INTEL_X86_ATTR_T</a></div><div class="ttdeci">#define _INTEL_X86_ATTR_T</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00177">pfmlib_intel_x86_priv.h:177</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00276">276</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a7abfacdfa042778a16bf6608c99403cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7abfacdfa042778a16bf6608c99403cd">&#9670;&nbsp;</a></span>hsw_cycle_activity</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_cycle_activity[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00307">307</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="ad839948abb8a9044b6dd7b2091930532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad839948abb8a9044b6dd7b2091930532">&#9670;&nbsp;</a></span>hsw_dsb2mite_switches</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_dsb2mite_switches[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;PENALTY_CYCLES&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of DSB to MITE switch true penalty cycles&quot;</span>,</div>
<div class="line">     .ucode = 0x0200,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l02201">2201</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a071828d769e1e9833b2e847230f12889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071828d769e1e9833b2e847230f12889">&#9670;&nbsp;</a></span>hsw_dtlb_load_misses</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_dtlb_load_misses[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00358">358</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="ae7c914f6a33e7dfd82df5ab21b6e0ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7c914f6a33e7dfd82df5ab21b6e0ea5">&#9670;&nbsp;</a></span>hsw_ept</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_ept[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;WALK_CYCLES&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Cycles for an extended page table walk&quot;</span>,</div>
<div class="line">     .ucode = 0x1000,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l02209">2209</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a3289ea7e6b7a07b9e1d03269e16eff3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3289ea7e6b7a07b9e1d03269e16eff3a">&#9670;&nbsp;</a></span>hsw_fp_assist</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_fp_assist[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00449">449</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a2c11b90fdd8cf7582d313b379af207d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c11b90fdd8cf7582d313b379af207d1">&#9670;&nbsp;</a></span>hsw_hle_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_hle_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01877">1877</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a0568422beb0d4aaee4d7b6536aae37ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0568422beb0d4aaee4d7b6536aae37ca">&#9670;&nbsp;</a></span>hsw_icache</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_icache[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MISSES&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes Uncacheable accesses&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;HIT&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. Includes cacheable and uncacheable accesses and uncacheable fetches&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;IFETCH_STALL&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of cycles where a code-fetch stalled due to L1 instruction cache miss or an iTLB miss&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00485">485</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="aeef27484ce06b3d27d3737d3837a6f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef27484ce06b3d27d3737d3837a6f88">&#9670;&nbsp;</a></span>hsw_idq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_idq[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00503">503</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a6381a89fff8022663b4c787415d40be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6381a89fff8022663b4c787415d40be5">&#9670;&nbsp;</a></span>hsw_idq_uops_not_delivered</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_idq_uops_not_delivered[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00608">608</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="ae3c225455b228b46ee85dd2338e0d1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c225455b228b46ee85dd2338e0d1b9">&#9670;&nbsp;</a></span>hsw_ild_stall</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_ild_stall[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;LCP&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Stall caused by changing prefix length of the instruction&quot;</span>,</div>
<div class="line">     .ucode = 0x100,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;IQ_FULL&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Stall cycles due to IQ full&quot;</span>,</div>
<div class="line">     .ucode = 0x400,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l02083">2083</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a1ec13dd857eee546fc8584ca962f91c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec13dd857eee546fc8584ca962f91c1">&#9670;&nbsp;</a></span>hsw_inst_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_inst_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00651">651</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a30bea214447b0db08304ff6643af65ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30bea214447b0db08304ff6643af65ed">&#9670;&nbsp;</a></span>hsw_int_misc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_int_misc[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;RECOVERY_CYCLES&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles waiting for the checkpoints in Resource Allocation Table (RAT) to be recovered after Nuke due to all other cases except JEClear (e.g. whenever a ucode assist is needed like SSE exception, memory disambiguation, etc...)&quot;</span>,</div>
<div class="line">    .ucode  = 0x300 | (1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>), </div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;RECOVERY_CYCLES_ANY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Core cycles the allocator was stalled due to recovery from earlier clear event for any thread running on the physical core (e.g. misprediction or memory nuke)&quot;</span>,</div>
<div class="line">    .ucode  = 0x300 | (1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>) | <a class="code" href="pfmlib__intel__x86__priv_8h.html#aa15472d1f916b9a34ea08910813131b7">INTEL_X86_MOD_ANY</a>, </div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;RECOVERY_CYCLES:t&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac9a98ce732e05381515a9232b9c078a7">_INTEL_X86_ATTR_T</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;RECOVERY_STALLS_COUNT&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of occurrences waiting for Machine Clears&quot;</span>,</div>
<div class="line">    .ucode  = 0x300 | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a86fe65c5b5c8ecfdaf471c5625b06a0e">INTEL_X86_MOD_EDGE</a> | (1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>), </div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#abe8af27ec2e6e09ebaf7d5aa3d385e39">_INTEL_X86_ATTR_E</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00683">683</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a6618640da3873302c4287bd16e97e9c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6618640da3873302c4287bd16e97e9c1">&#9670;&nbsp;</a></span>hsw_itlb</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_itlb[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ITLB_FLUSH&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Flushing of the Instruction TLB (ITLB) pages independent of page size&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00705">705</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a3cfccc1fb3b43d00c4df26b2332ef8c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cfccc1fb3b43d00c4df26b2332ef8c6">&#9670;&nbsp;</a></span>hsw_itlb_misses</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_itlb_misses[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00406">406</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="aed71e6190260772d382b1a312d86b35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed71e6190260772d382b1a312d86b35f">&#9670;&nbsp;</a></span>hsw_l1d</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_l1d[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;REPLACEMENT&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;L1D Data line replacements&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00713">713</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a7ac259b471781f421f1c4550b4bf5fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ac259b471781f421f1c4550b4bf5fba">&#9670;&nbsp;</a></span>hsw_l1d_pend_miss</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_l1d_pend_miss[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00721">721</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="ac63b5626cb7e2343070b6661db479b8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac63b5626cb7e2343070b6661db479b8d">&#9670;&nbsp;</a></span>hsw_l2_demand_rqsts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_l2_demand_rqsts[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;WB_HIT&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;WB requests that hit L2 cache&quot;</span>,</div>
<div class="line">    .ucode  = 0x5000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00766">766</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a6973489995aefdbf3cd91cae03ba9ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6973489995aefdbf3cd91cae03ba9ecd">&#9670;&nbsp;</a></span>hsw_l2_lines_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_l2_lines_in[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;I&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;L2 cache lines in I state filling L2&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;S&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;L2 cache lines in S state filling L2&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;E&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;L2 cache lines in E state filling L2&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ALL&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;L2 cache lines filling L2&quot;</span>,</div>
<div class="line">    .ucode  = 0x700,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ANY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;L2 cache lines filling L2&quot;</span>,</div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;ALL&quot;</span>,</div>
<div class="line">    .ucode  = 0x700,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00774">774</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a4bd31f2f43a1795ed6fe1313a7459a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd31f2f43a1795ed6fe1313a7459a68">&#9670;&nbsp;</a></span>hsw_l2_lines_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_l2_lines_out[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;DEMAND_CLEAN&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of clean L2 cachelines evicted by demand&quot;</span>,</div>
<div class="line">    .ucode  = 0x500,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;DEMAND_DIRTY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of dirty L2 cachelines evicted by demand&quot;</span>,</div>
<div class="line">    .ucode  = 0x600,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00803">803</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a51d3b24cff50dc3e0fc29b43a469545c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51d3b24cff50dc3e0fc29b43a469545c">&#9670;&nbsp;</a></span>hsw_l2_rqsts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_l2_rqsts[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00816">816</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="acb445136fbba892c2a20a130cdbd7c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb445136fbba892c2a20a130cdbd7c8b">&#9670;&nbsp;</a></span>hsw_l2_trans</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_l2_trans[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00925">925</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a366f21d76f7db4b502a623feaec978b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366f21d76f7db4b502a623feaec978b3">&#9670;&nbsp;</a></span>hsw_ld_blocks</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_ld_blocks[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;STORE_FORWARD&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Counts the number of loads blocked by overlapping with store buffer entries that cannot be forwarded&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;NO_SR&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use&quot;</span>,</div>
<div class="line">    .ucode  = 0x800,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00968">968</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a3d8d9080264e5c0ce4140a97e082d9a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d8d9080264e5c0ce4140a97e082d9a9">&#9670;&nbsp;</a></span>hsw_ld_blocks_partial</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_ld_blocks_partial[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ADDRESS_ALIAS&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;False dependencies in MOB due to partial compare on address&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00981">981</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a7b49ea43af1a319135cb092807da2584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b49ea43af1a319135cb092807da2584">&#9670;&nbsp;</a></span>hsw_load_hit_pre</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_load_hit_pre[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;SW_PF&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Non software-prefetch load dispatches that hit FB allocated for software prefetch&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;HW_PF&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Non software-prefetch load dispatches that hit FB allocated for hardware prefetch&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l00989">989</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="ae03d17cf7350b26b78c49db1d23d3657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae03d17cf7350b26b78c49db1d23d3657">&#9670;&nbsp;</a></span>hsw_lock_cycles</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_lock_cycles[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;SPLIT_LOCK_UC_LOCK_DURATION&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles in which the L1D and L2 are locked, due to a UC lock or split lock&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;CACHE_LOCK_DURATION&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;cycles that the L1D is locked&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01002">1002</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a2eaaa7f8dbc973da071653484d234b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eaaa7f8dbc973da071653484d234b39">&#9670;&nbsp;</a></span>hsw_longest_lat_cache</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_longest_lat_cache[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MISS&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Core-originated cacheable demand requests missed LLC - architectural event&quot;</span>,</div>
<div class="line">    .ucode  = 0x4100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;REFERENCE&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Core-originated cacheable demand requests that refer to LLC - architectural event&quot;</span>,</div>
<div class="line">    .ucode  = 0x4f00,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01015">1015</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a3e4457678ccef9945e34f196441dd044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e4457678ccef9945e34f196441dd044">&#9670;&nbsp;</a></span>hsw_lsd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_lsd[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;UOPS&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of uops delivered by the Loop Stream Detector (LSD)&quot;</span>,</div>
<div class="line">     .ucode = 0x100,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;ACTIVE&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Cycles with uops delivered by the LSD but which did not come from decoder&quot;</span>,</div>
<div class="line">     .ucode  = 0x100 | (1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>), </div>
<div class="line">     .uequiv = <span class="stringliteral">&quot;UOPS:c=1&quot;</span>,</div>
<div class="line">     .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">     .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;CYCLES_4_UOPS&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Cycles with 4 uops delivered by the LSD but which did not come from decoder&quot;</span>,</div>
<div class="line">     .ucode  = 0x100 | (4 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>), </div>
<div class="line">     .uequiv = <span class="stringliteral">&quot;UOPS:c=4&quot;</span>,</div>
<div class="line">     .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">     .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l02179">2179</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a1e680a570c0ad63641441858d6652786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e680a570c0ad63641441858d6652786">&#9670;&nbsp;</a></span>hsw_machine_clears</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_machine_clears[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;CYCLES&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles there was a Nuke. Account for both thread-specific and All Thread Nukes&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MEMORY_ORDERING&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of Memory Ordering Machine Clears detected&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;SMC&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of Self-modifying code (SMC) Machine Clears detected&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MASKMOV&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;This event counts the number of executed Intel AVX masked load operations that refer to an illegal address range with the mask bits set to 0&quot;</span>,</div>
<div class="line">    .ucode  = 0x2000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;COUNT&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of machine clears (nukes) of any type&quot;</span>,</div>
<div class="line">    .ucode  = 0x100 | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a86fe65c5b5c8ecfdaf471c5625b06a0e">INTEL_X86_MOD_EDGE</a> | (1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>), </div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;CYCLES:c=1:e&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#abe8af27ec2e6e09ebaf7d5aa3d385e39">_INTEL_X86_ATTR_E</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01028">1028</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a5f4871b26c64d1363360fd41c4efeb1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f4871b26c64d1363360fd41c4efeb1a">&#9670;&nbsp;</a></span>hsw_mem_load_uops_l3_hit_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_mem_load_uops_l3_hit_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;XSNP_MISS&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;XSNP_HIT&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;XSNP_HITM&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Load had HitM Response from a core on same socket (shared L3). (Non PEBS&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;XSNP_NONE&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Retired load uops which data sources were hits in L3 without snoops required&quot;</span>,</div>
<div class="line">    .ucode  = 0x800,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01058">1058</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a6d4ddf996cabefe2d7b2ec859ed79889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d4ddf996cabefe2d7b2ec859ed79889">&#9670;&nbsp;</a></span>hsw_mem_load_uops_l3_miss_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_mem_load_uops_l3_miss_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;LOCAL_DRAM&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Retired load uops missing L3 cache but hitting local memory&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;REMOTE_DRAM&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of retired load uops that missed L3 but were service by remote RAM, snoop not needed, snoop miss, snoop hit data not forwarded (Precise Event)&quot;</span>,</div>
<div class="line">     .ucode = 0x400,</div>
<div class="line">     .umodel = <a class="code" href="pfmlib_8h.html#af89a87c84579eefa54ff283ff875360da4f9d5ee207983cae955c237bae37a39c">PFM_PMU_INTEL_HSW_EP</a>,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;REMOTE_HITM&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of retired load uops whose data sources was remote HITM (Precise Event)&quot;</span>,</div>
<div class="line">     .ucode = 0x1000,</div>
<div class="line">     .umodel = <a class="code" href="pfmlib_8h.html#af89a87c84579eefa54ff283ff875360da4f9d5ee207983cae955c237bae37a39c">PFM_PMU_INTEL_HSW_EP</a>,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">   },</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;REMOTE_FWD&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Load uops that miss in the L3 whose data source was forwarded from a remote cache (Precise Event)&quot;</span>,</div>
<div class="line">     .ucode = 0x2000,</div>
<div class="line">     .umodel = <a class="code" href="pfmlib_8h.html#af89a87c84579eefa54ff283ff875360da4f9d5ee207983cae955c237bae37a39c">PFM_PMU_INTEL_HSW_EP</a>,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib_8h_html_af89a87c84579eefa54ff283ff875360da4f9d5ee207983cae955c237bae37a39c"><div class="ttname"><a href="pfmlib_8h.html#af89a87c84579eefa54ff283ff875360da4f9d5ee207983cae955c237bae37a39c">PFM_PMU_INTEL_HSW_EP</a></div><div class="ttdeci">@ PFM_PMU_INTEL_HSW_EP</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib_8h_source.html#l00247">pfmlib.h:247</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01081">1081</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a14002201e25fee31ba6a6f9b7e2473a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14002201e25fee31ba6a6f9b7e2473a0">&#9670;&nbsp;</a></span>hsw_mem_load_uops_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_mem_load_uops_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01107">1107</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a637cc0bffedeae254f920eab51adc9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a637cc0bffedeae254f920eab51adc9bc">&#9670;&nbsp;</a></span>hsw_mem_trans_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_mem_trans_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname  = <span class="stringliteral">&quot;LOAD_LATENCY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Memory load instructions retired above programmed clocks, minimum threshold value is 3 (Precise Event and ldlat required)&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac55bd7b68f8adfddd442d32c4ab838a0">INTEL_X86_LDLAT</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname  = <span class="stringliteral">&quot;LATENCY_ABOVE_THRESHOLD&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Memory load instructions retired above programmed clocks, minimum threshold value is 3 (Precise Event and ldlat required)&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;LOAD_LATENCY&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac55bd7b68f8adfddd442d32c4ab838a0">INTEL_X86_LDLAT</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#aa0e00f9991b4371d7fc1d5d5dbbae79f">INTEL_X86_NO_AUTOENCODE</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_aa0e00f9991b4371d7fc1d5d5dbbae79f"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#aa0e00f9991b4371d7fc1d5d5dbbae79f">INTEL_X86_NO_AUTOENCODE</a></div><div class="ttdeci">#define INTEL_X86_NO_AUTOENCODE</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00092">pfmlib_intel_x86_priv.h:92</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_ac55bd7b68f8adfddd442d32c4ab838a0"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#ac55bd7b68f8adfddd442d32c4ab838a0">INTEL_X86_LDLAT</a></div><div class="ttdeci">#define INTEL_X86_LDLAT</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00094">pfmlib_intel_x86_priv.h:94</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01145">1145</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a979b19e25513e6b45bcbae632be5d0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a979b19e25513e6b45bcbae632be5d0ed">&#9670;&nbsp;</a></span>hsw_mem_uops_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_mem_uops_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01159">1159</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a831edf2f0651748e94f820772d869467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a831edf2f0651748e94f820772d869467">&#9670;&nbsp;</a></span>hsw_misalign_mem_ref</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_misalign_mem_ref[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;LOADS&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Speculative cache-line split load uops dispatched to the L1D&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;STORES&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Speculative cache-line split store-address uops dispatched to L1D&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01197">1197</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="aa44e184eaf1e7f85e8c8d93fba36ad3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa44e184eaf1e7f85e8c8d93fba36ad3f">&#9670;&nbsp;</a></span>hsw_move_elimination</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_move_elimination[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;INT_ELIMINATED&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of integer Move Elimination candidate uops that were eliminated&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;SIMD_ELIMINATED&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of SIMD Move Elimination candidate uops that were eliminated&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;INT_NOT_ELIMINATED&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of integer Move Elimination candidate uops that were not eliminated&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;SIMD_NOT_ELIMINATED&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of SIMD Move Elimination candidate uops that were not eliminated&quot;</span>,</div>
<div class="line">    .ucode  = 0x800,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01210">1210</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a8b7cb02439bc0b02f79b45d8afdfb3f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b7cb02439bc0b02f79b45d8afdfb3f3">&#9670;&nbsp;</a></span>hsw_offcore_requests</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_offcore_requests[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname  = <span class="stringliteral">&quot;DEMAND_DATA_RD&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Demand data read requests sent to uncore (use with HT off only)&quot;</span>,</div>
<div class="line">    .ucode = 0x100,</div>
<div class="line">    .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;DEMAND_CODE_RD&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Demand code read requests sent to uncore (use with HT off only)&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;DEMAND_RFO&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Demand RFOs requests sent to uncore (use with HT off only)&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ALL_DATA_RD&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Data read requests sent to uncore (use with HT off only)&quot;</span>,</div>
<div class="line">    .ucode  = 0x800,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01233">1233</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="ad83cae024facb529a596c9a1e097349f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad83cae024facb529a596c9a1e097349f">&#9670;&nbsp;</a></span>hsw_offcore_requests_buffer</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_offcore_requests_buffer[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">   { .uname  = <span class="stringliteral">&quot;SQ_FULL&quot;</span>,</div>
<div class="line">     .udesc  = <span class="stringliteral">&quot;Number of cycles the offcore requests buffer is full&quot;</span>,</div>
<div class="line">     .ucode = 0x0100,</div>
<div class="line">     .uflags= <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">   },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l02225">2225</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a8975146f235b23797d3bbe7272263703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8975146f235b23797d3bbe7272263703">&#9670;&nbsp;</a></span>hsw_offcore_requests_outstanding</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_offcore_requests_outstanding[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l02029">2029</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="af85aded4541e470a051abfde0764bd4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af85aded4541e470a051abfde0764bd4e">&#9670;&nbsp;</a></span>hsw_offcore_response</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_offcore_response[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01603">1603</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a5d629c78f3bcb5af8894a43bdb6df8d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d629c78f3bcb5af8894a43bdb6df8d5">&#9670;&nbsp;</a></span>hsw_other_assists</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_other_assists[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;AVX_TO_SSE&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of transitions from AVX-256 to legacy SSE when penalty applicable&quot;</span>,</div>
<div class="line">    .ucode  = 0x800,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;SSE_TO_AVX&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of transitions from legacy SSE to AVX-256 when penalty applicable&quot;</span>,</div>
<div class="line">    .ucode  = 0x1000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ANY_WB_ASSIST&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of times any microcode assist is invoked by HW upon uop writeback&quot;</span>,</div>
<div class="line">    .ucode  = 0x4000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01256">1256</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a8800e5d121521c76d99aa1b69fb7f1d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8800e5d121521c76d99aa1b69fb7f1d7">&#9670;&nbsp;</a></span>hsw_page_walker_loads</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_page_walker_loads[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l02096">2096</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a0d2121496350fe5b992a91fc91d5ed53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d2121496350fe5b992a91fc91d5ed53">&#9670;&nbsp;</a></span>hsw_resource_stalls</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_resource_stalls[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ANY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles Allocation is stalled due to Resource Related reason&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ALL&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles Allocation is stalled due to Resource Related reason&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;ANY&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;RS&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Stall cycles caused by absence of eligible entries in Reservation Station (RS)&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;SB&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles Allocator is stalled due to Store Buffer full (not including draining from synch)&quot;</span>,</div>
<div class="line">    .ucode  = 0x800,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;ROB&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;ROB full stall cycles&quot;</span>,</div>
<div class="line">    .ucode  = 0x1000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01274">1274</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a84ebee689d552c146afdfb2f0cb5a573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ebee689d552c146afdfb2f0cb5a573">&#9670;&nbsp;</a></span>hsw_rob_misc_events</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_rob_misc_events[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;LBR_INSERTS&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Count each time an new Last Branch Record (LBR) is inserted&quot;</span>,</div>
<div class="line">    .ucode  = 0x2000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01303">1303</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="af1b1f2b04b2198b23488ef8c6263577f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1b1f2b04b2198b23488ef8c6263577f">&#9670;&nbsp;</a></span>hsw_rs_events</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_rs_events[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname  = <span class="stringliteral">&quot;EMPTY_CYCLES&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Cycles the Reservation Station (RS) is empty for this thread&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname  = <span class="stringliteral">&quot;EMPTY_END&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Counts number of time the Reservation Station (RS) goes from empty to non-empty&quot;</span>,</div>
<div class="line">    .ucode  = 0x100 | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7e0ba9da05626abc9d7ba4ad3193b11e">INTEL_X86_MOD_INV</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a86fe65c5b5c8ecfdaf471c5625b06a0e">INTEL_X86_MOD_EDGE</a> | (1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>), </div>
<div class="line">    .uequiv = <span class="stringliteral">&quot;EMPTY_CYCLES:c=1:e:i&quot;</span>,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#abe8af27ec2e6e09ebaf7d5aa3d385e39">_INTEL_X86_ATTR_E</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a23fc13339399c98173f60912f9c595e3">_INTEL_X86_ATTR_I</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a23fc13339399c98173f60912f9c595e3"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a23fc13339399c98173f60912f9c595e3">_INTEL_X86_ATTR_I</a></div><div class="ttdeci">#define _INTEL_X86_ATTR_I</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00174">pfmlib_intel_x86_priv.h:174</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a7e0ba9da05626abc9d7ba4ad3193b11e"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a7e0ba9da05626abc9d7ba4ad3193b11e">INTEL_X86_MOD_INV</a></div><div class="ttdeci">#define INTEL_X86_MOD_INV</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00223">pfmlib_intel_x86_priv.h:223</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01311">1311</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="ac9712742b7ab694b1f6f7648309aef20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9712742b7ab694b1f6f7648309aef20">&#9670;&nbsp;</a></span>hsw_rtm_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_rtm_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01920">1920</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a7a30956051e0d4778c6d8c659904873c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a30956051e0d4778c6d8c659904873c">&#9670;&nbsp;</a></span>hsw_sq_misc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_sq_misc[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;SPLIT_LOCK&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of split locks in the super queue (SQ)&quot;</span>,</div>
<div class="line">    .ucode  = 0x1000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l02241">2241</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a3ececd07c1513f486c87facb4aef6523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ececd07c1513f486c87facb4aef6523">&#9670;&nbsp;</a></span>hsw_tlb_flush</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_tlb_flush[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;DTLB_THREAD&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Count number of DTLB flushes of thread-specific entries&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;STLB_ANY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Count number of any STLB flushes&quot;</span>,</div>
<div class="line">    .ucode  = 0x2000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01326">1326</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="ac375dda46a9ce0deea64b497339ccbad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac375dda46a9ce0deea64b497339ccbad">&#9670;&nbsp;</a></span>hsw_tx_exec</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_tx_exec[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MISC1&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MISC2&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of times a class of instructions that may cause a transactional abort was executed inside a transactional region&quot;</span>,</div>
<div class="line">    .ucode  = 0x200,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MISC3&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of times an instruction execution caused the supported nest count to be exceeded&quot;</span>,</div>
<div class="line">    .ucode  = 0x400,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MISC4&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of times an instruction with HLE xbegin prefix was executed inside a RTM transactional region&quot;</span>,</div>
<div class="line">    .ucode  = 0x800,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname = <span class="stringliteral">&quot;MISC5&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Number of times an instruction with HLE xacquire prefix was executed inside a RTM transactional region&quot;</span>,</div>
<div class="line">    .ucode  = 0x1000,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l02001">2001</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="ac0d9e1d24cf4c3430e4c169820164d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d9e1d24cf4c3430e4c169820164d83">&#9670;&nbsp;</a></span>hsw_tx_mem</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_tx_mem[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01963">1963</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a4f1f6bdd2f737acfe2128daeb1c5a9b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f1f6bdd2f737acfe2128daeb1c5a9b7">&#9670;&nbsp;</a></span>hsw_uops_executed</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_uops_executed[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01339">1339</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a646d5f6f154d2b4cd5c2c16706cdbce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a646d5f6f154d2b4cd5c2c16706cdbce4">&#9670;&nbsp;</a></span>hsw_uops_executed_port</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_uops_executed_port[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01412">1412</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="afac6680f0cea4288719c5aea4c2ce64a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac6680f0cea4288719c5aea4c2ce64a">&#9670;&nbsp;</a></span>hsw_uops_issued</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_uops_issued[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01511">1511</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="aa75fb98f8d089a4c778aad3048574d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa75fb98f8d089a4c778aad3048574d63">&#9670;&nbsp;</a></span>hsw_uops_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> hsw_uops_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l01556">1556</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
<a id="a1b8efca1bd0e72db48ee48c41b051a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b8efca1bd0e72db48ee48c41b051a81">&#9670;&nbsp;</a></span>intel_hsw_pe</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__entry__t.html">intel_x86_entry_t</a> intel_hsw_pe[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__hsw__events_8h_source.html#l02249">2249</a> of file <a class="el" href="intel__hsw__events_8h_source.html">intel_hsw_events.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 5 2024 23:54:11 for Digital-SuperTwin by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
