---
layout: page
title: CMOS Design
permalink: /cmos/
---

<p><strong>NOTE:</strong><br>
This page will eventually be filled with my notes and code examples corresponding to
<cite>CMOS Circuit Design, Layout & Simultation (Baker), 3rd edition.</cite> It also 
gives me an excuse to re-learn Spice modeling (in this case, using open-source 
ngSpice).</p>

<div style="columns: 2;">

<h3>CMOS (Mostly Mixed-Signal) Design, Layout & Simulation:</h3>

<a href="/pdfs/cmos_layout_sim/ch01-intro.pdf"><strong>Introduction</strong></a>

<a href="/pdfs/cmos_layout_sim/ch02-well.pdf"><strong>Wells</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Patterning;
    Layout;
    Resistance Calculations;
    N-Well/Substrate Diode;
    RC Delay;
    Twin Wells
</div>

<a href="/pdfs/cmos_layout_sim/ch03-metal.pdf"><strong>Metal Layers</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
Bonding pads; 
Metal & Via characteristics; 
Crosstalk; 
Ground Bounce; 
Layout Examples
</div>

<a href="/pdfs/cmos_layout_sim/ch04-active-poly.pdf"><strong>Active & Poly Layers</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Layout;
    Wire Connections;
    ESD Protection
</div>
<a href="/pdfs/cmos_layout_sim/ch05-res-caps-fets.pdf"><strong>Resistors, Capacitors, MOSFETs</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Resistors;
    Capacitors;
    MOSFETs;
    Layout Examples
</div>

<a href="/pdfs/cmos_layout_sim/ch06-mosfet-ops.pdf"><strong>MOSFET basics</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Capacitance;
    Threshold Voltage;
    I/V characteristics;
    Spice Modeling;
    Short-Channel Factors
</div>
<a href="/pdfs/cmos_layout_sim/ch07-fabrication.pdf"><strong>Manufacturing Basics</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Unit Processes;
    Process Integration;
    Backend
</div>

<a href="/pdfs/cmos_layout_sim/ch08-noise.pdf"><strong>Noise</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Signals;
    Circuit Noise;
    Discussion
</div>

<a href="/pdfs/cmos_layout_sim/ch09-analog-models.pdf"><strong>Analog Models</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Long-Channel MOSFETs;
    Short-Channel MOSFETs;
    Noise Modeling
</div>

<a href="/pdfs/cmos_layout_sim/ch10-digital-models.pdf"><strong>Digital Models</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Model;
    Pass Gates;
    Measurements
</div>

<a href="/pdfs/cmos_layout_sim/ch11-inverter.pdf"><strong>Inverters</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    DC Behavior;
    Switching Behavior;
    Layout;
    Large-Load Sizing;
    Other Configurations
</div>

<a href="/pdfs/cmos_layout_sim/ch12-static-logic.pdf"><strong>Static Logic</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    DC Behavior;
    Layout;
    Switching Behavior;
    Complex Gates
</div>

<a href="/pdfs/cmos_layout_sim/ch13-clocked-logic.pdf"><strong>Clocked Logic</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Transmission Gates;
    Applications;
    Latches & FlipFlops;
    Examples
</div>

<a href="/pdfs/cmos_layout_sim/ch14-dynamic-logic.pdf"><strong>Dynamic Logic</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Fundamentals;
    Clocked Logic
</div>

<a href="/pdfs/cmos_layout_sim/ch15-layout-basics.pdf"><strong>Layout Basics</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Chip Layout;
    Steps
</div>

<a href="/pdfs/cmos_layout_sim/ch16-memory-basics.pdf"><strong>Memory Basics</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Arrays;
    Peripheries;
    Bitcells
</div>

<a href="/pdfs/cmos_layout_sim/ch17-sensing.pdf"><strong>Sensing Circuits</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Intro;
    Resistive Memory;
    CMOS Imagers
</div>

<a href="/pdfs/cmos_layout_sim/ch18-special-ckts.pdf"><strong>Special-Purpose Circuits</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Schmitt Triggers;
    Multivibrators;
    Input Buffers;
    Charge Pumps
</div>

<a href="/pdfs/cmos_layout_sim/ch19-digital-plls.pdf"><strong>Digital PLLs</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Phase Detector;
    Voltage-Controlled Oscillator (VCO);
    Loop Filter;
    System Factors;
    Delay-Locked Loops;
    Examples
</div>

<a href="/pdfs/cmos_layout_sim/ch20-current-mirrors.pdf"><strong>Current Mirrors</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Intro;
    Cascoding;
    Biasing
</div>

<a href="/pdfs/cmos_layout_sim/ch21-amplifiers.pdf"><strong>Amplifiers</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Gate-Drain-Connected Loads;
    Current Source Loads;
    Push-Pull Amps
</div>

<a href="/pdfs/cmos_layout_sim/ch22-diff-amplifiers.pdf"><strong>Differential Amplifiers</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Source-Coupled Pair;
    Source Cross-Coupled Pair;
    Cascode Loads;
    Wide-Swing Diff Amps    
</div>

<a href="/pdfs/cmos_layout_sim/ch23-voltage-refs.pdf"><strong>Voltage References</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    MOSFET-Resistor Refs;
    Parasitic Diode-Based Refs
</div>

<a href="/pdfs/cmos_layout_sim/ch24-op-amps.pdf"><strong>Operational Amplifiers (OAs)</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    2-Stage OAs;
    OA with Output Buffer;
    Operational Transconductance Amp (OTA);
    Gain Enhancement;
    Examples
</div>

<a href="/pdfs/cmos_layout_sim/ch25-dynamic-analog-ckts.pdf"><strong>Dynamic Analog Circuits</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    MOSFET switches;
    Fully-Differential Ckts;
    Switched-Capacitor Ckts;
    Examples
</div>

<a href="/pdfs/cmos_layout_sim/ch26-op-amps-p2.pdf"><strong>Operational Amplifiers, Pt.2</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Biasing for Power & Speed;
    Concepts;
    Basic Design;
    Design using Switched-Capacitor CMFB
</div>

<a href="/pdfs/cmos_layout_sim/ch27-nonlinear-analog-ckts.pdf"><strong>Nonlinear Analog Circuits</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Comparators;
    Adaptive Biasing;
    Analog Multipliers
</div>

<a href="/pdfs/cmos_layout_sim/ch28-data-cnvrtr-basics.pdf"><strong>Data Converters</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Analog vs Discrete Time Signals;
    Analog-to-Digital Conversion;
    Sample & Hold (S/H);
    Digital-to-Analog (DAC) Specs;
    Analog-to-Digital (ADC) Specs;
    Mixed-Signal Layout Issues;  
</div>

<a href="/pdfs/cmos_layout_sim/ch29-data-cnvrtr-archs.pdf"><strong>Data Converter Architectures</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    DAC Architectures;
    ADC Architectures; 
</div>

<a href="/pdfs/cmos_layout_sim/ch30-data-cnvrtr-design.pdf"><strong>Data Converter Designs</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    R-2R DAC Topologies;
    OAs in Data Converters;
    Implementing ADCs
</div>

<a href="/pdfs/cmos_layout_sim/ch31-feedback-amps.pdf"><strong>Feedback Amplifiers</strong></a>
<div style="border: 1px solid black; padding: 0.5em;">
    Feedback Equation;
    Negative Feedback Properties;
    Recognizing Feedback Topologies;
    Voltage Amp (Series-Shunt Feedback);
    Transimpedance Amp (Shunt-Shunt Feedback);
    Transconductance Amp (Series-Series Feedback);
    Current Amp (Shunt-Series Feedback);
    Stability;
    Examples
</div>

</div>