Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Aug 20 18:42:59 2016
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -rpx GPIO_demo_timing_summary_routed.rpx
| Design       : GPIO_demo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.000        0.000                      0                  630        0.067        0.000                      0                  630        3.000        0.000                       0                   354  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.000        0.000                      0                  630        0.067        0.000                      0                  630        4.130        0.000                       0                   350  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 1.232ns (22.725%)  route 4.189ns (77.275%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.557    -0.955    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X10Y54         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=11, routed)          0.815     0.378    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[3]
    SLICE_X10Y54         LUT4 (Prop_lut4_I3_O)        0.146     0.524 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5/O
                         net (fo=5, routed)           1.102     1.626    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I0_O)        0.328     1.954 f  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_new_i_2/O
                         net (fo=3, routed)           0.621     2.575    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/eqOp_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.124     2.699 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=9, routed)           1.040     3.740    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc_reg[0]
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.116     3.856 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_1/O
                         net (fo=8, routed)           0.611     4.466    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X8Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.441     7.704    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X8Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[1]/C
                         clock pessimism              0.562     8.266    
                         clock uncertainty           -0.072     8.194    
    SLICE_X8Y52          FDRE (Setup_fdre_C_R)       -0.728     7.466    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[1]
  -------------------------------------------------------------------
                         required time                          7.466    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 1.232ns (22.725%)  route 4.189ns (77.275%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.557    -0.955    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X10Y54         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=11, routed)          0.815     0.378    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[3]
    SLICE_X10Y54         LUT4 (Prop_lut4_I3_O)        0.146     0.524 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5/O
                         net (fo=5, routed)           1.102     1.626    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I0_O)        0.328     1.954 f  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_new_i_2/O
                         net (fo=3, routed)           0.621     2.575    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/eqOp_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.124     2.699 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=9, routed)           1.040     3.740    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc_reg[0]
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.116     3.856 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_1/O
                         net (fo=8, routed)           0.611     4.466    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X8Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.441     7.704    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X8Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[2]/C
                         clock pessimism              0.562     8.266    
                         clock uncertainty           -0.072     8.194    
    SLICE_X8Y52          FDRE (Setup_fdre_C_R)       -0.728     7.466    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[2]
  -------------------------------------------------------------------
                         required time                          7.466    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 1.232ns (22.725%)  route 4.189ns (77.275%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.557    -0.955    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X10Y54         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=11, routed)          0.815     0.378    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[3]
    SLICE_X10Y54         LUT4 (Prop_lut4_I3_O)        0.146     0.524 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5/O
                         net (fo=5, routed)           1.102     1.626    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I0_O)        0.328     1.954 f  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_new_i_2/O
                         net (fo=3, routed)           0.621     2.575    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/eqOp_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.124     2.699 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=9, routed)           1.040     3.740    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc_reg[0]
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.116     3.856 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_1/O
                         net (fo=8, routed)           0.611     4.466    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X8Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.441     7.704    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X8Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[3]/C
                         clock pessimism              0.562     8.266    
                         clock uncertainty           -0.072     8.194    
    SLICE_X8Y52          FDRE (Setup_fdre_C_R)       -0.728     7.466    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[3]
  -------------------------------------------------------------------
                         required time                          7.466    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 1.232ns (22.225%)  route 4.311ns (77.775%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 7.770 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.557    -0.955    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X10Y54         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=11, routed)          0.815     0.378    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[3]
    SLICE_X10Y54         LUT4 (Prop_lut4_I3_O)        0.146     0.524 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5/O
                         net (fo=5, routed)           1.102     1.626    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I0_O)        0.328     1.954 f  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_new_i_2/O
                         net (fo=3, routed)           0.621     2.575    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/eqOp_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.124     2.699 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=9, routed)           1.040     3.740    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc_reg[0]
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.116     3.856 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_1/O
                         net (fo=8, routed)           0.733     4.588    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X7Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.507     7.770    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X7Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[0]/C
                         clock pessimism              0.562     8.332    
                         clock uncertainty           -0.072     8.260    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.633     7.627    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[0]
  -------------------------------------------------------------------
                         required time                          7.627    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 1.232ns (22.225%)  route 4.311ns (77.775%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 7.770 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.557    -0.955    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X10Y54         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=11, routed)          0.815     0.378    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[3]
    SLICE_X10Y54         LUT4 (Prop_lut4_I3_O)        0.146     0.524 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5/O
                         net (fo=5, routed)           1.102     1.626    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I0_O)        0.328     1.954 f  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_new_i_2/O
                         net (fo=3, routed)           0.621     2.575    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/eqOp_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.124     2.699 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=9, routed)           1.040     3.740    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc_reg[0]
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.116     3.856 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_1/O
                         net (fo=8, routed)           0.733     4.588    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X7Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.507     7.770    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X7Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[4]/C
                         clock pessimism              0.562     8.332    
                         clock uncertainty           -0.072     8.260    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.633     7.627    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                          7.627    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 1.232ns (22.225%)  route 4.311ns (77.775%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 7.770 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.557    -0.955    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X10Y54         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=11, routed)          0.815     0.378    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[3]
    SLICE_X10Y54         LUT4 (Prop_lut4_I3_O)        0.146     0.524 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5/O
                         net (fo=5, routed)           1.102     1.626    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I0_O)        0.328     1.954 f  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_new_i_2/O
                         net (fo=3, routed)           0.621     2.575    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/eqOp_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.124     2.699 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=9, routed)           1.040     3.740    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc_reg[0]
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.116     3.856 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_1/O
                         net (fo=8, routed)           0.733     4.588    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X7Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.507     7.770    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X7Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[7]/C
                         clock pessimism              0.562     8.332    
                         clock uncertainty           -0.072     8.260    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.633     7.627    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[7]
  -------------------------------------------------------------------
                         required time                          7.627    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.232ns (23.770%)  route 3.951ns (76.230%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.557    -0.955    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X10Y54         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=11, routed)          0.815     0.378    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[3]
    SLICE_X10Y54         LUT4 (Prop_lut4_I3_O)        0.146     0.524 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5/O
                         net (fo=5, routed)           1.102     1.626    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I0_O)        0.328     1.954 f  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_new_i_2/O
                         net (fo=3, routed)           0.621     2.575    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/eqOp_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.124     2.699 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=9, routed)           1.040     3.740    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc_reg[0]
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.116     3.856 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_1/O
                         net (fo=8, routed)           0.373     4.228    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X8Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.440     7.703    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X8Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[5]/C
                         clock pessimism              0.562     8.265    
                         clock uncertainty           -0.072     8.193    
    SLICE_X8Y53          FDRE (Setup_fdre_C_R)       -0.728     7.465    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[5]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -4.228    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.232ns (23.770%)  route 3.951ns (76.230%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.557    -0.955    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X10Y54         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=11, routed)          0.815     0.378    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[3]
    SLICE_X10Y54         LUT4 (Prop_lut4_I3_O)        0.146     0.524 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5/O
                         net (fo=5, routed)           1.102     1.626    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_5_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I0_O)        0.328     1.954 f  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_new_i_2/O
                         net (fo=3, routed)           0.621     2.575    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/eqOp_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.124     2.699 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=9, routed)           1.040     3.740    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc_reg[0]
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.116     3.856 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_1/O
                         net (fo=8, routed)           0.373     4.228    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X8Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.440     7.703    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X8Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[6]/C
                         clock pessimism              0.562     8.265    
                         clock uncertainty           -0.072     8.193    
    SLICE_X8Y53          FDRE (Setup_fdre_C_R)       -0.728     7.465    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[6]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -4.228    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 2.570ns (45.602%)  route 3.066ns (54.398%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 7.773 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.623    -0.889    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.212     0.779    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X2Y52          LUT3 (Prop_lut3_I1_O)        0.124     0.903 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.903    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.416 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.416    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.533    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.772 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.833     2.606    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[10]
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.301     2.907 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.907    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.398 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.020     4.418    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X3Y51          LUT5 (Prop_lut5_I3_O)        0.329     4.747 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     4.747    Inst_vga_ctrl/Inst_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.510     7.773    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X3Y51          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.562     8.335    
                         clock uncertainty           -0.072     8.263    
    SLICE_X3Y51          FDRE (Setup_fdre_C_D)        0.031     8.294    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -4.747    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_inc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.890ns (17.489%)  route 4.199ns (82.511%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 7.772 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.557    -0.955    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X10Y55         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[3]/Q
                         net (fo=53, routed)          1.140     0.703    Inst_vga_ctrl/Inst_MouseCtl/state[3]
    SLICE_X4Y55          LUT3 (Prop_lut3_I2_O)        0.124     0.827 r  Inst_vga_ctrl/Inst_MouseCtl/x_inc[5]_i_3/O
                         net (fo=2, routed)           0.653     1.480    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]_4
    SLICE_X4Y54          LUT6 (Prop_lut6_I1_O)        0.124     1.604 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/x_inc[5]_i_2/O
                         net (fo=9, routed)           1.336     2.940    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/x_inc_reg[0]
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.124     3.064 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/x_inc[5]_i_1/O
                         net (fo=5, routed)           1.070     4.134    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_4
    SLICE_X3Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_inc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         1.509     7.772    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X3Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_inc_reg[4]/C
                         clock pessimism              0.562     8.334    
                         clock uncertainty           -0.072     8.262    
    SLICE_X3Y53          FDRE (Setup_fdre_C_R)       -0.429     7.833    Inst_vga_ctrl/Inst_MouseCtl/x_inc_reg[4]
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                  3.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.549%)  route 0.183ns (56.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    Inst_vga_ctrl/pxl_clk
    SLICE_X3Y50          FDRE                                         r  Inst_vga_ctrl/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  Inst_vga_ctrl/v_sync_reg_reg/Q
                         net (fo=24, routed)          0.183    -0.264    Inst_vga_ctrl/v_sync_reg
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X2Y49          FDRE (Hold_fdre_C_CE)       -0.016    -0.330    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.549%)  route 0.183ns (56.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    Inst_vga_ctrl/pxl_clk
    SLICE_X3Y50          FDRE                                         r  Inst_vga_ctrl/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  Inst_vga_ctrl/v_sync_reg_reg/Q
                         net (fo=24, routed)          0.183    -0.264    Inst_vga_ctrl/v_sync_reg
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X2Y49          FDRE (Hold_fdre_C_CE)       -0.016    -0.330    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.549%)  route 0.183ns (56.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    Inst_vga_ctrl/pxl_clk
    SLICE_X3Y50          FDRE                                         r  Inst_vga_ctrl/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  Inst_vga_ctrl/v_sync_reg_reg/Q
                         net (fo=24, routed)          0.183    -0.264    Inst_vga_ctrl/v_sync_reg
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X2Y49          FDRE (Hold_fdre_C_CE)       -0.016    -0.330    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.549%)  route 0.183ns (56.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    Inst_vga_ctrl/pxl_clk
    SLICE_X3Y50          FDRE                                         r  Inst_vga_ctrl/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  Inst_vga_ctrl/v_sync_reg_reg/Q
                         net (fo=24, routed)          0.183    -0.264    Inst_vga_ctrl/v_sync_reg
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X2Y49          FDRE (Hold_fdre_C_CE)       -0.016    -0.330    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.549%)  route 0.183ns (56.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    Inst_vga_ctrl/pxl_clk
    SLICE_X3Y50          FDRE                                         r  Inst_vga_ctrl/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  Inst_vga_ctrl/v_sync_reg_reg/Q
                         net (fo=24, routed)          0.183    -0.264    Inst_vga_ctrl/v_sync_reg
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[3]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X2Y49          FDRE (Hold_fdre_C_CE)       -0.016    -0.330    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.549%)  route 0.183ns (56.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    Inst_vga_ctrl/pxl_clk
    SLICE_X3Y50          FDRE                                         r  Inst_vga_ctrl/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  Inst_vga_ctrl/v_sync_reg_reg/Q
                         net (fo=24, routed)          0.183    -0.264    Inst_vga_ctrl/v_sync_reg
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[7]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X2Y49          FDRE (Hold_fdre_C_CE)       -0.016    -0.330    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[7]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.549%)  route 0.183ns (56.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    Inst_vga_ctrl/pxl_clk
    SLICE_X3Y50          FDRE                                         r  Inst_vga_ctrl/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  Inst_vga_ctrl/v_sync_reg_reg/Q
                         net (fo=24, routed)          0.183    -0.264    Inst_vga_ctrl/v_sync_reg
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[8]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X2Y49          FDRE (Hold_fdre_C_CE)       -0.016    -0.330    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[8]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.579%)  route 0.230ns (58.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X2Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[7]/Q
                         net (fo=1, routed)           0.230    -0.193    Inst_vga_ctrl/xpos[7]
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[7]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.053    -0.261    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[7]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.596    -0.585    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X3Y49          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.390    Inst_vga_ctrl/xpos[1]
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.076    -0.496    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.949%)  route 0.305ns (65.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.593    -0.588    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X2Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[11]/Q
                         net (fo=1, routed)           0.305    -0.119    Inst_vga_ctrl/xpos[11]
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.076    -0.238    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y55      Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y55      Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y55      Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y55     Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y56      Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y62      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y58      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y61      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/bit_count_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y55      Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y55      Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y62      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y58      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y61      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/bit_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y61      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/bit_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y61      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/bit_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y61      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/bit_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y61      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/bit_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y61      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/bit_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y64      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y64      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y64      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y64      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y62      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y51      Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y51      Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y52      Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y52      Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y52      Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



