
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XilinxVitis/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.cache/ip 
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1070.438 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xazu5ev-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Device 21-403] Loading part xazu5ev-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14468
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1582.496 ; gain = 234.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/.Xil/Vivado-8720-DESKTOP-0FF260C/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (1#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/.Xil/Vivado-8720-DESKTOP-0FF260C/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/.Xil/Vivado-8720-DESKTOP-0FF260C/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (2#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/.Xil/Vivado-8720-DESKTOP-0FF260C/realtime/design_1_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:165]
WARNING: [Synth 8-7071] port 'M00_AXI_awuser' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:165]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:165]
WARNING: [Synth 8-7071] port 'M00_AXI_aruser' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:165]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_0' has 95 connections declared, but only 91 given [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:165]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/.Xil/Vivado-8720-DESKTOP-0FF260C/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (3#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/.Xil/Vivado-8720-DESKTOP-0FF260C/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_pl_bram_ctrl_0_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/.Xil/Vivado-8720-DESKTOP-0FF260C/realtime/design_1_pl_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pl_bram_ctrl_0_0' (4#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/.Xil/Vivado-8720-DESKTOP-0FF260C/realtime/design_1_pl_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/.Xil/Vivado-8720-DESKTOP-0FF260C/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (5#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/.Xil/Vivado-8720-DESKTOP-0FF260C/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:302]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:302]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:302]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:302]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:302]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:309]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/.Xil/Vivado-8720-DESKTOP-0FF260C/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_0' (6#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/.Xil/Vivado-8720-DESKTOP-0FF260C/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/.Xil/Vivado-8720-DESKTOP-0FF260C/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (7#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/.Xil/Vivado-8720-DESKTOP-0FF260C/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pl_bram_ctrl_0'. This will prevent further optimization [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:272]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:309]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'blk_mem_gen_0'. This will prevent further optimization [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:257]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'zynq_ultra_ps_e_0'. This will prevent further optimization [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:319]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (8#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (9#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1636.086 ; gain = 287.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1653.953 ; gain = 305.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1653.953 ; gain = 305.684
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1653.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:2]
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc:2]
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_pl_bram_ctrl_0_0/design_1_pl_bram_ctrl_0_0/design_1_pl_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/pl_bram_ctrl_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_pl_bram_ctrl_0_0/design_1_pl_bram_ctrl_0_0/design_1_pl_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/pl_bram_ctrl_0'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1711.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1711.953 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1711.957 ; gain = 363.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xazu5ev-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1711.957 ; gain = 363.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pl_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1711.957 ; gain = 363.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1711.957 ; gain = 363.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1711.957 ; gain = 363.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2150.180 ; gain = 801.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2150.180 ; gain = 801.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2170.035 ; gain = 821.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2174.824 ; gain = 826.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2174.824 ; gain = 826.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2174.824 ; gain = 826.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2174.824 ; gain = 826.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2174.824 ; gain = 826.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2174.824 ; gain = 826.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_axi_bram_ctrl_0_0   |         1|
|2     |design_1_axi_smc_0           |         1|
|3     |design_1_blk_mem_gen_0_0     |         1|
|4     |design_1_pl_bram_ctrl_0_0    |         1|
|5     |design_1_rst_ps8_0_99M_0     |         1|
|6     |design_1_system_ila_0_0      |         1|
|7     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_axi_bram_ctrl_0   |     1|
|2     |design_1_axi_smc           |     1|
|3     |design_1_blk_mem_gen_0     |     1|
|4     |design_1_pl_bram_ctrl_0    |     1|
|5     |design_1_rst_ps8_0_99M     |     1|
|6     |design_1_system_ila_0      |     1|
|7     |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2174.824 ; gain = 826.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2174.824 ; gain = 768.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2174.824 ; gain = 826.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2174.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2211.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2216.059 ; gain = 1145.621
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/20_bram_test/vivado/bram_test.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 16:10:12 2020...
