/*
 * Copyright (C) 2013 Red Hat
 * Author: Rob Clark <robdclark@gmail.com>
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published by
 * the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include "msm_gpu.h"
#include "msm_gem.h"
#include "msm_mmu.h"


/*
 * Power Management:
 */

#ifdef DOWNSTREAM_CONFIG_MSM_BUS_SCALING
#include <mach/board.h>
static void bs_init(struct msm_gpu *gpu)
{
	if (gpu->bus_scale_table) {
		gpu->bsc = msm_bus_scale_register_client(gpu->bus_scale_table);
		DBG("bus scale client: %08x", gpu->bsc);
	}
}

static void bs_fini(struct msm_gpu *gpu)
{
	if (gpu->bsc) {
		msm_bus_scale_unregister_client(gpu->bsc);
		gpu->bsc = 0;
	}
}

static void bs_set(struct msm_gpu *gpu, int idx)
{
	if (gpu->bsc) {
		DBG("set bus scaling: %d", idx);
		msm_bus_scale_client_update_request(gpu->bsc, idx);
	}
}
#else
static void bs_init(struct msm_gpu *gpu) {}
static void bs_fini(struct msm_gpu *gpu) {}
static void bs_set(struct msm_gpu *gpu, int idx) {}
#endif

static int enable_pwrrail(struct msm_gpu *gpu)
{
	struct drm_device *dev = gpu->dev;
	int ret = 0;

	if (gpu->gpu_reg) {
		ret = regulator_enable(gpu->gpu_reg);
		if (ret) {
			dev_err(dev->dev, "failed to enable 'gpu_reg': %d\n", ret);
			return ret;
		}
	}

	if (gpu->gpu_cx) {
		ret = regulator_enable(gpu->gpu_cx);
		if (ret) {
			dev_err(dev->dev, "failed to enable 'gpu_cx': %d\n", ret);
			return ret;
		}
	}

	return 0;
}

static int disable_pwrrail(struct msm_gpu *gpu)
{
	if (gpu->gpu_cx)
		regulator_disable(gpu->gpu_cx);
	if (gpu->gpu_reg)
		regulator_disable(gpu->gpu_reg);
	return 0;
}

static int enable_clk(struct msm_gpu *gpu)
{
	uint32_t rate = gpu->gpufreq[gpu->active_level];
	int i;

	if (gpu->core_clk)
		clk_set_rate(gpu->core_clk, rate);

	if (gpu->rbbmtimer_clk)
		clk_set_rate(gpu->rbbmtimer_clk, 19200000);

	for (i = gpu->nr_clocks - 1; i >= 0; i--)
		if (gpu->grp_clks[i])
			clk_prepare(gpu->grp_clks[i]);

	for (i = gpu->nr_clocks - 1; i >= 0; i--)
		if (gpu->grp_clks[i])
			clk_enable(gpu->grp_clks[i]);

	return 0;
}

static int disable_clk(struct msm_gpu *gpu)
{
	uint32_t rate = gpu->gpufreq[gpu->nr_pwrlevels - 1];
	int i;

	for (i = gpu->nr_clocks - 1; i >= 0; i--)
		if (gpu->grp_clks[i])
			clk_disable(gpu->grp_clks[i]);

	for (i = gpu->nr_clocks - 1; i >= 0; i--)
		if (gpu->grp_clks[i])
			clk_unprepare(gpu->grp_clks[i]);

	if (gpu->core_clk)
		clk_set_rate(gpu->core_clk, rate);

	if (gpu->rbbmtimer_clk)
		clk_set_rate(gpu->rbbmtimer_clk, 0);

	return 0;
}

static int enable_axi(struct msm_gpu *gpu)
{
	if (gpu->ebi1_clk)
		clk_prepare_enable(gpu->ebi1_clk);

	if (gpu->busfreq[gpu->active_level])
		bs_set(gpu, gpu->busfreq[gpu->active_level]);
	return 0;
}

static int disable_axi(struct msm_gpu *gpu)
{
	if (gpu->ebi1_clk)
		clk_disable_unprepare(gpu->ebi1_clk);

	if (gpu->busfreq[gpu->active_level])
		bs_set(gpu, 0);
	return 0;
}

int msm_gpu_pm_resume(struct msm_gpu *gpu)
{
	struct drm_device *dev = gpu->dev;
	struct msm_drm_private *priv = dev->dev_private;
	struct platform_device *pdev = priv->gpu_pdev;
	int ret;

	DBG("%s: active_cnt=%d", gpu->name, gpu->active_cnt);

	WARN_ON(!mutex_is_locked(&dev->struct_mutex));

	if (gpu->active_cnt++ > 0)
		return 0;

	if (WARN_ON(gpu->active_cnt <= 0))
		return -EINVAL;

	WARN_ON(pm_runtime_get_sync(&pdev->dev) < 0);

	ret = enable_pwrrail(gpu);
	if (ret)
		return ret;

	ret = enable_clk(gpu);
	if (ret)
		return ret;

	ret = enable_axi(gpu);
	if (ret)
		return ret;

	if (gpu->aspace && gpu->aspace->mmu)
		msm_mmu_enable(gpu->aspace->mmu);

	return 0;
}

int msm_gpu_pm_suspend(struct msm_gpu *gpu)
{
	struct drm_device *dev = gpu->dev;
	struct msm_drm_private *priv = dev->dev_private;
	struct platform_device *pdev = priv->gpu_pdev;
	int ret;

	DBG("%s: active_cnt=%d", gpu->name, gpu->active_cnt);

	WARN_ON(!mutex_is_locked(&dev->struct_mutex));

	if (--gpu->active_cnt > 0)
		return 0;

	if (WARN_ON(gpu->active_cnt < 0))
		return -EINVAL;

	if (gpu->aspace && gpu->aspace->mmu)
		msm_mmu_disable(gpu->aspace->mmu);

	ret = disable_axi(gpu);
	if (ret)
		return ret;

	ret = disable_clk(gpu);
	if (ret)
		return ret;

	ret = disable_pwrrail(gpu);
	if (ret)
		return ret;

	pm_runtime_put(&pdev->dev);
	return 0;
}

/*
 * Inactivity detection (for suspend):
 */

static void inactive_worker(struct work_struct *work)
{
	struct msm_gpu *gpu = container_of(work, struct msm_gpu, inactive_work);
	struct drm_device *dev = gpu->dev;

	if (gpu->inactive)
		return;

	DBG("%s: inactive!\n", gpu->name);
	mutex_lock(&dev->struct_mutex);
	if (!(msm_gpu_active(gpu) || gpu->inactive)) {
		disable_axi(gpu);
		disable_clk(gpu);
		gpu->inactive = true;
	}
	mutex_unlock(&dev->struct_mutex);
}

static void inactive_handler(unsigned long data)
{
	struct msm_gpu *gpu = (struct msm_gpu *)data;
	struct msm_drm_private *priv = gpu->dev->dev_private;

	queue_work(priv->wq, &gpu->inactive_work);
}

/* cancel inactive timer and make sure we are awake: */
static void inactive_cancel(struct msm_gpu *gpu)
{
	DBG("%s", gpu->name);
	del_timer(&gpu->inactive_timer);
	if (gpu->inactive) {
		enable_clk(gpu);
		enable_axi(gpu);
		gpu->inactive = false;
	}
}

static void inactive_start(struct msm_gpu *gpu)
{
	DBG("%s", gpu->name);
	mod_timer(&gpu->inactive_timer,
			round_jiffies_up(jiffies + DRM_MSM_INACTIVE_JIFFIES));
}

/*
 * Hangcheck detection for locked gpu:
 */

static void retire_submits(struct msm_gpu *gpu, uint32_t fence);

static void recover_worker(struct work_struct *work)
{
	struct msm_gpu *gpu = container_of(work, struct msm_gpu, recover_work);
	struct drm_device *dev = gpu->dev;

	dev_err(dev->dev, "%s: hangcheck recover!\n", gpu->name);

	mutex_lock(&dev->struct_mutex);
	if (msm_gpu_active(gpu)) {
		struct msm_gem_submit *submit;
		struct msm_ringbuffer *ring;
		int i;

		inactive_cancel(gpu);

		FOR_EACH_RING(gpu, ring, i) {
			uint32_t fence;

			if (!ring)
				continue;

			fence = gpu->funcs->last_fence(gpu, ring);

			/*
			 * Retire the faulting command on the active ring and
			 * make sure the other rings are cleaned up
			 */
			if (ring == gpu->funcs->active_ring(gpu))
				retire_submits(gpu, fence + 1);
			else
				retire_submits(gpu, fence);
		}

		/* Recover the GPU */
		gpu->funcs->recover(gpu);

		/* replay the remaining submits for all rings: */
		list_for_each_entry(submit, &gpu->submit_list, node) {
			gpu->funcs->submit(gpu, submit);
		}
	}
	mutex_unlock(&dev->struct_mutex);

	msm_gpu_retire(gpu);
}

static void hangcheck_timer_reset(struct msm_gpu *gpu)
{
	DBG("%s", gpu->name);
	mod_timer(&gpu->hangcheck_timer,
			round_jiffies_up(jiffies + DRM_MSM_HANGCHECK_JIFFIES));
}

static void hangcheck_handler(unsigned long data)
{
	struct msm_gpu *gpu = (struct msm_gpu *)data;
	struct drm_device *dev = gpu->dev;
	struct msm_drm_private *priv = dev->dev_private;
	struct msm_ringbuffer *ring = gpu->funcs->active_ring(gpu);
	uint32_t fence = gpu->funcs->last_fence(gpu, ring);
	uint32_t submitted = gpu->funcs->submitted_fence(gpu, ring);

	if (fence != gpu->hangcheck_fence[ring->id]) {
		/* some progress has been made.. ya! */
		gpu->hangcheck_fence[ring->id] = fence;
	} else if (fence < submitted) {
		/* no progress and not done.. hung! */
		gpu->hangcheck_fence[ring->id] = fence;
		dev_err(dev->dev, "%s: hangcheck detected gpu lockup rb %d!\n",
				gpu->name, ring->id);
		dev_err(dev->dev, "%s:     completed fence: %u\n",
				gpu->name, fence);
		dev_err(dev->dev, "%s:     submitted fence: %u\n",
				gpu->name, submitted);

		queue_work(priv->wq, &gpu->recover_work);
	}

	/* if still more pending work, reset the hangcheck timer: */
	if (submitted > gpu->hangcheck_fence[ring->id])
		hangcheck_timer_reset(gpu);

	/* workaround for missing irq: */
	queue_work(priv->wq, &gpu->retire_work);
}

/*
 * Performance Counters:
 */

/* called under perf_lock */
static int update_hw_cntrs(struct msm_gpu *gpu, uint32_t ncntrs, uint32_t *cntrs)
{
	uint32_t current_cntrs[ARRAY_SIZE(gpu->last_cntrs)];
	int i, n = min(ncntrs, gpu->num_perfcntrs);

	/* read current values: */
	for (i = 0; i < gpu->num_perfcntrs; i++)
		current_cntrs[i] = gpu_read(gpu, gpu->perfcntrs[i].sample_reg);

	/* update cntrs: */
	for (i = 0; i < n; i++)
		cntrs[i] = current_cntrs[i] - gpu->last_cntrs[i];

	/* save current values: */
	for (i = 0; i < gpu->num_perfcntrs; i++)
		gpu->last_cntrs[i] = current_cntrs[i];

	return n;
}

static void update_sw_cntrs(struct msm_gpu *gpu)
{
	ktime_t time;
	uint32_t elapsed;
	unsigned long flags;

	spin_lock_irqsave(&gpu->perf_lock, flags);
	if (!gpu->perfcntr_active)
		goto out;

	time = ktime_get();
	elapsed = ktime_to_us(ktime_sub(time, gpu->last_sample.time));

	gpu->totaltime += elapsed;
	if (gpu->last_sample.active)
		gpu->activetime += elapsed;

	gpu->last_sample.active = msm_gpu_active(gpu);
	gpu->last_sample.time = time;

out:
	spin_unlock_irqrestore(&gpu->perf_lock, flags);
}

void msm_gpu_perfcntr_start(struct msm_gpu *gpu)
{
	unsigned long flags;

	spin_lock_irqsave(&gpu->perf_lock, flags);
	/* we could dynamically enable/disable perfcntr registers too.. */
	gpu->last_sample.active = msm_gpu_active(gpu);
	gpu->last_sample.time = ktime_get();
	gpu->activetime = gpu->totaltime = 0;
	gpu->perfcntr_active = true;
	update_hw_cntrs(gpu, 0, NULL);
	spin_unlock_irqrestore(&gpu->perf_lock, flags);
}

void msm_gpu_perfcntr_stop(struct msm_gpu *gpu)
{
	gpu->perfcntr_active = false;
}

/* returns -errno or # of cntrs sampled */
int msm_gpu_perfcntr_sample(struct msm_gpu *gpu, uint32_t *activetime,
		uint32_t *totaltime, uint32_t ncntrs, uint32_t *cntrs)
{
	unsigned long flags;
	int ret;

	spin_lock_irqsave(&gpu->perf_lock, flags);

	if (!gpu->perfcntr_active) {
		ret = -EINVAL;
		goto out;
	}

	*activetime = gpu->activetime;
	*totaltime = gpu->totaltime;

	gpu->activetime = gpu->totaltime = 0;

	ret = update_hw_cntrs(gpu, ncntrs, cntrs);

out:
	spin_unlock_irqrestore(&gpu->perf_lock, flags);

	return ret;
}

/*
 * Cmdstream submission/retirement:
 */

static void retire_submits(struct msm_gpu *gpu, uint32_t fence)
{
	struct drm_device *dev = gpu->dev;
	struct msm_gem_submit *submit, *tmp;

	WARN_ON(!mutex_is_locked(&dev->struct_mutex));

	/*
	 * Find and retire all the submits in the same ring that are older than
	 * or equal to 'fence'
	 */

	list_for_each_entry_safe(submit, tmp, &gpu->submit_list, node) {
		if (COMPARE_FENCE_LTE(submit->fence, fence)) {
			list_del(&submit->node);
			kfree(submit);
		}
	}
}

static bool _fence_signaled(struct msm_gem_object *obj, uint32_t fence)
{
	if (obj->write_fence & 0x3FFFFFFF)
		return COMPARE_FENCE_LTE(obj->write_fence, fence);

	return COMPARE_FENCE_LTE(obj->read_fence, fence);
}

static void _retire_ring(struct msm_gpu *gpu, uint32_t fence)
{
	struct msm_gem_object *obj, *tmp;

	retire_submits(gpu, fence);

	list_for_each_entry_safe(obj, tmp, &gpu->active_list, mm_list) {
		if (_fence_signaled(obj, fence)) {
			msm_gem_move_to_inactive(&obj->base);
			msm_gem_put_iova(&obj->base, gpu->aspace);
			drm_gem_object_unreference(&obj->base);
		}
	}
}

static void retire_worker(struct work_struct *work)
{
	struct msm_gpu *gpu = container_of(work, struct msm_gpu, retire_work);
	struct drm_device *dev = gpu->dev;
	struct msm_ringbuffer *ring;
	int i;

	FOR_EACH_RING(gpu, ring, i) {
		uint32_t fence;

		if (!ring)
			continue;

		fence = gpu->funcs->last_fence(gpu, ring);
		msm_update_fence(gpu->dev, fence);

		mutex_lock(&dev->struct_mutex);
		_retire_ring(gpu, fence);
		mutex_unlock(&dev->struct_mutex);
	}

	if (!msm_gpu_active(gpu))
		inactive_start(gpu);
}

/* call from irq handler to schedule work to retire bo's */
void msm_gpu_retire(struct msm_gpu *gpu)
{
	struct msm_drm_private *priv = gpu->dev->dev_private;
	queue_work(priv->wq, &gpu->retire_work);
	update_sw_cntrs(gpu);
}

/* add bo's to gpu's ring, and kick gpu: */
int msm_gpu_submit(struct msm_gpu *gpu, struct msm_gem_submit *submit)
{
	struct drm_device *dev = gpu->dev;
	struct msm_drm_private *priv = dev->dev_private;
	struct msm_ringbuffer *ring = gpu->rb[submit->ring];
	int i;

	WARN_ON(!mutex_is_locked(&dev->struct_mutex));

	submit->fence = FENCE(submit->ring, ++priv->next_fence[submit->ring]);

	inactive_cancel(gpu);

	list_add_tail(&submit->node, &gpu->submit_list);

	msm_rd_dump_submit(submit);

	ring->submitted_fence = submit->fence;

	update_sw_cntrs(gpu);

	for (i = 0; i < submit->nr_bos; i++) {
		struct msm_gem_object *msm_obj = submit->bos[i].obj;

		/* can't happen yet.. but when we add 2d support we'll have
		 * to deal w/ cross-ring synchronization:
		 */
		WARN_ON(is_active(msm_obj) && (msm_obj->gpu != gpu));

		if (!is_active(msm_obj)) {
			struct msm_gem_address_space *aspace;
			uint64_t iova;

			aspace = (msm_obj->flags & MSM_BO_SECURE) ?
				gpu->secure_aspace : submit->aspace;

			/* ring takes a reference to the bo and iova: */
			drm_gem_object_reference(&msm_obj->base);
			msm_gem_get_iova(&msm_obj->base, aspace, &iova);
		}

		if (submit->bos[i].flags & MSM_SUBMIT_BO_READ)
			msm_gem_move_to_active(&msm_obj->base, gpu, false, submit->fence);
		else if (submit->bos[i].flags & MSM_SUBMIT_BO_WRITE)
			msm_gem_move_to_active(&msm_obj->base, gpu, true, submit->fence);
	}

	gpu->funcs->submit(gpu, submit);

	hangcheck_timer_reset(gpu);

	return 0;
}

struct msm_context_counter {
	u32 groupid;
	int counterid;
	struct list_head node;
};

int msm_gpu_counter_get(struct msm_gpu *gpu, struct drm_msm_counter *data,
	struct msm_file_private *ctx)
{
	struct msm_context_counter *entry;
	int counterid;
	u32 lo = 0, hi = 0;

	if (!ctx || !gpu->funcs->get_counter)
		return -ENODEV;

	counterid = gpu->funcs->get_counter(gpu, data->groupid, data->countable,
		&lo, &hi);

	if (counterid < 0)
		return counterid;

	/*
	 * Check to see if the counter in question is already held by this
	 * process. If it does, put it back and return an error.
	 */
	list_for_each_entry(entry, &ctx->counters, node) {
		if (entry->groupid == data->groupid &&
			entry->counterid == counterid) {
			gpu->funcs->put_counter(gpu, data->groupid, counterid);
			return -EBUSY;
		}
	}

	entry = kmalloc(sizeof(*entry), GFP_KERNEL);
	if (!entry) {
		gpu->funcs->put_counter(gpu, data->groupid, counterid);
		return -ENOMEM;
	}

	entry->groupid = data->groupid;
	entry->counterid = counterid;
	list_add_tail(&entry->node, &ctx->counters);

	data->counterid = counterid;
	data->counter_lo = lo;
	data->counter_hi = hi;

	return 0;
}

int msm_gpu_counter_put(struct msm_gpu *gpu, struct drm_msm_counter *data,
	struct msm_file_private *ctx)
{
	struct msm_context_counter *entry;

	list_for_each_entry(entry, &ctx->counters, node) {
		if (entry->groupid == data->groupid &&
			entry->counterid == data->counterid) {
			gpu->funcs->put_counter(gpu, data->groupid,
				data->counterid);

			list_del(&entry->node);
			kfree(entry);

			return 0;
		}
	}

	return -EINVAL;
}

void msm_gpu_cleanup_counters(struct msm_gpu *gpu,
	struct msm_file_private *ctx)
{
	struct msm_context_counter *entry, *tmp;

	if (!ctx)
		return;

	list_for_each_entry_safe(entry, tmp, &ctx->counters, node) {
		gpu->funcs->put_counter(gpu, entry->groupid, entry->counterid);
		list_del(&entry->node);
		kfree(entry);
	}
}

u64 msm_gpu_counter_read(struct msm_gpu *gpu, struct drm_msm_counter_read *data)
{
	int i;

	if (!gpu->funcs->read_counter)
		return 0;

	for (i = 0; i < data->nr_ops; i++) {
		struct drm_msm_counter_read_op op;
		void __user *ptr = (void __user *)(uintptr_t)
			(data->ops + (i * sizeof(op)));

		if (copy_from_user(&op, ptr, sizeof(op)))
			return -EFAULT;

		op.value = gpu->funcs->read_counter(gpu, op.groupid,
			op.counterid);

		if (copy_to_user(ptr, &op, sizeof(op)))
			return -EFAULT;
	}

	return 0;
}

/*
 * Init/Cleanup:
 */

static irqreturn_t irq_handler(int irq, void *data)
{
	struct msm_gpu *gpu = data;
	return gpu->funcs->irq(gpu);
}

static struct clk *get_clock(struct device *dev, const char *name)
{
	struct clk *clk = devm_clk_get(dev, name);

	DBG("clks[%s]: %p", name, clk);

	return IS_ERR(clk) ? NULL : clk;
}

static int get_clocks(struct platform_device *pdev, struct msm_gpu *gpu)
{
	struct device *dev = &pdev->dev;
	struct property *prop;
	const char *name;
	int i = 0;

	gpu->nr_clocks = of_property_count_strings(dev->of_node, "clock-names");
	if (gpu->nr_clocks < 1) {
		gpu->nr_clocks = 0;
		return 0;
	}

	gpu->grp_clks = devm_kcalloc(dev, sizeof(struct clk *), gpu->nr_clocks,
		GFP_KERNEL);
	if (!gpu->grp_clks)
		return -ENOMEM;

	of_property_for_each_string(dev->of_node, "clock-names", prop, name) {
		gpu->grp_clks[i] = get_clock(dev, name);

		/* Remember the key clocks that we need to control later */
		if (!strcmp(name, "core_clk"))
			gpu->core_clk = gpu->grp_clks[i];
		else if (!strcmp(name, "rbbmtimer_clk"))
			gpu->rbbmtimer_clk = gpu->grp_clks[i];

		++i;
	}

	return 0;
}

static struct msm_gem_address_space *
msm_gpu_create_address_space(struct msm_gpu *gpu, struct device *dev,
		int type, u64 start, u64 end, const char *name)
{
	struct msm_gem_address_space *aspace;
	struct iommu_domain *iommu;

	/*
	 * If start == end then assume we don't want an address space; this is
	 * mainly for targets to opt out of secure
	 */
	if (start == end)
		return NULL;

	iommu = iommu_domain_alloc(&platform_bus_type);
	if (!iommu) {
		dev_info(gpu->dev->dev,
			"%s: no IOMMU, fallback to VRAM carveout!\n",
			gpu->name);
		return NULL;
	}

	iommu->geometry.aperture_start = start;
	iommu->geometry.aperture_end = end;

	dev_info(gpu->dev->dev, "%s: using IOMMU '%s'\n", gpu->name, name);

	aspace = msm_gem_address_space_create(dev, iommu, type, name);
	if (IS_ERR(aspace)) {
		dev_err(gpu->dev->dev, "%s: failed to init IOMMU '%s': %ld\n",
			gpu->name, name, PTR_ERR(aspace));

		iommu_domain_free(iommu);
		aspace = NULL;
	}

	return aspace;
}

int msm_gpu_init(struct drm_device *drm, struct platform_device *pdev,
		struct msm_gpu *gpu, const struct msm_gpu_funcs *funcs,
		const char *name, struct msm_gpu_config *config)
{
	int i, ret, nr_rings;

	if (WARN_ON(gpu->num_perfcntrs > ARRAY_SIZE(gpu->last_cntrs)))
		gpu->num_perfcntrs = ARRAY_SIZE(gpu->last_cntrs);

	gpu->dev = drm;
	gpu->funcs = funcs;
	gpu->name = name;
	gpu->inactive = true;

	INIT_LIST_HEAD(&gpu->active_list);
	INIT_WORK(&gpu->retire_work, retire_worker);
	INIT_WORK(&gpu->inactive_work, inactive_worker);
	INIT_WORK(&gpu->recover_work, recover_worker);

	INIT_LIST_HEAD(&gpu->submit_list);

	setup_timer(&gpu->inactive_timer, inactive_handler,
			(unsigned long)gpu);
	setup_timer(&gpu->hangcheck_timer, hangcheck_handler,
			(unsigned long)gpu);

	spin_lock_init(&gpu->perf_lock);


	/* Map registers: */
	gpu->mmio = msm_ioremap(pdev, config->ioname, name);
	if (IS_ERR(gpu->mmio)) {
		ret = PTR_ERR(gpu->mmio);
		goto fail;
	}

	/* Get Interrupt: */
	gpu->irq = platform_get_irq_byname(pdev, config->irqname);
	if (gpu->irq < 0) {
		ret = gpu->irq;
		dev_err(drm->dev, "failed to get irq: %d\n", ret);
		goto fail;
	}

	ret = devm_request_irq(&pdev->dev, gpu->irq, irq_handler,
			IRQF_TRIGGER_HIGH, gpu->name, gpu);
	if (ret) {
		dev_err(drm->dev, "failed to request IRQ%u: %d\n", gpu->irq, ret);
		goto fail;
	}

	pm_runtime_enable(&pdev->dev);

	ret = get_clocks(pdev, gpu);
	if (ret)
		goto fail;

	gpu->ebi1_clk = devm_clk_get(&pdev->dev, "bus_clk");
	DBG("ebi1_clk: %p", gpu->ebi1_clk);
	if (IS_ERR(gpu->ebi1_clk))
		gpu->ebi1_clk = NULL;

	/* Acquire regulators: */
	gpu->gpu_reg = devm_regulator_get(&pdev->dev, "vdd");
	DBG("gpu_reg: %p", gpu->gpu_reg);
	if (IS_ERR(gpu->gpu_reg))
		gpu->gpu_reg = NULL;

	gpu->gpu_cx = devm_regulator_get(&pdev->dev, "vddcx");
	DBG("gpu_cx: %p", gpu->gpu_cx);
	if (IS_ERR(gpu->gpu_cx))
		gpu->gpu_cx = NULL;

	gpu->aspace = msm_gpu_create_address_space(gpu, &pdev->dev,
		MSM_IOMMU_DOMAIN_USER, config->va_start, config->va_end,
		"gpu");

	gpu->secure_aspace = msm_gpu_create_address_space(gpu, &pdev->dev,
		MSM_IOMMU_DOMAIN_SECURE, config->secure_va_start,
		config->secure_va_end, "gpu_secure");

	nr_rings = config->nr_rings;

	if (nr_rings > ARRAY_SIZE(gpu->rb)) {
		WARN(1, "Only creating %lu ringbuffers\n", ARRAY_SIZE(gpu->rb));
		nr_rings = ARRAY_SIZE(gpu->rb);
	}

	/* Create ringbuffer(s): */
	for (i = 0; i < nr_rings; i++) {

		gpu->rb[i] = msm_ringbuffer_new(gpu, i);
		if (IS_ERR(gpu->rb[i])) {
			ret = PTR_ERR(gpu->rb[i]);
			gpu->rb[i] = NULL;
			dev_err(drm->dev,
				"could not create ringbuffer %d: %d\n", i, ret);
			goto fail;
		}
	}

	gpu->nr_rings = nr_rings;

#ifdef CONFIG_SMP
	gpu->pm_qos_req_dma.type = PM_QOS_REQ_AFFINE_IRQ;
	gpu->pm_qos_req_dma.irq = gpu->irq;
#endif

	pm_qos_add_request(&gpu->pm_qos_req_dma, PM_QOS_CPU_DMA_LATENCY,
			PM_QOS_DEFAULT_VALUE);

	bs_init(gpu);

	gpu->snapshot = msm_snapshot_new(gpu);
	if (IS_ERR(gpu->snapshot))
		gpu->snapshot = NULL;

	return 0;

fail:
	for (i = 0; i < ARRAY_SIZE(gpu->rb); i++) {
		if (gpu->rb[i])
			msm_ringbuffer_destroy(gpu->rb[i]);
	}

	pm_runtime_disable(&pdev->dev);
	return ret;
}

void msm_gpu_cleanup(struct msm_gpu *gpu)
{
	struct drm_device *dev = gpu->dev;
	struct msm_drm_private *priv = dev->dev_private;
	struct platform_device *pdev = priv->gpu_pdev;
	int i;

	DBG("%s", gpu->name);

	WARN_ON(!list_empty(&gpu->active_list));

	bs_fini(gpu);

	for (i = 0; i < ARRAY_SIZE(gpu->rb); i++) {
		if (!gpu->rb[i])
			continue;

		if (gpu->rb[i]->iova)
			msm_gem_put_iova(gpu->rb[i]->bo, gpu->aspace);

		msm_ringbuffer_destroy(gpu->rb[i]);
	}

	msm_snapshot_destroy(gpu, gpu->snapshot);
	pm_runtime_disable(&pdev->dev);
}
