# Design of 1-bit Full Adder using CMOS
This repository presents the design of 1-bit full adder implemented in 28nm CMOS technology using Synopsys Custom Compiler as a part of the cloud based analog IC design hackathon.
