
EX_2-2-05_TFLM_MNIST_CNN_QAT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00025248  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001b3d0  080254e8  080254e8  000264e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080408b8  080408b8  000418b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080408c0  080408c0  000418c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080408c4  080408c4  000418c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000250  24000000  080408c8  00042000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000167d0  24000250  08040b18  00042250  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  24016a20  08040b18  00042a20  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00042250  2**0
                  CONTENTS, READONLY
 10 .debug_info   0044d7ef  00000000  00000000  0004227e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0002530c  00000000  00000000  0048fa6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 000aba8d  00000000  00000000  004b4d79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000032a0  00000000  00000000  00560808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000164a9  00000000  00000000  00563aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000625f0  00000000  00000000  00579f51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000f226c  00000000  00000000  005dc541  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0025b09d  00000000  00000000  006ce7ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0092984a  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000a714  00000000  00000000  00929890  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000060  00000000  00000000  00933fa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000250 	.word	0x24000250
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080254d0 	.word	0x080254d0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000254 	.word	0x24000254
 80002dc:	080254d0 	.word	0x080254d0

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_ldivmod>:
 8000728:	b97b      	cbnz	r3, 800074a <__aeabi_ldivmod+0x22>
 800072a:	b972      	cbnz	r2, 800074a <__aeabi_ldivmod+0x22>
 800072c:	2900      	cmp	r1, #0
 800072e:	bfbe      	ittt	lt
 8000730:	2000      	movlt	r0, #0
 8000732:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000736:	e006      	blt.n	8000746 <__aeabi_ldivmod+0x1e>
 8000738:	bf08      	it	eq
 800073a:	2800      	cmpeq	r0, #0
 800073c:	bf1c      	itt	ne
 800073e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000742:	f04f 30ff 	movne.w	r0, #4294967295
 8000746:	f000 ba0b 	b.w	8000b60 <__aeabi_idiv0>
 800074a:	f1ad 0c08 	sub.w	ip, sp, #8
 800074e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000752:	2900      	cmp	r1, #0
 8000754:	db09      	blt.n	800076a <__aeabi_ldivmod+0x42>
 8000756:	2b00      	cmp	r3, #0
 8000758:	db1a      	blt.n	8000790 <__aeabi_ldivmod+0x68>
 800075a:	f000 f885 	bl	8000868 <__udivmoddi4>
 800075e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000762:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000766:	b004      	add	sp, #16
 8000768:	4770      	bx	lr
 800076a:	4240      	negs	r0, r0
 800076c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000770:	2b00      	cmp	r3, #0
 8000772:	db1b      	blt.n	80007ac <__aeabi_ldivmod+0x84>
 8000774:	f000 f878 	bl	8000868 <__udivmoddi4>
 8000778:	f8dd e004 	ldr.w	lr, [sp, #4]
 800077c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000780:	b004      	add	sp, #16
 8000782:	4240      	negs	r0, r0
 8000784:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000788:	4252      	negs	r2, r2
 800078a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800078e:	4770      	bx	lr
 8000790:	4252      	negs	r2, r2
 8000792:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000796:	f000 f867 	bl	8000868 <__udivmoddi4>
 800079a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800079e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007a2:	b004      	add	sp, #16
 80007a4:	4240      	negs	r0, r0
 80007a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007aa:	4770      	bx	lr
 80007ac:	4252      	negs	r2, r2
 80007ae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80007b2:	f000 f859 	bl	8000868 <__udivmoddi4>
 80007b6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007be:	b004      	add	sp, #16
 80007c0:	4252      	negs	r2, r2
 80007c2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80007c6:	4770      	bx	lr

080007c8 <__aeabi_uldivmod>:
 80007c8:	b953      	cbnz	r3, 80007e0 <__aeabi_uldivmod+0x18>
 80007ca:	b94a      	cbnz	r2, 80007e0 <__aeabi_uldivmod+0x18>
 80007cc:	2900      	cmp	r1, #0
 80007ce:	bf08      	it	eq
 80007d0:	2800      	cmpeq	r0, #0
 80007d2:	bf1c      	itt	ne
 80007d4:	f04f 31ff 	movne.w	r1, #4294967295
 80007d8:	f04f 30ff 	movne.w	r0, #4294967295
 80007dc:	f000 b9c0 	b.w	8000b60 <__aeabi_idiv0>
 80007e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80007e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80007e8:	f000 f83e 	bl	8000868 <__udivmoddi4>
 80007ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007f4:	b004      	add	sp, #16
 80007f6:	4770      	bx	lr

080007f8 <__aeabi_d2lz>:
 80007f8:	b508      	push	{r3, lr}
 80007fa:	4602      	mov	r2, r0
 80007fc:	460b      	mov	r3, r1
 80007fe:	ec43 2b17 	vmov	d7, r2, r3
 8000802:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800080a:	d403      	bmi.n	8000814 <__aeabi_d2lz+0x1c>
 800080c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000810:	f000 b80a 	b.w	8000828 <__aeabi_d2ulz>
 8000814:	eeb1 7b47 	vneg.f64	d7, d7
 8000818:	ec51 0b17 	vmov	r0, r1, d7
 800081c:	f000 f804 	bl	8000828 <__aeabi_d2ulz>
 8000820:	4240      	negs	r0, r0
 8000822:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000826:	bd08      	pop	{r3, pc}

08000828 <__aeabi_d2ulz>:
 8000828:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000858 <__aeabi_d2ulz+0x30>
 800082c:	ec41 0b17 	vmov	d7, r0, r1
 8000830:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000860 <__aeabi_d2ulz+0x38>
 8000834:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000838:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800083c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000840:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000844:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000848:	ee16 1a10 	vmov	r1, s12
 800084c:	ee17 0a90 	vmov	r0, s15
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	f3af 8000 	nop.w
 8000858:	00000000 	.word	0x00000000
 800085c:	3df00000 	.word	0x3df00000
 8000860:	00000000 	.word	0x00000000
 8000864:	41f00000 	.word	0x41f00000

08000868 <__udivmoddi4>:
 8000868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800086c:	9d08      	ldr	r5, [sp, #32]
 800086e:	468e      	mov	lr, r1
 8000870:	4604      	mov	r4, r0
 8000872:	4688      	mov	r8, r1
 8000874:	2b00      	cmp	r3, #0
 8000876:	d14a      	bne.n	800090e <__udivmoddi4+0xa6>
 8000878:	428a      	cmp	r2, r1
 800087a:	4617      	mov	r7, r2
 800087c:	d962      	bls.n	8000944 <__udivmoddi4+0xdc>
 800087e:	fab2 f682 	clz	r6, r2
 8000882:	b14e      	cbz	r6, 8000898 <__udivmoddi4+0x30>
 8000884:	f1c6 0320 	rsb	r3, r6, #32
 8000888:	fa01 f806 	lsl.w	r8, r1, r6
 800088c:	fa20 f303 	lsr.w	r3, r0, r3
 8000890:	40b7      	lsls	r7, r6
 8000892:	ea43 0808 	orr.w	r8, r3, r8
 8000896:	40b4      	lsls	r4, r6
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	fa1f fc87 	uxth.w	ip, r7
 80008a0:	fbb8 f1fe 	udiv	r1, r8, lr
 80008a4:	0c23      	lsrs	r3, r4, #16
 80008a6:	fb0e 8811 	mls	r8, lr, r1, r8
 80008aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008ae:	fb01 f20c 	mul.w	r2, r1, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d909      	bls.n	80008ca <__udivmoddi4+0x62>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f101 30ff 	add.w	r0, r1, #4294967295
 80008bc:	f080 80ea 	bcs.w	8000a94 <__udivmoddi4+0x22c>
 80008c0:	429a      	cmp	r2, r3
 80008c2:	f240 80e7 	bls.w	8000a94 <__udivmoddi4+0x22c>
 80008c6:	3902      	subs	r1, #2
 80008c8:	443b      	add	r3, r7
 80008ca:	1a9a      	subs	r2, r3, r2
 80008cc:	b2a3      	uxth	r3, r4
 80008ce:	fbb2 f0fe 	udiv	r0, r2, lr
 80008d2:	fb0e 2210 	mls	r2, lr, r0, r2
 80008d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008da:	fb00 fc0c 	mul.w	ip, r0, ip
 80008de:	459c      	cmp	ip, r3
 80008e0:	d909      	bls.n	80008f6 <__udivmoddi4+0x8e>
 80008e2:	18fb      	adds	r3, r7, r3
 80008e4:	f100 32ff 	add.w	r2, r0, #4294967295
 80008e8:	f080 80d6 	bcs.w	8000a98 <__udivmoddi4+0x230>
 80008ec:	459c      	cmp	ip, r3
 80008ee:	f240 80d3 	bls.w	8000a98 <__udivmoddi4+0x230>
 80008f2:	443b      	add	r3, r7
 80008f4:	3802      	subs	r0, #2
 80008f6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80008fa:	eba3 030c 	sub.w	r3, r3, ip
 80008fe:	2100      	movs	r1, #0
 8000900:	b11d      	cbz	r5, 800090a <__udivmoddi4+0xa2>
 8000902:	40f3      	lsrs	r3, r6
 8000904:	2200      	movs	r2, #0
 8000906:	e9c5 3200 	strd	r3, r2, [r5]
 800090a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800090e:	428b      	cmp	r3, r1
 8000910:	d905      	bls.n	800091e <__udivmoddi4+0xb6>
 8000912:	b10d      	cbz	r5, 8000918 <__udivmoddi4+0xb0>
 8000914:	e9c5 0100 	strd	r0, r1, [r5]
 8000918:	2100      	movs	r1, #0
 800091a:	4608      	mov	r0, r1
 800091c:	e7f5      	b.n	800090a <__udivmoddi4+0xa2>
 800091e:	fab3 f183 	clz	r1, r3
 8000922:	2900      	cmp	r1, #0
 8000924:	d146      	bne.n	80009b4 <__udivmoddi4+0x14c>
 8000926:	4573      	cmp	r3, lr
 8000928:	d302      	bcc.n	8000930 <__udivmoddi4+0xc8>
 800092a:	4282      	cmp	r2, r0
 800092c:	f200 8105 	bhi.w	8000b3a <__udivmoddi4+0x2d2>
 8000930:	1a84      	subs	r4, r0, r2
 8000932:	eb6e 0203 	sbc.w	r2, lr, r3
 8000936:	2001      	movs	r0, #1
 8000938:	4690      	mov	r8, r2
 800093a:	2d00      	cmp	r5, #0
 800093c:	d0e5      	beq.n	800090a <__udivmoddi4+0xa2>
 800093e:	e9c5 4800 	strd	r4, r8, [r5]
 8000942:	e7e2      	b.n	800090a <__udivmoddi4+0xa2>
 8000944:	2a00      	cmp	r2, #0
 8000946:	f000 8090 	beq.w	8000a6a <__udivmoddi4+0x202>
 800094a:	fab2 f682 	clz	r6, r2
 800094e:	2e00      	cmp	r6, #0
 8000950:	f040 80a4 	bne.w	8000a9c <__udivmoddi4+0x234>
 8000954:	1a8a      	subs	r2, r1, r2
 8000956:	0c03      	lsrs	r3, r0, #16
 8000958:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800095c:	b280      	uxth	r0, r0
 800095e:	b2bc      	uxth	r4, r7
 8000960:	2101      	movs	r1, #1
 8000962:	fbb2 fcfe 	udiv	ip, r2, lr
 8000966:	fb0e 221c 	mls	r2, lr, ip, r2
 800096a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800096e:	fb04 f20c 	mul.w	r2, r4, ip
 8000972:	429a      	cmp	r2, r3
 8000974:	d907      	bls.n	8000986 <__udivmoddi4+0x11e>
 8000976:	18fb      	adds	r3, r7, r3
 8000978:	f10c 38ff 	add.w	r8, ip, #4294967295
 800097c:	d202      	bcs.n	8000984 <__udivmoddi4+0x11c>
 800097e:	429a      	cmp	r2, r3
 8000980:	f200 80e0 	bhi.w	8000b44 <__udivmoddi4+0x2dc>
 8000984:	46c4      	mov	ip, r8
 8000986:	1a9b      	subs	r3, r3, r2
 8000988:	fbb3 f2fe 	udiv	r2, r3, lr
 800098c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000990:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000994:	fb02 f404 	mul.w	r4, r2, r4
 8000998:	429c      	cmp	r4, r3
 800099a:	d907      	bls.n	80009ac <__udivmoddi4+0x144>
 800099c:	18fb      	adds	r3, r7, r3
 800099e:	f102 30ff 	add.w	r0, r2, #4294967295
 80009a2:	d202      	bcs.n	80009aa <__udivmoddi4+0x142>
 80009a4:	429c      	cmp	r4, r3
 80009a6:	f200 80ca 	bhi.w	8000b3e <__udivmoddi4+0x2d6>
 80009aa:	4602      	mov	r2, r0
 80009ac:	1b1b      	subs	r3, r3, r4
 80009ae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80009b2:	e7a5      	b.n	8000900 <__udivmoddi4+0x98>
 80009b4:	f1c1 0620 	rsb	r6, r1, #32
 80009b8:	408b      	lsls	r3, r1
 80009ba:	fa22 f706 	lsr.w	r7, r2, r6
 80009be:	431f      	orrs	r7, r3
 80009c0:	fa0e f401 	lsl.w	r4, lr, r1
 80009c4:	fa20 f306 	lsr.w	r3, r0, r6
 80009c8:	fa2e fe06 	lsr.w	lr, lr, r6
 80009cc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80009d0:	4323      	orrs	r3, r4
 80009d2:	fa00 f801 	lsl.w	r8, r0, r1
 80009d6:	fa1f fc87 	uxth.w	ip, r7
 80009da:	fbbe f0f9 	udiv	r0, lr, r9
 80009de:	0c1c      	lsrs	r4, r3, #16
 80009e0:	fb09 ee10 	mls	lr, r9, r0, lr
 80009e4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80009e8:	fb00 fe0c 	mul.w	lr, r0, ip
 80009ec:	45a6      	cmp	lr, r4
 80009ee:	fa02 f201 	lsl.w	r2, r2, r1
 80009f2:	d909      	bls.n	8000a08 <__udivmoddi4+0x1a0>
 80009f4:	193c      	adds	r4, r7, r4
 80009f6:	f100 3aff 	add.w	sl, r0, #4294967295
 80009fa:	f080 809c 	bcs.w	8000b36 <__udivmoddi4+0x2ce>
 80009fe:	45a6      	cmp	lr, r4
 8000a00:	f240 8099 	bls.w	8000b36 <__udivmoddi4+0x2ce>
 8000a04:	3802      	subs	r0, #2
 8000a06:	443c      	add	r4, r7
 8000a08:	eba4 040e 	sub.w	r4, r4, lr
 8000a0c:	fa1f fe83 	uxth.w	lr, r3
 8000a10:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a14:	fb09 4413 	mls	r4, r9, r3, r4
 8000a18:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a1c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a20:	45a4      	cmp	ip, r4
 8000a22:	d908      	bls.n	8000a36 <__udivmoddi4+0x1ce>
 8000a24:	193c      	adds	r4, r7, r4
 8000a26:	f103 3eff 	add.w	lr, r3, #4294967295
 8000a2a:	f080 8082 	bcs.w	8000b32 <__udivmoddi4+0x2ca>
 8000a2e:	45a4      	cmp	ip, r4
 8000a30:	d97f      	bls.n	8000b32 <__udivmoddi4+0x2ca>
 8000a32:	3b02      	subs	r3, #2
 8000a34:	443c      	add	r4, r7
 8000a36:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a3a:	eba4 040c 	sub.w	r4, r4, ip
 8000a3e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a42:	4564      	cmp	r4, ip
 8000a44:	4673      	mov	r3, lr
 8000a46:	46e1      	mov	r9, ip
 8000a48:	d362      	bcc.n	8000b10 <__udivmoddi4+0x2a8>
 8000a4a:	d05f      	beq.n	8000b0c <__udivmoddi4+0x2a4>
 8000a4c:	b15d      	cbz	r5, 8000a66 <__udivmoddi4+0x1fe>
 8000a4e:	ebb8 0203 	subs.w	r2, r8, r3
 8000a52:	eb64 0409 	sbc.w	r4, r4, r9
 8000a56:	fa04 f606 	lsl.w	r6, r4, r6
 8000a5a:	fa22 f301 	lsr.w	r3, r2, r1
 8000a5e:	431e      	orrs	r6, r3
 8000a60:	40cc      	lsrs	r4, r1
 8000a62:	e9c5 6400 	strd	r6, r4, [r5]
 8000a66:	2100      	movs	r1, #0
 8000a68:	e74f      	b.n	800090a <__udivmoddi4+0xa2>
 8000a6a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000a6e:	0c01      	lsrs	r1, r0, #16
 8000a70:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a74:	b280      	uxth	r0, r0
 8000a76:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a7a:	463b      	mov	r3, r7
 8000a7c:	4638      	mov	r0, r7
 8000a7e:	463c      	mov	r4, r7
 8000a80:	46b8      	mov	r8, r7
 8000a82:	46be      	mov	lr, r7
 8000a84:	2620      	movs	r6, #32
 8000a86:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a8a:	eba2 0208 	sub.w	r2, r2, r8
 8000a8e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a92:	e766      	b.n	8000962 <__udivmoddi4+0xfa>
 8000a94:	4601      	mov	r1, r0
 8000a96:	e718      	b.n	80008ca <__udivmoddi4+0x62>
 8000a98:	4610      	mov	r0, r2
 8000a9a:	e72c      	b.n	80008f6 <__udivmoddi4+0x8e>
 8000a9c:	f1c6 0220 	rsb	r2, r6, #32
 8000aa0:	fa2e f302 	lsr.w	r3, lr, r2
 8000aa4:	40b7      	lsls	r7, r6
 8000aa6:	40b1      	lsls	r1, r6
 8000aa8:	fa20 f202 	lsr.w	r2, r0, r2
 8000aac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ab0:	430a      	orrs	r2, r1
 8000ab2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ab6:	b2bc      	uxth	r4, r7
 8000ab8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000abc:	0c11      	lsrs	r1, r2, #16
 8000abe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ac2:	fb08 f904 	mul.w	r9, r8, r4
 8000ac6:	40b0      	lsls	r0, r6
 8000ac8:	4589      	cmp	r9, r1
 8000aca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ace:	b280      	uxth	r0, r0
 8000ad0:	d93e      	bls.n	8000b50 <__udivmoddi4+0x2e8>
 8000ad2:	1879      	adds	r1, r7, r1
 8000ad4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ad8:	d201      	bcs.n	8000ade <__udivmoddi4+0x276>
 8000ada:	4589      	cmp	r9, r1
 8000adc:	d81f      	bhi.n	8000b1e <__udivmoddi4+0x2b6>
 8000ade:	eba1 0109 	sub.w	r1, r1, r9
 8000ae2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ae6:	fb09 f804 	mul.w	r8, r9, r4
 8000aea:	fb0e 1119 	mls	r1, lr, r9, r1
 8000aee:	b292      	uxth	r2, r2
 8000af0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000af4:	4542      	cmp	r2, r8
 8000af6:	d229      	bcs.n	8000b4c <__udivmoddi4+0x2e4>
 8000af8:	18ba      	adds	r2, r7, r2
 8000afa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000afe:	d2c4      	bcs.n	8000a8a <__udivmoddi4+0x222>
 8000b00:	4542      	cmp	r2, r8
 8000b02:	d2c2      	bcs.n	8000a8a <__udivmoddi4+0x222>
 8000b04:	f1a9 0102 	sub.w	r1, r9, #2
 8000b08:	443a      	add	r2, r7
 8000b0a:	e7be      	b.n	8000a8a <__udivmoddi4+0x222>
 8000b0c:	45f0      	cmp	r8, lr
 8000b0e:	d29d      	bcs.n	8000a4c <__udivmoddi4+0x1e4>
 8000b10:	ebbe 0302 	subs.w	r3, lr, r2
 8000b14:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b18:	3801      	subs	r0, #1
 8000b1a:	46e1      	mov	r9, ip
 8000b1c:	e796      	b.n	8000a4c <__udivmoddi4+0x1e4>
 8000b1e:	eba7 0909 	sub.w	r9, r7, r9
 8000b22:	4449      	add	r1, r9
 8000b24:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b28:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b2c:	fb09 f804 	mul.w	r8, r9, r4
 8000b30:	e7db      	b.n	8000aea <__udivmoddi4+0x282>
 8000b32:	4673      	mov	r3, lr
 8000b34:	e77f      	b.n	8000a36 <__udivmoddi4+0x1ce>
 8000b36:	4650      	mov	r0, sl
 8000b38:	e766      	b.n	8000a08 <__udivmoddi4+0x1a0>
 8000b3a:	4608      	mov	r0, r1
 8000b3c:	e6fd      	b.n	800093a <__udivmoddi4+0xd2>
 8000b3e:	443b      	add	r3, r7
 8000b40:	3a02      	subs	r2, #2
 8000b42:	e733      	b.n	80009ac <__udivmoddi4+0x144>
 8000b44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b48:	443b      	add	r3, r7
 8000b4a:	e71c      	b.n	8000986 <__udivmoddi4+0x11e>
 8000b4c:	4649      	mov	r1, r9
 8000b4e:	e79c      	b.n	8000a8a <__udivmoddi4+0x222>
 8000b50:	eba1 0109 	sub.w	r1, r1, r9
 8000b54:	46c4      	mov	ip, r8
 8000b56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b5a:	fb09 f804 	mul.w	r8, r9, r4
 8000b5e:	e7c4      	b.n	8000aea <__udivmoddi4+0x282>

08000b60 <__aeabi_idiv0>:
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <Camera_WriteReg>:
	{1280, 960},  /* 960P      */
	{2592, 1944}, /* 5MP       */
};

int32_t Camera_WriteReg(Camera_HandleTypeDef *hov, uint8_t regAddr, const uint8_t *pData)
{
 8000b64:	b500      	push	{lr}
 8000b66:	b085      	sub	sp, #20
	uint8_t tt[2];
	tt[0] = regAddr;
	tt[1] = pData[0];
 8000b68:	f892 c000 	ldrb.w	ip, [r2]
	if (HAL_I2C_Master_Transmit(hov->hi2c, hov->addr, tt, 2, hov->timeout) == HAL_OK)
 8000b6c:	2302      	movs	r3, #2
	tt[0] = regAddr;
 8000b6e:	f88d 100c 	strb.w	r1, [sp, #12]
	if (HAL_I2C_Master_Transmit(hov->hi2c, hov->addr, tt, 2, hov->timeout) == HAL_OK)
 8000b72:	aa03      	add	r2, sp, #12
 8000b74:	6881      	ldr	r1, [r0, #8]
	tt[1] = pData[0];
 8000b76:	f88d c00d 	strb.w	ip, [sp, #13]
	if (HAL_I2C_Master_Transmit(hov->hi2c, hov->addr, tt, 2, hov->timeout) == HAL_OK)
 8000b7a:	9100      	str	r1, [sp, #0]
 8000b7c:	7901      	ldrb	r1, [r0, #4]
 8000b7e:	6800      	ldr	r0, [r0, #0]
 8000b80:	f005 f952 	bl	8005e28 <HAL_I2C_Master_Transmit>
	}
	else
	{
		return camera_ERROR;
	}
}
 8000b84:	3800      	subs	r0, #0
 8000b86:	bf18      	it	ne
 8000b88:	2001      	movne	r0, #1
 8000b8a:	b005      	add	sp, #20
 8000b8c:	f85d fb04 	ldr.w	pc, [sp], #4

08000b90 <Camera_ReadReg>:

int32_t Camera_ReadReg(Camera_HandleTypeDef *hov, uint8_t regAddr, uint8_t *pData)
{
 8000b90:	b570      	push	{r4, r5, r6, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	4604      	mov	r4, r0
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000b96:	2301      	movs	r3, #1
{
 8000b98:	4615      	mov	r5, r2
 8000b9a:	f88d 100f 	strb.w	r1, [sp, #15]
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000b9e:	f10d 020f 	add.w	r2, sp, #15
 8000ba2:	7901      	ldrb	r1, [r0, #4]
 8000ba4:	6880      	ldr	r0, [r0, #8]
 8000ba6:	4419      	add	r1, r3
 8000ba8:	9000      	str	r0, [sp, #0]
 8000baa:	6820      	ldr	r0, [r4, #0]
 8000bac:	f005 f93c 	bl	8005e28 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hov->hi2c, hov->addr + 1, pData, 1, hov->timeout) == HAL_OK)
 8000bb0:	7921      	ldrb	r1, [r4, #4]
 8000bb2:	68a6      	ldr	r6, [r4, #8]
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	6820      	ldr	r0, [r4, #0]
 8000bb8:	462a      	mov	r2, r5
 8000bba:	4419      	add	r1, r3
 8000bbc:	9600      	str	r6, [sp, #0]
 8000bbe:	f005 f9ff 	bl	8005fc0 <HAL_I2C_Master_Receive>
	}
	else
	{
		return camera_ERROR;
	}
}
 8000bc2:	3800      	subs	r0, #0
 8000bc4:	bf18      	it	ne
 8000bc6:	2001      	movne	r0, #1
 8000bc8:	b004      	add	sp, #16
 8000bca:	bd70      	pop	{r4, r5, r6, pc}

08000bcc <Camera_WriteRegb2>:

int32_t Camera_WriteRegb2(Camera_HandleTypeDef *hov, uint16_t reg_addr, uint8_t reg_data)
{
 8000bcc:	b530      	push	{r4, r5, lr}
 8000bce:	b087      	sub	sp, #28
	if (HAL_I2C_Mem_Write(hov->hi2c, hov->addr + 1, reg_addr,
 8000bd0:	2501      	movs	r5, #1
{
 8000bd2:	4614      	mov	r4, r2
	if (HAL_I2C_Mem_Write(hov->hi2c, hov->addr + 1, reg_addr,
 8000bd4:	460a      	mov	r2, r1
 8000bd6:	f10d 0317 	add.w	r3, sp, #23
 8000bda:	9501      	str	r5, [sp, #4]
{
 8000bdc:	f88d 4017 	strb.w	r4, [sp, #23]
	if (HAL_I2C_Mem_Write(hov->hi2c, hov->addr + 1, reg_addr,
 8000be0:	7901      	ldrb	r1, [r0, #4]
 8000be2:	9300      	str	r3, [sp, #0]
 8000be4:	2302      	movs	r3, #2
 8000be6:	6884      	ldr	r4, [r0, #8]
 8000be8:	4429      	add	r1, r5
 8000bea:	6800      	ldr	r0, [r0, #0]
 8000bec:	9402      	str	r4, [sp, #8]
 8000bee:	f005 fab9 	bl	8006164 <HAL_I2C_Mem_Write>
	}
	else
	{
		return camera_ERROR;
	}
}
 8000bf2:	3800      	subs	r0, #0
 8000bf4:	bf18      	it	ne
 8000bf6:	2001      	movne	r0, #1
 8000bf8:	b007      	add	sp, #28
 8000bfa:	bd30      	pop	{r4, r5, pc}

08000bfc <Camera_ReadRegb2>:

int32_t Camera_ReadRegb2(Camera_HandleTypeDef *hov, uint16_t reg_addr, uint8_t *reg_data)
{
 8000bfc:	b510      	push	{r4, lr}
 8000bfe:	4613      	mov	r3, r2
 8000c00:	b084      	sub	sp, #16
	if (HAL_I2C_Mem_Read(hov->hi2c, hov->addr + 1, reg_addr,
 8000c02:	460a      	mov	r2, r1
 8000c04:	9300      	str	r3, [sp, #0]
 8000c06:	2302      	movs	r3, #2
 8000c08:	6884      	ldr	r4, [r0, #8]
 8000c0a:	7901      	ldrb	r1, [r0, #4]
 8000c0c:	6800      	ldr	r0, [r0, #0]
 8000c0e:	9402      	str	r4, [sp, #8]
 8000c10:	2401      	movs	r4, #1
 8000c12:	3101      	adds	r1, #1
 8000c14:	9401      	str	r4, [sp, #4]
 8000c16:	f005 fc07 	bl	8006428 <HAL_I2C_Mem_Read>
	}
	else
	{
		return camera_ERROR;
	}
}
 8000c1a:	3800      	subs	r0, #0
 8000c1c:	bf18      	it	ne
 8000c1e:	2001      	movne	r0, #1
 8000c20:	b004      	add	sp, #16
 8000c22:	bd10      	pop	{r4, pc}

08000c24 <Camera_read_id>:
	}
	return Camera_OK;
}

int32_t Camera_read_id(Camera_HandleTypeDef *hov)
{
 8000c24:	b570      	push	{r4, r5, r6, lr}
	uint8_t temp[2];
	temp[0] = 0x01;
	if (hov->addr != OV5640_ADDRESS)
 8000c26:	7901      	ldrb	r1, [r0, #4]
{
 8000c28:	b086      	sub	sp, #24
	temp[0] = 0x01;
 8000c2a:	2501      	movs	r5, #1
{
 8000c2c:	4604      	mov	r4, r0
	if (hov->addr != OV5640_ADDRESS)
 8000c2e:	2978      	cmp	r1, #120	@ 0x78
	temp[0] = 0x01;
 8000c30:	f88d 5010 	strb.w	r5, [sp, #16]
	if (hov->addr != OV5640_ADDRESS)
 8000c34:	d06b      	beq.n	8000d0e <Camera_read_id+0xea>
	if (HAL_I2C_Master_Transmit(hov->hi2c, hov->addr, tt, 2, hov->timeout) == HAL_OK)
 8000c36:	6882      	ldr	r2, [r0, #8]
	tt[0] = regAddr;
 8000c38:	f240 13ff 	movw	r3, #511	@ 0x1ff
	if (HAL_I2C_Master_Transmit(hov->hi2c, hov->addr, tt, 2, hov->timeout) == HAL_OK)
 8000c3c:	9200      	str	r2, [sp, #0]
 8000c3e:	aa05      	add	r2, sp, #20
	tt[0] = regAddr;
 8000c40:	f8ad 3014 	strh.w	r3, [sp, #20]
	if (HAL_I2C_Master_Transmit(hov->hi2c, hov->addr, tt, 2, hov->timeout) == HAL_OK)
 8000c44:	2302      	movs	r3, #2
 8000c46:	6800      	ldr	r0, [r0, #0]
 8000c48:	f005 f8ee 	bl	8005e28 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000c4c:	7921      	ldrb	r1, [r4, #4]
 8000c4e:	68a2      	ldr	r2, [r4, #8]
 8000c50:	231c      	movs	r3, #28
 8000c52:	4429      	add	r1, r5
 8000c54:	9200      	str	r2, [sp, #0]
 8000c56:	aa05      	add	r2, sp, #20
 8000c58:	f88d 3014 	strb.w	r3, [sp, #20]
 8000c5c:	462b      	mov	r3, r5
 8000c5e:	6820      	ldr	r0, [r4, #0]
 8000c60:	f005 f8e2 	bl	8005e28 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hov->hi2c, hov->addr + 1, pData, 1, hov->timeout) == HAL_OK)
 8000c64:	7921      	ldrb	r1, [r4, #4]
 8000c66:	68a3      	ldr	r3, [r4, #8]
 8000c68:	aa04      	add	r2, sp, #16
 8000c6a:	4429      	add	r1, r5
 8000c6c:	9300      	str	r3, [sp, #0]
 8000c6e:	462b      	mov	r3, r5
 8000c70:	6820      	ldr	r0, [r4, #0]
 8000c72:	f005 f9a5 	bl	8005fc0 <HAL_I2C_Master_Receive>
	{
		Camera_WriteReg(hov, 0xFF, temp);
		Camera_ReadReg(hov, 0x1C, &temp[0]);
		Camera_ReadReg(hov, 0x1D, &temp[1]);
 8000c76:	231d      	movs	r3, #29
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000c78:	7921      	ldrb	r1, [r4, #4]
 8000c7a:	aa05      	add	r2, sp, #20
 8000c7c:	f88d 3014 	strb.w	r3, [sp, #20]
 8000c80:	68a3      	ldr	r3, [r4, #8]
 8000c82:	4429      	add	r1, r5
 8000c84:	9300      	str	r3, [sp, #0]
 8000c86:	462b      	mov	r3, r5
 8000c88:	6820      	ldr	r0, [r4, #0]
 8000c8a:	f005 f8cd 	bl	8005e28 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hov->hi2c, hov->addr + 1, pData, 1, hov->timeout) == HAL_OK)
 8000c8e:	7921      	ldrb	r1, [r4, #4]
 8000c90:	68a3      	ldr	r3, [r4, #8]
 8000c92:	f10d 0211 	add.w	r2, sp, #17
 8000c96:	4429      	add	r1, r5
 8000c98:	9300      	str	r3, [sp, #0]
 8000c9a:	462b      	mov	r3, r5
 8000c9c:	6820      	ldr	r0, [r4, #0]
 8000c9e:	f005 f98f 	bl	8005fc0 <HAL_I2C_Master_Receive>
		hov->manuf_id = ((uint16_t)temp[0] << 8) | temp[1];
 8000ca2:	f8bd 3010 	ldrh.w	r3, [sp, #16]
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000ca6:	7921      	ldrb	r1, [r4, #4]
 8000ca8:	aa05      	add	r2, sp, #20
		hov->manuf_id = ((uint16_t)temp[0] << 8) | temp[1];
 8000caa:	ba5b      	rev16	r3, r3
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000cac:	4429      	add	r1, r5
		hov->manuf_id = ((uint16_t)temp[0] << 8) | temp[1];
 8000cae:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000cb0:	68a3      	ldr	r3, [r4, #8]
 8000cb2:	9300      	str	r3, [sp, #0]
 8000cb4:	230a      	movs	r3, #10
 8000cb6:	6820      	ldr	r0, [r4, #0]
 8000cb8:	f88d 3014 	strb.w	r3, [sp, #20]
 8000cbc:	462b      	mov	r3, r5
 8000cbe:	f005 f8b3 	bl	8005e28 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hov->hi2c, hov->addr + 1, pData, 1, hov->timeout) == HAL_OK)
 8000cc2:	7921      	ldrb	r1, [r4, #4]
 8000cc4:	68a3      	ldr	r3, [r4, #8]
 8000cc6:	aa04      	add	r2, sp, #16
 8000cc8:	4429      	add	r1, r5
 8000cca:	9300      	str	r3, [sp, #0]
 8000ccc:	462b      	mov	r3, r5
 8000cce:	6820      	ldr	r0, [r4, #0]
 8000cd0:	f005 f976 	bl	8005fc0 <HAL_I2C_Master_Receive>
		Camera_ReadReg(hov, 0x0A, &temp[0]);
		Camera_ReadReg(hov, 0x0B, &temp[1]);
 8000cd4:	230b      	movs	r3, #11
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000cd6:	7921      	ldrb	r1, [r4, #4]
 8000cd8:	aa05      	add	r2, sp, #20
 8000cda:	f88d 3014 	strb.w	r3, [sp, #20]
 8000cde:	68a3      	ldr	r3, [r4, #8]
 8000ce0:	4429      	add	r1, r5
 8000ce2:	9300      	str	r3, [sp, #0]
 8000ce4:	462b      	mov	r3, r5
 8000ce6:	6820      	ldr	r0, [r4, #0]
 8000ce8:	f005 f89e 	bl	8005e28 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hov->hi2c, hov->addr + 1, pData, 1, hov->timeout) == HAL_OK)
 8000cec:	7921      	ldrb	r1, [r4, #4]
 8000cee:	68a0      	ldr	r0, [r4, #8]
 8000cf0:	462b      	mov	r3, r5
 8000cf2:	f10d 0211 	add.w	r2, sp, #17
 8000cf6:	4429      	add	r1, r5
 8000cf8:	9000      	str	r0, [sp, #0]
 8000cfa:	6820      	ldr	r0, [r4, #0]
 8000cfc:	f005 f960 	bl	8005fc0 <HAL_I2C_Master_Receive>
#define OV5640_CHIP_IDL 0x300B
		Camera_ReadRegb2(&hcamera, OV5640_CHIP_IDH, &temp[0]);
		Camera_ReadRegb2(&hcamera, OV5640_CHIP_IDL, &temp[1]);
		hov->manuf_id = 0;
	}
	hov->device_id = ((uint16_t)temp[0] << 8) | temp[1];
 8000d00:	f8bd 3010 	ldrh.w	r3, [sp, #16]
	return 0;
}
 8000d04:	2000      	movs	r0, #0
	hov->device_id = ((uint16_t)temp[0] << 8) | temp[1];
 8000d06:	ba5b      	rev16	r3, r3
 8000d08:	81e3      	strh	r3, [r4, #14]
}
 8000d0a:	b006      	add	sp, #24
 8000d0c:	bd70      	pop	{r4, r5, r6, pc}
	if (HAL_I2C_Mem_Read(hov->hi2c, hov->addr + 1, reg_addr,
 8000d0e:	4e0f      	ldr	r6, [pc, #60]	@ (8000d4c <Camera_read_id+0x128>)
 8000d10:	f243 020a 	movw	r2, #12298	@ 0x300a
 8000d14:	9501      	str	r5, [sp, #4]
 8000d16:	68b3      	ldr	r3, [r6, #8]
 8000d18:	7931      	ldrb	r1, [r6, #4]
 8000d1a:	9302      	str	r3, [sp, #8]
 8000d1c:	ab04      	add	r3, sp, #16
 8000d1e:	3101      	adds	r1, #1
 8000d20:	9300      	str	r3, [sp, #0]
 8000d22:	2302      	movs	r3, #2
 8000d24:	6830      	ldr	r0, [r6, #0]
 8000d26:	f005 fb7f 	bl	8006428 <HAL_I2C_Mem_Read>
 8000d2a:	7931      	ldrb	r1, [r6, #4]
 8000d2c:	68b2      	ldr	r2, [r6, #8]
 8000d2e:	f10d 0311 	add.w	r3, sp, #17
 8000d32:	6830      	ldr	r0, [r6, #0]
 8000d34:	3101      	adds	r1, #1
 8000d36:	9202      	str	r2, [sp, #8]
 8000d38:	f243 020b 	movw	r2, #12299	@ 0x300b
 8000d3c:	9300      	str	r3, [sp, #0]
 8000d3e:	2302      	movs	r3, #2
 8000d40:	9501      	str	r5, [sp, #4]
 8000d42:	f005 fb71 	bl	8006428 <HAL_I2C_Mem_Read>
		hov->manuf_id = 0;
 8000d46:	2300      	movs	r3, #0
 8000d48:	81a3      	strh	r3, [r4, #12]
 8000d4a:	e7d9      	b.n	8000d00 <Camera_read_id+0xdc>
 8000d4c:	2400026c 	.word	0x2400026c

08000d50 <Camera_Init_Device>:
		HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI48, RCC_MCODIV_4);
	}
}

void Camera_Init_Device(I2C_HandleTypeDef *hi2c, framesize_t framesize)
{
 8000d50:	b538      	push	{r3, r4, r5, lr}
	hcamera.hi2c = hi2c;
 8000d52:	4c26      	ldr	r4, [pc, #152]	@ (8000dec <Camera_Init_Device+0x9c>)
	hcamera.addr = OV7670_ADDRESS;
 8000d54:	2242      	movs	r2, #66	@ 0x42
	hcamera.timeout = 100;
 8000d56:	2364      	movs	r3, #100	@ 0x64
{
 8000d58:	460d      	mov	r5, r1
	hcamera.hi2c = hi2c;
 8000d5a:	6020      	str	r0, [r4, #0]

	Camera_read_id(&hcamera);
 8000d5c:	4620      	mov	r0, r4
	hcamera.addr = OV7670_ADDRESS;
 8000d5e:	7122      	strb	r2, [r4, #4]
	hcamera.timeout = 100;
 8000d60:	60a3      	str	r3, [r4, #8]
	Camera_read_id(&hcamera);
 8000d62:	f7ff ff5f 	bl	8000c24 <Camera_read_id>
	if (hcamera.manuf_id == 0x7fa2 && hcamera.device_id == 0x7673)
 8000d66:	4b22      	ldr	r3, [pc, #136]	@ (8000df0 <Camera_Init_Device+0xa0>)
 8000d68:	68e2      	ldr	r2, [r4, #12]
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	d02b      	beq.n	8000dc6 <Camera_Init_Device+0x76>
		OV7670_Config();
	else
	{
		hcamera.addr = OV2640_ADDRESS;
 8000d6e:	2360      	movs	r3, #96	@ 0x60
		Camera_read_id(&hcamera);
 8000d70:	4620      	mov	r0, r4
		hcamera.addr = OV2640_ADDRESS;
 8000d72:	7123      	strb	r3, [r4, #4]
		Camera_read_id(&hcamera);
 8000d74:	f7ff ff56 	bl	8000c24 <Camera_read_id>
		if (hcamera.manuf_id == 0x7fa2 && ((hcamera.device_id - 0x2641) <= 2))
 8000d78:	f647 73a2 	movw	r3, #32674	@ 0x7fa2
 8000d7c:	89a2      	ldrh	r2, [r4, #12]
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d104      	bne.n	8000d8c <Camera_Init_Device+0x3c>
 8000d82:	89e2      	ldrh	r2, [r4, #14]
 8000d84:	f242 6343 	movw	r3, #9795	@ 0x2643
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d920      	bls.n	8000dce <Camera_Init_Device+0x7e>
			// Camera_XCLK_Set(XCLK_TIM);
			ov2640_init(framesize);
		}
		else
		{
			hcamera.addr = OV7725_ADDRESS;
 8000d8c:	2342      	movs	r3, #66	@ 0x42
			Camera_read_id(&hcamera);
 8000d8e:	4817      	ldr	r0, [pc, #92]	@ (8000dec <Camera_Init_Device+0x9c>)
			hcamera.addr = OV7725_ADDRESS;
 8000d90:	7123      	strb	r3, [r4, #4]
			Camera_read_id(&hcamera);
 8000d92:	f7ff ff47 	bl	8000c24 <Camera_read_id>
			if (hcamera.manuf_id == 0x7fa2 && ((hcamera.device_id - 0x7721) <= 2))
 8000d96:	f647 73a2 	movw	r3, #32674	@ 0x7fa2
 8000d9a:	89a2      	ldrh	r2, [r4, #12]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d104      	bne.n	8000daa <Camera_Init_Device+0x5a>
 8000da0:	89e2      	ldrh	r2, [r4, #14]
 8000da2:	f247 7323 	movw	r3, #30499	@ 0x7723
 8000da6:	429a      	cmp	r2, r3
 8000da8:	d916      	bls.n	8000dd8 <Camera_Init_Device+0x88>
				ov7725_init(framesize);
			}
			else
			{

				hcamera.addr = OV5640_ADDRESS;
 8000daa:	2378      	movs	r3, #120	@ 0x78
				Camera_read_id(&hcamera);
 8000dac:	480f      	ldr	r0, [pc, #60]	@ (8000dec <Camera_Init_Device+0x9c>)
				hcamera.addr = OV5640_ADDRESS;
 8000dae:	7123      	strb	r3, [r4, #4]
				Camera_read_id(&hcamera);
 8000db0:	f7ff ff38 	bl	8000c24 <Camera_read_id>
				if (hcamera.device_id == 0x5640)
 8000db4:	f245 6340 	movw	r3, #22080	@ 0x5640
 8000db8:	89e2      	ldrh	r2, [r4, #14]
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	d011      	beq.n	8000de2 <Camera_Init_Device+0x92>
					// 自动对焦 AF 未实现
					ov5640_init(framesize);
				}
				else
				{
					hcamera.addr = 0;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	7123      	strb	r3, [r4, #4]
					hcamera.device_id = 0;
 8000dc2:	81e3      	strh	r3, [r4, #14]
				}
			}
		}
	}
}
 8000dc4:	bd38      	pop	{r3, r4, r5, pc}
 8000dc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		OV7670_Config();
 8000dca:	f000 bc1b 	b.w	8001604 <OV7670_Config>
			ov2640_init(framesize);
 8000dce:	4628      	mov	r0, r5
}
 8000dd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			ov2640_init(framesize);
 8000dd4:	f000 b80e 	b.w	8000df4 <ov2640_init>
				ov7725_init(framesize);
 8000dd8:	4628      	mov	r0, r5
}
 8000dda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				ov7725_init(framesize);
 8000dde:	f000 bdf3 	b.w	80019c8 <ov7725_init>
					ov5640_init(framesize);
 8000de2:	4628      	mov	r0, r5
}
 8000de4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					ov5640_init(framesize);
 8000de8:	f000 b940 	b.w	800106c <ov5640_init>
 8000dec:	2400026c 	.word	0x2400026c
 8000df0:	76737fa2 	.word	0x76737fa2

08000df4 <ov2640_init>:
    return 0;
}

//===============================
int ov2640_init(framesize_t framesize)
{
 8000df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000df8:	4607      	mov	r7, r0
 8000dfa:	b082      	sub	sp, #8
	  ov2640_delay(100);
 8000dfc:	2064      	movs	r0, #100	@ 0x64
    for (int i = 0; regs[i][0]; i++) {
 8000dfe:	4c95      	ldr	r4, [pc, #596]	@ (8001054 <ov2640_init+0x260>)
	  ov2640_delay(100);
 8000e00:	f002 fd16 	bl	8003830 <HAL_Delay>
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 8000e04:	2301      	movs	r3, #1
    Camera_WriteReg(&hcamera, reg, &data);
 8000e06:	21ff      	movs	r1, #255	@ 0xff
 8000e08:	f10d 0207 	add.w	r2, sp, #7
 8000e0c:	4892      	ldr	r0, [pc, #584]	@ (8001058 <ov2640_init+0x264>)
 8000e0e:	f88d 3007 	strb.w	r3, [sp, #7]
 8000e12:	f7ff fea7 	bl	8000b64 <Camera_WriteReg>
    OV2640_WR_Reg(COM7, COM7_SRST);
 8000e16:	2380      	movs	r3, #128	@ 0x80
    Camera_WriteReg(&hcamera, reg, &data);
 8000e18:	2112      	movs	r1, #18
 8000e1a:	f10d 0207 	add.w	r2, sp, #7
 8000e1e:	488e      	ldr	r0, [pc, #568]	@ (8001058 <ov2640_init+0x264>)
 8000e20:	f88d 3007 	strb.w	r3, [sp, #7]
 8000e24:	f7ff fe9e 	bl	8000b64 <Camera_WriteReg>
    ov2640_delay(5);
 8000e28:	2005      	movs	r0, #5
 8000e2a:	f002 fd01 	bl	8003830 <HAL_Delay>
    for (int i = 0; regs[i][0]; i++) {
 8000e2e:	7821      	ldrb	r1, [r4, #0]
 8000e30:	b149      	cbz	r1, 8000e46 <ov2640_init+0x52>
 8000e32:	3401      	adds	r4, #1
        Camera_WriteReg(&hcamera, regs[i][0], &regs[i][1]);
 8000e34:	4d88      	ldr	r5, [pc, #544]	@ (8001058 <ov2640_init+0x264>)
 8000e36:	4622      	mov	r2, r4
 8000e38:	4628      	mov	r0, r5
 8000e3a:	f7ff fe93 	bl	8000b64 <Camera_WriteReg>
    for (int i = 0; regs[i][0]; i++) {
 8000e3e:	7861      	ldrb	r1, [r4, #1]
 8000e40:	3402      	adds	r4, #2
 8000e42:	2900      	cmp	r1, #0
 8000e44:	d1f7      	bne.n	8000e36 <ov2640_init+0x42>
	reset();
	hcamera.framesize = framesize;
 8000e46:	4e84      	ldr	r6, [pc, #528]	@ (8001058 <ov2640_init+0x264>)
    ov2640_delay(30);
 8000e48:	201e      	movs	r0, #30
 8000e4a:	f002 fcf1 	bl	8003830 <HAL_Delay>
	hcamera.pixformat = PIXFORMAT_RGB565;
 8000e4e:	2401      	movs	r4, #1
 8000e50:	2300      	movs	r3, #0
    Camera_WriteReg(&hcamera, reg, &data);
 8000e52:	f10d 0207 	add.w	r2, sp, #7
 8000e56:	21ff      	movs	r1, #255	@ 0xff
 8000e58:	4630      	mov	r0, r6
	hcamera.pixformat = PIXFORMAT_RGB565;
 8000e5a:	7474      	strb	r4, [r6, #17]
    for (int i = 0; regs[i][0]; i++) {
 8000e5c:	25ff      	movs	r5, #255	@ 0xff
 8000e5e:	f88d 3007 	strb.w	r3, [sp, #7]
	hcamera.framesize = framesize;
 8000e62:	7437      	strb	r7, [r6, #16]
    Camera_WriteReg(&hcamera, reg, &data);
 8000e64:	f7ff fe7e 	bl	8000b64 <Camera_WriteReg>
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_BYPAS);
 8000e68:	f88d 4007 	strb.w	r4, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000e6c:	2105      	movs	r1, #5
 8000e6e:	4c7b      	ldr	r4, [pc, #492]	@ (800105c <ov2640_init+0x268>)
 8000e70:	f10d 0207 	add.w	r2, sp, #7
 8000e74:	4630      	mov	r0, r6
 8000e76:	f7ff fe75 	bl	8000b64 <Camera_WriteReg>
        Camera_WriteReg(&hcamera, regs[i][0], &regs[i][1]);
 8000e7a:	4622      	mov	r2, r4
 8000e7c:	4629      	mov	r1, r5
 8000e7e:	4630      	mov	r0, r6
    for (int i = 0; regs[i][0]; i++) {
 8000e80:	3402      	adds	r4, #2
        Camera_WriteReg(&hcamera, regs[i][0], &regs[i][1]);
 8000e82:	f7ff fe6f 	bl	8000b64 <Camera_WriteReg>
    for (int i = 0; regs[i][0]; i++) {
 8000e86:	f814 5c01 	ldrb.w	r5, [r4, #-1]
 8000e8a:	2d00      	cmp	r5, #0
 8000e8c:	d1f5      	bne.n	8000e7a <ov2640_init+0x86>
    _set_framesize(hcamera.framesize);
 8000e8e:	f04f 0901 	mov.w	r9, #1
    Camera_WriteReg(&hcamera, reg, &data);
 8000e92:	f10d 0207 	add.w	r2, sp, #7
 8000e96:	21ff      	movs	r1, #255	@ 0xff
 8000e98:	486f      	ldr	r0, [pc, #444]	@ (8001058 <ov2640_init+0x264>)
    _set_framesize(hcamera.framesize);
 8000e9a:	7c36      	ldrb	r6, [r6, #16]
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 8000e9c:	f88d 9007 	strb.w	r9, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000ea0:	f7ff fe60 	bl	8000b64 <Camera_WriteReg>
  Camera_ReadReg(&hcamera,reg,&data);
 8000ea4:	f10d 0207 	add.w	r2, sp, #7
 8000ea8:	2112      	movs	r1, #18
 8000eaa:	486b      	ldr	r0, [pc, #428]	@ (8001058 <ov2640_init+0x264>)
 8000eac:	f7ff fe70 	bl	8000b90 <Camera_ReadReg>
    Camera_WriteReg(&hcamera, reg, &data);
 8000eb0:	f10d 0207 	add.w	r2, sp, #7
 8000eb4:	21ff      	movs	r1, #255	@ 0xff
 8000eb6:	4868      	ldr	r0, [pc, #416]	@ (8001058 <ov2640_init+0x264>)
    return data;
 8000eb8:	f89d 7007 	ldrb.w	r7, [sp, #7]
 8000ebc:	f88d 5007 	strb.w	r5, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000ec0:	f7ff fe50 	bl	8000b64 <Camera_WriteReg>
  Camera_ReadReg(&hcamera,reg,&data);
 8000ec4:	f10d 0207 	add.w	r2, sp, #7
 8000ec8:	2144      	movs	r1, #68	@ 0x44
 8000eca:	4863      	ldr	r0, [pc, #396]	@ (8001058 <ov2640_init+0x264>)
    cbar = OV2640_RD_Reg(COM7) & COM7_COLOR_BAR;
 8000ecc:	f007 0702 	and.w	r7, r7, #2
  Camera_ReadReg(&hcamera,reg,&data);
 8000ed0:	f7ff fe5e 	bl	8000b90 <Camera_ReadReg>
    uint16_t w = dvp_cam_resolution[framesize][0];
 8000ed4:	4b62      	ldr	r3, [pc, #392]	@ (8001060 <ov2640_init+0x26c>)
    if (w <= dvp_cam_resolution[FRAMESIZE_SVGA][0]) regs = OV2640_svga_regs;
 8000ed6:	4963      	ldr	r1, [pc, #396]	@ (8001064 <ov2640_init+0x270>)
    Camera_WriteReg(&hcamera, reg, &data);
 8000ed8:	f10d 0207 	add.w	r2, sp, #7
    uint16_t w = dvp_cam_resolution[framesize][0];
 8000edc:	f833 a026 	ldrh.w	sl, [r3, r6, lsl #2]
    uint16_t h = dvp_cam_resolution[framesize][1];
 8000ee0:	eb03 0686 	add.w	r6, r3, r6, lsl #2
    if (w <= dvp_cam_resolution[FRAMESIZE_SVGA][0]) regs = OV2640_svga_regs;
 8000ee4:	4c60      	ldr	r4, [pc, #384]	@ (8001068 <ov2640_init+0x274>)
 8000ee6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
    Camera_WriteReg(&hcamera, reg, &data);
 8000eea:	485b      	ldr	r0, [pc, #364]	@ (8001058 <ov2640_init+0x264>)
    if (w <= dvp_cam_resolution[FRAMESIZE_SVGA][0]) regs = OV2640_svga_regs;
 8000eec:	4553      	cmp	r3, sl
 8000eee:	bf28      	it	cs
 8000ef0:	460c      	movcs	r4, r1
    Camera_WriteReg(&hcamera, reg, &data);
 8000ef2:	21ff      	movs	r1, #255	@ 0xff
    uint16_t h = dvp_cam_resolution[framesize][1];
 8000ef4:	8876      	ldrh	r6, [r6, #2]
    return data;
 8000ef6:	f89d 8007 	ldrb.w	r8, [sp, #7]
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 8000efa:	f88d 5007 	strb.w	r5, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000efe:	f7ff fe31 	bl	8000b64 <Camera_WriteReg>
 8000f02:	f10d 0207 	add.w	r2, sp, #7
 8000f06:	2105      	movs	r1, #5
 8000f08:	4853      	ldr	r0, [pc, #332]	@ (8001058 <ov2640_init+0x264>)
 8000f0a:	f88d 9007 	strb.w	r9, [sp, #7]
 8000f0e:	f7ff fe29 	bl	8000b64 <Camera_WriteReg>
    OV2640_WR_Reg(ZMOW, (w>>2)&0xFF); // OUTW[7:0] (real/4)
 8000f12:	ea4f 039a 	mov.w	r3, sl, lsr #2
    Camera_WriteReg(&hcamera, reg, &data);
 8000f16:	f10d 0207 	add.w	r2, sp, #7
 8000f1a:	215a      	movs	r1, #90	@ 0x5a
 8000f1c:	484e      	ldr	r0, [pc, #312]	@ (8001058 <ov2640_init+0x264>)
    OV2640_WR_Reg(ZMOW, (w>>2)&0xFF); // OUTW[7:0] (real/4)
 8000f1e:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000f22:	f7ff fe1f 	bl	8000b64 <Camera_WriteReg>
    OV2640_WR_Reg(ZMOH, (h>>2)&0xFF); // OUTH[7:0] (real/4)
 8000f26:	08b3      	lsrs	r3, r6, #2
    OV2640_WR_Reg(ZMHH, ((h>>8)&0x04)|((w>>10)&0x03)); // OUTH[8]/OUTW[9:8]
 8000f28:	f3ca 2a81 	ubfx	sl, sl, #10, #2
 8000f2c:	0a36      	lsrs	r6, r6, #8
    Camera_WriteReg(&hcamera, reg, &data);
 8000f2e:	f10d 0207 	add.w	r2, sp, #7
 8000f32:	215b      	movs	r1, #91	@ 0x5b
 8000f34:	4848      	ldr	r0, [pc, #288]	@ (8001058 <ov2640_init+0x264>)
    OV2640_WR_Reg(ZMHH, ((h>>8)&0x04)|((w>>10)&0x03)); // OUTH[8]/OUTW[9:8]
 8000f36:	f006 0604 	and.w	r6, r6, #4
    OV2640_WR_Reg(ZMOH, (h>>2)&0xFF); // OUTH[7:0] (real/4)
 8000f3a:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000f3e:	f7ff fe11 	bl	8000b64 <Camera_WriteReg>
 8000f42:	f10d 0207 	add.w	r2, sp, #7
    OV2640_WR_Reg(ZMHH, ((h>>8)&0x04)|((w>>10)&0x03)); // OUTH[8]/OUTW[9:8]
 8000f46:	ea46 060a 	orr.w	r6, r6, sl
    Camera_WriteReg(&hcamera, reg, &data);
 8000f4a:	215c      	movs	r1, #92	@ 0x5c
 8000f4c:	4842      	ldr	r0, [pc, #264]	@ (8001058 <ov2640_init+0x264>)
 8000f4e:	f88d 6007 	strb.w	r6, [sp, #7]
 8000f52:	f7ff fe07 	bl	8000b64 <Camera_WriteReg>
 8000f56:	21ff      	movs	r1, #255	@ 0xff
 8000f58:	f10d 0207 	add.w	r2, sp, #7
 8000f5c:	483e      	ldr	r0, [pc, #248]	@ (8001058 <ov2640_init+0x264>)
 8000f5e:	f88d 9007 	strb.w	r9, [sp, #7]
 8000f62:	f7ff fdff 	bl	8000b64 <Camera_WriteReg>
    for (int i = 0; regs[i][0]; i++) {
 8000f66:	7821      	ldrb	r1, [r4, #0]
 8000f68:	b149      	cbz	r1, 8000f7e <ov2640_init+0x18a>
 8000f6a:	444c      	add	r4, r9
        Camera_WriteReg(&hcamera, regs[i][0], &regs[i][1]);
 8000f6c:	4d3a      	ldr	r5, [pc, #232]	@ (8001058 <ov2640_init+0x264>)
 8000f6e:	4622      	mov	r2, r4
 8000f70:	4628      	mov	r0, r5
 8000f72:	f7ff fdf7 	bl	8000b64 <Camera_WriteReg>
    for (int i = 0; regs[i][0]; i++) {
 8000f76:	7861      	ldrb	r1, [r4, #1]
 8000f78:	3402      	adds	r4, #2
 8000f7a:	2900      	cmp	r1, #0
 8000f7c:	d1f7      	bne.n	8000f6e <ov2640_init+0x17a>
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 8000f7e:	2501      	movs	r5, #1
    Camera_WriteReg(&hcamera, reg, &data);
 8000f80:	f10d 0207 	add.w	r2, sp, #7
 8000f84:	21ff      	movs	r1, #255	@ 0xff
 8000f86:	4834      	ldr	r0, [pc, #208]	@ (8001058 <ov2640_init+0x264>)
 8000f88:	f88d 5007 	strb.w	r5, [sp, #7]
 8000f8c:	f7ff fdea 	bl	8000b64 <Camera_WriteReg>
  Camera_ReadReg(&hcamera,reg,&data);
 8000f90:	f10d 0207 	add.w	r2, sp, #7
 8000f94:	2112      	movs	r1, #18
 8000f96:	4830      	ldr	r0, [pc, #192]	@ (8001058 <ov2640_init+0x264>)
 8000f98:	2400      	movs	r4, #0
 8000f9a:	f7ff fdf9 	bl	8000b90 <Camera_ReadReg>
    return data;
 8000f9e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000fa2:	f10d 0207 	add.w	r2, sp, #7
 8000fa6:	2112      	movs	r1, #18
    com7 = OV2640_RD_Reg(COM7) | cbar;
 8000fa8:	431f      	orrs	r7, r3
    Camera_WriteReg(&hcamera, reg, &data);
 8000faa:	482b      	ldr	r0, [pc, #172]	@ (8001058 <ov2640_init+0x264>)
 8000fac:	f88d 7007 	strb.w	r7, [sp, #7]
 8000fb0:	f7ff fdd8 	bl	8000b64 <Camera_WriteReg>
 8000fb4:	f10d 0207 	add.w	r2, sp, #7
 8000fb8:	21ff      	movs	r1, #255	@ 0xff
 8000fba:	4827      	ldr	r0, [pc, #156]	@ (8001058 <ov2640_init+0x264>)
 8000fbc:	f88d 4007 	strb.w	r4, [sp, #7]
 8000fc0:	f7ff fdd0 	bl	8000b64 <Camera_WriteReg>
 8000fc4:	f10d 0207 	add.w	r2, sp, #7
 8000fc8:	2144      	movs	r1, #68	@ 0x44
 8000fca:	4823      	ldr	r0, [pc, #140]	@ (8001058 <ov2640_init+0x264>)
 8000fcc:	f88d 8007 	strb.w	r8, [sp, #7]
 8000fd0:	f7ff fdc8 	bl	8000b64 <Camera_WriteReg>
 8000fd4:	f10d 0207 	add.w	r2, sp, #7
 8000fd8:	2105      	movs	r1, #5
 8000fda:	481f      	ldr	r0, [pc, #124]	@ (8001058 <ov2640_init+0x264>)
 8000fdc:	f88d 4007 	strb.w	r4, [sp, #7]
 8000fe0:	f7ff fdc0 	bl	8000b64 <Camera_WriteReg>
 8000fe4:	f10d 0207 	add.w	r2, sp, #7
 8000fe8:	21ff      	movs	r1, #255	@ 0xff
 8000fea:	481b      	ldr	r0, [pc, #108]	@ (8001058 <ov2640_init+0x264>)
 8000fec:	f88d 5007 	strb.w	r5, [sp, #7]
 8000ff0:	f7ff fdb8 	bl	8000b64 <Camera_WriteReg>
  Camera_ReadReg(&hcamera,reg,&data);
 8000ff4:	f10d 0207 	add.w	r2, sp, #7
 8000ff8:	2104      	movs	r1, #4
 8000ffa:	4817      	ldr	r0, [pc, #92]	@ (8001058 <ov2640_init+0x264>)
 8000ffc:	f7ff fdc8 	bl	8000b90 <Camera_ReadReg>
    return data;
 8001000:	f89d 3007 	ldrb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8001004:	f10d 0207 	add.w	r2, sp, #7
 8001008:	2104      	movs	r1, #4
        reg |= REG04_HFLIP_IMG;
 800100a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
    Camera_WriteReg(&hcamera, reg, &data);
 800100e:	4812      	ldr	r0, [pc, #72]	@ (8001058 <ov2640_init+0x264>)
 8001010:	f88d 3007 	strb.w	r3, [sp, #7]
 8001014:	f7ff fda6 	bl	8000b64 <Camera_WriteReg>
 8001018:	f10d 0207 	add.w	r2, sp, #7
 800101c:	21ff      	movs	r1, #255	@ 0xff
 800101e:	480e      	ldr	r0, [pc, #56]	@ (8001058 <ov2640_init+0x264>)
 8001020:	f88d 5007 	strb.w	r5, [sp, #7]
 8001024:	f7ff fd9e 	bl	8000b64 <Camera_WriteReg>
  Camera_ReadReg(&hcamera,reg,&data);
 8001028:	f10d 0207 	add.w	r2, sp, #7
 800102c:	2104      	movs	r1, #4
 800102e:	480a      	ldr	r0, [pc, #40]	@ (8001058 <ov2640_init+0x264>)
 8001030:	f7ff fdae 	bl	8000b90 <Camera_ReadReg>
    return data;
 8001034:	f89d 3007 	ldrb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8001038:	f10d 0207 	add.w	r2, sp, #7
 800103c:	2104      	movs	r1, #4
        reg |= REG04_VFLIP_IMG | REG04_VREF_EN;
 800103e:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
    Camera_WriteReg(&hcamera, reg, &data);
 8001042:	4805      	ldr	r0, [pc, #20]	@ (8001058 <ov2640_init+0x264>)
 8001044:	f88d 3007 	strb.w	r3, [sp, #7]
 8001048:	f7ff fd8c 	bl	8000b64 <Camera_WriteReg>
	//set_framesize(FRAMESIZE_QQVGA);
	set_pixformat(hcamera.pixformat);
	set_hmirror(0);
	set_vflip(0);
  return 0;
}
 800104c:	4620      	mov	r0, r4
 800104e:	b002      	add	sp, #8
 8001050:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001054:	08025608 	.word	0x08025608
 8001058:	2400026c 	.word	0x2400026c
 800105c:	08025569 	.word	0x08025569
 8001060:	080254e8 	.word	0x080254e8
 8001064:	080255c0 	.word	0x080255c0
 8001068:	08025578 	.word	0x08025578

0800106c <ov5640_init>:
    }
    return ret;
}

int ov5640_init(framesize_t framesize)
{
 800106c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    Camera_WriteRegb2(&hcamera, reg, data);
 8001070:	2211      	movs	r2, #17
{
 8001072:	b08b      	sub	sp, #44	@ 0x2c
    Camera_WriteRegb2(&hcamera, reg, data);
 8001074:	f243 1103 	movw	r1, #12547	@ 0x3103
{
 8001078:	4606      	mov	r6, r0
    Camera_WriteRegb2(&hcamera, reg, data);
 800107a:	48d8      	ldr	r0, [pc, #864]	@ (80013dc <ov5640_init+0x370>)
 800107c:	f7ff fda6 	bl	8000bcc <Camera_WriteRegb2>
    for (int i = 0; ov5640_default_regs[i][0]; i++)
 8001080:	4cd7      	ldr	r4, [pc, #860]	@ (80013e0 <ov5640_init+0x374>)
    Camera_WriteRegb2(&hcamera, reg, data);
 8001082:	2282      	movs	r2, #130	@ 0x82
 8001084:	f243 0108 	movw	r1, #12296	@ 0x3008
 8001088:	48d4      	ldr	r0, [pc, #848]	@ (80013dc <ov5640_init+0x370>)
 800108a:	f7ff fd9f 	bl	8000bcc <Camera_WriteRegb2>
    Camera_delay(5);
 800108e:	2005      	movs	r0, #5
 8001090:	f002 fbce 	bl	8003830 <HAL_Delay>
    for (int i = 0; ov5640_default_regs[i][0]; i++)
 8001094:	7823      	ldrb	r3, [r4, #0]
 8001096:	b15b      	cbz	r3, 80010b0 <ov5640_init+0x44>
    Camera_WriteRegb2(&hcamera, reg, data);
 8001098:	4dd0      	ldr	r5, [pc, #832]	@ (80013dc <ov5640_init+0x370>)
        ret |= ov5640_WR_Reg((ov5640_default_regs[i][0] << 8) | (ov5640_default_regs[i][1] << 0), ov5640_default_regs[i][2]);
 800109a:	7861      	ldrb	r1, [r4, #1]
    Camera_WriteRegb2(&hcamera, reg, data);
 800109c:	4628      	mov	r0, r5
 800109e:	78a2      	ldrb	r2, [r4, #2]
 80010a0:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
 80010a4:	f7ff fd92 	bl	8000bcc <Camera_WriteRegb2>
    for (int i = 0; ov5640_default_regs[i][0]; i++)
 80010a8:	f814 3f03 	ldrb.w	r3, [r4, #3]!
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d1f4      	bne.n	800109a <ov5640_init+0x2e>
    ov5640_reset();
    hcamera.framesize = framesize;
 80010b0:	4cca      	ldr	r4, [pc, #808]	@ (80013dc <ov5640_init+0x370>)
    hcamera.pixformat = PIXFORMAT_RGB565;
 80010b2:	2501      	movs	r5, #1
    Camera_delay(300);
 80010b4:	f44f 7096 	mov.w	r0, #300	@ 0x12c
    if (hts_target)
 80010b8:	f8df 833c 	ldr.w	r8, [pc, #828]	@ 80013f8 <ov5640_init+0x38c>
    Camera_delay(300);
 80010bc:	f002 fbb8 	bl	8003830 <HAL_Delay>
    Camera_WriteRegb2(&hcamera, reg, data);
 80010c0:	2261      	movs	r2, #97	@ 0x61
 80010c2:	f44f 4186 	mov.w	r1, #17152	@ 0x4300
 80010c6:	4620      	mov	r0, r4
    hcamera.pixformat = PIXFORMAT_RGB565;
 80010c8:	7465      	strb	r5, [r4, #17]
    hcamera.framesize = framesize;
 80010ca:	7426      	strb	r6, [r4, #16]
    Camera_WriteRegb2(&hcamera, reg, data);
 80010cc:	f7ff fd7e 	bl	8000bcc <Camera_WriteRegb2>
 80010d0:	462a      	mov	r2, r5
 80010d2:	f245 011f 	movw	r1, #20511	@ 0x501f
 80010d6:	4620      	mov	r0, r4
        uint16_t sensor_hts = calculate_hts(dvp_cam_resolution[hcamera.framesize][0]);
 80010d8:	4dc2      	ldr	r5, [pc, #776]	@ (80013e4 <ov5640_init+0x378>)
    Camera_WriteRegb2(&hcamera, reg, data);
 80010da:	f7ff fd77 	bl	8000bcc <Camera_WriteRegb2>
    return Camera_ReadRegb2(&hcamera, reg, data);
 80010de:	f643 0121 	movw	r1, #14369	@ 0x3821
 80010e2:	f10d 0227 	add.w	r2, sp, #39	@ 0x27
 80010e6:	4620      	mov	r0, r4
 80010e8:	f7ff fd88 	bl	8000bfc <Camera_ReadRegb2>
    Camera_WriteRegb2(&hcamera, reg, data);
 80010ec:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
 80010f0:	f643 0121 	movw	r1, #14369	@ 0x3821
 80010f4:	4620      	mov	r0, r4
 80010f6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80010fa:	f7ff fd67 	bl	8000bcc <Camera_WriteRegb2>
    return Camera_ReadRegb2(&hcamera, reg, data);
 80010fe:	f10d 0227 	add.w	r2, sp, #39	@ 0x27
 8001102:	f243 0102 	movw	r1, #12290	@ 0x3002
 8001106:	4620      	mov	r0, r4
 8001108:	f7ff fd78 	bl	8000bfc <Camera_ReadRegb2>
    ret |= ov5640_WR_Reg(SYSTEM_RESET_02, (reg & 0xE3) | ((pixformat == PIXFORMAT_JPEG) ? 0x00 : 0x1C));
 800110c:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
    Camera_WriteRegb2(&hcamera, reg, data);
 8001110:	f243 0102 	movw	r1, #12290	@ 0x3002
 8001114:	4620      	mov	r0, r4
    ret |= ov5640_WR_Reg(SYSTEM_RESET_02, (reg & 0xE3) | ((pixformat == PIXFORMAT_JPEG) ? 0x00 : 0x1C));
 8001116:	f022 021c 	bic.w	r2, r2, #28
    Camera_WriteRegb2(&hcamera, reg, data);
 800111a:	f042 021c 	orr.w	r2, r2, #28
 800111e:	f7ff fd55 	bl	8000bcc <Camera_WriteRegb2>
    return Camera_ReadRegb2(&hcamera, reg, data);
 8001122:	f10d 0227 	add.w	r2, sp, #39	@ 0x27
 8001126:	f243 0106 	movw	r1, #12294	@ 0x3006
 800112a:	4620      	mov	r0, r4
 800112c:	f7ff fd66 	bl	8000bfc <Camera_ReadRegb2>
    Camera_WriteRegb2(&hcamera, reg, data);
 8001130:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
 8001134:	f243 0106 	movw	r1, #12294	@ 0x3006
 8001138:	4620      	mov	r0, r4
 800113a:	f002 02d7 	and.w	r2, r2, #215	@ 0xd7
 800113e:	f7ff fd45 	bl	8000bcc <Camera_WriteRegb2>
    if (hts_target)
 8001142:	f8b8 3000 	ldrh.w	r3, [r8]
 8001146:	2b00      	cmp	r3, #0
 8001148:	f040 8227 	bne.w	800159a <ov5640_init+0x52e>
    ov5640_set_pixformat(hcamera.pixformat);
    ov5640_set_framesize(hcamera.framesize);
 800114c:	7c23      	ldrb	r3, [r4, #16]
    if ((hcamera.pixformat == PIXFORMAT_JPEG) && ((w % 8) || (h % 8)))
 800114e:	7c62      	ldrb	r2, [r4, #17]
    uint16_t h = dvp_cam_resolution[framesize][1];
 8001150:	eb05 0183 	add.w	r1, r5, r3, lsl #2
    uint16_t w = dvp_cam_resolution[framesize][0];
 8001154:	f835 a023 	ldrh.w	sl, [r5, r3, lsl #2]
    if ((hcamera.pixformat == PIXFORMAT_JPEG) && ((w % 8) || (h % 8)))
 8001158:	2a02      	cmp	r2, #2
    uint16_t h = dvp_cam_resolution[framesize][1];
 800115a:	f8b1 b002 	ldrh.w	fp, [r1, #2]
    if ((hcamera.pixformat == PIXFORMAT_JPEG) && ((w % 8) || (h % 8)))
 800115e:	f000 820e 	beq.w	800157e <ov5640_init+0x512>
    if (((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG)) && ((framesize == FRAMESIZE_QQCIF) || (framesize == FRAMESIZE_QQSIF) || (framesize == FRAMESIZE_HQQQVGA) || (framesize == FRAMESIZE_HQQVGA)))
 8001162:	3a04      	subs	r2, #4
 8001164:	2a01      	cmp	r2, #1
 8001166:	f240 820e 	bls.w	8001586 <ov5640_init+0x51a>
 800116a:	2200      	movs	r2, #0
 800116c:	9203      	str	r2, [sp, #12]
    if (framesize == FRAMESIZE_QQQQVGA)
 800116e:	2b07      	cmp	r3, #7
 8001170:	f000 81cd 	beq.w	800150e <ov5640_init+0x4a2>
    if ((w > ACTIVE_SENSOR_WIDTH) || (h > ACTIVE_SENSOR_HEIGHT))
 8001174:	f5ba 6f22 	cmp.w	sl, #2592	@ 0xa20
 8001178:	f200 81c9 	bhi.w	800150e <ov5640_init+0x4a2>
 800117c:	f5bb 6ff3 	cmp.w	fp, #1944	@ 0x798
 8001180:	f200 81c5 	bhi.w	800150e <ov5640_init+0x4a2>
    readout_w = IM_MAX(readout_w, w);
 8001184:	4a98      	ldr	r2, [pc, #608]	@ (80013e8 <ov5640_init+0x37c>)
    readout_h = IM_MAX(readout_h, h);
 8001186:	4b99      	ldr	r3, [pc, #612]	@ (80013ec <ov5640_init+0x380>)
    readout_w = IM_MAX(readout_w, w);
 8001188:	8816      	ldrh	r6, [r2, #0]
    readout_h = IM_MAX(readout_h, h);
 800118a:	881f      	ldrh	r7, [r3, #0]
    readout_w = IM_MAX(readout_w, w);
 800118c:	4556      	cmp	r6, sl
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 800118e:	4d98      	ldr	r5, [pc, #608]	@ (80013f0 <ov5640_init+0x384>)
    readout_y = IM_MAX(IM_MIN(readout_y, readout_y_max), -readout_y_max);
 8001190:	4c98      	ldr	r4, [pc, #608]	@ (80013f4 <ov5640_init+0x388>)
    readout_w = IM_MAX(readout_w, w);
 8001192:	bf38      	it	cc
 8001194:	4656      	movcc	r6, sl
    readout_h = IM_MAX(readout_h, h);
 8001196:	455f      	cmp	r7, fp
    readout_w = IM_MAX(readout_w, w);
 8001198:	8016      	strh	r6, [r2, #0]
    readout_h = IM_MAX(readout_h, h);
 800119a:	bf38      	it	cc
 800119c:	465f      	movcc	r7, fp
    int readout_x_max = (ACTIVE_SENSOR_WIDTH - readout_w) / 2;
 800119e:	f5d6 6222 	rsbs	r2, r6, #2592	@ 0xa20
 80011a2:	9601      	str	r6, [sp, #4]
    readout_h = IM_MAX(readout_h, h);
 80011a4:	801f      	strh	r7, [r3, #0]
    int readout_x_max = (ACTIVE_SENSOR_WIDTH - readout_w) / 2;
 80011a6:	bf48      	it	mi
 80011a8:	3201      	addmi	r2, #1
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 80011aa:	f9b5 3000 	ldrsh.w	r3, [r5]
    int readout_y_max = (ACTIVE_SENSOR_HEIGHT - readout_h) / 2;
 80011ae:	f5d7 61f3 	rsbs	r1, r7, #1944	@ 0x798
 80011b2:	9702      	str	r7, [sp, #8]
    int readout_x_max = (ACTIVE_SENSOR_WIDTH - readout_w) / 2;
 80011b4:	ea4f 0262 	mov.w	r2, r2, asr #1
    int readout_y_max = (ACTIVE_SENSOR_HEIGHT - readout_h) / 2;
 80011b8:	bf48      	it	mi
 80011ba:	3101      	addmi	r1, #1
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 80011bc:	4293      	cmp	r3, r2
 80011be:	f1c2 0c00 	rsb	ip, r2, #0
    int readout_y_max = (ACTIVE_SENSOR_HEIGHT - readout_h) / 2;
 80011c2:	ea4f 0161 	mov.w	r1, r1, asr #1
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 80011c6:	bfa8      	it	ge
 80011c8:	4613      	movge	r3, r2
    readout_y = IM_MAX(IM_MIN(readout_y, readout_y_max), -readout_y_max);
 80011ca:	f9b4 2000 	ldrsh.w	r2, [r4]
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 80011ce:	4563      	cmp	r3, ip
 80011d0:	bfb8      	it	lt
 80011d2:	4663      	movlt	r3, ip
    readout_y = IM_MAX(IM_MIN(readout_y, readout_y_max), -readout_y_max);
 80011d4:	428a      	cmp	r2, r1
 80011d6:	bfa8      	it	ge
 80011d8:	460a      	movge	r2, r1
 80011da:	4249      	negs	r1, r1
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 80011dc:	b21b      	sxth	r3, r3
    readout_y = IM_MAX(IM_MIN(readout_y, readout_y_max), -readout_y_max);
 80011de:	428a      	cmp	r2, r1
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 80011e0:	802b      	strh	r3, [r5, #0]
    readout_y = IM_MAX(IM_MIN(readout_y, readout_y_max), -readout_y_max);
 80011e2:	bfb8      	it	lt
 80011e4:	460a      	movlt	r2, r1
    if ((w > (readout_w / 2)) || (h > (readout_h / 2)))
 80011e6:	ebba 0f56 	cmp.w	sl, r6, lsr #1
 80011ea:	ea4f 0156 	mov.w	r1, r6, lsr #1
    readout_y = IM_MAX(IM_MIN(readout_y, readout_y_max), -readout_y_max);
 80011ee:	b212      	sxth	r2, r2
 80011f0:	8022      	strh	r2, [r4, #0]
    if ((w > (readout_w / 2)) || (h > (readout_h / 2)))
 80011f2:	f240 81b5 	bls.w	8001560 <ov5640_init+0x4f4>
 80011f6:	2111      	movs	r1, #17
 80011f8:	2000      	movs	r0, #0
        sensor_div = 1;
 80011fa:	f04f 0c01 	mov.w	ip, #1
 80011fe:	e9cd 1006 	strd	r1, r0, [sp, #24]
    uint16_t sensor_w = readout_w + DUMMY_WIDTH_BUFFER;  // camera hardware needs dummy pixels to sync
 8001202:	f106 0110 	add.w	r1, r6, #16
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 8001206:	eddd 7a01 	vldr	s15, [sp, #4]
 800120a:	ee06 aa90 	vmov	s13, sl
    uint16_t sensor_h = readout_h + DUMMY_HEIGHT_BUFFER; // camera hardware needs dummy lines to sync
 800120e:	f107 0908 	add.w	r9, r7, #8
    uint16_t sensor_w = readout_w + DUMMY_WIDTH_BUFFER;  // camera hardware needs dummy pixels to sync
 8001212:	b289      	uxth	r1, r1
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 8001214:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001218:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800121c:	eddd 7a02 	vldr	s15, [sp, #8]
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 8001220:	f5c1 6522 	rsb	r5, r1, #2592	@ 0xa20
    uint16_t sensor_h = readout_h + DUMMY_HEIGHT_BUFFER; // camera hardware needs dummy lines to sync
 8001224:	fa1f f989 	uxth.w	r9, r9
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 8001228:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    uint16_t sensor_we = sensor_ws + sensor_w - 1;
 800122c:	360f      	adds	r6, #15
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 800122e:	2d00      	cmp	r5, #0
 8001230:	462c      	mov	r4, r5
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 8001232:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8001236:	ee07 ba10 	vmov	s14, fp
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 800123a:	bfb8      	it	lt
 800123c:	1cec      	addlt	r4, r5, #3
 800123e:	2b00      	cmp	r3, #0
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 8001240:	f5c9 6ef3 	rsb	lr, r9, #1944	@ 0x798
    uint16_t sensor_he = sensor_hs + sensor_h - 1;
 8001244:	f107 0707 	add.w	r7, r7, #7
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 8001248:	ea4f 04a4 	mov.w	r4, r4, asr #2
 800124c:	bfb8      	it	lt
 800124e:	3301      	addlt	r3, #1
 8001250:	eb04 0363 	add.w	r3, r4, r3, asr #1
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 8001254:	eef8 6a47 	vcvt.f32.u32	s13, s14
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 8001258:	f06f 0407 	mvn.w	r4, #7
 800125c:	005b      	lsls	r3, r3, #1
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 800125e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    uint16_t w_mul = w * ratio;
 8001262:	ee07 aa90 	vmov	s15, sl
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 8001266:	42ab      	cmp	r3, r5
 8001268:	bfa8      	it	ge
 800126a:	462b      	movge	r3, r5
 800126c:	42a3      	cmp	r3, r4
    uint16_t w_mul = w * ratio;
 800126e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 8001272:	bfb8      	it	lt
 8001274:	4623      	movlt	r3, r4
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 8001276:	f1be 0f00 	cmp.w	lr, #0
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 800127a:	f103 0310 	add.w	r3, r3, #16
 800127e:	b29c      	uxth	r4, r3
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 8001280:	4673      	mov	r3, lr
 8001282:	bfb8      	it	lt
 8001284:	f10e 0303 	addlt.w	r3, lr, #3
 8001288:	2a00      	cmp	r2, #0
    uint16_t sensor_we = sensor_ws + sensor_w - 1;
 800128a:	4426      	add	r6, r4
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 800128c:	bfb8      	it	lt
 800128e:	3201      	addlt	r2, #1
 8001290:	109b      	asrs	r3, r3, #2
    uint16_t sensor_we = sensor_ws + sensor_w - 1;
 8001292:	b2b6      	uxth	r6, r6
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 8001294:	eba3 0362 	sub.w	r3, r3, r2, asr #1
 8001298:	f06f 0203 	mvn.w	r2, #3
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 800129c:	eeb4 6a47 	vcmp.f32	s12, s14
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	4573      	cmp	r3, lr
 80012a4:	bfa8      	it	ge
 80012a6:	4673      	movge	r3, lr
 80012a8:	4293      	cmp	r3, r2
 80012aa:	bfb8      	it	lt
 80012ac:	4613      	movlt	r3, r2
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 80012ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 80012b2:	fbb1 f1fc 	udiv	r1, r1, ip
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 80012b6:	bf48      	it	mi
 80012b8:	eeb0 7a46 	vmovmi.f32	s14, s12
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 80012bc:	1d9d      	adds	r5, r3, #6
    hts_target = sensor_w / sensor_div;
 80012be:	f8a8 1000 	strh.w	r1, [r8]
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 80012c2:	460b      	mov	r3, r1
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 80012c4:	b2ad      	uxth	r5, r5
    uint16_t w_mul = w * ratio;
 80012c6:	ee67 7a87 	vmul.f32	s15, s15, s14
    uint16_t sensor_he = sensor_hs + sensor_h - 1;
 80012ca:	442f      	add	r7, r5
    uint16_t w_mul = w * ratio;
 80012cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    uint16_t sensor_he = sensor_hs + sensor_h - 1;
 80012d0:	b2bf      	uxth	r7, r7
    uint16_t y_off = ((sensor_h / sensor_div) - h_mul) / 2;
 80012d2:	fbb9 f9fc 	udiv	r9, r9, ip
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 80012d6:	ee17 2a90 	vmov	r2, s15
    uint16_t h_mul = h * ratio;
 80012da:	ee07 ba90 	vmov	s15, fp
 80012de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 80012e2:	b292      	uxth	r2, r2
 80012e4:	1a8a      	subs	r2, r1, r2
    uint16_t h_mul = h * ratio;
 80012e6:	ee67 7a87 	vmul.f32	s15, s15, s14
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 80012ea:	bf48      	it	mi
 80012ec:	3201      	addmi	r2, #1
    uint16_t h_mul = h * ratio;
 80012ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 80012f2:	1050      	asrs	r0, r2, #1
 80012f4:	f3c2 024f 	ubfx	r2, r2, #1, #16
 80012f8:	9001      	str	r0, [sp, #4]
 80012fa:	9202      	str	r2, [sp, #8]
    uint16_t y_off = ((sensor_h / sensor_div) - h_mul) / 2;
 80012fc:	ee17 2a90 	vmov	r2, s15
 8001300:	b292      	uxth	r2, r2
 8001302:	ebb9 0202 	subs.w	r2, r9, r2
 8001306:	bf48      	it	mi
 8001308:	3201      	addmi	r2, #1
 800130a:	1050      	asrs	r0, r2, #1
 800130c:	f3c2 024f 	ubfx	r2, r2, #1, #16
 8001310:	9205      	str	r2, [sp, #20]
    if ((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG))
 8001312:	9a03      	ldr	r2, [sp, #12]
    uint16_t y_off = ((sensor_h / sensor_div) - h_mul) / 2;
 8001314:	9004      	str	r0, [sp, #16]
    if ((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG))
 8001316:	2a00      	cmp	r2, #0
 8001318:	f040 811d 	bne.w	8001556 <ov5640_init+0x4ea>
        if (width > 640)
 800131c:	f5ba 7f20 	cmp.w	sl, #640	@ 0x280
 8001320:	d905      	bls.n	800132e <ov5640_init+0x2c2>
            hts = IM_MAX((width * 2) + 8, hts_target);
 8001322:	f10a 0304 	add.w	r3, sl, #4
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	428b      	cmp	r3, r1
 800132a:	bfb8      	it	lt
 800132c:	460b      	movlt	r3, r1
    return IM_MAX(readout_height + VYSNC_TIME, (SENSOR_HEIGHT + VYSNC_TIME) / 8); // Fix to prevent crashing.
 800132e:	f109 0918 	add.w	r9, r9, #24
    return IM_MAX(hts + HSYNC_TIME, (SENSOR_WIDTH + HSYNC_TIME) / 2); // Fix to prevent crashing.
 8001332:	f103 08fc 	add.w	r8, r3, #252	@ 0xfc
 8001336:	f240 529e 	movw	r2, #1438	@ 0x59e
    Camera_WriteRegb2(&hcamera, reg, data);
 800133a:	f44f 5160 	mov.w	r1, #14336	@ 0x3800
    return IM_MAX(readout_height + VYSNC_TIME, (SENSOR_HEIGHT + VYSNC_TIME) / 8); // Fix to prevent crashing.
 800133e:	f1b9 0ff8 	cmp.w	r9, #248	@ 0xf8
    Camera_WriteRegb2(&hcamera, reg, data);
 8001342:	4826      	ldr	r0, [pc, #152]	@ (80013dc <ov5640_init+0x370>)
    return IM_MAX(readout_height + VYSNC_TIME, (SENSOR_HEIGHT + VYSNC_TIME) / 8); // Fix to prevent crashing.
 8001344:	bfb8      	it	lt
 8001346:	f04f 09f8 	movlt.w	r9, #248	@ 0xf8
    return IM_MAX(hts + HSYNC_TIME, (SENSOR_WIDTH + HSYNC_TIME) / 2); // Fix to prevent crashing.
 800134a:	4590      	cmp	r8, r2
 800134c:	bfb8      	it	lt
 800134e:	4690      	movlt	r8, r2
    Camera_WriteRegb2(&hcamera, reg, data);
 8001350:	0a22      	lsrs	r2, r4, #8
 8001352:	f7ff fc3b 	bl	8000bcc <Camera_WriteRegb2>
 8001356:	f643 0101 	movw	r1, #14337	@ 0x3801
 800135a:	b2e2      	uxtb	r2, r4
 800135c:	481f      	ldr	r0, [pc, #124]	@ (80013dc <ov5640_init+0x370>)
 800135e:	f7ff fc35 	bl	8000bcc <Camera_WriteRegb2>
 8001362:	f643 0102 	movw	r1, #14338	@ 0x3802
 8001366:	0a2a      	lsrs	r2, r5, #8
 8001368:	481c      	ldr	r0, [pc, #112]	@ (80013dc <ov5640_init+0x370>)
 800136a:	f7ff fc2f 	bl	8000bcc <Camera_WriteRegb2>
 800136e:	f643 0103 	movw	r1, #14339	@ 0x3803
 8001372:	b2ea      	uxtb	r2, r5
 8001374:	4819      	ldr	r0, [pc, #100]	@ (80013dc <ov5640_init+0x370>)
 8001376:	f7ff fc29 	bl	8000bcc <Camera_WriteRegb2>
 800137a:	f643 0104 	movw	r1, #14340	@ 0x3804
 800137e:	0a32      	lsrs	r2, r6, #8
 8001380:	4816      	ldr	r0, [pc, #88]	@ (80013dc <ov5640_init+0x370>)
 8001382:	f7ff fc23 	bl	8000bcc <Camera_WriteRegb2>
 8001386:	f643 0105 	movw	r1, #14341	@ 0x3805
 800138a:	b2f2      	uxtb	r2, r6
 800138c:	4813      	ldr	r0, [pc, #76]	@ (80013dc <ov5640_init+0x370>)
 800138e:	f7ff fc1d 	bl	8000bcc <Camera_WriteRegb2>
 8001392:	f643 0106 	movw	r1, #14342	@ 0x3806
    ret |= ov5640_WR_Reg(TIMING_DVPHO_H, w >> 8);
 8001396:	ea4f 251a 	mov.w	r5, sl, lsr #8
    Camera_WriteRegb2(&hcamera, reg, data);
 800139a:	4810      	ldr	r0, [pc, #64]	@ (80013dc <ov5640_init+0x370>)
 800139c:	0a3a      	lsrs	r2, r7, #8
 800139e:	f7ff fc15 	bl	8000bcc <Camera_WriteRegb2>
 80013a2:	f643 0107 	movw	r1, #14343	@ 0x3807
 80013a6:	b2fa      	uxtb	r2, r7
 80013a8:	480c      	ldr	r0, [pc, #48]	@ (80013dc <ov5640_init+0x370>)
    ret |= ov5640_WR_Reg(TIMING_DVPHO_L, w);
 80013aa:	fa5f fa8a 	uxtb.w	sl, sl
    Camera_WriteRegb2(&hcamera, reg, data);
 80013ae:	f7ff fc0d 	bl	8000bcc <Camera_WriteRegb2>
 80013b2:	f643 0108 	movw	r1, #14344	@ 0x3808
    ret |= ov5640_WR_Reg(TIMING_DVPVO_H, h >> 8);
 80013b6:	ea4f 241b 	mov.w	r4, fp, lsr #8
    Camera_WriteRegb2(&hcamera, reg, data);
 80013ba:	462a      	mov	r2, r5
 80013bc:	4807      	ldr	r0, [pc, #28]	@ (80013dc <ov5640_init+0x370>)
    ret |= ov5640_WR_Reg(TIMING_DVPVO_L, h);
 80013be:	fa5f fb8b 	uxtb.w	fp, fp
    Camera_WriteRegb2(&hcamera, reg, data);
 80013c2:	f7ff fc03 	bl	8000bcc <Camera_WriteRegb2>
 80013c6:	f643 0109 	movw	r1, #14345	@ 0x3809
 80013ca:	4652      	mov	r2, sl
 80013cc:	4803      	ldr	r0, [pc, #12]	@ (80013dc <ov5640_init+0x370>)
 80013ce:	f7ff fbfd 	bl	8000bcc <Camera_WriteRegb2>
 80013d2:	f643 010a 	movw	r1, #14346	@ 0x380a
 80013d6:	4622      	mov	r2, r4
 80013d8:	e010      	b.n	80013fc <ov5640_init+0x390>
 80013da:	bf00      	nop
 80013dc:	2400026c 	.word	0x2400026c
 80013e0:	0802577c 	.word	0x0802577c
 80013e4:	080254e8 	.word	0x080254e8
 80013e8:	24000002 	.word	0x24000002
 80013ec:	24000000 	.word	0x24000000
 80013f0:	24000282 	.word	0x24000282
 80013f4:	24000280 	.word	0x24000280
 80013f8:	24000284 	.word	0x24000284
 80013fc:	4880      	ldr	r0, [pc, #512]	@ (8001600 <ov5640_init+0x594>)
 80013fe:	f7ff fbe5 	bl	8000bcc <Camera_WriteRegb2>
 8001402:	f643 010b 	movw	r1, #14347	@ 0x380b
 8001406:	465a      	mov	r2, fp
 8001408:	487d      	ldr	r0, [pc, #500]	@ (8001600 <ov5640_init+0x594>)
 800140a:	f7ff fbdf 	bl	8000bcc <Camera_WriteRegb2>
 800140e:	f643 010c 	movw	r1, #14348	@ 0x380c
 8001412:	f3c8 2207 	ubfx	r2, r8, #8, #8
 8001416:	487a      	ldr	r0, [pc, #488]	@ (8001600 <ov5640_init+0x594>)
 8001418:	f7ff fbd8 	bl	8000bcc <Camera_WriteRegb2>
 800141c:	f643 010d 	movw	r1, #14349	@ 0x380d
 8001420:	fa5f f288 	uxtb.w	r2, r8
 8001424:	4876      	ldr	r0, [pc, #472]	@ (8001600 <ov5640_init+0x594>)
 8001426:	f7ff fbd1 	bl	8000bcc <Camera_WriteRegb2>
 800142a:	f643 010e 	movw	r1, #14350	@ 0x380e
 800142e:	f3c9 2207 	ubfx	r2, r9, #8, #8
 8001432:	4873      	ldr	r0, [pc, #460]	@ (8001600 <ov5640_init+0x594>)
 8001434:	f7ff fbca 	bl	8000bcc <Camera_WriteRegb2>
 8001438:	f643 010f 	movw	r1, #14351	@ 0x380f
 800143c:	fa5f f289 	uxtb.w	r2, r9
 8001440:	486f      	ldr	r0, [pc, #444]	@ (8001600 <ov5640_init+0x594>)
 8001442:	f7ff fbc3 	bl	8000bcc <Camera_WriteRegb2>
 8001446:	9b02      	ldr	r3, [sp, #8]
 8001448:	f643 0110 	movw	r1, #14352	@ 0x3810
 800144c:	486c      	ldr	r0, [pc, #432]	@ (8001600 <ov5640_init+0x594>)
 800144e:	0a1a      	lsrs	r2, r3, #8
 8001450:	f7ff fbbc 	bl	8000bcc <Camera_WriteRegb2>
 8001454:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8001458:	f643 0111 	movw	r1, #14353	@ 0x3811
 800145c:	4868      	ldr	r0, [pc, #416]	@ (8001600 <ov5640_init+0x594>)
 800145e:	f7ff fbb5 	bl	8000bcc <Camera_WriteRegb2>
 8001462:	9b05      	ldr	r3, [sp, #20]
 8001464:	f643 0112 	movw	r1, #14354	@ 0x3812
 8001468:	4865      	ldr	r0, [pc, #404]	@ (8001600 <ov5640_init+0x594>)
 800146a:	0a1a      	lsrs	r2, r3, #8
 800146c:	f7ff fbae 	bl	8000bcc <Camera_WriteRegb2>
 8001470:	f89d 2010 	ldrb.w	r2, [sp, #16]
 8001474:	f643 0113 	movw	r1, #14355	@ 0x3813
 8001478:	4861      	ldr	r0, [pc, #388]	@ (8001600 <ov5640_init+0x594>)
 800147a:	f7ff fba7 	bl	8000bcc <Camera_WriteRegb2>
 800147e:	9e06      	ldr	r6, [sp, #24]
 8001480:	f643 0114 	movw	r1, #14356	@ 0x3814
 8001484:	485e      	ldr	r0, [pc, #376]	@ (8001600 <ov5640_init+0x594>)
 8001486:	4632      	mov	r2, r6
 8001488:	f7ff fba0 	bl	8000bcc <Camera_WriteRegb2>
 800148c:	4632      	mov	r2, r6
 800148e:	f643 0115 	movw	r1, #14357	@ 0x3815
 8001492:	485b      	ldr	r0, [pc, #364]	@ (8001600 <ov5640_init+0x594>)
 8001494:	f7ff fb9a 	bl	8000bcc <Camera_WriteRegb2>
    return Camera_ReadRegb2(&hcamera, reg, data);
 8001498:	f10d 0227 	add.w	r2, sp, #39	@ 0x27
 800149c:	f643 0120 	movw	r1, #14368	@ 0x3820
 80014a0:	4857      	ldr	r0, [pc, #348]	@ (8001600 <ov5640_init+0x594>)
 80014a2:	f7ff fbab 	bl	8000bfc <Camera_ReadRegb2>
    ret |= ov5640_WR_Reg(TIMING_TC_REG_20, (reg & 0xFE) | (sensor_div > 1));
 80014a6:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
    Camera_WriteRegb2(&hcamera, reg, data);
 80014aa:	9e07      	ldr	r6, [sp, #28]
 80014ac:	f643 0120 	movw	r1, #14368	@ 0x3820
    ret |= ov5640_WR_Reg(TIMING_TC_REG_20, (reg & 0xFE) | (sensor_div > 1));
 80014b0:	f022 0201 	bic.w	r2, r2, #1
    Camera_WriteRegb2(&hcamera, reg, data);
 80014b4:	4852      	ldr	r0, [pc, #328]	@ (8001600 <ov5640_init+0x594>)
 80014b6:	4332      	orrs	r2, r6
 80014b8:	f7ff fb88 	bl	8000bcc <Camera_WriteRegb2>
    return Camera_ReadRegb2(&hcamera, reg, data);
 80014bc:	f10d 0227 	add.w	r2, sp, #39	@ 0x27
 80014c0:	f643 0121 	movw	r1, #14369	@ 0x3821
 80014c4:	484e      	ldr	r0, [pc, #312]	@ (8001600 <ov5640_init+0x594>)
 80014c6:	f7ff fb99 	bl	8000bfc <Camera_ReadRegb2>
    ret |= ov5640_WR_Reg(TIMING_TC_REG_21, (reg & 0xFE) | (sensor_div > 1));
 80014ca:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
    Camera_WriteRegb2(&hcamera, reg, data);
 80014ce:	f643 0121 	movw	r1, #14369	@ 0x3821
 80014d2:	484b      	ldr	r0, [pc, #300]	@ (8001600 <ov5640_init+0x594>)
    ret |= ov5640_WR_Reg(TIMING_TC_REG_21, (reg & 0xFE) | (sensor_div > 1));
 80014d4:	f022 0201 	bic.w	r2, r2, #1
    Camera_WriteRegb2(&hcamera, reg, data);
 80014d8:	4332      	orrs	r2, r6
 80014da:	f7ff fb77 	bl	8000bcc <Camera_WriteRegb2>
 80014de:	462a      	mov	r2, r5
 80014e0:	f244 6102 	movw	r1, #17922	@ 0x4602
 80014e4:	4846      	ldr	r0, [pc, #280]	@ (8001600 <ov5640_init+0x594>)
 80014e6:	f7ff fb71 	bl	8000bcc <Camera_WriteRegb2>
 80014ea:	4652      	mov	r2, sl
 80014ec:	f244 6103 	movw	r1, #17923	@ 0x4603
 80014f0:	4843      	ldr	r0, [pc, #268]	@ (8001600 <ov5640_init+0x594>)
 80014f2:	f7ff fb6b 	bl	8000bcc <Camera_WriteRegb2>
 80014f6:	4622      	mov	r2, r4
 80014f8:	f244 6104 	movw	r1, #17924	@ 0x4604
 80014fc:	4840      	ldr	r0, [pc, #256]	@ (8001600 <ov5640_init+0x594>)
 80014fe:	f7ff fb65 	bl	8000bcc <Camera_WriteRegb2>
 8001502:	465a      	mov	r2, fp
 8001504:	f244 6105 	movw	r1, #17925	@ 0x4605
 8001508:	483d      	ldr	r0, [pc, #244]	@ (8001600 <ov5640_init+0x594>)
 800150a:	f7ff fb5f 	bl	8000bcc <Camera_WriteRegb2>
    return Camera_ReadRegb2(&hcamera, reg, data);
 800150e:	f10d 0227 	add.w	r2, sp, #39	@ 0x27
 8001512:	f643 0121 	movw	r1, #14369	@ 0x3821
 8001516:	483a      	ldr	r0, [pc, #232]	@ (8001600 <ov5640_init+0x594>)
 8001518:	f7ff fb70 	bl	8000bfc <Camera_ReadRegb2>
        ret |= ov5640_WR_Reg(TIMING_TC_REG_21, reg & 0xF9);
 800151c:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
    Camera_WriteRegb2(&hcamera, reg, data);
 8001520:	f643 0121 	movw	r1, #14369	@ 0x3821
 8001524:	4836      	ldr	r0, [pc, #216]	@ (8001600 <ov5640_init+0x594>)
 8001526:	f002 02f9 	and.w	r2, r2, #249	@ 0xf9
 800152a:	f7ff fb4f 	bl	8000bcc <Camera_WriteRegb2>
    return Camera_ReadRegb2(&hcamera, reg, data);
 800152e:	f10d 0227 	add.w	r2, sp, #39	@ 0x27
 8001532:	f643 0120 	movw	r1, #14368	@ 0x3820
 8001536:	4832      	ldr	r0, [pc, #200]	@ (8001600 <ov5640_init+0x594>)
 8001538:	f7ff fb60 	bl	8000bfc <Camera_ReadRegb2>
        ret |= ov5640_WR_Reg(TIMING_TC_REG_20, reg | 0x06);
 800153c:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
    Camera_WriteRegb2(&hcamera, reg, data);
 8001540:	f643 0120 	movw	r1, #14368	@ 0x3820
 8001544:	482e      	ldr	r0, [pc, #184]	@ (8001600 <ov5640_init+0x594>)
 8001546:	f042 0206 	orr.w	r2, r2, #6
 800154a:	f7ff fb3f 	bl	8000bcc <Camera_WriteRegb2>
    ov5640_set_hmirror(0);
    ov5640_set_vflip(0);

    return 1;
}
 800154e:	2001      	movs	r0, #1
 8001550:	b00b      	add	sp, #44	@ 0x2c
 8001552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (width <= 1280)
 8001556:	f5ba 6fa0 	cmp.w	sl, #1280	@ 0x500
 800155a:	f63f aee8 	bhi.w	800132e <ov5640_init+0x2c2>
 800155e:	e6e0      	b.n	8001322 <ov5640_init+0x2b6>
    if ((w > (readout_w / 2)) || (h > (readout_h / 2)))
 8001560:	ebbb 0f57 	cmp.w	fp, r7, lsr #1
 8001564:	ea4f 0457 	mov.w	r4, r7, lsr #1
 8001568:	f63f ae45 	bhi.w	80011f6 <ov5640_init+0x18a>
        sensor_div = 2;
 800156c:	f04f 0c02 	mov.w	ip, #2
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 8001570:	e9cd 1401 	strd	r1, r4, [sp, #4]
 8001574:	2131      	movs	r1, #49	@ 0x31
 8001576:	2401      	movs	r4, #1
 8001578:	e9cd 1406 	strd	r1, r4, [sp, #24]
 800157c:	e641      	b.n	8001202 <ov5640_init+0x196>
    if ((hcamera.pixformat == PIXFORMAT_JPEG) && ((w % 8) || (h % 8)))
 800157e:	ea4a 020b 	orr.w	r2, sl, fp
 8001582:	0756      	lsls	r6, r2, #29
 8001584:	d1c3      	bne.n	800150e <ov5640_init+0x4a2>
 8001586:	2b0d      	cmp	r3, #13
 8001588:	d82e      	bhi.n	80015e8 <ov5640_init+0x57c>
 800158a:	f243 0212 	movw	r2, #12306	@ 0x3012
 800158e:	40da      	lsrs	r2, r3
 8001590:	07d5      	lsls	r5, r2, #31
 8001592:	d4bc      	bmi.n	800150e <ov5640_init+0x4a2>
 8001594:	2201      	movs	r2, #1
 8001596:	9203      	str	r2, [sp, #12]
 8001598:	e5e9      	b.n	800116e <ov5640_init+0x102>
    if ((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG))
 800159a:	7c61      	ldrb	r1, [r4, #17]
            hts = IM_MAX((width * 2) + 8, hts_target);
 800159c:	461e      	mov	r6, r3
        uint16_t sensor_hts = calculate_hts(dvp_cam_resolution[hcamera.framesize][0]);
 800159e:	7c22      	ldrb	r2, [r4, #16]
    if ((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG))
 80015a0:	1f08      	subs	r0, r1, #4
        uint16_t sensor_hts = calculate_hts(dvp_cam_resolution[hcamera.framesize][0]);
 80015a2:	f835 2022 	ldrh.w	r2, [r5, r2, lsl #2]
    if ((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG))
 80015a6:	2801      	cmp	r0, #1
 80015a8:	d921      	bls.n	80015ee <ov5640_init+0x582>
 80015aa:	2902      	cmp	r1, #2
 80015ac:	d01f      	beq.n	80015ee <ov5640_init+0x582>
        if (width > 640)
 80015ae:	f5b2 7f20 	cmp.w	r2, #640	@ 0x280
 80015b2:	d905      	bls.n	80015c0 <ov5640_init+0x554>
            hts = IM_MAX((width * 2) + 8, hts_target);
 80015b4:	1d13      	adds	r3, r2, #4
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	429e      	cmp	r6, r3
 80015ba:	bfb8      	it	lt
 80015bc:	461e      	movlt	r6, r3
 80015be:	b2b6      	uxth	r6, r6
    return IM_MAX(hts + HSYNC_TIME, (SENSOR_WIDTH + HSYNC_TIME) / 2); // Fix to prevent crashing.
 80015c0:	36fc      	adds	r6, #252	@ 0xfc
 80015c2:	f240 539e 	movw	r3, #1438	@ 0x59e
    Camera_WriteRegb2(&hcamera, reg, data);
 80015c6:	f643 010c 	movw	r1, #14348	@ 0x380c
 80015ca:	480d      	ldr	r0, [pc, #52]	@ (8001600 <ov5640_init+0x594>)
    return IM_MAX(hts + HSYNC_TIME, (SENSOR_WIDTH + HSYNC_TIME) / 2); // Fix to prevent crashing.
 80015cc:	429e      	cmp	r6, r3
 80015ce:	bfb8      	it	lt
 80015d0:	461e      	movlt	r6, r3
    Camera_WriteRegb2(&hcamera, reg, data);
 80015d2:	f3c6 2207 	ubfx	r2, r6, #8, #8
 80015d6:	f7ff faf9 	bl	8000bcc <Camera_WriteRegb2>
 80015da:	f643 010d 	movw	r1, #14349	@ 0x380d
 80015de:	b2f2      	uxtb	r2, r6
 80015e0:	4807      	ldr	r0, [pc, #28]	@ (8001600 <ov5640_init+0x594>)
 80015e2:	f7ff faf3 	bl	8000bcc <Camera_WriteRegb2>
    return 0;
 80015e6:	e5b1      	b.n	800114c <ov5640_init+0xe0>
 80015e8:	2301      	movs	r3, #1
 80015ea:	9303      	str	r3, [sp, #12]
 80015ec:	e5c2      	b.n	8001174 <ov5640_init+0x108>
        if (width <= 1280)
 80015ee:	f5b2 6fa0 	cmp.w	r2, #1280	@ 0x500
 80015f2:	d8e5      	bhi.n	80015c0 <ov5640_init+0x554>
            hts = IM_MAX((width * 2) + 8, hts_target);
 80015f4:	3204      	adds	r2, #4
 80015f6:	0056      	lsls	r6, r2, #1
 80015f8:	429e      	cmp	r6, r3
 80015fa:	bfb8      	it	lt
 80015fc:	461e      	movlt	r6, r3
 80015fe:	e7df      	b.n	80015c0 <ov5640_init+0x554>
 8001600:	2400026c 	.word	0x2400026c

08001604 <OV7670_Config>:
	endy = (endy>>3)&0xFF;
	OV7670_WriteReg(0X18,(uint8_t *)&endy);			//Hrefendĸ8λ
}

int OV7670_Config(void)
{
 8001604:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001606:	4c71      	ldr	r4, [pc, #452]	@ (80017cc <OV7670_Config+0x1c8>)
{
 8001608:	b085      	sub	sp, #20
	HAL_Delay(100);
 800160a:	2064      	movs	r0, #100	@ 0x64
 800160c:	f002 f910 	bl	8003830 <HAL_Delay>
	tt[0] = regAddr;
 8001610:	f248 0112 	movw	r1, #32786	@ 0x8012
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001614:	68a2      	ldr	r2, [r4, #8]
 8001616:	2302      	movs	r3, #2
	tt[0] = regAddr;
 8001618:	f8ad 100c 	strh.w	r1, [sp, #12]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 800161c:	9200      	str	r2, [sp, #0]
 800161e:	aa03      	add	r2, sp, #12
 8001620:	7921      	ldrb	r1, [r4, #4]
 8001622:	6820      	ldr	r0, [r4, #0]
 8001624:	f004 fc00 	bl	8005e28 <HAL_I2C_Master_Transmit>
 8001628:	b9d0      	cbnz	r0, 8001660 <OV7670_Config+0x5c>
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 800162a:	4d69      	ldr	r5, [pc, #420]	@ (80017d0 <OV7670_Config+0x1cc>)
	HAL_Delay(100);
 800162c:	2064      	movs	r0, #100	@ 0x64
 800162e:	f002 f8ff 	bl	8003830 <HAL_Delay>
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 8001632:	f895 c000 	ldrb.w	ip, [r5]
 8001636:	f1bc 0fff 	cmp.w	ip, #255	@ 0xff
 800163a:	d019      	beq.n	8001670 <OV7670_Config+0x6c>
 800163c:	f895 e001 	ldrb.w	lr, [r5, #1]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001640:	2302      	movs	r3, #2
 8001642:	aa03      	add	r2, sp, #12
 8001644:	7921      	ldrb	r1, [r4, #4]
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 8001646:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 800164a:	68a6      	ldr	r6, [r4, #8]
 800164c:	6820      	ldr	r0, [r4, #0]
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 800164e:	d00f      	beq.n	8001670 <OV7670_Config+0x6c>
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001650:	9600      	str	r6, [sp, #0]
	tt[0] = regAddr;
 8001652:	f88d c00c 	strb.w	ip, [sp, #12]
	tt[1] = pData[0];
 8001656:	f88d e00d 	strb.w	lr, [sp, #13]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 800165a:	f004 fbe5 	bl	8005e28 <HAL_I2C_Master_Transmit>
 800165e:	b110      	cbz	r0, 8001666 <OV7670_Config+0x62>
	int ov_reset_result = OV7670_Reset();
	if (ov_reset_result != OV7670_OK)
	{
		return ov_reset_result;
 8001660:	2001      	movs	r0, #1
//	OV7670_Contrast(2);
//	OV7670_Special_Effects(0);
//	ov7670_Window_Set(0,320,160,120);
	
	return OV7670_OK;
}
 8001662:	b005      	add	sp, #20
 8001664:	bdf0      	pop	{r4, r5, r6, r7, pc}
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 8001666:	f815 cf02 	ldrb.w	ip, [r5, #2]!
 800166a:	f1bc 0fff 	cmp.w	ip, #255	@ 0xff
 800166e:	d1e5      	bne.n	800163c <OV7670_Config+0x38>
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001670:	68a1      	ldr	r1, [r4, #8]
	tt[0] = regAddr;
 8001672:	f240 420c 	movw	r2, #1036	@ 0x40c
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001676:	2302      	movs	r3, #2
 8001678:	9100      	str	r1, [sp, #0]
	tt[0] = regAddr;
 800167a:	f8ad 200c 	strh.w	r2, [sp, #12]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 800167e:	aa03      	add	r2, sp, #12
 8001680:	7921      	ldrb	r1, [r4, #4]
 8001682:	6820      	ldr	r0, [r4, #0]
 8001684:	f004 fbd0 	bl	8005e28 <HAL_I2C_Master_Transmit>
 8001688:	2800      	cmp	r0, #0
 800168a:	d1e9      	bne.n	8001660 <OV7670_Config+0x5c>
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 800168c:	4d51      	ldr	r5, [pc, #324]	@ (80017d4 <OV7670_Config+0x1d0>)
 800168e:	782b      	ldrb	r3, [r5, #0]
 8001690:	2bff      	cmp	r3, #255	@ 0xff
 8001692:	d10f      	bne.n	80016b4 <OV7670_Config+0xb0>
 8001694:	e014      	b.n	80016c0 <OV7670_Config+0xbc>
	tt[0] = regAddr;
 8001696:	f88d 300c 	strb.w	r3, [sp, #12]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 800169a:	2302      	movs	r3, #2
	tt[1] = pData[0];
 800169c:	f88d 200d 	strb.w	r2, [sp, #13]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80016a0:	aa03      	add	r2, sp, #12
 80016a2:	9600      	str	r6, [sp, #0]
 80016a4:	f004 fbc0 	bl	8005e28 <HAL_I2C_Master_Transmit>
 80016a8:	2800      	cmp	r0, #0
 80016aa:	d1d9      	bne.n	8001660 <OV7670_Config+0x5c>
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 80016ac:	f815 3f02 	ldrb.w	r3, [r5, #2]!
 80016b0:	2bff      	cmp	r3, #255	@ 0xff
 80016b2:	d005      	beq.n	80016c0 <OV7670_Config+0xbc>
 80016b4:	786a      	ldrb	r2, [r5, #1]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80016b6:	7921      	ldrb	r1, [r4, #4]
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 80016b8:	2aff      	cmp	r2, #255	@ 0xff
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80016ba:	68a6      	ldr	r6, [r4, #8]
 80016bc:	6820      	ldr	r0, [r4, #0]
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 80016be:	d1ea      	bne.n	8001696 <OV7670_Config+0x92>
 80016c0:	4d45      	ldr	r5, [pc, #276]	@ (80017d8 <OV7670_Config+0x1d4>)
 80016c2:	782e      	ldrb	r6, [r5, #0]
 80016c4:	2eff      	cmp	r6, #255	@ 0xff
 80016c6:	d10d      	bne.n	80016e4 <OV7670_Config+0xe0>
 80016c8:	e016      	b.n	80016f8 <OV7670_Config+0xf4>
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80016ca:	9700      	str	r7, [sp, #0]
	tt[0] = regAddr;
 80016cc:	f88d 600c 	strb.w	r6, [sp, #12]
	tt[1] = pData[0];
 80016d0:	f88d c00d 	strb.w	ip, [sp, #13]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80016d4:	f004 fba8 	bl	8005e28 <HAL_I2C_Master_Transmit>
 80016d8:	2800      	cmp	r0, #0
 80016da:	d1c1      	bne.n	8001660 <OV7670_Config+0x5c>
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 80016dc:	f815 6f02 	ldrb.w	r6, [r5, #2]!
 80016e0:	2eff      	cmp	r6, #255	@ 0xff
 80016e2:	d009      	beq.n	80016f8 <OV7670_Config+0xf4>
 80016e4:	f895 c001 	ldrb.w	ip, [r5, #1]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80016e8:	2302      	movs	r3, #2
 80016ea:	7921      	ldrb	r1, [r4, #4]
 80016ec:	aa03      	add	r2, sp, #12
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 80016ee:	f1bc 0fff 	cmp.w	ip, #255	@ 0xff
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80016f2:	6820      	ldr	r0, [r4, #0]
 80016f4:	68a7      	ldr	r7, [r4, #8]
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 80016f6:	d1e8      	bne.n	80016ca <OV7670_Config+0xc6>
	HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr+1,&regAddr,1,hcamera.timeout);
 80016f8:	7921      	ldrb	r1, [r4, #4]
	uint8_t ov_clk_rc = 0;
 80016fa:	2200      	movs	r2, #0
	HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr+1,&regAddr,1,hcamera.timeout);
 80016fc:	68a3      	ldr	r3, [r4, #8]
 80016fe:	2511      	movs	r5, #17
 8001700:	3101      	adds	r1, #1
	uint8_t ov_clk_rc = 0;
 8001702:	f88d 200a 	strb.w	r2, [sp, #10]
	HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr+1,&regAddr,1,hcamera.timeout);
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	aa03      	add	r2, sp, #12
 800170a:	2301      	movs	r3, #1
 800170c:	6820      	ldr	r0, [r4, #0]
 800170e:	f88d 500c 	strb.w	r5, [sp, #12]
 8001712:	f004 fb89 	bl	8005e28 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hcamera.hi2c, hcamera.addr+1,pData,1,hcamera.timeout) == HAL_OK)
 8001716:	7921      	ldrb	r1, [r4, #4]
 8001718:	f10d 020a 	add.w	r2, sp, #10
 800171c:	68a3      	ldr	r3, [r4, #8]
 800171e:	3101      	adds	r1, #1
 8001720:	9300      	str	r3, [sp, #0]
 8001722:	2301      	movs	r3, #1
 8001724:	6820      	ldr	r0, [r4, #0]
 8001726:	f004 fc4b 	bl	8005fc0 <HAL_I2C_Master_Receive>
 800172a:	2800      	cmp	r0, #0
 800172c:	d198      	bne.n	8001660 <OV7670_Config+0x5c>
	ov_clk_rc = (ov_clk_rc & 0x80) | 0x01; // to enable prescaler by 2
 800172e:	f89d 100a 	ldrb.w	r1, [sp, #10]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001732:	aa03      	add	r2, sp, #12
 8001734:	68a3      	ldr	r3, [r4, #8]
 8001736:	f021 017f 	bic.w	r1, r1, #127	@ 0x7f
	tt[0] = regAddr;
 800173a:	f88d 500c 	strb.w	r5, [sp, #12]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	2302      	movs	r3, #2
 8001742:	f041 0101 	orr.w	r1, r1, #1
 8001746:	6820      	ldr	r0, [r4, #0]
	ov_clk_rc = (ov_clk_rc & 0x80) | 0x01; // to enable prescaler by 2
 8001748:	f88d 100a 	strb.w	r1, [sp, #10]
	tt[1] = pData[0];
 800174c:	f88d 100d 	strb.w	r1, [sp, #13]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001750:	7921      	ldrb	r1, [r4, #4]
 8001752:	f004 fb69 	bl	8005e28 <HAL_I2C_Master_Transmit>
 8001756:	2800      	cmp	r0, #0
 8001758:	d182      	bne.n	8001660 <OV7670_Config+0x5c>
	HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr+1,&regAddr,1,hcamera.timeout);
 800175a:	7921      	ldrb	r1, [r4, #4]
 800175c:	266b      	movs	r6, #107	@ 0x6b
 800175e:	68a3      	ldr	r3, [r4, #8]
 8001760:	aa03      	add	r2, sp, #12
 8001762:	3101      	adds	r1, #1
	uint8_t ov_dblv = 0;
 8001764:	f88d 000b 	strb.w	r0, [sp, #11]
	HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr+1,&regAddr,1,hcamera.timeout);
 8001768:	9300      	str	r3, [sp, #0]
 800176a:	2301      	movs	r3, #1
 800176c:	6820      	ldr	r0, [r4, #0]
 800176e:	f88d 600c 	strb.w	r6, [sp, #12]
 8001772:	f004 fb59 	bl	8005e28 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hcamera.hi2c, hcamera.addr+1,pData,1,hcamera.timeout) == HAL_OK)
 8001776:	7921      	ldrb	r1, [r4, #4]
 8001778:	f10d 020b 	add.w	r2, sp, #11
 800177c:	68a3      	ldr	r3, [r4, #8]
 800177e:	3101      	adds	r1, #1
 8001780:	9300      	str	r3, [sp, #0]
 8001782:	2301      	movs	r3, #1
 8001784:	6820      	ldr	r0, [r4, #0]
 8001786:	f004 fc1b 	bl	8005fc0 <HAL_I2C_Master_Receive>
 800178a:	2800      	cmp	r0, #0
 800178c:	f47f af68 	bne.w	8001660 <OV7670_Config+0x5c>
	ov_dblv = (ov_dblv & 0x3F) | DBLV_PLL4; // to enable PLL x4
 8001790:	f89d 500b 	ldrb.w	r5, [sp, #11]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001794:	aa03      	add	r2, sp, #12
 8001796:	68a3      	ldr	r3, [r4, #8]
 8001798:	f005 053f 	and.w	r5, r5, #63	@ 0x3f
	tt[0] = regAddr;
 800179c:	f88d 600c 	strb.w	r6, [sp, #12]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	2302      	movs	r3, #2
 80017a4:	f045 0540 	orr.w	r5, r5, #64	@ 0x40
 80017a8:	7921      	ldrb	r1, [r4, #4]
 80017aa:	6820      	ldr	r0, [r4, #0]
	ov_dblv = (ov_dblv & 0x3F) | DBLV_PLL4; // to enable PLL x4
 80017ac:	f88d 500b 	strb.w	r5, [sp, #11]
	tt[1] = pData[0];
 80017b0:	f88d 500d 	strb.w	r5, [sp, #13]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80017b4:	f004 fb38 	bl	8005e28 <HAL_I2C_Master_Transmit>
 80017b8:	4604      	mov	r4, r0
 80017ba:	2800      	cmp	r0, #0
 80017bc:	f47f af50 	bne.w	8001660 <OV7670_Config+0x5c>
	HAL_Delay(100);
 80017c0:	2064      	movs	r0, #100	@ 0x64
 80017c2:	f002 f835 	bl	8003830 <HAL_Delay>
	return OV7670_OK;
 80017c6:	4620      	mov	r0, r4
 80017c8:	e74b      	b.n	8001662 <OV7670_Config+0x5e>
 80017ca:	bf00      	nop
 80017cc:	2400026c 	.word	0x2400026c
 80017d0:	08025ad4 	.word	0x08025ad4
 80017d4:	08025c0c 	.word	0x08025c0c
 80017d8:	08025bf0 	.word	0x08025bf0

080017dc <ov7725_set_framesize.isra.0>:

static int ov7725_set_framesize(framesize_t framesize)
{
    uint8_t reg;
    int ret=0;
    uint16_t w = dvp_cam_resolution[framesize][0];
 80017dc:	4b78      	ldr	r3, [pc, #480]	@ (80019c0 <ov7725_set_framesize.isra.0+0x1e4>)
static int ov7725_set_framesize(framesize_t framesize)
 80017de:	b570      	push	{r4, r5, r6, lr}
    uint16_t w = dvp_cam_resolution[framesize][0];
 80017e0:	f833 6020 	ldrh.w	r6, [r3, r0, lsl #2]
    uint16_t h = dvp_cam_resolution[framesize][1];
 80017e4:	eb03 0280 	add.w	r2, r3, r0, lsl #2
static int ov7725_set_framesize(framesize_t framesize)
 80017e8:	b082      	sub	sp, #8
    bool vflip;

    if ((w > 640) || (h > 480)) {
 80017ea:	f5b6 7f20 	cmp.w	r6, #640	@ 0x280
    uint16_t h = dvp_cam_resolution[framesize][1];
 80017ee:	8855      	ldrh	r5, [r2, #2]
    if ((w > 640) || (h > 480)) {
 80017f0:	f200 8089 	bhi.w	8001906 <ov7725_set_framesize.isra.0+0x12a>
 80017f4:	f5b5 7ff0 	cmp.w	r5, #480	@ 0x1e0
 80017f8:	f200 8085 	bhi.w	8001906 <ov7725_set_framesize.isra.0+0x12a>
        return -1;
    }

    // Write MSBs
    ret |= ov7725_WR_Reg(HOUTSIZE, w>>2);
 80017fc:	08b3      	lsrs	r3, r6, #2
    Camera_WriteReg(&hcamera, reg, &data);
 80017fe:	2129      	movs	r1, #41	@ 0x29
 8001800:	f10d 0207 	add.w	r2, sp, #7
 8001804:	486f      	ldr	r0, [pc, #444]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
    ret |= ov7725_WR_Reg(HOUTSIZE, w>>2);
 8001806:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 800180a:	f7ff f9ab 	bl	8000b64 <Camera_WriteReg>
    ret |= ov7725_WR_Reg(VOUTSIZE, h>>1);
 800180e:	086b      	lsrs	r3, r5, #1
    Camera_WriteReg(&hcamera, reg, &data);
 8001810:	f10d 0207 	add.w	r2, sp, #7
 8001814:	212c      	movs	r1, #44	@ 0x2c
 8001816:	486b      	ldr	r0, [pc, #428]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
    ret |= ov7725_WR_Reg(VOUTSIZE, h>>1);
 8001818:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 800181c:	f7ff f9a2 	bl	8000b64 <Camera_WriteReg>

    // Write LSBs
    ret |= ov7725_WR_Reg(EXHCH, ((w&0x3) | ((h&0x1) << 2)));
 8001820:	00ab      	lsls	r3, r5, #2
 8001822:	f006 0203 	and.w	r2, r6, #3
    Camera_WriteReg(&hcamera, reg, &data);
 8001826:	212a      	movs	r1, #42	@ 0x2a
 8001828:	4866      	ldr	r0, [pc, #408]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
    ret |= ov7725_WR_Reg(EXHCH, ((w&0x3) | ((h&0x1) << 2)));
 800182a:	f003 0304 	and.w	r3, r3, #4
 800182e:	4313      	orrs	r3, r2
    Camera_WriteReg(&hcamera, reg, &data);
 8001830:	f10d 0207 	add.w	r2, sp, #7
 8001834:	f88d 3007 	strb.w	r3, [sp, #7]
 8001838:	f7ff f994 	bl	8000b64 <Camera_WriteReg>
    return Camera_ReadReg(&hcamera,reg,data);
 800183c:	f10d 0205 	add.w	r2, sp, #5
 8001840:	210c      	movs	r1, #12
 8001842:	4860      	ldr	r0, [pc, #384]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
 8001844:	f7ff f9a4 	bl	8000b90 <Camera_ReadReg>
 8001848:	f10d 0205 	add.w	r2, sp, #5
 800184c:	2132      	movs	r1, #50	@ 0x32
 800184e:	485d      	ldr	r0, [pc, #372]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)

    // Sample VFLIP
    ret |= ov7725_RD_Reg(COM3, &reg);
    vflip = reg & COM3_VFLIP;
 8001850:	f89d 4005 	ldrb.w	r4, [sp, #5]
    return Camera_ReadReg(&hcamera,reg,data);
 8001854:	f7ff f99c 	bl	8000b90 <Camera_ReadReg>
    ret |= ov7725_RD_Reg(HREF, &reg);
    ret |= ov7725_WR_Reg(HREF, (reg & 0xBF) | (vflip ? 0x40 : 0x00));
 8001858:	f89d 3005 	ldrb.w	r3, [sp, #5]
    Camera_WriteReg(&hcamera, reg, &data);
 800185c:	f10d 0207 	add.w	r2, sp, #7
    vflip = reg & COM3_VFLIP;
 8001860:	09e4      	lsrs	r4, r4, #7
    Camera_WriteReg(&hcamera, reg, &data);
 8001862:	2132      	movs	r1, #50	@ 0x32
    ret |= ov7725_WR_Reg(HREF, (reg & 0xBF) | (vflip ? 0x40 : 0x00));
 8001864:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    Camera_WriteReg(&hcamera, reg, &data);
 8001868:	4856      	ldr	r0, [pc, #344]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
    ret |= ov7725_WR_Reg(HREF, (reg & 0xBF) | (vflip ? 0x40 : 0x00));
 800186a:	ea43 1384 	orr.w	r3, r3, r4, lsl #6
 800186e:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8001872:	f7ff f977 	bl	8000b64 <Camera_WriteReg>

    if ((w <= 320) && (h <= 240)) {
 8001876:	f5b6 7fa0 	cmp.w	r6, #320	@ 0x140
    return Camera_ReadReg(&hcamera,reg,data);
 800187a:	f10d 0206 	add.w	r2, sp, #6
 800187e:	f04f 0112 	mov.w	r1, #18
 8001882:	4850      	ldr	r0, [pc, #320]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
    if ((w <= 320) && (h <= 240)) {
 8001884:	d841      	bhi.n	800190a <ov7725_set_framesize.isra.0+0x12e>
 8001886:	2df0      	cmp	r5, #240	@ 0xf0
 8001888:	d83f      	bhi.n	800190a <ov7725_set_framesize.isra.0+0x12e>
    return Camera_ReadReg(&hcamera,reg,data);
 800188a:	f7ff f981 	bl	8000b90 <Camera_ReadReg>
        // Set QVGA Resolution
        uint8_t reg;
        int ret = ov7725_RD_Reg(COM7, &reg);
        reg = COM7_SET_RES(reg, COM7_RES_QVGA);
 800188e:	f89d 3006 	ldrb.w	r3, [sp, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 8001892:	f10d 0207 	add.w	r2, sp, #7
 8001896:	2112      	movs	r1, #18
        reg = COM7_SET_RES(reg, COM7_RES_QVGA);
 8001898:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
    Camera_WriteReg(&hcamera, reg, &data);
 800189c:	4849      	ldr	r0, [pc, #292]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
        ret |= ov7725_WR_Reg(COM7, reg);

        // Set QVGA Window Size
        ret |= ov7725_WR_Reg(HSTART, 0x3F);
        ret |= ov7725_WR_Reg(HSIZE,  0x50);
        ret |= ov7725_WR_Reg(VSTART, 0x03 - vflip);
 800189e:	f1c4 0403 	rsb	r4, r4, #3
        reg = COM7_SET_RES(reg, COM7_RES_QVGA);
 80018a2:	f88d 3006 	strb.w	r3, [sp, #6]
        ret |= ov7725_WR_Reg(COM7, reg);
 80018a6:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 80018aa:	f7ff f95b 	bl	8000b64 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(HSTART, 0x3F);
 80018ae:	233f      	movs	r3, #63	@ 0x3f
    Camera_WriteReg(&hcamera, reg, &data);
 80018b0:	f10d 0207 	add.w	r2, sp, #7
 80018b4:	2117      	movs	r1, #23
 80018b6:	4843      	ldr	r0, [pc, #268]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
 80018b8:	f88d 3007 	strb.w	r3, [sp, #7]
 80018bc:	f7ff f952 	bl	8000b64 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(HSIZE,  0x50);
 80018c0:	2350      	movs	r3, #80	@ 0x50
    Camera_WriteReg(&hcamera, reg, &data);
 80018c2:	f10d 0207 	add.w	r2, sp, #7
 80018c6:	2118      	movs	r1, #24
 80018c8:	483e      	ldr	r0, [pc, #248]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
 80018ca:	f88d 3007 	strb.w	r3, [sp, #7]
 80018ce:	f7ff f949 	bl	8000b64 <Camera_WriteReg>
 80018d2:	f10d 0207 	add.w	r2, sp, #7
 80018d6:	2119      	movs	r1, #25
 80018d8:	483a      	ldr	r0, [pc, #232]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
 80018da:	f88d 4007 	strb.w	r4, [sp, #7]
 80018de:	f7ff f941 	bl	8000b64 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(VSIZE,  0x78);
 80018e2:	2378      	movs	r3, #120	@ 0x78
    Camera_WriteReg(&hcamera, reg, &data);
 80018e4:	f10d 0207 	add.w	r2, sp, #7
 80018e8:	211a      	movs	r1, #26
 80018ea:	4836      	ldr	r0, [pc, #216]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
 80018ec:	f88d 3007 	strb.w	r3, [sp, #7]
 80018f0:	f7ff f938 	bl	8000b64 <Camera_WriteReg>

        // Enable auto-scaling/zooming factors
        ret |= ov7725_WR_Reg(DSPAUTO, 0xFF);
 80018f4:	23ff      	movs	r3, #255	@ 0xff
    Camera_WriteReg(&hcamera, reg, &data);
 80018f6:	f10d 0207 	add.w	r2, sp, #7
 80018fa:	21ac      	movs	r1, #172	@ 0xac
 80018fc:	4831      	ldr	r0, [pc, #196]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
 80018fe:	f88d 3007 	strb.w	r3, [sp, #7]
 8001902:	f7ff f92f 	bl	8000b64 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(SCAL1, 0x40);
        ret |= ov7725_WR_Reg(SCAL2, 0x40);
    }

    return ret;
}
 8001906:	b002      	add	sp, #8
 8001908:	bd70      	pop	{r4, r5, r6, pc}
    return Camera_ReadReg(&hcamera,reg,data);
 800190a:	f7ff f941 	bl	8000b90 <Camera_ReadReg>
        reg = COM7_SET_RES(reg, COM7_RES_VGA);
 800190e:	f89d 3006 	ldrb.w	r3, [sp, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 8001912:	f10d 0207 	add.w	r2, sp, #7
 8001916:	2112      	movs	r1, #18
        reg = COM7_SET_RES(reg, COM7_RES_VGA);
 8001918:	f003 03bf 	and.w	r3, r3, #191	@ 0xbf
    Camera_WriteReg(&hcamera, reg, &data);
 800191c:	4829      	ldr	r0, [pc, #164]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
 800191e:	25a0      	movs	r5, #160	@ 0xa0
        ret |= ov7725_WR_Reg(VSTART, 0x07 - vflip);
 8001920:	f1c4 0407 	rsb	r4, r4, #7
        reg = COM7_SET_RES(reg, COM7_RES_VGA);
 8001924:	f88d 3006 	strb.w	r3, [sp, #6]
        ret |= ov7725_WR_Reg(COM7, reg);
 8001928:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 800192c:	f7ff f91a 	bl	8000b64 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(HSTART, 0x23);
 8001930:	2323      	movs	r3, #35	@ 0x23
    Camera_WriteReg(&hcamera, reg, &data);
 8001932:	f10d 0207 	add.w	r2, sp, #7
 8001936:	2117      	movs	r1, #23
 8001938:	4822      	ldr	r0, [pc, #136]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
 800193a:	f88d 3007 	strb.w	r3, [sp, #7]
 800193e:	f7ff f911 	bl	8000b64 <Camera_WriteReg>
 8001942:	f10d 0207 	add.w	r2, sp, #7
 8001946:	2118      	movs	r1, #24
 8001948:	481e      	ldr	r0, [pc, #120]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
 800194a:	f88d 5007 	strb.w	r5, [sp, #7]
 800194e:	f7ff f909 	bl	8000b64 <Camera_WriteReg>
 8001952:	f10d 0207 	add.w	r2, sp, #7
 8001956:	2119      	movs	r1, #25
 8001958:	481a      	ldr	r0, [pc, #104]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
 800195a:	f88d 4007 	strb.w	r4, [sp, #7]
 800195e:	f7ff f901 	bl	8000b64 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(VSIZE,  0xF0);
 8001962:	23f0      	movs	r3, #240	@ 0xf0
    Camera_WriteReg(&hcamera, reg, &data);
 8001964:	f10d 0207 	add.w	r2, sp, #7
 8001968:	211a      	movs	r1, #26
 800196a:	4816      	ldr	r0, [pc, #88]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
 800196c:	f88d 3007 	strb.w	r3, [sp, #7]
 8001970:	f7ff f8f8 	bl	8000b64 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(DSPAUTO, 0xF3);
 8001974:	23f3      	movs	r3, #243	@ 0xf3
    Camera_WriteReg(&hcamera, reg, &data);
 8001976:	f10d 0207 	add.w	r2, sp, #7
 800197a:	21ac      	movs	r1, #172	@ 0xac
 800197c:	4811      	ldr	r0, [pc, #68]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
 800197e:	f88d 3007 	strb.w	r3, [sp, #7]
 8001982:	f7ff f8ef 	bl	8000b64 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(SCAL0, 0x00);
 8001986:	2300      	movs	r3, #0
    Camera_WriteReg(&hcamera, reg, &data);
 8001988:	f10d 0207 	add.w	r2, sp, #7
 800198c:	4629      	mov	r1, r5
 800198e:	2440      	movs	r4, #64	@ 0x40
 8001990:	480c      	ldr	r0, [pc, #48]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
 8001992:	f88d 3007 	strb.w	r3, [sp, #7]
 8001996:	f7ff f8e5 	bl	8000b64 <Camera_WriteReg>
 800199a:	f10d 0207 	add.w	r2, sp, #7
 800199e:	21a1      	movs	r1, #161	@ 0xa1
 80019a0:	4808      	ldr	r0, [pc, #32]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
 80019a2:	f88d 4007 	strb.w	r4, [sp, #7]
 80019a6:	f7ff f8dd 	bl	8000b64 <Camera_WriteReg>
 80019aa:	21a2      	movs	r1, #162	@ 0xa2
 80019ac:	f10d 0207 	add.w	r2, sp, #7
 80019b0:	4804      	ldr	r0, [pc, #16]	@ (80019c4 <ov7725_set_framesize.isra.0+0x1e8>)
 80019b2:	f88d 4007 	strb.w	r4, [sp, #7]
 80019b6:	f7ff f8d5 	bl	8000b64 <Camera_WriteReg>
}
 80019ba:	b002      	add	sp, #8
 80019bc:	bd70      	pop	{r4, r5, r6, pc}
 80019be:	bf00      	nop
 80019c0:	080254e8 	.word	0x080254e8
 80019c4:	2400026c 	.word	0x2400026c

080019c8 <ov7725_init>:

    return ret;
}

int ov7725_init(framesize_t framesize)
{
 80019c8:	b570      	push	{r4, r5, r6, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	2380      	movs	r3, #128	@ 0x80
    Camera_WriteReg(&hcamera, reg, &data);
 80019ce:	2112      	movs	r1, #18
{
 80019d0:	4606      	mov	r6, r0
    Camera_WriteReg(&hcamera, reg, &data);
 80019d2:	f10d 0207 	add.w	r2, sp, #7
 80019d6:	4838      	ldr	r0, [pc, #224]	@ (8001ab8 <ov7725_init+0xf0>)
    for (int i = 0; ov7725_default_regs[i][0]; i++) {
 80019d8:	4c38      	ldr	r4, [pc, #224]	@ (8001abc <ov7725_init+0xf4>)
 80019da:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 80019de:	f7ff f8c1 	bl	8000b64 <Camera_WriteReg>
    Camera_delay(2);
 80019e2:	2002      	movs	r0, #2
 80019e4:	f001 ff24 	bl	8003830 <HAL_Delay>
    for (int i = 0; ov7725_default_regs[i][0]; i++) {
 80019e8:	7821      	ldrb	r1, [r4, #0]
 80019ea:	b161      	cbz	r1, 8001a06 <ov7725_init+0x3e>
    Camera_WriteReg(&hcamera, reg, &data);
 80019ec:	4d32      	ldr	r5, [pc, #200]	@ (8001ab8 <ov7725_init+0xf0>)
        ret |= ov7725_WR_Reg(ov7725_default_regs[i][0], ov7725_default_regs[i][1]);
 80019ee:	7863      	ldrb	r3, [r4, #1]
    Camera_WriteReg(&hcamera, reg, &data);
 80019f0:	f10d 0207 	add.w	r2, sp, #7
 80019f4:	4628      	mov	r0, r5
 80019f6:	f88d 3007 	strb.w	r3, [sp, #7]
 80019fa:	f7ff f8b3 	bl	8000b64 <Camera_WriteReg>
    for (int i = 0; ov7725_default_regs[i][0]; i++) {
 80019fe:	f814 1f02 	ldrb.w	r1, [r4, #2]!
 8001a02:	2900      	cmp	r1, #0
 8001a04:	d1f3      	bne.n	80019ee <ov7725_init+0x26>
	ov7725_reset();
	hcamera.framesize = framesize;
 8001a06:	4c2c      	ldr	r4, [pc, #176]	@ (8001ab8 <ov7725_init+0xf0>)
	hcamera.pixformat = PIXFORMAT_RGB565;
 8001a08:	2501      	movs	r5, #1
    Camera_delay(300);
 8001a0a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001a0e:	f001 ff0f 	bl	8003830 <HAL_Delay>
    return Camera_ReadReg(&hcamera,reg,data);
 8001a12:	f10d 0206 	add.w	r2, sp, #6
 8001a16:	2112      	movs	r1, #18
 8001a18:	4620      	mov	r0, r4
	hcamera.framesize = framesize;
 8001a1a:	7426      	strb	r6, [r4, #16]
	hcamera.pixformat = PIXFORMAT_RGB565;
 8001a1c:	7465      	strb	r5, [r4, #17]
    return Camera_ReadReg(&hcamera,reg,data);
 8001a1e:	f7ff f8b7 	bl	8000b90 <Camera_ReadReg>
            reg = COM7_SET_FMT(reg, COM7_FMT_RGB);
 8001a22:	f89d 3006 	ldrb.w	r3, [sp, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 8001a26:	f10d 0207 	add.w	r2, sp, #7
 8001a2a:	2167      	movs	r1, #103	@ 0x67
 8001a2c:	4620      	mov	r0, r4
            reg = COM7_SET_FMT(reg, COM7_FMT_RGB);
 8001a2e:	f023 0303 	bic.w	r3, r3, #3
 8001a32:	f043 0302 	orr.w	r3, r3, #2
 8001a36:	f88d 3006 	strb.w	r3, [sp, #6]
            ret |= ov7725_WR_Reg( DSP_CTRL4, DSP_CTRL4_YUV_RGB);
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8001a40:	f7ff f890 	bl	8000b64 <Camera_WriteReg>
    return ov7725_WR_Reg(COM7, reg) | ret;
 8001a44:	f89d 3006 	ldrb.w	r3, [sp, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 8001a48:	f10d 0207 	add.w	r2, sp, #7
 8001a4c:	2112      	movs	r1, #18
 8001a4e:	4620      	mov	r0, r4
 8001a50:	f88d 3007 	strb.w	r3, [sp, #7]
 8001a54:	f7ff f886 	bl	8000b64 <Camera_WriteReg>
	ov7725_set_pixformat(hcamera.pixformat);
	ov7725_set_framesize(hcamera.framesize);
 8001a58:	7c20      	ldrb	r0, [r4, #16]
 8001a5a:	f7ff febf 	bl	80017dc <ov7725_set_framesize.isra.0>
    return Camera_ReadReg(&hcamera,reg,data);
 8001a5e:	f10d 0206 	add.w	r2, sp, #6
 8001a62:	210c      	movs	r1, #12
 8001a64:	4620      	mov	r0, r4
 8001a66:	f7ff f893 	bl	8000b90 <Camera_ReadReg>
    ret |= ov7725_WR_Reg(COM3, COM3_SET_MIRROR(reg, enable)) ;
 8001a6a:	f89d 3006 	ldrb.w	r3, [sp, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 8001a6e:	f10d 0207 	add.w	r2, sp, #7
 8001a72:	210c      	movs	r1, #12
    ret |= ov7725_WR_Reg(COM3, COM3_SET_MIRROR(reg, enable)) ;
 8001a74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    Camera_WriteReg(&hcamera, reg, &data);
 8001a78:	4620      	mov	r0, r4
    ret |= ov7725_WR_Reg(COM3, COM3_SET_MIRROR(reg, enable)) ;
 8001a7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a7e:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8001a82:	f7ff f86f 	bl	8000b64 <Camera_WriteReg>
    return Camera_ReadReg(&hcamera,reg,data);
 8001a86:	f10d 0206 	add.w	r2, sp, #6
 8001a8a:	210c      	movs	r1, #12
 8001a8c:	4620      	mov	r0, r4
 8001a8e:	f7ff f87f 	bl	8000b90 <Camera_ReadReg>
    ret |= ov7725_WR_Reg(COM3, COM3_SET_FLIP(reg, enable));
 8001a92:	f89d 3006 	ldrb.w	r3, [sp, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 8001a96:	f10d 0207 	add.w	r2, sp, #7
 8001a9a:	210c      	movs	r1, #12
    ret |= ov7725_WR_Reg(COM3, COM3_SET_FLIP(reg, enable));
 8001a9c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
    Camera_WriteReg(&hcamera, reg, &data);
 8001aa0:	4620      	mov	r0, r4
 8001aa2:	f88d 3007 	strb.w	r3, [sp, #7]
 8001aa6:	f7ff f85d 	bl	8000b64 <Camera_WriteReg>
    ret |= ov7725_set_framesize(hcamera.framesize);
 8001aaa:	7c20      	ldrb	r0, [r4, #16]
 8001aac:	f7ff fe96 	bl	80017dc <ov7725_set_framesize.isra.0>
	ov7725_set_hmirror(1);
	ov7725_set_vflip(1);
	
	return 1;
}
 8001ab0:	4628      	mov	r0, r5
 8001ab2:	b002      	add	sp, #8
 8001ab4:	bd70      	pop	{r4, r5, r6, pc}
 8001ab6:	bf00      	nop
 8001ab8:	2400026c 	.word	0x2400026c
 8001abc:	08025c20 	.word	0x08025c20

08001ac0 <lcd_gettick>:
	return result;
}

static int32_t lcd_gettick(void)
{
	return HAL_GetTick();
 8001ac0:	f001 beb0 	b.w	8003824 <HAL_GetTick>

08001ac4 <lcd_recvdata>:
	result = result>0? -1:0;
	return result;
}

static int32_t lcd_recvdata(uint8_t* pdata,uint32_t length)
{
 8001ac4:	b570      	push	{r4, r5, r6, lr}
	int32_t result;
	LCD_CS_RESET;
 8001ac6:	4e0e      	ldr	r6, [pc, #56]	@ (8001b00 <lcd_recvdata+0x3c>)
{
 8001ac8:	460d      	mov	r5, r1
 8001aca:	4604      	mov	r4, r0
	LCD_CS_RESET;
 8001acc:	2200      	movs	r2, #0
 8001ace:	4630      	mov	r0, r6
 8001ad0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001ad4:	f004 f82a 	bl	8005b2c <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Receive(SPI_Drv,pdata,length,500);
 8001ad8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001adc:	b2aa      	uxth	r2, r5
 8001ade:	4621      	mov	r1, r4
 8001ae0:	4808      	ldr	r0, [pc, #32]	@ (8001b04 <lcd_recvdata+0x40>)
 8001ae2:	f007 f92d 	bl	8008d40 <HAL_SPI_Receive>
 8001ae6:	4604      	mov	r4, r0
	LCD_CS_SET;
 8001ae8:	2201      	movs	r2, #1
 8001aea:	4630      	mov	r0, r6
 8001aec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001af0:	f004 f81c 	bl	8005b2c <HAL_GPIO_WritePin>
	result = result>0? -1:0;
 8001af4:	1e20      	subs	r0, r4, #0
 8001af6:	bf18      	it	ne
 8001af8:	2001      	movne	r0, #1
	return result;
}
 8001afa:	4240      	negs	r0, r0
 8001afc:	bd70      	pop	{r4, r5, r6, pc}
 8001afe:	bf00      	nop
 8001b00:	58021000 	.word	0x58021000
 8001b04:	24016710 	.word	0x24016710

08001b08 <lcd_senddata>:
{
 8001b08:	b570      	push	{r4, r5, r6, lr}
	LCD_CS_RESET;
 8001b0a:	4e0d      	ldr	r6, [pc, #52]	@ (8001b40 <lcd_senddata+0x38>)
{
 8001b0c:	460d      	mov	r5, r1
 8001b0e:	4604      	mov	r4, r0
	LCD_CS_RESET;
 8001b10:	2200      	movs	r2, #0
 8001b12:	4630      	mov	r0, r6
 8001b14:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b18:	f004 f808 	bl	8005b2c <HAL_GPIO_WritePin>
	result =HAL_SPI_Transmit(SPI_Drv,pdata,length,100);
 8001b1c:	2364      	movs	r3, #100	@ 0x64
 8001b1e:	b2aa      	uxth	r2, r5
 8001b20:	4621      	mov	r1, r4
 8001b22:	4808      	ldr	r0, [pc, #32]	@ (8001b44 <lcd_senddata+0x3c>)
 8001b24:	f006 fe16 	bl	8008754 <HAL_SPI_Transmit>
 8001b28:	4604      	mov	r4, r0
	LCD_CS_SET;
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	4630      	mov	r0, r6
 8001b2e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b32:	f003 fffb 	bl	8005b2c <HAL_GPIO_WritePin>
	result = result>0? -1:0;
 8001b36:	1e20      	subs	r0, r4, #0
 8001b38:	bf18      	it	ne
 8001b3a:	2001      	movne	r0, #1
}
 8001b3c:	4240      	negs	r0, r0
 8001b3e:	bd70      	pop	{r4, r5, r6, pc}
 8001b40:	58021000 	.word	0x58021000
 8001b44:	24016710 	.word	0x24016710

08001b48 <lcd_readreg>:
{
 8001b48:	b5f0      	push	{r4, r5, r6, r7, lr}
	LCD_CS_RESET;
 8001b4a:	4d1a      	ldr	r5, [pc, #104]	@ (8001bb4 <lcd_readreg+0x6c>)
{
 8001b4c:	b083      	sub	sp, #12
 8001b4e:	460c      	mov	r4, r1
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8001b50:	4f19      	ldr	r7, [pc, #100]	@ (8001bb8 <lcd_readreg+0x70>)
{
 8001b52:	f88d 0007 	strb.w	r0, [sp, #7]
	LCD_CS_RESET;
 8001b56:	2200      	movs	r2, #0
 8001b58:	4628      	mov	r0, r5
 8001b5a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b5e:	f003 ffe5 	bl	8005b2c <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8001b62:	4628      	mov	r0, r5
 8001b64:	2200      	movs	r2, #0
 8001b66:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b6a:	f003 ffdf 	bl	8005b2c <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8001b6e:	2364      	movs	r3, #100	@ 0x64
 8001b70:	f10d 0107 	add.w	r1, sp, #7
 8001b74:	2201      	movs	r2, #1
 8001b76:	4638      	mov	r0, r7
 8001b78:	f006 fdec 	bl	8008754 <HAL_SPI_Transmit>
	LCD_RS_SET;
 8001b7c:	2201      	movs	r2, #1
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8001b7e:	4606      	mov	r6, r0
	LCD_RS_SET;
 8001b80:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b84:	4628      	mov	r0, r5
 8001b86:	f003 ffd1 	bl	8005b2c <HAL_GPIO_WritePin>
	result += HAL_SPI_Receive(SPI_Drv,pdata,1,500);
 8001b8a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001b8e:	4621      	mov	r1, r4
 8001b90:	4638      	mov	r0, r7
 8001b92:	2201      	movs	r2, #1
 8001b94:	f007 f8d4 	bl	8008d40 <HAL_SPI_Receive>
 8001b98:	4604      	mov	r4, r0
	LCD_CS_SET;
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	4628      	mov	r0, r5
	result += HAL_SPI_Receive(SPI_Drv,pdata,1,500);
 8001b9e:	4434      	add	r4, r6
	LCD_CS_SET;
 8001ba0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001ba4:	f003 ffc2 	bl	8005b2c <HAL_GPIO_WritePin>
	result = result>0? -1:0;
 8001ba8:	1e20      	subs	r0, r4, #0
 8001baa:	bf18      	it	ne
 8001bac:	2001      	movne	r0, #1
}
 8001bae:	4240      	negs	r0, r0
 8001bb0:	b003      	add	sp, #12
 8001bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bb4:	58021000 	.word	0x58021000
 8001bb8:	24016710 	.word	0x24016710

08001bbc <lcd_writereg>:
{
 8001bbc:	b570      	push	{r4, r5, r6, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	4615      	mov	r5, r2
 8001bc2:	460e      	mov	r6, r1
	LCD_CS_RESET;
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
{
 8001bca:	f88d 0007 	strb.w	r0, [sp, #7]
	LCD_CS_RESET;
 8001bce:	4816      	ldr	r0, [pc, #88]	@ (8001c28 <lcd_writereg+0x6c>)
 8001bd0:	f003 ffac 	bl	8005b2c <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bda:	4813      	ldr	r0, [pc, #76]	@ (8001c28 <lcd_writereg+0x6c>)
 8001bdc:	f003 ffa6 	bl	8005b2c <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8001be0:	2201      	movs	r2, #1
 8001be2:	f10d 0107 	add.w	r1, sp, #7
 8001be6:	2364      	movs	r3, #100	@ 0x64
 8001be8:	4810      	ldr	r0, [pc, #64]	@ (8001c2c <lcd_writereg+0x70>)
 8001bea:	f006 fdb3 	bl	8008754 <HAL_SPI_Transmit>
	LCD_RS_SET;
 8001bee:	2201      	movs	r2, #1
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8001bf0:	4604      	mov	r4, r0
	LCD_RS_SET;
 8001bf2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bf6:	480c      	ldr	r0, [pc, #48]	@ (8001c28 <lcd_writereg+0x6c>)
 8001bf8:	f003 ff98 	bl	8005b2c <HAL_GPIO_WritePin>
	if(length > 0)
 8001bfc:	b95d      	cbnz	r5, 8001c16 <lcd_writereg+0x5a>
	LCD_CS_SET;
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c04:	4808      	ldr	r0, [pc, #32]	@ (8001c28 <lcd_writereg+0x6c>)
 8001c06:	f003 ff91 	bl	8005b2c <HAL_GPIO_WritePin>
	result = result>0? -1:0;
 8001c0a:	1e20      	subs	r0, r4, #0
 8001c0c:	bf18      	it	ne
 8001c0e:	2001      	movne	r0, #1
}
 8001c10:	4240      	negs	r0, r0
 8001c12:	b002      	add	sp, #8
 8001c14:	bd70      	pop	{r4, r5, r6, pc}
		result += HAL_SPI_Transmit(SPI_Drv,pdata,length,500);
 8001c16:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001c1a:	b2aa      	uxth	r2, r5
 8001c1c:	4631      	mov	r1, r6
 8001c1e:	4803      	ldr	r0, [pc, #12]	@ (8001c2c <lcd_writereg+0x70>)
 8001c20:	f006 fd98 	bl	8008754 <HAL_SPI_Transmit>
 8001c24:	4404      	add	r4, r0
 8001c26:	e7ea      	b.n	8001bfe <lcd_writereg+0x42>
 8001c28:	58021000 	.word	0x58021000
 8001c2c:	24016710 	.word	0x24016710

08001c30 <lcd_init>:
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer,LCD_Brightness_channel);
 8001c30:	2104      	movs	r1, #4
 8001c32:	4803      	ldr	r0, [pc, #12]	@ (8001c40 <lcd_init+0x10>)
{
 8001c34:	b508      	push	{r3, lr}
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer,LCD_Brightness_channel);
 8001c36:	f007 fcfb 	bl	8009630 <HAL_TIMEx_PWMN_Start>
}
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	bd08      	pop	{r3, pc}
 8001c3e:	bf00      	nop
 8001c40:	240167e8 	.word	0x240167e8

08001c44 <LCD_ShowString.constprop.0>:
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
 8001c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c48:	b08f      	sub	sp, #60	@ 0x3c
	width+=x;
 8001c4a:	4402      	add	r2, r0
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
 8001c4c:	468a      	mov	sl, r1
	height+=y;
 8001c4e:	3110      	adds	r1, #16
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
 8001c50:	af02      	add	r7, sp, #8
	width+=x;
 8001c52:	b292      	uxth	r2, r2
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
 8001c54:	61fb      	str	r3, [r7, #28]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8001c56:	781b      	ldrb	r3, [r3, #0]
	width+=x;
 8001c58:	60fa      	str	r2, [r7, #12]
	height+=y;
 8001c5a:	b28a      	uxth	r2, r1
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8001c5c:	3b20      	subs	r3, #32
	height+=y;
 8001c5e:	60ba      	str	r2, [r7, #8]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8001c60:	fa5f f983 	uxtb.w	r9, r3
 8001c64:	f1b9 0f5e 	cmp.w	r9, #94	@ 0x5e
 8001c68:	f200 8134 	bhi.w	8001ed4 <LCD_ShowString.constprop.0+0x290>
 8001c6c:	b2c3      	uxtb	r3, r0
 8001c6e:	4683      	mov	fp, r0
 8001c70:	607b      	str	r3, [r7, #4]
        if(x>=width){x=x0;y+=size;}
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	455b      	cmp	r3, fp
 8001c76:	d805      	bhi.n	8001c84 <LCD_ShowString.constprop.0+0x40>
 8001c78:	f10a 0a10 	add.w	sl, sl, #16
 8001c7c:	f8d7 b004 	ldr.w	fp, [r7, #4]
 8001c80:	fa1f fa8a 	uxth.w	sl, sl
        if(y>=height)break;//�˳�
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	4553      	cmp	r3, sl
 8001c88:	f240 8124 	bls.w	8001ed4 <LCD_ShowString.constprop.0+0x290>
	uint16_t colortemp=POINT_COLOR; 
 8001c8c:	4b9c      	ldr	r3, [pc, #624]	@ (8001f00 <LCD_ShowString.constprop.0+0x2bc>)
  ST7735_GetXSize(&st7735_pObj,&w);
 8001c8e:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
{  							  
 8001c92:	f8c7 d018 	str.w	sp, [r7, #24]
	uint16_t write[size][size==12?6:8];
 8001c96:	b0c0      	sub	sp, #256	@ 0x100
  ST7735_GetXSize(&st7735_pObj,&w);
 8001c98:	489a      	ldr	r0, [pc, #616]	@ (8001f04 <LCD_ShowString.constprop.0+0x2c0>)
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001c9a:	4654      	mov	r4, sl
	uint16_t colortemp=POINT_COLOR; 
 8001c9c:	881d      	ldrh	r5, [r3, #0]
  ST7735_GetXSize(&st7735_pObj,&w);
 8001c9e:	f000 fd91 	bl	80027c4 <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 8001ca2:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001ca6:	4897      	ldr	r0, [pc, #604]	@ (8001f04 <LCD_ShowString.constprop.0+0x2c0>)
 8001ca8:	f000 fd94 	bl	80027d4 <ST7735_GetYSize>
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8001cac:	4b96      	ldr	r3, [pc, #600]	@ (8001f08 <LCD_ShowString.constprop.0+0x2c4>)
 8001cae:	4997      	ldr	r1, [pc, #604]	@ (8001f0c <LCD_ShowString.constprop.0+0x2c8>)
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001cb0:	ba6a      	rev16	r2, r5
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8001cb2:	881e      	ldrh	r6, [r3, #0]
 8001cb4:	f04f 33ff 	mov.w	r3, #4294967295
	uint16_t write[size][size==12?6:8];
 8001cb8:	f10d 0808 	add.w	r8, sp, #8
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001cbc:	f8d7 e028 	ldr.w	lr, [r7, #40]	@ 0x28
 8001cc0:	eb03 1309 	add.w	r3, r3, r9, lsl #4
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8001cc4:	ba76      	rev16	r6, r6
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001cc6:	b292      	uxth	r2, r2
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001cc8:	f8c7 b020 	str.w	fp, [r7, #32]
 8001ccc:	440b      	add	r3, r1
	count = 0;
 8001cce:	2100      	movs	r1, #0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8001cd0:	b2b6      	uxth	r6, r6
		for(t=0;t<size;t++)
 8001cd2:	4689      	mov	r9, r1
 8001cd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cd6:	e9c7 5b04 	strd	r5, fp, [r7, #16]
				count ++;
 8001cda:	1c48      	adds	r0, r1, #1
				write[count][t/2]=POINT_COLOR;
 8001cdc:	00cb      	lsls	r3, r1, #3
				y++;
 8001cde:	f104 0c01 	add.w	ip, r4, #1
				count ++;
 8001ce2:	b281      	uxth	r1, r0
				if(temp&0x80)
 8001ce4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
				y++;
 8001ce6:	fa1f fc8c 	uxth.w	ip, ip
				if(temp&0x80)
 8001cea:	f910 5f01 	ldrsb.w	r5, [r0, #1]!
				write[count][t/2]=POINT_COLOR;
 8001cee:	eb03 0359 	add.w	r3, r3, r9, lsr #1
				if(temp&0x80)
 8001cf2:	6278      	str	r0, [r7, #36]	@ 0x24
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001cf4:	ea36 0025 	bics.w	r0, r6, r5, asr #32
 8001cf8:	bf28      	it	cs
 8001cfa:	4610      	movcs	r0, r2
				if(count >= size) count =0;
 8001cfc:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001cfe:	f828 0013 	strh.w	r0, [r8, r3, lsl #1]
 8001d02:	ea4f 0359 	mov.w	r3, r9, lsr #1
				if(count >= size) count =0;
 8001d06:	bf08      	it	eq
 8001d08:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001d0a:	45e6      	cmp	lr, ip
 8001d0c:	f240 80e6 	bls.w	8001edc <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001d10:	ebac 0c0a 	sub.w	ip, ip, sl
 8001d14:	f1bc 0f10 	cmp.w	ip, #16
 8001d18:	f000 80e7 	beq.w	8001eea <LCD_ShowString.constprop.0+0x2a6>
				count ++;
 8001d1c:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001d1e:	f015 0f40 	tst.w	r5, #64	@ 0x40
				write[count][t/2]=POINT_COLOR;
 8001d22:	eb03 0bc1 	add.w	fp, r3, r1, lsl #3
				y++;
 8001d26:	f104 0c02 	add.w	ip, r4, #2
				count ++;
 8001d2a:	b281      	uxth	r1, r0
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001d2c:	bf0c      	ite	eq
 8001d2e:	4630      	moveq	r0, r6
 8001d30:	4610      	movne	r0, r2
				y++;
 8001d32:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8001d36:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001d38:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 8001d3c:	bf08      	it	eq
 8001d3e:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001d40:	45f4      	cmp	ip, lr
 8001d42:	f080 80cb 	bcs.w	8001edc <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001d46:	ebac 0c0a 	sub.w	ip, ip, sl
 8001d4a:	f1bc 0f10 	cmp.w	ip, #16
 8001d4e:	f000 80cc 	beq.w	8001eea <LCD_ShowString.constprop.0+0x2a6>
				count ++;
 8001d52:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001d54:	f015 0f20 	tst.w	r5, #32
				write[count][t/2]=POINT_COLOR;
 8001d58:	eb03 0bc1 	add.w	fp, r3, r1, lsl #3
				y++;
 8001d5c:	f104 0c03 	add.w	ip, r4, #3
				count ++;
 8001d60:	b281      	uxth	r1, r0
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001d62:	bf0c      	ite	eq
 8001d64:	4630      	moveq	r0, r6
 8001d66:	4610      	movne	r0, r2
				y++;
 8001d68:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8001d6c:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001d6e:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 8001d72:	bf08      	it	eq
 8001d74:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001d76:	45e6      	cmp	lr, ip
 8001d78:	f240 80b0 	bls.w	8001edc <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001d7c:	ebac 0c0a 	sub.w	ip, ip, sl
 8001d80:	f1bc 0f10 	cmp.w	ip, #16
 8001d84:	f000 80b1 	beq.w	8001eea <LCD_ShowString.constprop.0+0x2a6>
				count ++;
 8001d88:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001d8a:	f015 0f10 	tst.w	r5, #16
				write[count][t/2]=POINT_COLOR;
 8001d8e:	eb03 0bc1 	add.w	fp, r3, r1, lsl #3
				y++;
 8001d92:	f104 0c04 	add.w	ip, r4, #4
				count ++;
 8001d96:	b281      	uxth	r1, r0
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001d98:	bf0c      	ite	eq
 8001d9a:	4630      	moveq	r0, r6
 8001d9c:	4610      	movne	r0, r2
				y++;
 8001d9e:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8001da2:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001da4:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 8001da8:	bf08      	it	eq
 8001daa:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001dac:	45e6      	cmp	lr, ip
 8001dae:	f240 8095 	bls.w	8001edc <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001db2:	ebac 0c0a 	sub.w	ip, ip, sl
 8001db6:	f1bc 0f10 	cmp.w	ip, #16
 8001dba:	f000 8096 	beq.w	8001eea <LCD_ShowString.constprop.0+0x2a6>
				count ++;
 8001dbe:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001dc0:	f015 0f08 	tst.w	r5, #8
				write[count][t/2]=POINT_COLOR;
 8001dc4:	eb03 0bc1 	add.w	fp, r3, r1, lsl #3
				y++;
 8001dc8:	f104 0c05 	add.w	ip, r4, #5
				count ++;
 8001dcc:	b281      	uxth	r1, r0
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001dce:	bf0c      	ite	eq
 8001dd0:	4630      	moveq	r0, r6
 8001dd2:	4610      	movne	r0, r2
				y++;
 8001dd4:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8001dd8:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001dda:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 8001dde:	bf08      	it	eq
 8001de0:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001de2:	45e6      	cmp	lr, ip
 8001de4:	d97a      	bls.n	8001edc <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001de6:	ebac 0c0a 	sub.w	ip, ip, sl
 8001dea:	f1bc 0f10 	cmp.w	ip, #16
 8001dee:	d07c      	beq.n	8001eea <LCD_ShowString.constprop.0+0x2a6>
				count ++;
 8001df0:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001df2:	f015 0f04 	tst.w	r5, #4
				write[count][t/2]=POINT_COLOR;
 8001df6:	eb03 0bc1 	add.w	fp, r3, r1, lsl #3
				y++;
 8001dfa:	f104 0c06 	add.w	ip, r4, #6
				count ++;
 8001dfe:	b281      	uxth	r1, r0
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001e00:	bf0c      	ite	eq
 8001e02:	4630      	moveq	r0, r6
 8001e04:	4610      	movne	r0, r2
				y++;
 8001e06:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8001e0a:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001e0c:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 8001e10:	bf08      	it	eq
 8001e12:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001e14:	45e6      	cmp	lr, ip
 8001e16:	d961      	bls.n	8001edc <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001e18:	ebac 0c0a 	sub.w	ip, ip, sl
 8001e1c:	f1bc 0f10 	cmp.w	ip, #16
 8001e20:	d063      	beq.n	8001eea <LCD_ShowString.constprop.0+0x2a6>
				count ++;
 8001e22:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001e24:	f015 0f02 	tst.w	r5, #2
				write[count][t/2]=POINT_COLOR;
 8001e28:	eb03 0bc1 	add.w	fp, r3, r1, lsl #3
				y++;
 8001e2c:	f104 0c07 	add.w	ip, r4, #7
				count ++;
 8001e30:	b281      	uxth	r1, r0
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001e32:	bf0c      	ite	eq
 8001e34:	4630      	moveq	r0, r6
 8001e36:	4610      	movne	r0, r2
				y++;
 8001e38:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8001e3c:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001e3e:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 8001e42:	bf08      	it	eq
 8001e44:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001e46:	45e6      	cmp	lr, ip
 8001e48:	d948      	bls.n	8001edc <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001e4a:	ebac 0c0a 	sub.w	ip, ip, sl
 8001e4e:	f1bc 0f10 	cmp.w	ip, #16
 8001e52:	d04a      	beq.n	8001eea <LCD_ShowString.constprop.0+0x2a6>
				write[count][t/2]=POINT_COLOR;
 8001e54:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
				count ++;
 8001e58:	3101      	adds	r1, #1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001e5a:	f015 0f01 	tst.w	r5, #1
				y++;
 8001e5e:	f104 0408 	add.w	r4, r4, #8
				count ++;
 8001e62:	b289      	uxth	r1, r1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001e64:	bf0c      	ite	eq
 8001e66:	4630      	moveq	r0, r6
 8001e68:	4610      	movne	r0, r2
				y++;
 8001e6a:	b2a4      	uxth	r4, r4
				if(count >= size) count =0;
 8001e6c:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001e6e:	f828 0013 	strh.w	r0, [r8, r3, lsl #1]
				if(count >= size) count =0;
 8001e72:	bf08      	it	eq
 8001e74:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001e76:	45a6      	cmp	lr, r4
 8001e78:	d930      	bls.n	8001edc <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001e7a:	eba4 030a 	sub.w	r3, r4, sl
 8001e7e:	2b10      	cmp	r3, #16
 8001e80:	d033      	beq.n	8001eea <LCD_ShowString.constprop.0+0x2a6>
		for(t=0;t<size;t++)
 8001e82:	f109 0901 	add.w	r9, r9, #1
 8001e86:	fa5f f989 	uxtb.w	r9, r9
 8001e8a:	f1b9 0f10 	cmp.w	r9, #16
 8001e8e:	f47f af24 	bne.w	8001cda <LCD_ShowString.constprop.0+0x96>
 8001e92:	e9d7 5b04 	ldrd	r5, fp, [r7, #16]
 8001e96:	4c1a      	ldr	r4, [pc, #104]	@ (8001f00 <LCD_ShowString.constprop.0+0x2bc>)
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 8001e98:	2208      	movs	r2, #8
 8001e9a:	4643      	mov	r3, r8
 8001e9c:	4659      	mov	r1, fp
 8001e9e:	8020      	strh	r0, [r4, #0]
 8001ea0:	9200      	str	r2, [sp, #0]
 8001ea2:	4652      	mov	r2, sl
 8001ea4:	f8cd 9004 	str.w	r9, [sp, #4]
 8001ea8:	4816      	ldr	r0, [pc, #88]	@ (8001f04 <LCD_ShowString.constprop.0+0x2c0>)
 8001eaa:	f001 faf5 	bl	8003498 <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 8001eae:	8025      	strh	r5, [r4, #0]
 8001eb0:	f8d7 d018 	ldr.w	sp, [r7, #24]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	f813 9f01 	ldrb.w	r9, [r3, #1]!
 8001eba:	f1a9 0920 	sub.w	r9, r9, #32
 8001ebe:	61fb      	str	r3, [r7, #28]
        x+=size/2;
 8001ec0:	f10b 0308 	add.w	r3, fp, #8
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8001ec4:	fa5f f989 	uxtb.w	r9, r9
        x+=size/2;
 8001ec8:	fa1f fb83 	uxth.w	fp, r3
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8001ecc:	f1b9 0f5e 	cmp.w	r9, #94	@ 0x5e
 8001ed0:	f67f aecf 	bls.w	8001c72 <LCD_ShowString.constprop.0+0x2e>
}
 8001ed4:	3734      	adds	r7, #52	@ 0x34
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001edc:	e9d7 5b04 	ldrd	r5, fp, [r7, #16]
 8001ee0:	4b07      	ldr	r3, [pc, #28]	@ (8001f00 <LCD_ShowString.constprop.0+0x2bc>)
 8001ee2:	801d      	strh	r5, [r3, #0]
 8001ee4:	f8d7 d018 	ldr.w	sp, [r7, #24]
 8001ee8:	e7e4      	b.n	8001eb4 <LCD_ShowString.constprop.0+0x270>
					x++;
 8001eea:	6a3b      	ldr	r3, [r7, #32]
 8001eec:	3301      	adds	r3, #1
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	461c      	mov	r4, r3
 8001ef2:	623b      	str	r3, [r7, #32]
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 8001ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ef6:	429c      	cmp	r4, r3
 8001ef8:	d2f0      	bcs.n	8001edc <LCD_ShowString.constprop.0+0x298>
					y=y0;
 8001efa:	4654      	mov	r4, sl
 8001efc:	e7c1      	b.n	8001e82 <LCD_ShowString.constprop.0+0x23e>
 8001efe:	bf00      	nop
 8001f00:	24000004 	.word	0x24000004
 8001f04:	24000298 	.word	0x24000298
 8001f08:	2400028c 	.word	0x2400028c
 8001f0c:	080291bc 	.word	0x080291bc

08001f10 <LCD_Test>:
{
 8001f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	ST7735Ctx.Orientation = ST7735_ORIENTATION_LANDSCAPE_ROT180;
 8001f14:	2203      	movs	r2, #3
 8001f16:	4f94      	ldr	r7, [pc, #592]	@ (8002168 <LCD_Test+0x258>)
	ST7735Ctx.Panel = HannStar_Panel;
 8001f18:	f44f 7380 	mov.w	r3, #256	@ 0x100
	ST7735_LCD_Driver.Init(&st7735_pObj,ST7735_FORMAT_RBG565,&ST7735Ctx);
 8001f1c:	f8df 9288 	ldr.w	r9, [pc, #648]	@ 80021a8 <LCD_Test+0x298>
	ST7735_RegisterBusIO(&st7735_pObj,&st7735_pIO);
 8001f20:	4992      	ldr	r1, [pc, #584]	@ (800216c <LCD_Test+0x25c>)
 8001f22:	4893      	ldr	r0, [pc, #588]	@ (8002170 <LCD_Test+0x260>)
	if (!IsLCD_SoftPWM)
 8001f24:	4d93      	ldr	r5, [pc, #588]	@ (8002174 <LCD_Test+0x264>)
	LCD_LightSet = Brightness;
 8001f26:	4e94      	ldr	r6, [pc, #592]	@ (8002178 <LCD_Test+0x268>)
{
 8001f28:	ed2d 8b02 	vpush	{d8}
 8001f2c:	b08b      	sub	sp, #44	@ 0x2c
	ST7735Ctx.Orientation = ST7735_ORIENTATION_LANDSCAPE_ROT180;
 8001f2e:	60ba      	str	r2, [r7, #8]
	ST7735Ctx.Panel = HannStar_Panel;
 8001f30:	81bb      	strh	r3, [r7, #12]
	ST7735_RegisterBusIO(&st7735_pObj,&st7735_pIO);
 8001f32:	f001 fbd3 	bl	80036dc <ST7735_RegisterBusIO>
	ST7735_LCD_Driver.Init(&st7735_pObj,ST7735_FORMAT_RBG565,&ST7735Ctx);
 8001f36:	463a      	mov	r2, r7
 8001f38:	2105      	movs	r1, #5
 8001f3a:	f8d9 3000 	ldr.w	r3, [r9]
 8001f3e:	488c      	ldr	r0, [pc, #560]	@ (8002170 <LCD_Test+0x260>)
 8001f40:	4798      	blx	r3
	ST7735_LCD_Driver.ReadID(&st7735_pObj,&st7735_id);
 8001f42:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8001f46:	498d      	ldr	r1, [pc, #564]	@ (800217c <LCD_Test+0x26c>)
 8001f48:	4889      	ldr	r0, [pc, #548]	@ (8002170 <LCD_Test+0x260>)
 8001f4a:	4798      	blx	r3
	LCD_LightSet = Brightness;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	6033      	str	r3, [r6, #0]
	if (!IsLCD_SoftPWM)
 8001f50:	782b      	ldrb	r3, [r5, #0]
 8001f52:	b913      	cbnz	r3, 8001f5a <LCD_Test+0x4a>
		__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8001f54:	4a8a      	ldr	r2, [pc, #552]	@ (8002180 <LCD_Test+0x270>)
 8001f56:	6812      	ldr	r2, [r2, #0]
 8001f58:	6393      	str	r3, [r2, #56]	@ 0x38
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_160_80);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	4b89      	ldr	r3, [pc, #548]	@ (8002184 <LCD_Test+0x274>)
 8001f5e:	f8d9 4028 	ldr.w	r4, [r9, #40]	@ 0x28
 8001f62:	4611      	mov	r1, r2
 8001f64:	4882      	ldr	r0, [pc, #520]	@ (8002170 <LCD_Test+0x260>)
 8001f66:	47a0      	blx	r4
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3, (get_tick() - tick - 1000) * ST7735Ctx.Width / 2000, 3, 0xFFFF);
 8001f68:	f8df 8240 	ldr.w	r8, [pc, #576]	@ 80021ac <LCD_Test+0x29c>
  uint32_t tick = get_tick();
 8001f6c:	f001 fc5a 	bl	8003824 <HAL_GetTick>
 8001f70:	4b85      	ldr	r3, [pc, #532]	@ (8002188 <LCD_Test+0x278>)
 8001f72:	4604      	mov	r4, r0
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 8001f74:	eba3 0a00 	sub.w	sl, r3, r0
 8001f78:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f7c:	4883      	ldr	r0, [pc, #524]	@ (800218c <LCD_Test+0x27c>)
 8001f7e:	f003 fdcf 	bl	8005b20 <HAL_GPIO_ReadPin>
 8001f82:	4603      	mov	r3, r0
		delay_ms(10);
 8001f84:	200a      	movs	r0, #10
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d052      	beq.n	8002030 <LCD_Test+0x120>
		delay_ms(10);
 8001f8a:	f001 fc51 	bl	8003830 <HAL_Delay>
		if (get_tick() - tick <= 1000)
 8001f8e:	f001 fc49 	bl	8003824 <HAL_GetTick>
 8001f92:	1b00      	subs	r0, r0, r4
 8001f94:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8001f98:	d811      	bhi.n	8001fbe <LCD_Test+0xae>
			LCD_SetBrightness((get_tick() - tick) * 100 / 1000);
 8001f9a:	f001 fc43 	bl	8003824 <HAL_GetTick>
 8001f9e:	f04f 0c64 	mov.w	ip, #100	@ 0x64
 8001fa2:	1b03      	subs	r3, r0, r4
	if (!IsLCD_SoftPWM)
 8001fa4:	782a      	ldrb	r2, [r5, #0]
		__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8001fa6:	4976      	ldr	r1, [pc, #472]	@ (8002180 <LCD_Test+0x270>)
			LCD_SetBrightness((get_tick() - tick) * 100 / 1000);
 8001fa8:	fb0c f303 	mul.w	r3, ip, r3
 8001fac:	fba8 0303 	umull	r0, r3, r8, r3
 8001fb0:	099b      	lsrs	r3, r3, #6
	LCD_LightSet = Brightness;
 8001fb2:	6033      	str	r3, [r6, #0]
	if (!IsLCD_SoftPWM)
 8001fb4:	2a00      	cmp	r2, #0
 8001fb6:	d1df      	bne.n	8001f78 <LCD_Test+0x68>
		__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8001fb8:	680a      	ldr	r2, [r1, #0]
 8001fba:	6393      	str	r3, [r2, #56]	@ 0x38
 8001fbc:	e7dc      	b.n	8001f78 <LCD_Test+0x68>
		else if (get_tick() - tick <= 3000)
 8001fbe:	f001 fc31 	bl	8003824 <HAL_GetTick>
 8001fc2:	f640 3bb8 	movw	fp, #3000	@ 0xbb8
 8001fc6:	1b00      	subs	r0, r0, r4
 8001fc8:	4558      	cmp	r0, fp
 8001fca:	d82c      	bhi.n	8002026 <LCD_Test+0x116>
			sprintf((char *)&text, "%03d", (get_tick() - tick - 1000) / 10);
 8001fcc:	f001 fc2a 	bl	8003824 <HAL_GetTick>
 8001fd0:	4b6f      	ldr	r3, [pc, #444]	@ (8002190 <LCD_Test+0x280>)
 8001fd2:	eb00 020a 	add.w	r2, r0, sl
 8001fd6:	496f      	ldr	r1, [pc, #444]	@ (8002194 <LCD_Test+0x284>)
 8001fd8:	a805      	add	r0, sp, #20
 8001fda:	fba3 3202 	umull	r3, r2, r3, r2
 8001fde:	08d2      	lsrs	r2, r2, #3
 8001fe0:	f021 faf0 	bl	80235c4 <siprintf>
			LCD_ShowString(ST7735Ctx.Width - 30, 1, ST7735Ctx.Width, 16, 16, text);
 8001fe4:	883a      	ldrh	r2, [r7, #0]
 8001fe6:	ab05      	add	r3, sp, #20
 8001fe8:	2101      	movs	r1, #1
 8001fea:	f1a2 001e 	sub.w	r0, r2, #30
 8001fee:	b280      	uxth	r0, r0
 8001ff0:	f7ff fe28 	bl	8001c44 <LCD_ShowString.constprop.0>
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3, (get_tick() - tick - 1000) * ST7735Ctx.Width / 2000, 3, 0xFFFF);
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	f8d9 b038 	ldr.w	fp, [r9, #56]	@ 0x38
 8001ffa:	3a03      	subs	r2, #3
 8001ffc:	9203      	str	r2, [sp, #12]
 8001ffe:	f001 fc11 	bl	8003824 <HAL_GetTick>
 8002002:	6839      	ldr	r1, [r7, #0]
 8002004:	eb00 030a 	add.w	r3, r0, sl
 8002008:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800200c:	9a03      	ldr	r2, [sp, #12]
 800200e:	fb01 f303 	mul.w	r3, r1, r3
 8002012:	fba8 1303 	umull	r1, r3, r8, r3
 8002016:	2103      	movs	r1, #3
 8002018:	09db      	lsrs	r3, r3, #7
 800201a:	e9cd 1000 	strd	r1, r0, [sp]
 800201e:	2100      	movs	r1, #0
 8002020:	4853      	ldr	r0, [pc, #332]	@ (8002170 <LCD_Test+0x260>)
 8002022:	47d8      	blx	fp
 8002024:	e7a8      	b.n	8001f78 <LCD_Test+0x68>
		else if (get_tick() - tick > 3000)
 8002026:	f001 fbfd 	bl	8003824 <HAL_GetTick>
 800202a:	1b00      	subs	r0, r0, r4
 800202c:	4558      	cmp	r0, fp
 800202e:	d9a3      	bls.n	8001f78 <LCD_Test+0x68>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 8002030:	4c56      	ldr	r4, [pc, #344]	@ (800218c <LCD_Test+0x27c>)
 8002032:	e001      	b.n	8002038 <LCD_Test+0x128>
		delay_ms(10);
 8002034:	f001 fbfc 	bl	8003830 <HAL_Delay>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 8002038:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800203c:	4620      	mov	r0, r4
 800203e:	f003 fd6f 	bl	8005b20 <HAL_GPIO_ReadPin>
 8002042:	4603      	mov	r3, r0
		delay_ms(10);
 8002044:	200a      	movs	r0, #10
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 8002046:	2b01      	cmp	r3, #1
 8002048:	d0f4      	beq.n	8002034 <LCD_Test+0x124>
	if (IsLCD_SoftPWM)
 800204a:	782b      	ldrb	r3, [r5, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	f000 8086 	beq.w	800215e <LCD_Test+0x24e>
		return LCD_LightSet;
 8002052:	6833      	ldr	r3, [r6, #0]
	if(Brightness_Now == Brightness_Dis)
 8002054:	b33b      	cbz	r3, 80020a6 <LCD_Test+0x196>
	temp1 = Brightness_Now;
 8002056:	ee07 3a90 	vmov	s15, r3
		__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 800205a:	f8df 8124 	ldr.w	r8, [pc, #292]	@ 8002180 <LCD_Test+0x270>
	temp1 = Brightness_Now;
 800205e:	eeb8 8a67 	vcvt.f32.u32	s16, s15
	k = temp1 / temp2;
 8002062:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8002198 <LCD_Test+0x288>
 8002066:	eec8 8a27 	vdiv.f32	s17, s16, s15
	uint32_t tick=get_tick();
 800206a:	f001 fbdb 	bl	8003824 <HAL_GetTick>
 800206e:	4604      	mov	r4, r0
		delay_ms(1);
 8002070:	2001      	movs	r0, #1
 8002072:	f001 fbdd 	bl	8003830 <HAL_Delay>
		time_now = get_tick()-tick;
 8002076:	f001 fbd5 	bl	8003824 <HAL_GetTick>
 800207a:	1b00      	subs	r0, r0, r4
	if (!IsLCD_SoftPWM)
 800207c:	782a      	ldrb	r2, [r5, #0]
		temp2 = time_now - 0;
 800207e:	ee07 0a90 	vmov	s15, r0
 8002082:	eeb8 7a67 	vcvt.f32.u32	s14, s15
		set = temp2*k + Brightness_Now;
 8002086:	eef0 7a48 	vmov.f32	s15, s16
 800208a:	eee8 7a87 	vfma.f32	s15, s17, s14
		LCD_SetBrightness((uint32_t)set);
 800208e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	LCD_LightSet = Brightness;
 8002092:	edc6 7a00 	vstr	s15, [r6]
	if (!IsLCD_SoftPWM)
 8002096:	b91a      	cbnz	r2, 80020a0 <LCD_Test+0x190>
		__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8002098:	f8d8 2000 	ldr.w	r2, [r8]
 800209c:	edc2 7a0e 	vstr	s15, [r2, #56]	@ 0x38
		if(time_now >= time) break;
 80020a0:	f5b0 7f96 	cmp.w	r0, #300	@ 0x12c
 80020a4:	d3e4      	bcc.n	8002070 <LCD_Test+0x160>
	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,ST7735Ctx.Height, BLACK);
 80020a6:	2200      	movs	r2, #0
 80020a8:	f8d9 4038 	ldr.w	r4, [r9, #56]	@ 0x38
 80020ac:	4830      	ldr	r0, [pc, #192]	@ (8002170 <LCD_Test+0x260>)
 80020ae:	9201      	str	r2, [sp, #4]
 80020b0:	4611      	mov	r1, r2
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	9300      	str	r3, [sp, #0]
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	47a0      	blx	r4
	sprintf((char *)&text, "STM32H7xx 0x%X", HAL_GetDEVID());
 80020ba:	f001 fbd1 	bl	8003860 <HAL_GetDEVID>
 80020be:	4937      	ldr	r1, [pc, #220]	@ (800219c <LCD_Test+0x28c>)
 80020c0:	4602      	mov	r2, r0
 80020c2:	a805      	add	r0, sp, #20
 80020c4:	f021 fa7e 	bl	80235c4 <siprintf>
	LCD_ShowString(4, 22, ST7735Ctx.Width, 16, 16, text);
 80020c8:	ab05      	add	r3, sp, #20
 80020ca:	883a      	ldrh	r2, [r7, #0]
 80020cc:	2116      	movs	r1, #22
 80020ce:	2004      	movs	r0, #4
 80020d0:	f7ff fdb8 	bl	8001c44 <LCD_ShowString.constprop.0>
	sprintf((char *)&text, "LCD ID:0x%X", st7735_id);
 80020d4:	4b29      	ldr	r3, [pc, #164]	@ (800217c <LCD_Test+0x26c>)
 80020d6:	4932      	ldr	r1, [pc, #200]	@ (80021a0 <LCD_Test+0x290>)
 80020d8:	a805      	add	r0, sp, #20
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	f021 fa72 	bl	80235c4 <siprintf>
	LCD_ShowString(4, 40, ST7735Ctx.Width, 16, 16, text);
 80020e0:	ab05      	add	r3, sp, #20
 80020e2:	883a      	ldrh	r2, [r7, #0]
 80020e4:	2128      	movs	r1, #40	@ 0x28
 80020e6:	2004      	movs	r0, #4
 80020e8:	f7ff fdac 	bl	8001c44 <LCD_ShowString.constprop.0>
	if (IsLCD_SoftPWM)
 80020ec:	782b      	ldrb	r3, [r5, #0]
 80020ee:	b393      	cbz	r3, 8002156 <LCD_Test+0x246>
		return LCD_LightSet;
 80020f0:	6833      	ldr	r3, [r6, #0]
	if(Brightness_Now == Brightness_Dis)
 80020f2:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 80020f6:	d029      	beq.n	800214c <LCD_Test+0x23c>
	temp1 = Brightness_Now;
 80020f8:	ee07 3a90 	vmov	s15, r3
	k = temp1 / temp2;
 80020fc:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002198 <LCD_Test+0x288>
		__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8002100:	4f1f      	ldr	r7, [pc, #124]	@ (8002180 <LCD_Test+0x270>)
	temp1 = Brightness_Now;
 8002102:	eeb8 8a67 	vcvt.f32.u32	s16, s15
	temp1 = temp1 - Brightness_Dis;
 8002106:	eddf 7a27 	vldr	s15, [pc, #156]	@ 80021a4 <LCD_Test+0x294>
 800210a:	ee78 7a67 	vsub.f32	s15, s16, s15
	k = temp1 / temp2;
 800210e:	eec7 8a87 	vdiv.f32	s17, s15, s14
	uint32_t tick=get_tick();
 8002112:	f001 fb87 	bl	8003824 <HAL_GetTick>
 8002116:	4604      	mov	r4, r0
		delay_ms(1);
 8002118:	2001      	movs	r0, #1
 800211a:	f001 fb89 	bl	8003830 <HAL_Delay>
		time_now = get_tick()-tick;
 800211e:	f001 fb81 	bl	8003824 <HAL_GetTick>
 8002122:	1b00      	subs	r0, r0, r4
	if (!IsLCD_SoftPWM)
 8002124:	782a      	ldrb	r2, [r5, #0]
		temp2 = time_now - 0;
 8002126:	ee07 0a90 	vmov	s15, r0
 800212a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
		set = temp2*k + Brightness_Now;
 800212e:	eef0 7a48 	vmov.f32	s15, s16
 8002132:	eee8 7a87 	vfma.f32	s15, s17, s14
		LCD_SetBrightness((uint32_t)set);
 8002136:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	LCD_LightSet = Brightness;
 800213a:	edc6 7a00 	vstr	s15, [r6]
	if (!IsLCD_SoftPWM)
 800213e:	b912      	cbnz	r2, 8002146 <LCD_Test+0x236>
		__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8002140:	683a      	ldr	r2, [r7, #0]
 8002142:	edc2 7a0e 	vstr	s15, [r2, #56]	@ 0x38
		if(time_now >= time) break;
 8002146:	f5b0 7f96 	cmp.w	r0, #300	@ 0x12c
 800214a:	d3e5      	bcc.n	8002118 <LCD_Test+0x208>
}
 800214c:	b00b      	add	sp, #44	@ 0x2c
 800214e:	ecbd 8b02 	vpop	{d8}
 8002152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return __HAL_TIM_GetCompare(LCD_Brightness_timer, LCD_Brightness_channel);
 8002156:	4b0a      	ldr	r3, [pc, #40]	@ (8002180 <LCD_Test+0x270>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800215c:	e7c9      	b.n	80020f2 <LCD_Test+0x1e2>
 800215e:	4b08      	ldr	r3, [pc, #32]	@ (8002180 <LCD_Test+0x270>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002164:	e776      	b.n	8002054 <LCD_Test+0x144>
 8002166:	bf00      	nop
 8002168:	240007d0 	.word	0x240007d0
 800216c:	24000008 	.word	0x24000008
 8002170:	24000298 	.word	0x24000298
 8002174:	2400028e 	.word	0x2400028e
 8002178:	24000290 	.word	0x24000290
 800217c:	24000294 	.word	0x24000294
 8002180:	240167e8 	.word	0x240167e8
 8002184:	08029c20 	.word	0x08029c20
 8002188:	fffffc18 	.word	0xfffffc18
 800218c:	58020800 	.word	0x58020800
 8002190:	cccccccd 	.word	0xcccccccd
 8002194:	08025cb0 	.word	0x08025cb0
 8002198:	c3960000 	.word	0xc3960000
 800219c:	08025cb8 	.word	0x08025cb8
 80021a0:	08025cc8 	.word	0x08025cc8
 80021a4:	44160000 	.word	0x44160000
 80021a8:	24000028 	.word	0x24000028
 80021ac:	10624dd3 	.word	0x10624dd3

080021b0 <HAL_TIM_PeriodElapsedCallback>:
	if (htim->Instance == TIM16)
 80021b0:	4b0e      	ldr	r3, [pc, #56]	@ (80021ec <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80021b2:	6802      	ldr	r2, [r0, #0]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d000      	beq.n	80021ba <HAL_TIM_PeriodElapsedCallback+0xa>
}
 80021b8:	4770      	bx	lr
	if (timecount > 1000)
 80021ba:	4a0d      	ldr	r2, [pc, #52]	@ (80021f0 <HAL_TIM_PeriodElapsedCallback+0x40>)
	if (timecount >= LCD_LightSet)
 80021bc:	490d      	ldr	r1, [pc, #52]	@ (80021f4 <HAL_TIM_PeriodElapsedCallback+0x44>)
	if (timecount > 1000)
 80021be:	6813      	ldr	r3, [r2, #0]
 80021c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
		timecount += 10;
 80021c4:	bf94      	ite	ls
 80021c6:	330a      	addls	r3, #10
		timecount = 0;
 80021c8:	2300      	movhi	r3, #0
 80021ca:	6013      	str	r3, [r2, #0]
	if (timecount >= LCD_LightSet)
 80021cc:	680a      	ldr	r2, [r1, #0]
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d805      	bhi.n	80021de <HAL_TIM_PeriodElapsedCallback+0x2e>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
 80021d2:	2201      	movs	r2, #1
 80021d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80021d8:	4807      	ldr	r0, [pc, #28]	@ (80021f8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80021da:	f003 bca7 	b.w	8005b2c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 80021de:	2200      	movs	r2, #0
 80021e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80021e4:	4804      	ldr	r0, [pc, #16]	@ (80021f8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80021e6:	f003 bca1 	b.w	8005b2c <HAL_GPIO_WritePin>
 80021ea:	bf00      	nop
 80021ec:	40014400 	.word	0x40014400
 80021f0:	24000288 	.word	0x24000288
 80021f4:	24000290 	.word	0x24000290
 80021f8:	58021000 	.word	0x58021000

080021fc <LCD_ShowString>:
{         
 80021fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	height+=y;
 8002200:	440b      	add	r3, r1
{         
 8002202:	b093      	sub	sp, #76	@ 0x4c
	width+=x;
 8002204:	4402      	add	r2, r0
{         
 8002206:	4689      	mov	r9, r1
	height+=y;
 8002208:	b29b      	uxth	r3, r3
{         
 800220a:	af02      	add	r7, sp, #8
	width+=x;
 800220c:	b292      	uxth	r2, r2
	height+=y;
 800220e:	60fb      	str	r3, [r7, #12]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8002210:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
{         
 8002212:	f897 b068 	ldrb.w	fp, [r7, #104]	@ 0x68
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8002216:	781b      	ldrb	r3, [r3, #0]
{         
 8002218:	6038      	str	r0, [r7, #0]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 800221a:	3b20      	subs	r3, #32
	width+=x;
 800221c:	613a      	str	r2, [r7, #16]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 800221e:	b2dc      	uxtb	r4, r3
 8002220:	2c5e      	cmp	r4, #94	@ 0x5e
 8002222:	f200 814a 	bhi.w	80024ba <LCD_ShowString+0x2be>
	uint16_t write[size][size==12?6:8];
 8002226:	f1bb 0f0c 	cmp.w	fp, #12
 800222a:	bf0c      	ite	eq
 800222c:	f04f 0a06 	moveq.w	sl, #6
 8002230:	f04f 0a08 	movne.w	sl, #8
 8002234:	fb0b f30a 	mul.w	r3, fp, sl
 8002238:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800223c:	f000 815a 	beq.w	80024f4 <LCD_ShowString+0x2f8>
 8002240:	3307      	adds	r3, #7
        x+=size/2;
 8002242:	4606      	mov	r6, r0
 8002244:	465d      	mov	r5, fp
 8002246:	f8c7 a028 	str.w	sl, [r7, #40]	@ 0x28
	uint16_t write[size][size==12?6:8];
 800224a:	08db      	lsrs	r3, r3, #3
 800224c:	00db      	lsls	r3, r3, #3
 800224e:	607b      	str	r3, [r7, #4]
        x+=size/2;
 8002250:	ea4f 035b 	mov.w	r3, fp, lsr #1
 8002254:	60bb      	str	r3, [r7, #8]
        if(x>=width){x=x0;y+=size;}
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	42b3      	cmp	r3, r6
 800225a:	d803      	bhi.n	8002264 <LCD_ShowString+0x68>
 800225c:	44a9      	add	r9, r5
 800225e:	783e      	ldrb	r6, [r7, #0]
 8002260:	fa1f f989 	uxth.w	r9, r9
        if(y>=height)break;//�˳�
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	454b      	cmp	r3, r9
 8002268:	f240 8127 	bls.w	80024ba <LCD_ShowString+0x2be>
	uint16_t colortemp=POINT_COLOR; 
 800226c:	4b9d      	ldr	r3, [pc, #628]	@ (80024e4 <LCD_ShowString+0x2e8>)
  ST7735_GetXSize(&st7735_pObj,&w);
 800226e:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
	uint16_t write[size][size==12?6:8];
 8002272:	687a      	ldr	r2, [r7, #4]
	uint16_t colortemp=POINT_COLOR; 
 8002274:	61fb      	str	r3, [r7, #28]
 8002276:	881b      	ldrh	r3, [r3, #0]
{  							  
 8002278:	f8c7 d018 	str.w	sp, [r7, #24]
	uint16_t write[size][size==12?6:8];
 800227c:	ebad 0d02 	sub.w	sp, sp, r2
  ST7735_GetXSize(&st7735_pObj,&w);
 8002280:	4899      	ldr	r0, [pc, #612]	@ (80024e8 <LCD_ShowString+0x2ec>)
	uint16_t colortemp=POINT_COLOR; 
 8002282:	627b      	str	r3, [r7, #36]	@ 0x24
  ST7735_GetXSize(&st7735_pObj,&w);
 8002284:	f000 fa9e 	bl	80027c4 <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 8002288:	4897      	ldr	r0, [pc, #604]	@ (80024e8 <LCD_ShowString+0x2ec>)
 800228a:	f107 0138 	add.w	r1, r7, #56	@ 0x38
	uint16_t write[size][size==12?6:8];
 800228e:	f10d 0808 	add.w	r8, sp, #8
	ST7735_GetYSize(&st7735_pObj,&h);
 8002292:	f000 fa9f 	bl	80027d4 <ST7735_GetYSize>
		for(t=0;t<size;t++)
 8002296:	2d00      	cmp	r5, #0
 8002298:	f000 80f5 	beq.w	8002486 <LCD_ShowString+0x28a>
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800229c:	4b93      	ldr	r3, [pc, #588]	@ (80024ec <LCD_ShowString+0x2f0>)
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 800229e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80022a0:	f8b3 c000 	ldrh.w	ip, [r3]
 80022a4:	f04f 33ff 	mov.w	r3, #4294967295
 80022a8:	4991      	ldr	r1, [pc, #580]	@ (80024f0 <LCD_ShowString+0x2f4>)
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 80022aa:	ba52      	rev16	r2, r2
 80022ac:	eb03 1304 	add.w	r3, r3, r4, lsl #4
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80022b0:	fa9c fc9c 	rev16.w	ip, ip
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 80022b4:	b292      	uxth	r2, r2
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80022b6:	f8d7 a038 	ldr.w	sl, [r7, #56]	@ 0x38
 80022ba:	440b      	add	r3, r1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80022bc:	fa1f fc8c 	uxth.w	ip, ip
	count = 0;
 80022c0:	2100      	movs	r1, #0
        if(x>=width){x=x0;y+=size;}
 80022c2:	464c      	mov	r4, r9
 80022c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022c6:	623e      	str	r6, [r7, #32]
		for(t=0;t<size;t++)
 80022c8:	617e      	str	r6, [r7, #20]
 80022ca:	e9c7 120c 	strd	r1, r2, [r7, #48]	@ 0x30
				if(temp&0x80)
 80022ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
				y++;
 80022d0:	f104 0e01 	add.w	lr, r4, #1
				write[count][t/2]=POINT_COLOR;
 80022d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
				if(temp&0x80)
 80022d6:	f910 6f01 	ldrsb.w	r6, [r0, #1]!
				y++;
 80022da:	fa1f fe8e 	uxth.w	lr, lr
				write[count][t/2]=POINT_COLOR;
 80022de:	fb01 f303 	mul.w	r3, r1, r3
				count ++;
 80022e2:	3101      	adds	r1, #1
				write[count][t/2]=POINT_COLOR;
 80022e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
				count ++;
 80022e6:	b289      	uxth	r1, r1
				if(temp&0x80)
 80022e8:	62f8      	str	r0, [r7, #44]	@ 0x2c
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80022ea:	6b78      	ldr	r0, [r7, #52]	@ 0x34
				write[count][t/2]=POINT_COLOR;
 80022ec:	eb03 0352 	add.w	r3, r3, r2, lsr #1
				if(count >= size) count =0;
 80022f0:	428d      	cmp	r5, r1
 80022f2:	bf98      	it	ls
 80022f4:	2100      	movls	r1, #0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80022f6:	ea10 0026 	ands.w	r0, r0, r6, asr #32
 80022fa:	bf38      	it	cc
 80022fc:	4660      	movcc	r0, ip
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80022fe:	45f2      	cmp	sl, lr
				write[count][t/2]=POINT_COLOR;
 8002300:	f828 0013 	strh.w	r0, [r8, r3, lsl #1]
 8002304:	ea4f 0352 	mov.w	r3, r2, lsr #1
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002308:	f240 80db 	bls.w	80024c2 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 800230c:	ebae 0e09 	sub.w	lr, lr, r9
 8002310:	45ae      	cmp	lr, r5
 8002312:	f000 80dd 	beq.w	80024d0 <LCD_ShowString+0x2d4>
				count ++;
 8002316:	1c48      	adds	r0, r1, #1
				write[count][t/2]=POINT_COLOR;
 8002318:	6aba      	ldr	r2, [r7, #40]	@ 0x28
				y++;
 800231a:	f104 0e02 	add.w	lr, r4, #2
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800231e:	f016 0f40 	tst.w	r6, #64	@ 0x40
				write[count][t/2]=POINT_COLOR;
 8002322:	fb01 3b02 	mla	fp, r1, r2, r3
				count ++;
 8002326:	b281      	uxth	r1, r0
				y++;
 8002328:	fa1f fe8e 	uxth.w	lr, lr
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800232c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800232e:	bf08      	it	eq
 8002330:	4660      	moveq	r0, ip
				if(count >= size) count =0;
 8002332:	42a9      	cmp	r1, r5
 8002334:	bf28      	it	cs
 8002336:	2100      	movcs	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002338:	45f2      	cmp	sl, lr
				write[count][t/2]=POINT_COLOR;
 800233a:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800233e:	f240 80c0 	bls.w	80024c2 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 8002342:	ebae 0e09 	sub.w	lr, lr, r9
 8002346:	45ae      	cmp	lr, r5
 8002348:	f000 80c2 	beq.w	80024d0 <LCD_ShowString+0x2d4>
				count ++;
 800234c:	1c48      	adds	r0, r1, #1
				y++;
 800234e:	f104 0e03 	add.w	lr, r4, #3
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002352:	f016 0f20 	tst.w	r6, #32
				write[count][t/2]=POINT_COLOR;
 8002356:	fb01 3b02 	mla	fp, r1, r2, r3
				y++;
 800235a:	fa1f fe8e 	uxth.w	lr, lr
				count ++;
 800235e:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002360:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002362:	bf08      	it	eq
 8002364:	4660      	moveq	r0, ip
				if(count >= size) count =0;
 8002366:	42a9      	cmp	r1, r5
 8002368:	bf28      	it	cs
 800236a:	2100      	movcs	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800236c:	45f2      	cmp	sl, lr
				write[count][t/2]=POINT_COLOR;
 800236e:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002372:	f240 80a6 	bls.w	80024c2 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 8002376:	ebae 0e09 	sub.w	lr, lr, r9
 800237a:	45ae      	cmp	lr, r5
 800237c:	f000 80a8 	beq.w	80024d0 <LCD_ShowString+0x2d4>
				count ++;
 8002380:	1c48      	adds	r0, r1, #1
				y++;
 8002382:	f104 0e04 	add.w	lr, r4, #4
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002386:	f016 0f10 	tst.w	r6, #16
				write[count][t/2]=POINT_COLOR;
 800238a:	fb01 3b02 	mla	fp, r1, r2, r3
				y++;
 800238e:	fa1f fe8e 	uxth.w	lr, lr
				count ++;
 8002392:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002394:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002396:	bf08      	it	eq
 8002398:	4660      	moveq	r0, ip
				if(count >= size) count =0;
 800239a:	42a9      	cmp	r1, r5
 800239c:	bf28      	it	cs
 800239e:	2100      	movcs	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80023a0:	45f2      	cmp	sl, lr
				write[count][t/2]=POINT_COLOR;
 80023a2:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80023a6:	f240 808c 	bls.w	80024c2 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 80023aa:	ebae 0e09 	sub.w	lr, lr, r9
 80023ae:	45ae      	cmp	lr, r5
 80023b0:	f000 808e 	beq.w	80024d0 <LCD_ShowString+0x2d4>
				count ++;
 80023b4:	1c48      	adds	r0, r1, #1
				y++;
 80023b6:	f104 0e05 	add.w	lr, r4, #5
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80023ba:	f016 0f08 	tst.w	r6, #8
				write[count][t/2]=POINT_COLOR;
 80023be:	fb01 3b02 	mla	fp, r1, r2, r3
				y++;
 80023c2:	fa1f fe8e 	uxth.w	lr, lr
				count ++;
 80023c6:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80023c8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80023ca:	bf08      	it	eq
 80023cc:	4660      	moveq	r0, ip
				if(count >= size) count =0;
 80023ce:	428d      	cmp	r5, r1
 80023d0:	bf98      	it	ls
 80023d2:	2100      	movls	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80023d4:	45f2      	cmp	sl, lr
				write[count][t/2]=POINT_COLOR;
 80023d6:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80023da:	d972      	bls.n	80024c2 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 80023dc:	ebae 0e09 	sub.w	lr, lr, r9
 80023e0:	4575      	cmp	r5, lr
 80023e2:	d075      	beq.n	80024d0 <LCD_ShowString+0x2d4>
				count ++;
 80023e4:	1c48      	adds	r0, r1, #1
				y++;
 80023e6:	f104 0e06 	add.w	lr, r4, #6
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80023ea:	f016 0f04 	tst.w	r6, #4
				write[count][t/2]=POINT_COLOR;
 80023ee:	fb01 3b02 	mla	fp, r1, r2, r3
				y++;
 80023f2:	fa1f fe8e 	uxth.w	lr, lr
				count ++;
 80023f6:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80023f8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80023fa:	bf08      	it	eq
 80023fc:	4660      	moveq	r0, ip
				if(count >= size) count =0;
 80023fe:	428d      	cmp	r5, r1
 8002400:	bf98      	it	ls
 8002402:	2100      	movls	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002404:	45f2      	cmp	sl, lr
				write[count][t/2]=POINT_COLOR;
 8002406:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800240a:	d95a      	bls.n	80024c2 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 800240c:	ebae 0e09 	sub.w	lr, lr, r9
 8002410:	4575      	cmp	r5, lr
 8002412:	d05d      	beq.n	80024d0 <LCD_ShowString+0x2d4>
				count ++;
 8002414:	1c48      	adds	r0, r1, #1
				y++;
 8002416:	f104 0e07 	add.w	lr, r4, #7
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800241a:	f016 0f02 	tst.w	r6, #2
				write[count][t/2]=POINT_COLOR;
 800241e:	fb01 3b02 	mla	fp, r1, r2, r3
				y++;
 8002422:	fa1f fe8e 	uxth.w	lr, lr
				count ++;
 8002426:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002428:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800242a:	bf08      	it	eq
 800242c:	4660      	moveq	r0, ip
				if(count >= size) count =0;
 800242e:	428d      	cmp	r5, r1
 8002430:	bf98      	it	ls
 8002432:	2100      	movls	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002434:	45f2      	cmp	sl, lr
				write[count][t/2]=POINT_COLOR;
 8002436:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800243a:	d942      	bls.n	80024c2 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 800243c:	ebae 0e09 	sub.w	lr, lr, r9
 8002440:	45ae      	cmp	lr, r5
 8002442:	d045      	beq.n	80024d0 <LCD_ShowString+0x2d4>
				write[count][t/2]=POINT_COLOR;
 8002444:	fb02 3301 	mla	r3, r2, r1, r3
				y++;
 8002448:	3408      	adds	r4, #8
				count ++;
 800244a:	3101      	adds	r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800244c:	f016 0f01 	tst.w	r6, #1
				y++;
 8002450:	b2a4      	uxth	r4, r4
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002452:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
				count ++;
 8002454:	b289      	uxth	r1, r1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002456:	bf0c      	ite	eq
 8002458:	4660      	moveq	r0, ip
 800245a:	4610      	movne	r0, r2
				if(count >= size) count =0;
 800245c:	428d      	cmp	r5, r1
 800245e:	bf98      	it	ls
 8002460:	2100      	movls	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002462:	45a2      	cmp	sl, r4
				write[count][t/2]=POINT_COLOR;
 8002464:	f828 0013 	strh.w	r0, [r8, r3, lsl #1]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002468:	d92b      	bls.n	80024c2 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 800246a:	eba4 0309 	sub.w	r3, r4, r9
 800246e:	429d      	cmp	r5, r3
 8002470:	d02e      	beq.n	80024d0 <LCD_ShowString+0x2d4>
		for(t=0;t<size;t++)
 8002472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002474:	3301      	adds	r3, #1
 8002476:	b2db      	uxtb	r3, r3
 8002478:	429d      	cmp	r5, r3
 800247a:	633b      	str	r3, [r7, #48]	@ 0x30
 800247c:	f47f af27 	bne.w	80022ce <LCD_ShowString+0xd2>
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	697e      	ldr	r6, [r7, #20]
 8002484:	8018      	strh	r0, [r3, #0]
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 8002486:	2208      	movs	r2, #8
 8002488:	4643      	mov	r3, r8
 800248a:	9501      	str	r5, [sp, #4]
 800248c:	4631      	mov	r1, r6
 800248e:	9200      	str	r2, [sp, #0]
 8002490:	464a      	mov	r2, r9
 8002492:	4815      	ldr	r0, [pc, #84]	@ (80024e8 <LCD_ShowString+0x2ec>)
 8002494:	f001 f800 	bl	8003498 <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800249c:	801a      	strh	r2, [r3, #0]
 800249e:	f8d7 d018 	ldr.w	sp, [r7, #24]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 80024a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024a4:	f813 4f01 	ldrb.w	r4, [r3, #1]!
 80024a8:	3c20      	subs	r4, #32
 80024aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
        x+=size/2;
 80024ac:	68bb      	ldr	r3, [r7, #8]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 80024ae:	b2e4      	uxtb	r4, r4
        x+=size/2;
 80024b0:	4433      	add	r3, r6
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 80024b2:	2c5e      	cmp	r4, #94	@ 0x5e
        x+=size/2;
 80024b4:	b29e      	uxth	r6, r3
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 80024b6:	f67f aece 	bls.w	8002256 <LCD_ShowString+0x5a>
}
 80024ba:	3744      	adds	r7, #68	@ 0x44
 80024bc:	46bd      	mov	sp, r7
 80024be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024c6:	697e      	ldr	r6, [r7, #20]
 80024c8:	801a      	strh	r2, [r3, #0]
 80024ca:	f8d7 d018 	ldr.w	sp, [r7, #24]
 80024ce:	e7e8      	b.n	80024a2 <LCD_ShowString+0x2a6>
					x++;
 80024d0:	6a3b      	ldr	r3, [r7, #32]
 80024d2:	3301      	adds	r3, #1
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	461a      	mov	r2, r3
 80024d8:	623b      	str	r3, [r7, #32]
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 80024da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024dc:	429a      	cmp	r2, r3
 80024de:	d2f0      	bcs.n	80024c2 <LCD_ShowString+0x2c6>
					y=y0;
 80024e0:	464c      	mov	r4, r9
 80024e2:	e7c6      	b.n	8002472 <LCD_ShowString+0x276>
 80024e4:	24000004 	.word	0x24000004
 80024e8:	24000298 	.word	0x24000298
 80024ec:	2400028c 	.word	0x2400028c
 80024f0:	080291bc 	.word	0x080291bc
	uint16_t write[size][size==12?6:8];
 80024f4:	3307      	adds	r3, #7
 80024f6:	08db      	lsrs	r3, r3, #3
 80024f8:	00db      	lsls	r3, r3, #3
 80024fa:	61bb      	str	r3, [r7, #24]
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	469b      	mov	fp, r3
        if(x>=width){x=x0;y+=size;}
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	455b      	cmp	r3, fp
 8002504:	d805      	bhi.n	8002512 <LCD_ShowString+0x316>
 8002506:	f109 090c 	add.w	r9, r9, #12
 800250a:	f897 b000 	ldrb.w	fp, [r7]
 800250e:	fa1f f989 	uxth.w	r9, r9
        if(y>=height)break;//�˳�
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	4599      	cmp	r9, r3
 8002516:	d2d0      	bcs.n	80024ba <LCD_ShowString+0x2be>
	uint16_t write[size][size==12?6:8];
 8002518:	69bb      	ldr	r3, [r7, #24]
  ST7735_GetXSize(&st7735_pObj,&w);
 800251a:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
	uint16_t colortemp=POINT_COLOR; 
 800251e:	4d9c      	ldr	r5, [pc, #624]	@ (8002790 <LCD_ShowString+0x594>)
{  							  
 8002520:	f8c7 d024 	str.w	sp, [r7, #36]	@ 0x24
	uint16_t write[size][size==12?6:8];
 8002524:	ebad 0d03 	sub.w	sp, sp, r3
	uint16_t colortemp=POINT_COLOR; 
 8002528:	882b      	ldrh	r3, [r5, #0]
  ST7735_GetXSize(&st7735_pObj,&w);
 800252a:	489a      	ldr	r0, [pc, #616]	@ (8002794 <LCD_ShowString+0x598>)
	uint16_t write[size][size==12?6:8];
 800252c:	f10d 0808 	add.w	r8, sp, #8
	uint16_t colortemp=POINT_COLOR; 
 8002530:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ST7735_GetXSize(&st7735_pObj,&w);
 8002532:	f000 f947 	bl	80027c4 <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 8002536:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800253a:	4896      	ldr	r0, [pc, #600]	@ (8002794 <LCD_ShowString+0x598>)
 800253c:	f000 f94a 	bl	80027d4 <ST7735_GetYSize>
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002540:	4b95      	ldr	r3, [pc, #596]	@ (8002798 <LCD_ShowString+0x59c>)
 8002542:	f04f 32ff 	mov.w	r2, #4294967295
 8002546:	4995      	ldr	r1, [pc, #596]	@ (800279c <LCD_ShowString+0x5a0>)
 8002548:	881e      	ldrh	r6, [r3, #0]
 800254a:	230c      	movs	r3, #12
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800254c:	f8d7 e038 	ldr.w	lr, [r7, #56]	@ 0x38
 8002550:	fb13 2304 	smlabb	r3, r3, r4, r2
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8002554:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002556:	ba76      	rev16	r6, r6
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002558:	464c      	mov	r4, r9
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 800255a:	ba52      	rev16	r2, r2
 800255c:	440b      	add	r3, r1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800255e:	b2b6      	uxth	r6, r6
	count = 0;
 8002560:	2100      	movs	r1, #0
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8002562:	b292      	uxth	r2, r2
 8002564:	633b      	str	r3, [r7, #48]	@ 0x30
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002566:	f8c7 b028 	str.w	fp, [r7, #40]	@ 0x28
		for(t=0;t<size;t++)
 800256a:	6379      	str	r1, [r7, #52]	@ 0x34
 800256c:	e9c7 5b07 	strd	r5, fp, [r7, #28]
				count ++;
 8002570:	1c48      	adds	r0, r1, #1
				write[count][t/2]=POINT_COLOR;
 8002572:	fb01 f30a 	mul.w	r3, r1, sl
				y++;
 8002576:	f104 0c01 	add.w	ip, r4, #1
				count ++;
 800257a:	b281      	uxth	r1, r0
				write[count][t/2]=POINT_COLOR;
 800257c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
				y++;
 800257e:	fa1f fc8c 	uxth.w	ip, ip
				write[count][t/2]=POINT_COLOR;
 8002582:	eb03 0350 	add.w	r3, r3, r0, lsr #1
				if(temp&0x80)
 8002586:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002588:	f910 5f01 	ldrsb.w	r5, [r0, #1]!
 800258c:	6338      	str	r0, [r7, #48]	@ 0x30
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800258e:	ea12 0025 	ands.w	r0, r2, r5, asr #32
 8002592:	bf38      	it	cc
 8002594:	4630      	movcc	r0, r6
				if(count >= size) count =0;
 8002596:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 8002598:	f828 0013 	strh.w	r0, [r8, r3, lsl #1]
				if(count >= size) count =0;
 800259c:	bf08      	it	eq
 800259e:	2100      	moveq	r1, #0
				write[count][t/2]=POINT_COLOR;
 80025a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80025a2:	45e6      	cmp	lr, ip
				write[count][t/2]=POINT_COLOR;
 80025a4:	ea4f 0353 	mov.w	r3, r3, lsr #1
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80025a8:	f240 80e1 	bls.w	800276e <LCD_ShowString+0x572>
				if((y-y0)==size)
 80025ac:	ebac 0c09 	sub.w	ip, ip, r9
 80025b0:	f1bc 0f0c 	cmp.w	ip, #12
 80025b4:	f000 80e2 	beq.w	800277c <LCD_ShowString+0x580>
				count ++;
 80025b8:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80025ba:	f015 0f40 	tst.w	r5, #64	@ 0x40
				write[count][t/2]=POINT_COLOR;
 80025be:	fb01 3b0a 	mla	fp, r1, sl, r3
				y++;
 80025c2:	f104 0c02 	add.w	ip, r4, #2
				count ++;
 80025c6:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80025c8:	bf14      	ite	ne
 80025ca:	4610      	movne	r0, r2
 80025cc:	4630      	moveq	r0, r6
				y++;
 80025ce:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 80025d2:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 80025d4:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 80025d8:	bf08      	it	eq
 80025da:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80025dc:	45e6      	cmp	lr, ip
 80025de:	f240 80c6 	bls.w	800276e <LCD_ShowString+0x572>
				if((y-y0)==size)
 80025e2:	ebac 0c09 	sub.w	ip, ip, r9
 80025e6:	f1bc 0f0c 	cmp.w	ip, #12
 80025ea:	f000 80c7 	beq.w	800277c <LCD_ShowString+0x580>
				count ++;
 80025ee:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80025f0:	f015 0f20 	tst.w	r5, #32
				write[count][t/2]=POINT_COLOR;
 80025f4:	fb01 3b0a 	mla	fp, r1, sl, r3
				y++;
 80025f8:	f104 0c03 	add.w	ip, r4, #3
				count ++;
 80025fc:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80025fe:	bf14      	ite	ne
 8002600:	4610      	movne	r0, r2
 8002602:	4630      	moveq	r0, r6
				y++;
 8002604:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8002608:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 800260a:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 800260e:	bf08      	it	eq
 8002610:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002612:	45e6      	cmp	lr, ip
 8002614:	f240 80ab 	bls.w	800276e <LCD_ShowString+0x572>
				if((y-y0)==size)
 8002618:	ebac 0c09 	sub.w	ip, ip, r9
 800261c:	f1bc 0f0c 	cmp.w	ip, #12
 8002620:	f000 80ac 	beq.w	800277c <LCD_ShowString+0x580>
				count ++;
 8002624:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002626:	f015 0f10 	tst.w	r5, #16
				write[count][t/2]=POINT_COLOR;
 800262a:	fb01 3b0a 	mla	fp, r1, sl, r3
				y++;
 800262e:	f104 0c04 	add.w	ip, r4, #4
				count ++;
 8002632:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002634:	bf14      	ite	ne
 8002636:	4610      	movne	r0, r2
 8002638:	4630      	moveq	r0, r6
				y++;
 800263a:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 800263e:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 8002640:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 8002644:	bf08      	it	eq
 8002646:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002648:	45e6      	cmp	lr, ip
 800264a:	f240 8090 	bls.w	800276e <LCD_ShowString+0x572>
				if((y-y0)==size)
 800264e:	ebac 0c09 	sub.w	ip, ip, r9
 8002652:	f1bc 0f0c 	cmp.w	ip, #12
 8002656:	f000 8091 	beq.w	800277c <LCD_ShowString+0x580>
				count ++;
 800265a:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800265c:	f015 0f08 	tst.w	r5, #8
				write[count][t/2]=POINT_COLOR;
 8002660:	fb01 3b0a 	mla	fp, r1, sl, r3
				y++;
 8002664:	f104 0c05 	add.w	ip, r4, #5
				count ++;
 8002668:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800266a:	bf14      	ite	ne
 800266c:	4610      	movne	r0, r2
 800266e:	4630      	moveq	r0, r6
				y++;
 8002670:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8002674:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 8002676:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 800267a:	bf08      	it	eq
 800267c:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800267e:	45e6      	cmp	lr, ip
 8002680:	d975      	bls.n	800276e <LCD_ShowString+0x572>
				if((y-y0)==size)
 8002682:	ebac 0c09 	sub.w	ip, ip, r9
 8002686:	f1bc 0f0c 	cmp.w	ip, #12
 800268a:	d077      	beq.n	800277c <LCD_ShowString+0x580>
				count ++;
 800268c:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800268e:	f015 0f04 	tst.w	r5, #4
				write[count][t/2]=POINT_COLOR;
 8002692:	fb01 3b0a 	mla	fp, r1, sl, r3
				y++;
 8002696:	f104 0c06 	add.w	ip, r4, #6
				count ++;
 800269a:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800269c:	bf14      	ite	ne
 800269e:	4610      	movne	r0, r2
 80026a0:	4630      	moveq	r0, r6
				y++;
 80026a2:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 80026a6:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 80026a8:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 80026ac:	bf08      	it	eq
 80026ae:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80026b0:	45e6      	cmp	lr, ip
 80026b2:	d95c      	bls.n	800276e <LCD_ShowString+0x572>
				if((y-y0)==size)
 80026b4:	ebac 0c09 	sub.w	ip, ip, r9
 80026b8:	f1bc 0f0c 	cmp.w	ip, #12
 80026bc:	d05e      	beq.n	800277c <LCD_ShowString+0x580>
				count ++;
 80026be:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80026c0:	f015 0f02 	tst.w	r5, #2
				write[count][t/2]=POINT_COLOR;
 80026c4:	fb01 3b0a 	mla	fp, r1, sl, r3
				y++;
 80026c8:	f104 0c07 	add.w	ip, r4, #7
				count ++;
 80026cc:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80026ce:	bf14      	ite	ne
 80026d0:	4610      	movne	r0, r2
 80026d2:	4630      	moveq	r0, r6
				y++;
 80026d4:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 80026d8:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 80026da:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 80026de:	bf08      	it	eq
 80026e0:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80026e2:	45e6      	cmp	lr, ip
 80026e4:	d943      	bls.n	800276e <LCD_ShowString+0x572>
				if((y-y0)==size)
 80026e6:	ebac 0c09 	sub.w	ip, ip, r9
 80026ea:	f1bc 0f0c 	cmp.w	ip, #12
 80026ee:	d045      	beq.n	800277c <LCD_ShowString+0x580>
				write[count][t/2]=POINT_COLOR;
 80026f0:	fb01 330a 	mla	r3, r1, sl, r3
				count ++;
 80026f4:	3101      	adds	r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80026f6:	f015 0f01 	tst.w	r5, #1
				y++;
 80026fa:	f104 0408 	add.w	r4, r4, #8
				count ++;
 80026fe:	b289      	uxth	r1, r1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002700:	bf14      	ite	ne
 8002702:	4610      	movne	r0, r2
 8002704:	4630      	moveq	r0, r6
				y++;
 8002706:	b2a4      	uxth	r4, r4
				if(count >= size) count =0;
 8002708:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 800270a:	f828 0013 	strh.w	r0, [r8, r3, lsl #1]
				if(count >= size) count =0;
 800270e:	bf08      	it	eq
 8002710:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002712:	45a6      	cmp	lr, r4
 8002714:	d92b      	bls.n	800276e <LCD_ShowString+0x572>
				if((y-y0)==size)
 8002716:	eba4 0309 	sub.w	r3, r4, r9
 800271a:	2b0c      	cmp	r3, #12
 800271c:	d02e      	beq.n	800277c <LCD_ShowString+0x580>
		for(t=0;t<size;t++)
 800271e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002720:	3301      	adds	r3, #1
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b0c      	cmp	r3, #12
 8002726:	637b      	str	r3, [r7, #52]	@ 0x34
 8002728:	f47f af22 	bne.w	8002570 <LCD_ShowString+0x374>
 800272c:	e9d7 5b07 	ldrd	r5, fp, [r7, #28]
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 8002730:	2206      	movs	r2, #6
 8002732:	8028      	strh	r0, [r5, #0]
 8002734:	4659      	mov	r1, fp
 8002736:	9301      	str	r3, [sp, #4]
 8002738:	4643      	mov	r3, r8
 800273a:	9200      	str	r2, [sp, #0]
 800273c:	464a      	mov	r2, r9
 800273e:	4815      	ldr	r0, [pc, #84]	@ (8002794 <LCD_ShowString+0x598>)
 8002740:	f000 feaa 	bl	8003498 <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 8002744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002746:	802b      	strh	r3, [r5, #0]
 8002748:	f8d7 d024 	ldr.w	sp, [r7, #36]	@ 0x24
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 800274c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800274e:	f813 4f01 	ldrb.w	r4, [r3, #1]!
 8002752:	3c20      	subs	r4, #32
 8002754:	66fb      	str	r3, [r7, #108]	@ 0x6c
        x+=size/2;
 8002756:	f10b 0306 	add.w	r3, fp, #6
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 800275a:	b2e4      	uxtb	r4, r4
        x+=size/2;
 800275c:	fa1f fb83 	uxth.w	fp, r3
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8002760:	2c5e      	cmp	r4, #94	@ 0x5e
 8002762:	f67f aecd 	bls.w	8002500 <LCD_ShowString+0x304>
}
 8002766:	3744      	adds	r7, #68	@ 0x44
 8002768:	46bd      	mov	sp, r7
 800276a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800276e:	e9d7 5b07 	ldrd	r5, fp, [r7, #28]
 8002772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002774:	802b      	strh	r3, [r5, #0]
 8002776:	f8d7 d024 	ldr.w	sp, [r7, #36]	@ 0x24
 800277a:	e7e7      	b.n	800274c <LCD_ShowString+0x550>
					x++;
 800277c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800277e:	3301      	adds	r3, #1
 8002780:	b29b      	uxth	r3, r3
 8002782:	461c      	mov	r4, r3
 8002784:	62bb      	str	r3, [r7, #40]	@ 0x28
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 8002786:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002788:	429c      	cmp	r4, r3
 800278a:	d2f0      	bcs.n	800276e <LCD_ShowString+0x572>
					y=y0;
 800278c:	464c      	mov	r4, r9
 800278e:	e7c6      	b.n	800271e <LCD_ShowString+0x522>
 8002790:	24000004 	.word	0x24000004
 8002794:	24000298 	.word	0x24000298
 8002798:	2400028c 	.word	0x2400028c
 800279c:	080297ac 	.word	0x080297ac

080027a0 <ST7735_DeInit>:
int32_t ST7735_DeInit(ST7735_Object_t *pObj)
{
  (void)(pObj);

  return ST7735_OK;
}
 80027a0:	2000      	movs	r0, #0
 80027a2:	4770      	bx	lr

080027a4 <ST7735_SetBrightness>:
  (void)(pObj);
  (void)(Brightness);
	
  /* Feature not supported */
  return ST7735_ERROR;
}
 80027a4:	f04f 30ff 	mov.w	r0, #4294967295
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop

080027ac <ST7735_GetBrightness>:
  (void)(pObj);
  (void)(Brightness);

  /* Feature not supported */
  return ST7735_ERROR;
}
 80027ac:	f04f 30ff 	mov.w	r0, #4294967295
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop

080027b4 <ST7735_GetOrientation>:
  * @retval The component status
  */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation)
{

  *Orientation = ST7735Ctx.Orientation;
 80027b4:	4b02      	ldr	r3, [pc, #8]	@ (80027c0 <ST7735_GetOrientation+0xc>)

  return ST7735_OK;
}
 80027b6:	2000      	movs	r0, #0
  *Orientation = ST7735Ctx.Orientation;
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	600b      	str	r3, [r1, #0]
}
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	240007d0 	.word	0x240007d0

080027c4 <ST7735_GetXSize>:
  */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize)
{
  (void)pObj;

  *XSize = ST7735Ctx.Width;
 80027c4:	4b02      	ldr	r3, [pc, #8]	@ (80027d0 <ST7735_GetXSize+0xc>)

  return ST7735_OK;
}
 80027c6:	2000      	movs	r0, #0
  *XSize = ST7735Ctx.Width;
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	600b      	str	r3, [r1, #0]
}
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	240007d0 	.word	0x240007d0

080027d4 <ST7735_GetYSize>:
  */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize)
{
  (void)pObj;

  *YSize = ST7735Ctx.Height;
 80027d4:	4b02      	ldr	r3, [pc, #8]	@ (80027e0 <ST7735_GetYSize+0xc>)

  return ST7735_OK;
}
 80027d6:	2000      	movs	r0, #0
  *YSize = ST7735Ctx.Height;
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	600b      	str	r3, [r1, #0]
}
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	240007d0 	.word	0x240007d0

080027e4 <ST7735_ReadRegWrap>:
  */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t* pData)
{
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;

  return pObj->IO.ReadReg(Reg, pData);
 80027e4:	6903      	ldr	r3, [r0, #16]
 80027e6:	4608      	mov	r0, r1
 80027e8:	4611      	mov	r1, r2
 80027ea:	4718      	bx	r3

080027ec <ST7735_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval Component error status
  */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint32_t Length)
{
 80027ec:	b410      	push	{r4}
 80027ee:	4604      	mov	r4, r0
 80027f0:	4608      	mov	r0, r1
 80027f2:	4611      	mov	r1, r2
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;

  return pObj->IO.WriteReg(Reg, pData, Length);
 80027f4:	461a      	mov	r2, r3
 80027f6:	68e4      	ldr	r4, [r4, #12]
 80027f8:	4623      	mov	r3, r4
}
 80027fa:	f85d 4b04 	ldr.w	r4, [sp], #4
  return pObj->IO.WriteReg(Reg, pData, Length);
 80027fe:	4718      	bx	r3

08002800 <ST7735_SendDataWrap>:
  */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;

  return pObj->IO.SendData(pData, Length);
 8002800:	6943      	ldr	r3, [r0, #20]
 8002802:	4608      	mov	r0, r1
 8002804:	4611      	mov	r1, r2
 8002806:	4718      	bx	r3

08002808 <ST7735_RecvDataWrap>:
  */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;

  return pObj->IO.RecvData(pData, Length);
 8002808:	6983      	ldr	r3, [r0, #24]
 800280a:	4608      	mov	r0, r1
 800280c:	4611      	mov	r1, r2
 800280e:	4718      	bx	r3

08002810 <ST7735_DisplayOn>:
{
 8002810:	b5f0      	push	{r4, r5, r6, r7, lr}
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8002812:	f100 0520 	add.w	r5, r0, #32
{
 8002816:	b083      	sub	sp, #12
  uint8_t tmp = 0;
 8002818:	2300      	movs	r3, #0
{
 800281a:	4604      	mov	r4, r0
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 800281c:	f10d 0207 	add.w	r2, sp, #7
 8002820:	2113      	movs	r1, #19
 8002822:	4628      	mov	r0, r5
  uint8_t tmp = 0;
 8002824:	f88d 3007 	strb.w	r3, [sp, #7]
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8002828:	f000 ff8a 	bl	8003740 <st7735_write_reg>
  * @retval Component error status
  */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay)
{
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 800282c:	69e3      	ldr	r3, [r4, #28]
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 800282e:	4607      	mov	r7, r0
  tickstart = pObj->IO.GetTick();
 8002830:	4798      	blx	r3
 8002832:	4606      	mov	r6, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8002834:	69e3      	ldr	r3, [r4, #28]
 8002836:	4798      	blx	r3
 8002838:	1b83      	subs	r3, r0, r6
 800283a:	2b09      	cmp	r3, #9
 800283c:	d9fa      	bls.n	8002834 <ST7735_DisplayOn+0x24>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 800283e:	2300      	movs	r3, #0
 8002840:	f10d 0207 	add.w	r2, sp, #7
 8002844:	2129      	movs	r1, #41	@ 0x29
 8002846:	4628      	mov	r0, r5
 8002848:	f000 ff7a 	bl	8003740 <st7735_write_reg>
  tickstart = pObj->IO.GetTick();
 800284c:	69e3      	ldr	r3, [r4, #28]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 800284e:	4407      	add	r7, r0
  tickstart = pObj->IO.GetTick();
 8002850:	4798      	blx	r3
 8002852:	4606      	mov	r6, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8002854:	69e3      	ldr	r3, [r4, #28]
 8002856:	4798      	blx	r3
 8002858:	1b83      	subs	r3, r0, r6
 800285a:	2b09      	cmp	r3, #9
 800285c:	d9fa      	bls.n	8002854 <ST7735_DisplayOn+0x44>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 800285e:	2300      	movs	r3, #0
 8002860:	f10d 0207 	add.w	r2, sp, #7
 8002864:	2136      	movs	r1, #54	@ 0x36
 8002866:	4628      	mov	r0, r5
 8002868:	f000 ff6a 	bl	8003740 <st7735_write_reg>
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800286c:	4b0f      	ldr	r3, [pc, #60]	@ (80028ac <ST7735_DisplayOn+0x9c>)
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 800286e:	4407      	add	r7, r0
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002870:	7b1a      	ldrb	r2, [r3, #12]
 8002872:	b9aa      	cbnz	r2, 80028a0 <ST7735_DisplayOn+0x90>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8002874:	4a0e      	ldr	r2, [pc, #56]	@ (80028b0 <ST7735_DisplayOn+0xa0>)
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800287c:	791b      	ldrb	r3, [r3, #4]
 800287e:	f043 0308 	orr.w	r3, r3, #8
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002882:	2201      	movs	r2, #1
 8002884:	f10d 0107 	add.w	r1, sp, #7
 8002888:	4628      	mov	r0, r5
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800288a:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800288e:	f000 ff5f 	bl	8003750 <st7735_send_data>
  if(ret != ST7735_OK)
 8002892:	42c7      	cmn	r7, r0
}
 8002894:	bf14      	ite	ne
 8002896:	f04f 30ff 	movne.w	r0, #4294967295
 800289a:	2000      	moveq	r0, #0
 800289c:	b003      	add	sp, #12
 800289e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80028a0:	4a03      	ldr	r2, [pc, #12]	@ (80028b0 <ST7735_DisplayOn+0xa0>)
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80028a8:	791b      	ldrb	r3, [r3, #4]
 80028aa:	e7ea      	b.n	8002882 <ST7735_DisplayOn+0x72>
 80028ac:	240007d0 	.word	0x240007d0
 80028b0:	0803006c 	.word	0x0803006c

080028b4 <ST7735_DisplayOff>:
{
 80028b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 80028b6:	f100 0520 	add.w	r5, r0, #32
{
 80028ba:	b083      	sub	sp, #12
  uint8_t tmp = 0;
 80028bc:	2300      	movs	r3, #0
{
 80028be:	4604      	mov	r4, r0
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 80028c0:	f10d 0207 	add.w	r2, sp, #7
 80028c4:	2113      	movs	r1, #19
 80028c6:	4628      	mov	r0, r5
  uint8_t tmp = 0;
 80028c8:	f88d 3007 	strb.w	r3, [sp, #7]
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 80028cc:	f000 ff38 	bl	8003740 <st7735_write_reg>
  tickstart = pObj->IO.GetTick();
 80028d0:	69e3      	ldr	r3, [r4, #28]
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 80028d2:	4607      	mov	r7, r0
  tickstart = pObj->IO.GetTick();
 80028d4:	4798      	blx	r3
 80028d6:	4606      	mov	r6, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 80028d8:	69e3      	ldr	r3, [r4, #28]
 80028da:	4798      	blx	r3
 80028dc:	1b83      	subs	r3, r0, r6
 80028de:	2b09      	cmp	r3, #9
 80028e0:	d9fa      	bls.n	80028d8 <ST7735_DisplayOff+0x24>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 80028e2:	2300      	movs	r3, #0
 80028e4:	f10d 0207 	add.w	r2, sp, #7
 80028e8:	2128      	movs	r1, #40	@ 0x28
 80028ea:	4628      	mov	r0, r5
 80028ec:	f000 ff28 	bl	8003740 <st7735_write_reg>
  tickstart = pObj->IO.GetTick();
 80028f0:	69e3      	ldr	r3, [r4, #28]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 80028f2:	4407      	add	r7, r0
  tickstart = pObj->IO.GetTick();
 80028f4:	4798      	blx	r3
 80028f6:	4606      	mov	r6, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 80028f8:	69e3      	ldr	r3, [r4, #28]
 80028fa:	4798      	blx	r3
 80028fc:	1b83      	subs	r3, r0, r6
 80028fe:	2b09      	cmp	r3, #9
 8002900:	d9fa      	bls.n	80028f8 <ST7735_DisplayOff+0x44>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8002902:	2300      	movs	r3, #0
 8002904:	f10d 0207 	add.w	r2, sp, #7
 8002908:	2136      	movs	r1, #54	@ 0x36
 800290a:	4628      	mov	r0, r5
 800290c:	f000 ff18 	bl	8003740 <st7735_write_reg>
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002910:	4b0f      	ldr	r3, [pc, #60]	@ (8002950 <ST7735_DisplayOff+0x9c>)
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8002912:	4407      	add	r7, r0
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002914:	7b1a      	ldrb	r2, [r3, #12]
 8002916:	b9aa      	cbnz	r2, 8002944 <ST7735_DisplayOff+0x90>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8002918:	4a0e      	ldr	r2, [pc, #56]	@ (8002954 <ST7735_DisplayOff+0xa0>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002920:	791b      	ldrb	r3, [r3, #4]
 8002922:	f043 0308 	orr.w	r3, r3, #8
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002926:	2201      	movs	r2, #1
 8002928:	f10d 0107 	add.w	r1, sp, #7
 800292c:	4628      	mov	r0, r5
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800292e:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002932:	f000 ff0d 	bl	8003750 <st7735_send_data>
  if(ret != ST7735_OK)
 8002936:	42c7      	cmn	r7, r0
}
 8002938:	bf14      	ite	ne
 800293a:	f04f 30ff 	movne.w	r0, #4294967295
 800293e:	2000      	moveq	r0, #0
 8002940:	b003      	add	sp, #12
 8002942:	bdf0      	pop	{r4, r5, r6, r7, pc}
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8002944:	4a03      	ldr	r2, [pc, #12]	@ (8002954 <ST7735_DisplayOff+0xa0>)
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800294c:	791b      	ldrb	r3, [r3, #4]
 800294e:	e7ea      	b.n	8002926 <ST7735_DisplayOff+0x72>
 8002950:	240007d0 	.word	0x240007d0
 8002954:	0803006c 	.word	0x0803006c

08002958 <ST7735_SetDisplayWindow>:
{
 8002958:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800295c:	4699      	mov	r9, r3
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 800295e:	4b4f      	ldr	r3, [pc, #316]	@ (8002a9c <ST7735_SetDisplayWindow+0x144>)
{
 8002960:	460f      	mov	r7, r1
 8002962:	4616      	mov	r6, r2
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8002964:	6899      	ldr	r1, [r3, #8]
{
 8002966:	b083      	sub	sp, #12
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8002968:	7b5a      	ldrb	r2, [r3, #13]
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 800296a:	2901      	cmp	r1, #1
 800296c:	d97c      	bls.n	8002a68 <ST7735_SetDisplayWindow+0x110>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 800296e:	2a01      	cmp	r2, #1
 8002970:	d075      	beq.n	8002a5e <ST7735_SetDisplayWindow+0x106>
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8002972:	2a02      	cmp	r2, #2
 8002974:	f000 8089 	beq.w	8002a8a <ST7735_SetDisplayWindow+0x132>
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8002978:	f100 0520 	add.w	r5, r0, #32
 800297c:	f10d 0207 	add.w	r2, sp, #7
 8002980:	2300      	movs	r3, #0
 8002982:	212a      	movs	r1, #42	@ 0x2a
 8002984:	4628      	mov	r0, r5
  tmp = (uint8_t)(Xpos & 0xFFU);
 8002986:	fa5f f887 	uxtb.w	r8, r7
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 800298a:	f000 fed9 	bl	8003740 <st7735_write_reg>
 800298e:	4604      	mov	r4, r0
  tmp = (uint8_t)(Xpos >> 8U);
 8002990:	0a3b      	lsrs	r3, r7, #8
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002992:	f10d 0107 	add.w	r1, sp, #7
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 8002996:	f109 39ff 	add.w	r9, r9, #4294967295
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800299a:	2201      	movs	r2, #1
 800299c:	4628      	mov	r0, r5
  tmp = (uint8_t)(Xpos >> 8U);
 800299e:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029a2:	f000 fed5 	bl	8003750 <st7735_send_data>
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029a6:	f10d 0107 	add.w	r1, sp, #7
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029aa:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029ac:	2201      	movs	r2, #1
 80029ae:	4628      	mov	r0, r5
  tmp = (uint8_t)(Xpos & 0xFFU);
 80029b0:	f88d 8007 	strb.w	r8, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029b4:	f000 fecc 	bl	8003750 <st7735_send_data>
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 80029b8:	eb09 0107 	add.w	r1, r9, r7
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029bc:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029be:	2201      	movs	r2, #1
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 80029c0:	0a09      	lsrs	r1, r1, #8
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029c2:	4628      	mov	r0, r5
  tmp = (uint8_t)((Xpos + Width - 1U) & 0xFFU);
 80029c4:	44c8      	add	r8, r9
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 80029c6:	f88d 1007 	strb.w	r1, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029ca:	f10d 0107 	add.w	r1, sp, #7
 80029ce:	f000 febf 	bl	8003750 <st7735_send_data>
 80029d2:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029d4:	f10d 0107 	add.w	r1, sp, #7
 80029d8:	2201      	movs	r2, #1
 80029da:	4628      	mov	r0, r5
  tmp = (uint8_t)((Xpos + Width - 1U) & 0xFFU);
 80029dc:	f88d 8007 	strb.w	r8, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029e0:	f000 feb6 	bl	8003750 <st7735_send_data>
 80029e4:	4404      	add	r4, r0
  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 80029e6:	f10d 0207 	add.w	r2, sp, #7
 80029ea:	2300      	movs	r3, #0
 80029ec:	212b      	movs	r1, #43	@ 0x2b
 80029ee:	4628      	mov	r0, r5
 80029f0:	f000 fea6 	bl	8003740 <st7735_write_reg>
 80029f4:	4404      	add	r4, r0
  tmp = (uint8_t)(Ypos >> 8U);
 80029f6:	0a33      	lsrs	r3, r6, #8
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029f8:	f10d 0107 	add.w	r1, sp, #7
  tmp = (uint8_t)(Ypos & 0xFFU);
 80029fc:	fa5f f886 	uxtb.w	r8, r6
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a00:	2201      	movs	r2, #1
 8002a02:	4628      	mov	r0, r5
  tmp = (uint8_t)(Ypos >> 8U);
 8002a04:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a08:	f000 fea2 	bl	8003750 <st7735_send_data>
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a0c:	f10d 0107 	add.w	r1, sp, #7
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a10:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a12:	2201      	movs	r2, #1
 8002a14:	4628      	mov	r0, r5
  tmp = (uint8_t)(Ypos & 0xFFU);
 8002a16:	f88d 8007 	strb.w	r8, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a1a:	f000 fe99 	bl	8003750 <st7735_send_data>
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 8002a1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a20:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a22:	f10d 0107 	add.w	r1, sp, #7
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 8002a26:	1e5f      	subs	r7, r3, #1
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a28:	2201      	movs	r2, #1
 8002a2a:	4628      	mov	r0, r5
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 8002a2c:	443e      	add	r6, r7
 8002a2e:	0a36      	lsrs	r6, r6, #8
 8002a30:	f88d 6007 	strb.w	r6, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a34:	f000 fe8c 	bl	8003750 <st7735_send_data>
  tmp = (uint8_t)((Ypos + Height - 1U) & 0xFFU);
 8002a38:	eb08 0307 	add.w	r3, r8, r7
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a3c:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f10d 0107 	add.w	r1, sp, #7
 8002a44:	4628      	mov	r0, r5
  tmp = (uint8_t)((Ypos + Height - 1U) & 0xFFU);
 8002a46:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a4a:	f000 fe81 	bl	8003750 <st7735_send_data>
  if(ret != ST7735_OK)
 8002a4e:	42c4      	cmn	r4, r0
}
 8002a50:	bf14      	ite	ne
 8002a52:	f04f 30ff 	movne.w	r0, #4294967295
 8002a56:	2000      	moveq	r0, #0
 8002a58:	b003      	add	sp, #12
 8002a5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8002a5e:	7b1b      	ldrb	r3, [r3, #12]
				Xpos += 1;
 8002a60:	3701      	adds	r7, #1
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8002a62:	b95b      	cbnz	r3, 8002a7c <ST7735_SetDisplayWindow+0x124>
				Ypos += 26;
 8002a64:	361a      	adds	r6, #26
 8002a66:	e787      	b.n	8002978 <ST7735_SetDisplayWindow+0x20>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8002a68:	2a01      	cmp	r2, #1
 8002a6a:	d009      	beq.n	8002a80 <ST7735_SetDisplayWindow+0x128>
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8002a6c:	2a02      	cmp	r2, #2
 8002a6e:	d183      	bne.n	8002978 <ST7735_SetDisplayWindow+0x20>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8002a70:	7b1b      	ldrb	r3, [r3, #12]
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d180      	bne.n	8002978 <ST7735_SetDisplayWindow+0x20>
				Xpos += 2;
 8002a76:	3702      	adds	r7, #2
				Ypos += 1;
 8002a78:	3601      	adds	r6, #1
 8002a7a:	e77d      	b.n	8002978 <ST7735_SetDisplayWindow+0x20>
				Ypos += 24;
 8002a7c:	3618      	adds	r6, #24
 8002a7e:	e77b      	b.n	8002978 <ST7735_SetDisplayWindow+0x20>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8002a80:	7b1b      	ldrb	r3, [r3, #12]
 8002a82:	b94b      	cbnz	r3, 8002a98 <ST7735_SetDisplayWindow+0x140>
				Xpos += 26;
 8002a84:	371a      	adds	r7, #26
				Ypos += 1;
 8002a86:	3601      	adds	r6, #1
 8002a88:	e776      	b.n	8002978 <ST7735_SetDisplayWindow+0x20>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8002a8a:	7b1b      	ldrb	r3, [r3, #12]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	f47f af73 	bne.w	8002978 <ST7735_SetDisplayWindow+0x20>
				Xpos += 1;
 8002a92:	3701      	adds	r7, #1
				Ypos += 2;
 8002a94:	3602      	adds	r6, #2
 8002a96:	e76f      	b.n	8002978 <ST7735_SetDisplayWindow+0x20>
				Xpos += 24;
 8002a98:	3718      	adds	r7, #24
				Ypos += 0;
 8002a9a:	e76d      	b.n	8002978 <ST7735_SetDisplayWindow+0x20>
 8002a9c:	240007d0 	.word	0x240007d0

08002aa0 <ST7735_SetOrientation>:
  if((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT) || (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180))
 8002aa0:	688a      	ldr	r2, [r1, #8]
 8002aa2:	2a01      	cmp	r2, #1
{
 8002aa4:	b570      	push	{r4, r5, r6, lr}
 8002aa6:	4605      	mov	r5, r0
 8002aa8:	b084      	sub	sp, #16
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002aaa:	7b48      	ldrb	r0, [r1, #13]
  if((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT) || (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180))
 8002aac:	d938      	bls.n	8002b20 <ST7735_SetOrientation+0x80>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002aae:	2801      	cmp	r0, #1
 8002ab0:	d00a      	beq.n	8002ac8 <ST7735_SetOrientation+0x28>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8002ab2:	f010 0ffd 	tst.w	r0, #253	@ 0xfd
 8002ab6:	d138      	bne.n	8002b2a <ST7735_SetOrientation+0x8a>
			ST7735Ctx.Width  = ST7735_1_8_HEIGHT;
 8002ab8:	4c31      	ldr	r4, [pc, #196]	@ (8002b80 <ST7735_SetOrientation+0xe0>)
 8002aba:	2680      	movs	r6, #128	@ 0x80
 8002abc:	23a0      	movs	r3, #160	@ 0xa0
 8002abe:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8002b60 <ST7735_SetOrientation+0xc0>
 8002ac2:	ed84 7b00 	vstr	d7, [r4]
 8002ac6:	e006      	b.n	8002ad6 <ST7735_SetOrientation+0x36>
			ST7735Ctx.Width  = ST7735_0_9_HEIGHT;
 8002ac8:	ed9f 7b27 	vldr	d7, [pc, #156]	@ 8002b68 <ST7735_SetOrientation+0xc8>
 8002acc:	4c2c      	ldr	r4, [pc, #176]	@ (8002b80 <ST7735_SetOrientation+0xe0>)
 8002ace:	2650      	movs	r6, #80	@ 0x50
 8002ad0:	23a0      	movs	r3, #160	@ 0xa0
 8002ad2:	ed84 7b00 	vstr	d7, [r4]
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8002ad6:	9600      	str	r6, [sp, #0]
	ST7735Ctx.Orientation = pDriver->Orientation;
 8002ad8:	60a2      	str	r2, [r4, #8]
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8002ada:	2200      	movs	r2, #0
	ST7735Ctx.Panel = pDriver->Panel;
 8002adc:	7b09      	ldrb	r1, [r1, #12]
	ST7735Ctx.Type = pDriver->Type;
 8002ade:	7360      	strb	r0, [r4, #13]
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8002ae0:	4628      	mov	r0, r5
	ST7735Ctx.Panel = pDriver->Panel;
 8002ae2:	7321      	strb	r1, [r4, #12]
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8002ae4:	4611      	mov	r1, r2
 8002ae6:	f7ff ff37 	bl	8002958 <ST7735_SetDisplayWindow>
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002aea:	7b23      	ldrb	r3, [r4, #12]
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8002aec:	4606      	mov	r6, r0
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002aee:	bb03      	cbnz	r3, 8002b32 <ST7735_SetOrientation+0x92>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8002af0:	4b24      	ldr	r3, [pc, #144]	@ (8002b84 <ST7735_SetOrientation+0xe4>)
 8002af2:	68a2      	ldr	r2, [r4, #8]
 8002af4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002af8:	7919      	ldrb	r1, [r3, #4]
 8002afa:	f041 0108 	orr.w	r1, r1, #8
 8002afe:	f88d 100f 	strb.w	r1, [sp, #15]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 8002b02:	2301      	movs	r3, #1
 8002b04:	f10d 020f 	add.w	r2, sp, #15
 8002b08:	f105 0020 	add.w	r0, r5, #32
 8002b0c:	2136      	movs	r1, #54	@ 0x36
 8002b0e:	f000 fe17 	bl	8003740 <st7735_write_reg>
  if(ret != ST7735_OK)
 8002b12:	42c6      	cmn	r6, r0
}
 8002b14:	bf14      	ite	ne
 8002b16:	f04f 30ff 	movne.w	r0, #4294967295
 8002b1a:	2000      	moveq	r0, #0
 8002b1c:	b004      	add	sp, #16
 8002b1e:	bd70      	pop	{r4, r5, r6, pc}
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002b20:	2801      	cmp	r0, #1
 8002b22:	d014      	beq.n	8002b4e <ST7735_SetOrientation+0xae>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8002b24:	f010 0ffd 	tst.w	r0, #253	@ 0xfd
 8002b28:	d009      	beq.n	8002b3e <ST7735_SetOrientation+0x9e>
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8002b2a:	4c15      	ldr	r4, [pc, #84]	@ (8002b80 <ST7735_SetOrientation+0xe0>)
 8002b2c:	e9d4 3600 	ldrd	r3, r6, [r4]
 8002b30:	e7d1      	b.n	8002ad6 <ST7735_SetOrientation+0x36>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8002b32:	4b14      	ldr	r3, [pc, #80]	@ (8002b84 <ST7735_SetOrientation+0xe4>)
 8002b34:	68a2      	ldr	r2, [r4, #8]
 8002b36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002b3a:	7919      	ldrb	r1, [r3, #4]
 8002b3c:	e7df      	b.n	8002afe <ST7735_SetOrientation+0x5e>
			ST7735Ctx.Width  = ST7735_1_8_WIDTH;
 8002b3e:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8002b70 <ST7735_SetOrientation+0xd0>
 8002b42:	4c0f      	ldr	r4, [pc, #60]	@ (8002b80 <ST7735_SetOrientation+0xe0>)
 8002b44:	26a0      	movs	r6, #160	@ 0xa0
 8002b46:	2380      	movs	r3, #128	@ 0x80
 8002b48:	ed84 7b00 	vstr	d7, [r4]
 8002b4c:	e7c3      	b.n	8002ad6 <ST7735_SetOrientation+0x36>
			ST7735Ctx.Width  = ST7735_0_9_WIDTH;
 8002b4e:	ed9f 7b0a 	vldr	d7, [pc, #40]	@ 8002b78 <ST7735_SetOrientation+0xd8>
 8002b52:	4c0b      	ldr	r4, [pc, #44]	@ (8002b80 <ST7735_SetOrientation+0xe0>)
 8002b54:	26a0      	movs	r6, #160	@ 0xa0
 8002b56:	2350      	movs	r3, #80	@ 0x50
 8002b58:	ed84 7b00 	vstr	d7, [r4]
 8002b5c:	e7bb      	b.n	8002ad6 <ST7735_SetOrientation+0x36>
 8002b5e:	bf00      	nop
 8002b60:	000000a0 	.word	0x000000a0
 8002b64:	00000080 	.word	0x00000080
 8002b68:	000000a0 	.word	0x000000a0
 8002b6c:	00000050 	.word	0x00000050
 8002b70:	00000080 	.word	0x00000080
 8002b74:	000000a0 	.word	0x000000a0
 8002b78:	00000050 	.word	0x00000050
 8002b7c:	000000a0 	.word	0x000000a0
 8002b80:	240007d0 	.word	0x240007d0
 8002b84:	0803006c 	.word	0x0803006c

08002b88 <ST7735_Init>:
{
 8002b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b8c:	b085      	sub	sp, #20
 8002b8e:	e9cd 2100 	strd	r2, r1, [sp]
  if(pObj == NULL)
 8002b92:	2800      	cmp	r0, #0
 8002b94:	f000 82bc 	beq.w	8003110 <ST7735_Init+0x588>
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8002b98:	f100 0520 	add.w	r5, r0, #32
    tmp = 0x00U;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	4606      	mov	r6, r0
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8002ba0:	f10d 020f 	add.w	r2, sp, #15
 8002ba4:	2101      	movs	r1, #1
 8002ba6:	4628      	mov	r0, r5
    tmp = 0x00U;
 8002ba8:	f88d 300f 	strb.w	r3, [sp, #15]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8002bac:	f000 fdc8 	bl	8003740 <st7735_write_reg>
  tickstart = pObj->IO.GetTick();
 8002bb0:	69f3      	ldr	r3, [r6, #28]
 8002bb2:	4798      	blx	r3
 8002bb4:	4604      	mov	r4, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8002bb6:	69f3      	ldr	r3, [r6, #28]
 8002bb8:	4798      	blx	r3
 8002bba:	1b00      	subs	r0, r0, r4
 8002bbc:	2877      	cmp	r0, #119	@ 0x77
 8002bbe:	d9fa      	bls.n	8002bb6 <ST7735_Init+0x2e>
		tmp = 0x00U;
 8002bc0:	2300      	movs	r3, #0
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8002bc2:	f10d 020f 	add.w	r2, sp, #15
 8002bc6:	2101      	movs	r1, #1
 8002bc8:	4628      	mov	r0, r5
		tmp = 0x00U;
 8002bca:	f88d 300f 	strb.w	r3, [sp, #15]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8002bce:	f000 fdb7 	bl	8003740 <st7735_write_reg>
  tickstart = pObj->IO.GetTick();
 8002bd2:	69f3      	ldr	r3, [r6, #28]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8002bd4:	4604      	mov	r4, r0
  tickstart = pObj->IO.GetTick();
 8002bd6:	4798      	blx	r3
 8002bd8:	4607      	mov	r7, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8002bda:	69f3      	ldr	r3, [r6, #28]
 8002bdc:	4798      	blx	r3
 8002bde:	1bc0      	subs	r0, r0, r7
 8002be0:	2877      	cmp	r0, #119	@ 0x77
 8002be2:	d9fa      	bls.n	8002bda <ST7735_Init+0x52>
    tmp = 0x00U;
 8002be4:	f04f 0800 	mov.w	r8, #0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 8002be8:	2301      	movs	r3, #1
 8002bea:	f10d 020f 	add.w	r2, sp, #15
 8002bee:	2111      	movs	r1, #17
 8002bf0:	4628      	mov	r0, r5
    tmp = 0x00U;
 8002bf2:	f88d 800f 	strb.w	r8, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 8002bf6:	f000 fda3 	bl	8003740 <st7735_write_reg>
 8002bfa:	4404      	add	r4, r0
    tmp = 0x01U;
 8002bfc:	2701      	movs	r7, #1
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 8002bfe:	4643      	mov	r3, r8
 8002c00:	f10d 020f 	add.w	r2, sp, #15
 8002c04:	21b1      	movs	r1, #177	@ 0xb1
 8002c06:	4628      	mov	r0, r5
    tmp = 0x2CU;
 8002c08:	f04f 0a2c 	mov.w	sl, #44	@ 0x2c
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 8002c0c:	f000 fd98 	bl	8003740 <st7735_write_reg>
 8002c10:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c12:	463a      	mov	r2, r7
 8002c14:	f10d 010f 	add.w	r1, sp, #15
 8002c18:	4628      	mov	r0, r5
    tmp = 0x01U;
 8002c1a:	f88d 700f 	strb.w	r7, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c1e:	f000 fd97 	bl	8003750 <st7735_send_data>
 8002c22:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c24:	463a      	mov	r2, r7
 8002c26:	f10d 010f 	add.w	r1, sp, #15
 8002c2a:	4628      	mov	r0, r5
    tmp = 0x2DU;
 8002c2c:	f04f 092d 	mov.w	r9, #45	@ 0x2d
    tmp = 0x2CU;
 8002c30:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c34:	f000 fd8c 	bl	8003750 <st7735_send_data>
 8002c38:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c3a:	463a      	mov	r2, r7
 8002c3c:	f10d 010f 	add.w	r1, sp, #15
 8002c40:	4628      	mov	r0, r5
    tmp = 0x2DU;
 8002c42:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c46:	f000 fd83 	bl	8003750 <st7735_send_data>
 8002c4a:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 8002c4c:	463b      	mov	r3, r7
 8002c4e:	f10d 020f 	add.w	r2, sp, #15
 8002c52:	21b2      	movs	r1, #178	@ 0xb2
 8002c54:	4628      	mov	r0, r5
    tmp = 0x01U;
 8002c56:	f88d 700f 	strb.w	r7, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 8002c5a:	f000 fd71 	bl	8003740 <st7735_write_reg>
 8002c5e:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c60:	463a      	mov	r2, r7
 8002c62:	f10d 010f 	add.w	r1, sp, #15
 8002c66:	4628      	mov	r0, r5
    tmp = 0x2CU;
 8002c68:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c6c:	f000 fd70 	bl	8003750 <st7735_send_data>
 8002c70:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c72:	463a      	mov	r2, r7
 8002c74:	f10d 010f 	add.w	r1, sp, #15
 8002c78:	4628      	mov	r0, r5
    tmp = 0x2DU;
 8002c7a:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c7e:	f000 fd67 	bl	8003750 <st7735_send_data>
 8002c82:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 8002c84:	463b      	mov	r3, r7
 8002c86:	f10d 020f 	add.w	r2, sp, #15
 8002c8a:	21b3      	movs	r1, #179	@ 0xb3
 8002c8c:	4628      	mov	r0, r5
    tmp = 0x01U;
 8002c8e:	f88d 700f 	strb.w	r7, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 8002c92:	f000 fd55 	bl	8003740 <st7735_write_reg>
 8002c96:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c98:	463a      	mov	r2, r7
 8002c9a:	f10d 010f 	add.w	r1, sp, #15
 8002c9e:	4628      	mov	r0, r5
    tmp = 0x2CU;
 8002ca0:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ca4:	f000 fd54 	bl	8003750 <st7735_send_data>
 8002ca8:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002caa:	463a      	mov	r2, r7
 8002cac:	f10d 010f 	add.w	r1, sp, #15
 8002cb0:	4628      	mov	r0, r5
    tmp = 0x2DU;
 8002cb2:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002cb6:	f000 fd4b 	bl	8003750 <st7735_send_data>
 8002cba:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002cbc:	463a      	mov	r2, r7
 8002cbe:	f10d 010f 	add.w	r1, sp, #15
 8002cc2:	4628      	mov	r0, r5
    tmp = 0x01U;
 8002cc4:	f88d 700f 	strb.w	r7, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002cc8:	f000 fd42 	bl	8003750 <st7735_send_data>
 8002ccc:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002cce:	463a      	mov	r2, r7
 8002cd0:	f10d 010f 	add.w	r1, sp, #15
 8002cd4:	4628      	mov	r0, r5
    tmp = 0x2CU;
 8002cd6:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002cda:	f000 fd39 	bl	8003750 <st7735_send_data>
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002cde:	463a      	mov	r2, r7
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ce0:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ce2:	f10d 010f 	add.w	r1, sp, #15
 8002ce6:	4628      	mov	r0, r5
    tmp = 0x2DU;
 8002ce8:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002cec:	f000 fd30 	bl	8003750 <st7735_send_data>
    tmp = 0x07U;
 8002cf0:	2307      	movs	r3, #7
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002cf2:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 8002cf4:	f10d 020f 	add.w	r2, sp, #15
 8002cf8:	21b4      	movs	r1, #180	@ 0xb4
    tmp = 0x07U;
 8002cfa:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 8002cfe:	4628      	mov	r0, r5
 8002d00:	463b      	mov	r3, r7
    tmp = 0xC5U;
 8002d02:	f04f 09c5 	mov.w	r9, #197	@ 0xc5
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 8002d06:	f000 fd1b 	bl	8003740 <st7735_write_reg>
    tmp = 0xA2U;
 8002d0a:	23a2      	movs	r3, #162	@ 0xa2
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 8002d0c:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8002d0e:	f10d 020f 	add.w	r2, sp, #15
 8002d12:	21c0      	movs	r1, #192	@ 0xc0
    tmp = 0xA2U;
 8002d14:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8002d18:	4628      	mov	r0, r5
 8002d1a:	463b      	mov	r3, r7
 8002d1c:	f000 fd10 	bl	8003740 <st7735_write_reg>
    tmp = 0x02U;
 8002d20:	2302      	movs	r3, #2
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8002d22:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d24:	463a      	mov	r2, r7
 8002d26:	f10d 010f 	add.w	r1, sp, #15
 8002d2a:	4628      	mov	r0, r5
    tmp = 0x02U;
 8002d2c:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d30:	f000 fd0e 	bl	8003750 <st7735_send_data>
    tmp = 0x84U;
 8002d34:	2384      	movs	r3, #132	@ 0x84
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d36:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d38:	463a      	mov	r2, r7
 8002d3a:	f10d 010f 	add.w	r1, sp, #15
 8002d3e:	4628      	mov	r0, r5
    tmp = 0x84U;
 8002d40:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d44:	f000 fd04 	bl	8003750 <st7735_send_data>
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8002d48:	463b      	mov	r3, r7
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d4a:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8002d4c:	f10d 020f 	add.w	r2, sp, #15
 8002d50:	21c1      	movs	r1, #193	@ 0xc1
 8002d52:	4628      	mov	r0, r5
    tmp = 0xC5U;
 8002d54:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8002d58:	f000 fcf2 	bl	8003740 <st7735_write_reg>
    tmp = 0x0AU;
 8002d5c:	230a      	movs	r3, #10
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8002d5e:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8002d60:	f10d 020f 	add.w	r2, sp, #15
 8002d64:	21c2      	movs	r1, #194	@ 0xc2
    tmp = 0x0AU;
 8002d66:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8002d6a:	4628      	mov	r0, r5
 8002d6c:	463b      	mov	r3, r7
    tmp = 0x8AU;
 8002d6e:	f04f 0a8a 	mov.w	sl, #138	@ 0x8a
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8002d72:	f000 fce5 	bl	8003740 <st7735_write_reg>
 8002d76:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d78:	463a      	mov	r2, r7
 8002d7a:	f10d 010f 	add.w	r1, sp, #15
 8002d7e:	4628      	mov	r0, r5
    tmp = 0x00U;
 8002d80:	f88d 800f 	strb.w	r8, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d84:	f000 fce4 	bl	8003750 <st7735_send_data>
 8002d88:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 8002d8a:	463b      	mov	r3, r7
 8002d8c:	f10d 020f 	add.w	r2, sp, #15
 8002d90:	21c3      	movs	r1, #195	@ 0xc3
 8002d92:	4628      	mov	r0, r5
    tmp = 0x8AU;
 8002d94:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 8002d98:	f000 fcd2 	bl	8003740 <st7735_write_reg>
    tmp = 0x2AU;
 8002d9c:	232a      	movs	r3, #42	@ 0x2a
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 8002d9e:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002da0:	463a      	mov	r2, r7
 8002da2:	f10d 010f 	add.w	r1, sp, #15
 8002da6:	4628      	mov	r0, r5
    tmp = 0x2AU;
 8002da8:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dac:	f000 fcd0 	bl	8003750 <st7735_send_data>
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8002db0:	463b      	mov	r3, r7
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002db2:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8002db4:	f10d 020f 	add.w	r2, sp, #15
 8002db8:	21c4      	movs	r1, #196	@ 0xc4
 8002dba:	4628      	mov	r0, r5
    tmp = 0x8AU;
 8002dbc:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8002dc0:	f000 fcbe 	bl	8003740 <st7735_write_reg>
    tmp = 0xEEU;
 8002dc4:	23ee      	movs	r3, #238	@ 0xee
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8002dc6:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dc8:	463a      	mov	r2, r7
 8002dca:	f10d 010f 	add.w	r1, sp, #15
 8002dce:	4628      	mov	r0, r5
    tmp = 0xEEU;
 8002dd0:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dd4:	f000 fcbc 	bl	8003750 <st7735_send_data>
    tmp = 0x0EU;
 8002dd8:	220e      	movs	r2, #14
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dda:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 8002ddc:	463b      	mov	r3, r7
    tmp = 0x0EU;
 8002dde:	f88d 200f 	strb.w	r2, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 8002de2:	4649      	mov	r1, r9
 8002de4:	f10d 020f 	add.w	r2, sp, #15
 8002de8:	4628      	mov	r0, r5
 8002dea:	f000 fca9 	bl	8003740 <st7735_write_reg>
		if (pDriver->Panel == HannStar_Panel) {
 8002dee:	9b00      	ldr	r3, [sp, #0]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 8002df0:	4404      	add	r4, r0
		if (pDriver->Panel == HannStar_Panel) {
 8002df2:	7b1b      	ldrb	r3, [r3, #12]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	f000 8183 	beq.w	8003100 <ST7735_Init+0x578>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF, &tmp, 0);
 8002dfa:	4643      	mov	r3, r8
 8002dfc:	f10d 020f 	add.w	r2, sp, #15
 8002e00:	2120      	movs	r1, #32
 8002e02:	4628      	mov	r0, r5
 8002e04:	f000 fc9c 	bl	8003740 <st7735_write_reg>
 8002e08:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE, (uint8_t*)&ColorCoding, 1);
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	aa01      	add	r2, sp, #4
 8002e0e:	213a      	movs	r1, #58	@ 0x3a
 8002e10:	4628      	mov	r0, r5
 8002e12:	f000 fc95 	bl	8003740 <st7735_write_reg>
    tmp = 0x02U;
 8002e16:	f04f 0302 	mov.w	r3, #2
    ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE, (uint8_t*)&ColorCoding, 1);
 8002e1a:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 8002e1c:	f10d 020f 	add.w	r2, sp, #15
 8002e20:	21e0      	movs	r1, #224	@ 0xe0
    tmp = 0x02U;
 8002e22:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 8002e26:	4628      	mov	r0, r5
 8002e28:	2301      	movs	r3, #1
 8002e2a:	f000 fc89 	bl	8003740 <st7735_write_reg>
    tmp = 0x1CU;
 8002e2e:	231c      	movs	r3, #28
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 8002e30:	4404      	add	r4, r0
    tmp = 0x07U;
 8002e32:	f04f 0b07 	mov.w	fp, #7
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e36:	2201      	movs	r2, #1
 8002e38:	f10d 010f 	add.w	r1, sp, #15
 8002e3c:	4628      	mov	r0, r5
    tmp = 0x1CU;
 8002e3e:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e42:	f000 fc85 	bl	8003750 <st7735_send_data>
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e46:	2201      	movs	r2, #1
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e48:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e4a:	f10d 010f 	add.w	r1, sp, #15
 8002e4e:	4628      	mov	r0, r5
    tmp = 0x07U;
 8002e50:	f88d b00f 	strb.w	fp, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e54:	f000 fc7c 	bl	8003750 <st7735_send_data>
    tmp = 0x12U;
 8002e58:	2312      	movs	r3, #18
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e5a:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f10d 010f 	add.w	r1, sp, #15
 8002e62:	4628      	mov	r0, r5
    tmp = 0x12U;
 8002e64:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e68:	f000 fc72 	bl	8003750 <st7735_send_data>
    tmp = 0x37U;
 8002e6c:	f04f 0237 	mov.w	r2, #55	@ 0x37
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e70:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e72:	f10d 010f 	add.w	r1, sp, #15
 8002e76:	4628      	mov	r0, r5
    tmp = 0x37U;
 8002e78:	f88d 200f 	strb.w	r2, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	f000 fc67 	bl	8003750 <st7735_send_data>
    tmp = 0x32U;
 8002e82:	2332      	movs	r3, #50	@ 0x32
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e84:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e86:	2201      	movs	r2, #1
 8002e88:	f10d 010f 	add.w	r1, sp, #15
 8002e8c:	4628      	mov	r0, r5
    tmp = 0x32U;
 8002e8e:	f88d 300f 	strb.w	r3, [sp, #15]
    tmp = 0x29U;
 8002e92:	f04f 0829 	mov.w	r8, #41	@ 0x29
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e96:	f000 fc5b 	bl	8003750 <st7735_send_data>
 8002e9a:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	f10d 010f 	add.w	r1, sp, #15
 8002ea2:	4628      	mov	r0, r5
    tmp = 0x29U;
 8002ea4:	f88d 800f 	strb.w	r8, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ea8:	f000 fc52 	bl	8003750 <st7735_send_data>
    tmp = 0x2DU;
 8002eac:	f04f 012d 	mov.w	r1, #45	@ 0x2d
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002eb0:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002eb2:	f10d 000f 	add.w	r0, sp, #15
 8002eb6:	2201      	movs	r2, #1
    tmp = 0x2DU;
 8002eb8:	f88d 100f 	strb.w	r1, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ebc:	4601      	mov	r1, r0
 8002ebe:	4628      	mov	r0, r5
 8002ec0:	f000 fc46 	bl	8003750 <st7735_send_data>
 8002ec4:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ec6:	f10d 000f 	add.w	r0, sp, #15
 8002eca:	2201      	movs	r2, #1
    tmp = 0x29U;
 8002ecc:	f88d 800f 	strb.w	r8, [sp, #15]
    tmp = 0x00U;
 8002ed0:	f04f 0900 	mov.w	r9, #0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ed4:	4601      	mov	r1, r0
 8002ed6:	4628      	mov	r0, r5
 8002ed8:	f000 fc3a 	bl	8003750 <st7735_send_data>
 8002edc:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ede:	f10d 000f 	add.w	r0, sp, #15
    tmp = 0x25U;
 8002ee2:	2325      	movs	r3, #37	@ 0x25
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ee4:	2201      	movs	r2, #1
    tmp = 0x01U;
 8002ee6:	2701      	movs	r7, #1
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ee8:	4601      	mov	r1, r0
 8002eea:	4628      	mov	r0, r5
    tmp = 0x25U;
 8002eec:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ef0:	f000 fc2e 	bl	8003750 <st7735_send_data>
 8002ef4:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ef6:	f10d 000f 	add.w	r0, sp, #15
    tmp = 0x2BU;
 8002efa:	232b      	movs	r3, #43	@ 0x2b
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002efc:	2201      	movs	r2, #1
 8002efe:	4601      	mov	r1, r0
 8002f00:	4628      	mov	r0, r5
    tmp = 0x2BU;
 8002f02:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f06:	f000 fc23 	bl	8003750 <st7735_send_data>
 8002f0a:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f0c:	f10d 000f 	add.w	r0, sp, #15
    tmp = 0x39U;
 8002f10:	2339      	movs	r3, #57	@ 0x39
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f12:	2201      	movs	r2, #1
 8002f14:	4601      	mov	r1, r0
 8002f16:	4628      	mov	r0, r5
    tmp = 0x39U;
 8002f18:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f1c:	f000 fc18 	bl	8003750 <st7735_send_data>
 8002f20:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f22:	f10d 000f 	add.w	r0, sp, #15
 8002f26:	2201      	movs	r2, #1
    tmp = 0x00U;
 8002f28:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f2c:	4601      	mov	r1, r0
 8002f2e:	4628      	mov	r0, r5
 8002f30:	f000 fc0e 	bl	8003750 <st7735_send_data>
 8002f34:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f36:	f10d 000f 	add.w	r0, sp, #15
 8002f3a:	463a      	mov	r2, r7
    tmp = 0x01U;
 8002f3c:	f88d 700f 	strb.w	r7, [sp, #15]
    tmp = 0x10U;
 8002f40:	f04f 0a10 	mov.w	sl, #16
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f44:	4601      	mov	r1, r0
 8002f46:	4628      	mov	r0, r5
 8002f48:	f000 fc02 	bl	8003750 <st7735_send_data>
 8002f4c:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f4e:	f10d 000f 	add.w	r0, sp, #15
    tmp = 0x03U;
 8002f52:	2303      	movs	r3, #3
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f54:	463a      	mov	r2, r7
 8002f56:	4601      	mov	r1, r0
 8002f58:	4628      	mov	r0, r5
    tmp = 0x03U;
 8002f5a:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f5e:	f000 fbf7 	bl	8003750 <st7735_send_data>
 8002f62:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f64:	f10d 000f 	add.w	r0, sp, #15
 8002f68:	463a      	mov	r2, r7
    tmp = 0x10U;
 8002f6a:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f6e:	4601      	mov	r1, r0
 8002f70:	4628      	mov	r0, r5
 8002f72:	f000 fbed 	bl	8003750 <st7735_send_data>
    tmp = 0x03U;
 8002f76:	2303      	movs	r3, #3
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f78:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 8002f7a:	f10d 000f 	add.w	r0, sp, #15
 8002f7e:	21e1      	movs	r1, #225	@ 0xe1
    tmp = 0x03U;
 8002f80:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 8002f84:	4602      	mov	r2, r0
 8002f86:	463b      	mov	r3, r7
 8002f88:	4628      	mov	r0, r5
 8002f8a:	f000 fbd9 	bl	8003740 <st7735_write_reg>
 8002f8e:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f90:	f10d 000f 	add.w	r0, sp, #15
    tmp = 0x1DU;
 8002f94:	231d      	movs	r3, #29
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f96:	463a      	mov	r2, r7
 8002f98:	4601      	mov	r1, r0
 8002f9a:	4628      	mov	r0, r5
    tmp = 0x1DU;
 8002f9c:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fa0:	f000 fbd6 	bl	8003750 <st7735_send_data>
 8002fa4:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fa6:	f10d 000f 	add.w	r0, sp, #15
 8002faa:	463a      	mov	r2, r7
    tmp = 0x07U;
 8002fac:	f88d b00f 	strb.w	fp, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fb0:	4601      	mov	r1, r0
 8002fb2:	4628      	mov	r0, r5
 8002fb4:	f000 fbcc 	bl	8003750 <st7735_send_data>
 8002fb8:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fba:	f10d 000f 	add.w	r0, sp, #15
    tmp = 0x06U;
 8002fbe:	2306      	movs	r3, #6
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fc0:	463a      	mov	r2, r7
    tmp = 0x2EU;
 8002fc2:	f04f 0b2e 	mov.w	fp, #46	@ 0x2e
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fc6:	4601      	mov	r1, r0
 8002fc8:	4628      	mov	r0, r5
    tmp = 0x06U;
 8002fca:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fce:	f000 fbbf 	bl	8003750 <st7735_send_data>
 8002fd2:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fd4:	f10d 000f 	add.w	r0, sp, #15
 8002fd8:	463a      	mov	r2, r7
    tmp = 0x2EU;
 8002fda:	f88d b00f 	strb.w	fp, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fde:	4601      	mov	r1, r0
 8002fe0:	4628      	mov	r0, r5
 8002fe2:	f000 fbb5 	bl	8003750 <st7735_send_data>
 8002fe6:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fe8:	f10d 000f 	add.w	r0, sp, #15
    tmp = 0x2CU;
 8002fec:	232c      	movs	r3, #44	@ 0x2c
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fee:	463a      	mov	r2, r7
 8002ff0:	4601      	mov	r1, r0
 8002ff2:	4628      	mov	r0, r5
    tmp = 0x2CU;
 8002ff4:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ff8:	f000 fbaa 	bl	8003750 <st7735_send_data>
 8002ffc:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ffe:	f10d 000f 	add.w	r0, sp, #15
 8003002:	463a      	mov	r2, r7
    tmp = 0x29U;
 8003004:	f88d 800f 	strb.w	r8, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003008:	4601      	mov	r1, r0
 800300a:	4628      	mov	r0, r5
 800300c:	f000 fba0 	bl	8003750 <st7735_send_data>
    tmp = 0x2DU;
 8003010:	f04f 012d 	mov.w	r1, #45	@ 0x2d
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003014:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003016:	463a      	mov	r2, r7
    tmp = 0x2DU;
 8003018:	f88d 100f 	strb.w	r1, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800301c:	4628      	mov	r0, r5
 800301e:	f10d 010f 	add.w	r1, sp, #15
 8003022:	f000 fb95 	bl	8003750 <st7735_send_data>
 8003026:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003028:	463a      	mov	r2, r7
 800302a:	f10d 010f 	add.w	r1, sp, #15
 800302e:	4628      	mov	r0, r5
    tmp = 0x2EU;
 8003030:	f88d b00f 	strb.w	fp, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003034:	f000 fb8c 	bl	8003750 <st7735_send_data>
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003038:	463a      	mov	r2, r7
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800303a:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800303c:	f10d 010f 	add.w	r1, sp, #15
 8003040:	4628      	mov	r0, r5
    tmp = 0x2EU;
 8003042:	f88d b00f 	strb.w	fp, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003046:	f000 fb83 	bl	8003750 <st7735_send_data>
    tmp = 0x37U;
 800304a:	f04f 0237 	mov.w	r2, #55	@ 0x37
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800304e:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003050:	f10d 010f 	add.w	r1, sp, #15
    tmp = 0x37U;
 8003054:	f88d 200f 	strb.w	r2, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003058:	4628      	mov	r0, r5
 800305a:	463a      	mov	r2, r7
 800305c:	f000 fb78 	bl	8003750 <st7735_send_data>
    tmp = 0x3FU;
 8003060:	233f      	movs	r3, #63	@ 0x3f
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003062:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003064:	463a      	mov	r2, r7
 8003066:	f10d 010f 	add.w	r1, sp, #15
 800306a:	4628      	mov	r0, r5
    tmp = 0x3FU;
 800306c:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003070:	f000 fb6e 	bl	8003750 <st7735_send_data>
 8003074:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003076:	463a      	mov	r2, r7
 8003078:	f10d 010f 	add.w	r1, sp, #15
 800307c:	4628      	mov	r0, r5
    tmp = 0x00U;
 800307e:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003082:	f000 fb65 	bl	8003750 <st7735_send_data>
 8003086:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003088:	463a      	mov	r2, r7
 800308a:	f10d 010f 	add.w	r1, sp, #15
 800308e:	4628      	mov	r0, r5
    tmp = 0x00U;
 8003090:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003094:	f000 fb5c 	bl	8003750 <st7735_send_data>
    tmp = 0x02U;
 8003098:	f04f 0302 	mov.w	r3, #2
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800309c:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800309e:	463a      	mov	r2, r7
 80030a0:	f10d 010f 	add.w	r1, sp, #15
 80030a4:	4628      	mov	r0, r5
    tmp = 0x02U;
 80030a6:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80030aa:	f000 fb51 	bl	8003750 <st7735_send_data>
 80030ae:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80030b0:	463a      	mov	r2, r7
 80030b2:	f10d 010f 	add.w	r1, sp, #15
 80030b6:	4628      	mov	r0, r5
    tmp = 0x10U;
 80030b8:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80030bc:	f000 fb48 	bl	8003750 <st7735_send_data>
 80030c0:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 80030c2:	463b      	mov	r3, r7
 80030c4:	f10d 020f 	add.w	r2, sp, #15
 80030c8:	2113      	movs	r1, #19
 80030ca:	4628      	mov	r0, r5
    tmp  = 0x00U;
 80030cc:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 80030d0:	f000 fb36 	bl	8003740 <st7735_write_reg>
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 80030d4:	463b      	mov	r3, r7
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 80030d6:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 80030d8:	f10d 020f 	add.w	r2, sp, #15
 80030dc:	4641      	mov	r1, r8
 80030de:	4628      	mov	r0, r5
 80030e0:	f000 fb2e 	bl	8003740 <st7735_write_reg>
 80030e4:	4603      	mov	r3, r0
    ret += ST7735_SetOrientation(pObj, pDriver);
 80030e6:	9900      	ldr	r1, [sp, #0]
 80030e8:	4630      	mov	r0, r6
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 80030ea:	441c      	add	r4, r3
    ret += ST7735_SetOrientation(pObj, pDriver);
 80030ec:	f7ff fcd8 	bl	8002aa0 <ST7735_SetOrientation>
  if(ret != ST7735_OK)
 80030f0:	42c4      	cmn	r4, r0
 80030f2:	bf14      	ite	ne
 80030f4:	f04f 30ff 	movne.w	r0, #4294967295
 80030f8:	4648      	moveq	r0, r9
}
 80030fa:	b005      	add	sp, #20
 80030fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON, &tmp, 0);
 8003100:	f10d 020f 	add.w	r2, sp, #15
 8003104:	2121      	movs	r1, #33	@ 0x21
 8003106:	4628      	mov	r0, r5
 8003108:	f000 fb1a 	bl	8003740 <st7735_write_reg>
 800310c:	4404      	add	r4, r0
 800310e:	e67c      	b.n	8002e0a <ST7735_Init+0x282>
    ret = ST7735_ERROR;
 8003110:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8003114:	e7f1      	b.n	80030fa <ST7735_Init+0x572>
 8003116:	bf00      	nop

08003118 <ST7735_SetCursor>:
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8003118:	4b38      	ldr	r3, [pc, #224]	@ (80031fc <ST7735_SetCursor+0xe4>)
{
 800311a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800311c:	4616      	mov	r6, r2
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 800311e:	689a      	ldr	r2, [r3, #8]
{
 8003120:	b083      	sub	sp, #12
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8003122:	7b5c      	ldrb	r4, [r3, #13]
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8003124:	2a01      	cmp	r2, #1
{
 8003126:	460f      	mov	r7, r1
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8003128:	d94f      	bls.n	80031ca <ST7735_SetCursor+0xb2>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 800312a:	2c01      	cmp	r4, #1
 800312c:	d048      	beq.n	80031c0 <ST7735_SetCursor+0xa8>
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 800312e:	2c02      	cmp	r4, #2
 8003130:	d05c      	beq.n	80031ec <ST7735_SetCursor+0xd4>
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8003132:	f100 0520 	add.w	r5, r0, #32
 8003136:	f10d 0207 	add.w	r2, sp, #7
 800313a:	2300      	movs	r3, #0
 800313c:	212a      	movs	r1, #42	@ 0x2a
 800313e:	4628      	mov	r0, r5
 8003140:	f000 fafe 	bl	8003740 <st7735_write_reg>
 8003144:	4604      	mov	r4, r0
  tmp = (uint8_t)(Xpos >> 8U);
 8003146:	0a3b      	lsrs	r3, r7, #8
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003148:	f10d 0107 	add.w	r1, sp, #7
 800314c:	2201      	movs	r2, #1
 800314e:	4628      	mov	r0, r5
  tmp = (uint8_t)(Xpos >> 8U);
 8003150:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003154:	f000 fafc 	bl	8003750 <st7735_send_data>
 8003158:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800315a:	f10d 0107 	add.w	r1, sp, #7
 800315e:	2201      	movs	r2, #1
 8003160:	4628      	mov	r0, r5
  tmp = (uint8_t)(Xpos & 0xFFU);
 8003162:	f88d 7007 	strb.w	r7, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003166:	f000 faf3 	bl	8003750 <st7735_send_data>
 800316a:	4404      	add	r4, r0
  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 800316c:	f10d 0207 	add.w	r2, sp, #7
 8003170:	2300      	movs	r3, #0
 8003172:	212b      	movs	r1, #43	@ 0x2b
 8003174:	4628      	mov	r0, r5
 8003176:	f000 fae3 	bl	8003740 <st7735_write_reg>
 800317a:	4404      	add	r4, r0
  tmp = (uint8_t)(Ypos >> 8U);
 800317c:	0a33      	lsrs	r3, r6, #8
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800317e:	f10d 0107 	add.w	r1, sp, #7
 8003182:	2201      	movs	r2, #1
 8003184:	4628      	mov	r0, r5
  tmp = (uint8_t)(Ypos >> 8U);
 8003186:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800318a:	f000 fae1 	bl	8003750 <st7735_send_data>
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800318e:	f10d 0107 	add.w	r1, sp, #7
 8003192:	2201      	movs	r2, #1
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003194:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003196:	4628      	mov	r0, r5
  tmp = (uint8_t)(Ypos & 0xFFU);
 8003198:	f88d 6007 	strb.w	r6, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800319c:	f000 fad8 	bl	8003750 <st7735_send_data>
 80031a0:	4601      	mov	r1, r0
  ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 80031a2:	2300      	movs	r3, #0
 80031a4:	f10d 0207 	add.w	r2, sp, #7
 80031a8:	4628      	mov	r0, r5
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80031aa:	440c      	add	r4, r1
  ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 80031ac:	212c      	movs	r1, #44	@ 0x2c
 80031ae:	f000 fac7 	bl	8003740 <st7735_write_reg>
  if(ret != ST7735_OK)
 80031b2:	42c4      	cmn	r4, r0
}
 80031b4:	bf14      	ite	ne
 80031b6:	f04f 30ff 	movne.w	r0, #4294967295
 80031ba:	2000      	moveq	r0, #0
 80031bc:	b003      	add	sp, #12
 80031be:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 80031c0:	7b1b      	ldrb	r3, [r3, #12]
 80031c2:	b963      	cbnz	r3, 80031de <ST7735_SetCursor+0xc6>
				Xpos += 1;
 80031c4:	3701      	adds	r7, #1
				Ypos += 26;
 80031c6:	361a      	adds	r6, #26
 80031c8:	e7b3      	b.n	8003132 <ST7735_SetCursor+0x1a>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 80031ca:	2c01      	cmp	r4, #1
 80031cc:	d009      	beq.n	80031e2 <ST7735_SetCursor+0xca>
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80031ce:	2c02      	cmp	r4, #2
 80031d0:	d1af      	bne.n	8003132 <ST7735_SetCursor+0x1a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80031d2:	7b1b      	ldrb	r3, [r3, #12]
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d1ac      	bne.n	8003132 <ST7735_SetCursor+0x1a>
				Xpos += 2;
 80031d8:	3702      	adds	r7, #2
				Ypos += 1;
 80031da:	3601      	adds	r6, #1
 80031dc:	e7a9      	b.n	8003132 <ST7735_SetCursor+0x1a>
				Ypos += 24;
 80031de:	3618      	adds	r6, #24
 80031e0:	e7a7      	b.n	8003132 <ST7735_SetCursor+0x1a>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 80031e2:	7b1b      	ldrb	r3, [r3, #12]
 80031e4:	b943      	cbnz	r3, 80031f8 <ST7735_SetCursor+0xe0>
				Xpos += 26;
 80031e6:	371a      	adds	r7, #26
				Ypos += 1;
 80031e8:	3601      	adds	r6, #1
 80031ea:	e7a2      	b.n	8003132 <ST7735_SetCursor+0x1a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80031ec:	7b1b      	ldrb	r3, [r3, #12]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d19f      	bne.n	8003132 <ST7735_SetCursor+0x1a>
				Xpos += 1;
 80031f2:	3701      	adds	r7, #1
				Ypos += 2;
 80031f4:	3602      	adds	r6, #2
 80031f6:	e79c      	b.n	8003132 <ST7735_SetCursor+0x1a>
				Xpos += 24;
 80031f8:	3718      	adds	r7, #24
				Ypos += 0;
 80031fa:	e79a      	b.n	8003132 <ST7735_SetCursor+0x1a>
 80031fc:	240007d0 	.word	0x240007d0

08003200 <ST7735_DrawBitmap>:
{
 8003200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  y_pos = ST7735Ctx.Height - Ypos - height;
 8003204:	f8df 90fc 	ldr.w	r9, [pc, #252]	@ 8003304 <ST7735_DrawBitmap+0x104>
{
 8003208:	b085      	sub	sp, #20
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 800320a:	f8d3 4016 	ldr.w	r4, [r3, #22]
{
 800320e:	4682      	mov	sl, r0
 8003210:	460f      	mov	r7, r1
  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 8003212:	9400      	str	r4, [sp, #0]
  y_pos = ST7735Ctx.Height - Ypos - height;
 8003214:	f8d9 5004 	ldr.w	r5, [r9, #4]
  size = (uint32_t)pBmp[2] + ((uint32_t)pBmp[3] << 8) + ((uint32_t)pBmp[4] << 16)  + ((uint32_t)pBmp[5] << 24);
 8003218:	f8d3 8002 	ldr.w	r8, [r3, #2]
  y_pos = ST7735Ctx.Height - Ypos - height;
 800321c:	1aad      	subs	r5, r5, r2
 800321e:	1b2d      	subs	r5, r5, r4
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8003220:	f8d3 400a 	ldr.w	r4, [r3, #10]
  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 8003224:	462a      	mov	r2, r5
  size = size - index;
 8003226:	eba8 0804 	sub.w	r8, r8, r4
  pbmp = pBmp + index;
 800322a:	441c      	add	r4, r3
  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 800322c:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8003230:	f7ff fb92 	bl	8002958 <ST7735_SetDisplayWindow>
 8003234:	2800      	cmp	r0, #0
 8003236:	d15e      	bne.n	80032f6 <ST7735_DrawBitmap+0xf6>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 8003238:	f8df b0cc 	ldr.w	fp, [pc, #204]	@ 8003308 <ST7735_DrawBitmap+0x108>
 800323c:	f8d9 3008 	ldr.w	r3, [r9, #8]
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003240:	f899 200c 	ldrb.w	r2, [r9, #12]
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 8003244:	f81b 3033 	ldrb.w	r3, [fp, r3, lsl #3]
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003248:	2a00      	cmp	r2, #0
 800324a:	d04e      	beq.n	80032ea <ST7735_DrawBitmap+0xea>
    if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 800324c:	f10a 0620 	add.w	r6, sl, #32
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003250:	f88d 300b 	strb.w	r3, [sp, #11]
    if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 8003254:	2136      	movs	r1, #54	@ 0x36
 8003256:	2301      	movs	r3, #1
 8003258:	4630      	mov	r0, r6
 800325a:	f10d 020b 	add.w	r2, sp, #11
 800325e:	f000 fa6f 	bl	8003740 <st7735_write_reg>
 8003262:	2800      	cmp	r0, #0
 8003264:	d147      	bne.n	80032f6 <ST7735_DrawBitmap+0xf6>
    else if(ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK)
 8003266:	462a      	mov	r2, r5
 8003268:	4639      	mov	r1, r7
 800326a:	4650      	mov	r0, sl
 800326c:	f7ff ff54 	bl	8003118 <ST7735_SetCursor>
 8003270:	2800      	cmp	r0, #0
 8003272:	d140      	bne.n	80032f6 <ST7735_DrawBitmap+0xf6>
      }while(counter < size);
 8003274:	f06f 0701 	mvn.w	r7, #1
 8003278:	1b3f      	subs	r7, r7, r4
 800327a:	3402      	adds	r4, #2
 800327c:	e001      	b.n	8003282 <ST7735_DrawBitmap+0x82>
 800327e:	4598      	cmp	r8, r3
 8003280:	d913      	bls.n	80032aa <ST7735_DrawBitmap+0xaa>
        pixel_val[0] = *(pbmp + 1);
 8003282:	f814 5c01 	ldrb.w	r5, [r4, #-1]
      }while(counter < size);
 8003286:	3402      	adds	r4, #2
        pixel_val[1] = *(pbmp);
 8003288:	f814 3c04 	ldrb.w	r3, [r4, #-4]
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 800328c:	2202      	movs	r2, #2
 800328e:	a903      	add	r1, sp, #12
 8003290:	4630      	mov	r0, r6
        pixel_val[0] = *(pbmp + 1);
 8003292:	f88d 500c 	strb.w	r5, [sp, #12]
        pixel_val[1] = *(pbmp);
 8003296:	f88d 300d 	strb.w	r3, [sp, #13]
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 800329a:	f000 fa59 	bl	8003750 <st7735_send_data>
      }while(counter < size);
 800329e:	193b      	adds	r3, r7, r4
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 80032a0:	4605      	mov	r5, r0
 80032a2:	2800      	cmp	r0, #0
 80032a4:	d0eb      	beq.n	800327e <ST7735_DrawBitmap+0x7e>
          ret = ST7735_ERROR;
 80032a6:	f04f 35ff 	mov.w	r5, #4294967295
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80032aa:	f8d9 3008 	ldr.w	r3, [r9, #8]
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80032ae:	f899 200c 	ldrb.w	r2, [r9, #12]
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80032b2:	eb0b 0bc3 	add.w	fp, fp, r3, lsl #3
 80032b6:	f89b 3004 	ldrb.w	r3, [fp, #4]
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80032ba:	b1ca      	cbz	r2, 80032f0 <ST7735_DrawBitmap+0xf0>
      if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 80032bc:	f10d 020b 	add.w	r2, sp, #11
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80032c0:	f88d 300b 	strb.w	r3, [sp, #11]
      if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 80032c4:	4630      	mov	r0, r6
 80032c6:	2301      	movs	r3, #1
 80032c8:	2136      	movs	r1, #54	@ 0x36
 80032ca:	f000 fa39 	bl	8003740 <st7735_write_reg>
 80032ce:	4602      	mov	r2, r0
 80032d0:	b988      	cbnz	r0, 80032f6 <ST7735_DrawBitmap+0xf6>
        if(ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height) != ST7735_OK)
 80032d2:	4650      	mov	r0, sl
 80032d4:	e9d9 3100 	ldrd	r3, r1, [r9]
 80032d8:	9100      	str	r1, [sp, #0]
 80032da:	4611      	mov	r1, r2
 80032dc:	f7ff fb3c 	bl	8002958 <ST7735_SetDisplayWindow>
 80032e0:	b948      	cbnz	r0, 80032f6 <ST7735_DrawBitmap+0xf6>
}
 80032e2:	4628      	mov	r0, r5
 80032e4:	b005      	add	sp, #20
 80032e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80032ea:	f043 0308 	orr.w	r3, r3, #8
 80032ee:	e7ad      	b.n	800324c <ST7735_DrawBitmap+0x4c>
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80032f0:	f043 0308 	orr.w	r3, r3, #8
 80032f4:	e7e2      	b.n	80032bc <ST7735_DrawBitmap+0xbc>
    ret = ST7735_ERROR;
 80032f6:	f04f 35ff 	mov.w	r5, #4294967295
}
 80032fa:	4628      	mov	r0, r5
 80032fc:	b005      	add	sp, #20
 80032fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003302:	bf00      	nop
 8003304:	240007d0 	.word	0x240007d0
 8003308:	0803006c 	.word	0x0803006c

0800330c <ST7735_DrawHLine>:
{
 800330c:	b570      	push	{r4, r5, r6, lr}
  if((Xpos + Length) > ST7735Ctx.Width)
 800330e:	4e1e      	ldr	r6, [pc, #120]	@ (8003388 <ST7735_DrawHLine+0x7c>)
{
 8003310:	461c      	mov	r4, r3
  if((Xpos + Length) > ST7735Ctx.Width)
 8003312:	18cb      	adds	r3, r1, r3
 8003314:	6836      	ldr	r6, [r6, #0]
 8003316:	42b3      	cmp	r3, r6
 8003318:	d832      	bhi.n	8003380 <ST7735_DrawHLine+0x74>
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 800331a:	4605      	mov	r5, r0
 800331c:	f7ff fefc 	bl	8003118 <ST7735_SetCursor>
 8003320:	4602      	mov	r2, r0
 8003322:	bb68      	cbnz	r0, 8003380 <ST7735_DrawHLine+0x74>
    for(i = 0; i < Length; i++)
 8003324:	b1fc      	cbz	r4, 8003366 <ST7735_DrawHLine+0x5a>
      pdata[2U*i] = (uint8_t)(Color >> 8);
 8003326:	9b04      	ldr	r3, [sp, #16]
 8003328:	2c01      	cmp	r4, #1
 800332a:	f3c3 2e07 	ubfx	lr, r3, #8, #8
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 800332e:	b2d8      	uxtb	r0, r3
 8003330:	d024      	beq.n	800337c <ST7735_DrawHLine+0x70>
 8003332:	f36e 0207 	bfi	r2, lr, #0, #8
 8003336:	4915      	ldr	r1, [pc, #84]	@ (800338c <ST7735_DrawHLine+0x80>)
 8003338:	0863      	lsrs	r3, r4, #1
 800333a:	f360 220f 	bfi	r2, r0, #8, #8
 800333e:	468c      	mov	ip, r1
 8003340:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8003344:	f36e 4217 	bfi	r2, lr, #16, #8
 8003348:	f360 621f 	bfi	r2, r0, #24, #8
      pdata[2U*i] = (uint8_t)(Color >> 8);
 800334c:	f84c 2b04 	str.w	r2, [ip], #4
    for(i = 0; i < Length; i++)
 8003350:	459c      	cmp	ip, r3
 8003352:	d1fb      	bne.n	800334c <ST7735_DrawHLine+0x40>
 8003354:	07e3      	lsls	r3, r4, #31
 8003356:	d506      	bpl.n	8003366 <ST7735_DrawHLine+0x5a>
 8003358:	f024 0201 	bic.w	r2, r4, #1
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 800335c:	eb01 0342 	add.w	r3, r1, r2, lsl #1
      pdata[2U*i] = (uint8_t)(Color >> 8);
 8003360:	f801 e012 	strb.w	lr, [r1, r2, lsl #1]
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 8003364:	7058      	strb	r0, [r3, #1]
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 8003366:	0062      	lsls	r2, r4, #1
 8003368:	4908      	ldr	r1, [pc, #32]	@ (800338c <ST7735_DrawHLine+0x80>)
 800336a:	f105 0020 	add.w	r0, r5, #32
 800336e:	f000 f9ef 	bl	8003750 <st7735_send_data>
 8003372:	3800      	subs	r0, #0
 8003374:	bf18      	it	ne
 8003376:	2001      	movne	r0, #1
 8003378:	4240      	negs	r0, r0
}
 800337a:	bd70      	pop	{r4, r5, r6, pc}
 800337c:	4903      	ldr	r1, [pc, #12]	@ (800338c <ST7735_DrawHLine+0x80>)
 800337e:	e7ed      	b.n	800335c <ST7735_DrawHLine+0x50>
    ret = ST7735_ERROR;
 8003380:	f04f 30ff 	mov.w	r0, #4294967295
}
 8003384:	bd70      	pop	{r4, r5, r6, pc}
 8003386:	bf00      	nop
 8003388:	240007d0 	.word	0x240007d0
 800338c:	240002d0 	.word	0x240002d0

08003390 <ST7735_SetPixel>:
{
 8003390:	b570      	push	{r4, r5, r6, lr}
  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 8003392:	4c11      	ldr	r4, [pc, #68]	@ (80033d8 <ST7735_SetPixel+0x48>)
  color |= (uint16_t)((uint16_t)(Color >> 8));
 8003394:	ea4f 2c13 	mov.w	ip, r3, lsr #8
{
 8003398:	b082      	sub	sp, #8
  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 800339a:	6826      	ldr	r6, [r4, #0]
  color |= (uint16_t)((uint16_t)(Color >> 8));
 800339c:	ea4c 2c03 	orr.w	ip, ip, r3, lsl #8
  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 80033a0:	428e      	cmp	r6, r1
  color |= (uint16_t)((uint16_t)(Color >> 8));
 80033a2:	f8ad c006 	strh.w	ip, [sp, #6]
  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 80033a6:	d913      	bls.n	80033d0 <ST7735_SetPixel+0x40>
 80033a8:	6864      	ldr	r4, [r4, #4]
 80033aa:	4294      	cmp	r4, r2
 80033ac:	d910      	bls.n	80033d0 <ST7735_SetPixel+0x40>
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 80033ae:	4605      	mov	r5, r0
 80033b0:	f7ff feb2 	bl	8003118 <ST7735_SetCursor>
 80033b4:	b960      	cbnz	r0, 80033d0 <ST7735_SetPixel+0x40>
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 80033b6:	2202      	movs	r2, #2
 80033b8:	f10d 0106 	add.w	r1, sp, #6
 80033bc:	f105 0020 	add.w	r0, r5, #32
 80033c0:	f000 f9c6 	bl	8003750 <st7735_send_data>
 80033c4:	3800      	subs	r0, #0
 80033c6:	bf18      	it	ne
 80033c8:	2001      	movne	r0, #1
 80033ca:	4240      	negs	r0, r0
}
 80033cc:	b002      	add	sp, #8
 80033ce:	bd70      	pop	{r4, r5, r6, pc}
    ret = ST7735_ERROR;
 80033d0:	f04f 30ff 	mov.w	r0, #4294967295
 80033d4:	e7fa      	b.n	80033cc <ST7735_SetPixel+0x3c>
 80033d6:	bf00      	nop
 80033d8:	240007d0 	.word	0x240007d0

080033dc <ST7735_ReadID>:
{
 80033dc:	b530      	push	{r4, r5, lr}
  if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK)
 80033de:	f100 0420 	add.w	r4, r0, #32
{
 80033e2:	b083      	sub	sp, #12
 80033e4:	460d      	mov	r5, r1
  if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK)
 80033e6:	21da      	movs	r1, #218	@ 0xda
 80033e8:	aa01      	add	r2, sp, #4
 80033ea:	4620      	mov	r0, r4
 80033ec:	f000 f9a4 	bl	8003738 <st7735_read_reg>
 80033f0:	b9d0      	cbnz	r0, 8003428 <ST7735_ReadID+0x4c>
  else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2, &tmp[1]) != ST7735_OK)
 80033f2:	f10d 0205 	add.w	r2, sp, #5
 80033f6:	21db      	movs	r1, #219	@ 0xdb
 80033f8:	4620      	mov	r0, r4
 80033fa:	f000 f99d 	bl	8003738 <st7735_read_reg>
 80033fe:	b998      	cbnz	r0, 8003428 <ST7735_ReadID+0x4c>
	else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3, &tmp[2]) != ST7735_OK)
 8003400:	f10d 0206 	add.w	r2, sp, #6
 8003404:	21dc      	movs	r1, #220	@ 0xdc
 8003406:	4620      	mov	r0, r4
 8003408:	f000 f996 	bl	8003738 <st7735_read_reg>
 800340c:	b960      	cbnz	r0, 8003428 <ST7735_ReadID+0x4c>
    *Id = ((uint32_t)tmp[2])<<0| ((uint32_t)tmp[1])<<8 | ((uint32_t)tmp[0])<<16;
 800340e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003412:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8003416:	041b      	lsls	r3, r3, #16
 8003418:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800341c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003420:	4313      	orrs	r3, r2
 8003422:	602b      	str	r3, [r5, #0]
}
 8003424:	b003      	add	sp, #12
 8003426:	bd30      	pop	{r4, r5, pc}
    ret = ST7735_ERROR;
 8003428:	f04f 30ff 	mov.w	r0, #4294967295
 800342c:	e7fa      	b.n	8003424 <ST7735_ReadID+0x48>
 800342e:	bf00      	nop

08003430 <ST7735_GetPixel>:
{
 8003430:	b570      	push	{r4, r5, r6, lr}
 8003432:	4605      	mov	r5, r0
 8003434:	b082      	sub	sp, #8
 8003436:	461e      	mov	r6, r3
  ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 8003438:	f7ff fe6e 	bl	8003118 <ST7735_SetCursor>
  ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp);   /* RAM read data command */
 800343c:	3520      	adds	r5, #32
  ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 800343e:	4604      	mov	r4, r0
  ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp);   /* RAM read data command */
 8003440:	f10d 0207 	add.w	r2, sp, #7
 8003444:	212e      	movs	r1, #46	@ 0x2e
 8003446:	4628      	mov	r0, r5
 8003448:	f000 f976 	bl	8003738 <st7735_read_reg>
 800344c:	4404      	add	r4, r0
  ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 800344e:	f10d 0107 	add.w	r1, sp, #7
 8003452:	2201      	movs	r2, #1
 8003454:	4628      	mov	r0, r5
 8003456:	f000 f97f 	bl	8003758 <st7735_recv_data>
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 800345a:	f10d 0105 	add.w	r1, sp, #5
 800345e:	2201      	movs	r2, #1
  ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 8003460:	4404      	add	r4, r0
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 8003462:	4628      	mov	r0, r5
 8003464:	f000 f978 	bl	8003758 <st7735_recv_data>
 8003468:	4603      	mov	r3, r0
  ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 800346a:	2201      	movs	r2, #1
 800346c:	4628      	mov	r0, r5
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 800346e:	441c      	add	r4, r3
  ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 8003470:	f10d 0106 	add.w	r1, sp, #6
 8003474:	f000 f970 	bl	8003758 <st7735_recv_data>
  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 8003478:	f89d 2006 	ldrb.w	r2, [sp, #6]
  if(ret != ST7735_OK)
 800347c:	42c4      	cmn	r4, r0
  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 800347e:	f89d 3005 	ldrb.w	r3, [sp, #5]
}
 8003482:	bf18      	it	ne
 8003484:	f04f 30ff 	movne.w	r0, #4294967295
  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 8003488:	eb03 2302 	add.w	r3, r3, r2, lsl #8
}
 800348c:	bf08      	it	eq
 800348e:	2000      	moveq	r0, #0
  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 8003490:	6033      	str	r3, [r6, #0]
}
 8003492:	b002      	add	sp, #8
 8003494:	bd70      	pop	{r4, r5, r6, pc}
 8003496:	bf00      	nop

08003498 <ST7735_FillRGBRect>:
{
 8003498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800349c:	b085      	sub	sp, #20
 800349e:	468b      	mov	fp, r1
 80034a0:	4614      	mov	r4, r2
  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 80034a2:	4a3d      	ldr	r2, [pc, #244]	@ (8003598 <ST7735_FillRGBRect+0x100>)
{
 80034a4:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 80034a6:	4601      	mov	r1, r0
  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 80034a8:	6810      	ldr	r0, [r2, #0]
{
 80034aa:	461d      	mov	r5, r3
  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 80034ac:	eb0b 0706 	add.w	r7, fp, r6
{
 80034b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 80034b2:	4287      	cmp	r7, r0
 80034b4:	d86c      	bhi.n	8003590 <ST7735_FillRGBRect+0xf8>
 80034b6:	6852      	ldr	r2, [r2, #4]
 80034b8:	eb04 0903 	add.w	r9, r4, r3
 80034bc:	4591      	cmp	r9, r2
 80034be:	d867      	bhi.n	8003590 <ST7735_FillRGBRect+0xf8>
    for(j = 0; j < Height; j++)
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d060      	beq.n	8003586 <ST7735_FillRGBRect+0xee>
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 80034c4:	0073      	lsls	r3, r6, #1
 80034c6:	4f35      	ldr	r7, [pc, #212]	@ (800359c <ST7735_FillRGBRect+0x104>)
  int32_t ret = ST7735_OK;
 80034c8:	f04f 0a00 	mov.w	sl, #0
 80034cc:	9100      	str	r1, [sp, #0]
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 80034ce:	9301      	str	r3, [sp, #4]
 80034d0:	1e73      	subs	r3, r6, #1
 80034d2:	f107 0801 	add.w	r8, r7, #1
 80034d6:	9303      	str	r3, [sp, #12]
 80034d8:	f101 0320 	add.w	r3, r1, #32
 80034dc:	9302      	str	r3, [sp, #8]
 80034de:	e004      	b.n	80034ea <ST7735_FillRGBRect+0x52>
    for(j = 0; j < Height; j++)
 80034e0:	3401      	adds	r4, #1
        ret = ST7735_ERROR;
 80034e2:	f04f 3aff 	mov.w	sl, #4294967295
    for(j = 0; j < Height; j++)
 80034e6:	45a1      	cmp	r9, r4
 80034e8:	d02a      	beq.n	8003540 <ST7735_FillRGBRect+0xa8>
      if(ST7735_SetCursor(pObj, Xpos, Ypos+j) != ST7735_OK)
 80034ea:	4622      	mov	r2, r4
 80034ec:	4659      	mov	r1, fp
 80034ee:	9800      	ldr	r0, [sp, #0]
 80034f0:	f7ff fe12 	bl	8003118 <ST7735_SetCursor>
 80034f4:	2800      	cmp	r0, #0
 80034f6:	d1f3      	bne.n	80034e0 <ST7735_FillRGBRect+0x48>
        for(i = 0; i < Width; i++)
 80034f8:	b1b6      	cbz	r6, 8003528 <ST7735_FillRGBRect+0x90>
 80034fa:	9b03      	ldr	r3, [sp, #12]
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d940      	bls.n	8003582 <ST7735_FillRGBRect+0xea>
 8003500:	1cea      	adds	r2, r5, #3
 8003502:	4639      	mov	r1, r7
 8003504:	1bd2      	subs	r2, r2, r7
 8003506:	2a06      	cmp	r2, #6
 8003508:	d81e      	bhi.n	8003548 <ST7735_FillRGBRect+0xb0>
 800350a:	f105 0c01 	add.w	ip, r5, #1
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 800350e:	f815 3010 	ldrb.w	r3, [r5, r0, lsl #1]
 8003512:	f801 3010 	strb.w	r3, [r1, r0, lsl #1]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 8003516:	f81c 3010 	ldrb.w	r3, [ip, r0, lsl #1]
 800351a:	f808 3010 	strb.w	r3, [r8, r0, lsl #1]
        for(i = 0; i < Width; i++)
 800351e:	3001      	adds	r0, #1
 8003520:	4286      	cmp	r6, r0
 8003522:	d1f4      	bne.n	800350e <ST7735_FillRGBRect+0x76>
 8003524:	9b01      	ldr	r3, [sp, #4]
 8003526:	441d      	add	r5, r3
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 8003528:	9a01      	ldr	r2, [sp, #4]
 800352a:	4639      	mov	r1, r7
 800352c:	9802      	ldr	r0, [sp, #8]
    for(j = 0; j < Height; j++)
 800352e:	3401      	adds	r4, #1
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 8003530:	f000 f90e 	bl	8003750 <st7735_send_data>
          ret = ST7735_ERROR;
 8003534:	2800      	cmp	r0, #0
 8003536:	bf18      	it	ne
 8003538:	f04f 3aff 	movne.w	sl, #4294967295
    for(j = 0; j < Height; j++)
 800353c:	45a1      	cmp	r9, r4
 800353e:	d1d4      	bne.n	80034ea <ST7735_FillRGBRect+0x52>
}
 8003540:	4650      	mov	r0, sl
 8003542:	b005      	add	sp, #20
 8003544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003548:	ea4f 0c56 	mov.w	ip, r6, lsr #1
 800354c:	462a      	mov	r2, r5
        for(i = 0; i < Width; i++)
 800354e:	4913      	ldr	r1, [pc, #76]	@ (800359c <ST7735_FillRGBRect+0x104>)
 8003550:	eb05 0c8c 	add.w	ip, r5, ip, lsl #2
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 8003554:	f852 3b04 	ldr.w	r3, [r2], #4
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 8003558:	4594      	cmp	ip, r2
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 800355a:	f841 3b04 	str.w	r3, [r1], #4
        for(i = 0; i < Width; i++)
 800355e:	d1f9      	bne.n	8003554 <ST7735_FillRGBRect+0xbc>
 8003560:	f026 0101 	bic.w	r1, r6, #1
 8003564:	07f3      	lsls	r3, r6, #31
 8003566:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800356a:	eb05 0c41 	add.w	ip, r5, r1, lsl #1
 800356e:	d5d9      	bpl.n	8003524 <ST7735_FillRGBRect+0x8c>
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 8003570:	f815 0011 	ldrb.w	r0, [r5, r1, lsl #1]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 8003574:	443a      	add	r2, r7
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 8003576:	f807 0011 	strb.w	r0, [r7, r1, lsl #1]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 800357a:	f89c 1001 	ldrb.w	r1, [ip, #1]
 800357e:	7051      	strb	r1, [r2, #1]
        for(i = 0; i < Width; i++)
 8003580:	e7d0      	b.n	8003524 <ST7735_FillRGBRect+0x8c>
 8003582:	4906      	ldr	r1, [pc, #24]	@ (800359c <ST7735_FillRGBRect+0x104>)
 8003584:	e7c1      	b.n	800350a <ST7735_FillRGBRect+0x72>
  int32_t ret = ST7735_OK;
 8003586:	469a      	mov	sl, r3
}
 8003588:	4650      	mov	r0, sl
 800358a:	b005      	add	sp, #20
 800358c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ret = ST7735_ERROR;
 8003590:	f04f 3aff 	mov.w	sl, #4294967295
 8003594:	e7d4      	b.n	8003540 <ST7735_FillRGBRect+0xa8>
 8003596:	bf00      	nop
 8003598:	240007d0 	.word	0x240007d0
 800359c:	24000550 	.word	0x24000550

080035a0 <ST7735_DrawVLine>:
{
 80035a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035a4:	4614      	mov	r4, r2
  if((Ypos + Length) > ST7735Ctx.Height)
 80035a6:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8003614 <ST7735_DrawVLine+0x74>
{
 80035aa:	460d      	mov	r5, r1
 80035ac:	b082      	sub	sp, #8
  if((Ypos + Length) > ST7735Ctx.Height)
 80035ae:	eb04 0803 	add.w	r8, r4, r3
 80035b2:	f8da 1004 	ldr.w	r1, [sl, #4]
{
 80035b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
  if((Ypos + Length) > ST7735Ctx.Height)
 80035b8:	4588      	cmp	r8, r1
 80035ba:	d826      	bhi.n	800360a <ST7735_DrawVLine+0x6a>
    for(counter = 0; counter < Length; counter++)
 80035bc:	b30b      	cbz	r3, 8003602 <ST7735_DrawVLine+0x62>
  color |= (uint16_t)((uint16_t)(Color >> 8));
 80035be:	0a16      	lsrs	r6, r2, #8
 80035c0:	4607      	mov	r7, r0
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 80035c2:	f100 0920 	add.w	r9, r0, #32
  color |= (uint16_t)((uint16_t)(Color >> 8));
 80035c6:	ea46 2602 	orr.w	r6, r6, r2, lsl #8
 80035ca:	b2b6      	uxth	r6, r6
  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 80035cc:	f8da 3000 	ldr.w	r3, [sl]
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 80035d0:	4622      	mov	r2, r4
 80035d2:	4629      	mov	r1, r5
 80035d4:	4638      	mov	r0, r7
  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 80035d6:	429d      	cmp	r5, r3
  color |= (uint16_t)((uint16_t)(Color >> 8));
 80035d8:	f8ad 6006 	strh.w	r6, [sp, #6]
  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 80035dc:	d215      	bcs.n	800360a <ST7735_DrawVLine+0x6a>
 80035de:	f8da 3004 	ldr.w	r3, [sl, #4]
 80035e2:	42a3      	cmp	r3, r4
 80035e4:	d911      	bls.n	800360a <ST7735_DrawVLine+0x6a>
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 80035e6:	f7ff fd97 	bl	8003118 <ST7735_SetCursor>
 80035ea:	4603      	mov	r3, r0
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 80035ec:	2202      	movs	r2, #2
 80035ee:	f10d 0106 	add.w	r1, sp, #6
 80035f2:	4648      	mov	r0, r9
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 80035f4:	b94b      	cbnz	r3, 800360a <ST7735_DrawVLine+0x6a>
    for(counter = 0; counter < Length; counter++)
 80035f6:	3401      	adds	r4, #1
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 80035f8:	f000 f8aa 	bl	8003750 <st7735_send_data>
 80035fc:	b928      	cbnz	r0, 800360a <ST7735_DrawVLine+0x6a>
    for(counter = 0; counter < Length; counter++)
 80035fe:	45a0      	cmp	r8, r4
 8003600:	d1e4      	bne.n	80035cc <ST7735_DrawVLine+0x2c>
  int32_t ret = ST7735_OK;
 8003602:	2000      	movs	r0, #0
}
 8003604:	b002      	add	sp, #8
 8003606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    ret = ST7735_ERROR;
 800360a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800360e:	b002      	add	sp, #8
 8003610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003614:	240007d0 	.word	0x240007d0

08003618 <ST7735_FillRect>:
{
 8003618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800361c:	b087      	sub	sp, #28
 800361e:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	@ 0x40
  for(i = 0; i < Height; i++)
 8003622:	2c00      	cmp	r4, #0
 8003624:	d04d      	beq.n	80036c2 <ST7735_FillRect+0xaa>
 8003626:	469b      	mov	fp, r3
 8003628:	1913      	adds	r3, r2, r4
 800362a:	4c2a      	ldr	r4, [pc, #168]	@ (80036d4 <ST7735_FillRect+0xbc>)
      pdata[2U*i] = (uint8_t)(Color >> 8);
 800362c:	f3c5 2607 	ubfx	r6, r5, #8, #8
 8003630:	9303      	str	r3, [sp, #12]
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 8003632:	ea4f 034b 	mov.w	r3, fp, lsl #1
 8003636:	ea4f 075b 	mov.w	r7, fp, lsr #1
 800363a:	4682      	mov	sl, r0
 800363c:	9302      	str	r3, [sp, #8]
  if((Xpos + Length) > ST7735Ctx.Width)
 800363e:	eb01 030b 	add.w	r3, r1, fp
 8003642:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 8003646:	4690      	mov	r8, r2
 8003648:	9300      	str	r3, [sp, #0]
 800364a:	f02b 0301 	bic.w	r3, fp, #1
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 800364e:	b2ed      	uxtb	r5, r5
 8003650:	f8df 9084 	ldr.w	r9, [pc, #132]	@ 80036d8 <ST7735_FillRect+0xc0>
 8003654:	9305      	str	r3, [sp, #20]
 8003656:	f00b 0301 	and.w	r3, fp, #1
 800365a:	9101      	str	r1, [sp, #4]
 800365c:	9304      	str	r3, [sp, #16]
 800365e:	465b      	mov	r3, fp
 8003660:	46bb      	mov	fp, r7
 8003662:	461f      	mov	r7, r3
  if((Xpos + Length) > ST7735Ctx.Width)
 8003664:	f8d9 2000 	ldr.w	r2, [r9]
 8003668:	9b00      	ldr	r3, [sp, #0]
 800366a:	4293      	cmp	r3, r2
 800366c:	d82d      	bhi.n	80036ca <ST7735_FillRect+0xb2>
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 800366e:	4642      	mov	r2, r8
 8003670:	9901      	ldr	r1, [sp, #4]
 8003672:	4650      	mov	r0, sl
 8003674:	f7ff fd50 	bl	8003118 <ST7735_SetCursor>
 8003678:	bb38      	cbnz	r0, 80036ca <ST7735_FillRect+0xb2>
    for(i = 0; i < Length; i++)
 800367a:	b1b7      	cbz	r7, 80036aa <ST7735_FillRect+0x92>
 800367c:	2f01      	cmp	r7, #1
 800367e:	d00f      	beq.n	80036a0 <ST7735_FillRect+0x88>
 8003680:	f366 0007 	bfi	r0, r6, #0, #8
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 8003684:	4a13      	ldr	r2, [pc, #76]	@ (80036d4 <ST7735_FillRect+0xbc>)
 8003686:	f365 200f 	bfi	r0, r5, #8, #8
 800368a:	f366 4017 	bfi	r0, r6, #16, #8
 800368e:	f365 601f 	bfi	r0, r5, #24, #8
      pdata[2U*i] = (uint8_t)(Color >> 8);
 8003692:	f842 0b04 	str.w	r0, [r2], #4
    for(i = 0; i < Length; i++)
 8003696:	455a      	cmp	r2, fp
 8003698:	d1fb      	bne.n	8003692 <ST7735_FillRect+0x7a>
 800369a:	9b04      	ldr	r3, [sp, #16]
 800369c:	b12b      	cbz	r3, 80036aa <ST7735_FillRect+0x92>
 800369e:	9805      	ldr	r0, [sp, #20]
      pdata[2U*i] = (uint8_t)(Color >> 8);
 80036a0:	f804 6010 	strb.w	r6, [r4, r0, lsl #1]
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 80036a4:	eb04 0040 	add.w	r0, r4, r0, lsl #1
 80036a8:	7045      	strb	r5, [r0, #1]
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 80036aa:	9a02      	ldr	r2, [sp, #8]
 80036ac:	4621      	mov	r1, r4
 80036ae:	f10a 0020 	add.w	r0, sl, #32
 80036b2:	f000 f84d 	bl	8003750 <st7735_send_data>
 80036b6:	b940      	cbnz	r0, 80036ca <ST7735_FillRect+0xb2>
    y_pos++;
 80036b8:	f108 0801 	add.w	r8, r8, #1
  for(i = 0; i < Height; i++)
 80036bc:	9b03      	ldr	r3, [sp, #12]
 80036be:	4598      	cmp	r8, r3
 80036c0:	d1d0      	bne.n	8003664 <ST7735_FillRect+0x4c>
  int32_t ret = ST7735_OK;
 80036c2:	2000      	movs	r0, #0
}
 80036c4:	b007      	add	sp, #28
 80036c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      ret = ST7735_ERROR;
 80036ca:	f04f 30ff 	mov.w	r0, #4294967295
}
 80036ce:	b007      	add	sp, #28
 80036d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036d4:	240002d0 	.word	0x240002d0
 80036d8:	240007d0 	.word	0x240007d0

080036dc <ST7735_RegisterBusIO>:
  if(pObj == NULL)
 80036dc:	b300      	cbz	r0, 8003720 <ST7735_RegisterBusIO+0x44>
    pObj->IO.Address   = pIO->Address;
 80036de:	890a      	ldrh	r2, [r1, #8]
{
 80036e0:	b4f0      	push	{r4, r5, r6, r7}
    pObj->IO.DeInit    = pIO->DeInit;
 80036e2:	e9d1 3400 	ldrd	r3, r4, [r1]
    pObj->IO.Address   = pIO->Address;
 80036e6:	8102      	strh	r2, [r0, #8]
    pObj->IO.DeInit    = pIO->DeInit;
 80036e8:	e9c0 3400 	strd	r3, r4, [r0]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80036ec:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
 80036f0:	69ca      	ldr	r2, [r1, #28]
 80036f2:	e9d1 7603 	ldrd	r7, r6, [r1, #12]
 80036f6:	e9c0 5206 	strd	r5, r2, [r0, #24]
    pObj->Ctx.WriteReg  = ST7735_WriteRegWrap;
 80036fa:	4a0b      	ldr	r2, [pc, #44]	@ (8003728 <ST7735_RegisterBusIO+0x4c>)
    pObj->Ctx.SendData  = ST7735_SendDataWrap;
 80036fc:	490b      	ldr	r1, [pc, #44]	@ (800372c <ST7735_RegisterBusIO+0x50>)
    pObj->IO.WriteReg  = pIO->WriteReg;
 80036fe:	6144      	str	r4, [r0, #20]
    pObj->Ctx.WriteReg  = ST7735_WriteRegWrap;
 8003700:	6202      	str	r2, [r0, #32]
    pObj->Ctx.ReadReg   = ST7735_ReadRegWrap;
 8003702:	4c0b      	ldr	r4, [pc, #44]	@ (8003730 <ST7735_RegisterBusIO+0x54>)
    pObj->Ctx.RecvData  = ST7735_RecvDataWrap;
 8003704:	4a0b      	ldr	r2, [pc, #44]	@ (8003734 <ST7735_RegisterBusIO+0x58>)
    pObj->Ctx.ReadReg   = ST7735_ReadRegWrap;
 8003706:	6244      	str	r4, [r0, #36]	@ 0x24
    pObj->Ctx.handle    = pObj;
 8003708:	6300      	str	r0, [r0, #48]	@ 0x30
    pObj->IO.WriteReg  = pIO->WriteReg;
 800370a:	e9c0 7603 	strd	r7, r6, [r0, #12]
    pObj->Ctx.RecvData  = ST7735_RecvDataWrap;
 800370e:	e9c0 120a 	strd	r1, r2, [r0, #40]	@ 0x28
    if(pObj->IO.Init != NULL)
 8003712:	b10b      	cbz	r3, 8003718 <ST7735_RegisterBusIO+0x3c>
}
 8003714:	bcf0      	pop	{r4, r5, r6, r7}
      ret = pObj->IO.Init();
 8003716:	4718      	bx	r3
}
 8003718:	f04f 30ff 	mov.w	r0, #4294967295
 800371c:	bcf0      	pop	{r4, r5, r6, r7}
 800371e:	4770      	bx	lr
 8003720:	f04f 30ff 	mov.w	r0, #4294967295
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	080027ed 	.word	0x080027ed
 800372c:	08002801 	.word	0x08002801
 8003730:	080027e5 	.word	0x080027e5
 8003734:	08002809 	.word	0x08002809

08003738 <st7735_read_reg>:
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
  return ctx->ReadReg(ctx->handle, reg, pdata);
 8003738:	6843      	ldr	r3, [r0, #4]
 800373a:	6900      	ldr	r0, [r0, #16]
 800373c:	4718      	bx	r3
 800373e:	bf00      	nop

08003740 <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 8003740:	b410      	push	{r4}
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8003742:	6804      	ldr	r4, [r0, #0]
 8003744:	6900      	ldr	r0, [r0, #16]
 8003746:	46a4      	mov	ip, r4
}
 8003748:	f85d 4b04 	ldr.w	r4, [sp], #4
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 800374c:	4760      	bx	ip
 800374e:	bf00      	nop

08003750 <st7735_send_data>:
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
  return ctx->SendData(ctx->handle, pdata, length);
 8003750:	6883      	ldr	r3, [r0, #8]
 8003752:	6900      	ldr	r0, [r0, #16]
 8003754:	4718      	bx	r3
 8003756:	bf00      	nop

08003758 <st7735_recv_data>:
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
  return ctx->RecvData(ctx->handle, pdata, length);
 8003758:	e9d0 3003 	ldrd	r3, r0, [r0, #12]
 800375c:	4718      	bx	r3
 800375e:	bf00      	nop

08003760 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003760:	4b0f      	ldr	r3, [pc, #60]	@ (80037a0 <HAL_InitTick+0x40>)
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	b90b      	cbnz	r3, 800376a <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8003766:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003768:	4770      	bx	lr
{
 800376a:	b510      	push	{r4, lr}
 800376c:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800376e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003772:	4a0c      	ldr	r2, [pc, #48]	@ (80037a4 <HAL_InitTick+0x44>)
 8003774:	fbb0 f3f3 	udiv	r3, r0, r3
 8003778:	6810      	ldr	r0, [r2, #0]
 800377a:	fbb0 f0f3 	udiv	r0, r0, r3
 800377e:	f000 f8d3 	bl	8003928 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003782:	2c0f      	cmp	r4, #15
 8003784:	d800      	bhi.n	8003788 <HAL_InitTick+0x28>
 8003786:	b108      	cbz	r0, 800378c <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8003788:	2001      	movs	r0, #1
}
 800378a:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800378c:	2200      	movs	r2, #0
 800378e:	4621      	mov	r1, r4
 8003790:	f04f 30ff 	mov.w	r0, #4294967295
 8003794:	f000 f87e 	bl	8003894 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003798:	4b03      	ldr	r3, [pc, #12]	@ (80037a8 <HAL_InitTick+0x48>)
 800379a:	2000      	movs	r0, #0
 800379c:	601c      	str	r4, [r3, #0]
}
 800379e:	bd10      	pop	{r4, pc}
 80037a0:	24000074 	.word	0x24000074
 80037a4:	24000080 	.word	0x24000080
 80037a8:	24000078 	.word	0x24000078

080037ac <HAL_Init>:
{
 80037ac:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037ae:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80037b0:	4c12      	ldr	r4, [pc, #72]	@ (80037fc <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037b2:	f000 f85d 	bl	8003870 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80037b6:	f003 fba5 	bl	8006f04 <HAL_RCC_GetSysClockFreq>
 80037ba:	4b11      	ldr	r3, [pc, #68]	@ (8003800 <HAL_Init+0x54>)
 80037bc:	4911      	ldr	r1, [pc, #68]	@ (8003804 <HAL_Init+0x58>)
 80037be:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80037c0:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80037c2:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80037c6:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80037ca:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80037cc:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80037ce:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 80037d2:	490d      	ldr	r1, [pc, #52]	@ (8003808 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80037d4:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80037d8:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80037da:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 80037de:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80037e0:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80037e2:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80037e4:	f7ff ffbc 	bl	8003760 <HAL_InitTick>
 80037e8:	b110      	cbz	r0, 80037f0 <HAL_Init+0x44>
    return HAL_ERROR;
 80037ea:	2401      	movs	r4, #1
}
 80037ec:	4620      	mov	r0, r4
 80037ee:	bd10      	pop	{r4, pc}
 80037f0:	4604      	mov	r4, r0
  HAL_MspInit();
 80037f2:	f007 fc5f 	bl	800b0b4 <HAL_MspInit>
}
 80037f6:	4620      	mov	r0, r4
 80037f8:	bd10      	pop	{r4, pc}
 80037fa:	bf00      	nop
 80037fc:	2400007c 	.word	0x2400007c
 8003800:	58024400 	.word	0x58024400
 8003804:	080300c8 	.word	0x080300c8
 8003808:	24000080 	.word	0x24000080

0800380c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800380c:	4a03      	ldr	r2, [pc, #12]	@ (800381c <HAL_IncTick+0x10>)
 800380e:	4b04      	ldr	r3, [pc, #16]	@ (8003820 <HAL_IncTick+0x14>)
 8003810:	6811      	ldr	r1, [r2, #0]
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	440b      	add	r3, r1
 8003816:	6013      	str	r3, [r2, #0]
}
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	240007e0 	.word	0x240007e0
 8003820:	24000074 	.word	0x24000074

08003824 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003824:	4b01      	ldr	r3, [pc, #4]	@ (800382c <HAL_GetTick+0x8>)
 8003826:	6818      	ldr	r0, [r3, #0]
}
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	240007e0 	.word	0x240007e0

08003830 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003830:	b538      	push	{r3, r4, r5, lr}
 8003832:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003834:	f7ff fff6 	bl	8003824 <HAL_GetTick>
 8003838:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800383a:	1c63      	adds	r3, r4, #1
 800383c:	d002      	beq.n	8003844 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800383e:	4b04      	ldr	r3, [pc, #16]	@ (8003850 <HAL_Delay+0x20>)
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003844:	f7ff ffee 	bl	8003824 <HAL_GetTick>
 8003848:	1b40      	subs	r0, r0, r5
 800384a:	42a0      	cmp	r0, r4
 800384c:	d3fa      	bcc.n	8003844 <HAL_Delay+0x14>
  {
  }
}
 800384e:	bd38      	pop	{r3, r4, r5, pc}
 8003850:	24000074 	.word	0x24000074

08003854 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8003854:	4b01      	ldr	r3, [pc, #4]	@ (800385c <HAL_GetREVID+0x8>)
 8003856:	6818      	ldr	r0, [r3, #0]
}
 8003858:	0c00      	lsrs	r0, r0, #16
 800385a:	4770      	bx	lr
 800385c:	5c001000 	.word	0x5c001000

08003860 <HAL_GetDEVID>:
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8003860:	4b02      	ldr	r3, [pc, #8]	@ (800386c <HAL_GetDEVID+0xc>)
 8003862:	6818      	ldr	r0, [r3, #0]
}
 8003864:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	5c001000 	.word	0x5c001000

08003870 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003870:	4906      	ldr	r1, [pc, #24]	@ (800388c <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003872:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003876:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8003878:	4b05      	ldr	r3, [pc, #20]	@ (8003890 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800387a:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800387c:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003880:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003884:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8003886:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8003888:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800388a:	4770      	bx	lr
 800388c:	e000ed00 	.word	0xe000ed00
 8003890:	05fa0000 	.word	0x05fa0000

08003894 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003894:	4b1a      	ldr	r3, [pc, #104]	@ (8003900 <HAL_NVIC_SetPriority+0x6c>)
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800389c:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800389e:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038a2:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038a6:	f1be 0f04 	cmp.w	lr, #4
 80038aa:	bf28      	it	cs
 80038ac:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038b0:	f1bc 0f06 	cmp.w	ip, #6
 80038b4:	d91a      	bls.n	80038ec <HAL_NVIC_SetPriority+0x58>
 80038b6:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038ba:	f04f 33ff 	mov.w	r3, #4294967295
 80038be:	fa03 f30c 	lsl.w	r3, r3, ip
 80038c2:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038c6:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 80038ca:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038cc:	fa03 f30e 	lsl.w	r3, r3, lr
 80038d0:	ea21 0303 	bic.w	r3, r1, r3
 80038d4:	fa03 f30c 	lsl.w	r3, r3, ip
 80038d8:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038dc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80038e0:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80038e2:	db06      	blt.n	80038f2 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038e4:	4a07      	ldr	r2, [pc, #28]	@ (8003904 <HAL_NVIC_SetPriority+0x70>)
 80038e6:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80038e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80038ec:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038ee:	4694      	mov	ip, r2
 80038f0:	e7e9      	b.n	80038c6 <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038f2:	f000 000f 	and.w	r0, r0, #15
 80038f6:	4a04      	ldr	r2, [pc, #16]	@ (8003908 <HAL_NVIC_SetPriority+0x74>)
 80038f8:	5413      	strb	r3, [r2, r0]
 80038fa:	f85d fb04 	ldr.w	pc, [sp], #4
 80038fe:	bf00      	nop
 8003900:	e000ed00 	.word	0xe000ed00
 8003904:	e000e400 	.word	0xe000e400
 8003908:	e000ed14 	.word	0xe000ed14

0800390c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800390c:	2800      	cmp	r0, #0
 800390e:	db07      	blt.n	8003920 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003910:	2301      	movs	r3, #1
 8003912:	f000 011f 	and.w	r1, r0, #31
 8003916:	4a03      	ldr	r2, [pc, #12]	@ (8003924 <HAL_NVIC_EnableIRQ+0x18>)
 8003918:	0940      	lsrs	r0, r0, #5
 800391a:	408b      	lsls	r3, r1
 800391c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	e000e100 	.word	0xe000e100

08003928 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003928:	1e43      	subs	r3, r0, #1
 800392a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800392e:	d301      	bcc.n	8003934 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003930:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003932:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003934:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003938:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800393a:	4905      	ldr	r1, [pc, #20]	@ (8003950 <HAL_SYSTICK_Config+0x28>)
 800393c:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003940:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003942:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003944:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003948:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800394a:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	e000ed00 	.word	0xe000ed00

08003954 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003954:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003958:	4b04      	ldr	r3, [pc, #16]	@ (800396c <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800395a:	2100      	movs	r1, #0
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800395c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800395e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003962:	625a      	str	r2, [r3, #36]	@ 0x24
  MPU->CTRL = 0;
 8003964:	f8c3 1094 	str.w	r1, [r3, #148]	@ 0x94
}
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	e000ed00 	.word	0xe000ed00

08003970 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003970:	4b06      	ldr	r3, [pc, #24]	@ (800398c <HAL_MPU_Enable+0x1c>)
 8003972:	f040 0001 	orr.w	r0, r0, #1
 8003976:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800397a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800397c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003980:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003982:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003986:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800398a:	4770      	bx	lr
 800398c:	e000ed00 	.word	0xe000ed00

08003990 <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003990:	4a17      	ldr	r2, [pc, #92]	@ (80039f0 <HAL_MPU_ConfigRegion+0x60>)
 8003992:	7843      	ldrb	r3, [r0, #1]
 8003994:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  if ((MPU_Init->Enable) != 0UL)
 8003998:	7801      	ldrb	r1, [r0, #0]
 800399a:	b321      	cbz	r1, 80039e6 <HAL_MPU_ConfigRegion+0x56>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 800399c:	6843      	ldr	r3, [r0, #4]
{
 800399e:	b500      	push	{lr}
    MPU->RBAR = MPU_Init->BaseAddress;
 80039a0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80039a4:	7ac3      	ldrb	r3, [r0, #11]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80039a6:	f890 c00c 	ldrb.w	ip, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80039aa:	061b      	lsls	r3, r3, #24
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80039ac:	f890 e00f 	ldrb.w	lr, [r0, #15]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80039b0:	ea43 730c 	orr.w	r3, r3, ip, lsl #28
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80039b4:	f890 c00a 	ldrb.w	ip, [r0, #10]
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80039b8:	430b      	orrs	r3, r1
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80039ba:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80039bc:	ea43 43cc 	orr.w	r3, r3, ip, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80039c0:	f890 c00d 	ldrb.w	ip, [r0, #13]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80039c4:	ea43 438c 	orr.w	r3, r3, ip, lsl #18
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80039c8:	f890 c009 	ldrb.w	ip, [r0, #9]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80039cc:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80039d0:	7a01      	ldrb	r1, [r0, #8]
 80039d2:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80039d6:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 80039da:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80039de:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 80039e2:	f85d fb04 	ldr.w	pc, [sp], #4
    MPU->RBAR = 0x00;
 80039e6:	f8c2 109c 	str.w	r1, [r2, #156]	@ 0x9c
    MPU->RASR = 0x00;
 80039ea:	f8c2 10a0 	str.w	r1, [r2, #160]	@ 0xa0
 80039ee:	4770      	bx	lr
 80039f0:	e000ed00 	.word	0xe000ed00

080039f4 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80039f4:	b510      	push	{r4, lr}
  uint32_t tmp ;

  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039f6:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  if (hdcmi->XferCount != 0U)
  {
    /* Update memory 0 address location */
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 80039f8:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
  if (hdcmi->XferCount != 0U)
 80039fa:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 80039fc:	6803      	ldr	r3, [r0, #0]
  if (hdcmi->XferCount != 0U)
 80039fe:	b16a      	cbz	r2, 8003a1c <DCMI_DMAXferCplt+0x28>
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 8003a00:	681a      	ldr	r2, [r3, #0]
    if (((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8003a02:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003a04:	0312      	lsls	r2, r2, #12
 8003a06:	d501      	bpl.n	8003a0c <DCMI_DMAXferCplt+0x18>
 8003a08:	07c9      	lsls	r1, r1, #31
 8003a0a:	d532      	bpl.n	8003a72 <DCMI_DMAXferCplt+0x7e>
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR;
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY0);
      hdcmi->XferCount--;
    }
    /* Update memory 1 address location */
    else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	0312      	lsls	r2, r2, #12
 8003a10:	d523      	bpl.n	8003a5a <DCMI_DMAXferCplt+0x66>
  {
    /* Nothing to do */
  }

  /* Check if the frame is transferred */
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 8003a12:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003a14:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d009      	beq.n	8003a2e <DCMI_DMAXferCplt+0x3a>
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
    {
      hdcmi->State = HAL_DCMI_STATE_READY;
    }
  }
}
 8003a1a:	bd10      	pop	{r4, pc}
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) != 0U)
 8003a1c:	6819      	ldr	r1, [r3, #0]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8003a1e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) != 0U)
 8003a20:	0308      	lsls	r0, r1, #12
 8003a22:	d510      	bpl.n	8003a46 <DCMI_DMAXferCplt+0x52>
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR = hdcmi->pBuffPtr;
 8003a24:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003a26:	60d9      	str	r1, [r3, #12]
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 8003a28:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d1f5      	bne.n	8003a1a <DCMI_DMAXferCplt+0x26>
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8003a2e:	6823      	ldr	r3, [r4, #0]
 8003a30:	68da      	ldr	r2, [r3, #12]
 8003a32:	f042 0201 	orr.w	r2, r2, #1
 8003a36:	60da      	str	r2, [r3, #12]
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	079b      	lsls	r3, r3, #30
 8003a3c:	d5ed      	bpl.n	8003a1a <DCMI_DMAXferCplt+0x26>
      hdcmi->State = HAL_DCMI_STATE_READY;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
}
 8003a44:	bd10      	pop	{r4, pc}
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8003a46:	6819      	ldr	r1, [r3, #0]
 8003a48:	0309      	lsls	r1, r1, #12
 8003a4a:	d4e3      	bmi.n	8003a14 <DCMI_DMAXferCplt+0x20>
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR = (tmp + (4U * hdcmi->XferSize));
 8003a4c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003a4e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003a50:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8003a54:	6119      	str	r1, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8003a56:	63a2      	str	r2, [r4, #56]	@ 0x38
 8003a58:	e7dc      	b.n	8003a14 <DCMI_DMAXferCplt+0x20>
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR;
 8003a5a:	691b      	ldr	r3, [r3, #16]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY1);
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8003a60:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8003a64:	f001 fe42 	bl	80056ec <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8003a68:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 8003a6a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
      hdcmi->XferCount--;
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	63a3      	str	r3, [r4, #56]	@ 0x38
 8003a70:	e7d0      	b.n	8003a14 <DCMI_DMAXferCplt+0x20>
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR;
 8003a72:	68db      	ldr	r3, [r3, #12]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY0);
 8003a74:	2200      	movs	r2, #0
 8003a76:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8003a78:	e7f2      	b.n	8003a60 <DCMI_DMAXferCplt+0x6c>
 8003a7a:	bf00      	nop

08003a7c <HAL_DCMI_Init>:
  if (hdcmi == NULL)
 8003a7c:	2800      	cmp	r0, #0
 8003a7e:	d047      	beq.n	8003b10 <HAL_DCMI_Init+0x94>
{
 8003a80:	b570      	push	{r4, r5, r6, lr}
  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8003a82:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8003a86:	4604      	mov	r4, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d03e      	beq.n	8003b0a <HAL_DCMI_Init+0x8e>
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003a8c:	2202      	movs	r2, #2
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8003a8e:	69a3      	ldr	r3, [r4, #24]
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003a90:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d134      	bne.n	8003b02 <HAL_DCMI_Init+0x86>
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003a98:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003a9a:	6861      	ldr	r1, [r4, #4]
 8003a9c:	6966      	ldr	r6, [r4, #20]
 8003a9e:	430b      	orrs	r3, r1
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8003aa0:	6822      	ldr	r2, [r4, #0]
  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8003aa2:	2910      	cmp	r1, #16
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003aa4:	ea43 0306 	orr.w	r3, r3, r6
 8003aa8:	68e6      	ldr	r6, [r4, #12]
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8003aaa:	6815      	ldr	r5, [r2, #0]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003aac:	ea43 0306 	orr.w	r3, r3, r6
 8003ab0:	6926      	ldr	r6, [r4, #16]
 8003ab2:	ea43 0306 	orr.w	r3, r3, r6
 8003ab6:	68a6      	ldr	r6, [r4, #8]
 8003ab8:	ea43 0306 	orr.w	r3, r3, r6
 8003abc:	6a26      	ldr	r6, [r4, #32]
 8003abe:	ea43 0306 	orr.w	r3, r3, r6
 8003ac2:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003ac4:	ea43 0306 	orr.w	r3, r3, r6
 8003ac8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003aca:	ea43 0306 	orr.w	r3, r3, r6
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8003ace:	4e11      	ldr	r6, [pc, #68]	@ (8003b14 <HAL_DCMI_Init+0x98>)
 8003ad0:	ea06 0605 	and.w	r6, r6, r5
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003ad4:	6b25      	ldr	r5, [r4, #48]	@ 0x30
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8003ad6:	6016      	str	r6, [r2, #0]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003ad8:	ea43 0305 	orr.w	r3, r3, r5
 8003adc:	6815      	ldr	r5, [r2, #0]
 8003ade:	ea43 0305 	orr.w	r3, r3, r5
 8003ae2:	ea43 0300 	orr.w	r3, r3, r0
 8003ae6:	6013      	str	r3, [r2, #0]
  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8003ae8:	d101      	bne.n	8003aee <HAL_DCMI_Init+0x72>
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003aea:	69e3      	ldr	r3, [r4, #28]
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003aec:	6193      	str	r3, [r2, #24]
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003aee:	68d3      	ldr	r3, [r2, #12]
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8003af0:	2000      	movs	r0, #0
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003af2:	2101      	movs	r1, #1
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003af4:	f043 031e 	orr.w	r3, r3, #30
 8003af8:	60d3      	str	r3, [r2, #12]
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8003afa:	64e0      	str	r0, [r4, #76]	@ 0x4c
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003afc:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
}
 8003b00:	bd70      	pop	{r4, r5, r6, pc}
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8003b02:	2200      	movs	r2, #0
 8003b04:	4610      	mov	r0, r2
 8003b06:	6262      	str	r2, [r4, #36]	@ 0x24
 8003b08:	e7c7      	b.n	8003a9a <HAL_DCMI_Init+0x1e>
    HAL_DCMI_MspInit(hdcmi);
 8003b0a:	f006 fa91 	bl	800a030 <HAL_DCMI_MspInit>
 8003b0e:	e7bd      	b.n	8003a8c <HAL_DCMI_Init+0x10>
    return HAL_ERROR;
 8003b10:	2001      	movs	r0, #1
}
 8003b12:	4770      	bx	lr
 8003b14:	ffe0f007 	.word	0xffe0f007

08003b18 <HAL_DCMI_Start_DMA>:
{
 8003b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b1c:	4604      	mov	r4, r0
  __HAL_LOCK(hdcmi);
 8003b1e:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
{
 8003b22:	b082      	sub	sp, #8
  __HAL_LOCK(hdcmi);
 8003b24:	2801      	cmp	r0, #1
 8003b26:	d06e      	beq.n	8003c06 <HAL_DCMI_Start_DMA+0xee>
  __HAL_DCMI_ENABLE(hdcmi);
 8003b28:	6825      	ldr	r5, [r4, #0]
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003b2a:	2002      	movs	r0, #2
  __HAL_LOCK(hdcmi);
 8003b2c:	f04f 0801 	mov.w	r8, #1
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8003b30:	f8df c0dc 	ldr.w	ip, [pc, #220]	@ 8003c10 <HAL_DCMI_Start_DMA+0xf8>
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003b34:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
  if (Length <= 0xFFFFU)
 8003b38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
  __HAL_LOCK(hdcmi);
 8003b3c:	f884 8034 	strb.w	r8, [r4, #52]	@ 0x34
  __HAL_DCMI_ENABLE(hdcmi);
 8003b40:	6828      	ldr	r0, [r5, #0]
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8003b42:	f8df e0d0 	ldr.w	lr, [pc, #208]	@ 8003c14 <HAL_DCMI_Start_DMA+0xfc>
  __HAL_DCMI_ENABLE(hdcmi);
 8003b46:	f440 4080 	orr.w	r0, r0, #16384	@ 0x4000
 8003b4a:	6028      	str	r0, [r5, #0]
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8003b4c:	6828      	ldr	r0, [r5, #0]
 8003b4e:	f020 0002 	bic.w	r0, r0, #2
 8003b52:	6028      	str	r0, [r5, #0]
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 8003b54:	6828      	ldr	r0, [r5, #0]
 8003b56:	ea41 0100 	orr.w	r1, r1, r0
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8003b5a:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 8003b5c:	6029      	str	r1, [r5, #0]
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8003b5e:	f04f 0100 	mov.w	r1, #0
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8003b62:	f8c0 c03c 	str.w	ip, [r0, #60]	@ 0x3c
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8003b66:	6501      	str	r1, [r0, #80]	@ 0x50
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8003b68:	f8c0 e04c 	str.w	lr, [r0, #76]	@ 0x4c
  hdcmi->XferCount = 0;
 8003b6c:	63a1      	str	r1, [r4, #56]	@ 0x38
  hdcmi->XferTransferNumber = 0;
 8003b6e:	6421      	str	r1, [r4, #64]	@ 0x40
  hdcmi->XferSize = 0;
 8003b70:	63e1      	str	r1, [r4, #60]	@ 0x3c
  hdcmi->pBuffPtr = 0;
 8003b72:	6461      	str	r1, [r4, #68]	@ 0x44
  if (Length <= 0xFFFFU)
 8003b74:	d330      	bcc.n	8003bd8 <HAL_DCMI_Start_DMA+0xc0>
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 8003b76:	f8c0 c044 	str.w	ip, [r0, #68]	@ 0x44
 8003b7a:	4616      	mov	r6, r2
    hdcmi->XferCount = 1;
 8003b7c:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
    hdcmi->XferSize = Length;
 8003b80:	63e3      	str	r3, [r4, #60]	@ 0x3c
    while (hdcmi->XferSize > 0xFFFFU)
 8003b82:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    hdcmi->pBuffPtr = pData;
 8003b84:	6462      	str	r2, [r4, #68]	@ 0x44
    while (hdcmi->XferSize > 0xFFFFU)
 8003b86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b8a:	d309      	bcc.n	8003ba0 <HAL_DCMI_Start_DMA+0x88>
      hdcmi->XferSize = (hdcmi->XferSize / 2U);
 8003b8c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003b8e:	085b      	lsrs	r3, r3, #1
 8003b90:	63e3      	str	r3, [r4, #60]	@ 0x3c
      hdcmi->XferCount = hdcmi->XferCount * 2U;
 8003b92:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	63a3      	str	r3, [r4, #56]	@ 0x38
    while (hdcmi->XferSize > 0xFFFFU)
 8003b98:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003b9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b9e:	d2f5      	bcs.n	8003b8c <HAL_DCMI_Start_DMA+0x74>
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8003ba0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
    if (HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize) != HAL_OK)
 8003ba2:	f105 0128 	add.w	r1, r5, #40	@ 0x28
 8003ba6:	4632      	mov	r2, r6
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8003ba8:	3b02      	subs	r3, #2
 8003baa:	63a3      	str	r3, [r4, #56]	@ 0x38
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8003bac:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003bae:	6423      	str	r3, [r4, #64]	@ 0x40
    SecondMemAddress = (uint32_t)(pData + (4U * hdcmi->XferSize));
 8003bb0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    if (HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize) != HAL_OK)
 8003bb2:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8003bb4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003bb8:	9500      	str	r5, [sp, #0]
 8003bba:	f001 fc21 	bl	8005400 <HAL_DMAEx_MultiBufferStart_IT>
 8003bbe:	b9b0      	cbnz	r0, 8003bee <HAL_DCMI_Start_DMA+0xd6>
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8003bc0:	6821      	ldr	r1, [r4, #0]
  __HAL_UNLOCK(hdcmi);
 8003bc2:	2200      	movs	r2, #0
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8003bc4:	680b      	ldr	r3, [r1, #0]
  return HAL_OK;
 8003bc6:	4610      	mov	r0, r2
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8003bc8:	f043 0301 	orr.w	r3, r3, #1
 8003bcc:	600b      	str	r3, [r1, #0]
  __HAL_UNLOCK(hdcmi);
 8003bce:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
}
 8003bd2:	b002      	add	sp, #8
 8003bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length) != HAL_OK)
 8003bd8:	f105 0128 	add.w	r1, r5, #40	@ 0x28
 8003bdc:	f000 fc3c 	bl	8004458 <HAL_DMA_Start_IT>
 8003be0:	2800      	cmp	r0, #0
 8003be2:	d0ed      	beq.n	8003bc0 <HAL_DCMI_Start_DMA+0xa8>
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8003be4:	2340      	movs	r3, #64	@ 0x40
 8003be6:	64e3      	str	r3, [r4, #76]	@ 0x4c
      hdcmi->State = HAL_DCMI_STATE_READY;
 8003be8:	f884 8035 	strb.w	r8, [r4, #53]	@ 0x35
      return HAL_ERROR;
 8003bec:	e004      	b.n	8003bf8 <HAL_DCMI_Start_DMA+0xe0>
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8003bee:	2240      	movs	r2, #64	@ 0x40
      hdcmi->State = HAL_DCMI_STATE_READY;
 8003bf0:	2301      	movs	r3, #1
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8003bf2:	64e2      	str	r2, [r4, #76]	@ 0x4c
      hdcmi->State = HAL_DCMI_STATE_READY;
 8003bf4:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdcmi);
 8003bf8:	2300      	movs	r3, #0
      return HAL_ERROR;
 8003bfa:	2001      	movs	r0, #1
      __HAL_UNLOCK(hdcmi);
 8003bfc:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8003c00:	b002      	add	sp, #8
 8003c02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hdcmi);
 8003c06:	2002      	movs	r0, #2
}
 8003c08:	b002      	add	sp, #8
 8003c0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c0e:	bf00      	nop
 8003c10:	080039f5 	.word	0x080039f5
 8003c14:	08003ca1 	.word	0x08003ca1

08003c18 <HAL_DCMI_Stop>:
  uint32_t count = HAL_TIMEOUT_DCMI_STOP * (SystemCoreClock / 8U / 1000U);
 8003c18:	4a1e      	ldr	r2, [pc, #120]	@ (8003c94 <HAL_DCMI_Stop+0x7c>)
 8003c1a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
{
 8003c1e:	b538      	push	{r3, r4, r5, lr}
  uint32_t count = HAL_TIMEOUT_DCMI_STOP * (SystemCoreClock / 8U / 1000U);
 8003c20:	6812      	ldr	r2, [r2, #0]
 8003c22:	4b1d      	ldr	r3, [pc, #116]	@ (8003c98 <HAL_DCMI_Stop+0x80>)
 8003c24:	fba3 3202 	umull	r3, r2, r3, r2
  __HAL_LOCK(hdcmi);
 8003c28:	f890 3034 	ldrb.w	r3, [r0, #52]	@ 0x34
  uint32_t count = HAL_TIMEOUT_DCMI_STOP * (SystemCoreClock / 8U / 1000U);
 8003c2c:	0a52      	lsrs	r2, r2, #9
  __HAL_LOCK(hdcmi);
 8003c2e:	2b01      	cmp	r3, #1
  uint32_t count = HAL_TIMEOUT_DCMI_STOP * (SystemCoreClock / 8U / 1000U);
 8003c30:	fb01 f202 	mul.w	r2, r1, r2
  __HAL_LOCK(hdcmi);
 8003c34:	d02a      	beq.n	8003c8c <HAL_DCMI_Stop+0x74>
  hdcmi->Instance->CR &= ~(DCMI_CR_CAPTURE);
 8003c36:	6801      	ldr	r1, [r0, #0]
 8003c38:	4605      	mov	r5, r0
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003c3a:	2302      	movs	r3, #2
  __HAL_LOCK(hdcmi);
 8003c3c:	2001      	movs	r0, #1
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003c3e:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
  __HAL_LOCK(hdcmi);
 8003c42:	f885 0034 	strb.w	r0, [r5, #52]	@ 0x34
  hdcmi->Instance->CR &= ~(DCMI_CR_CAPTURE);
 8003c46:	680b      	ldr	r3, [r1, #0]
 8003c48:	f023 0301 	bic.w	r3, r3, #1
 8003c4c:	600b      	str	r3, [r1, #0]
 8003c4e:	e003      	b.n	8003c58 <HAL_DCMI_Stop+0x40>
  while ((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0U);
 8003c50:	680b      	ldr	r3, [r1, #0]
 8003c52:	f013 0301 	ands.w	r3, r3, #1
 8003c56:	d017      	beq.n	8003c88 <HAL_DCMI_Stop+0x70>
    if (count == 0U)
 8003c58:	3a01      	subs	r2, #1
 8003c5a:	d1f9      	bne.n	8003c50 <HAL_DCMI_Stop+0x38>
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 8003c5c:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
      status = HAL_TIMEOUT;
 8003c5e:	2403      	movs	r4, #3
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 8003c60:	f043 0320 	orr.w	r3, r3, #32
 8003c64:	64eb      	str	r3, [r5, #76]	@ 0x4c
  __HAL_DCMI_DISABLE(hdcmi);
 8003c66:	680b      	ldr	r3, [r1, #0]
  (void)HAL_DMA_Abort(hdcmi->DMA_Handle);
 8003c68:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
  __HAL_DCMI_DISABLE(hdcmi);
 8003c6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c6e:	600b      	str	r3, [r1, #0]
  (void)HAL_DMA_Abort(hdcmi->DMA_Handle);
 8003c70:	f000 ff26 	bl	8004ac0 <HAL_DMA_Abort>
  hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 8003c74:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
  hdcmi->State = HAL_DCMI_STATE_READY;
 8003c76:	2301      	movs	r3, #1
  __HAL_UNLOCK(hdcmi);
 8003c78:	2200      	movs	r2, #0
  hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 8003c7a:	64e9      	str	r1, [r5, #76]	@ 0x4c
}
 8003c7c:	4620      	mov	r0, r4
  __HAL_UNLOCK(hdcmi);
 8003c7e:	f885 2034 	strb.w	r2, [r5, #52]	@ 0x34
  hdcmi->State = HAL_DCMI_STATE_READY;
 8003c82:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
}
 8003c86:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8003c88:	461c      	mov	r4, r3
 8003c8a:	e7ec      	b.n	8003c66 <HAL_DCMI_Stop+0x4e>
  __HAL_LOCK(hdcmi);
 8003c8c:	2402      	movs	r4, #2
}
 8003c8e:	4620      	mov	r0, r4
 8003c90:	bd38      	pop	{r3, r4, r5, pc}
 8003c92:	bf00      	nop
 8003c94:	24000080 	.word	0x24000080
 8003c98:	10624dd3 	.word	0x10624dd3

08003c9c <HAL_DCMI_ErrorCallback>:
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop

08003ca0 <DCMI_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ca0:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8003ca2:	b508      	push	{r3, lr}

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8003ca4:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8003ca6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ca8:	2b02      	cmp	r3, #2
 8003caa:	d006      	beq.n	8003cba <DCMI_DMAError+0x1a>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8003cac:	2301      	movs	r3, #1
 8003cae:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8003cb2:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8003cb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003cb8:	64c3      	str	r3, [r0, #76]	@ 0x4c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 8003cba:	f7ff ffef 	bl	8003c9c <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
}
 8003cbe:	bd08      	pop	{r3, pc}

08003cc0 <HAL_DCMI_LineEventCallback>:
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop

08003cc4 <HAL_DCMI_VsyncEventCallback>:
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop

08003cc8 <HAL_DCMI_IRQHandler>:
{
 8003cc8:	b538      	push	{r3, r4, r5, lr}
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8003cca:	6803      	ldr	r3, [r0, #0]
{
 8003ccc:	4604      	mov	r4, r0
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8003cce:	691d      	ldr	r5, [r3, #16]
  if ((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8003cd0:	0769      	lsls	r1, r5, #29
 8003cd2:	d437      	bmi.n	8003d44 <HAL_DCMI_IRQHandler+0x7c>
  if ((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8003cd4:	07aa      	lsls	r2, r5, #30
 8003cd6:	d425      	bmi.n	8003d24 <HAL_DCMI_IRQHandler+0x5c>
  if ((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 8003cd8:	06eb      	lsls	r3, r5, #27
 8003cda:	d41c      	bmi.n	8003d16 <HAL_DCMI_IRQHandler+0x4e>
  if ((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8003cdc:	0728      	lsls	r0, r5, #28
 8003cde:	d413      	bmi.n	8003d08 <HAL_DCMI_IRQHandler+0x40>
  if ((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8003ce0:	07e9      	lsls	r1, r5, #31
 8003ce2:	d510      	bpl.n	8003d06 <HAL_DCMI_IRQHandler+0x3e>
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8003ce4:	6823      	ldr	r3, [r4, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	0792      	lsls	r2, r2, #30
 8003cea:	d503      	bpl.n	8003cf4 <HAL_DCMI_IRQHandler+0x2c>
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003cec:	68da      	ldr	r2, [r3, #12]
 8003cee:	f022 021e 	bic.w	r2, r2, #30
 8003cf2:	60da      	str	r2, [r3, #12]
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8003cf4:	68da      	ldr	r2, [r3, #12]
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8003cf6:	2101      	movs	r1, #1
    HAL_DCMI_FrameEventCallback(hdcmi);
 8003cf8:	4620      	mov	r0, r4
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8003cfa:	f022 0201 	bic.w	r2, r2, #1
 8003cfe:	60da      	str	r2, [r3, #12]
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8003d00:	6159      	str	r1, [r3, #20]
    HAL_DCMI_FrameEventCallback(hdcmi);
 8003d02:	f006 fd75 	bl	800a7f0 <HAL_DCMI_FrameEventCallback>
}
 8003d06:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8003d08:	6823      	ldr	r3, [r4, #0]
 8003d0a:	2208      	movs	r2, #8
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8003d0c:	4620      	mov	r0, r4
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8003d0e:	615a      	str	r2, [r3, #20]
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8003d10:	f7ff ffd8 	bl	8003cc4 <HAL_DCMI_VsyncEventCallback>
 8003d14:	e7e4      	b.n	8003ce0 <HAL_DCMI_IRQHandler+0x18>
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8003d16:	6823      	ldr	r3, [r4, #0]
 8003d18:	2210      	movs	r2, #16
    HAL_DCMI_LineEventCallback(hdcmi);
 8003d1a:	4620      	mov	r0, r4
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8003d1c:	615a      	str	r2, [r3, #20]
    HAL_DCMI_LineEventCallback(hdcmi);
 8003d1e:	f7ff ffcf 	bl	8003cc0 <HAL_DCMI_LineEventCallback>
 8003d22:	e7db      	b.n	8003cdc <HAL_DCMI_IRQHandler+0x14>
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8003d24:	6823      	ldr	r3, [r4, #0]
 8003d26:	2102      	movs	r1, #2
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003d28:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8003d2a:	2204      	movs	r2, #4
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8003d2c:	6159      	str	r1, [r3, #20]
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8003d2e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003d30:	f043 0301 	orr.w	r3, r3, #1
 8003d34:	64e3      	str	r3, [r4, #76]	@ 0x4c
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003d36:	4b0a      	ldr	r3, [pc, #40]	@ (8003d60 <HAL_DCMI_IRQHandler+0x98>)
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8003d38:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003d3c:	6503      	str	r3, [r0, #80]	@ 0x50
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8003d3e:	f001 f875 	bl	8004e2c <HAL_DMA_Abort_IT>
 8003d42:	e7c9      	b.n	8003cd8 <HAL_DCMI_IRQHandler+0x10>
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8003d44:	2204      	movs	r2, #4
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003d46:	6c80      	ldr	r0, [r0, #72]	@ 0x48
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8003d48:	615a      	str	r2, [r3, #20]
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 8003d4a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003d4c:	f043 0302 	orr.w	r3, r3, #2
 8003d50:	64e3      	str	r3, [r4, #76]	@ 0x4c
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003d52:	4b03      	ldr	r3, [pc, #12]	@ (8003d60 <HAL_DCMI_IRQHandler+0x98>)
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8003d54:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003d58:	6503      	str	r3, [r0, #80]	@ 0x50
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8003d5a:	f001 f867 	bl	8004e2c <HAL_DMA_Abort_IT>
 8003d5e:	e7b9      	b.n	8003cd4 <HAL_DCMI_IRQHandler+0xc>
 8003d60:	08003ca1 	.word	0x08003ca1

08003d64 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003d64:	4936      	ldr	r1, [pc, #216]	@ (8003e40 <DMA_CalcBaseAndBitshift+0xdc>)
{
 8003d66:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003d68:	6803      	ldr	r3, [r0, #0]
 8003d6a:	428b      	cmp	r3, r1
 8003d6c:	d033      	beq.n	8003dd6 <DMA_CalcBaseAndBitshift+0x72>
 8003d6e:	3118      	adds	r1, #24
 8003d70:	1a59      	subs	r1, r3, r1
 8003d72:	fab1 f181 	clz	r1, r1
 8003d76:	0949      	lsrs	r1, r1, #5
 8003d78:	bb69      	cbnz	r1, 8003dd6 <DMA_CalcBaseAndBitshift+0x72>
 8003d7a:	4832      	ldr	r0, [pc, #200]	@ (8003e44 <DMA_CalcBaseAndBitshift+0xe0>)
 8003d7c:	4283      	cmp	r3, r0
 8003d7e:	d03e      	beq.n	8003dfe <DMA_CalcBaseAndBitshift+0x9a>
 8003d80:	3018      	adds	r0, #24
 8003d82:	4283      	cmp	r3, r0
 8003d84:	d03e      	beq.n	8003e04 <DMA_CalcBaseAndBitshift+0xa0>
 8003d86:	3018      	adds	r0, #24
 8003d88:	4283      	cmp	r3, r0
 8003d8a:	d034      	beq.n	8003df6 <DMA_CalcBaseAndBitshift+0x92>
 8003d8c:	3018      	adds	r0, #24
 8003d8e:	4283      	cmp	r3, r0
 8003d90:	d03b      	beq.n	8003e0a <DMA_CalcBaseAndBitshift+0xa6>
 8003d92:	3018      	adds	r0, #24
 8003d94:	4283      	cmp	r3, r0
 8003d96:	d03e      	beq.n	8003e16 <DMA_CalcBaseAndBitshift+0xb2>
 8003d98:	3018      	adds	r0, #24
 8003d9a:	4283      	cmp	r3, r0
 8003d9c:	d02a      	beq.n	8003df4 <DMA_CalcBaseAndBitshift+0x90>
 8003d9e:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8003da2:	4283      	cmp	r3, r0
 8003da4:	d035      	beq.n	8003e12 <DMA_CalcBaseAndBitshift+0xae>
 8003da6:	4928      	ldr	r1, [pc, #160]	@ (8003e48 <DMA_CalcBaseAndBitshift+0xe4>)
 8003da8:	428b      	cmp	r3, r1
 8003daa:	d031      	beq.n	8003e10 <DMA_CalcBaseAndBitshift+0xac>
 8003dac:	3118      	adds	r1, #24
 8003dae:	428b      	cmp	r3, r1
 8003db0:	d034      	beq.n	8003e1c <DMA_CalcBaseAndBitshift+0xb8>
 8003db2:	3118      	adds	r1, #24
 8003db4:	428b      	cmp	r3, r1
 8003db6:	d034      	beq.n	8003e22 <DMA_CalcBaseAndBitshift+0xbe>
 8003db8:	3118      	adds	r1, #24
 8003dba:	428b      	cmp	r3, r1
 8003dbc:	d034      	beq.n	8003e28 <DMA_CalcBaseAndBitshift+0xc4>
 8003dbe:	3118      	adds	r1, #24
 8003dc0:	428b      	cmp	r3, r1
 8003dc2:	d034      	beq.n	8003e2e <DMA_CalcBaseAndBitshift+0xca>
 8003dc4:	3118      	adds	r1, #24
 8003dc6:	428b      	cmp	r3, r1
 8003dc8:	d034      	beq.n	8003e34 <DMA_CalcBaseAndBitshift+0xd0>
 8003dca:	3118      	adds	r1, #24
 8003dcc:	428b      	cmp	r3, r1
 8003dce:	d034      	beq.n	8003e3a <DMA_CalcBaseAndBitshift+0xd6>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003dd0:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
 8003dd4:	e011      	b.n	8003dfa <DMA_CalcBaseAndBitshift+0x96>
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	491c      	ldr	r1, [pc, #112]	@ (8003e4c <DMA_CalcBaseAndBitshift+0xe8>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003dda:	481d      	ldr	r0, [pc, #116]	@ (8003e50 <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003ddc:	3b10      	subs	r3, #16
 8003dde:	fba1 1303 	umull	r1, r3, r1, r3
{
 8003de2:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003de4:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003de6:	4c1b      	ldr	r4, [pc, #108]	@ (8003e54 <DMA_CalcBaseAndBitshift+0xf0>)
 8003de8:	5ce1      	ldrb	r1, [r4, r3]
  }

  return hdma->StreamBaseAddress;
}
 8003dea:	f85d 4b04 	ldr.w	r4, [sp], #4
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003dee:	e9c2 0116 	strd	r0, r1, [r2, #88]	@ 0x58
}
 8003df2:	4770      	bx	lr
 8003df4:	2116      	movs	r1, #22
 8003df6:	4818      	ldr	r0, [pc, #96]	@ (8003e58 <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003df8:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003dfa:	6590      	str	r0, [r2, #88]	@ 0x58
}
 8003dfc:	4770      	bx	lr
 8003dfe:	2110      	movs	r1, #16
 8003e00:	4813      	ldr	r0, [pc, #76]	@ (8003e50 <DMA_CalcBaseAndBitshift+0xec>)
 8003e02:	e7f9      	b.n	8003df8 <DMA_CalcBaseAndBitshift+0x94>
 8003e04:	2116      	movs	r1, #22
 8003e06:	4812      	ldr	r0, [pc, #72]	@ (8003e50 <DMA_CalcBaseAndBitshift+0xec>)
 8003e08:	e7f6      	b.n	8003df8 <DMA_CalcBaseAndBitshift+0x94>
 8003e0a:	2106      	movs	r1, #6
 8003e0c:	4812      	ldr	r0, [pc, #72]	@ (8003e58 <DMA_CalcBaseAndBitshift+0xf4>)
 8003e0e:	e7f3      	b.n	8003df8 <DMA_CalcBaseAndBitshift+0x94>
 8003e10:	2106      	movs	r1, #6
 8003e12:	4812      	ldr	r0, [pc, #72]	@ (8003e5c <DMA_CalcBaseAndBitshift+0xf8>)
 8003e14:	e7f0      	b.n	8003df8 <DMA_CalcBaseAndBitshift+0x94>
 8003e16:	2110      	movs	r1, #16
 8003e18:	480f      	ldr	r0, [pc, #60]	@ (8003e58 <DMA_CalcBaseAndBitshift+0xf4>)
 8003e1a:	e7ed      	b.n	8003df8 <DMA_CalcBaseAndBitshift+0x94>
 8003e1c:	2110      	movs	r1, #16
 8003e1e:	480f      	ldr	r0, [pc, #60]	@ (8003e5c <DMA_CalcBaseAndBitshift+0xf8>)
 8003e20:	e7ea      	b.n	8003df8 <DMA_CalcBaseAndBitshift+0x94>
 8003e22:	2116      	movs	r1, #22
 8003e24:	480d      	ldr	r0, [pc, #52]	@ (8003e5c <DMA_CalcBaseAndBitshift+0xf8>)
 8003e26:	e7e7      	b.n	8003df8 <DMA_CalcBaseAndBitshift+0x94>
 8003e28:	2100      	movs	r1, #0
 8003e2a:	480d      	ldr	r0, [pc, #52]	@ (8003e60 <DMA_CalcBaseAndBitshift+0xfc>)
 8003e2c:	e7e4      	b.n	8003df8 <DMA_CalcBaseAndBitshift+0x94>
 8003e2e:	2106      	movs	r1, #6
 8003e30:	480b      	ldr	r0, [pc, #44]	@ (8003e60 <DMA_CalcBaseAndBitshift+0xfc>)
 8003e32:	e7e1      	b.n	8003df8 <DMA_CalcBaseAndBitshift+0x94>
 8003e34:	2110      	movs	r1, #16
 8003e36:	480a      	ldr	r0, [pc, #40]	@ (8003e60 <DMA_CalcBaseAndBitshift+0xfc>)
 8003e38:	e7de      	b.n	8003df8 <DMA_CalcBaseAndBitshift+0x94>
 8003e3a:	2116      	movs	r1, #22
 8003e3c:	4808      	ldr	r0, [pc, #32]	@ (8003e60 <DMA_CalcBaseAndBitshift+0xfc>)
 8003e3e:	e7db      	b.n	8003df8 <DMA_CalcBaseAndBitshift+0x94>
 8003e40:	40020010 	.word	0x40020010
 8003e44:	40020040 	.word	0x40020040
 8003e48:	40020428 	.word	0x40020428
 8003e4c:	aaaaaaab 	.word	0xaaaaaaab
 8003e50:	40020000 	.word	0x40020000
 8003e54:	0803008c 	.word	0x0803008c
 8003e58:	40020004 	.word	0x40020004
 8003e5c:	40020400 	.word	0x40020400
 8003e60:	40020404 	.word	0x40020404

08003e64 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003e64:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003e66:	4b28      	ldr	r3, [pc, #160]	@ (8003f08 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
 8003e68:	4928      	ldr	r1, [pc, #160]	@ (8003f0c <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
{
 8003e6a:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003e6c:	4d28      	ldr	r5, [pc, #160]	@ (8003f10 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8003e6e:	4c29      	ldr	r4, [pc, #164]	@ (8003f14 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8003e70:	42aa      	cmp	r2, r5
 8003e72:	bf18      	it	ne
 8003e74:	429a      	cmpne	r2, r3
 8003e76:	bf0c      	ite	eq
 8003e78:	2301      	moveq	r3, #1
 8003e7a:	2300      	movne	r3, #0
 8003e7c:	428a      	cmp	r2, r1
 8003e7e:	bf08      	it	eq
 8003e80:	f043 0301 	orreq.w	r3, r3, #1
 8003e84:	3128      	adds	r1, #40	@ 0x28
 8003e86:	42a2      	cmp	r2, r4
 8003e88:	bf08      	it	eq
 8003e8a:	f043 0301 	orreq.w	r3, r3, #1
 8003e8e:	3428      	adds	r4, #40	@ 0x28
 8003e90:	428a      	cmp	r2, r1
 8003e92:	bf08      	it	eq
 8003e94:	f043 0301 	orreq.w	r3, r3, #1
 8003e98:	3128      	adds	r1, #40	@ 0x28
 8003e9a:	42a2      	cmp	r2, r4
 8003e9c:	bf08      	it	eq
 8003e9e:	f043 0301 	orreq.w	r3, r3, #1
 8003ea2:	428a      	cmp	r2, r1
 8003ea4:	bf08      	it	eq
 8003ea6:	f043 0301 	orreq.w	r3, r3, #1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003eaa:	b2d1      	uxtb	r1, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003eac:	b913      	cbnz	r3, 8003eb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 8003eae:	4b1a      	ldr	r3, [pc, #104]	@ (8003f18 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d111      	bne.n	8003ed8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003eb4:	f1a1 0308 	sub.w	r3, r1, #8
 8003eb8:	4c18      	ldr	r4, [pc, #96]	@ (8003f1c <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003eba:	4a19      	ldr	r2, [pc, #100]	@ (8003f20 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003ebc:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003ebe:	fba4 4303 	umull	r4, r3, r4, r3
 8003ec2:	4c18      	ldr	r4, [pc, #96]	@ (8003f24 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
 8003ec4:	091d      	lsrs	r5, r3, #4
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003ec6:	eb02 1313 	add.w	r3, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003eca:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003ecc:	009b      	lsls	r3, r3, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003ece:	6681      	str	r1, [r0, #104]	@ 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003ed0:	e9c0 3418 	strd	r3, r4, [r0, #96]	@ 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003ed4:	bc30      	pop	{r4, r5}
 8003ed6:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003ed8:	f1a1 0310 	sub.w	r3, r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003edc:	4912      	ldr	r1, [pc, #72]	@ (8003f28 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003ede:	4c13      	ldr	r4, [pc, #76]	@ (8003f2c <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003ee0:	4411      	add	r1, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003ee2:	fba4 4303 	umull	r4, r3, r4, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003ee6:	29a8      	cmp	r1, #168	@ 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003ee8:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003eec:	d908      	bls.n	8003f00 <DMA_CalcDMAMUXChannelBaseAndMask+0x9c>
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003eee:	f003 041f 	and.w	r4, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003ef2:	4a0f      	ldr	r2, [pc, #60]	@ (8003f30 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003ef4:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003ef6:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003ef8:	40a1      	lsls	r1, r4
 8003efa:	4c0e      	ldr	r4, [pc, #56]	@ (8003f34 <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003efc:	0093      	lsls	r3, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003efe:	e7e6      	b.n	8003ece <DMA_CalcDMAMUXChannelBaseAndMask+0x6a>
      stream_number += 8U;
 8003f00:	3308      	adds	r3, #8
 8003f02:	461c      	mov	r4, r3
 8003f04:	e7f5      	b.n	8003ef2 <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
 8003f06:	bf00      	nop
 8003f08:	58025408 	.word	0x58025408
 8003f0c:	58025430 	.word	0x58025430
 8003f10:	5802541c 	.word	0x5802541c
 8003f14:	58025444 	.word	0x58025444
 8003f18:	58025494 	.word	0x58025494
 8003f1c:	cccccccd 	.word	0xcccccccd
 8003f20:	16009600 	.word	0x16009600
 8003f24:	58025880 	.word	0x58025880
 8003f28:	bffdfbf0 	.word	0xbffdfbf0
 8003f2c:	aaaaaaab 	.word	0xaaaaaaab
 8003f30:	10008200 	.word	0x10008200
 8003f34:	40020880 	.word	0x40020880

08003f38 <HAL_DMA_Init>:
{
 8003f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f3c:	4605      	mov	r5, r0
 8003f3e:	b083      	sub	sp, #12
  uint32_t tickstart = HAL_GetTick();
 8003f40:	f7ff fc70 	bl	8003824 <HAL_GetTick>
  if(hdma == NULL)
 8003f44:	2d00      	cmp	r5, #0
 8003f46:	f000 81a1 	beq.w	800428c <HAL_DMA_Init+0x354>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003f4a:	682c      	ldr	r4, [r5, #0]
 8003f4c:	4606      	mov	r6, r0
 8003f4e:	4bac      	ldr	r3, [pc, #688]	@ (8004200 <HAL_DMA_Init+0x2c8>)
 8003f50:	4aac      	ldr	r2, [pc, #688]	@ (8004204 <HAL_DMA_Init+0x2cc>)
 8003f52:	4294      	cmp	r4, r2
 8003f54:	bf18      	it	ne
 8003f56:	429c      	cmpne	r4, r3
 8003f58:	f102 0218 	add.w	r2, r2, #24
 8003f5c:	bf0c      	ite	eq
 8003f5e:	2301      	moveq	r3, #1
 8003f60:	2300      	movne	r3, #0
 8003f62:	4294      	cmp	r4, r2
 8003f64:	bf08      	it	eq
 8003f66:	f043 0301 	orreq.w	r3, r3, #1
 8003f6a:	3218      	adds	r2, #24
 8003f6c:	4294      	cmp	r4, r2
 8003f6e:	bf08      	it	eq
 8003f70:	f043 0301 	orreq.w	r3, r3, #1
 8003f74:	3218      	adds	r2, #24
 8003f76:	4294      	cmp	r4, r2
 8003f78:	bf08      	it	eq
 8003f7a:	f043 0301 	orreq.w	r3, r3, #1
 8003f7e:	3218      	adds	r2, #24
 8003f80:	4294      	cmp	r4, r2
 8003f82:	bf08      	it	eq
 8003f84:	f043 0301 	orreq.w	r3, r3, #1
 8003f88:	3218      	adds	r2, #24
 8003f8a:	4294      	cmp	r4, r2
 8003f8c:	bf08      	it	eq
 8003f8e:	f043 0301 	orreq.w	r3, r3, #1
 8003f92:	3218      	adds	r2, #24
 8003f94:	4294      	cmp	r4, r2
 8003f96:	bf08      	it	eq
 8003f98:	f043 0301 	orreq.w	r3, r3, #1
 8003f9c:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003fa0:	4294      	cmp	r4, r2
 8003fa2:	bf08      	it	eq
 8003fa4:	f043 0301 	orreq.w	r3, r3, #1
 8003fa8:	3218      	adds	r2, #24
 8003faa:	4294      	cmp	r4, r2
 8003fac:	bf08      	it	eq
 8003fae:	f043 0301 	orreq.w	r3, r3, #1
 8003fb2:	3218      	adds	r2, #24
 8003fb4:	4294      	cmp	r4, r2
 8003fb6:	bf08      	it	eq
 8003fb8:	f043 0301 	orreq.w	r3, r3, #1
 8003fbc:	3218      	adds	r2, #24
 8003fbe:	4294      	cmp	r4, r2
 8003fc0:	bf08      	it	eq
 8003fc2:	f043 0301 	orreq.w	r3, r3, #1
 8003fc6:	3218      	adds	r2, #24
 8003fc8:	4294      	cmp	r4, r2
 8003fca:	bf08      	it	eq
 8003fcc:	f043 0301 	orreq.w	r3, r3, #1
 8003fd0:	3218      	adds	r2, #24
 8003fd2:	4294      	cmp	r4, r2
 8003fd4:	bf08      	it	eq
 8003fd6:	f043 0301 	orreq.w	r3, r3, #1
 8003fda:	3218      	adds	r2, #24
 8003fdc:	4294      	cmp	r4, r2
 8003fde:	bf08      	it	eq
 8003fe0:	f043 0301 	orreq.w	r3, r3, #1
 8003fe4:	b91b      	cbnz	r3, 8003fee <HAL_DMA_Init+0xb6>
 8003fe6:	4b88      	ldr	r3, [pc, #544]	@ (8004208 <HAL_DMA_Init+0x2d0>)
 8003fe8:	429c      	cmp	r4, r3
 8003fea:	f040 8196 	bne.w	800431a <HAL_DMA_Init+0x3e2>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003fee:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma);
 8003ff0:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ff2:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8003ff6:	f885 2034 	strb.w	r2, [r5, #52]	@ 0x34
    __HAL_DMA_DISABLE(hdma);
 8003ffa:	6823      	ldr	r3, [r4, #0]
 8003ffc:	f023 0301 	bic.w	r3, r3, #1
 8004000:	6023      	str	r3, [r4, #0]
 8004002:	e006      	b.n	8004012 <HAL_DMA_Init+0xda>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004004:	f7ff fc0e 	bl	8003824 <HAL_GetTick>
 8004008:	1b80      	subs	r0, r0, r6
 800400a:	2805      	cmp	r0, #5
 800400c:	f200 8142 	bhi.w	8004294 <HAL_DMA_Init+0x35c>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004010:	682c      	ldr	r4, [r5, #0]
 8004012:	6823      	ldr	r3, [r4, #0]
 8004014:	07df      	lsls	r7, r3, #31
 8004016:	d4f5      	bmi.n	8004004 <HAL_DMA_Init+0xcc>
    registerValue |=  hdma->Init.Direction           |
 8004018:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800401c:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 800401e:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004020:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004022:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004024:	430b      	orrs	r3, r1
 8004026:	6969      	ldr	r1, [r5, #20]
 8004028:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800402a:	69e9      	ldr	r1, [r5, #28]
 800402c:	4313      	orrs	r3, r2
 800402e:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004030:	4976      	ldr	r1, [pc, #472]	@ (800420c <HAL_DMA_Init+0x2d4>)
 8004032:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 8004034:	6a28      	ldr	r0, [r5, #32]
 8004036:	4303      	orrs	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004038:	4875      	ldr	r0, [pc, #468]	@ (8004210 <HAL_DMA_Init+0x2d8>)
    registerValue |=  hdma->Init.Direction           |
 800403a:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800403c:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 800403e:	2904      	cmp	r1, #4
 8004040:	f000 813d 	beq.w	80042be <HAL_DMA_Init+0x386>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004044:	6800      	ldr	r0, [r0, #0]
 8004046:	f36f 000f 	bfc	r0, #0, #16
 800404a:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 800404e:	f080 80f1 	bcs.w	8004234 <HAL_DMA_Init+0x2fc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004052:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004054:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004056:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 800405a:	430b      	orrs	r3, r1
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800405c:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800405e:	4628      	mov	r0, r5
 8004060:	f7ff fe80 	bl	8003d64 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004064:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8004066:	233f      	movs	r3, #63	@ 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004068:	496a      	ldr	r1, [pc, #424]	@ (8004214 <HAL_DMA_Init+0x2dc>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800406a:	f002 021f 	and.w	r2, r2, #31
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800406e:	4f6a      	ldr	r7, [pc, #424]	@ (8004218 <HAL_DMA_Init+0x2e0>)
 8004070:	1a61      	subs	r1, r4, r1
 8004072:	4e6a      	ldr	r6, [pc, #424]	@ (800421c <HAL_DMA_Init+0x2e4>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004074:	4093      	lsls	r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004076:	4a6a      	ldr	r2, [pc, #424]	@ (8004220 <HAL_DMA_Init+0x2e8>)
 8004078:	fab1 f181 	clz	r1, r1
 800407c:	1be7      	subs	r7, r4, r7
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800407e:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004080:	eba4 0a02 	sub.w	sl, r4, r2
 8004084:	4b67      	ldr	r3, [pc, #412]	@ (8004224 <HAL_DMA_Init+0x2ec>)
 8004086:	0949      	lsrs	r1, r1, #5
 8004088:	4a5e      	ldr	r2, [pc, #376]	@ (8004204 <HAL_DMA_Init+0x2cc>)
 800408a:	faba fa8a 	clz	sl, sl
 800408e:	eba4 0903 	sub.w	r9, r4, r3
 8004092:	4b5b      	ldr	r3, [pc, #364]	@ (8004200 <HAL_DMA_Init+0x2c8>)
 8004094:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8004098:	fab7 f787 	clz	r7, r7
 800409c:	4294      	cmp	r4, r2
 800409e:	bf18      	it	ne
 80040a0:	429c      	cmpne	r4, r3
 80040a2:	f102 0218 	add.w	r2, r2, #24
 80040a6:	fab9 f989 	clz	r9, r9
 80040aa:	eba4 0606 	sub.w	r6, r4, r6
 80040ae:	bf0c      	ite	eq
 80040b0:	2301      	moveq	r3, #1
 80040b2:	2300      	movne	r3, #0
 80040b4:	ea4f 1959 	mov.w	r9, r9, lsr #5
 80040b8:	fab6 f686 	clz	r6, r6
 80040bc:	4294      	cmp	r4, r2
 80040be:	bf08      	it	eq
 80040c0:	f043 0301 	orreq.w	r3, r3, #1
 80040c4:	3218      	adds	r2, #24
 80040c6:	097f      	lsrs	r7, r7, #5
 80040c8:	4294      	cmp	r4, r2
 80040ca:	bf08      	it	eq
 80040cc:	f043 0301 	orreq.w	r3, r3, #1
 80040d0:	3218      	adds	r2, #24
 80040d2:	0976      	lsrs	r6, r6, #5
 80040d4:	4294      	cmp	r4, r2
 80040d6:	bf08      	it	eq
 80040d8:	f043 0301 	orreq.w	r3, r3, #1
 80040dc:	3218      	adds	r2, #24
 80040de:	4294      	cmp	r4, r2
 80040e0:	bf08      	it	eq
 80040e2:	f043 0301 	orreq.w	r3, r3, #1
 80040e6:	3218      	adds	r2, #24
 80040e8:	4294      	cmp	r4, r2
 80040ea:	bf08      	it	eq
 80040ec:	f043 0301 	orreq.w	r3, r3, #1
 80040f0:	3218      	adds	r2, #24
 80040f2:	4294      	cmp	r4, r2
 80040f4:	bf08      	it	eq
 80040f6:	f043 0301 	orreq.w	r3, r3, #1
 80040fa:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80040fe:	4294      	cmp	r4, r2
 8004100:	bf08      	it	eq
 8004102:	f043 0301 	orreq.w	r3, r3, #1
 8004106:	3218      	adds	r2, #24
 8004108:	4294      	cmp	r4, r2
 800410a:	bf08      	it	eq
 800410c:	f043 0301 	orreq.w	r3, r3, #1
 8004110:	3218      	adds	r2, #24
 8004112:	4294      	cmp	r4, r2
 8004114:	bf08      	it	eq
 8004116:	f043 0301 	orreq.w	r3, r3, #1
 800411a:	3218      	adds	r2, #24
 800411c:	4294      	cmp	r4, r2
 800411e:	bf08      	it	eq
 8004120:	f043 0301 	orreq.w	r3, r3, #1
 8004124:	3218      	adds	r2, #24
 8004126:	4294      	cmp	r4, r2
 8004128:	bf08      	it	eq
 800412a:	f043 0301 	orreq.w	r3, r3, #1
 800412e:	3218      	adds	r2, #24
 8004130:	4294      	cmp	r4, r2
 8004132:	bf08      	it	eq
 8004134:	f043 0301 	orreq.w	r3, r3, #1
 8004138:	3218      	adds	r2, #24
 800413a:	4294      	cmp	r4, r2
 800413c:	bf08      	it	eq
 800413e:	f043 0301 	orreq.w	r3, r3, #1
 8004142:	3218      	adds	r2, #24
 8004144:	4294      	cmp	r4, r2
 8004146:	bf08      	it	eq
 8004148:	f043 0301 	orreq.w	r3, r3, #1
 800414c:	4a36      	ldr	r2, [pc, #216]	@ (8004228 <HAL_DMA_Init+0x2f0>)
 800414e:	ea4a 0303 	orr.w	r3, sl, r3
 8004152:	eba4 0802 	sub.w	r8, r4, r2
 8004156:	323c      	adds	r2, #60	@ 0x3c
 8004158:	430b      	orrs	r3, r1
 800415a:	fab8 f888 	clz	r8, r8
 800415e:	eba4 0b02 	sub.w	fp, r4, r2
 8004162:	3214      	adds	r2, #20
 8004164:	ea49 0303 	orr.w	r3, r9, r3
 8004168:	ea4f 1858 	mov.w	r8, r8, lsr #5
 800416c:	fabb fb8b 	clz	fp, fp
 8004170:	1aa2      	subs	r2, r4, r2
 8004172:	ea48 0303 	orr.w	r3, r8, r3
 8004176:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 800417a:	fab2 f282 	clz	r2, r2
 800417e:	433b      	orrs	r3, r7
 8004180:	0952      	lsrs	r2, r2, #5
 8004182:	4333      	orrs	r3, r6
 8004184:	9201      	str	r2, [sp, #4]
 8004186:	ea5b 0303 	orrs.w	r3, fp, r3
 800418a:	d100      	bne.n	800418e <HAL_DMA_Init+0x256>
 800418c:	b382      	cbz	r2, 80041f0 <HAL_DMA_Init+0x2b8>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800418e:	4628      	mov	r0, r5
 8004190:	9100      	str	r1, [sp, #0]
 8004192:	f7ff fe67 	bl	8003e64 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004196:	68ab      	ldr	r3, [r5, #8]
 8004198:	9900      	ldr	r1, [sp, #0]
 800419a:	2b80      	cmp	r3, #128	@ 0x80
 800419c:	f000 8083 	beq.w	80042a6 <HAL_DMA_Init+0x36e>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80041a0:	686a      	ldr	r2, [r5, #4]
 80041a2:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 80041a4:	b2d0      	uxtb	r0, r2
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80041a6:	3a01      	subs	r2, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041a8:	e9d5 4c19 	ldrd	r4, ip, [r5, #100]	@ 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80041ac:	2a07      	cmp	r2, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80041ae:	6018      	str	r0, [r3, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041b0:	f8c4 c004 	str.w	ip, [r4, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80041b4:	d87e      	bhi.n	80042b4 <HAL_DMA_Init+0x37c>
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80041b6:	ea4a 0a01 	orr.w	sl, sl, r1
  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80041ba:	1e44      	subs	r4, r0, #1
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80041bc:	ea49 090a 	orr.w	r9, r9, sl
 80041c0:	ea48 0809 	orr.w	r8, r8, r9
 80041c4:	ea47 0708 	orr.w	r7, r7, r8
 80041c8:	433e      	orrs	r6, r7
 80041ca:	ea5b 0606 	orrs.w	r6, fp, r6
 80041ce:	d103      	bne.n	80041d8 <HAL_DMA_Init+0x2a0>
 80041d0:	9b01      	ldr	r3, [sp, #4]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	f000 811d 	beq.w	8004412 <HAL_DMA_Init+0x4da>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80041d8:	4a14      	ldr	r2, [pc, #80]	@ (800422c <HAL_DMA_Init+0x2f4>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80041da:	4915      	ldr	r1, [pc, #84]	@ (8004230 <HAL_DMA_Init+0x2f8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80041dc:	4402      	add	r2, r0
 80041de:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80041e0:	2301      	movs	r3, #1
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80041e2:	2000      	movs	r0, #0
    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80041e4:	40a3      	lsls	r3, r4
 80041e6:	e9c5 211b 	strd	r2, r1, [r5, #108]	@ 0x6c
 80041ea:	676b      	str	r3, [r5, #116]	@ 0x74
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80041ec:	6010      	str	r0, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041ee:	604b      	str	r3, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041f0:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80041f2:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041f4:	6568      	str	r0, [r5, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80041f6:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
}
 80041fa:	b003      	add	sp, #12
 80041fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004200:	40020010 	.word	0x40020010
 8004204:	40020028 	.word	0x40020028
 8004208:	400204b8 	.word	0x400204b8
 800420c:	fe10803f 	.word	0xfe10803f
 8004210:	5c001000 	.word	0x5c001000
 8004214:	5802541c 	.word	0x5802541c
 8004218:	58025458 	.word	0x58025458
 800421c:	5802546c 	.word	0x5802546c
 8004220:	58025408 	.word	0x58025408
 8004224:	58025430 	.word	0x58025430
 8004228:	58025444 	.word	0x58025444
 800422c:	1600963f 	.word	0x1600963f
 8004230:	58025940 	.word	0x58025940
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004234:	6868      	ldr	r0, [r5, #4]
 8004236:	282e      	cmp	r0, #46	@ 0x2e
 8004238:	d932      	bls.n	80042a0 <HAL_DMA_Init+0x368>
 800423a:	383f      	subs	r0, #63	@ 0x3f
 800423c:	2813      	cmp	r0, #19
 800423e:	d806      	bhi.n	800424e <HAL_DMA_Init+0x316>
 8004240:	4e7a      	ldr	r6, [pc, #488]	@ (800442c <HAL_DMA_Init+0x4f4>)
 8004242:	fa26 f000 	lsr.w	r0, r6, r0
 8004246:	07c0      	lsls	r0, r0, #31
 8004248:	d501      	bpl.n	800424e <HAL_DMA_Init+0x316>
        registerValue |= DMA_SxCR_TRBUFF;
 800424a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800424e:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004250:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004252:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004254:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8004258:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800425c:	f47f aefe 	bne.w	800405c <HAL_DMA_Init+0x124>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004260:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8004262:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8004264:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004266:	2800      	cmp	r0, #0
 8004268:	f43f aef8 	beq.w	800405c <HAL_DMA_Init+0x124>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800426c:	2a00      	cmp	r2, #0
 800426e:	d138      	bne.n	80042e2 <HAL_DMA_Init+0x3aa>
    switch (hdma->Init.FIFOThreshold)
 8004270:	2901      	cmp	r1, #1
 8004272:	d04d      	beq.n	8004310 <HAL_DMA_Init+0x3d8>
 8004274:	f031 0202 	bics.w	r2, r1, #2
 8004278:	f47f aef0 	bne.w	800405c <HAL_DMA_Init+0x124>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800427c:	01c2      	lsls	r2, r0, #7
 800427e:	f57f aeed 	bpl.w	800405c <HAL_DMA_Init+0x124>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004282:	2240      	movs	r2, #64	@ 0x40
          hdma->State = HAL_DMA_STATE_READY;
 8004284:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004286:	656a      	str	r2, [r5, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8004288:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 800428c:	2001      	movs	r0, #1
}
 800428e:	b003      	add	sp, #12
 8004290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004294:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8004296:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004298:	656a      	str	r2, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 800429a:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
        return HAL_ERROR;
 800429e:	e7f5      	b.n	800428c <HAL_DMA_Init+0x354>
 80042a0:	2828      	cmp	r0, #40	@ 0x28
 80042a2:	d9d4      	bls.n	800424e <HAL_DMA_Init+0x316>
 80042a4:	e7d1      	b.n	800424a <HAL_DMA_Init+0x312>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80042a6:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042a8:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 80042aa:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	@ 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80042ae:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80042b0:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042b2:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 80042b4:	2300      	movs	r3, #0
 80042b6:	e9c5 331b 	strd	r3, r3, [r5, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80042ba:	676b      	str	r3, [r5, #116]	@ 0x74
 80042bc:	e798      	b.n	80041f0 <HAL_DMA_Init+0x2b8>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80042be:	6806      	ldr	r6, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80042c0:	e9d5 070b 	ldrd	r0, r7, [r5, #44]	@ 0x2c
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80042c4:	f36f 060f 	bfc	r6, #0, #16
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80042c8:	4307      	orrs	r7, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80042ca:	f1b6 5f00 	cmp.w	r6, #536870912	@ 0x20000000
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80042ce:	ea43 0307 	orr.w	r3, r3, r7
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80042d2:	d2af      	bcs.n	8004234 <HAL_DMA_Init+0x2fc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80042d4:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80042d6:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80042d8:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80042dc:	f043 0304 	orr.w	r3, r3, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042e0:	e7bf      	b.n	8004262 <HAL_DMA_Init+0x32a>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80042e2:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80042e6:	d004      	beq.n	80042f2 <HAL_DMA_Init+0x3ba>
    switch (hdma->Init.FIFOThreshold)
 80042e8:	2902      	cmp	r1, #2
 80042ea:	d9ca      	bls.n	8004282 <HAL_DMA_Init+0x34a>
 80042ec:	2903      	cmp	r1, #3
 80042ee:	d0c5      	beq.n	800427c <HAL_DMA_Init+0x344>
 80042f0:	e6b4      	b.n	800405c <HAL_DMA_Init+0x124>
    switch (hdma->Init.FIFOThreshold)
 80042f2:	2903      	cmp	r1, #3
 80042f4:	f63f aeb2 	bhi.w	800405c <HAL_DMA_Init+0x124>
 80042f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004300 <HAL_DMA_Init+0x3c8>)
 80042fa:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 80042fe:	bf00      	nop
 8004300:	08004283 	.word	0x08004283
 8004304:	0800427d 	.word	0x0800427d
 8004308:	08004283 	.word	0x08004283
 800430c:	08004311 	.word	0x08004311
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004310:	f1b0 7fc0 	cmp.w	r0, #25165824	@ 0x1800000
 8004314:	f47f aea2 	bne.w	800405c <HAL_DMA_Init+0x124>
 8004318:	e7b3      	b.n	8004282 <HAL_DMA_Init+0x34a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800431a:	4a45      	ldr	r2, [pc, #276]	@ (8004430 <HAL_DMA_Init+0x4f8>)
 800431c:	4945      	ldr	r1, [pc, #276]	@ (8004434 <HAL_DMA_Init+0x4fc>)
 800431e:	4b46      	ldr	r3, [pc, #280]	@ (8004438 <HAL_DMA_Init+0x500>)
 8004320:	eba4 0a02 	sub.w	sl, r4, r2
 8004324:	1a61      	subs	r1, r4, r1
 8004326:	4f45      	ldr	r7, [pc, #276]	@ (800443c <HAL_DMA_Init+0x504>)
 8004328:	eba4 0903 	sub.w	r9, r4, r3
 800432c:	faba fa8a 	clz	sl, sl
 8004330:	3314      	adds	r3, #20
 8004332:	fab1 f181 	clz	r1, r1
 8004336:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 800433a:	fab9 f989 	clz	r9, r9
 800433e:	eba4 0803 	sub.w	r8, r4, r3
 8004342:	0949      	lsrs	r1, r1, #5
 8004344:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8004348:	1be7      	subs	r7, r4, r7
 800434a:	fab8 f888 	clz	r8, r8
 800434e:	ea4a 0301 	orr.w	r3, sl, r1
 8004352:	4e3b      	ldr	r6, [pc, #236]	@ (8004440 <HAL_DMA_Init+0x508>)
 8004354:	3278      	adds	r2, #120	@ 0x78
 8004356:	ea4f 1858 	mov.w	r8, r8, lsr #5
 800435a:	ea49 0303 	orr.w	r3, r9, r3
 800435e:	fab7 f787 	clz	r7, r7
 8004362:	1ba6      	subs	r6, r4, r6
 8004364:	eba4 0b02 	sub.w	fp, r4, r2
 8004368:	ea48 0303 	orr.w	r3, r8, r3
 800436c:	097f      	lsrs	r7, r7, #5
 800436e:	fab6 f686 	clz	r6, r6
 8004372:	3214      	adds	r2, #20
 8004374:	fabb fb8b 	clz	fp, fp
 8004378:	433b      	orrs	r3, r7
 800437a:	0976      	lsrs	r6, r6, #5
 800437c:	1aa2      	subs	r2, r4, r2
 800437e:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 8004382:	4333      	orrs	r3, r6
 8004384:	fab2 f282 	clz	r2, r2
 8004388:	ea5b 0303 	orrs.w	r3, fp, r3
 800438c:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8004390:	9201      	str	r2, [sp, #4]
 8004392:	d101      	bne.n	8004398 <HAL_DMA_Init+0x460>
 8004394:	2a00      	cmp	r2, #0
 8004396:	d043      	beq.n	8004420 <HAL_DMA_Init+0x4e8>
    __HAL_UNLOCK(hdma);
 8004398:	2300      	movs	r3, #0
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800439a:	f8df e0b8 	ldr.w	lr, [pc, #184]	@ 8004454 <HAL_DMA_Init+0x51c>
    __HAL_UNLOCK(hdma);
 800439e:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 80043a2:	2302      	movs	r3, #2
 80043a4:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80043a8:	68ab      	ldr	r3, [r5, #8]
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80043aa:	6822      	ldr	r2, [r4, #0]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80043ac:	2b40      	cmp	r3, #64	@ 0x40
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80043ae:	ea02 0e0e 	and.w	lr, r2, lr
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80043b2:	d033      	beq.n	800441c <HAL_DMA_Init+0x4e4>
 80043b4:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 80043b8:	fab3 f383 	clz	r3, r3
 80043bc:	095b      	lsrs	r3, r3, #5
 80043be:	0398      	lsls	r0, r3, #14
 80043c0:	9100      	str	r1, [sp, #0]
 80043c2:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 80043c6:	ea43 0c02 	orr.w	ip, r3, r2
 80043ca:	696a      	ldr	r2, [r5, #20]
 80043cc:	69ab      	ldr	r3, [r5, #24]
 80043ce:	ea4c 0c02 	orr.w	ip, ip, r2
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80043d2:	4a1c      	ldr	r2, [pc, #112]	@ (8004444 <HAL_DMA_Init+0x50c>)
 80043d4:	ea4c 0c03 	orr.w	ip, ip, r3
 80043d8:	69eb      	ldr	r3, [r5, #28]
 80043da:	4422      	add	r2, r4
 80043dc:	ea4c 0c03 	orr.w	ip, ip, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80043e0:	6a2b      	ldr	r3, [r5, #32]
 80043e2:	ea4e 1313 	orr.w	r3, lr, r3, lsr #4
 80043e6:	ea43 03dc 	orr.w	r3, r3, ip, lsr #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80043ea:	4318      	orrs	r0, r3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80043ec:	4b16      	ldr	r3, [pc, #88]	@ (8004448 <HAL_DMA_Init+0x510>)
 80043ee:	fba3 2302 	umull	r2, r3, r3, r2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80043f2:	6020      	str	r0, [r4, #0]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80043f4:	4628      	mov	r0, r5
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80043f6:	091b      	lsrs	r3, r3, #4
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	65eb      	str	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80043fc:	f7ff fcb2 	bl	8003d64 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004400:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004402:	4602      	mov	r2, r0
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004404:	9900      	ldr	r1, [sp, #0]
 8004406:	f003 001f 	and.w	r0, r3, #31
 800440a:	2301      	movs	r3, #1
 800440c:	4083      	lsls	r3, r0
 800440e:	6053      	str	r3, [r2, #4]
 8004410:	e6bd      	b.n	800418e <HAL_DMA_Init+0x256>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004412:	4a0e      	ldr	r2, [pc, #56]	@ (800444c <HAL_DMA_Init+0x514>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004414:	490e      	ldr	r1, [pc, #56]	@ (8004450 <HAL_DMA_Init+0x518>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004416:	4402      	add	r2, r0
 8004418:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800441a:	e6e1      	b.n	80041e0 <HAL_DMA_Init+0x2a8>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800441c:	2010      	movs	r0, #16
 800441e:	e7cf      	b.n	80043c0 <HAL_DMA_Init+0x488>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004420:	2240      	movs	r2, #64	@ 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004422:	2303      	movs	r3, #3
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004424:	656a      	str	r2, [r5, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004426:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 800442a:	e72f      	b.n	800428c <HAL_DMA_Init+0x354>
 800442c:	000f030f 	.word	0x000f030f
 8004430:	58025408 	.word	0x58025408
 8004434:	5802541c 	.word	0x5802541c
 8004438:	58025430 	.word	0x58025430
 800443c:	58025458 	.word	0x58025458
 8004440:	5802546c 	.word	0x5802546c
 8004444:	a7fdabf8 	.word	0xa7fdabf8
 8004448:	cccccccd 	.word	0xcccccccd
 800444c:	1000823f 	.word	0x1000823f
 8004450:	40020940 	.word	0x40020940
 8004454:	fffe000f 	.word	0xfffe000f

08004458 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8004458:	2800      	cmp	r0, #0
 800445a:	f000 8221 	beq.w	80048a0 <HAL_DMA_Start_IT+0x448>
{
 800445e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(hdma);
 8004462:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
 8004466:	2c01      	cmp	r4, #1
 8004468:	f000 8217 	beq.w	800489a <HAL_DMA_Start_IT+0x442>
 800446c:	2401      	movs	r4, #1
 800446e:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8004472:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
 8004476:	2c01      	cmp	r4, #1
 8004478:	d008      	beq.n	800448c <HAL_DMA_Start_IT+0x34>
    __HAL_UNLOCK(hdma);
 800447a:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800447c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    __HAL_UNLOCK(hdma);
 8004480:	f880 2034 	strb.w	r2, [r0, #52]	@ 0x34
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004484:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8004486:	2001      	movs	r0, #1
}
 8004488:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800448c:	2402      	movs	r4, #2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800448e:	4e69      	ldr	r6, [pc, #420]	@ (8004634 <HAL_DMA_Start_IT+0x1dc>)
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004490:	f8df e1a8 	ldr.w	lr, [pc, #424]	@ 800463c <HAL_DMA_Start_IT+0x1e4>
    hdma->State = HAL_DMA_STATE_BUSY;
 8004494:	f880 4035 	strb.w	r4, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004498:	2400      	movs	r4, #0
    __HAL_DMA_DISABLE(hdma);
 800449a:	4d67      	ldr	r5, [pc, #412]	@ (8004638 <HAL_DMA_Start_IT+0x1e0>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800449c:	6544      	str	r4, [r0, #84]	@ 0x54
    __HAL_DMA_DISABLE(hdma);
 800449e:	6804      	ldr	r4, [r0, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80044a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004650 <HAL_DMA_Start_IT+0x1f8>
 80044a4:	4574      	cmp	r4, lr
 80044a6:	bf18      	it	ne
 80044a8:	42b4      	cmpne	r4, r6
    __HAL_DMA_DISABLE(hdma);
 80044aa:	f8df c1a8 	ldr.w	ip, [pc, #424]	@ 8004654 <HAL_DMA_Start_IT+0x1fc>
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044ae:	f8d0 a058 	ldr.w	sl, [r0, #88]	@ 0x58
 80044b2:	bf0c      	ite	eq
 80044b4:	2601      	moveq	r6, #1
 80044b6:	2600      	movne	r6, #0
 80044b8:	4544      	cmp	r4, r8
 80044ba:	bf14      	ite	ne
 80044bc:	46b1      	movne	r9, r6
 80044be:	f046 0901 	orreq.w	r9, r6, #1
    __HAL_DMA_DISABLE(hdma);
 80044c2:	42ac      	cmp	r4, r5
 80044c4:	bf18      	it	ne
 80044c6:	4564      	cmpne	r4, ip
 80044c8:	bf0c      	ite	eq
 80044ca:	2501      	moveq	r5, #1
 80044cc:	2500      	movne	r5, #0
 80044ce:	f040 80c3 	bne.w	8004658 <HAL_DMA_Start_IT+0x200>
 80044d2:	f8d4 c000 	ldr.w	ip, [r4]
 80044d6:	f02c 0c01 	bic.w	ip, ip, #1
 80044da:	f8c4 c000 	str.w	ip, [r4]
    if(hdma->DMAmuxRequestGen != 0U)
 80044de:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044e2:	e9d0 7619 	ldrd	r7, r6, [r0, #100]	@ 0x64
 80044e6:	607e      	str	r6, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80044e8:	f1bc 0f00 	cmp.w	ip, #0
 80044ec:	d007      	beq.n	80044fe <HAL_DMA_Start_IT+0xa6>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044ee:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 80044f2:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80044f4:	b91d      	cbnz	r5, 80044fe <HAL_DMA_Start_IT+0xa6>
 80044f6:	f1b9 0f00 	cmp.w	r9, #0
 80044fa:	f000 8130 	beq.w	800475e <HAL_DMA_Start_IT+0x306>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80044fe:	6dc7      	ldr	r7, [r0, #92]	@ 0x5c
 8004500:	f04f 0e3f 	mov.w	lr, #63	@ 0x3f
 8004504:	f007 081f 	and.w	r8, r7, #31
 8004508:	fa0e fe08 	lsl.w	lr, lr, r8
 800450c:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004510:	6827      	ldr	r7, [r4, #0]
 8004512:	f427 2780 	bic.w	r7, r7, #262144	@ 0x40000
 8004516:	6027      	str	r7, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004518:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800451a:	6883      	ldr	r3, [r0, #8]
 800451c:	2b40      	cmp	r3, #64	@ 0x40
 800451e:	f000 81c1 	beq.w	80048a4 <HAL_DMA_Start_IT+0x44c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004522:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004524:	60e2      	str	r2, [r4, #12]
      if(hdma->XferHalfCpltCallback != NULL)
 8004526:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004528:	2d00      	cmp	r5, #0
 800452a:	f040 81a1 	bne.w	8004870 <HAL_DMA_Start_IT+0x418>
 800452e:	4b43      	ldr	r3, [pc, #268]	@ (800463c <HAL_DMA_Start_IT+0x1e4>)
 8004530:	429c      	cmp	r4, r3
 8004532:	f000 81de 	beq.w	80048f2 <HAL_DMA_Start_IT+0x49a>
 8004536:	3318      	adds	r3, #24
 8004538:	429c      	cmp	r4, r3
 800453a:	f000 81f6 	beq.w	800492a <HAL_DMA_Start_IT+0x4d2>
 800453e:	f1b9 0f00 	cmp.w	r9, #0
 8004542:	f040 81c7 	bne.w	80048d4 <HAL_DMA_Start_IT+0x47c>
 8004546:	4b3e      	ldr	r3, [pc, #248]	@ (8004640 <HAL_DMA_Start_IT+0x1e8>)
 8004548:	429c      	cmp	r4, r3
 800454a:	f000 8201 	beq.w	8004950 <HAL_DMA_Start_IT+0x4f8>
 800454e:	4b3d      	ldr	r3, [pc, #244]	@ (8004644 <HAL_DMA_Start_IT+0x1ec>)
 8004550:	429c      	cmp	r4, r3
 8004552:	f000 8209 	beq.w	8004968 <HAL_DMA_Start_IT+0x510>
 8004556:	3318      	adds	r3, #24
 8004558:	429c      	cmp	r4, r3
 800455a:	f000 8223 	beq.w	80049a4 <HAL_DMA_Start_IT+0x54c>
 800455e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8004562:	429c      	cmp	r4, r3
 8004564:	f000 8233 	beq.w	80049ce <HAL_DMA_Start_IT+0x576>
 8004568:	3318      	adds	r3, #24
 800456a:	429c      	cmp	r4, r3
 800456c:	f000 8242 	beq.w	80049f4 <HAL_DMA_Start_IT+0x59c>
 8004570:	3318      	adds	r3, #24
 8004572:	429c      	cmp	r4, r3
 8004574:	f000 8249 	beq.w	8004a0a <HAL_DMA_Start_IT+0x5b2>
 8004578:	3318      	adds	r3, #24
 800457a:	429c      	cmp	r4, r3
 800457c:	f000 8250 	beq.w	8004a20 <HAL_DMA_Start_IT+0x5c8>
 8004580:	3318      	adds	r3, #24
 8004582:	429c      	cmp	r4, r3
 8004584:	f000 8257 	beq.w	8004a36 <HAL_DMA_Start_IT+0x5de>
 8004588:	3318      	adds	r3, #24
 800458a:	429c      	cmp	r4, r3
 800458c:	f000 8267 	beq.w	8004a5e <HAL_DMA_Start_IT+0x606>
 8004590:	3318      	adds	r3, #24
 8004592:	429c      	cmp	r4, r3
 8004594:	f000 8265 	beq.w	8004a62 <HAL_DMA_Start_IT+0x60a>
 8004598:	3318      	adds	r3, #24
 800459a:	429c      	cmp	r4, r3
 800459c:	f000 8275 	beq.w	8004a8a <HAL_DMA_Start_IT+0x632>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80045a0:	6823      	ldr	r3, [r4, #0]
 80045a2:	f023 030e 	bic.w	r3, r3, #14
 80045a6:	f043 030a 	orr.w	r3, r3, #10
 80045aa:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80045ac:	b11a      	cbz	r2, 80045b6 <HAL_DMA_Start_IT+0x15e>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80045ae:	6823      	ldr	r3, [r4, #0]
 80045b0:	f043 0304 	orr.w	r3, r3, #4
 80045b4:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80045b6:	4b24      	ldr	r3, [pc, #144]	@ (8004648 <HAL_DMA_Start_IT+0x1f0>)
 80045b8:	4a24      	ldr	r2, [pc, #144]	@ (800464c <HAL_DMA_Start_IT+0x1f4>)
 80045ba:	4294      	cmp	r4, r2
 80045bc:	bf18      	it	ne
 80045be:	429c      	cmpne	r4, r3
 80045c0:	f102 0214 	add.w	r2, r2, #20
 80045c4:	bf0c      	ite	eq
 80045c6:	2301      	moveq	r3, #1
 80045c8:	2300      	movne	r3, #0
 80045ca:	4294      	cmp	r4, r2
 80045cc:	bf08      	it	eq
 80045ce:	f043 0301 	orreq.w	r3, r3, #1
 80045d2:	3214      	adds	r2, #20
 80045d4:	4294      	cmp	r4, r2
 80045d6:	bf08      	it	eq
 80045d8:	f043 0301 	orreq.w	r3, r3, #1
 80045dc:	3214      	adds	r2, #20
 80045de:	4294      	cmp	r4, r2
 80045e0:	bf08      	it	eq
 80045e2:	f043 0301 	orreq.w	r3, r3, #1
 80045e6:	3214      	adds	r2, #20
 80045e8:	4294      	cmp	r4, r2
 80045ea:	bf08      	it	eq
 80045ec:	f043 0301 	orreq.w	r3, r3, #1
 80045f0:	3214      	adds	r2, #20
 80045f2:	4294      	cmp	r4, r2
 80045f4:	bf08      	it	eq
 80045f6:	f043 0301 	orreq.w	r3, r3, #1
 80045fa:	3214      	adds	r2, #20
 80045fc:	4294      	cmp	r4, r2
 80045fe:	bf08      	it	eq
 8004600:	f043 0301 	orreq.w	r3, r3, #1
 8004604:	b17b      	cbz	r3, 8004626 <HAL_DMA_Start_IT+0x1ce>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004606:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8004608:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	03d2      	lsls	r2, r2, #15
 8004610:	f100 813e 	bmi.w	8004890 <HAL_DMA_Start_IT+0x438>
      if(hdma->DMAmuxRequestGen != 0U)
 8004614:	f1bc 0f00 	cmp.w	ip, #0
 8004618:	d005      	beq.n	8004626 <HAL_DMA_Start_IT+0x1ce>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800461a:	f8dc 3000 	ldr.w	r3, [ip]
 800461e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004622:	f8cc 3000 	str.w	r3, [ip]
    __HAL_DMA_ENABLE(hdma);
 8004626:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004628:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800462a:	f043 0301 	orr.w	r3, r3, #1
 800462e:	6023      	str	r3, [r4, #0]
}
 8004630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004634:	40020070 	.word	0x40020070
 8004638:	40020028 	.word	0x40020028
 800463c:	40020040 	.word	0x40020040
 8004640:	40020088 	.word	0x40020088
 8004644:	400200a0 	.word	0x400200a0
 8004648:	58025408 	.word	0x58025408
 800464c:	5802541c 	.word	0x5802541c
 8004650:	40020058 	.word	0x40020058
 8004654:	40020010 	.word	0x40020010
    __HAL_DMA_DISABLE(hdma);
 8004658:	4574      	cmp	r4, lr
 800465a:	f000 8154 	beq.w	8004906 <HAL_DMA_Start_IT+0x4ae>
 800465e:	4544      	cmp	r4, r8
 8004660:	f000 815a 	beq.w	8004918 <HAL_DMA_Start_IT+0x4c0>
 8004664:	f1b9 0f00 	cmp.w	r9, #0
 8004668:	f040 811f 	bne.w	80048aa <HAL_DMA_Start_IT+0x452>
 800466c:	f8df c434 	ldr.w	ip, [pc, #1076]	@ 8004aa4 <HAL_DMA_Start_IT+0x64c>
 8004670:	4564      	cmp	r4, ip
 8004672:	f000 8164 	beq.w	800493e <HAL_DMA_Start_IT+0x4e6>
 8004676:	f10c 0c18 	add.w	ip, ip, #24
 800467a:	4564      	cmp	r4, ip
 800467c:	f000 8180 	beq.w	8004980 <HAL_DMA_Start_IT+0x528>
 8004680:	f10c 0c18 	add.w	ip, ip, #24
 8004684:	4564      	cmp	r4, ip
 8004686:	f000 8184 	beq.w	8004992 <HAL_DMA_Start_IT+0x53a>
 800468a:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 800468e:	4564      	cmp	r4, ip
 8004690:	f000 8194 	beq.w	80049bc <HAL_DMA_Start_IT+0x564>
 8004694:	f10c 0c18 	add.w	ip, ip, #24
 8004698:	4564      	cmp	r4, ip
 800469a:	f000 81a2 	beq.w	80049e2 <HAL_DMA_Start_IT+0x58a>
 800469e:	f10c 0c18 	add.w	ip, ip, #24
 80046a2:	4564      	cmp	r4, ip
 80046a4:	f000 81b3 	beq.w	8004a0e <HAL_DMA_Start_IT+0x5b6>
 80046a8:	f10c 0c18 	add.w	ip, ip, #24
 80046ac:	4564      	cmp	r4, ip
 80046ae:	f000 81b9 	beq.w	8004a24 <HAL_DMA_Start_IT+0x5cc>
 80046b2:	f10c 0c18 	add.w	ip, ip, #24
 80046b6:	4564      	cmp	r4, ip
 80046b8:	f000 81bf 	beq.w	8004a3a <HAL_DMA_Start_IT+0x5e2>
 80046bc:	f10c 0c18 	add.w	ip, ip, #24
 80046c0:	4564      	cmp	r4, ip
 80046c2:	f000 81c3 	beq.w	8004a4c <HAL_DMA_Start_IT+0x5f4>
 80046c6:	f10c 0c18 	add.w	ip, ip, #24
 80046ca:	4564      	cmp	r4, ip
 80046cc:	f000 81cb 	beq.w	8004a66 <HAL_DMA_Start_IT+0x60e>
 80046d0:	f10c 0c18 	add.w	ip, ip, #24
 80046d4:	4564      	cmp	r4, ip
 80046d6:	f000 81cf 	beq.w	8004a78 <HAL_DMA_Start_IT+0x620>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80046da:	f8df c3cc 	ldr.w	ip, [pc, #972]	@ 8004aa8 <HAL_DMA_Start_IT+0x650>
 80046de:	f8df e3cc 	ldr.w	lr, [pc, #972]	@ 8004aac <HAL_DMA_Start_IT+0x654>
 80046e2:	4574      	cmp	r4, lr
 80046e4:	bf18      	it	ne
 80046e6:	4564      	cmpne	r4, ip
 80046e8:	f10e 0e28 	add.w	lr, lr, #40	@ 0x28
 80046ec:	bf0c      	ite	eq
 80046ee:	f04f 0c01 	moveq.w	ip, #1
 80046f2:	f04f 0c00 	movne.w	ip, #0
 80046f6:	4574      	cmp	r4, lr
 80046f8:	bf08      	it	eq
 80046fa:	f04c 0c01 	orreq.w	ip, ip, #1
 80046fe:	f10e 0e14 	add.w	lr, lr, #20
 8004702:	4574      	cmp	r4, lr
 8004704:	bf08      	it	eq
 8004706:	f04c 0c01 	orreq.w	ip, ip, #1
 800470a:	f10e 0e14 	add.w	lr, lr, #20
 800470e:	4574      	cmp	r4, lr
 8004710:	bf08      	it	eq
 8004712:	f04c 0c01 	orreq.w	ip, ip, #1
 8004716:	f10e 0e14 	add.w	lr, lr, #20
 800471a:	4574      	cmp	r4, lr
 800471c:	bf08      	it	eq
 800471e:	f04c 0c01 	orreq.w	ip, ip, #1
    __HAL_DMA_DISABLE(hdma);
 8004722:	f8d4 e000 	ldr.w	lr, [r4]
 8004726:	f02e 0e01 	bic.w	lr, lr, #1
 800472a:	f8c4 e000 	str.w	lr, [r4]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800472e:	f8df e380 	ldr.w	lr, [pc, #896]	@ 8004ab0 <HAL_DMA_Start_IT+0x658>
 8004732:	4574      	cmp	r4, lr
 8004734:	bf08      	it	eq
 8004736:	f04c 0c01 	orreq.w	ip, ip, #1
 800473a:	f1bc 0f00 	cmp.w	ip, #0
 800473e:	d103      	bne.n	8004748 <HAL_DMA_Start_IT+0x2f0>
 8004740:	f8df c370 	ldr.w	ip, [pc, #880]	@ 8004ab4 <HAL_DMA_Start_IT+0x65c>
 8004744:	4564      	cmp	r4, ip
 8004746:	d14f      	bne.n	80047e8 <HAL_DMA_Start_IT+0x390>
    if(hdma->DMAmuxRequestGen != 0U)
 8004748:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800474c:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 8004750:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004752:	f1bc 0f00 	cmp.w	ip, #0
 8004756:	d002      	beq.n	800475e <HAL_DMA_Start_IT+0x306>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004758:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 800475c:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800475e:	f8df e344 	ldr.w	lr, [pc, #836]	@ 8004aa4 <HAL_DMA_Start_IT+0x64c>
 8004762:	f8df 8354 	ldr.w	r8, [pc, #852]	@ 8004ab8 <HAL_DMA_Start_IT+0x660>
 8004766:	4544      	cmp	r4, r8
 8004768:	bf18      	it	ne
 800476a:	4574      	cmpne	r4, lr
 800476c:	f108 0818 	add.w	r8, r8, #24
 8004770:	bf0c      	ite	eq
 8004772:	f04f 0e01 	moveq.w	lr, #1
 8004776:	f04f 0e00 	movne.w	lr, #0
 800477a:	4544      	cmp	r4, r8
 800477c:	bf08      	it	eq
 800477e:	f04e 0e01 	orreq.w	lr, lr, #1
 8004782:	f508 7856 	add.w	r8, r8, #856	@ 0x358
 8004786:	4544      	cmp	r4, r8
 8004788:	bf08      	it	eq
 800478a:	f04e 0e01 	orreq.w	lr, lr, #1
 800478e:	f108 0818 	add.w	r8, r8, #24
 8004792:	4544      	cmp	r4, r8
 8004794:	bf08      	it	eq
 8004796:	f04e 0e01 	orreq.w	lr, lr, #1
 800479a:	f108 0818 	add.w	r8, r8, #24
 800479e:	4544      	cmp	r4, r8
 80047a0:	bf08      	it	eq
 80047a2:	f04e 0e01 	orreq.w	lr, lr, #1
 80047a6:	f108 0818 	add.w	r8, r8, #24
 80047aa:	4544      	cmp	r4, r8
 80047ac:	bf08      	it	eq
 80047ae:	f04e 0e01 	orreq.w	lr, lr, #1
 80047b2:	f108 0818 	add.w	r8, r8, #24
 80047b6:	4544      	cmp	r4, r8
 80047b8:	bf08      	it	eq
 80047ba:	f04e 0e01 	orreq.w	lr, lr, #1
 80047be:	f108 0818 	add.w	r8, r8, #24
 80047c2:	4544      	cmp	r4, r8
 80047c4:	bf08      	it	eq
 80047c6:	f04e 0e01 	orreq.w	lr, lr, #1
 80047ca:	f108 0818 	add.w	r8, r8, #24
 80047ce:	4544      	cmp	r4, r8
 80047d0:	bf08      	it	eq
 80047d2:	f04e 0e01 	orreq.w	lr, lr, #1
 80047d6:	f1be 0f00 	cmp.w	lr, #0
 80047da:	f47f ae90 	bne.w	80044fe <HAL_DMA_Start_IT+0xa6>
 80047de:	f8df e2dc 	ldr.w	lr, [pc, #732]	@ 8004abc <HAL_DMA_Start_IT+0x664>
 80047e2:	4574      	cmp	r4, lr
 80047e4:	f43f ae8b 	beq.w	80044fe <HAL_DMA_Start_IT+0xa6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80047e8:	f8df c2c0 	ldr.w	ip, [pc, #704]	@ 8004aac <HAL_DMA_Start_IT+0x654>
 80047ec:	f8df e2b8 	ldr.w	lr, [pc, #696]	@ 8004aa8 <HAL_DMA_Start_IT+0x650>
 80047f0:	4574      	cmp	r4, lr
 80047f2:	bf18      	it	ne
 80047f4:	4564      	cmpne	r4, ip
 80047f6:	f10e 0e14 	add.w	lr, lr, #20
 80047fa:	bf0c      	ite	eq
 80047fc:	f04f 0c01 	moveq.w	ip, #1
 8004800:	f04f 0c00 	movne.w	ip, #0
 8004804:	4574      	cmp	r4, lr
 8004806:	bf08      	it	eq
 8004808:	f04c 0c01 	orreq.w	ip, ip, #1
 800480c:	f10e 0e14 	add.w	lr, lr, #20
 8004810:	4574      	cmp	r4, lr
 8004812:	bf08      	it	eq
 8004814:	f04c 0c01 	orreq.w	ip, ip, #1
 8004818:	f10e 0e14 	add.w	lr, lr, #20
 800481c:	4574      	cmp	r4, lr
 800481e:	bf08      	it	eq
 8004820:	f04c 0c01 	orreq.w	ip, ip, #1
 8004824:	f10e 0e14 	add.w	lr, lr, #20
 8004828:	4574      	cmp	r4, lr
 800482a:	bf08      	it	eq
 800482c:	f04c 0c01 	orreq.w	ip, ip, #1
 8004830:	f10e 0e14 	add.w	lr, lr, #20
 8004834:	4574      	cmp	r4, lr
 8004836:	bf08      	it	eq
 8004838:	f04c 0c01 	orreq.w	ip, ip, #1
 800483c:	f1bc 0f00 	cmp.w	ip, #0
 8004840:	d104      	bne.n	800484c <HAL_DMA_Start_IT+0x3f4>
 8004842:	f8df c270 	ldr.w	ip, [pc, #624]	@ 8004ab4 <HAL_DMA_Start_IT+0x65c>
 8004846:	4564      	cmp	r4, ip
 8004848:	f040 8125 	bne.w	8004a96 <HAL_DMA_Start_IT+0x63e>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800484c:	6dc6      	ldr	r6, [r0, #92]	@ 0x5c
 800484e:	f04f 0c01 	mov.w	ip, #1
 8004852:	f006 0e1f 	and.w	lr, r6, #31
 8004856:	fa0c fc0e 	lsl.w	ip, ip, lr
 800485a:	f8ca c004 	str.w	ip, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800485e:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004860:	6883      	ldr	r3, [r0, #8]
 8004862:	2b40      	cmp	r3, #64	@ 0x40
 8004864:	f000 8113 	beq.w	8004a8e <HAL_DMA_Start_IT+0x636>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004868:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800486a:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800486c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800486e:	e65e      	b.n	800452e <HAL_DMA_Start_IT+0xd6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004870:	6823      	ldr	r3, [r4, #0]
 8004872:	f023 031e 	bic.w	r3, r3, #30
 8004876:	f043 0316 	orr.w	r3, r3, #22
 800487a:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800487c:	b11a      	cbz	r2, 8004886 <HAL_DMA_Start_IT+0x42e>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800487e:	6823      	ldr	r3, [r4, #0]
 8004880:	f043 0308 	orr.w	r3, r3, #8
 8004884:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004886:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	03d2      	lsls	r2, r2, #15
 800488c:	f57f aec2 	bpl.w	8004614 <HAL_DMA_Start_IT+0x1bc>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004896:	601a      	str	r2, [r3, #0]
 8004898:	e6bc      	b.n	8004614 <HAL_DMA_Start_IT+0x1bc>
  __HAL_LOCK(hdma);
 800489a:	2002      	movs	r0, #2
}
 800489c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_ERROR;
 80048a0:	2001      	movs	r0, #1
}
 80048a2:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80048a4:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80048a6:	60e1      	str	r1, [r4, #12]
 80048a8:	e63d      	b.n	8004526 <HAL_DMA_Start_IT+0xce>
    __HAL_DMA_DISABLE(hdma);
 80048aa:	f8df e1f0 	ldr.w	lr, [pc, #496]	@ 8004a9c <HAL_DMA_Start_IT+0x644>
 80048ae:	f8de c070 	ldr.w	ip, [lr, #112]	@ 0x70
 80048b2:	f02c 0c01 	bic.w	ip, ip, #1
 80048b6:	f8ce c070 	str.w	ip, [lr, #112]	@ 0x70
    if(hdma->DMAmuxRequestGen != 0U)
 80048ba:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048be:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 80048c2:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80048c4:	f1bc 0f00 	cmp.w	ip, #0
 80048c8:	f43f ae19 	beq.w	80044fe <HAL_DMA_Start_IT+0xa6>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048cc:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 80048d0:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80048d2:	e614      	b.n	80044fe <HAL_DMA_Start_IT+0xa6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80048d4:	4971      	ldr	r1, [pc, #452]	@ (8004a9c <HAL_DMA_Start_IT+0x644>)
 80048d6:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 80048d8:	f023 031e 	bic.w	r3, r3, #30
 80048dc:	f043 0316 	orr.w	r3, r3, #22
 80048e0:	670b      	str	r3, [r1, #112]	@ 0x70
      if(hdma->XferHalfCpltCallback != NULL)
 80048e2:	2a00      	cmp	r2, #0
 80048e4:	f43f ae8f 	beq.w	8004606 <HAL_DMA_Start_IT+0x1ae>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80048e8:	6823      	ldr	r3, [r4, #0]
 80048ea:	f043 0308 	orr.w	r3, r3, #8
 80048ee:	6023      	str	r3, [r4, #0]
 80048f0:	e689      	b.n	8004606 <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80048f2:	496a      	ldr	r1, [pc, #424]	@ (8004a9c <HAL_DMA_Start_IT+0x644>)
 80048f4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80048f6:	f023 031e 	bic.w	r3, r3, #30
 80048fa:	f043 0316 	orr.w	r3, r3, #22
 80048fe:	640b      	str	r3, [r1, #64]	@ 0x40
      if(hdma->XferHalfCpltCallback != NULL)
 8004900:	2a00      	cmp	r2, #0
 8004902:	d1f1      	bne.n	80048e8 <HAL_DMA_Start_IT+0x490>
 8004904:	e67f      	b.n	8004606 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8004906:	f8df e194 	ldr.w	lr, [pc, #404]	@ 8004a9c <HAL_DMA_Start_IT+0x644>
 800490a:	f8de c040 	ldr.w	ip, [lr, #64]	@ 0x40
 800490e:	f02c 0c01 	bic.w	ip, ip, #1
 8004912:	f8ce c040 	str.w	ip, [lr, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004916:	e5e2      	b.n	80044de <HAL_DMA_Start_IT+0x86>
    __HAL_DMA_DISABLE(hdma);
 8004918:	f8df e180 	ldr.w	lr, [pc, #384]	@ 8004a9c <HAL_DMA_Start_IT+0x644>
 800491c:	f8de c058 	ldr.w	ip, [lr, #88]	@ 0x58
 8004920:	f02c 0c01 	bic.w	ip, ip, #1
 8004924:	f8ce c058 	str.w	ip, [lr, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004928:	e7c7      	b.n	80048ba <HAL_DMA_Start_IT+0x462>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800492a:	495c      	ldr	r1, [pc, #368]	@ (8004a9c <HAL_DMA_Start_IT+0x644>)
 800492c:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 800492e:	f023 031e 	bic.w	r3, r3, #30
 8004932:	f043 0316 	orr.w	r3, r3, #22
 8004936:	658b      	str	r3, [r1, #88]	@ 0x58
      if(hdma->XferHalfCpltCallback != NULL)
 8004938:	2a00      	cmp	r2, #0
 800493a:	d1d5      	bne.n	80048e8 <HAL_DMA_Start_IT+0x490>
 800493c:	e663      	b.n	8004606 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 800493e:	f8df e15c 	ldr.w	lr, [pc, #348]	@ 8004a9c <HAL_DMA_Start_IT+0x644>
 8004942:	f8de c088 	ldr.w	ip, [lr, #136]	@ 0x88
 8004946:	f02c 0c01 	bic.w	ip, ip, #1
 800494a:	f8ce c088 	str.w	ip, [lr, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800494e:	e6fb      	b.n	8004748 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004950:	4952      	ldr	r1, [pc, #328]	@ (8004a9c <HAL_DMA_Start_IT+0x644>)
 8004952:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8004956:	f023 031e 	bic.w	r3, r3, #30
 800495a:	f043 0316 	orr.w	r3, r3, #22
 800495e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      if(hdma->XferHalfCpltCallback != NULL)
 8004962:	2a00      	cmp	r2, #0
 8004964:	d1c0      	bne.n	80048e8 <HAL_DMA_Start_IT+0x490>
 8004966:	e64e      	b.n	8004606 <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004968:	494c      	ldr	r1, [pc, #304]	@ (8004a9c <HAL_DMA_Start_IT+0x644>)
 800496a:	f8d1 30a0 	ldr.w	r3, [r1, #160]	@ 0xa0
 800496e:	f023 031e 	bic.w	r3, r3, #30
 8004972:	f043 0316 	orr.w	r3, r3, #22
 8004976:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
      if(hdma->XferHalfCpltCallback != NULL)
 800497a:	2a00      	cmp	r2, #0
 800497c:	d1b4      	bne.n	80048e8 <HAL_DMA_Start_IT+0x490>
 800497e:	e642      	b.n	8004606 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8004980:	f8df e118 	ldr.w	lr, [pc, #280]	@ 8004a9c <HAL_DMA_Start_IT+0x644>
 8004984:	f8de c0a0 	ldr.w	ip, [lr, #160]	@ 0xa0
 8004988:	f02c 0c01 	bic.w	ip, ip, #1
 800498c:	f8ce c0a0 	str.w	ip, [lr, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004990:	e6da      	b.n	8004748 <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 8004992:	f8df e108 	ldr.w	lr, [pc, #264]	@ 8004a9c <HAL_DMA_Start_IT+0x644>
 8004996:	f8de c0b8 	ldr.w	ip, [lr, #184]	@ 0xb8
 800499a:	f02c 0c01 	bic.w	ip, ip, #1
 800499e:	f8ce c0b8 	str.w	ip, [lr, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80049a2:	e6d1      	b.n	8004748 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80049a4:	493d      	ldr	r1, [pc, #244]	@ (8004a9c <HAL_DMA_Start_IT+0x644>)
 80049a6:	f8d1 30b8 	ldr.w	r3, [r1, #184]	@ 0xb8
 80049aa:	f023 031e 	bic.w	r3, r3, #30
 80049ae:	f043 0316 	orr.w	r3, r3, #22
 80049b2:	f8c1 30b8 	str.w	r3, [r1, #184]	@ 0xb8
      if(hdma->XferHalfCpltCallback != NULL)
 80049b6:	2a00      	cmp	r2, #0
 80049b8:	d196      	bne.n	80048e8 <HAL_DMA_Start_IT+0x490>
 80049ba:	e624      	b.n	8004606 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 80049bc:	f8df e0e0 	ldr.w	lr, [pc, #224]	@ 8004aa0 <HAL_DMA_Start_IT+0x648>
 80049c0:	f8de c010 	ldr.w	ip, [lr, #16]
 80049c4:	f02c 0c01 	bic.w	ip, ip, #1
 80049c8:	f8ce c010 	str.w	ip, [lr, #16]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80049cc:	e6bc      	b.n	8004748 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80049ce:	4934      	ldr	r1, [pc, #208]	@ (8004aa0 <HAL_DMA_Start_IT+0x648>)
 80049d0:	690b      	ldr	r3, [r1, #16]
 80049d2:	f023 031e 	bic.w	r3, r3, #30
 80049d6:	f043 0316 	orr.w	r3, r3, #22
 80049da:	610b      	str	r3, [r1, #16]
      if(hdma->XferHalfCpltCallback != NULL)
 80049dc:	2a00      	cmp	r2, #0
 80049de:	d183      	bne.n	80048e8 <HAL_DMA_Start_IT+0x490>
 80049e0:	e611      	b.n	8004606 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 80049e2:	f8df e0bc 	ldr.w	lr, [pc, #188]	@ 8004aa0 <HAL_DMA_Start_IT+0x648>
 80049e6:	f8de c028 	ldr.w	ip, [lr, #40]	@ 0x28
 80049ea:	f02c 0c01 	bic.w	ip, ip, #1
 80049ee:	f8ce c028 	str.w	ip, [lr, #40]	@ 0x28
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80049f2:	e6a9      	b.n	8004748 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80049f4:	492a      	ldr	r1, [pc, #168]	@ (8004aa0 <HAL_DMA_Start_IT+0x648>)
 80049f6:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80049f8:	f023 031e 	bic.w	r3, r3, #30
 80049fc:	f043 0316 	orr.w	r3, r3, #22
 8004a00:	628b      	str	r3, [r1, #40]	@ 0x28
      if(hdma->XferHalfCpltCallback != NULL)
 8004a02:	2a00      	cmp	r2, #0
 8004a04:	f47f af70 	bne.w	80048e8 <HAL_DMA_Start_IT+0x490>
 8004a08:	e5fd      	b.n	8004606 <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004a0a:	4925      	ldr	r1, [pc, #148]	@ (8004aa0 <HAL_DMA_Start_IT+0x648>)
 8004a0c:	e772      	b.n	80048f4 <HAL_DMA_Start_IT+0x49c>
    __HAL_DMA_DISABLE(hdma);
 8004a0e:	f8df e090 	ldr.w	lr, [pc, #144]	@ 8004aa0 <HAL_DMA_Start_IT+0x648>
 8004a12:	f8de c040 	ldr.w	ip, [lr, #64]	@ 0x40
 8004a16:	f02c 0c01 	bic.w	ip, ip, #1
 8004a1a:	f8ce c040 	str.w	ip, [lr, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a1e:	e693      	b.n	8004748 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004a20:	491f      	ldr	r1, [pc, #124]	@ (8004aa0 <HAL_DMA_Start_IT+0x648>)
 8004a22:	e783      	b.n	800492c <HAL_DMA_Start_IT+0x4d4>
    __HAL_DMA_DISABLE(hdma);
 8004a24:	f8df e078 	ldr.w	lr, [pc, #120]	@ 8004aa0 <HAL_DMA_Start_IT+0x648>
 8004a28:	f8de c058 	ldr.w	ip, [lr, #88]	@ 0x58
 8004a2c:	f02c 0c01 	bic.w	ip, ip, #1
 8004a30:	f8ce c058 	str.w	ip, [lr, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a34:	e688      	b.n	8004748 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004a36:	491a      	ldr	r1, [pc, #104]	@ (8004aa0 <HAL_DMA_Start_IT+0x648>)
 8004a38:	e74d      	b.n	80048d6 <HAL_DMA_Start_IT+0x47e>
    __HAL_DMA_DISABLE(hdma);
 8004a3a:	f8df e064 	ldr.w	lr, [pc, #100]	@ 8004aa0 <HAL_DMA_Start_IT+0x648>
 8004a3e:	f8de c070 	ldr.w	ip, [lr, #112]	@ 0x70
 8004a42:	f02c 0c01 	bic.w	ip, ip, #1
 8004a46:	f8ce c070 	str.w	ip, [lr, #112]	@ 0x70
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a4a:	e67d      	b.n	8004748 <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 8004a4c:	f8df e050 	ldr.w	lr, [pc, #80]	@ 8004aa0 <HAL_DMA_Start_IT+0x648>
 8004a50:	f8de c088 	ldr.w	ip, [lr, #136]	@ 0x88
 8004a54:	f02c 0c01 	bic.w	ip, ip, #1
 8004a58:	f8ce c088 	str.w	ip, [lr, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a5c:	e674      	b.n	8004748 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004a5e:	4910      	ldr	r1, [pc, #64]	@ (8004aa0 <HAL_DMA_Start_IT+0x648>)
 8004a60:	e777      	b.n	8004952 <HAL_DMA_Start_IT+0x4fa>
 8004a62:	490f      	ldr	r1, [pc, #60]	@ (8004aa0 <HAL_DMA_Start_IT+0x648>)
 8004a64:	e781      	b.n	800496a <HAL_DMA_Start_IT+0x512>
    __HAL_DMA_DISABLE(hdma);
 8004a66:	f8df e038 	ldr.w	lr, [pc, #56]	@ 8004aa0 <HAL_DMA_Start_IT+0x648>
 8004a6a:	f8de c0a0 	ldr.w	ip, [lr, #160]	@ 0xa0
 8004a6e:	f02c 0c01 	bic.w	ip, ip, #1
 8004a72:	f8ce c0a0 	str.w	ip, [lr, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a76:	e667      	b.n	8004748 <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 8004a78:	f8df e024 	ldr.w	lr, [pc, #36]	@ 8004aa0 <HAL_DMA_Start_IT+0x648>
 8004a7c:	f8de c0b8 	ldr.w	ip, [lr, #184]	@ 0xb8
 8004a80:	f02c 0c01 	bic.w	ip, ip, #1
 8004a84:	f8ce c0b8 	str.w	ip, [lr, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a88:	e65e      	b.n	8004748 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004a8a:	4905      	ldr	r1, [pc, #20]	@ (8004aa0 <HAL_DMA_Start_IT+0x648>)
 8004a8c:	e78b      	b.n	80049a6 <HAL_DMA_Start_IT+0x54e>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004a8e:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004a90:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8004a92:	60e1      	str	r1, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004a94:	e54b      	b.n	800452e <HAL_DMA_Start_IT+0xd6>
 8004a96:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8004a98:	e555      	b.n	8004546 <HAL_DMA_Start_IT+0xee>
 8004a9a:	bf00      	nop
 8004a9c:	40020000 	.word	0x40020000
 8004aa0:	40020400 	.word	0x40020400
 8004aa4:	40020088 	.word	0x40020088
 8004aa8:	5802541c 	.word	0x5802541c
 8004aac:	58025408 	.word	0x58025408
 8004ab0:	58025480 	.word	0x58025480
 8004ab4:	58025494 	.word	0x58025494
 8004ab8:	400200a0 	.word	0x400200a0
 8004abc:	400204b8 	.word	0x400204b8

08004ac0 <HAL_DMA_Abort>:
{
 8004ac0:	b570      	push	{r4, r5, r6, lr}
 8004ac2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004ac4:	f7fe feae 	bl	8003824 <HAL_GetTick>
  if(hdma == NULL)
 8004ac8:	2c00      	cmp	r4, #0
 8004aca:	d06d      	beq.n	8004ba8 <HAL_DMA_Abort+0xe8>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004acc:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8004ad0:	2b02      	cmp	r3, #2
 8004ad2:	d164      	bne.n	8004b9e <HAL_DMA_Abort+0xde>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004ad4:	6825      	ldr	r5, [r4, #0]
 8004ad6:	4606      	mov	r6, r0
 8004ad8:	4bad      	ldr	r3, [pc, #692]	@ (8004d90 <HAL_DMA_Abort+0x2d0>)
 8004ada:	429d      	cmp	r5, r3
 8004adc:	d066      	beq.n	8004bac <HAL_DMA_Abort+0xec>
 8004ade:	3318      	adds	r3, #24
 8004ae0:	429d      	cmp	r5, r3
 8004ae2:	d063      	beq.n	8004bac <HAL_DMA_Abort+0xec>
 8004ae4:	3318      	adds	r3, #24
 8004ae6:	429d      	cmp	r5, r3
 8004ae8:	f000 80f3 	beq.w	8004cd2 <HAL_DMA_Abort+0x212>
 8004aec:	3318      	adds	r3, #24
 8004aee:	429d      	cmp	r5, r3
 8004af0:	f000 811a 	beq.w	8004d28 <HAL_DMA_Abort+0x268>
 8004af4:	3318      	adds	r3, #24
 8004af6:	429d      	cmp	r5, r3
 8004af8:	f000 8125 	beq.w	8004d46 <HAL_DMA_Abort+0x286>
 8004afc:	3318      	adds	r3, #24
 8004afe:	429d      	cmp	r5, r3
 8004b00:	f000 80ff 	beq.w	8004d02 <HAL_DMA_Abort+0x242>
 8004b04:	3318      	adds	r3, #24
 8004b06:	429d      	cmp	r5, r3
 8004b08:	f000 812e 	beq.w	8004d68 <HAL_DMA_Abort+0x2a8>
 8004b0c:	3318      	adds	r3, #24
 8004b0e:	429d      	cmp	r5, r3
 8004b10:	f000 814a 	beq.w	8004da8 <HAL_DMA_Abort+0x2e8>
 8004b14:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8004b18:	429d      	cmp	r5, r3
 8004b1a:	f000 8158 	beq.w	8004dce <HAL_DMA_Abort+0x30e>
 8004b1e:	3318      	adds	r3, #24
 8004b20:	429d      	cmp	r5, r3
 8004b22:	f000 8163 	beq.w	8004dec <HAL_DMA_Abort+0x32c>
 8004b26:	3318      	adds	r3, #24
 8004b28:	429d      	cmp	r5, r3
 8004b2a:	f000 816e 	beq.w	8004e0a <HAL_DMA_Abort+0x34a>
 8004b2e:	3318      	adds	r3, #24
 8004b30:	429d      	cmp	r5, r3
 8004b32:	f000 816c 	beq.w	8004e0e <HAL_DMA_Abort+0x34e>
 8004b36:	3318      	adds	r3, #24
 8004b38:	429d      	cmp	r5, r3
 8004b3a:	f000 816a 	beq.w	8004e12 <HAL_DMA_Abort+0x352>
 8004b3e:	3318      	adds	r3, #24
 8004b40:	429d      	cmp	r5, r3
 8004b42:	f000 8168 	beq.w	8004e16 <HAL_DMA_Abort+0x356>
 8004b46:	3318      	adds	r3, #24
 8004b48:	429d      	cmp	r5, r3
 8004b4a:	f000 8168 	beq.w	8004e1e <HAL_DMA_Abort+0x35e>
 8004b4e:	3318      	adds	r3, #24
 8004b50:	429d      	cmp	r5, r3
 8004b52:	f000 8162 	beq.w	8004e1a <HAL_DMA_Abort+0x35a>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004b56:	682b      	ldr	r3, [r5, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004b58:	4a8e      	ldr	r2, [pc, #568]	@ (8004d94 <HAL_DMA_Abort+0x2d4>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004b5a:	f023 030e 	bic.w	r3, r3, #14
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004b5e:	4295      	cmp	r5, r2
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004b60:	602b      	str	r3, [r5, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004b62:	f000 80bf 	beq.w	8004ce4 <HAL_DMA_Abort+0x224>
 8004b66:	4b8c      	ldr	r3, [pc, #560]	@ (8004d98 <HAL_DMA_Abort+0x2d8>)
 8004b68:	429d      	cmp	r5, r3
 8004b6a:	f000 80bb 	beq.w	8004ce4 <HAL_DMA_Abort+0x224>
 8004b6e:	3314      	adds	r3, #20
 8004b70:	429d      	cmp	r5, r3
 8004b72:	f000 80b7 	beq.w	8004ce4 <HAL_DMA_Abort+0x224>
 8004b76:	3314      	adds	r3, #20
 8004b78:	429d      	cmp	r5, r3
 8004b7a:	f000 80b3 	beq.w	8004ce4 <HAL_DMA_Abort+0x224>
 8004b7e:	3314      	adds	r3, #20
 8004b80:	429d      	cmp	r5, r3
 8004b82:	f000 80af 	beq.w	8004ce4 <HAL_DMA_Abort+0x224>
 8004b86:	3314      	adds	r3, #20
 8004b88:	429d      	cmp	r5, r3
 8004b8a:	f000 80ab 	beq.w	8004ce4 <HAL_DMA_Abort+0x224>
 8004b8e:	3314      	adds	r3, #20
 8004b90:	429d      	cmp	r5, r3
 8004b92:	f000 80a7 	beq.w	8004ce4 <HAL_DMA_Abort+0x224>
 8004b96:	3314      	adds	r3, #20
 8004b98:	429d      	cmp	r5, r3
 8004b9a:	d114      	bne.n	8004bc6 <HAL_DMA_Abort+0x106>
 8004b9c:	e0a2      	b.n	8004ce4 <HAL_DMA_Abort+0x224>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b9e:	2280      	movs	r2, #128	@ 0x80
    __HAL_UNLOCK(hdma);
 8004ba0:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ba2:	6562      	str	r2, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8004ba4:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8004ba8:	2001      	movs	r0, #1
}
 8004baa:	bd70      	pop	{r4, r5, r6, pc}
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004bac:	682b      	ldr	r3, [r5, #0]
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004bae:	6e22      	ldr	r2, [r4, #96]	@ 0x60
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004bb0:	f023 031e 	bic.w	r3, r3, #30
 8004bb4:	602b      	str	r3, [r5, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004bb6:	696b      	ldr	r3, [r5, #20]
 8004bb8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bbc:	616b      	str	r3, [r5, #20]
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004bbe:	6813      	ldr	r3, [r2, #0]
 8004bc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bc4:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004bc6:	682b      	ldr	r3, [r5, #0]
 8004bc8:	f023 0301 	bic.w	r3, r3, #1
 8004bcc:	602b      	str	r3, [r5, #0]
 8004bce:	e005      	b.n	8004bdc <HAL_DMA_Abort+0x11c>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004bd0:	f7fe fe28 	bl	8003824 <HAL_GetTick>
 8004bd4:	1b83      	subs	r3, r0, r6
 8004bd6:	2b05      	cmp	r3, #5
 8004bd8:	f200 808a 	bhi.w	8004cf0 <HAL_DMA_Abort+0x230>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004bdc:	682b      	ldr	r3, [r5, #0]
 8004bde:	07db      	lsls	r3, r3, #31
 8004be0:	d4f6      	bmi.n	8004bd0 <HAL_DMA_Abort+0x110>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004be2:	6823      	ldr	r3, [r4, #0]
 8004be4:	496a      	ldr	r1, [pc, #424]	@ (8004d90 <HAL_DMA_Abort+0x2d0>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004be6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004be8:	428b      	cmp	r3, r1
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bea:	6da0      	ldr	r0, [r4, #88]	@ 0x58
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004bec:	f002 021f 	and.w	r2, r2, #31
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004bf0:	d05e      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
 8004bf2:	3118      	adds	r1, #24
 8004bf4:	428b      	cmp	r3, r1
 8004bf6:	d05b      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
 8004bf8:	3118      	adds	r1, #24
 8004bfa:	428b      	cmp	r3, r1
 8004bfc:	d058      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
 8004bfe:	3118      	adds	r1, #24
 8004c00:	428b      	cmp	r3, r1
 8004c02:	d055      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
 8004c04:	3118      	adds	r1, #24
 8004c06:	428b      	cmp	r3, r1
 8004c08:	d052      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
 8004c0a:	3118      	adds	r1, #24
 8004c0c:	428b      	cmp	r3, r1
 8004c0e:	d04f      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
 8004c10:	3118      	adds	r1, #24
 8004c12:	428b      	cmp	r3, r1
 8004c14:	d04c      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
 8004c16:	3118      	adds	r1, #24
 8004c18:	428b      	cmp	r3, r1
 8004c1a:	d049      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
 8004c1c:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8004c20:	428b      	cmp	r3, r1
 8004c22:	d045      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
 8004c24:	3118      	adds	r1, #24
 8004c26:	428b      	cmp	r3, r1
 8004c28:	d042      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
 8004c2a:	3118      	adds	r1, #24
 8004c2c:	428b      	cmp	r3, r1
 8004c2e:	d03f      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
 8004c30:	3118      	adds	r1, #24
 8004c32:	428b      	cmp	r3, r1
 8004c34:	d03c      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
 8004c36:	3118      	adds	r1, #24
 8004c38:	428b      	cmp	r3, r1
 8004c3a:	d039      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
 8004c3c:	3118      	adds	r1, #24
 8004c3e:	428b      	cmp	r3, r1
 8004c40:	d036      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
 8004c42:	3118      	adds	r1, #24
 8004c44:	428b      	cmp	r3, r1
 8004c46:	d033      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
 8004c48:	3118      	adds	r1, #24
 8004c4a:	428b      	cmp	r3, r1
 8004c4c:	d030      	beq.n	8004cb0 <HAL_DMA_Abort+0x1f0>
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004c4e:	2101      	movs	r1, #1
 8004c50:	4091      	lsls	r1, r2
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c52:	4a51      	ldr	r2, [pc, #324]	@ (8004d98 <HAL_DMA_Abort+0x2d8>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004c54:	6041      	str	r1, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c56:	484f      	ldr	r0, [pc, #316]	@ (8004d94 <HAL_DMA_Abort+0x2d4>)
 8004c58:	4950      	ldr	r1, [pc, #320]	@ (8004d9c <HAL_DMA_Abort+0x2dc>)
 8004c5a:	4283      	cmp	r3, r0
 8004c5c:	bf18      	it	ne
 8004c5e:	4293      	cmpne	r3, r2
 8004c60:	f100 003c 	add.w	r0, r0, #60	@ 0x3c
 8004c64:	bf0c      	ite	eq
 8004c66:	2201      	moveq	r2, #1
 8004c68:	2200      	movne	r2, #0
 8004c6a:	428b      	cmp	r3, r1
 8004c6c:	bf08      	it	eq
 8004c6e:	f042 0201 	orreq.w	r2, r2, #1
 8004c72:	3128      	adds	r1, #40	@ 0x28
 8004c74:	4283      	cmp	r3, r0
 8004c76:	bf08      	it	eq
 8004c78:	f042 0201 	orreq.w	r2, r2, #1
 8004c7c:	3028      	adds	r0, #40	@ 0x28
 8004c7e:	428b      	cmp	r3, r1
 8004c80:	bf08      	it	eq
 8004c82:	f042 0201 	orreq.w	r2, r2, #1
 8004c86:	3128      	adds	r1, #40	@ 0x28
 8004c88:	4283      	cmp	r3, r0
 8004c8a:	bf08      	it	eq
 8004c8c:	f042 0201 	orreq.w	r2, r2, #1
 8004c90:	428b      	cmp	r3, r1
 8004c92:	bf08      	it	eq
 8004c94:	f042 0201 	orreq.w	r2, r2, #1
 8004c98:	b96a      	cbnz	r2, 8004cb6 <HAL_DMA_Abort+0x1f6>
 8004c9a:	4a41      	ldr	r2, [pc, #260]	@ (8004da0 <HAL_DMA_Abort+0x2e0>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d00a      	beq.n	8004cb6 <HAL_DMA_Abort+0x1f6>
    __HAL_UNLOCK(hdma);
 8004ca0:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 8004ca2:	2201      	movs	r2, #1
  return HAL_OK;
 8004ca4:	4618      	mov	r0, r3
    __HAL_UNLOCK(hdma);
 8004ca6:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8004caa:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
}
 8004cae:	bd70      	pop	{r4, r5, r6, pc}
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004cb0:	233f      	movs	r3, #63	@ 0x3f
 8004cb2:	4093      	lsls	r3, r2
 8004cb4:	6083      	str	r3, [r0, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 8004cb6:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004cb8:	e9d4 2119 	ldrd	r2, r1, [r4, #100]	@ 0x64
 8004cbc:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d0ee      	beq.n	8004ca0 <HAL_DMA_Abort+0x1e0>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004cc2:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004cc4:	e9d4 101c 	ldrd	r1, r0, [r4, #112]	@ 0x70
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004cc8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ccc:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004cce:	6048      	str	r0, [r1, #4]
 8004cd0:	e7e6      	b.n	8004ca0 <HAL_DMA_Abort+0x1e0>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004cd2:	4b34      	ldr	r3, [pc, #208]	@ (8004da4 <HAL_DMA_Abort+0x2e4>)
 8004cd4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004cd6:	f022 021e 	bic.w	r2, r2, #30
 8004cda:	641a      	str	r2, [r3, #64]	@ 0x40
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004cdc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004cde:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ce2:	655a      	str	r2, [r3, #84]	@ 0x54
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ce4:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8004ce6:	6813      	ldr	r3, [r2, #0]
 8004ce8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cec:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004cee:	e76a      	b.n	8004bc6 <HAL_DMA_Abort+0x106>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004cf0:	2120      	movs	r1, #32
        __HAL_UNLOCK(hdma);
 8004cf2:	2200      	movs	r2, #0
        hdma->State = HAL_DMA_STATE_ERROR;
 8004cf4:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004cf6:	6561      	str	r1, [r4, #84]	@ 0x54
        __HAL_UNLOCK(hdma);
 8004cf8:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8004cfc:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        return HAL_ERROR;
 8004d00:	e752      	b.n	8004ba8 <HAL_DMA_Abort+0xe8>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004d02:	4b28      	ldr	r3, [pc, #160]	@ (8004da4 <HAL_DMA_Abort+0x2e4>)
 8004d04:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004d08:	f022 021e 	bic.w	r2, r2, #30
 8004d0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004d10:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004d14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d18:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004d1c:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8004d1e:	6813      	ldr	r3, [r2, #0]
 8004d20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d24:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004d26:	e74e      	b.n	8004bc6 <HAL_DMA_Abort+0x106>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004d28:	4b1e      	ldr	r3, [pc, #120]	@ (8004da4 <HAL_DMA_Abort+0x2e4>)
 8004d2a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004d2c:	f022 021e 	bic.w	r2, r2, #30
 8004d30:	659a      	str	r2, [r3, #88]	@ 0x58
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004d32:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004d34:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d38:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004d3a:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8004d3c:	6813      	ldr	r3, [r2, #0]
 8004d3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d42:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004d44:	e73f      	b.n	8004bc6 <HAL_DMA_Abort+0x106>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004d46:	4b17      	ldr	r3, [pc, #92]	@ (8004da4 <HAL_DMA_Abort+0x2e4>)
 8004d48:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004d4a:	f022 021e 	bic.w	r2, r2, #30
 8004d4e:	671a      	str	r2, [r3, #112]	@ 0x70
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004d50:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004d54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004d5c:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8004d5e:	6813      	ldr	r3, [r2, #0]
 8004d60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d64:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004d66:	e72e      	b.n	8004bc6 <HAL_DMA_Abort+0x106>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004d68:	4b0e      	ldr	r3, [pc, #56]	@ (8004da4 <HAL_DMA_Abort+0x2e4>)
 8004d6a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8004d6e:	f022 021e 	bic.w	r2, r2, #30
 8004d72:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004d76:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004d7a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d7e:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004d82:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8004d84:	6813      	ldr	r3, [r2, #0]
 8004d86:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d8a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004d8c:	e71b      	b.n	8004bc6 <HAL_DMA_Abort+0x106>
 8004d8e:	bf00      	nop
 8004d90:	40020010 	.word	0x40020010
 8004d94:	58025408 	.word	0x58025408
 8004d98:	5802541c 	.word	0x5802541c
 8004d9c:	58025430 	.word	0x58025430
 8004da0:	58025494 	.word	0x58025494
 8004da4:	40020000 	.word	0x40020000
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004da8:	4b1e      	ldr	r3, [pc, #120]	@ (8004e24 <HAL_DMA_Abort+0x364>)
 8004daa:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8004dae:	f022 021e 	bic.w	r2, r2, #30
 8004db2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004db6:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 8004dba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004dbe:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004dc2:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8004dc4:	6813      	ldr	r3, [r2, #0]
 8004dc6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004dca:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004dcc:	e6fb      	b.n	8004bc6 <HAL_DMA_Abort+0x106>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004dce:	4b16      	ldr	r3, [pc, #88]	@ (8004e28 <HAL_DMA_Abort+0x368>)
 8004dd0:	691a      	ldr	r2, [r3, #16]
 8004dd2:	f022 021e 	bic.w	r2, r2, #30
 8004dd6:	611a      	str	r2, [r3, #16]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004dd8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004dda:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004dde:	625a      	str	r2, [r3, #36]	@ 0x24
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004de0:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8004de2:	6813      	ldr	r3, [r2, #0]
 8004de4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004de8:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004dea:	e6ec      	b.n	8004bc6 <HAL_DMA_Abort+0x106>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004dec:	4b0e      	ldr	r3, [pc, #56]	@ (8004e28 <HAL_DMA_Abort+0x368>)
 8004dee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004df0:	f022 021e 	bic.w	r2, r2, #30
 8004df4:	629a      	str	r2, [r3, #40]	@ 0x28
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004df6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004df8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004dfc:	63da      	str	r2, [r3, #60]	@ 0x3c
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004dfe:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8004e00:	6813      	ldr	r3, [r2, #0]
 8004e02:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e06:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004e08:	e6dd      	b.n	8004bc6 <HAL_DMA_Abort+0x106>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004e0a:	4b07      	ldr	r3, [pc, #28]	@ (8004e28 <HAL_DMA_Abort+0x368>)
 8004e0c:	e762      	b.n	8004cd4 <HAL_DMA_Abort+0x214>
 8004e0e:	4b06      	ldr	r3, [pc, #24]	@ (8004e28 <HAL_DMA_Abort+0x368>)
 8004e10:	e78b      	b.n	8004d2a <HAL_DMA_Abort+0x26a>
 8004e12:	4b05      	ldr	r3, [pc, #20]	@ (8004e28 <HAL_DMA_Abort+0x368>)
 8004e14:	e798      	b.n	8004d48 <HAL_DMA_Abort+0x288>
 8004e16:	4b04      	ldr	r3, [pc, #16]	@ (8004e28 <HAL_DMA_Abort+0x368>)
 8004e18:	e774      	b.n	8004d04 <HAL_DMA_Abort+0x244>
 8004e1a:	4b03      	ldr	r3, [pc, #12]	@ (8004e28 <HAL_DMA_Abort+0x368>)
 8004e1c:	e7c5      	b.n	8004daa <HAL_DMA_Abort+0x2ea>
 8004e1e:	4b02      	ldr	r3, [pc, #8]	@ (8004e28 <HAL_DMA_Abort+0x368>)
 8004e20:	e7a3      	b.n	8004d6a <HAL_DMA_Abort+0x2aa>
 8004e22:	bf00      	nop
 8004e24:	40020000 	.word	0x40020000
 8004e28:	40020400 	.word	0x40020400

08004e2c <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8004e2c:	2800      	cmp	r0, #0
 8004e2e:	d062      	beq.n	8004ef6 <HAL_DMA_Abort_IT+0xca>
{
 8004e30:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e32:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d159      	bne.n	8004eee <HAL_DMA_Abort_IT+0xc2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004e3a:	6802      	ldr	r2, [r0, #0]
 8004e3c:	4b57      	ldr	r3, [pc, #348]	@ (8004f9c <HAL_DMA_Abort_IT+0x170>)
 8004e3e:	4c58      	ldr	r4, [pc, #352]	@ (8004fa0 <HAL_DMA_Abort_IT+0x174>)
 8004e40:	4958      	ldr	r1, [pc, #352]	@ (8004fa4 <HAL_DMA_Abort_IT+0x178>)
 8004e42:	42a2      	cmp	r2, r4
 8004e44:	bf18      	it	ne
 8004e46:	429a      	cmpne	r2, r3
 8004e48:	f104 0430 	add.w	r4, r4, #48	@ 0x30
 8004e4c:	bf0c      	ite	eq
 8004e4e:	2301      	moveq	r3, #1
 8004e50:	2300      	movne	r3, #0
 8004e52:	428a      	cmp	r2, r1
 8004e54:	bf08      	it	eq
 8004e56:	f043 0301 	orreq.w	r3, r3, #1
 8004e5a:	3130      	adds	r1, #48	@ 0x30
 8004e5c:	42a2      	cmp	r2, r4
 8004e5e:	bf08      	it	eq
 8004e60:	f043 0301 	orreq.w	r3, r3, #1
 8004e64:	3430      	adds	r4, #48	@ 0x30
 8004e66:	428a      	cmp	r2, r1
 8004e68:	bf08      	it	eq
 8004e6a:	f043 0301 	orreq.w	r3, r3, #1
 8004e6e:	3130      	adds	r1, #48	@ 0x30
 8004e70:	42a2      	cmp	r2, r4
 8004e72:	bf08      	it	eq
 8004e74:	f043 0301 	orreq.w	r3, r3, #1
 8004e78:	3430      	adds	r4, #48	@ 0x30
 8004e7a:	428a      	cmp	r2, r1
 8004e7c:	bf08      	it	eq
 8004e7e:	f043 0301 	orreq.w	r3, r3, #1
 8004e82:	f501 715c 	add.w	r1, r1, #880	@ 0x370
 8004e86:	42a2      	cmp	r2, r4
 8004e88:	bf08      	it	eq
 8004e8a:	f043 0301 	orreq.w	r3, r3, #1
 8004e8e:	f504 745c 	add.w	r4, r4, #880	@ 0x370
 8004e92:	428a      	cmp	r2, r1
 8004e94:	bf08      	it	eq
 8004e96:	f043 0301 	orreq.w	r3, r3, #1
 8004e9a:	3130      	adds	r1, #48	@ 0x30
 8004e9c:	42a2      	cmp	r2, r4
 8004e9e:	bf08      	it	eq
 8004ea0:	f043 0301 	orreq.w	r3, r3, #1
 8004ea4:	3430      	adds	r4, #48	@ 0x30
 8004ea6:	428a      	cmp	r2, r1
 8004ea8:	bf08      	it	eq
 8004eaa:	f043 0301 	orreq.w	r3, r3, #1
 8004eae:	3130      	adds	r1, #48	@ 0x30
 8004eb0:	42a2      	cmp	r2, r4
 8004eb2:	bf08      	it	eq
 8004eb4:	f043 0301 	orreq.w	r3, r3, #1
 8004eb8:	3430      	adds	r4, #48	@ 0x30
 8004eba:	428a      	cmp	r2, r1
 8004ebc:	bf08      	it	eq
 8004ebe:	f043 0301 	orreq.w	r3, r3, #1
 8004ec2:	3130      	adds	r1, #48	@ 0x30
 8004ec4:	42a2      	cmp	r2, r4
 8004ec6:	bf08      	it	eq
 8004ec8:	f043 0301 	orreq.w	r3, r3, #1
 8004ecc:	428a      	cmp	r2, r1
 8004ece:	bf08      	it	eq
 8004ed0:	f043 0301 	orreq.w	r3, r3, #1
 8004ed4:	b913      	cbnz	r3, 8004edc <HAL_DMA_Abort_IT+0xb0>
 8004ed6:	4b34      	ldr	r3, [pc, #208]	@ (8004fa8 <HAL_DMA_Abort_IT+0x17c>)
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d10e      	bne.n	8004efa <HAL_DMA_Abort_IT+0xce>
      hdma->State = HAL_DMA_STATE_ABORT;
 8004edc:	2304      	movs	r3, #4
 8004ede:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8004ee2:	6813      	ldr	r3, [r2, #0]
 8004ee4:	f023 0301 	bic.w	r3, r3, #1
 8004ee8:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8004eea:	2000      	movs	r0, #0
}
 8004eec:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004eee:	2380      	movs	r3, #128	@ 0x80
 8004ef0:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8004ef2:	2001      	movs	r0, #1
}
 8004ef4:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8004ef6:	2001      	movs	r0, #1
}
 8004ef8:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004efa:	4b2c      	ldr	r3, [pc, #176]	@ (8004fac <HAL_DMA_Abort_IT+0x180>)
 8004efc:	4d2c      	ldr	r5, [pc, #176]	@ (8004fb0 <HAL_DMA_Abort_IT+0x184>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004efe:	6811      	ldr	r1, [r2, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004f00:	42aa      	cmp	r2, r5
 8004f02:	bf18      	it	ne
 8004f04:	429a      	cmpne	r2, r3
 8004f06:	4c2b      	ldr	r4, [pc, #172]	@ (8004fb4 <HAL_DMA_Abort_IT+0x188>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004f08:	f021 010e 	bic.w	r1, r1, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004f0c:	f105 053c 	add.w	r5, r5, #60	@ 0x3c
 8004f10:	bf0c      	ite	eq
 8004f12:	2301      	moveq	r3, #1
 8004f14:	2300      	movne	r3, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004f16:	6011      	str	r1, [r2, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004f18:	42a2      	cmp	r2, r4
 8004f1a:	bf08      	it	eq
 8004f1c:	f043 0301 	orreq.w	r3, r3, #1
      __HAL_DMA_DISABLE(hdma);
 8004f20:	6811      	ldr	r1, [r2, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004f22:	3428      	adds	r4, #40	@ 0x28
 8004f24:	42aa      	cmp	r2, r5
 8004f26:	bf08      	it	eq
 8004f28:	f043 0301 	orreq.w	r3, r3, #1
      __HAL_DMA_DISABLE(hdma);
 8004f2c:	f021 0101 	bic.w	r1, r1, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004f30:	42a2      	cmp	r2, r4
 8004f32:	bf08      	it	eq
 8004f34:	f043 0301 	orreq.w	r3, r3, #1
 8004f38:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 8004f3a:	6011      	str	r1, [r2, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004f3c:	42a2      	cmp	r2, r4
 8004f3e:	bf08      	it	eq
 8004f40:	f043 0301 	orreq.w	r3, r3, #1
 8004f44:	491c      	ldr	r1, [pc, #112]	@ (8004fb8 <HAL_DMA_Abort_IT+0x18c>)
 8004f46:	428a      	cmp	r2, r1
 8004f48:	bf08      	it	eq
 8004f4a:	f043 0301 	orreq.w	r3, r3, #1
 8004f4e:	b913      	cbnz	r3, 8004f56 <HAL_DMA_Abort_IT+0x12a>
 8004f50:	4b1a      	ldr	r3, [pc, #104]	@ (8004fbc <HAL_DMA_Abort_IT+0x190>)
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d117      	bne.n	8004f86 <HAL_DMA_Abort_IT+0x15a>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004f56:	2301      	movs	r3, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f58:	6d85      	ldr	r5, [r0, #88]	@ 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004f5a:	e9d0 1417 	ldrd	r1, r4, [r0, #92]	@ 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004f5e:	6822      	ldr	r2, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004f60:	f001 011f 	and.w	r1, r1, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004f64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004f68:	408b      	lsls	r3, r1
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004f6a:	6022      	str	r2, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004f6c:	606b      	str	r3, [r5, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8004f6e:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f70:	e9d0 2119 	ldrd	r2, r1, [r0, #100]	@ 0x64
 8004f74:	6051      	str	r1, [r2, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8004f76:	b133      	cbz	r3, 8004f86 <HAL_DMA_Abort_IT+0x15a>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004f78:	681a      	ldr	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f7a:	e9d0 141c 	ldrd	r1, r4, [r0, #112]	@ 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004f7e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f82:	601a      	str	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f84:	604c      	str	r4, [r1, #4]
      __HAL_UNLOCK(hdma);
 8004f86:	2100      	movs	r1, #0
      hdma->State = HAL_DMA_STATE_READY;
 8004f88:	2201      	movs	r2, #1
      if(hdma->XferAbortCallback != NULL)
 8004f8a:	6d03      	ldr	r3, [r0, #80]	@ 0x50
      __HAL_UNLOCK(hdma);
 8004f8c:	f880 1034 	strb.w	r1, [r0, #52]	@ 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8004f90:	f880 2035 	strb.w	r2, [r0, #53]	@ 0x35
      if(hdma->XferAbortCallback != NULL)
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d0a8      	beq.n	8004eea <HAL_DMA_Abort_IT+0xbe>
        hdma->XferAbortCallback(hdma);
 8004f98:	4798      	blx	r3
 8004f9a:	e7a6      	b.n	8004eea <HAL_DMA_Abort_IT+0xbe>
 8004f9c:	40020010 	.word	0x40020010
 8004fa0:	40020028 	.word	0x40020028
 8004fa4:	40020040 	.word	0x40020040
 8004fa8:	400204b8 	.word	0x400204b8
 8004fac:	5802541c 	.word	0x5802541c
 8004fb0:	58025408 	.word	0x58025408
 8004fb4:	58025430 	.word	0x58025430
 8004fb8:	58025480 	.word	0x58025480
 8004fbc:	58025494 	.word	0x58025494

08004fc0 <HAL_DMA_IRQHandler>:
{
 8004fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8004fc2:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 8004fc4:	4b94      	ldr	r3, [pc, #592]	@ (8005218 <HAL_DMA_IRQHandler+0x258>)
{
 8004fc6:	b083      	sub	sp, #12
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004fc8:	6d85      	ldr	r5, [r0, #88]	@ 0x58
{
 8004fca:	4607      	mov	r7, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8004fcc:	681e      	ldr	r6, [r3, #0]
  __IO uint32_t count = 0U;
 8004fce:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004fd0:	4b92      	ldr	r3, [pc, #584]	@ (800521c <HAL_DMA_IRQHandler+0x25c>)
 8004fd2:	6802      	ldr	r2, [r0, #0]
 8004fd4:	4892      	ldr	r0, [pc, #584]	@ (8005220 <HAL_DMA_IRQHandler+0x260>)
  tmpisr_dma  = regs_dma->ISR;
 8004fd6:	682c      	ldr	r4, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004fd8:	4282      	cmp	r2, r0
 8004fda:	bf18      	it	ne
 8004fdc:	429a      	cmpne	r2, r3
 8004fde:	f100 0018 	add.w	r0, r0, #24
  tmpisr_bdma = regs_bdma->ISR;
 8004fe2:	6829      	ldr	r1, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004fe4:	bf0c      	ite	eq
 8004fe6:	2301      	moveq	r3, #1
 8004fe8:	2300      	movne	r3, #0
 8004fea:	4282      	cmp	r2, r0
 8004fec:	bf08      	it	eq
 8004fee:	f043 0301 	orreq.w	r3, r3, #1
 8004ff2:	3018      	adds	r0, #24
 8004ff4:	4282      	cmp	r2, r0
 8004ff6:	bf08      	it	eq
 8004ff8:	f043 0301 	orreq.w	r3, r3, #1
 8004ffc:	3018      	adds	r0, #24
 8004ffe:	4282      	cmp	r2, r0
 8005000:	bf08      	it	eq
 8005002:	f043 0301 	orreq.w	r3, r3, #1
 8005006:	3018      	adds	r0, #24
 8005008:	4282      	cmp	r2, r0
 800500a:	bf08      	it	eq
 800500c:	f043 0301 	orreq.w	r3, r3, #1
 8005010:	3018      	adds	r0, #24
 8005012:	4282      	cmp	r2, r0
 8005014:	bf08      	it	eq
 8005016:	f043 0301 	orreq.w	r3, r3, #1
 800501a:	3018      	adds	r0, #24
 800501c:	4282      	cmp	r2, r0
 800501e:	bf08      	it	eq
 8005020:	f043 0301 	orreq.w	r3, r3, #1
 8005024:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8005028:	4282      	cmp	r2, r0
 800502a:	bf08      	it	eq
 800502c:	f043 0301 	orreq.w	r3, r3, #1
 8005030:	3018      	adds	r0, #24
 8005032:	4282      	cmp	r2, r0
 8005034:	bf08      	it	eq
 8005036:	f043 0301 	orreq.w	r3, r3, #1
 800503a:	3018      	adds	r0, #24
 800503c:	4282      	cmp	r2, r0
 800503e:	bf08      	it	eq
 8005040:	f043 0301 	orreq.w	r3, r3, #1
 8005044:	3018      	adds	r0, #24
 8005046:	4282      	cmp	r2, r0
 8005048:	bf08      	it	eq
 800504a:	f043 0301 	orreq.w	r3, r3, #1
 800504e:	3018      	adds	r0, #24
 8005050:	4282      	cmp	r2, r0
 8005052:	bf08      	it	eq
 8005054:	f043 0301 	orreq.w	r3, r3, #1
 8005058:	3018      	adds	r0, #24
 800505a:	4282      	cmp	r2, r0
 800505c:	bf08      	it	eq
 800505e:	f043 0301 	orreq.w	r3, r3, #1
 8005062:	3018      	adds	r0, #24
 8005064:	4282      	cmp	r2, r0
 8005066:	bf08      	it	eq
 8005068:	f043 0301 	orreq.w	r3, r3, #1
 800506c:	b91b      	cbnz	r3, 8005076 <HAL_DMA_IRQHandler+0xb6>
 800506e:	4b6d      	ldr	r3, [pc, #436]	@ (8005224 <HAL_DMA_IRQHandler+0x264>)
 8005070:	429a      	cmp	r2, r3
 8005072:	f040 812f 	bne.w	80052d4 <HAL_DMA_IRQHandler+0x314>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005076:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005078:	2108      	movs	r1, #8
 800507a:	f003 031f 	and.w	r3, r3, #31
 800507e:	4099      	lsls	r1, r3
 8005080:	4221      	tst	r1, r4
 8005082:	d00b      	beq.n	800509c <HAL_DMA_IRQHandler+0xdc>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005084:	6810      	ldr	r0, [r2, #0]
 8005086:	0740      	lsls	r0, r0, #29
 8005088:	d508      	bpl.n	800509c <HAL_DMA_IRQHandler+0xdc>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800508a:	6810      	ldr	r0, [r2, #0]
 800508c:	f020 0004 	bic.w	r0, r0, #4
 8005090:	6010      	str	r0, [r2, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005092:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005094:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005096:	f041 0101 	orr.w	r1, r1, #1
 800509a:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800509c:	fa24 f103 	lsr.w	r1, r4, r3
 80050a0:	07c8      	lsls	r0, r1, #31
 80050a2:	d509      	bpl.n	80050b8 <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80050a4:	6951      	ldr	r1, [r2, #20]
 80050a6:	0609      	lsls	r1, r1, #24
 80050a8:	d506      	bpl.n	80050b8 <HAL_DMA_IRQHandler+0xf8>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80050aa:	2101      	movs	r1, #1
 80050ac:	4099      	lsls	r1, r3
 80050ae:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80050b0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80050b2:	f041 0102 	orr.w	r1, r1, #2
 80050b6:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80050b8:	2104      	movs	r1, #4
 80050ba:	4099      	lsls	r1, r3
 80050bc:	4221      	tst	r1, r4
 80050be:	d007      	beq.n	80050d0 <HAL_DMA_IRQHandler+0x110>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80050c0:	6810      	ldr	r0, [r2, #0]
 80050c2:	0780      	lsls	r0, r0, #30
 80050c4:	d504      	bpl.n	80050d0 <HAL_DMA_IRQHandler+0x110>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80050c6:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80050c8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80050ca:	f041 0104 	orr.w	r1, r1, #4
 80050ce:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80050d0:	2110      	movs	r1, #16
 80050d2:	4099      	lsls	r1, r3
 80050d4:	4221      	tst	r1, r4
 80050d6:	f000 80b0 	beq.w	800523a <HAL_DMA_IRQHandler+0x27a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80050da:	6810      	ldr	r0, [r2, #0]
 80050dc:	0700      	lsls	r0, r0, #28
 80050de:	f140 80ac 	bpl.w	800523a <HAL_DMA_IRQHandler+0x27a>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80050e2:	60a9      	str	r1, [r5, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80050e4:	6811      	ldr	r1, [r2, #0]
 80050e6:	f411 2f80 	tst.w	r1, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80050ea:	6811      	ldr	r1, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80050ec:	f040 809e 	bne.w	800522c <HAL_DMA_IRQHandler+0x26c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80050f0:	05c9      	lsls	r1, r1, #23
 80050f2:	d403      	bmi.n	80050fc <HAL_DMA_IRQHandler+0x13c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80050f4:	6811      	ldr	r1, [r2, #0]
 80050f6:	f021 0108 	bic.w	r1, r1, #8
 80050fa:	6011      	str	r1, [r2, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 80050fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80050fe:	2900      	cmp	r1, #0
 8005100:	f000 809b 	beq.w	800523a <HAL_DMA_IRQHandler+0x27a>
            hdma->XferHalfCpltCallback(hdma);
 8005104:	4638      	mov	r0, r7
 8005106:	4788      	blx	r1
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005108:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800510a:	2120      	movs	r1, #32
 800510c:	f003 031f 	and.w	r3, r3, #31
 8005110:	4099      	lsls	r1, r3
 8005112:	4221      	tst	r1, r4
 8005114:	d053      	beq.n	80051be <HAL_DMA_IRQHandler+0x1fe>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005116:	683a      	ldr	r2, [r7, #0]
 8005118:	4840      	ldr	r0, [pc, #256]	@ (800521c <HAL_DMA_IRQHandler+0x25c>)
 800511a:	4c41      	ldr	r4, [pc, #260]	@ (8005220 <HAL_DMA_IRQHandler+0x260>)
 800511c:	42a2      	cmp	r2, r4
 800511e:	bf18      	it	ne
 8005120:	4282      	cmpne	r2, r0
 8005122:	f104 0418 	add.w	r4, r4, #24
 8005126:	bf0c      	ite	eq
 8005128:	2001      	moveq	r0, #1
 800512a:	2000      	movne	r0, #0
 800512c:	42a2      	cmp	r2, r4
 800512e:	bf08      	it	eq
 8005130:	f040 0001 	orreq.w	r0, r0, #1
 8005134:	3418      	adds	r4, #24
 8005136:	42a2      	cmp	r2, r4
 8005138:	bf08      	it	eq
 800513a:	f040 0001 	orreq.w	r0, r0, #1
 800513e:	3418      	adds	r4, #24
 8005140:	42a2      	cmp	r2, r4
 8005142:	bf08      	it	eq
 8005144:	f040 0001 	orreq.w	r0, r0, #1
 8005148:	3418      	adds	r4, #24
 800514a:	42a2      	cmp	r2, r4
 800514c:	bf08      	it	eq
 800514e:	f040 0001 	orreq.w	r0, r0, #1
 8005152:	3418      	adds	r4, #24
 8005154:	42a2      	cmp	r2, r4
 8005156:	bf08      	it	eq
 8005158:	f040 0001 	orreq.w	r0, r0, #1
 800515c:	3418      	adds	r4, #24
 800515e:	42a2      	cmp	r2, r4
 8005160:	bf08      	it	eq
 8005162:	f040 0001 	orreq.w	r0, r0, #1
 8005166:	f504 7456 	add.w	r4, r4, #856	@ 0x358
 800516a:	42a2      	cmp	r2, r4
 800516c:	bf08      	it	eq
 800516e:	f040 0001 	orreq.w	r0, r0, #1
 8005172:	3418      	adds	r4, #24
 8005174:	42a2      	cmp	r2, r4
 8005176:	bf08      	it	eq
 8005178:	f040 0001 	orreq.w	r0, r0, #1
 800517c:	3418      	adds	r4, #24
 800517e:	42a2      	cmp	r2, r4
 8005180:	bf08      	it	eq
 8005182:	f040 0001 	orreq.w	r0, r0, #1
 8005186:	3418      	adds	r4, #24
 8005188:	42a2      	cmp	r2, r4
 800518a:	bf08      	it	eq
 800518c:	f040 0001 	orreq.w	r0, r0, #1
 8005190:	3418      	adds	r4, #24
 8005192:	42a2      	cmp	r2, r4
 8005194:	bf08      	it	eq
 8005196:	f040 0001 	orreq.w	r0, r0, #1
 800519a:	3418      	adds	r4, #24
 800519c:	42a2      	cmp	r2, r4
 800519e:	bf08      	it	eq
 80051a0:	f040 0001 	orreq.w	r0, r0, #1
 80051a4:	3418      	adds	r4, #24
 80051a6:	42a2      	cmp	r2, r4
 80051a8:	bf08      	it	eq
 80051aa:	f040 0001 	orreq.w	r0, r0, #1
 80051ae:	2800      	cmp	r0, #0
 80051b0:	d147      	bne.n	8005242 <HAL_DMA_IRQHandler+0x282>
 80051b2:	481c      	ldr	r0, [pc, #112]	@ (8005224 <HAL_DMA_IRQHandler+0x264>)
 80051b4:	4282      	cmp	r2, r0
 80051b6:	d044      	beq.n	8005242 <HAL_DMA_IRQHandler+0x282>
 80051b8:	6810      	ldr	r0, [r2, #0]
 80051ba:	0780      	lsls	r0, r0, #30
 80051bc:	d444      	bmi.n	8005248 <HAL_DMA_IRQHandler+0x288>
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80051be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d070      	beq.n	80052a6 <HAL_DMA_IRQHandler+0x2e6>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80051c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051c6:	07dc      	lsls	r4, r3, #31
 80051c8:	d51e      	bpl.n	8005208 <HAL_DMA_IRQHandler+0x248>
        __HAL_DMA_DISABLE(hdma);
 80051ca:	683a      	ldr	r2, [r7, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 80051cc:	2104      	movs	r1, #4
 80051ce:	f887 1035 	strb.w	r1, [r7, #53]	@ 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 80051d2:	4915      	ldr	r1, [pc, #84]	@ (8005228 <HAL_DMA_IRQHandler+0x268>)
        __HAL_DMA_DISABLE(hdma);
 80051d4:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80051d6:	fba1 6106 	umull	r6, r1, r1, r6
        __HAL_DMA_DISABLE(hdma);
 80051da:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 80051de:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 80051e0:	6013      	str	r3, [r2, #0]
 80051e2:	e002      	b.n	80051ea <HAL_DMA_IRQHandler+0x22a>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80051e4:	6813      	ldr	r3, [r2, #0]
 80051e6:	07d8      	lsls	r0, r3, #31
 80051e8:	d504      	bpl.n	80051f4 <HAL_DMA_IRQHandler+0x234>
          if (++count > timeout)
 80051ea:	9b01      	ldr	r3, [sp, #4]
 80051ec:	3301      	adds	r3, #1
 80051ee:	428b      	cmp	r3, r1
 80051f0:	9301      	str	r3, [sp, #4]
 80051f2:	d9f7      	bls.n	80051e4 <HAL_DMA_IRQHandler+0x224>
        __HAL_UNLOCK(hdma);
 80051f4:	2300      	movs	r3, #0
 80051f6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80051fa:	6813      	ldr	r3, [r2, #0]
 80051fc:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 80051fe:	bf4c      	ite	mi
 8005200:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8005202:	2301      	movpl	r3, #1
 8005204:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
      if(hdma->XferErrorCallback != NULL)
 8005208:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800520a:	2b00      	cmp	r3, #0
 800520c:	d04b      	beq.n	80052a6 <HAL_DMA_IRQHandler+0x2e6>
          hdma->XferCpltCallback(hdma);
 800520e:	4638      	mov	r0, r7
}
 8005210:	b003      	add	sp, #12
 8005212:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferCpltCallback(hdma);
 8005216:	4718      	bx	r3
 8005218:	24000080 	.word	0x24000080
 800521c:	40020010 	.word	0x40020010
 8005220:	40020028 	.word	0x40020028
 8005224:	400204b8 	.word	0x400204b8
 8005228:	1b4e81b5 	.word	0x1b4e81b5
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800522c:	0308      	lsls	r0, r1, #12
 800522e:	f57f af65 	bpl.w	80050fc <HAL_DMA_IRQHandler+0x13c>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005232:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005234:	2900      	cmp	r1, #0
 8005236:	f47f af65 	bne.w	8005104 <HAL_DMA_IRQHandler+0x144>
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800523a:	2120      	movs	r1, #32
 800523c:	4099      	lsls	r1, r3
 800523e:	420c      	tst	r4, r1
 8005240:	d0bd      	beq.n	80051be <HAL_DMA_IRQHandler+0x1fe>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005242:	6810      	ldr	r0, [r2, #0]
 8005244:	06c4      	lsls	r4, r0, #27
 8005246:	d5ba      	bpl.n	80051be <HAL_DMA_IRQHandler+0x1fe>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005248:	60a9      	str	r1, [r5, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 800524a:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800524e:	2904      	cmp	r1, #4
 8005250:	d00e      	beq.n	8005270 <HAL_DMA_IRQHandler+0x2b0>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005252:	6813      	ldr	r3, [r2, #0]
 8005254:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005258:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800525a:	d026      	beq.n	80052aa <HAL_DMA_IRQHandler+0x2ea>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800525c:	031d      	lsls	r5, r3, #12
 800525e:	d531      	bpl.n	80052c4 <HAL_DMA_IRQHandler+0x304>
          if(hdma->XferCpltCallback != NULL)
 8005260:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005262:	2b00      	cmp	r3, #0
 8005264:	d0ab      	beq.n	80051be <HAL_DMA_IRQHandler+0x1fe>
            hdma->XferCpltCallback(hdma);
 8005266:	4638      	mov	r0, r7
 8005268:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800526a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800526c:	b1db      	cbz	r3, 80052a6 <HAL_DMA_IRQHandler+0x2e6>
 800526e:	e7a9      	b.n	80051c4 <HAL_DMA_IRQHandler+0x204>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005270:	6811      	ldr	r1, [r2, #0]
 8005272:	f021 0116 	bic.w	r1, r1, #22
 8005276:	6011      	str	r1, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005278:	6951      	ldr	r1, [r2, #20]
 800527a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800527e:	6151      	str	r1, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005280:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005282:	b319      	cbz	r1, 80052cc <HAL_DMA_IRQHandler+0x30c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005284:	6811      	ldr	r1, [r2, #0]
 8005286:	f021 0108 	bic.w	r1, r1, #8
 800528a:	6011      	str	r1, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800528c:	223f      	movs	r2, #63	@ 0x3f
          __HAL_UNLOCK(hdma);
 800528e:	2100      	movs	r1, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005290:	fa02 f303 	lsl.w	r3, r2, r3
          hdma->State = HAL_DMA_STATE_READY;
 8005294:	2201      	movs	r2, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005296:	60ab      	str	r3, [r5, #8]
          if(hdma->XferAbortCallback != NULL)
 8005298:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
          __HAL_UNLOCK(hdma);
 800529a:	f887 1034 	strb.w	r1, [r7, #52]	@ 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800529e:	f887 2035 	strb.w	r2, [r7, #53]	@ 0x35
          if(hdma->XferAbortCallback != NULL)
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1b3      	bne.n	800520e <HAL_DMA_IRQHandler+0x24e>
}
 80052a6:	b003      	add	sp, #12
 80052a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80052aa:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 80052ae:	d1d7      	bne.n	8005260 <HAL_DMA_IRQHandler+0x2a0>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80052b0:	6811      	ldr	r1, [r2, #0]
 80052b2:	f021 0110 	bic.w	r1, r1, #16
 80052b6:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 80052b8:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 80052ba:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            hdma->State = HAL_DMA_STATE_READY;
 80052be:	f887 2035 	strb.w	r2, [r7, #53]	@ 0x35
 80052c2:	e7cd      	b.n	8005260 <HAL_DMA_IRQHandler+0x2a0>
            if(hdma->XferM1CpltCallback != NULL)
 80052c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d1cd      	bne.n	8005266 <HAL_DMA_IRQHandler+0x2a6>
 80052ca:	e778      	b.n	80051be <HAL_DMA_IRQHandler+0x1fe>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80052cc:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80052ce:	2900      	cmp	r1, #0
 80052d0:	d1d8      	bne.n	8005284 <HAL_DMA_IRQHandler+0x2c4>
 80052d2:	e7db      	b.n	800528c <HAL_DMA_IRQHandler+0x2cc>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80052d4:	4b40      	ldr	r3, [pc, #256]	@ (80053d8 <HAL_DMA_IRQHandler+0x418>)
 80052d6:	4841      	ldr	r0, [pc, #260]	@ (80053dc <HAL_DMA_IRQHandler+0x41c>)
 80052d8:	4282      	cmp	r2, r0
 80052da:	bf18      	it	ne
 80052dc:	429a      	cmpne	r2, r3
 80052de:	f100 0014 	add.w	r0, r0, #20
 80052e2:	bf0c      	ite	eq
 80052e4:	2301      	moveq	r3, #1
 80052e6:	2300      	movne	r3, #0
 80052e8:	4282      	cmp	r2, r0
 80052ea:	bf08      	it	eq
 80052ec:	f043 0301 	orreq.w	r3, r3, #1
 80052f0:	3014      	adds	r0, #20
 80052f2:	4282      	cmp	r2, r0
 80052f4:	bf08      	it	eq
 80052f6:	f043 0301 	orreq.w	r3, r3, #1
 80052fa:	3014      	adds	r0, #20
 80052fc:	4282      	cmp	r2, r0
 80052fe:	bf08      	it	eq
 8005300:	f043 0301 	orreq.w	r3, r3, #1
 8005304:	3014      	adds	r0, #20
 8005306:	4282      	cmp	r2, r0
 8005308:	bf08      	it	eq
 800530a:	f043 0301 	orreq.w	r3, r3, #1
 800530e:	3014      	adds	r0, #20
 8005310:	4282      	cmp	r2, r0
 8005312:	bf08      	it	eq
 8005314:	f043 0301 	orreq.w	r3, r3, #1
 8005318:	b913      	cbnz	r3, 8005320 <HAL_DMA_IRQHandler+0x360>
 800531a:	4b31      	ldr	r3, [pc, #196]	@ (80053e0 <HAL_DMA_IRQHandler+0x420>)
 800531c:	429a      	cmp	r2, r3
 800531e:	d1c2      	bne.n	80052a6 <HAL_DMA_IRQHandler+0x2e6>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005320:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8005322:	2404      	movs	r4, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005324:	6813      	ldr	r3, [r2, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005326:	f000 001f 	and.w	r0, r0, #31
 800532a:	4084      	lsls	r4, r0
 800532c:	420c      	tst	r4, r1
 800532e:	d00b      	beq.n	8005348 <HAL_DMA_IRQHandler+0x388>
 8005330:	075e      	lsls	r6, r3, #29
 8005332:	d509      	bpl.n	8005348 <HAL_DMA_IRQHandler+0x388>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005334:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005336:	606c      	str	r4, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005338:	d532      	bpl.n	80053a0 <HAL_DMA_IRQHandler+0x3e0>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800533a:	03da      	lsls	r2, r3, #15
 800533c:	d436      	bmi.n	80053ac <HAL_DMA_IRQHandler+0x3ec>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800533e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005340:	2b00      	cmp	r3, #0
 8005342:	f47f af64 	bne.w	800520e <HAL_DMA_IRQHandler+0x24e>
 8005346:	e7ae      	b.n	80052a6 <HAL_DMA_IRQHandler+0x2e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005348:	2402      	movs	r4, #2
 800534a:	4084      	lsls	r4, r0
 800534c:	420c      	tst	r4, r1
 800534e:	d00b      	beq.n	8005368 <HAL_DMA_IRQHandler+0x3a8>
 8005350:	079e      	lsls	r6, r3, #30
 8005352:	d509      	bpl.n	8005368 <HAL_DMA_IRQHandler+0x3a8>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005354:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005356:	606c      	str	r4, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005358:	d52d      	bpl.n	80053b6 <HAL_DMA_IRQHandler+0x3f6>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800535a:	03da      	lsls	r2, r3, #15
 800535c:	d437      	bmi.n	80053ce <HAL_DMA_IRQHandler+0x40e>
          if(hdma->XferM1CpltCallback != NULL)
 800535e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005360:	2b00      	cmp	r3, #0
 8005362:	f47f af54 	bne.w	800520e <HAL_DMA_IRQHandler+0x24e>
 8005366:	e79e      	b.n	80052a6 <HAL_DMA_IRQHandler+0x2e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005368:	2408      	movs	r4, #8
 800536a:	4084      	lsls	r4, r0
 800536c:	420c      	tst	r4, r1
 800536e:	d09a      	beq.n	80052a6 <HAL_DMA_IRQHandler+0x2e6>
 8005370:	071b      	lsls	r3, r3, #28
 8005372:	d598      	bpl.n	80052a6 <HAL_DMA_IRQHandler+0x2e6>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005374:	6813      	ldr	r3, [r2, #0]
      __HAL_UNLOCK(hdma);
 8005376:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005378:	f023 030e 	bic.w	r3, r3, #14
 800537c:	6013      	str	r3, [r2, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800537e:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8005380:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005382:	fa03 f000 	lsl.w	r0, r3, r0
 8005386:	6068      	str	r0, [r5, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005388:	657b      	str	r3, [r7, #84]	@ 0x54
      __HAL_UNLOCK(hdma);
 800538a:	f887 1034 	strb.w	r1, [r7, #52]	@ 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800538e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
      if (hdma->XferErrorCallback != NULL)
 8005392:	2a00      	cmp	r2, #0
 8005394:	d087      	beq.n	80052a6 <HAL_DMA_IRQHandler+0x2e6>
        hdma->XferErrorCallback(hdma);
 8005396:	4638      	mov	r0, r7
}
 8005398:	b003      	add	sp, #12
 800539a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        hdma->XferErrorCallback(hdma);
 800539e:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80053a0:	069b      	lsls	r3, r3, #26
 80053a2:	d403      	bmi.n	80053ac <HAL_DMA_IRQHandler+0x3ec>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80053a4:	6813      	ldr	r3, [r2, #0]
 80053a6:	f023 0304 	bic.w	r3, r3, #4
 80053aa:	6013      	str	r3, [r2, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 80053ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	f47f af2d 	bne.w	800520e <HAL_DMA_IRQHandler+0x24e>
 80053b4:	e777      	b.n	80052a6 <HAL_DMA_IRQHandler+0x2e6>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80053b6:	f013 0320 	ands.w	r3, r3, #32
 80053ba:	d108      	bne.n	80053ce <HAL_DMA_IRQHandler+0x40e>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80053bc:	6811      	ldr	r1, [r2, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80053be:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80053c0:	f021 010a 	bic.w	r1, r1, #10
 80053c4:	6011      	str	r1, [r2, #0]
          __HAL_UNLOCK(hdma);
 80053c6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80053ca:	f887 0035 	strb.w	r0, [r7, #53]	@ 0x35
        if(hdma->XferCpltCallback != NULL)
 80053ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f47f af1c 	bne.w	800520e <HAL_DMA_IRQHandler+0x24e>
 80053d6:	e766      	b.n	80052a6 <HAL_DMA_IRQHandler+0x2e6>
 80053d8:	58025408 	.word	0x58025408
 80053dc:	5802541c 	.word	0x5802541c
 80053e0:	58025494 	.word	0x58025494

080053e4 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80053e4:	b470      	push	{r4, r5, r6}
  {
    /* Configure DMA Stream data length */
    ((BDMA_Channel_TypeDef   *)hdma->Instance)->CNDTR = DataLength;

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80053e6:	6885      	ldr	r5, [r0, #8]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80053e8:	6804      	ldr	r4, [r0, #0]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80053ea:	2d40      	cmp	r5, #64	@ 0x40
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = DataLength;
 80053ec:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80053ee:	d003      	beq.n	80053f8 <DMA_MultiBufferSetConfig+0x14>
    }
    /* Memory to Peripheral */
    else
    {
      /* Configure DMA Stream source address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = SrcAddress;
 80053f0:	60a1      	str	r1, [r4, #8]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
 80053f2:	60e2      	str	r2, [r4, #12]
    }
  }
}
 80053f4:	bc70      	pop	{r4, r5, r6}
 80053f6:	4770      	bx	lr
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = DstAddress;
 80053f8:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = SrcAddress;
 80053fa:	60e1      	str	r1, [r4, #12]
}
 80053fc:	bc70      	pop	{r4, r5, r6}
 80053fe:	4770      	bx	lr

08005400 <HAL_DMAEx_MultiBufferStart_IT>:
{
 8005400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005404:	6885      	ldr	r5, [r0, #8]
{
 8005406:	b083      	sub	sp, #12
 8005408:	4604      	mov	r4, r0
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800540a:	2d80      	cmp	r5, #128	@ 0x80
 800540c:	f000 80cc 	beq.w	80055a8 <HAL_DMAEx_MultiBufferStart_IT+0x1a8>
  __HAL_LOCK(hdma);
 8005410:	f890 5034 	ldrb.w	r5, [r0, #52]	@ 0x34
 8005414:	2d01      	cmp	r5, #1
 8005416:	f000 8150 	beq.w	80056ba <HAL_DMAEx_MultiBufferStart_IT+0x2ba>
  if(HAL_DMA_STATE_READY == hdma->State)
 800541a:	f890 5035 	ldrb.w	r5, [r0, #53]	@ 0x35
  __HAL_LOCK(hdma);
 800541e:	2601      	movs	r6, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8005420:	42b5      	cmp	r5, r6
 8005422:	fa5f fa85 	uxtb.w	sl, r5
  __HAL_LOCK(hdma);
 8005426:	f880 6034 	strb.w	r6, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800542a:	d006      	beq.n	800543a <HAL_DMAEx_MultiBufferStart_IT+0x3a>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800542c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005430:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8005432:	2001      	movs	r0, #1
}
 8005434:	b003      	add	sp, #12
 8005436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800543a:	6805      	ldr	r5, [r0, #0]
 800543c:	468c      	mov	ip, r1
 800543e:	4ea4      	ldr	r6, [pc, #656]	@ (80056d0 <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 8005440:	4696      	mov	lr, r2
 8005442:	4fa4      	ldr	r7, [pc, #656]	@ (80056d4 <HAL_DMAEx_MultiBufferStart_IT+0x2d4>)
 8005444:	f8df 8298 	ldr.w	r8, [pc, #664]	@ 80056e0 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>
 8005448:	42bd      	cmp	r5, r7
 800544a:	bf18      	it	ne
 800544c:	42b5      	cmpne	r5, r6
 800544e:	f107 0718 	add.w	r7, r7, #24
 8005452:	f8df 9290 	ldr.w	r9, [pc, #656]	@ 80056e4 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>
 8005456:	bf0c      	ite	eq
 8005458:	2601      	moveq	r6, #1
 800545a:	2600      	movne	r6, #0
 800545c:	42bd      	cmp	r5, r7
 800545e:	bf08      	it	eq
 8005460:	f046 0601 	orreq.w	r6, r6, #1
 8005464:	f507 7756 	add.w	r7, r7, #856	@ 0x358
 8005468:	42bd      	cmp	r5, r7
 800546a:	bf08      	it	eq
 800546c:	f046 0601 	orreq.w	r6, r6, #1
 8005470:	3718      	adds	r7, #24
 8005472:	42bd      	cmp	r5, r7
 8005474:	bf08      	it	eq
 8005476:	f046 0601 	orreq.w	r6, r6, #1
 800547a:	3718      	adds	r7, #24
 800547c:	42bd      	cmp	r5, r7
 800547e:	bf08      	it	eq
 8005480:	f046 0601 	orreq.w	r6, r6, #1
 8005484:	3718      	adds	r7, #24
 8005486:	42bd      	cmp	r5, r7
 8005488:	bf08      	it	eq
 800548a:	f046 0601 	orreq.w	r6, r6, #1
 800548e:	3718      	adds	r7, #24
 8005490:	42bd      	cmp	r5, r7
 8005492:	bf08      	it	eq
 8005494:	f046 0601 	orreq.w	r6, r6, #1
 8005498:	f5a7 6783 	sub.w	r7, r7, #1048	@ 0x418
 800549c:	42bd      	cmp	r5, r7
 800549e:	bf18      	it	ne
 80054a0:	4545      	cmpne	r5, r8
 80054a2:	f508 6889 	add.w	r8, r8, #1096	@ 0x448
 80054a6:	bf0c      	ite	eq
 80054a8:	2701      	moveq	r7, #1
 80054aa:	2700      	movne	r7, #0
 80054ac:	4545      	cmp	r5, r8
 80054ae:	bf08      	it	eq
 80054b0:	f046 0601 	orreq.w	r6, r6, #1
 80054b4:	f5a8 688f 	sub.w	r8, r8, #1144	@ 0x478
 80054b8:	454d      	cmp	r5, r9
 80054ba:	bf18      	it	ne
 80054bc:	4545      	cmpne	r5, r8
 80054be:	f109 0948 	add.w	r9, r9, #72	@ 0x48
 80054c2:	bf0c      	ite	eq
 80054c4:	f04f 0801 	moveq.w	r8, #1
 80054c8:	f04f 0800 	movne.w	r8, #0
 80054cc:	454d      	cmp	r5, r9
 80054ce:	bf08      	it	eq
 80054d0:	f047 0701 	orreq.w	r7, r7, #1
 80054d4:	f509 6986 	add.w	r9, r9, #1072	@ 0x430
 80054d8:	454d      	cmp	r5, r9
 80054da:	bf08      	it	eq
 80054dc:	f046 0601 	orreq.w	r6, r6, #1
 80054e0:	9700      	str	r7, [sp, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 80054e2:	f04f 0902 	mov.w	r9, #2
 80054e6:	4637      	mov	r7, r6
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80054e8:	6dc6      	ldr	r6, [r0, #92]	@ 0x5c
    hdma->State = HAL_DMA_STATE_BUSY;
 80054ea:	f880 9035 	strb.w	r9, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054ee:	f04f 0900 	mov.w	r9, #0
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80054f2:	f006 0b1f 	and.w	fp, r6, #31
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U));
 80054f6:	6d86      	ldr	r6, [r0, #88]	@ 0x58
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054f8:	f8c0 9054 	str.w	r9, [r0, #84]	@ 0x54
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U));
 80054fc:	9601      	str	r6, [sp, #4]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80054fe:	f8df 91e8 	ldr.w	r9, [pc, #488]	@ 80056e8 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>
 8005502:	9e00      	ldr	r6, [sp, #0]
 8005504:	454d      	cmp	r5, r9
 8005506:	bf08      	it	eq
 8005508:	f047 0701 	orreq.w	r7, r7, #1
 800550c:	ea58 0906 	orrs.w	r9, r8, r6
 8005510:	d101      	bne.n	8005516 <HAL_DMAEx_MultiBufferStart_IT+0x116>
 8005512:	2f00      	cmp	r7, #0
 8005514:	d04c      	beq.n	80055b0 <HAL_DMAEx_MultiBufferStart_IT+0x1b0>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR |= DMA_SxCR_DBM;
 8005516:	6828      	ldr	r0, [r5, #0]
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005518:	4672      	mov	r2, lr
 800551a:	4661      	mov	r1, ip
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR |= DMA_SxCR_DBM;
 800551c:	f440 2080 	orr.w	r0, r0, #262144	@ 0x40000
 8005520:	6028      	str	r0, [r5, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = SecondMemAddress;
 8005522:	612b      	str	r3, [r5, #16]
      *ifcRegister_Base = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005524:	233f      	movs	r3, #63	@ 0x3f
 8005526:	9801      	ldr	r0, [sp, #4]
 8005528:	fa03 f30b 	lsl.w	r3, r3, fp
 800552c:	6083      	str	r3, [r0, #8]
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800552e:	4620      	mov	r0, r4
 8005530:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005532:	f7ff ff57 	bl	80053e4 <DMA_MultiBufferSetConfig>
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005536:	f1b8 0f00 	cmp.w	r8, #0
 800553a:	d04a      	beq.n	80055d2 <HAL_DMAEx_MultiBufferStart_IT+0x1d2>
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800553c:	e9d4 3219 	ldrd	r3, r2, [r4, #100]	@ 0x64
 8005540:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8005542:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8005544:	b113      	cbz	r3, 800554c <HAL_DMAEx_MultiBufferStart_IT+0x14c>
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005546:	e9d4 321c 	ldrd	r3, r2, [r4, #112]	@ 0x70
 800554a:	605a      	str	r2, [r3, #4]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800554c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800554e:	682b      	ldr	r3, [r5, #0]
 8005550:	f023 031e 	bic.w	r3, r3, #30
 8005554:	f043 0316 	orr.w	r3, r3, #22
 8005558:	602b      	str	r3, [r5, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR |= DMA_IT_FE;
 800555a:	696b      	ldr	r3, [r5, #20]
 800555c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005560:	616b      	str	r3, [r5, #20]
      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005562:	2a00      	cmp	r2, #0
 8005564:	f000 80ab 	beq.w	80056be <HAL_DMAEx_MultiBufferStart_IT+0x2be>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005568:	682b      	ldr	r3, [r5, #0]
 800556a:	f043 0308 	orr.w	r3, r3, #8
 800556e:	602b      	str	r3, [r5, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005570:	f1b8 0f00 	cmp.w	r8, #0
 8005574:	d102      	bne.n	800557c <HAL_DMAEx_MultiBufferStart_IT+0x17c>
 8005576:	9b00      	ldr	r3, [sp, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d070      	beq.n	800565e <HAL_DMAEx_MultiBufferStart_IT+0x25e>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800557c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	03d2      	lsls	r2, r2, #15
 8005582:	d503      	bpl.n	800558c <HAL_DMAEx_MultiBufferStart_IT+0x18c>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800558a:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 800558c:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800558e:	b11b      	cbz	r3, 8005598 <HAL_DMAEx_MultiBufferStart_IT+0x198>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005596:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8005598:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800559a:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800559c:	f043 0301 	orr.w	r3, r3, #1
 80055a0:	602b      	str	r3, [r5, #0]
}
 80055a2:	b003      	add	sp, #12
 80055a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80055a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80055ac:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 80055ae:	e740      	b.n	8005432 <HAL_DMAEx_MultiBufferStart_IT+0x32>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC);
 80055b0:	f8d5 e000 	ldr.w	lr, [r5]
 80055b4:	f248 0c20 	movw	ip, #32800	@ 0x8020
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80055b8:	fa0a fa0b 	lsl.w	sl, sl, fp
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC);
 80055bc:	ea4e 0c0c 	orr.w	ip, lr, ip
 80055c0:	f8c5 c000 	str.w	ip, [r5]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = SecondMemAddress;
 80055c4:	612b      	str	r3, [r5, #16]
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80055c6:	9b01      	ldr	r3, [sp, #4]
 80055c8:	f8c3 a004 	str.w	sl, [r3, #4]
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80055cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80055ce:	f7ff ff09 	bl	80053e4 <DMA_MultiBufferSetConfig>
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80055d2:	4a41      	ldr	r2, [pc, #260]	@ (80056d8 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>)
 80055d4:	463b      	mov	r3, r7
 80055d6:	4295      	cmp	r5, r2
 80055d8:	bf08      	it	eq
 80055da:	f043 0301 	orreq.w	r3, r3, #1
 80055de:	3214      	adds	r2, #20
 80055e0:	4295      	cmp	r5, r2
 80055e2:	bf08      	it	eq
 80055e4:	f043 0301 	orreq.w	r3, r3, #1
 80055e8:	3214      	adds	r2, #20
 80055ea:	4295      	cmp	r5, r2
 80055ec:	bf08      	it	eq
 80055ee:	f043 0301 	orreq.w	r3, r3, #1
 80055f2:	3214      	adds	r2, #20
 80055f4:	4295      	cmp	r5, r2
 80055f6:	bf08      	it	eq
 80055f8:	f043 0301 	orreq.w	r3, r3, #1
 80055fc:	3214      	adds	r2, #20
 80055fe:	4295      	cmp	r5, r2
 8005600:	bf08      	it	eq
 8005602:	f043 0301 	orreq.w	r3, r3, #1
 8005606:	3214      	adds	r2, #20
 8005608:	4295      	cmp	r5, r2
 800560a:	bf08      	it	eq
 800560c:	f043 0301 	orreq.w	r3, r3, #1
 8005610:	3214      	adds	r2, #20
 8005612:	4295      	cmp	r5, r2
 8005614:	bf08      	it	eq
 8005616:	f043 0301 	orreq.w	r3, r3, #1
 800561a:	3214      	adds	r2, #20
 800561c:	4295      	cmp	r5, r2
 800561e:	bf08      	it	eq
 8005620:	f043 0301 	orreq.w	r3, r3, #1
 8005624:	b90b      	cbnz	r3, 800562a <HAL_DMAEx_MultiBufferStart_IT+0x22a>
 8005626:	9b00      	ldr	r3, [sp, #0]
 8005628:	b153      	cbz	r3, 8005640 <HAL_DMAEx_MultiBufferStart_IT+0x240>
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800562a:	e9d4 3219 	ldrd	r3, r2, [r4, #100]	@ 0x64
 800562e:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8005630:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8005632:	b113      	cbz	r3, 800563a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005634:	e9d4 321c 	ldrd	r3, r2, [r4, #112]	@ 0x70
 8005638:	605a      	str	r2, [r3, #4]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800563a:	f1b9 0f00 	cmp.w	r9, #0
 800563e:	d185      	bne.n	800554c <HAL_DMAEx_MultiBufferStart_IT+0x14c>
      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005640:	6c22      	ldr	r2, [r4, #64]	@ 0x40
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005642:	2f00      	cmp	r7, #0
 8005644:	d183      	bne.n	800554e <HAL_DMAEx_MultiBufferStart_IT+0x14e>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005646:	682b      	ldr	r3, [r5, #0]
 8005648:	f023 030e 	bic.w	r3, r3, #14
 800564c:	f043 030a 	orr.w	r3, r3, #10
 8005650:	602b      	str	r3, [r5, #0]
      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005652:	2a00      	cmp	r2, #0
 8005654:	d038      	beq.n	80056c8 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005656:	682b      	ldr	r3, [r5, #0]
 8005658:	f043 0304 	orr.w	r3, r3, #4
 800565c:	602b      	str	r3, [r5, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800565e:	4b1e      	ldr	r3, [pc, #120]	@ (80056d8 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>)
 8005660:	4a1e      	ldr	r2, [pc, #120]	@ (80056dc <HAL_DMAEx_MultiBufferStart_IT+0x2dc>)
 8005662:	4295      	cmp	r5, r2
 8005664:	bf18      	it	ne
 8005666:	429d      	cmpne	r5, r3
 8005668:	f102 0214 	add.w	r2, r2, #20
 800566c:	bf0c      	ite	eq
 800566e:	2301      	moveq	r3, #1
 8005670:	2300      	movne	r3, #0
 8005672:	4295      	cmp	r5, r2
 8005674:	bf08      	it	eq
 8005676:	f043 0301 	orreq.w	r3, r3, #1
 800567a:	3214      	adds	r2, #20
 800567c:	4295      	cmp	r5, r2
 800567e:	bf08      	it	eq
 8005680:	f043 0301 	orreq.w	r3, r3, #1
 8005684:	3214      	adds	r2, #20
 8005686:	4295      	cmp	r5, r2
 8005688:	bf08      	it	eq
 800568a:	f043 0301 	orreq.w	r3, r3, #1
 800568e:	3214      	adds	r2, #20
 8005690:	4295      	cmp	r5, r2
 8005692:	bf08      	it	eq
 8005694:	f043 0301 	orreq.w	r3, r3, #1
 8005698:	3214      	adds	r2, #20
 800569a:	4295      	cmp	r5, r2
 800569c:	bf08      	it	eq
 800569e:	f043 0301 	orreq.w	r3, r3, #1
 80056a2:	3214      	adds	r2, #20
 80056a4:	4295      	cmp	r5, r2
 80056a6:	bf08      	it	eq
 80056a8:	f043 0301 	orreq.w	r3, r3, #1
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	f47f af65 	bne.w	800557c <HAL_DMAEx_MultiBufferStart_IT+0x17c>
 80056b2:	2f00      	cmp	r7, #0
 80056b4:	f47f af62 	bne.w	800557c <HAL_DMAEx_MultiBufferStart_IT+0x17c>
 80056b8:	e76e      	b.n	8005598 <HAL_DMAEx_MultiBufferStart_IT+0x198>
  __HAL_LOCK(hdma);
 80056ba:	2002      	movs	r0, #2
 80056bc:	e6ba      	b.n	8005434 <HAL_DMAEx_MultiBufferStart_IT+0x34>
      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80056be:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f47f af51 	bne.w	8005568 <HAL_DMAEx_MultiBufferStart_IT+0x168>
 80056c6:	e753      	b.n	8005570 <HAL_DMAEx_MultiBufferStart_IT+0x170>
      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80056c8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d1c3      	bne.n	8005656 <HAL_DMAEx_MultiBufferStart_IT+0x256>
 80056ce:	e7c6      	b.n	800565e <HAL_DMAEx_MultiBufferStart_IT+0x25e>
 80056d0:	40020088 	.word	0x40020088
 80056d4:	400200a0 	.word	0x400200a0
 80056d8:	58025408 	.word	0x58025408
 80056dc:	5802541c 	.word	0x5802541c
 80056e0:	40020040 	.word	0x40020040
 80056e4:	40020028 	.word	0x40020028
 80056e8:	400204b8 	.word	0x400204b8

080056ec <HAL_DMAEx_ChangeMemory>:
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80056ec:	6800      	ldr	r0, [r0, #0]
{
 80056ee:	b410      	push	{r4}
    if(memory == MEMORY0)
 80056f0:	b922      	cbnz	r2, 80056fc <HAL_DMAEx_ChangeMemory+0x10>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = Address;
 80056f2:	60c1      	str	r1, [r0, #12]
}
 80056f4:	2000      	movs	r0, #0
 80056f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80056fa:	4770      	bx	lr
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = Address;
 80056fc:	6101      	str	r1, [r0, #16]
}
 80056fe:	2000      	movs	r0, #0
 8005700:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop

08005708 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005708:	680b      	ldr	r3, [r1, #0]
 800570a:	2b00      	cmp	r3, #0
 800570c:	f000 81ed 	beq.w	8005aea <HAL_GPIO_Init+0x3e2>
 8005710:	4a80      	ldr	r2, [pc, #512]	@ (8005914 <HAL_GPIO_Init+0x20c>)
 8005712:	4290      	cmp	r0, r2
  uint32_t position = 0x00U;
 8005714:	f04f 0200 	mov.w	r2, #0
{
 8005718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800571c:	f04f 0901 	mov.w	r9, #1
{
 8005720:	b085      	sub	sp, #20
 8005722:	f000 80f3 	beq.w	800590c <HAL_GPIO_Init+0x204>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005726:	f04f 48b0 	mov.w	r8, #1476395008	@ 0x58000000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800572a:	9301      	str	r3, [sp, #4]
 800572c:	e03c      	b.n	80057a8 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR;
 800572e:	f8d0 b008 	ldr.w	fp, [r0, #8]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005732:	2f02      	cmp	r7, #2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005734:	68cb      	ldr	r3, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005736:	ea0b 0b06 	and.w	fp, fp, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 800573a:	fa03 fa0c 	lsl.w	sl, r3, ip
 800573e:	ea4a 0a0b 	orr.w	sl, sl, fp
        GPIOx->OSPEEDR = temp;
 8005742:	f8c0 a008 	str.w	sl, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005746:	ea4f 1a15 	mov.w	sl, r5, lsr #4
        temp = GPIOx->OTYPER;
 800574a:	f8d0 b004 	ldr.w	fp, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800574e:	fa0a fa02 	lsl.w	sl, sl, r2
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005752:	ea2b 0404 	bic.w	r4, fp, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005756:	ea4a 0404 	orr.w	r4, sl, r4
        GPIOx->OTYPER = temp;
 800575a:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 800575c:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800575e:	ea04 0406 	and.w	r4, r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005762:	ea44 040e 	orr.w	r4, r4, lr
      GPIOx->PUPDR = temp;
 8005766:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005768:	f040 80c7 	bne.w	80058fa <HAL_GPIO_Init+0x1f2>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800576c:	fa07 f70c 	lsl.w	r7, r7, ip
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005770:	f002 0407 	and.w	r4, r2, #7
        temp = GPIOx->AFR[position >> 3U];
 8005774:	ea4f 0cd2 	mov.w	ip, r2, lsr #3
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005778:	690d      	ldr	r5, [r1, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800577a:	00a4      	lsls	r4, r4, #2
 800577c:	230f      	movs	r3, #15
 800577e:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005782:	40a5      	lsls	r5, r4
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005784:	fa03 f404 	lsl.w	r4, r3, r4
        temp = GPIOx->AFR[position >> 3U];
 8005788:	f8dc e020 	ldr.w	lr, [ip, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800578c:	ea2e 0404 	bic.w	r4, lr, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005790:	4325      	orrs	r5, r4
        GPIOx->AFR[position >> 3U] = temp;
 8005792:	f8cc 5020 	str.w	r5, [ip, #32]
      temp = GPIOx->MODER;
 8005796:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005798:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800579a:	4327      	orrs	r7, r4
      GPIOx->MODER = temp;
 800579c:	6007      	str	r7, [r0, #0]
        }
        EXTI->FTSR1 = temp;
      }
    }

    position++;
 800579e:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80057a0:	9b01      	ldr	r3, [sp, #4]
 80057a2:	fa33 f402 	lsrs.w	r4, r3, r2
 80057a6:	d074      	beq.n	8005892 <HAL_GPIO_Init+0x18a>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80057a8:	fa09 f402 	lsl.w	r4, r9, r2
    if (iocurrent != 0x00U)
 80057ac:	9b01      	ldr	r3, [sp, #4]
 80057ae:	ea14 0a03 	ands.w	sl, r4, r3
 80057b2:	d0f4      	beq.n	800579e <HAL_GPIO_Init+0x96>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80057b4:	684d      	ldr	r5, [r1, #4]
 80057b6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80057ba:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80057bc:	2303      	movs	r3, #3
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80057be:	f025 0710 	bic.w	r7, r5, #16
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80057c2:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80057c6:	fa03 f60c 	lsl.w	r6, r3, ip
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80057ca:	f107 3bff 	add.w	fp, r7, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80057ce:	43f6      	mvns	r6, r6
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80057d0:	f1bb 0f01 	cmp.w	fp, #1
 80057d4:	d9ab      	bls.n	800572e <HAL_GPIO_Init+0x26>
      temp = GPIOx->PUPDR;
 80057d6:	68c4      	ldr	r4, [r0, #12]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80057d8:	00eb      	lsls	r3, r5, #3
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80057da:	ea04 0406 	and.w	r4, r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80057de:	ea44 040e 	orr.w	r4, r4, lr
      GPIOx->PUPDR = temp;
 80057e2:	60c4      	str	r4, [r0, #12]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057e4:	f005 0403 	and.w	r4, r5, #3
      temp = GPIOx->MODER;
 80057e8:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057ea:	fa04 f40c 	lsl.w	r4, r4, ip
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80057ee:	ea06 0607 	and.w	r6, r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057f2:	ea44 0406 	orr.w	r4, r4, r6
      GPIOx->MODER = temp;
 80057f6:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80057f8:	d5d1      	bpl.n	800579e <HAL_GPIO_Init+0x96>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057fa:	4e47      	ldr	r6, [pc, #284]	@ (8005918 <HAL_GPIO_Init+0x210>)
 80057fc:	f022 0703 	bic.w	r7, r2, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005800:	230f      	movs	r3, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005802:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
 8005806:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
 800580a:	f044 0402 	orr.w	r4, r4, #2
 800580e:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8005812:	f8c6 40f4 	str.w	r4, [r6, #244]	@ 0xf4
 8005816:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800581a:	f002 0603 	and.w	r6, r2, #3
 800581e:	00b6      	lsls	r6, r6, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005820:	f004 0402 	and.w	r4, r4, #2
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005824:	fa03 fc06 	lsl.w	ip, r3, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005828:	4b3c      	ldr	r3, [pc, #240]	@ (800591c <HAL_GPIO_Init+0x214>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800582a:	9403      	str	r4, [sp, #12]
 800582c:	9c03      	ldr	r4, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800582e:	4298      	cmp	r0, r3
        temp = SYSCFG->EXTICR[position >> 2U];
 8005830:	68bc      	ldr	r4, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005832:	ea24 040c 	bic.w	r4, r4, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005836:	d05c      	beq.n	80058f2 <HAL_GPIO_Init+0x1ea>
 8005838:	4b39      	ldr	r3, [pc, #228]	@ (8005920 <HAL_GPIO_Init+0x218>)
 800583a:	4298      	cmp	r0, r3
 800583c:	d02c      	beq.n	8005898 <HAL_GPIO_Init+0x190>
 800583e:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 8005924 <HAL_GPIO_Init+0x21c>
 8005842:	4560      	cmp	r0, ip
 8005844:	f000 8143 	beq.w	8005ace <HAL_GPIO_Init+0x3c6>
 8005848:	f8df c0dc 	ldr.w	ip, [pc, #220]	@ 8005928 <HAL_GPIO_Init+0x220>
 800584c:	4560      	cmp	r0, ip
 800584e:	f000 814d 	beq.w	8005aec <HAL_GPIO_Init+0x3e4>
 8005852:	f8df c0d8 	ldr.w	ip, [pc, #216]	@ 800592c <HAL_GPIO_Init+0x224>
 8005856:	4560      	cmp	r0, ip
 8005858:	f000 8133 	beq.w	8005ac2 <HAL_GPIO_Init+0x3ba>
 800585c:	f8df c0d0 	ldr.w	ip, [pc, #208]	@ 8005930 <HAL_GPIO_Init+0x228>
 8005860:	4560      	cmp	r0, ip
 8005862:	f000 8149 	beq.w	8005af8 <HAL_GPIO_Init+0x3f0>
 8005866:	f8df c0cc 	ldr.w	ip, [pc, #204]	@ 8005934 <HAL_GPIO_Init+0x22c>
 800586a:	4560      	cmp	r0, ip
 800586c:	f000 814a 	beq.w	8005b04 <HAL_GPIO_Init+0x3fc>
 8005870:	f8df c0c4 	ldr.w	ip, [pc, #196]	@ 8005938 <HAL_GPIO_Init+0x230>
 8005874:	4560      	cmp	r0, ip
 8005876:	f000 814b 	beq.w	8005b10 <HAL_GPIO_Init+0x408>
 800587a:	f8df c0c0 	ldr.w	ip, [pc, #192]	@ 800593c <HAL_GPIO_Init+0x234>
 800587e:	4560      	cmp	r0, ip
 8005880:	bf0c      	ite	eq
 8005882:	f04f 0c09 	moveq.w	ip, #9
 8005886:	f04f 0c0a 	movne.w	ip, #10
 800588a:	fa0c f606 	lsl.w	r6, ip, r6
 800588e:	4334      	orrs	r4, r6
 8005890:	e007      	b.n	80058a2 <HAL_GPIO_Init+0x19a>
  }
}
 8005892:	b005      	add	sp, #20
 8005894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005898:	f04f 0c02 	mov.w	ip, #2
 800589c:	fa0c f606 	lsl.w	r6, ip, r6
 80058a0:	4334      	orrs	r4, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 80058a2:	60bc      	str	r4, [r7, #8]
        temp &= ~(iocurrent);
 80058a4:	ea6f 060a 	mvn.w	r6, sl
        temp = EXTI_CurrentCPU->IMR1;
 80058a8:	f8d8 4080 	ldr.w	r4, [r8, #128]	@ 0x80
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80058ac:	03ef      	lsls	r7, r5, #15
        temp &= ~(iocurrent);
 80058ae:	bf54      	ite	pl
 80058b0:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80058b2:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80058b6:	03ab      	lsls	r3, r5, #14
        EXTI_CurrentCPU->IMR1 = temp;
 80058b8:	f8c8 4080 	str.w	r4, [r8, #128]	@ 0x80
        temp = EXTI_CurrentCPU->EMR1;
 80058bc:	f8d8 4084 	ldr.w	r4, [r8, #132]	@ 0x84
        temp &= ~(iocurrent);
 80058c0:	bf54      	ite	pl
 80058c2:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80058c4:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80058c8:	02ef      	lsls	r7, r5, #11
        EXTI_CurrentCPU->EMR1 = temp;
 80058ca:	f8c8 4084 	str.w	r4, [r8, #132]	@ 0x84
        temp = EXTI->RTSR1;
 80058ce:	f8d8 4000 	ldr.w	r4, [r8]
        temp &= ~(iocurrent);
 80058d2:	bf54      	ite	pl
 80058d4:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80058d6:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80058da:	02ad      	lsls	r5, r5, #10
        EXTI->RTSR1 = temp;
 80058dc:	f8c8 4000 	str.w	r4, [r8]
        temp = EXTI->FTSR1;
 80058e0:	f8d8 4004 	ldr.w	r4, [r8, #4]
        temp &= ~(iocurrent);
 80058e4:	bf54      	ite	pl
 80058e6:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80058e8:	ea4a 0404 	orrmi.w	r4, sl, r4
        EXTI->FTSR1 = temp;
 80058ec:	f8c8 4004 	str.w	r4, [r8, #4]
 80058f0:	e755      	b.n	800579e <HAL_GPIO_Init+0x96>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80058f2:	fa09 f606 	lsl.w	r6, r9, r6
 80058f6:	4334      	orrs	r4, r6
 80058f8:	e7d3      	b.n	80058a2 <HAL_GPIO_Init+0x19a>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80058fa:	f005 0403 	and.w	r4, r5, #3
      temp = GPIOx->MODER;
 80058fe:	6805      	ldr	r5, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005900:	fa04 f40c 	lsl.w	r4, r4, ip
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005904:	402e      	ands	r6, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005906:	4334      	orrs	r4, r6
      GPIOx->MODER = temp;
 8005908:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800590a:	e748      	b.n	800579e <HAL_GPIO_Init+0x96>
        temp = EXTI_CurrentCPU->IMR1;
 800590c:	f04f 47b0 	mov.w	r7, #1476395008	@ 0x58000000
 8005910:	e057      	b.n	80059c2 <HAL_GPIO_Init+0x2ba>
 8005912:	bf00      	nop
 8005914:	58020000 	.word	0x58020000
 8005918:	58024400 	.word	0x58024400
 800591c:	58020400 	.word	0x58020400
 8005920:	58020800 	.word	0x58020800
 8005924:	58020c00 	.word	0x58020c00
 8005928:	58021000 	.word	0x58021000
 800592c:	58021400 	.word	0x58021400
 8005930:	58021800 	.word	0x58021800
 8005934:	58021c00 	.word	0x58021c00
 8005938:	58022000 	.word	0x58022000
 800593c:	58022400 	.word	0x58022400
        temp = GPIOx->OSPEEDR;
 8005940:	f8d0 b008 	ldr.w	fp, [r0, #8]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005944:	f1bc 0f02 	cmp.w	ip, #2
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005948:	ea06 0b0b 	and.w	fp, r6, fp
        temp |= (GPIO_Init->Speed << (position * 2U));
 800594c:	68ce      	ldr	r6, [r1, #12]
 800594e:	fa06 f80e 	lsl.w	r8, r6, lr
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005952:	9e01      	ldr	r6, [sp, #4]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005954:	ea48 080b 	orr.w	r8, r8, fp
        GPIOx->OSPEEDR = temp;
 8005958:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800595c:	ea4f 1815 	mov.w	r8, r5, lsr #4
        temp = GPIOx->OTYPER;
 8005960:	f8d0 b004 	ldr.w	fp, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005964:	fa08 f802 	lsl.w	r8, r8, r2
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005968:	ea2b 0404 	bic.w	r4, fp, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800596c:	ea48 0404 	orr.w	r4, r8, r4
        GPIOx->OTYPER = temp;
 8005970:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 8005972:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005974:	ea04 0406 	and.w	r4, r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005978:	ea4a 0404 	orr.w	r4, sl, r4
      GPIOx->PUPDR = temp;
 800597c:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800597e:	f040 80ab 	bne.w	8005ad8 <HAL_GPIO_Init+0x3d0>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005982:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005986:	f002 0407 	and.w	r4, r2, #7
        temp = GPIOx->AFR[position >> 3U];
 800598a:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800598e:	690d      	ldr	r5, [r1, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005990:	00a4      	lsls	r4, r4, #2
 8005992:	260f      	movs	r6, #15
 8005994:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005998:	40a5      	lsls	r5, r4
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800599a:	fa06 f404 	lsl.w	r4, r6, r4
        temp = GPIOx->AFR[position >> 3U];
 800599e:	f8de 8020 	ldr.w	r8, [lr, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80059a2:	ea28 0404 	bic.w	r4, r8, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80059a6:	4325      	orrs	r5, r4
        GPIOx->AFR[position >> 3U] = temp;
 80059a8:	f8ce 5020 	str.w	r5, [lr, #32]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80059ac:	9d01      	ldr	r5, [sp, #4]
      temp = GPIOx->MODER;
 80059ae:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80059b0:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80059b2:	ea4c 0404 	orr.w	r4, ip, r4
      GPIOx->MODER = temp;
 80059b6:	6004      	str	r4, [r0, #0]
    position++;
 80059b8:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80059ba:	fa33 f402 	lsrs.w	r4, r3, r2
 80059be:	f43f af68 	beq.w	8005892 <HAL_GPIO_Init+0x18a>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80059c2:	fa09 f402 	lsl.w	r4, r9, r2
    if (iocurrent != 0x00U)
 80059c6:	ea13 0804 	ands.w	r8, r3, r4
 80059ca:	d0f5      	beq.n	80059b8 <HAL_GPIO_Init+0x2b0>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80059cc:	ea4f 0e42 	mov.w	lr, r2, lsl #1
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059d0:	688e      	ldr	r6, [r1, #8]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80059d2:	684d      	ldr	r5, [r1, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059d4:	fa06 fa0e 	lsl.w	sl, r6, lr
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80059d8:	2603      	movs	r6, #3
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80059da:	f025 0c10 	bic.w	ip, r5, #16
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80059de:	fa06 f60e 	lsl.w	r6, r6, lr
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80059e2:	f10c 3bff 	add.w	fp, ip, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80059e6:	43f6      	mvns	r6, r6
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80059e8:	f1bb 0f01 	cmp.w	fp, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80059ec:	9601      	str	r6, [sp, #4]
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80059ee:	d9a7      	bls.n	8005940 <HAL_GPIO_Init+0x238>
      temp = GPIOx->PUPDR;
 80059f0:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80059f2:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059f4:	ea44 040a 	orr.w	r4, r4, sl
      GPIOx->PUPDR = temp;
 80059f8:	60c4      	str	r4, [r0, #12]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80059fa:	f005 0403 	and.w	r4, r5, #3
      temp = GPIOx->MODER;
 80059fe:	f8d0 c000 	ldr.w	ip, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a02:	fa04 f40e 	lsl.w	r4, r4, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005a06:	ea0c 0606 	and.w	r6, ip, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a0a:	4334      	orrs	r4, r6
      GPIOx->MODER = temp;
 8005a0c:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005a0e:	00ec      	lsls	r4, r5, #3
 8005a10:	d5d2      	bpl.n	80059b8 <HAL_GPIO_Init+0x2b0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a12:	4e42      	ldr	r6, [pc, #264]	@ (8005b1c <HAL_GPIO_Init+0x414>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005a14:	f04f 0c0f 	mov.w	ip, #15
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005a18:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a1c:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
 8005a20:	f044 0402 	orr.w	r4, r4, #2
 8005a24:	f8c6 40f4 	str.w	r4, [r6, #244]	@ 0xf4
 8005a28:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
 8005a2c:	f022 0603 	bic.w	r6, r2, #3
 8005a30:	f004 0402 	and.w	r4, r4, #2
 8005a34:	f106 46b0 	add.w	r6, r6, #1476395008	@ 0x58000000
 8005a38:	9403      	str	r4, [sp, #12]
 8005a3a:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005a3e:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005a40:	f002 0403 	and.w	r4, r2, #3
 8005a44:	ea4f 0484 	mov.w	r4, r4, lsl #2
 8005a48:	fa0c f404 	lsl.w	r4, ip, r4
        temp = SYSCFG->EXTICR[position >> 2U];
 8005a4c:	f8d6 c008 	ldr.w	ip, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005a50:	ea2c 0404 	bic.w	r4, ip, r4
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005a54:	60b4      	str	r4, [r6, #8]
        temp &= ~(iocurrent);
 8005a56:	ea6f 0608 	mvn.w	r6, r8
        temp = EXTI_CurrentCPU->IMR1;
 8005a5a:	f8d7 4080 	ldr.w	r4, [r7, #128]	@ 0x80
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005a5e:	d116      	bne.n	8005a8e <HAL_GPIO_Init+0x386>
        temp &= ~(iocurrent);
 8005a60:	4034      	ands	r4, r6
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005a62:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        EXTI_CurrentCPU->IMR1 = temp;
 8005a66:	f8c7 4080 	str.w	r4, [r7, #128]	@ 0x80
        temp = EXTI_CurrentCPU->EMR1;
 8005a6a:	f8d7 4084 	ldr.w	r4, [r7, #132]	@ 0x84
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005a6e:	d117      	bne.n	8005aa0 <HAL_GPIO_Init+0x398>
        temp &= ~(iocurrent);
 8005a70:	4034      	ands	r4, r6
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005a72:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        EXTI_CurrentCPU->EMR1 = temp;
 8005a76:	f8c7 4084 	str.w	r4, [r7, #132]	@ 0x84
        temp = EXTI->RTSR1;
 8005a7a:	683c      	ldr	r4, [r7, #0]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005a7c:	d118      	bne.n	8005ab0 <HAL_GPIO_Init+0x3a8>
        temp &= ~(iocurrent);
 8005a7e:	4034      	ands	r4, r6
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005a80:	02ad      	lsls	r5, r5, #10
        EXTI->RTSR1 = temp;
 8005a82:	603c      	str	r4, [r7, #0]
        temp = EXTI->FTSR1;
 8005a84:	687c      	ldr	r4, [r7, #4]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005a86:	d419      	bmi.n	8005abc <HAL_GPIO_Init+0x3b4>
        temp &= ~(iocurrent);
 8005a88:	4034      	ands	r4, r6
        EXTI->FTSR1 = temp;
 8005a8a:	607c      	str	r4, [r7, #4]
 8005a8c:	e794      	b.n	80059b8 <HAL_GPIO_Init+0x2b0>
          temp |= iocurrent;
 8005a8e:	ea44 0408 	orr.w	r4, r4, r8
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005a92:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        EXTI_CurrentCPU->IMR1 = temp;
 8005a96:	f8c7 4080 	str.w	r4, [r7, #128]	@ 0x80
        temp = EXTI_CurrentCPU->EMR1;
 8005a9a:	f8d7 4084 	ldr.w	r4, [r7, #132]	@ 0x84
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005a9e:	d0e7      	beq.n	8005a70 <HAL_GPIO_Init+0x368>
          temp |= iocurrent;
 8005aa0:	ea44 0408 	orr.w	r4, r4, r8
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005aa4:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        EXTI_CurrentCPU->EMR1 = temp;
 8005aa8:	f8c7 4084 	str.w	r4, [r7, #132]	@ 0x84
        temp = EXTI->RTSR1;
 8005aac:	683c      	ldr	r4, [r7, #0]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005aae:	d0e6      	beq.n	8005a7e <HAL_GPIO_Init+0x376>
          temp |= iocurrent;
 8005ab0:	ea48 0404 	orr.w	r4, r8, r4
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005ab4:	02ad      	lsls	r5, r5, #10
        EXTI->RTSR1 = temp;
 8005ab6:	603c      	str	r4, [r7, #0]
        temp = EXTI->FTSR1;
 8005ab8:	687c      	ldr	r4, [r7, #4]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005aba:	d5e5      	bpl.n	8005a88 <HAL_GPIO_Init+0x380>
          temp |= iocurrent;
 8005abc:	ea48 0404 	orr.w	r4, r8, r4
 8005ac0:	e7e3      	b.n	8005a8a <HAL_GPIO_Init+0x382>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005ac2:	f04f 0c05 	mov.w	ip, #5
 8005ac6:	fa0c f606 	lsl.w	r6, ip, r6
 8005aca:	4334      	orrs	r4, r6
 8005acc:	e6e9      	b.n	80058a2 <HAL_GPIO_Init+0x19a>
 8005ace:	2303      	movs	r3, #3
 8005ad0:	fa03 f606 	lsl.w	r6, r3, r6
 8005ad4:	4334      	orrs	r4, r6
 8005ad6:	e6e4      	b.n	80058a2 <HAL_GPIO_Init+0x19a>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005ad8:	f005 0403 	and.w	r4, r5, #3
      temp = GPIOx->MODER;
 8005adc:	6805      	ldr	r5, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005ade:	fa04 f40e 	lsl.w	r4, r4, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005ae2:	402e      	ands	r6, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005ae4:	4334      	orrs	r4, r6
      GPIOx->MODER = temp;
 8005ae6:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005ae8:	e766      	b.n	80059b8 <HAL_GPIO_Init+0x2b0>
 8005aea:	4770      	bx	lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005aec:	f04f 0c04 	mov.w	ip, #4
 8005af0:	fa0c f606 	lsl.w	r6, ip, r6
 8005af4:	4334      	orrs	r4, r6
 8005af6:	e6d4      	b.n	80058a2 <HAL_GPIO_Init+0x19a>
 8005af8:	f04f 0c06 	mov.w	ip, #6
 8005afc:	fa0c f606 	lsl.w	r6, ip, r6
 8005b00:	4334      	orrs	r4, r6
 8005b02:	e6ce      	b.n	80058a2 <HAL_GPIO_Init+0x19a>
 8005b04:	f04f 0c07 	mov.w	ip, #7
 8005b08:	fa0c f606 	lsl.w	r6, ip, r6
 8005b0c:	4334      	orrs	r4, r6
 8005b0e:	e6c8      	b.n	80058a2 <HAL_GPIO_Init+0x19a>
 8005b10:	f04f 0c08 	mov.w	ip, #8
 8005b14:	fa0c f606 	lsl.w	r6, ip, r6
 8005b18:	4334      	orrs	r4, r6
 8005b1a:	e6c2      	b.n	80058a2 <HAL_GPIO_Init+0x19a>
 8005b1c:	58024400 	.word	0x58024400

08005b20 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005b20:	6903      	ldr	r3, [r0, #16]
 8005b22:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8005b24:	bf14      	ite	ne
 8005b26:	2001      	movne	r0, #1
 8005b28:	2000      	moveq	r0, #0
 8005b2a:	4770      	bx	lr

08005b2c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b2c:	b902      	cbnz	r2, 8005b30 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005b2e:	0409      	lsls	r1, r1, #16
 8005b30:	6181      	str	r1, [r0, #24]
  }
}
 8005b32:	4770      	bx	lr

08005b34 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b34:	1c4b      	adds	r3, r1, #1
{
 8005b36:	b570      	push	{r4, r5, r6, lr}
 8005b38:	4604      	mov	r4, r0
 8005b3a:	d12e      	bne.n	8005b9a <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b3c:	6801      	ldr	r1, [r0, #0]
 8005b3e:	698b      	ldr	r3, [r1, #24]
 8005b40:	079e      	lsls	r6, r3, #30
 8005b42:	d428      	bmi.n	8005b96 <I2C_WaitOnTXISFlagUntilTimeout+0x62>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b44:	698b      	ldr	r3, [r1, #24]
 8005b46:	06dd      	lsls	r5, r3, #27
 8005b48:	d5f9      	bpl.n	8005b3e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b4a:	698b      	ldr	r3, [r1, #24]
 8005b4c:	069a      	lsls	r2, r3, #26
 8005b4e:	d5fc      	bpl.n	8005b4a <I2C_WaitOnTXISFlagUntilTimeout+0x16>

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b50:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b52:	2210      	movs	r2, #16
 8005b54:	61ca      	str	r2, [r1, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b56:	61cb      	str	r3, [r1, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005b58:	698b      	ldr	r3, [r1, #24]
 8005b5a:	0798      	lsls	r0, r3, #30
 8005b5c:	d501      	bpl.n	8005b62 <I2C_WaitOnTXISFlagUntilTimeout+0x2e>
    hi2c->Instance->TXDR = 0x00U;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	628b      	str	r3, [r1, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b62:	698b      	ldr	r3, [r1, #24]
 8005b64:	07da      	lsls	r2, r3, #31
 8005b66:	d403      	bmi.n	8005b70 <I2C_WaitOnTXISFlagUntilTimeout+0x3c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005b68:	698b      	ldr	r3, [r1, #24]
 8005b6a:	f043 0301 	orr.w	r3, r3, #1
 8005b6e:	618b      	str	r3, [r1, #24]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b70:	684b      	ldr	r3, [r1, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
    hi2c->State = HAL_I2C_STATE_READY;
 8005b72:	2020      	movs	r0, #32
    I2C_RESET_CR2(hi2c);
 8005b74:	4d1d      	ldr	r5, [pc, #116]	@ (8005bec <I2C_WaitOnTXISFlagUntilTimeout+0xb8>)
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b76:	2200      	movs	r2, #0
    I2C_RESET_CR2(hi2c);
 8005b78:	402b      	ands	r3, r5
 8005b7a:	604b      	str	r3, [r1, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b7c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005b7e:	f043 0304 	orr.w	r3, r3, #4
 8005b82:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005b84:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b88:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        __HAL_UNLOCK(hi2c);
 8005b8c:	2300      	movs	r3, #0
      return HAL_ERROR;
 8005b8e:	2001      	movs	r0, #1
        __HAL_UNLOCK(hi2c);
 8005b90:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 8005b94:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8005b96:	2000      	movs	r0, #0
}
 8005b98:	bd70      	pop	{r4, r5, r6, pc}
 8005b9a:	460d      	mov	r5, r1
 8005b9c:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b9e:	6821      	ldr	r1, [r4, #0]
 8005ba0:	698b      	ldr	r3, [r1, #24]
 8005ba2:	079b      	lsls	r3, r3, #30
 8005ba4:	d4f7      	bmi.n	8005b96 <I2C_WaitOnTXISFlagUntilTimeout+0x62>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ba6:	698b      	ldr	r3, [r1, #24]
 8005ba8:	06d8      	lsls	r0, r3, #27
 8005baa:	d410      	bmi.n	8005bce <I2C_WaitOnTXISFlagUntilTimeout+0x9a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bac:	f7fd fe3a 	bl	8003824 <HAL_GetTick>
 8005bb0:	1b83      	subs	r3, r0, r6
 8005bb2:	42ab      	cmp	r3, r5
 8005bb4:	d801      	bhi.n	8005bba <I2C_WaitOnTXISFlagUntilTimeout+0x86>
 8005bb6:	2d00      	cmp	r5, #0
 8005bb8:	d1f1      	bne.n	8005b9e <I2C_WaitOnTXISFlagUntilTimeout+0x6a>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005bba:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005bbc:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bbe:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005bc0:	430b      	orrs	r3, r1
 8005bc2:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005bc4:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bc8:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        return HAL_ERROR;
 8005bcc:	e7de      	b.n	8005b8c <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bce:	698b      	ldr	r3, [r1, #24]
 8005bd0:	069b      	lsls	r3, r3, #26
 8005bd2:	d4bd      	bmi.n	8005b50 <I2C_WaitOnTXISFlagUntilTimeout+0x1c>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bd4:	f7fd fe26 	bl	8003824 <HAL_GetTick>
 8005bd8:	1b83      	subs	r3, r0, r6
 8005bda:	429d      	cmp	r5, r3
 8005bdc:	d3ed      	bcc.n	8005bba <I2C_WaitOnTXISFlagUntilTimeout+0x86>
 8005bde:	2d00      	cmp	r5, #0
 8005be0:	d0eb      	beq.n	8005bba <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005be2:	6821      	ldr	r1, [r4, #0]
 8005be4:	698b      	ldr	r3, [r1, #24]
 8005be6:	069b      	lsls	r3, r3, #26
 8005be8:	d5f4      	bpl.n	8005bd4 <I2C_WaitOnTXISFlagUntilTimeout+0xa0>
 8005bea:	e7b1      	b.n	8005b50 <I2C_WaitOnTXISFlagUntilTimeout+0x1c>
 8005bec:	fe00e800 	.word	0xfe00e800

08005bf0 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8005bf0:	b570      	push	{r4, r5, r6, lr}
 8005bf2:	4604      	mov	r4, r0
 8005bf4:	460d      	mov	r5, r1
 8005bf6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bf8:	6822      	ldr	r2, [r4, #0]
 8005bfa:	6993      	ldr	r3, [r2, #24]
 8005bfc:	069b      	lsls	r3, r3, #26
 8005bfe:	d446      	bmi.n	8005c8e <I2C_WaitOnSTOPFlagUntilTimeout+0x9e>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c00:	6993      	ldr	r3, [r2, #24]
 8005c02:	06db      	lsls	r3, r3, #27
 8005c04:	d532      	bpl.n	8005c6c <I2C_WaitOnSTOPFlagUntilTimeout+0x7c>
 8005c06:	1c68      	adds	r0, r5, #1
 8005c08:	d12c      	bne.n	8005c64 <I2C_WaitOnSTOPFlagUntilTimeout+0x74>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c0a:	6993      	ldr	r3, [r2, #24]
 8005c0c:	0699      	lsls	r1, r3, #26
 8005c0e:	d5fc      	bpl.n	8005c0a <I2C_WaitOnSTOPFlagUntilTimeout+0x1a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c10:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c12:	2110      	movs	r1, #16
 8005c14:	61d1      	str	r1, [r2, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c16:	61d3      	str	r3, [r2, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005c18:	6993      	ldr	r3, [r2, #24]
 8005c1a:	0798      	lsls	r0, r3, #30
 8005c1c:	d501      	bpl.n	8005c22 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
    hi2c->Instance->TXDR = 0x00U;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	6293      	str	r3, [r2, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c22:	6993      	ldr	r3, [r2, #24]
 8005c24:	07d9      	lsls	r1, r3, #31
 8005c26:	d403      	bmi.n	8005c30 <I2C_WaitOnSTOPFlagUntilTimeout+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005c28:	6993      	ldr	r3, [r2, #24]
 8005c2a:	f043 0301 	orr.w	r3, r3, #1
 8005c2e:	6193      	str	r3, [r2, #24]
    I2C_RESET_CR2(hi2c);
 8005c30:	6853      	ldr	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005c32:	2020      	movs	r0, #32
    I2C_RESET_CR2(hi2c);
 8005c34:	4d17      	ldr	r5, [pc, #92]	@ (8005c94 <I2C_WaitOnSTOPFlagUntilTimeout+0xa4>)
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c36:	2100      	movs	r1, #0
    I2C_RESET_CR2(hi2c);
 8005c38:	402b      	ands	r3, r5
 8005c3a:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c3c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005c3e:	f043 0304 	orr.w	r3, r3, #4
 8005c42:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005c44:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c48:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8005c4c:	2300      	movs	r3, #0
      return HAL_ERROR;
 8005c4e:	2001      	movs	r0, #1
      __HAL_UNLOCK(hi2c);
 8005c50:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 8005c54:	bd70      	pop	{r4, r5, r6, pc}
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c56:	f7fd fde5 	bl	8003824 <HAL_GetTick>
 8005c5a:	1b83      	subs	r3, r0, r6
 8005c5c:	429d      	cmp	r5, r3
 8005c5e:	d30c      	bcc.n	8005c7a <I2C_WaitOnSTOPFlagUntilTimeout+0x8a>
 8005c60:	b15d      	cbz	r5, 8005c7a <I2C_WaitOnSTOPFlagUntilTimeout+0x8a>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c62:	6822      	ldr	r2, [r4, #0]
 8005c64:	6993      	ldr	r3, [r2, #24]
 8005c66:	069b      	lsls	r3, r3, #26
 8005c68:	d5f5      	bpl.n	8005c56 <I2C_WaitOnSTOPFlagUntilTimeout+0x66>
 8005c6a:	e7d1      	b.n	8005c10 <I2C_WaitOnSTOPFlagUntilTimeout+0x20>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c6c:	f7fd fdda 	bl	8003824 <HAL_GetTick>
 8005c70:	1b80      	subs	r0, r0, r6
 8005c72:	42a8      	cmp	r0, r5
 8005c74:	d801      	bhi.n	8005c7a <I2C_WaitOnSTOPFlagUntilTimeout+0x8a>
 8005c76:	2d00      	cmp	r5, #0
 8005c78:	d1be      	bne.n	8005bf8 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c7a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005c7c:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c7e:	2200      	movs	r2, #0
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c80:	430b      	orrs	r3, r1
 8005c82:	6463      	str	r3, [r4, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005c84:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c88:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      return HAL_ERROR;
 8005c8c:	e7de      	b.n	8005c4c <I2C_WaitOnSTOPFlagUntilTimeout+0x5c>
  return HAL_OK;
 8005c8e:	2000      	movs	r0, #0
}
 8005c90:	bd70      	pop	{r4, r5, r6, pc}
 8005c92:	bf00      	nop
 8005c94:	fe00e800 	.word	0xfe00e800

08005c98 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8005c98:	b570      	push	{r4, r5, r6, lr}
 8005c9a:	4604      	mov	r4, r0
 8005c9c:	460d      	mov	r5, r1
 8005c9e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ca0:	6822      	ldr	r2, [r4, #0]
 8005ca2:	6993      	ldr	r3, [r2, #24]
 8005ca4:	075b      	lsls	r3, r3, #29
 8005ca6:	d451      	bmi.n	8005d4c <I2C_WaitOnRXNEFlagUntilTimeout+0xb4>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ca8:	6993      	ldr	r3, [r2, #24]
 8005caa:	f013 0310 	ands.w	r3, r3, #16
 8005cae:	d032      	beq.n	8005d16 <I2C_WaitOnRXNEFlagUntilTimeout+0x7e>
 8005cb0:	1c68      	adds	r0, r5, #1
 8005cb2:	d12c      	bne.n	8005d0e <I2C_WaitOnRXNEFlagUntilTimeout+0x76>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005cb4:	6993      	ldr	r3, [r2, #24]
 8005cb6:	0699      	lsls	r1, r3, #26
 8005cb8:	d5fc      	bpl.n	8005cb4 <I2C_WaitOnRXNEFlagUntilTimeout+0x1c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005cba:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cbc:	2110      	movs	r1, #16
 8005cbe:	61d1      	str	r1, [r2, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005cc0:	61d3      	str	r3, [r2, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005cc2:	6993      	ldr	r3, [r2, #24]
 8005cc4:	079e      	lsls	r6, r3, #30
 8005cc6:	d501      	bpl.n	8005ccc <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
    hi2c->Instance->TXDR = 0x00U;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	6293      	str	r3, [r2, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ccc:	6993      	ldr	r3, [r2, #24]
 8005cce:	07dd      	lsls	r5, r3, #31
 8005cd0:	d403      	bmi.n	8005cda <I2C_WaitOnRXNEFlagUntilTimeout+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005cd2:	6993      	ldr	r3, [r2, #24]
 8005cd4:	f043 0301 	orr.w	r3, r3, #1
 8005cd8:	6193      	str	r3, [r2, #24]
    I2C_RESET_CR2(hi2c);
 8005cda:	6853      	ldr	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005cdc:	2020      	movs	r0, #32
    I2C_RESET_CR2(hi2c);
 8005cde:	4d26      	ldr	r5, [pc, #152]	@ (8005d78 <I2C_WaitOnRXNEFlagUntilTimeout+0xe0>)
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ce0:	2100      	movs	r1, #0
    I2C_RESET_CR2(hi2c);
 8005ce2:	402b      	ands	r3, r5
 8005ce4:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ce6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005ce8:	f043 0304 	orr.w	r3, r3, #4
 8005cec:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005cee:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cf2:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
        __HAL_UNLOCK(hi2c);
 8005cf6:	2300      	movs	r3, #0
      return HAL_ERROR;
 8005cf8:	2001      	movs	r0, #1
        __HAL_UNLOCK(hi2c);
 8005cfa:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 8005cfe:	bd70      	pop	{r4, r5, r6, pc}
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d00:	f7fd fd90 	bl	8003824 <HAL_GetTick>
 8005d04:	1b83      	subs	r3, r0, r6
 8005d06:	429d      	cmp	r5, r3
 8005d08:	d316      	bcc.n	8005d38 <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>
 8005d0a:	b1ad      	cbz	r5, 8005d38 <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d0c:	6822      	ldr	r2, [r4, #0]
 8005d0e:	6993      	ldr	r3, [r2, #24]
 8005d10:	069b      	lsls	r3, r3, #26
 8005d12:	d5f5      	bpl.n	8005d00 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
 8005d14:	e7d1      	b.n	8005cba <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005d16:	6991      	ldr	r1, [r2, #24]
 8005d18:	0688      	lsls	r0, r1, #26
 8005d1a:	d419      	bmi.n	8005d50 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d1c:	f7fd fd82 	bl	8003824 <HAL_GetTick>
 8005d20:	1b80      	subs	r0, r0, r6
 8005d22:	42a8      	cmp	r0, r5
 8005d24:	d801      	bhi.n	8005d2a <I2C_WaitOnRXNEFlagUntilTimeout+0x92>
 8005d26:	2d00      	cmp	r5, #0
 8005d28:	d1ba      	bne.n	8005ca0 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d2a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005d2c:	2220      	movs	r2, #32
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	6463      	str	r3, [r4, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005d32:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
      return HAL_ERROR;
 8005d36:	e7de      	b.n	8005cf6 <I2C_WaitOnRXNEFlagUntilTimeout+0x5e>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d38:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005d3a:	2120      	movs	r1, #32
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d3c:	2200      	movs	r2, #0
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d3e:	430b      	orrs	r3, r1
 8005d40:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005d42:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d46:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          return HAL_ERROR;
 8005d4a:	e7d4      	b.n	8005cf6 <I2C_WaitOnRXNEFlagUntilTimeout+0x5e>
        return HAL_OK;
 8005d4c:	2000      	movs	r0, #0
}
 8005d4e:	bd70      	pop	{r4, r5, r6, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005d50:	6991      	ldr	r1, [r2, #24]
 8005d52:	0749      	lsls	r1, r1, #29
 8005d54:	d503      	bpl.n	8005d5e <I2C_WaitOnRXNEFlagUntilTimeout+0xc6>
 8005d56:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
 8005d58:	b109      	cbz	r1, 8005d5e <I2C_WaitOnRXNEFlagUntilTimeout+0xc6>
        return HAL_OK;
 8005d5a:	4618      	mov	r0, r3
}
 8005d5c:	bd70      	pop	{r4, r5, r6, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d5e:	2020      	movs	r0, #32
        I2C_RESET_CR2(hi2c);
 8005d60:	4d05      	ldr	r5, [pc, #20]	@ (8005d78 <I2C_WaitOnRXNEFlagUntilTimeout+0xe0>)
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d62:	2100      	movs	r1, #0
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d64:	61d0      	str	r0, [r2, #28]
        I2C_RESET_CR2(hi2c);
 8005d66:	6853      	ldr	r3, [r2, #4]
 8005d68:	402b      	ands	r3, r5
 8005d6a:	6053      	str	r3, [r2, #4]
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d6c:	6461      	str	r1, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005d6e:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d72:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
        return HAL_ERROR;
 8005d76:	e7be      	b.n	8005cf6 <I2C_WaitOnRXNEFlagUntilTimeout+0x5e>
 8005d78:	fe00e800 	.word	0xfe00e800

08005d7c <HAL_I2C_Init>:
  if (hi2c == NULL)
 8005d7c:	2800      	cmp	r0, #0
 8005d7e:	d04e      	beq.n	8005e1e <HAL_I2C_Init+0xa2>
{
 8005d80:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d82:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8005d86:	4604      	mov	r4, r0
 8005d88:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d041      	beq.n	8005e14 <HAL_I2C_Init+0x98>
  __HAL_I2C_DISABLE(hi2c);
 8005d90:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d92:	2124      	movs	r1, #36	@ 0x24
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005d94:	6862      	ldr	r2, [r4, #4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d96:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 8005d9a:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005d9c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005da0:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8005da2:	f021 0101 	bic.w	r1, r1, #1
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005da6:	2801      	cmp	r0, #1
  __HAL_I2C_DISABLE(hi2c);
 8005da8:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005daa:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005dac:	689a      	ldr	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005dae:	68a1      	ldr	r1, [r4, #8]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005db0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005db4:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005db6:	d029      	beq.n	8005e0c <HAL_I2C_Init+0x90>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005db8:	f441 4104 	orr.w	r1, r1, #33792	@ 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005dbc:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005dbe:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005dc0:	d102      	bne.n	8005dc8 <HAL_I2C_Init+0x4c>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005dc2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005dc6:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005dc8:	6858      	ldr	r0, [r3, #4]
  hi2c->State = HAL_I2C_STATE_READY;
 8005dca:	f04f 0c20 	mov.w	ip, #32
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005dce:	4915      	ldr	r1, [pc, #84]	@ (8005e24 <HAL_I2C_Init+0xa8>)
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005dd0:	6922      	ldr	r2, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005dd2:	4301      	orrs	r1, r0
 8005dd4:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005dd6:	68d9      	ldr	r1, [r3, #12]
 8005dd8:	f421 4100 	bic.w	r1, r1, #32768	@ 0x8000
 8005ddc:	60d9      	str	r1, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005dde:	e9d4 0105 	ldrd	r0, r1, [r4, #20]
 8005de2:	4302      	orrs	r2, r0
 8005de4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005de8:	e9d4 1007 	ldrd	r1, r0, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005dec:	60da      	str	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005dee:	2200      	movs	r2, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005df0:	4301      	orrs	r1, r0
  return HAL_OK;
 8005df2:	4610      	mov	r0, r2
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005df4:	6019      	str	r1, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8005df6:	6819      	ldr	r1, [r3, #0]
 8005df8:	f041 0101 	orr.w	r1, r1, #1
 8005dfc:	6019      	str	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005dfe:	6462      	str	r2, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005e00:	f884 c041 	strb.w	ip, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e04:	6322      	str	r2, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e06:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
}
 8005e0a:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005e0c:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8005e10:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005e12:	e7d9      	b.n	8005dc8 <HAL_I2C_Init+0x4c>
    hi2c->Lock = HAL_UNLOCKED;
 8005e14:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8005e18:	f004 fad2 	bl	800a3c0 <HAL_I2C_MspInit>
 8005e1c:	e7b8      	b.n	8005d90 <HAL_I2C_Init+0x14>
    return HAL_ERROR;
 8005e1e:	2001      	movs	r0, #1
}
 8005e20:	4770      	bx	lr
 8005e22:	bf00      	nop
 8005e24:	02008000 	.word	0x02008000

08005e28 <HAL_I2C_Master_Transmit>:
{
 8005e28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e2c:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e2e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 8005e32:	9e08      	ldr	r6, [sp, #32]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e34:	2b20      	cmp	r3, #32
 8005e36:	f040 8084 	bne.w	8005f42 <HAL_I2C_Master_Transmit+0x11a>
    __HAL_LOCK(hi2c);
 8005e3a:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8005e3e:	4604      	mov	r4, r0
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d07e      	beq.n	8005f42 <HAL_I2C_Master_Transmit+0x11a>
 8005e44:	2301      	movs	r3, #1
 8005e46:	460f      	mov	r7, r1
 8005e48:	4691      	mov	r9, r2
 8005e4a:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8005e4e:	f7fd fce9 	bl	8003824 <HAL_GetTick>
 8005e52:	4605      	mov	r5, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e54:	e004      	b.n	8005e60 <HAL_I2C_Master_Transmit+0x38>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e56:	f7fd fce5 	bl	8003824 <HAL_GetTick>
 8005e5a:	1b40      	subs	r0, r0, r5
 8005e5c:	2819      	cmp	r0, #25
 8005e5e:	d87d      	bhi.n	8005f5c <HAL_I2C_Master_Transmit+0x134>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e60:	6823      	ldr	r3, [r4, #0]
 8005e62:	6998      	ldr	r0, [r3, #24]
 8005e64:	f410 4000 	ands.w	r0, r0, #32768	@ 0x8000
 8005e68:	d1f5      	bne.n	8005e56 <HAL_I2C_Master_Transmit+0x2e>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005e6a:	2221      	movs	r2, #33	@ 0x21
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8005e6c:	f3c7 0709 	ubfx	r7, r7, #0, #10
    hi2c->pBuffPtr  = pData;
 8005e70:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005e74:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005e78:	2210      	movs	r2, #16
    hi2c->XferISR   = NULL;
 8005e7a:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005e7c:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e80:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->XferCount = Size;
 8005e82:	f8a4 802a 	strh.w	r8, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e86:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005e88:	b292      	uxth	r2, r2
 8005e8a:	2aff      	cmp	r2, #255	@ 0xff
 8005e8c:	d874      	bhi.n	8005f78 <HAL_I2C_Master_Transmit+0x150>
      hi2c->XferSize = hi2c->XferCount;
 8005e8e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 8005e90:	4845      	ldr	r0, [pc, #276]	@ (8005fa8 <HAL_I2C_Master_Transmit+0x180>)
      hi2c->XferSize = hi2c->XferCount;
 8005e92:	b292      	uxth	r2, r2
  MODIFY_REG(hi2c->Instance->CR2,
 8005e94:	6859      	ldr	r1, [r3, #4]
      hi2c->XferSize = hi2c->XferCount;
 8005e96:	8522      	strh	r2, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005e98:	b2d2      	uxtb	r2, r2
 8005e9a:	4001      	ands	r1, r0
 8005e9c:	ea47 4202 	orr.w	r2, r7, r2, lsl #16
 8005ea0:	430a      	orrs	r2, r1
 8005ea2:	4942      	ldr	r1, [pc, #264]	@ (8005fac <HAL_I2C_Master_Transmit+0x184>)
 8005ea4:	4311      	orrs	r1, r2
 8005ea6:	6059      	str	r1, [r3, #4]
    while (hi2c->XferCount > 0U)
 8005ea8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005eaa:	462a      	mov	r2, r5
 8005eac:	4631      	mov	r1, r6
 8005eae:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d034      	beq.n	8005f20 <HAL_I2C_Master_Transmit+0xf8>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005eb6:	f7ff fe3d 	bl	8005b34 <I2C_WaitOnTXISFlagUntilTimeout>
 8005eba:	2800      	cmp	r0, #0
 8005ebc:	d159      	bne.n	8005f72 <HAL_I2C_Master_Transmit+0x14a>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005ebe:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005ec0:	6822      	ldr	r2, [r4, #0]
 8005ec2:	f811 0b01 	ldrb.w	r0, [r1], #1
      hi2c->XferSize--;
 8005ec6:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005ec8:	6290      	str	r0, [r2, #40]	@ 0x28
      hi2c->XferCount--;
 8005eca:	f8b4 c02a 	ldrh.w	ip, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8005ece:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 8005ed0:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8005ed2:	f10c 3cff 	add.w	ip, ip, #4294967295
      hi2c->XferSize--;
 8005ed6:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 8005ed8:	fa1f fc8c 	uxth.w	ip, ip
      hi2c->XferSize--;
 8005edc:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8005ede:	f8a4 c02a 	strh.w	ip, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005ee2:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8005ee4:	b289      	uxth	r1, r1
 8005ee6:	2900      	cmp	r1, #0
 8005ee8:	d0de      	beq.n	8005ea8 <HAL_I2C_Master_Transmit+0x80>
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d1dc      	bne.n	8005ea8 <HAL_I2C_Master_Transmit+0x80>
 8005eee:	1c70      	adds	r0, r6, #1
 8005ef0:	d12c      	bne.n	8005f4c <HAL_I2C_Master_Transmit+0x124>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ef2:	6993      	ldr	r3, [r2, #24]
 8005ef4:	0619      	lsls	r1, r3, #24
 8005ef6:	d5fc      	bpl.n	8005ef2 <HAL_I2C_Master_Transmit+0xca>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ef8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	2bff      	cmp	r3, #255	@ 0xff
 8005efe:	d945      	bls.n	8005f8c <HAL_I2C_Master_Transmit+0x164>
  MODIFY_REG(hi2c->Instance->CR2,
 8005f00:	6853      	ldr	r3, [r2, #4]
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f02:	4620      	mov	r0, r4
  MODIFY_REG(hi2c->Instance->CR2,
 8005f04:	492a      	ldr	r1, [pc, #168]	@ (8005fb0 <HAL_I2C_Master_Transmit+0x188>)
 8005f06:	400b      	ands	r3, r1
 8005f08:	492a      	ldr	r1, [pc, #168]	@ (8005fb4 <HAL_I2C_Master_Transmit+0x18c>)
 8005f0a:	433b      	orrs	r3, r7
 8005f0c:	4319      	orrs	r1, r3
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f0e:	23ff      	movs	r3, #255	@ 0xff
 8005f10:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005f12:	6051      	str	r1, [r2, #4]
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f14:	462a      	mov	r2, r5
    while (hi2c->XferCount > 0U)
 8005f16:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f18:	4631      	mov	r1, r6
    while (hi2c->XferCount > 0U)
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d1ca      	bne.n	8005eb6 <HAL_I2C_Master_Transmit+0x8e>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f20:	f7ff fe66 	bl	8005bf0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005f24:	bb28      	cbnz	r0, 8005f72 <HAL_I2C_Master_Transmit+0x14a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f26:	6823      	ldr	r3, [r4, #0]
 8005f28:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8005f2a:	4d23      	ldr	r5, [pc, #140]	@ (8005fb8 <HAL_I2C_Master_Transmit+0x190>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f2c:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	402a      	ands	r2, r5
 8005f32:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005f34:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8005f38:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005f3c:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 8005f40:	e000      	b.n	8005f44 <HAL_I2C_Master_Transmit+0x11c>
    __HAL_LOCK(hi2c);
 8005f42:	2002      	movs	r0, #2
}
 8005f44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f48:	b146      	cbz	r6, 8005f5c <HAL_I2C_Master_Transmit+0x134>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f4a:	6822      	ldr	r2, [r4, #0]
 8005f4c:	6993      	ldr	r3, [r2, #24]
 8005f4e:	061b      	lsls	r3, r3, #24
 8005f50:	d4d2      	bmi.n	8005ef8 <HAL_I2C_Master_Transmit+0xd0>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f52:	f7fd fc67 	bl	8003824 <HAL_GetTick>
 8005f56:	1b43      	subs	r3, r0, r5
 8005f58:	429e      	cmp	r6, r3
 8005f5a:	d2f5      	bcs.n	8005f48 <HAL_I2C_Master_Transmit+0x120>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f5c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005f5e:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f60:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f62:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8005f64:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f68:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005f6a:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f6e:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      return HAL_ERROR;
 8005f72:	2001      	movs	r0, #1
}
 8005f74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  MODIFY_REG(hi2c->Instance->CR2,
 8005f78:	685a      	ldr	r2, [r3, #4]
 8005f7a:	490b      	ldr	r1, [pc, #44]	@ (8005fa8 <HAL_I2C_Master_Transmit+0x180>)
 8005f7c:	400a      	ands	r2, r1
 8005f7e:	490f      	ldr	r1, [pc, #60]	@ (8005fbc <HAL_I2C_Master_Transmit+0x194>)
 8005f80:	433a      	orrs	r2, r7
 8005f82:	4311      	orrs	r1, r2
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f84:	22ff      	movs	r2, #255	@ 0xff
 8005f86:	8522      	strh	r2, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005f88:	6059      	str	r1, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005f8a:	e78d      	b.n	8005ea8 <HAL_I2C_Master_Transmit+0x80>
          hi2c->XferSize = hi2c->XferCount;
 8005f8c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 8005f8e:	4808      	ldr	r0, [pc, #32]	@ (8005fb0 <HAL_I2C_Master_Transmit+0x188>)
          hi2c->XferSize = hi2c->XferCount;
 8005f90:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2,
 8005f92:	b2d9      	uxtb	r1, r3
          hi2c->XferSize = hi2c->XferCount;
 8005f94:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005f96:	6853      	ldr	r3, [r2, #4]
 8005f98:	4003      	ands	r3, r0
 8005f9a:	433b      	orrs	r3, r7
 8005f9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8005fa0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005fa4:	6053      	str	r3, [r2, #4]
}
 8005fa6:	e77f      	b.n	8005ea8 <HAL_I2C_Master_Transmit+0x80>
 8005fa8:	fc009800 	.word	0xfc009800
 8005fac:	82002000 	.word	0x82002000
 8005fb0:	fc009c00 	.word	0xfc009c00
 8005fb4:	01ff0000 	.word	0x01ff0000
 8005fb8:	fe00e800 	.word	0xfe00e800
 8005fbc:	81ff2000 	.word	0x81ff2000

08005fc0 <HAL_I2C_Master_Receive>:
{
 8005fc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fc4:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fc6:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 8005fca:	9e08      	ldr	r6, [sp, #32]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fcc:	2b20      	cmp	r3, #32
 8005fce:	f040 8088 	bne.w	80060e2 <HAL_I2C_Master_Receive+0x122>
    __HAL_LOCK(hi2c);
 8005fd2:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8005fd6:	4604      	mov	r4, r0
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	f000 8082 	beq.w	80060e2 <HAL_I2C_Master_Receive+0x122>
 8005fde:	2301      	movs	r3, #1
 8005fe0:	460f      	mov	r7, r1
 8005fe2:	4691      	mov	r9, r2
 8005fe4:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8005fe8:	f7fd fc1c 	bl	8003824 <HAL_GetTick>
 8005fec:	4605      	mov	r5, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fee:	e005      	b.n	8005ffc <HAL_I2C_Master_Receive+0x3c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ff0:	f7fd fc18 	bl	8003824 <HAL_GetTick>
 8005ff4:	1b40      	subs	r0, r0, r5
 8005ff6:	2819      	cmp	r0, #25
 8005ff8:	f200 8081 	bhi.w	80060fe <HAL_I2C_Master_Receive+0x13e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ffc:	6823      	ldr	r3, [r4, #0]
 8005ffe:	6998      	ldr	r0, [r3, #24]
 8006000:	f410 4000 	ands.w	r0, r0, #32768	@ 0x8000
 8006004:	d1f4      	bne.n	8005ff0 <HAL_I2C_Master_Receive+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006006:	2222      	movs	r2, #34	@ 0x22
  MODIFY_REG(hi2c->Instance->CR2,
 8006008:	f3c7 0709 	ubfx	r7, r7, #0, #10
    hi2c->pBuffPtr  = pData;
 800600c:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006010:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006014:	2210      	movs	r2, #16
    hi2c->XferISR   = NULL;
 8006016:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006018:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800601c:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->XferCount = Size;
 800601e:	f8a4 802a 	strh.w	r8, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006022:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8006024:	b292      	uxth	r2, r2
 8006026:	2aff      	cmp	r2, #255	@ 0xff
 8006028:	d877      	bhi.n	800611a <HAL_I2C_Master_Receive+0x15a>
      hi2c->XferSize = hi2c->XferCount;
 800602a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 800602c:	4847      	ldr	r0, [pc, #284]	@ (800614c <HAL_I2C_Master_Receive+0x18c>)
      hi2c->XferSize = hi2c->XferCount;
 800602e:	b292      	uxth	r2, r2
  MODIFY_REG(hi2c->Instance->CR2,
 8006030:	6859      	ldr	r1, [r3, #4]
      hi2c->XferSize = hi2c->XferCount;
 8006032:	8522      	strh	r2, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8006034:	b2d2      	uxtb	r2, r2
 8006036:	4001      	ands	r1, r0
 8006038:	ea47 4202 	orr.w	r2, r7, r2, lsl #16
 800603c:	430a      	orrs	r2, r1
 800603e:	4944      	ldr	r1, [pc, #272]	@ (8006150 <HAL_I2C_Master_Receive+0x190>)
 8006040:	4311      	orrs	r1, r2
 8006042:	6059      	str	r1, [r3, #4]
    while (hi2c->XferCount > 0U)
 8006044:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006046:	462a      	mov	r2, r5
 8006048:	4631      	mov	r1, r6
 800604a:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800604c:	b29b      	uxth	r3, r3
 800604e:	2b00      	cmp	r3, #0
 8006050:	d036      	beq.n	80060c0 <HAL_I2C_Master_Receive+0x100>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006052:	f7ff fe21 	bl	8005c98 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006056:	2800      	cmp	r0, #0
 8006058:	d15c      	bne.n	8006114 <HAL_I2C_Master_Receive+0x154>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800605a:	6822      	ldr	r2, [r4, #0]
 800605c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800605e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006060:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8006062:	f8b4 c02a 	ldrh.w	ip, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8006066:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8006068:	f10c 3cff 	add.w	ip, ip, #4294967295
      hi2c->XferSize--;
 800606c:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 800606e:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8006070:	fa1f fc8c 	uxth.w	ip, ip
      hi2c->XferSize--;
 8006074:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 8006076:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8006078:	f8a4 c02a 	strh.w	ip, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800607c:	b29b      	uxth	r3, r3
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800607e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006080:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006082:	b292      	uxth	r2, r2
 8006084:	2a00      	cmp	r2, #0
 8006086:	d0dd      	beq.n	8006044 <HAL_I2C_Master_Receive+0x84>
 8006088:	2b00      	cmp	r3, #0
 800608a:	d1db      	bne.n	8006044 <HAL_I2C_Master_Receive+0x84>
 800608c:	1c70      	adds	r0, r6, #1
 800608e:	d12b      	bne.n	80060e8 <HAL_I2C_Master_Receive+0x128>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006090:	6822      	ldr	r2, [r4, #0]
 8006092:	6993      	ldr	r3, [r2, #24]
 8006094:	0619      	lsls	r1, r3, #24
 8006096:	d5fc      	bpl.n	8006092 <HAL_I2C_Master_Receive+0xd2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006098:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800609a:	b29b      	uxth	r3, r3
 800609c:	2bff      	cmp	r3, #255	@ 0xff
 800609e:	d946      	bls.n	800612e <HAL_I2C_Master_Receive+0x16e>
  MODIFY_REG(hi2c->Instance->CR2,
 80060a0:	6853      	ldr	r3, [r2, #4]
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060a2:	4620      	mov	r0, r4
  MODIFY_REG(hi2c->Instance->CR2,
 80060a4:	492b      	ldr	r1, [pc, #172]	@ (8006154 <HAL_I2C_Master_Receive+0x194>)
 80060a6:	400b      	ands	r3, r1
 80060a8:	492b      	ldr	r1, [pc, #172]	@ (8006158 <HAL_I2C_Master_Receive+0x198>)
 80060aa:	433b      	orrs	r3, r7
 80060ac:	4319      	orrs	r1, r3
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80060ae:	23ff      	movs	r3, #255	@ 0xff
 80060b0:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 80060b2:	6051      	str	r1, [r2, #4]
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060b4:	462a      	mov	r2, r5
    while (hi2c->XferCount > 0U)
 80060b6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060b8:	4631      	mov	r1, r6
    while (hi2c->XferCount > 0U)
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d1c8      	bne.n	8006052 <HAL_I2C_Master_Receive+0x92>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060c0:	f7ff fd96 	bl	8005bf0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80060c4:	bb30      	cbnz	r0, 8006114 <HAL_I2C_Master_Receive+0x154>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060c6:	6823      	ldr	r3, [r4, #0]
 80060c8:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 80060ca:	4d24      	ldr	r5, [pc, #144]	@ (800615c <HAL_I2C_Master_Receive+0x19c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060cc:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80060ce:	685a      	ldr	r2, [r3, #4]
 80060d0:	402a      	ands	r2, r5
 80060d2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80060d4:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 80060d8:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80060dc:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 80060e0:	e000      	b.n	80060e4 <HAL_I2C_Master_Receive+0x124>
    __HAL_LOCK(hi2c);
 80060e2:	2002      	movs	r0, #2
}
 80060e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80060e8:	6822      	ldr	r2, [r4, #0]
 80060ea:	6993      	ldr	r3, [r2, #24]
 80060ec:	061b      	lsls	r3, r3, #24
 80060ee:	d4d3      	bmi.n	8006098 <HAL_I2C_Master_Receive+0xd8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060f0:	f7fd fb98 	bl	8003824 <HAL_GetTick>
 80060f4:	1b43      	subs	r3, r0, r5
 80060f6:	429e      	cmp	r6, r3
 80060f8:	d301      	bcc.n	80060fe <HAL_I2C_Master_Receive+0x13e>
 80060fa:	2e00      	cmp	r6, #0
 80060fc:	d1f4      	bne.n	80060e8 <HAL_I2C_Master_Receive+0x128>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060fe:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006100:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006102:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006104:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8006106:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800610a:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800610c:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006110:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      return HAL_ERROR;
 8006114:	2001      	movs	r0, #1
}
 8006116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  MODIFY_REG(hi2c->Instance->CR2,
 800611a:	685a      	ldr	r2, [r3, #4]
 800611c:	490b      	ldr	r1, [pc, #44]	@ (800614c <HAL_I2C_Master_Receive+0x18c>)
 800611e:	400a      	ands	r2, r1
 8006120:	490f      	ldr	r1, [pc, #60]	@ (8006160 <HAL_I2C_Master_Receive+0x1a0>)
 8006122:	433a      	orrs	r2, r7
 8006124:	4311      	orrs	r1, r2
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006126:	22ff      	movs	r2, #255	@ 0xff
 8006128:	8522      	strh	r2, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 800612a:	6059      	str	r1, [r3, #4]
}
 800612c:	e78a      	b.n	8006044 <HAL_I2C_Master_Receive+0x84>
          hi2c->XferSize = hi2c->XferCount;
 800612e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 8006130:	4808      	ldr	r0, [pc, #32]	@ (8006154 <HAL_I2C_Master_Receive+0x194>)
          hi2c->XferSize = hi2c->XferCount;
 8006132:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2,
 8006134:	b2d9      	uxtb	r1, r3
          hi2c->XferSize = hi2c->XferCount;
 8006136:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8006138:	6853      	ldr	r3, [r2, #4]
 800613a:	4003      	ands	r3, r0
 800613c:	433b      	orrs	r3, r7
 800613e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8006142:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006146:	6053      	str	r3, [r2, #4]
}
 8006148:	e77c      	b.n	8006044 <HAL_I2C_Master_Receive+0x84>
 800614a:	bf00      	nop
 800614c:	fc009800 	.word	0xfc009800
 8006150:	82002400 	.word	0x82002400
 8006154:	fc009c00 	.word	0xfc009c00
 8006158:	01ff0000 	.word	0x01ff0000
 800615c:	fe00e800 	.word	0xfe00e800
 8006160:	81ff2400 	.word	0x81ff2400

08006164 <HAL_I2C_Mem_Write>:
{
 8006164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006168:	4699      	mov	r9, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800616a:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 800616e:	f8bd a024 	ldrh.w	sl, [sp, #36]	@ 0x24
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006172:	2b20      	cmp	r3, #32
 8006174:	f040 80a9 	bne.w	80062ca <HAL_I2C_Mem_Write+0x166>
    if ((pData == NULL) || (Size == 0U))
 8006178:	9b08      	ldr	r3, [sp, #32]
 800617a:	4604      	mov	r4, r0
 800617c:	2b00      	cmp	r3, #0
 800617e:	f000 809e 	beq.w	80062be <HAL_I2C_Mem_Write+0x15a>
 8006182:	f1ba 0f00 	cmp.w	sl, #0
 8006186:	f000 809a 	beq.w	80062be <HAL_I2C_Mem_Write+0x15a>
    __HAL_LOCK(hi2c);
 800618a:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800618e:	2b01      	cmp	r3, #1
 8006190:	f000 809b 	beq.w	80062ca <HAL_I2C_Mem_Write+0x166>
 8006194:	2301      	movs	r3, #1
 8006196:	460f      	mov	r7, r1
 8006198:	4690      	mov	r8, r2
 800619a:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 800619e:	f7fd fb41 	bl	8003824 <HAL_GetTick>
 80061a2:	4606      	mov	r6, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061a4:	e005      	b.n	80061b2 <HAL_I2C_Mem_Write+0x4e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061a6:	f7fd fb3d 	bl	8003824 <HAL_GetTick>
 80061aa:	1b80      	subs	r0, r0, r6
 80061ac:	2819      	cmp	r0, #25
 80061ae:	f200 809c 	bhi.w	80062ea <HAL_I2C_Mem_Write+0x186>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061b2:	6823      	ldr	r3, [r4, #0]
 80061b4:	699d      	ldr	r5, [r3, #24]
 80061b6:	f415 4500 	ands.w	r5, r5, #32768	@ 0x8000
 80061ba:	d1f4      	bne.n	80061a6 <HAL_I2C_Mem_Write+0x42>
    hi2c->pBuffPtr  = pData;
 80061bc:	9a08      	ldr	r2, [sp, #32]
  MODIFY_REG(hi2c->Instance->CR2,
 80061be:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80061c2:	4994      	ldr	r1, [pc, #592]	@ (8006414 <HAL_I2C_Mem_Write+0x2b0>)
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061c4:	4620      	mov	r0, r4
    hi2c->pBuffPtr  = pData;
 80061c6:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80061c8:	2221      	movs	r2, #33	@ 0x21
    hi2c->XferISR   = NULL;
 80061ca:	6365      	str	r5, [r4, #52]	@ 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80061cc:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80061d0:	2240      	movs	r2, #64	@ 0x40
 80061d2:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061d6:	6465      	str	r5, [r4, #68]	@ 0x44
    hi2c->XferCount = Size;
 80061d8:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 80061dc:	685a      	ldr	r2, [r3, #4]
 80061de:	400a      	ands	r2, r1
 80061e0:	fa5f f189 	uxtb.w	r1, r9
 80061e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80061e8:	498b      	ldr	r1, [pc, #556]	@ (8006418 <HAL_I2C_Mem_Write+0x2b4>)
 80061ea:	433a      	orrs	r2, r7
 80061ec:	4311      	orrs	r1, r2
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061ee:	4632      	mov	r2, r6
  MODIFY_REG(hi2c->Instance->CR2,
 80061f0:	6059      	str	r1, [r3, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80061f4:	f7ff fc9e 	bl	8005b34 <I2C_WaitOnTXISFlagUntilTimeout>
 80061f8:	2800      	cmp	r0, #0
 80061fa:	d172      	bne.n	80062e2 <HAL_I2C_Mem_Write+0x17e>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80061fc:	f1b9 0f01 	cmp.w	r9, #1
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006200:	6822      	ldr	r2, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006202:	d00a      	beq.n	800621a <HAL_I2C_Mem_Write+0xb6>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006204:	ea4f 2318 	mov.w	r3, r8, lsr #8
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006208:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800620a:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800620c:	6293      	str	r3, [r2, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800620e:	4632      	mov	r2, r6
 8006210:	f7ff fc90 	bl	8005b34 <I2C_WaitOnTXISFlagUntilTimeout>
 8006214:	2800      	cmp	r0, #0
 8006216:	d164      	bne.n	80062e2 <HAL_I2C_Mem_Write+0x17e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006218:	6822      	ldr	r2, [r4, #0]
 800621a:	fa5f f388 	uxtb.w	r3, r8
 800621e:	6293      	str	r3, [r2, #40]	@ 0x28
 8006220:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006222:	3301      	adds	r3, #1
 8006224:	f040 80c0 	bne.w	80063a8 <HAL_I2C_Mem_Write+0x244>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006228:	6993      	ldr	r3, [r2, #24]
 800622a:	0618      	lsls	r0, r3, #24
 800622c:	d5fc      	bpl.n	8006228 <HAL_I2C_Mem_Write+0xc4>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800622e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006230:	b29b      	uxth	r3, r3
 8006232:	2bff      	cmp	r3, #255	@ 0xff
 8006234:	f240 80aa 	bls.w	800638c <HAL_I2C_Mem_Write+0x228>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006238:	23ff      	movs	r3, #255	@ 0xff
  MODIFY_REG(hi2c->Instance->CR2,
 800623a:	4978      	ldr	r1, [pc, #480]	@ (800641c <HAL_I2C_Mem_Write+0x2b8>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800623c:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 800623e:	6853      	ldr	r3, [r2, #4]
 8006240:	400b      	ands	r3, r1
 8006242:	4977      	ldr	r1, [pc, #476]	@ (8006420 <HAL_I2C_Mem_Write+0x2bc>)
 8006244:	433b      	orrs	r3, r7
 8006246:	4319      	orrs	r1, r3
 8006248:	6051      	str	r1, [r2, #4]
 800624a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800624c:	3301      	adds	r3, #1
 800624e:	d005      	beq.n	800625c <HAL_I2C_Mem_Write+0xf8>
 8006250:	e078      	b.n	8006344 <HAL_I2C_Mem_Write+0x1e0>
    } while (hi2c->XferCount > 0U);
 8006252:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006254:	b29b      	uxth	r3, r3
 8006256:	2b00      	cmp	r3, #0
 8006258:	f000 80b7 	beq.w	80063ca <HAL_I2C_Mem_Write+0x266>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800625c:	4632      	mov	r2, r6
 800625e:	f04f 31ff 	mov.w	r1, #4294967295
 8006262:	4620      	mov	r0, r4
 8006264:	f7ff fc66 	bl	8005b34 <I2C_WaitOnTXISFlagUntilTimeout>
 8006268:	2800      	cmp	r0, #0
 800626a:	d12b      	bne.n	80062c4 <HAL_I2C_Mem_Write+0x160>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800626c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800626e:	6821      	ldr	r1, [r4, #0]
 8006270:	f810 2b01 	ldrb.w	r2, [r0], #1
      hi2c->XferSize--;
 8006274:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006276:	628a      	str	r2, [r1, #40]	@ 0x28
      hi2c->XferCount--;
 8006278:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800627a:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 800627c:	6260      	str	r0, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 800627e:	3a01      	subs	r2, #1
      hi2c->XferSize--;
 8006280:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 8006282:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 8006284:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8006286:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006288:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800628a:	b292      	uxth	r2, r2
 800628c:	2b00      	cmp	r3, #0
 800628e:	d1e0      	bne.n	8006252 <HAL_I2C_Mem_Write+0xee>
 8006290:	2a00      	cmp	r2, #0
 8006292:	d0de      	beq.n	8006252 <HAL_I2C_Mem_Write+0xee>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006294:	698b      	ldr	r3, [r1, #24]
 8006296:	061a      	lsls	r2, r3, #24
 8006298:	d5fc      	bpl.n	8006294 <HAL_I2C_Mem_Write+0x130>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800629a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800629c:	b29b      	uxth	r3, r3
 800629e:	2bff      	cmp	r3, #255	@ 0xff
 80062a0:	d86a      	bhi.n	8006378 <HAL_I2C_Mem_Write+0x214>
          hi2c->XferSize = hi2c->XferCount;
 80062a2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 80062a4:	485d      	ldr	r0, [pc, #372]	@ (800641c <HAL_I2C_Mem_Write+0x2b8>)
          hi2c->XferSize = hi2c->XferCount;
 80062a6:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2,
 80062a8:	684a      	ldr	r2, [r1, #4]
          hi2c->XferSize = hi2c->XferCount;
 80062aa:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	4002      	ands	r2, r0
 80062b0:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 80062b4:	4313      	orrs	r3, r2
 80062b6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80062ba:	604b      	str	r3, [r1, #4]
 80062bc:	e7c9      	b.n	8006252 <HAL_I2C_Mem_Write+0xee>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80062be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80062c2:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 80062c4:	2001      	movs	r0, #1
}
 80062c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 80062ca:	2002      	movs	r0, #2
}
 80062cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80062d0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80062d2:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80062d4:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80062d6:	430b      	orrs	r3, r1
 80062d8:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80062da:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80062de:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80062e2:	2300      	movs	r3, #0
 80062e4:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 80062e8:	e7ec      	b.n	80062c4 <HAL_I2C_Mem_Write+0x160>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80062ea:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80062ec:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80062ee:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80062f0:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 80062f2:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80062f6:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80062f8:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80062fc:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        return HAL_ERROR;
 8006300:	e7e0      	b.n	80062c4 <HAL_I2C_Mem_Write+0x160>
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006302:	b1da      	cbz	r2, 800633c <HAL_I2C_Mem_Write+0x1d8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006304:	698b      	ldr	r3, [r1, #24]
 8006306:	061b      	lsls	r3, r3, #24
 8006308:	d40b      	bmi.n	8006322 <HAL_I2C_Mem_Write+0x1be>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800630a:	f7fd fa8b 	bl	8003824 <HAL_GetTick>
 800630e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006310:	1b83      	subs	r3, r0, r6
 8006312:	429a      	cmp	r2, r3
 8006314:	d3e9      	bcc.n	80062ea <HAL_I2C_Mem_Write+0x186>
 8006316:	2a00      	cmp	r2, #0
 8006318:	d0e7      	beq.n	80062ea <HAL_I2C_Mem_Write+0x186>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800631a:	6821      	ldr	r1, [r4, #0]
 800631c:	698b      	ldr	r3, [r1, #24]
 800631e:	061b      	lsls	r3, r3, #24
 8006320:	d5f3      	bpl.n	800630a <HAL_I2C_Mem_Write+0x1a6>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006322:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006324:	b29b      	uxth	r3, r3
 8006326:	2bff      	cmp	r3, #255	@ 0xff
 8006328:	d965      	bls.n	80063f6 <HAL_I2C_Mem_Write+0x292>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800632a:	23ff      	movs	r3, #255	@ 0xff
  MODIFY_REG(hi2c->Instance->CR2,
 800632c:	4a3b      	ldr	r2, [pc, #236]	@ (800641c <HAL_I2C_Mem_Write+0x2b8>)
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800632e:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8006330:	684b      	ldr	r3, [r1, #4]
 8006332:	4013      	ands	r3, r2
 8006334:	4a3a      	ldr	r2, [pc, #232]	@ (8006420 <HAL_I2C_Mem_Write+0x2bc>)
 8006336:	433b      	orrs	r3, r7
 8006338:	431a      	orrs	r2, r3
 800633a:	604a      	str	r2, [r1, #4]
    } while (hi2c->XferCount > 0U);
 800633c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800633e:	b29b      	uxth	r3, r3
 8006340:	2b00      	cmp	r3, #0
 8006342:	d042      	beq.n	80063ca <HAL_I2C_Mem_Write+0x266>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006344:	4632      	mov	r2, r6
 8006346:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006348:	4620      	mov	r0, r4
 800634a:	f7ff fbf3 	bl	8005b34 <I2C_WaitOnTXISFlagUntilTimeout>
 800634e:	2800      	cmp	r0, #0
 8006350:	d1b8      	bne.n	80062c4 <HAL_I2C_Mem_Write+0x160>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006352:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006354:	6821      	ldr	r1, [r4, #0]
 8006356:	f812 0b01 	ldrb.w	r0, [r2], #1
      hi2c->XferSize--;
 800635a:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800635c:	6288      	str	r0, [r1, #40]	@ 0x28
      hi2c->pBuffPtr++;
 800635e:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8006360:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 8006362:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006364:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 8006366:	3a01      	subs	r2, #1
      hi2c->XferSize--;
 8006368:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 800636a:	b292      	uxth	r2, r2
 800636c:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800636e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8006370:	b292      	uxth	r2, r2
 8006372:	2b00      	cmp	r3, #0
 8006374:	d0c5      	beq.n	8006302 <HAL_I2C_Mem_Write+0x19e>
 8006376:	e7e1      	b.n	800633c <HAL_I2C_Mem_Write+0x1d8>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006378:	23ff      	movs	r3, #255	@ 0xff
  MODIFY_REG(hi2c->Instance->CR2,
 800637a:	4a28      	ldr	r2, [pc, #160]	@ (800641c <HAL_I2C_Mem_Write+0x2b8>)
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800637c:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 800637e:	684b      	ldr	r3, [r1, #4]
 8006380:	4013      	ands	r3, r2
 8006382:	4a27      	ldr	r2, [pc, #156]	@ (8006420 <HAL_I2C_Mem_Write+0x2bc>)
 8006384:	433b      	orrs	r3, r7
 8006386:	431a      	orrs	r2, r3
 8006388:	604a      	str	r2, [r1, #4]
 800638a:	e762      	b.n	8006252 <HAL_I2C_Mem_Write+0xee>
      hi2c->XferSize = hi2c->XferCount;
 800638c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 800638e:	4823      	ldr	r0, [pc, #140]	@ (800641c <HAL_I2C_Mem_Write+0x2b8>)
      hi2c->XferSize = hi2c->XferCount;
 8006390:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2,
 8006392:	b2d9      	uxtb	r1, r3
      hi2c->XferSize = hi2c->XferCount;
 8006394:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8006396:	6853      	ldr	r3, [r2, #4]
 8006398:	4003      	ands	r3, r0
 800639a:	433b      	orrs	r3, r7
 800639c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80063a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80063a4:	6053      	str	r3, [r2, #4]
}
 80063a6:	e750      	b.n	800624a <HAL_I2C_Mem_Write+0xe6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063a8:	6993      	ldr	r3, [r2, #24]
 80063aa:	0619      	lsls	r1, r3, #24
 80063ac:	f53f af3f 	bmi.w	800622e <HAL_I2C_Mem_Write+0xca>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063b0:	f7fd fa38 	bl	8003824 <HAL_GetTick>
 80063b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80063b6:	1b83      	subs	r3, r0, r6
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d389      	bcc.n	80062d0 <HAL_I2C_Mem_Write+0x16c>
 80063bc:	2a00      	cmp	r2, #0
 80063be:	d087      	beq.n	80062d0 <HAL_I2C_Mem_Write+0x16c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063c0:	6822      	ldr	r2, [r4, #0]
 80063c2:	6993      	ldr	r3, [r2, #24]
 80063c4:	0619      	lsls	r1, r3, #24
 80063c6:	d5f3      	bpl.n	80063b0 <HAL_I2C_Mem_Write+0x24c>
 80063c8:	e731      	b.n	800622e <HAL_I2C_Mem_Write+0xca>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063ca:	4632      	mov	r2, r6
 80063cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80063ce:	4620      	mov	r0, r4
 80063d0:	f7ff fc0e 	bl	8005bf0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80063d4:	2800      	cmp	r0, #0
 80063d6:	f47f af75 	bne.w	80062c4 <HAL_I2C_Mem_Write+0x160>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063da:	6823      	ldr	r3, [r4, #0]
 80063dc:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 80063de:	4d11      	ldr	r5, [pc, #68]	@ (8006424 <HAL_I2C_Mem_Write+0x2c0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063e0:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80063e2:	685a      	ldr	r2, [r3, #4]
 80063e4:	402a      	ands	r2, r5
 80063e6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80063e8:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 80063ec:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80063f0:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 80063f4:	e767      	b.n	80062c6 <HAL_I2C_Mem_Write+0x162>
          hi2c->XferSize = hi2c->XferCount;
 80063f6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 80063f8:	4808      	ldr	r0, [pc, #32]	@ (800641c <HAL_I2C_Mem_Write+0x2b8>)
          hi2c->XferSize = hi2c->XferCount;
 80063fa:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2,
 80063fc:	b2da      	uxtb	r2, r3
          hi2c->XferSize = hi2c->XferCount;
 80063fe:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8006400:	684b      	ldr	r3, [r1, #4]
 8006402:	4003      	ands	r3, r0
 8006404:	433b      	orrs	r3, r7
 8006406:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800640a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800640e:	604b      	str	r3, [r1, #4]
}
 8006410:	e794      	b.n	800633c <HAL_I2C_Mem_Write+0x1d8>
 8006412:	bf00      	nop
 8006414:	fc009800 	.word	0xfc009800
 8006418:	81002000 	.word	0x81002000
 800641c:	fc009c00 	.word	0xfc009c00
 8006420:	01ff0000 	.word	0x01ff0000
 8006424:	fe00e800 	.word	0xfe00e800

08006428 <HAL_I2C_Mem_Read>:
{
 8006428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800642c:	461f      	mov	r7, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800642e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 8006432:	f8bd 9024 	ldrh.w	r9, [sp, #36]	@ 0x24
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006436:	2b20      	cmp	r3, #32
 8006438:	f040 808c 	bne.w	8006554 <HAL_I2C_Mem_Read+0x12c>
    if ((pData == NULL) || (Size == 0U))
 800643c:	9b08      	ldr	r3, [sp, #32]
 800643e:	4604      	mov	r4, r0
 8006440:	2b00      	cmp	r3, #0
 8006442:	f000 8081 	beq.w	8006548 <HAL_I2C_Mem_Read+0x120>
 8006446:	f1b9 0f00 	cmp.w	r9, #0
 800644a:	d07d      	beq.n	8006548 <HAL_I2C_Mem_Read+0x120>
    __HAL_LOCK(hi2c);
 800644c:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8006450:	2b01      	cmp	r3, #1
 8006452:	d07f      	beq.n	8006554 <HAL_I2C_Mem_Read+0x12c>
 8006454:	2301      	movs	r3, #1
 8006456:	460e      	mov	r6, r1
 8006458:	4690      	mov	r8, r2
 800645a:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 800645e:	f7fd f9e1 	bl	8003824 <HAL_GetTick>
 8006462:	4605      	mov	r5, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006464:	e005      	b.n	8006472 <HAL_I2C_Mem_Read+0x4a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006466:	f7fd f9dd 	bl	8003824 <HAL_GetTick>
 800646a:	1b40      	subs	r0, r0, r5
 800646c:	2819      	cmp	r0, #25
 800646e:	f200 80a2 	bhi.w	80065b6 <HAL_I2C_Mem_Read+0x18e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006472:	6823      	ldr	r3, [r4, #0]
 8006474:	6998      	ldr	r0, [r3, #24]
 8006476:	f410 4000 	ands.w	r0, r0, #32768	@ 0x8000
 800647a:	d1f4      	bne.n	8006466 <HAL_I2C_Mem_Read+0x3e>
    hi2c->pBuffPtr  = pData;
 800647c:	9a08      	ldr	r2, [sp, #32]
  MODIFY_REG(hi2c->Instance->CR2,
 800647e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8006482:	4988      	ldr	r1, [pc, #544]	@ (80066a4 <HAL_I2C_Mem_Read+0x27c>)
    hi2c->pBuffPtr  = pData;
 8006484:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006486:	2222      	movs	r2, #34	@ 0x22
    hi2c->XferISR   = NULL;
 8006488:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800648a:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800648e:	2240      	movs	r2, #64	@ 0x40
 8006490:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006494:	6460      	str	r0, [r4, #68]	@ 0x44
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006496:	4620      	mov	r0, r4
    hi2c->XferCount = Size;
 8006498:	f8a4 902a 	strh.w	r9, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 800649c:	685a      	ldr	r2, [r3, #4]
 800649e:	400a      	ands	r2, r1
 80064a0:	b2f9      	uxtb	r1, r7
 80064a2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80064a6:	4980      	ldr	r1, [pc, #512]	@ (80066a8 <HAL_I2C_Mem_Read+0x280>)
 80064a8:	4332      	orrs	r2, r6
 80064aa:	4311      	orrs	r1, r2
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064ac:	462a      	mov	r2, r5
  MODIFY_REG(hi2c->Instance->CR2,
 80064ae:	6059      	str	r1, [r3, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064b0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80064b2:	f7ff fb3f 	bl	8005b34 <I2C_WaitOnTXISFlagUntilTimeout>
 80064b6:	2800      	cmp	r0, #0
 80064b8:	f040 8092 	bne.w	80065e0 <HAL_I2C_Mem_Read+0x1b8>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80064bc:	2f01      	cmp	r7, #1
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80064be:	6821      	ldr	r1, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80064c0:	d00b      	beq.n	80064da <HAL_I2C_Mem_Read+0xb2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80064c2:	ea4f 2318 	mov.w	r3, r8, lsr #8
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064c6:	462a      	mov	r2, r5
 80064c8:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80064ca:	628b      	str	r3, [r1, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80064ce:	f7ff fb31 	bl	8005b34 <I2C_WaitOnTXISFlagUntilTimeout>
 80064d2:	2800      	cmp	r0, #0
 80064d4:	f040 8084 	bne.w	80065e0 <HAL_I2C_Mem_Read+0x1b8>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80064d8:	6821      	ldr	r1, [r4, #0]
 80064da:	fa5f f388 	uxtb.w	r3, r8
 80064de:	628b      	str	r3, [r1, #40]	@ 0x28
 80064e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064e2:	3301      	adds	r3, #1
 80064e4:	f040 80c7 	bne.w	8006676 <HAL_I2C_Mem_Read+0x24e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80064e8:	698b      	ldr	r3, [r1, #24]
 80064ea:	065a      	lsls	r2, r3, #25
 80064ec:	d5fc      	bpl.n	80064e8 <HAL_I2C_Mem_Read+0xc0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80064ee:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	2bff      	cmp	r3, #255	@ 0xff
 80064f4:	f240 80b1 	bls.w	800665a <HAL_I2C_Mem_Read+0x232>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80064f8:	23ff      	movs	r3, #255	@ 0xff
  MODIFY_REG(hi2c->Instance->CR2,
 80064fa:	4a6a      	ldr	r2, [pc, #424]	@ (80066a4 <HAL_I2C_Mem_Read+0x27c>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80064fc:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 80064fe:	684b      	ldr	r3, [r1, #4]
 8006500:	4013      	ands	r3, r2
 8006502:	4a6a      	ldr	r2, [pc, #424]	@ (80066ac <HAL_I2C_Mem_Read+0x284>)
 8006504:	4333      	orrs	r3, r6
 8006506:	431a      	orrs	r2, r3
 8006508:	604a      	str	r2, [r1, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800650a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800650c:	3301      	adds	r3, #1
 800650e:	d124      	bne.n	800655a <HAL_I2C_Mem_Read+0x132>
 8006510:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006512:	698b      	ldr	r3, [r1, #24]
 8006514:	075f      	lsls	r7, r3, #29
 8006516:	d5fc      	bpl.n	8006512 <HAL_I2C_Mem_Read+0xea>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006518:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800651a:	7003      	strb	r3, [r0, #0]
      hi2c->XferCount--;
 800651c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800651e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8006520:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 8006522:	6a60      	ldr	r0, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8006524:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 8006526:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 8006528:	3001      	adds	r0, #1
      hi2c->XferSize--;
 800652a:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800652c:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800652e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8006530:	6260      	str	r0, [r4, #36]	@ 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006532:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 8006534:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006536:	b90b      	cbnz	r3, 800653c <HAL_I2C_Mem_Read+0x114>
 8006538:	2a00      	cmp	r2, #0
 800653a:	d155      	bne.n	80065e8 <HAL_I2C_Mem_Read+0x1c0>
    } while (hi2c->XferCount > 0U);
 800653c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800653e:	b29b      	uxth	r3, r3
 8006540:	2b00      	cmp	r3, #0
 8006542:	d067      	beq.n	8006614 <HAL_I2C_Mem_Read+0x1ec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006544:	6821      	ldr	r1, [r4, #0]
 8006546:	e7e4      	b.n	8006512 <HAL_I2C_Mem_Read+0xea>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006548:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800654c:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 800654e:	2001      	movs	r0, #1
}
 8006550:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_LOCK(hi2c);
 8006554:	2002      	movs	r0, #2
}
 8006556:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800655a:	698b      	ldr	r3, [r1, #24]
 800655c:	0758      	lsls	r0, r3, #29
 800655e:	d40a      	bmi.n	8006576 <HAL_I2C_Mem_Read+0x14e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006560:	f7fd f960 	bl	8003824 <HAL_GetTick>
 8006564:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006566:	1b43      	subs	r3, r0, r5
 8006568:	429a      	cmp	r2, r3
 800656a:	d324      	bcc.n	80065b6 <HAL_I2C_Mem_Read+0x18e>
 800656c:	b31a      	cbz	r2, 80065b6 <HAL_I2C_Mem_Read+0x18e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800656e:	6821      	ldr	r1, [r4, #0]
 8006570:	698b      	ldr	r3, [r1, #24]
 8006572:	0758      	lsls	r0, r3, #29
 8006574:	d5f4      	bpl.n	8006560 <HAL_I2C_Mem_Read+0x138>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006576:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 8006578:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800657a:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800657c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800657e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8006580:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 8006582:	6a60      	ldr	r0, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8006584:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 8006586:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 8006588:	3001      	adds	r0, #1
      hi2c->XferSize--;
 800658a:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800658c:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800658e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8006590:	6260      	str	r0, [r4, #36]	@ 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006592:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 8006594:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006596:	2b00      	cmp	r3, #0
 8006598:	d17e      	bne.n	8006698 <HAL_I2C_Mem_Read+0x270>
 800659a:	2a00      	cmp	r2, #0
 800659c:	d07c      	beq.n	8006698 <HAL_I2C_Mem_Read+0x270>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800659e:	6821      	ldr	r1, [r4, #0]
 80065a0:	698b      	ldr	r3, [r1, #24]
 80065a2:	061b      	lsls	r3, r3, #24
 80065a4:	d424      	bmi.n	80065f0 <HAL_I2C_Mem_Read+0x1c8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065a6:	f7fd f93d 	bl	8003824 <HAL_GetTick>
 80065aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065ac:	1b43      	subs	r3, r0, r5
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d301      	bcc.n	80065b6 <HAL_I2C_Mem_Read+0x18e>
 80065b2:	2a00      	cmp	r2, #0
 80065b4:	d1f3      	bne.n	800659e <HAL_I2C_Mem_Read+0x176>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065b6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80065b8:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065ba:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065bc:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 80065be:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065c2:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80065c4:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065c8:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        return HAL_ERROR;
 80065cc:	e7bf      	b.n	800654e <HAL_I2C_Mem_Read+0x126>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065ce:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80065d0:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065d2:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065d4:	430b      	orrs	r3, r1
 80065d6:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80065d8:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065dc:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80065e0:	2300      	movs	r3, #0
 80065e2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 80065e6:	e7b2      	b.n	800654e <HAL_I2C_Mem_Read+0x126>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80065e8:	6821      	ldr	r1, [r4, #0]
 80065ea:	698b      	ldr	r3, [r1, #24]
 80065ec:	061a      	lsls	r2, r3, #24
 80065ee:	d5fc      	bpl.n	80065ea <HAL_I2C_Mem_Read+0x1c2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80065f0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	2bff      	cmp	r3, #255	@ 0xff
 80065f6:	d922      	bls.n	800663e <HAL_I2C_Mem_Read+0x216>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80065f8:	23ff      	movs	r3, #255	@ 0xff
  MODIFY_REG(hi2c->Instance->CR2,
 80065fa:	4a2d      	ldr	r2, [pc, #180]	@ (80066b0 <HAL_I2C_Mem_Read+0x288>)
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80065fc:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 80065fe:	684b      	ldr	r3, [r1, #4]
 8006600:	4013      	ands	r3, r2
 8006602:	4a2c      	ldr	r2, [pc, #176]	@ (80066b4 <HAL_I2C_Mem_Read+0x28c>)
 8006604:	4333      	orrs	r3, r6
 8006606:	431a      	orrs	r2, r3
 8006608:	604a      	str	r2, [r1, #4]
    } while (hi2c->XferCount > 0U);
 800660a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800660c:	b29b      	uxth	r3, r3
 800660e:	2b00      	cmp	r3, #0
 8006610:	f47f af7b 	bne.w	800650a <HAL_I2C_Mem_Read+0xe2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006614:	462a      	mov	r2, r5
 8006616:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006618:	4620      	mov	r0, r4
 800661a:	f7ff fae9 	bl	8005bf0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800661e:	2800      	cmp	r0, #0
 8006620:	d195      	bne.n	800654e <HAL_I2C_Mem_Read+0x126>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006622:	6823      	ldr	r3, [r4, #0]
 8006624:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8006626:	4d24      	ldr	r5, [pc, #144]	@ (80066b8 <HAL_I2C_Mem_Read+0x290>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006628:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800662a:	685a      	ldr	r2, [r3, #4]
 800662c:	402a      	ands	r2, r5
 800662e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006630:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8006634:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006638:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 800663c:	e788      	b.n	8006550 <HAL_I2C_Mem_Read+0x128>
          hi2c->XferSize = hi2c->XferCount;
 800663e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 8006640:	481b      	ldr	r0, [pc, #108]	@ (80066b0 <HAL_I2C_Mem_Read+0x288>)
          hi2c->XferSize = hi2c->XferCount;
 8006642:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2,
 8006644:	b2da      	uxtb	r2, r3
          hi2c->XferSize = hi2c->XferCount;
 8006646:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8006648:	684b      	ldr	r3, [r1, #4]
 800664a:	4003      	ands	r3, r0
 800664c:	4333      	orrs	r3, r6
 800664e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006652:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006656:	604b      	str	r3, [r1, #4]
}
 8006658:	e7d7      	b.n	800660a <HAL_I2C_Mem_Read+0x1e2>
      hi2c->XferSize = hi2c->XferCount;
 800665a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 800665c:	4811      	ldr	r0, [pc, #68]	@ (80066a4 <HAL_I2C_Mem_Read+0x27c>)
      hi2c->XferSize = hi2c->XferCount;
 800665e:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2,
 8006660:	b2da      	uxtb	r2, r3
      hi2c->XferSize = hi2c->XferCount;
 8006662:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8006664:	684b      	ldr	r3, [r1, #4]
 8006666:	4003      	ands	r3, r0
 8006668:	4333      	orrs	r3, r6
 800666a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800666e:	4a13      	ldr	r2, [pc, #76]	@ (80066bc <HAL_I2C_Mem_Read+0x294>)
 8006670:	431a      	orrs	r2, r3
 8006672:	604a      	str	r2, [r1, #4]
}
 8006674:	e749      	b.n	800650a <HAL_I2C_Mem_Read+0xe2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006676:	698b      	ldr	r3, [r1, #24]
 8006678:	065b      	lsls	r3, r3, #25
 800667a:	f53f af38 	bmi.w	80064ee <HAL_I2C_Mem_Read+0xc6>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800667e:	f7fd f8d1 	bl	8003824 <HAL_GetTick>
 8006682:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006684:	1b43      	subs	r3, r0, r5
 8006686:	429a      	cmp	r2, r3
 8006688:	d3a1      	bcc.n	80065ce <HAL_I2C_Mem_Read+0x1a6>
 800668a:	2a00      	cmp	r2, #0
 800668c:	d09f      	beq.n	80065ce <HAL_I2C_Mem_Read+0x1a6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800668e:	6821      	ldr	r1, [r4, #0]
 8006690:	698b      	ldr	r3, [r1, #24]
 8006692:	065b      	lsls	r3, r3, #25
 8006694:	d5f3      	bpl.n	800667e <HAL_I2C_Mem_Read+0x256>
 8006696:	e72a      	b.n	80064ee <HAL_I2C_Mem_Read+0xc6>
    } while (hi2c->XferCount > 0U);
 8006698:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800669a:	b29b      	uxth	r3, r3
 800669c:	2b00      	cmp	r3, #0
 800669e:	f47f af66 	bne.w	800656e <HAL_I2C_Mem_Read+0x146>
 80066a2:	e7b7      	b.n	8006614 <HAL_I2C_Mem_Read+0x1ec>
 80066a4:	fc009800 	.word	0xfc009800
 80066a8:	80002000 	.word	0x80002000
 80066ac:	81ff2400 	.word	0x81ff2400
 80066b0:	fc009c00 	.word	0xfc009c00
 80066b4:	01ff0000 	.word	0x01ff0000
 80066b8:	fe00e800 	.word	0xfe00e800
 80066bc:	82002400 	.word	0x82002400

080066c0 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066c0:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80066c4:	2a20      	cmp	r2, #32
 80066c6:	d123      	bne.n	8006710 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 80066c8:	fa5f fc82 	uxtb.w	ip, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066cc:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 80066d0:	4603      	mov	r3, r0
 80066d2:	2a01      	cmp	r2, #1
 80066d4:	d01c      	beq.n	8006710 <HAL_I2CEx_ConfigAnalogFilter+0x50>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80066d6:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80066d8:	2024      	movs	r0, #36	@ 0x24
{
 80066da:	b500      	push	{lr}
    hi2c->State = HAL_I2C_STATE_BUSY;
 80066dc:	f883 0041 	strb.w	r0, [r3, #65]	@ 0x41
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066e0:	f04f 0e00 	mov.w	lr, #0
    __HAL_I2C_DISABLE(hi2c);
 80066e4:	6810      	ldr	r0, [r2, #0]
 80066e6:	f020 0001 	bic.w	r0, r0, #1
 80066ea:	6010      	str	r0, [r2, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80066ec:	6810      	ldr	r0, [r2, #0]
 80066ee:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 80066f2:	6010      	str	r0, [r2, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 80066f4:	6810      	ldr	r0, [r2, #0]
 80066f6:	4301      	orrs	r1, r0

    return HAL_OK;
 80066f8:	4670      	mov	r0, lr
    hi2c->Instance->CR1 |= AnalogFilter;
 80066fa:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 80066fc:	6811      	ldr	r1, [r2, #0]
 80066fe:	f041 0101 	orr.w	r1, r1, #1
 8006702:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8006704:	f883 c041 	strb.w	ip, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8006708:	f883 e040 	strb.w	lr, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800670c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_LOCK(hi2c);
 8006710:	2002      	movs	r0, #2
}
 8006712:	4770      	bx	lr

08006714 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006714:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8006718:	2a20      	cmp	r2, #32
 800671a:	d122      	bne.n	8006762 <HAL_I2CEx_ConfigDigitalFilter+0x4e>
 800671c:	4603      	mov	r3, r0
{
 800671e:	b500      	push	{lr}
 8006720:	fa5f fe82 	uxtb.w	lr, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006724:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8006728:	2a01      	cmp	r2, #1
 800672a:	d01c      	beq.n	8006766 <HAL_I2CEx_ConfigDigitalFilter+0x52>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800672c:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800672e:	2024      	movs	r0, #36	@ 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006730:	f04f 0c00 	mov.w	ip, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006734:	f883 0041 	strb.w	r0, [r3, #65]	@ 0x41
    __HAL_I2C_DISABLE(hi2c);
 8006738:	6810      	ldr	r0, [r2, #0]
 800673a:	f020 0001 	bic.w	r0, r0, #1
 800673e:	6010      	str	r0, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 8006740:	6810      	ldr	r0, [r2, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8006742:	f420 6070 	bic.w	r0, r0, #3840	@ 0xf00
    tmpreg |= DigitalFilter << 8U;
 8006746:	ea40 2101 	orr.w	r1, r0, r1, lsl #8

    return HAL_OK;
 800674a:	4660      	mov	r0, ip
    hi2c->Instance->CR1 = tmpreg;
 800674c:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 800674e:	6811      	ldr	r1, [r2, #0]
 8006750:	f041 0101 	orr.w	r1, r1, #1
 8006754:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8006756:	f883 e041 	strb.w	lr, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 800675a:	f883 c040 	strb.w	ip, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800675e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_LOCK(hi2c);
 8006762:	2002      	movs	r0, #2
}
 8006764:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8006766:	2002      	movs	r0, #2
}
 8006768:	f85d fb04 	ldr.w	pc, [sp], #4

0800676c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800676c:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800676e:	4c10      	ldr	r4, [pc, #64]	@ (80067b0 <HAL_PWREx_ConfigSupply+0x44>)
 8006770:	68e3      	ldr	r3, [r4, #12]
 8006772:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006776:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006778:	d105      	bne.n	8006786 <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800677a:	f003 0307 	and.w	r3, r3, #7
 800677e:	1a18      	subs	r0, r3, r0
 8006780:	bf18      	it	ne
 8006782:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8006784:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006786:	f023 0307 	bic.w	r3, r3, #7
 800678a:	4303      	orrs	r3, r0
 800678c:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 800678e:	f7fd f849 	bl	8003824 <HAL_GetTick>
 8006792:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006794:	e005      	b.n	80067a2 <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006796:	f7fd f845 	bl	8003824 <HAL_GetTick>
 800679a:	1b40      	subs	r0, r0, r5
 800679c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80067a0:	d804      	bhi.n	80067ac <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80067a2:	6863      	ldr	r3, [r4, #4]
 80067a4:	049b      	lsls	r3, r3, #18
 80067a6:	d5f6      	bpl.n	8006796 <HAL_PWREx_ConfigSupply+0x2a>
      return HAL_OK;
 80067a8:	2000      	movs	r0, #0
}
 80067aa:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80067ac:	2001      	movs	r0, #1
}
 80067ae:	bd38      	pop	{r3, r4, r5, pc}
 80067b0:	58024800 	.word	0x58024800

080067b4 <HAL_RCC_GetSysClockFreq.part.0>:
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80067b4:	4b33      	ldr	r3, [pc, #204]	@ (8006884 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 80067b6:	b430      	push	{r4, r5}
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80067b8:	6a99      	ldr	r1, [r3, #40]	@ 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80067ba:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80067bc:	6add      	ldr	r5, [r3, #44]	@ 0x2c
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));

    if (pllm != 0U)
 80067be:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80067c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80067c4:	f3c4 1005 	ubfx	r0, r4, #4, #6
    if (pllm != 0U)
 80067c8:	d036      	beq.n	8006838 <HAL_RCC_GetSysClockFreq.part.0+0x84>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80067ca:	f3c2 02cc 	ubfx	r2, r2, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80067ce:	f005 0501 	and.w	r5, r5, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80067d2:	f001 0103 	and.w	r1, r1, #3
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80067d6:	ee07 0a90 	vmov	s15, r0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80067da:	fb05 f202 	mul.w	r2, r5, r2
      switch (pllsource)
 80067de:	2901      	cmp	r1, #1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80067e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80067e4:	ee06 2a90 	vmov	s13, r2
 80067e8:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
      switch (pllsource)
 80067ec:	d002      	beq.n	80067f4 <HAL_RCC_GetSysClockFreq.part.0+0x40>
 80067ee:	2902      	cmp	r1, #2
 80067f0:	d042      	beq.n	8006878 <HAL_RCC_GetSysClockFreq.part.0+0xc4>
 80067f2:	b319      	cbz	r1, 800683c <HAL_RCC_GetSysClockFreq.part.0+0x88>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80067f4:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8006888 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 80067f8:	ee87 6a87 	vdiv.f32	s12, s15, s14
 80067fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006802:	ee07 3a90 	vmov	s15, r3
 8006806:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800680a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800680e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006812:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8006816:	ee67 7a86 	vmul.f32	s15, s15, s12
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800681a:	4b1a      	ldr	r3, [pc, #104]	@ (8006884 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
 800681c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800681e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006822:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006824:	ee07 3a10 	vmov	s14, r3
 8006828:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800682c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006830:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8006834:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8006838:	bc30      	pop	{r4, r5}
 800683a:	4770      	bx	lr
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	0692      	lsls	r2, r2, #26
 8006840:	d51d      	bpl.n	800687e <HAL_RCC_GetSysClockFreq.part.0+0xca>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006842:	6819      	ldr	r1, [r3, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006844:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006848:	4a10      	ldr	r2, [pc, #64]	@ (800688c <HAL_RCC_GetSysClockFreq.part.0+0xd8>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800684a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800684c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006850:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006854:	40ca      	lsrs	r2, r1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006856:	ee07 3a90 	vmov	s15, r3
 800685a:	ee06 2a10 	vmov	s12, r2
 800685e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006862:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8006866:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800686a:	eec6 7a07 	vdiv.f32	s15, s12, s14
 800686e:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8006872:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006876:	e7d0      	b.n	800681a <HAL_RCC_GetSysClockFreq.part.0+0x66>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006878:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006890 <HAL_RCC_GetSysClockFreq.part.0+0xdc>
 800687c:	e7bc      	b.n	80067f8 <HAL_RCC_GetSysClockFreq.part.0+0x44>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800687e:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006894 <HAL_RCC_GetSysClockFreq.part.0+0xe0>
 8006882:	e7b9      	b.n	80067f8 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8006884:	58024400 	.word	0x58024400
 8006888:	4a742400 	.word	0x4a742400
 800688c:	03d09000 	.word	0x03d09000
 8006890:	4bbebc20 	.word	0x4bbebc20
 8006894:	4c742400 	.word	0x4c742400

08006898 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8006898:	2800      	cmp	r0, #0
 800689a:	f000 82dc 	beq.w	8006e56 <HAL_RCC_OscConfig+0x5be>
{
 800689e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068a0:	6803      	ldr	r3, [r0, #0]
 80068a2:	4604      	mov	r4, r0
 80068a4:	07d9      	lsls	r1, r3, #31
 80068a6:	d52e      	bpl.n	8006906 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068a8:	499f      	ldr	r1, [pc, #636]	@ (8006b28 <HAL_RCC_OscConfig+0x290>)
 80068aa:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80068ac:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068ae:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80068b2:	2a10      	cmp	r2, #16
 80068b4:	f000 8125 	beq.w	8006b02 <HAL_RCC_OscConfig+0x26a>
 80068b8:	2a18      	cmp	r2, #24
 80068ba:	f000 811d 	beq.w	8006af8 <HAL_RCC_OscConfig+0x260>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068be:	6863      	ldr	r3, [r4, #4]
 80068c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068c4:	f000 815f 	beq.w	8006b86 <HAL_RCC_OscConfig+0x2ee>
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	f000 8177 	beq.w	8006bbc <HAL_RCC_OscConfig+0x324>
 80068ce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80068d2:	4b95      	ldr	r3, [pc, #596]	@ (8006b28 <HAL_RCC_OscConfig+0x290>)
 80068d4:	681a      	ldr	r2, [r3, #0]
 80068d6:	f000 8266 	beq.w	8006da6 <HAL_RCC_OscConfig+0x50e>
 80068da:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80068de:	601a      	str	r2, [r3, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80068e6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80068e8:	f7fc ff9c 	bl	8003824 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80068ec:	4e8e      	ldr	r6, [pc, #568]	@ (8006b28 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 80068ee:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80068f0:	e005      	b.n	80068fe <HAL_RCC_OscConfig+0x66>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80068f2:	f7fc ff97 	bl	8003824 <HAL_GetTick>
 80068f6:	1b40      	subs	r0, r0, r5
 80068f8:	2864      	cmp	r0, #100	@ 0x64
 80068fa:	f200 815d 	bhi.w	8006bb8 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80068fe:	6833      	ldr	r3, [r6, #0]
 8006900:	039f      	lsls	r7, r3, #14
 8006902:	d5f6      	bpl.n	80068f2 <HAL_RCC_OscConfig+0x5a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006904:	6823      	ldr	r3, [r4, #0]
 8006906:	0799      	lsls	r1, r3, #30
 8006908:	d521      	bpl.n	800694e <HAL_RCC_OscConfig+0xb6>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800690a:	4a87      	ldr	r2, [pc, #540]	@ (8006b28 <HAL_RCC_OscConfig+0x290>)
 800690c:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800690e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006910:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 8006914:	f040 80a4 	bne.w	8006a60 <HAL_RCC_OscConfig+0x1c8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006918:	4b83      	ldr	r3, [pc, #524]	@ (8006b28 <HAL_RCC_OscConfig+0x290>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	075b      	lsls	r3, r3, #29
 800691e:	d503      	bpl.n	8006928 <HAL_RCC_OscConfig+0x90>
 8006920:	68e3      	ldr	r3, [r4, #12]
 8006922:	2b00      	cmp	r3, #0
 8006924:	f000 80e6 	beq.w	8006af4 <HAL_RCC_OscConfig+0x25c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006928:	f7fc ff94 	bl	8003854 <HAL_GetREVID>
 800692c:	f241 0303 	movw	r3, #4099	@ 0x1003
 8006930:	4298      	cmp	r0, r3
 8006932:	f200 817c 	bhi.w	8006c2e <HAL_RCC_OscConfig+0x396>
 8006936:	6922      	ldr	r2, [r4, #16]
 8006938:	2a40      	cmp	r2, #64	@ 0x40
 800693a:	f000 823c 	beq.w	8006db6 <HAL_RCC_OscConfig+0x51e>
 800693e:	497a      	ldr	r1, [pc, #488]	@ (8006b28 <HAL_RCC_OscConfig+0x290>)
 8006940:	684b      	ldr	r3, [r1, #4]
 8006942:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006946:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800694a:	604b      	str	r3, [r1, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800694c:	6823      	ldr	r3, [r4, #0]
 800694e:	06d9      	lsls	r1, r3, #27
 8006950:	d453      	bmi.n	80069fa <HAL_RCC_OscConfig+0x162>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006952:	071d      	lsls	r5, r3, #28
 8006954:	d516      	bpl.n	8006984 <HAL_RCC_OscConfig+0xec>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006956:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8006958:	4d73      	ldr	r5, [pc, #460]	@ (8006b28 <HAL_RCC_OscConfig+0x290>)
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800695a:	2b00      	cmp	r3, #0
 800695c:	f000 80ae 	beq.w	8006abc <HAL_RCC_OscConfig+0x224>
      __HAL_RCC_LSI_ENABLE();
 8006960:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8006962:	f043 0301 	orr.w	r3, r3, #1
 8006966:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8006968:	f7fc ff5c 	bl	8003824 <HAL_GetTick>
 800696c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800696e:	e005      	b.n	800697c <HAL_RCC_OscConfig+0xe4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006970:	f7fc ff58 	bl	8003824 <HAL_GetTick>
 8006974:	1b80      	subs	r0, r0, r6
 8006976:	2802      	cmp	r0, #2
 8006978:	f200 811e 	bhi.w	8006bb8 <HAL_RCC_OscConfig+0x320>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800697c:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800697e:	0798      	lsls	r0, r3, #30
 8006980:	d5f6      	bpl.n	8006970 <HAL_RCC_OscConfig+0xd8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006982:	6823      	ldr	r3, [r4, #0]
 8006984:	069a      	lsls	r2, r3, #26
 8006986:	d516      	bpl.n	80069b6 <HAL_RCC_OscConfig+0x11e>
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8006988:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 800698a:	4d67      	ldr	r5, [pc, #412]	@ (8006b28 <HAL_RCC_OscConfig+0x290>)
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800698c:	2b00      	cmp	r3, #0
 800698e:	f000 812b 	beq.w	8006be8 <HAL_RCC_OscConfig+0x350>
      __HAL_RCC_HSI48_ENABLE();
 8006992:	682b      	ldr	r3, [r5, #0]
 8006994:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006998:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800699a:	f7fc ff43 	bl	8003824 <HAL_GetTick>
 800699e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80069a0:	e005      	b.n	80069ae <HAL_RCC_OscConfig+0x116>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80069a2:	f7fc ff3f 	bl	8003824 <HAL_GetTick>
 80069a6:	1b80      	subs	r0, r0, r6
 80069a8:	2802      	cmp	r0, #2
 80069aa:	f200 8105 	bhi.w	8006bb8 <HAL_RCC_OscConfig+0x320>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80069ae:	682b      	ldr	r3, [r5, #0]
 80069b0:	049f      	lsls	r7, r3, #18
 80069b2:	d5f6      	bpl.n	80069a2 <HAL_RCC_OscConfig+0x10a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069b4:	6823      	ldr	r3, [r4, #0]
 80069b6:	0759      	lsls	r1, r3, #29
 80069b8:	f100 80ad 	bmi.w	8006b16 <HAL_RCC_OscConfig+0x27e>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069bc:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80069be:	b1d2      	cbz	r2, 80069f6 <HAL_RCC_OscConfig+0x15e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80069c0:	4d59      	ldr	r5, [pc, #356]	@ (8006b28 <HAL_RCC_OscConfig+0x290>)
 80069c2:	692b      	ldr	r3, [r5, #16]
 80069c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80069c8:	2b18      	cmp	r3, #24
 80069ca:	f000 81be 	beq.w	8006d4a <HAL_RCC_OscConfig+0x4b2>
        __HAL_RCC_PLL_DISABLE();
 80069ce:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80069d0:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80069d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80069d6:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80069d8:	f000 8152 	beq.w	8006c80 <HAL_RCC_OscConfig+0x3e8>
        tickstart = HAL_GetTick();
 80069dc:	f7fc ff22 	bl	8003824 <HAL_GetTick>
 80069e0:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80069e2:	e005      	b.n	80069f0 <HAL_RCC_OscConfig+0x158>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069e4:	f7fc ff1e 	bl	8003824 <HAL_GetTick>
 80069e8:	1b00      	subs	r0, r0, r4
 80069ea:	2802      	cmp	r0, #2
 80069ec:	f200 80e4 	bhi.w	8006bb8 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80069f0:	682b      	ldr	r3, [r5, #0]
 80069f2:	019b      	lsls	r3, r3, #6
 80069f4:	d4f6      	bmi.n	80069e4 <HAL_RCC_OscConfig+0x14c>
  return HAL_OK;
 80069f6:	2000      	movs	r0, #0
}
 80069f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80069fa:	4a4b      	ldr	r2, [pc, #300]	@ (8006b28 <HAL_RCC_OscConfig+0x290>)
 80069fc:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80069fe:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a00:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006a04:	2b08      	cmp	r3, #8
 8006a06:	d06e      	beq.n	8006ae6 <HAL_RCC_OscConfig+0x24e>
 8006a08:	2b18      	cmp	r3, #24
 8006a0a:	d068      	beq.n	8006ade <HAL_RCC_OscConfig+0x246>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8006a0c:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8006a0e:	4d46      	ldr	r5, [pc, #280]	@ (8006b28 <HAL_RCC_OscConfig+0x290>)
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	f000 80fa 	beq.w	8006c0a <HAL_RCC_OscConfig+0x372>
        __HAL_RCC_CSI_ENABLE();
 8006a16:	682b      	ldr	r3, [r5, #0]
 8006a18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a1c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006a1e:	f7fc ff01 	bl	8003824 <HAL_GetTick>
 8006a22:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006a24:	e005      	b.n	8006a32 <HAL_RCC_OscConfig+0x19a>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006a26:	f7fc fefd 	bl	8003824 <HAL_GetTick>
 8006a2a:	1b80      	subs	r0, r0, r6
 8006a2c:	2802      	cmp	r0, #2
 8006a2e:	f200 80c3 	bhi.w	8006bb8 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006a32:	682b      	ldr	r3, [r5, #0]
 8006a34:	05db      	lsls	r3, r3, #23
 8006a36:	d5f6      	bpl.n	8006a26 <HAL_RCC_OscConfig+0x18e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006a38:	f7fc ff0c 	bl	8003854 <HAL_GetREVID>
 8006a3c:	f241 0303 	movw	r3, #4099	@ 0x1003
 8006a40:	4298      	cmp	r0, r3
 8006a42:	f200 81df 	bhi.w	8006e04 <HAL_RCC_OscConfig+0x56c>
 8006a46:	6a22      	ldr	r2, [r4, #32]
 8006a48:	686b      	ldr	r3, [r5, #4]
 8006a4a:	2a20      	cmp	r2, #32
 8006a4c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006a50:	bf0c      	ite	eq
 8006a52:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 8006a56:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8006a5a:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a5c:	6823      	ldr	r3, [r4, #0]
 8006a5e:	e778      	b.n	8006952 <HAL_RCC_OscConfig+0xba>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006a60:	2b18      	cmp	r3, #24
 8006a62:	f000 80ff 	beq.w	8006c64 <HAL_RCC_OscConfig+0x3cc>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006a66:	4d30      	ldr	r5, [pc, #192]	@ (8006b28 <HAL_RCC_OscConfig+0x290>)
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006a68:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006a6a:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006a6c:	2a00      	cmp	r2, #0
 8006a6e:	f000 80e8 	beq.w	8006c42 <HAL_RCC_OscConfig+0x3aa>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006a72:	f023 0319 	bic.w	r3, r3, #25
 8006a76:	4313      	orrs	r3, r2
 8006a78:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006a7a:	f7fc fed3 	bl	8003824 <HAL_GetTick>
 8006a7e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006a80:	e005      	b.n	8006a8e <HAL_RCC_OscConfig+0x1f6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006a82:	f7fc fecf 	bl	8003824 <HAL_GetTick>
 8006a86:	1b80      	subs	r0, r0, r6
 8006a88:	2802      	cmp	r0, #2
 8006a8a:	f200 8095 	bhi.w	8006bb8 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006a8e:	682b      	ldr	r3, [r5, #0]
 8006a90:	075f      	lsls	r7, r3, #29
 8006a92:	d5f6      	bpl.n	8006a82 <HAL_RCC_OscConfig+0x1ea>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a94:	f7fc fede 	bl	8003854 <HAL_GetREVID>
 8006a98:	f241 0303 	movw	r3, #4099	@ 0x1003
 8006a9c:	4298      	cmp	r0, r3
 8006a9e:	f200 81ba 	bhi.w	8006e16 <HAL_RCC_OscConfig+0x57e>
 8006aa2:	6922      	ldr	r2, [r4, #16]
 8006aa4:	686b      	ldr	r3, [r5, #4]
 8006aa6:	2a40      	cmp	r2, #64	@ 0x40
 8006aa8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006aac:	bf0c      	ite	eq
 8006aae:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 8006ab2:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8006ab6:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006ab8:	6823      	ldr	r3, [r4, #0]
 8006aba:	e748      	b.n	800694e <HAL_RCC_OscConfig+0xb6>
      __HAL_RCC_LSI_DISABLE();
 8006abc:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8006abe:	f023 0301 	bic.w	r3, r3, #1
 8006ac2:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8006ac4:	f7fc feae 	bl	8003824 <HAL_GetTick>
 8006ac8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006aca:	e004      	b.n	8006ad6 <HAL_RCC_OscConfig+0x23e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006acc:	f7fc feaa 	bl	8003824 <HAL_GetTick>
 8006ad0:	1b80      	subs	r0, r0, r6
 8006ad2:	2802      	cmp	r0, #2
 8006ad4:	d870      	bhi.n	8006bb8 <HAL_RCC_OscConfig+0x320>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006ad6:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8006ad8:	0799      	lsls	r1, r3, #30
 8006ada:	d4f7      	bmi.n	8006acc <HAL_RCC_OscConfig+0x234>
 8006adc:	e751      	b.n	8006982 <HAL_RCC_OscConfig+0xea>
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006ade:	f002 0203 	and.w	r2, r2, #3
 8006ae2:	2a01      	cmp	r2, #1
 8006ae4:	d192      	bne.n	8006a0c <HAL_RCC_OscConfig+0x174>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006ae6:	4b10      	ldr	r3, [pc, #64]	@ (8006b28 <HAL_RCC_OscConfig+0x290>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	05da      	lsls	r2, r3, #23
 8006aec:	d551      	bpl.n	8006b92 <HAL_RCC_OscConfig+0x2fa>
 8006aee:	69e3      	ldr	r3, [r4, #28]
 8006af0:	2b80      	cmp	r3, #128	@ 0x80
 8006af2:	d04e      	beq.n	8006b92 <HAL_RCC_OscConfig+0x2fa>
    return HAL_ERROR;
 8006af4:	2001      	movs	r0, #1
}
 8006af6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006af8:	f001 0103 	and.w	r1, r1, #3
 8006afc:	2902      	cmp	r1, #2
 8006afe:	f47f aede 	bne.w	80068be <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b02:	4a09      	ldr	r2, [pc, #36]	@ (8006b28 <HAL_RCC_OscConfig+0x290>)
 8006b04:	6812      	ldr	r2, [r2, #0]
 8006b06:	0392      	lsls	r2, r2, #14
 8006b08:	f57f aefd 	bpl.w	8006906 <HAL_RCC_OscConfig+0x6e>
 8006b0c:	6862      	ldr	r2, [r4, #4]
 8006b0e:	2a00      	cmp	r2, #0
 8006b10:	f47f aef9 	bne.w	8006906 <HAL_RCC_OscConfig+0x6e>
 8006b14:	e7ee      	b.n	8006af4 <HAL_RCC_OscConfig+0x25c>
    PWR->CR1 |= PWR_CR1_DBP;
 8006b16:	4d05      	ldr	r5, [pc, #20]	@ (8006b2c <HAL_RCC_OscConfig+0x294>)
 8006b18:	682b      	ldr	r3, [r5, #0]
 8006b1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b1e:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8006b20:	f7fc fe80 	bl	8003824 <HAL_GetTick>
 8006b24:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b26:	e008      	b.n	8006b3a <HAL_RCC_OscConfig+0x2a2>
 8006b28:	58024400 	.word	0x58024400
 8006b2c:	58024800 	.word	0x58024800
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006b30:	f7fc fe78 	bl	8003824 <HAL_GetTick>
 8006b34:	1b80      	subs	r0, r0, r6
 8006b36:	2864      	cmp	r0, #100	@ 0x64
 8006b38:	d83e      	bhi.n	8006bb8 <HAL_RCC_OscConfig+0x320>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b3a:	682b      	ldr	r3, [r5, #0]
 8006b3c:	05da      	lsls	r2, r3, #23
 8006b3e:	d5f7      	bpl.n	8006b30 <HAL_RCC_OscConfig+0x298>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b40:	68a3      	ldr	r3, [r4, #8]
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	f000 8170 	beq.w	8006e28 <HAL_RCC_OscConfig+0x590>
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	f000 813d 	beq.w	8006dc8 <HAL_RCC_OscConfig+0x530>
 8006b4e:	2b05      	cmp	r3, #5
 8006b50:	4ba5      	ldr	r3, [pc, #660]	@ (8006de8 <HAL_RCC_OscConfig+0x550>)
 8006b52:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006b54:	f000 8177 	beq.w	8006e46 <HAL_RCC_OscConfig+0x5ae>
 8006b58:	f022 0201 	bic.w	r2, r2, #1
 8006b5c:	671a      	str	r2, [r3, #112]	@ 0x70
 8006b5e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006b60:	f022 0204 	bic.w	r2, r2, #4
 8006b64:	671a      	str	r2, [r3, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8006b66:	f7fc fe5d 	bl	8003824 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006b6a:	4e9f      	ldr	r6, [pc, #636]	@ (8006de8 <HAL_RCC_OscConfig+0x550>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b6c:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8006b70:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006b72:	e004      	b.n	8006b7e <HAL_RCC_OscConfig+0x2e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b74:	f7fc fe56 	bl	8003824 <HAL_GetTick>
 8006b78:	1b40      	subs	r0, r0, r5
 8006b7a:	42b8      	cmp	r0, r7
 8006b7c:	d81c      	bhi.n	8006bb8 <HAL_RCC_OscConfig+0x320>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006b7e:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8006b80:	079b      	lsls	r3, r3, #30
 8006b82:	d5f7      	bpl.n	8006b74 <HAL_RCC_OscConfig+0x2dc>
 8006b84:	e71a      	b.n	80069bc <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b86:	4a98      	ldr	r2, [pc, #608]	@ (8006de8 <HAL_RCC_OscConfig+0x550>)
 8006b88:	6813      	ldr	r3, [r2, #0]
 8006b8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b8e:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006b90:	e6aa      	b.n	80068e8 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006b92:	f7fc fe5f 	bl	8003854 <HAL_GetREVID>
 8006b96:	f241 0303 	movw	r3, #4099	@ 0x1003
 8006b9a:	4298      	cmp	r0, r3
 8006b9c:	d866      	bhi.n	8006c6c <HAL_RCC_OscConfig+0x3d4>
 8006b9e:	6a22      	ldr	r2, [r4, #32]
 8006ba0:	2a20      	cmp	r2, #32
 8006ba2:	f000 8147 	beq.w	8006e34 <HAL_RCC_OscConfig+0x59c>
 8006ba6:	4990      	ldr	r1, [pc, #576]	@ (8006de8 <HAL_RCC_OscConfig+0x550>)
 8006ba8:	684b      	ldr	r3, [r1, #4]
 8006baa:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006bae:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8006bb2:	604b      	str	r3, [r1, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006bb4:	6823      	ldr	r3, [r4, #0]
 8006bb6:	e6cc      	b.n	8006952 <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 8006bb8:	2003      	movs	r0, #3
}
 8006bba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006bbc:	4d8a      	ldr	r5, [pc, #552]	@ (8006de8 <HAL_RCC_OscConfig+0x550>)
 8006bbe:	682b      	ldr	r3, [r5, #0]
 8006bc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bc4:	602b      	str	r3, [r5, #0]
 8006bc6:	682b      	ldr	r3, [r5, #0]
 8006bc8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006bcc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006bce:	f7fc fe29 	bl	8003824 <HAL_GetTick>
 8006bd2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006bd4:	e004      	b.n	8006be0 <HAL_RCC_OscConfig+0x348>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006bd6:	f7fc fe25 	bl	8003824 <HAL_GetTick>
 8006bda:	1b80      	subs	r0, r0, r6
 8006bdc:	2864      	cmp	r0, #100	@ 0x64
 8006bde:	d8eb      	bhi.n	8006bb8 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006be0:	682b      	ldr	r3, [r5, #0]
 8006be2:	0398      	lsls	r0, r3, #14
 8006be4:	d4f7      	bmi.n	8006bd6 <HAL_RCC_OscConfig+0x33e>
 8006be6:	e68d      	b.n	8006904 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_HSI48_DISABLE();
 8006be8:	682b      	ldr	r3, [r5, #0]
 8006bea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006bee:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8006bf0:	f7fc fe18 	bl	8003824 <HAL_GetTick>
 8006bf4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006bf6:	e004      	b.n	8006c02 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006bf8:	f7fc fe14 	bl	8003824 <HAL_GetTick>
 8006bfc:	1b80      	subs	r0, r0, r6
 8006bfe:	2802      	cmp	r0, #2
 8006c00:	d8da      	bhi.n	8006bb8 <HAL_RCC_OscConfig+0x320>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006c02:	682b      	ldr	r3, [r5, #0]
 8006c04:	0498      	lsls	r0, r3, #18
 8006c06:	d4f7      	bmi.n	8006bf8 <HAL_RCC_OscConfig+0x360>
 8006c08:	e6d4      	b.n	80069b4 <HAL_RCC_OscConfig+0x11c>
        __HAL_RCC_CSI_DISABLE();
 8006c0a:	682b      	ldr	r3, [r5, #0]
 8006c0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c10:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006c12:	f7fc fe07 	bl	8003824 <HAL_GetTick>
 8006c16:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006c18:	e004      	b.n	8006c24 <HAL_RCC_OscConfig+0x38c>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006c1a:	f7fc fe03 	bl	8003824 <HAL_GetTick>
 8006c1e:	1b80      	subs	r0, r0, r6
 8006c20:	2802      	cmp	r0, #2
 8006c22:	d8c9      	bhi.n	8006bb8 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006c24:	682b      	ldr	r3, [r5, #0]
 8006c26:	05df      	lsls	r7, r3, #23
 8006c28:	d4f7      	bmi.n	8006c1a <HAL_RCC_OscConfig+0x382>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c2a:	6823      	ldr	r3, [r4, #0]
 8006c2c:	e691      	b.n	8006952 <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c2e:	4a6e      	ldr	r2, [pc, #440]	@ (8006de8 <HAL_RCC_OscConfig+0x550>)
 8006c30:	6921      	ldr	r1, [r4, #16]
 8006c32:	6853      	ldr	r3, [r2, #4]
 8006c34:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006c38:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8006c3c:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006c3e:	6823      	ldr	r3, [r4, #0]
 8006c40:	e685      	b.n	800694e <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_DISABLE();
 8006c42:	f023 0301 	bic.w	r3, r3, #1
 8006c46:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006c48:	f7fc fdec 	bl	8003824 <HAL_GetTick>
 8006c4c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006c4e:	e004      	b.n	8006c5a <HAL_RCC_OscConfig+0x3c2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006c50:	f7fc fde8 	bl	8003824 <HAL_GetTick>
 8006c54:	1b80      	subs	r0, r0, r6
 8006c56:	2802      	cmp	r0, #2
 8006c58:	d8ae      	bhi.n	8006bb8 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006c5a:	682b      	ldr	r3, [r5, #0]
 8006c5c:	0758      	lsls	r0, r3, #29
 8006c5e:	d4f7      	bmi.n	8006c50 <HAL_RCC_OscConfig+0x3b8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006c60:	6823      	ldr	r3, [r4, #0]
 8006c62:	e674      	b.n	800694e <HAL_RCC_OscConfig+0xb6>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006c64:	0792      	lsls	r2, r2, #30
 8006c66:	f47f aefe 	bne.w	8006a66 <HAL_RCC_OscConfig+0x1ce>
 8006c6a:	e655      	b.n	8006918 <HAL_RCC_OscConfig+0x80>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006c6c:	4a5e      	ldr	r2, [pc, #376]	@ (8006de8 <HAL_RCC_OscConfig+0x550>)
 8006c6e:	6a21      	ldr	r1, [r4, #32]
 8006c70:	68d3      	ldr	r3, [r2, #12]
 8006c72:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8006c76:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8006c7a:	60d3      	str	r3, [r2, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c7c:	6823      	ldr	r3, [r4, #0]
 8006c7e:	e668      	b.n	8006952 <HAL_RCC_OscConfig+0xba>
        tickstart = HAL_GetTick();
 8006c80:	f7fc fdd0 	bl	8003824 <HAL_GetTick>
 8006c84:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006c86:	e004      	b.n	8006c92 <HAL_RCC_OscConfig+0x3fa>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c88:	f7fc fdcc 	bl	8003824 <HAL_GetTick>
 8006c8c:	1b80      	subs	r0, r0, r6
 8006c8e:	2802      	cmp	r0, #2
 8006c90:	d892      	bhi.n	8006bb8 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006c92:	682b      	ldr	r3, [r5, #0]
 8006c94:	0199      	lsls	r1, r3, #6
 8006c96:	d4f7      	bmi.n	8006c88 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c98:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8006c9a:	4b54      	ldr	r3, [pc, #336]	@ (8006dec <HAL_RCC_OscConfig+0x554>)
 8006c9c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8006c9e:	400b      	ands	r3, r1
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006ca4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8006ca8:	62ab      	str	r3, [r5, #40]	@ 0x28
 8006caa:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006cac:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	@ 0x34
 8006cb0:	3901      	subs	r1, #1
 8006cb2:	3b01      	subs	r3, #1
 8006cb4:	3a01      	subs	r2, #1
 8006cb6:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8006cba:	025b      	lsls	r3, r3, #9
 8006cbc:	0412      	lsls	r2, r2, #16
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8006cc8:	3a01      	subs	r2, #1
 8006cca:	430b      	orrs	r3, r1
 8006ccc:	0612      	lsls	r2, r2, #24
 8006cce:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	632b      	str	r3, [r5, #48]	@ 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8006cd6:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8006cd8:	f023 0301 	bic.w	r3, r3, #1
 8006cdc:	62eb      	str	r3, [r5, #44]	@ 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006cde:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006ce0:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8006ce2:	f36f 03cf 	bfc	r3, #3, #13
 8006ce6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8006cea:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006cec:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8006cee:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006cf0:	f023 030c 	bic.w	r3, r3, #12
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006cf8:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8006cfa:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8006cfc:	f023 0302 	bic.w	r3, r3, #2
 8006d00:	4313      	orrs	r3, r2
 8006d02:	62eb      	str	r3, [r5, #44]	@ 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006d04:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8006d06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d0a:	62eb      	str	r3, [r5, #44]	@ 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d0c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8006d0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d12:	62eb      	str	r3, [r5, #44]	@ 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006d14:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8006d16:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d1a:	62eb      	str	r3, [r5, #44]	@ 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8006d1c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8006d1e:	f043 0301 	orr.w	r3, r3, #1
 8006d22:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8006d24:	682b      	ldr	r3, [r5, #0]
 8006d26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006d2a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006d2c:	f7fc fd7a 	bl	8003824 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006d30:	4d2d      	ldr	r5, [pc, #180]	@ (8006de8 <HAL_RCC_OscConfig+0x550>)
        tickstart = HAL_GetTick();
 8006d32:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006d34:	e005      	b.n	8006d42 <HAL_RCC_OscConfig+0x4aa>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d36:	f7fc fd75 	bl	8003824 <HAL_GetTick>
 8006d3a:	1b00      	subs	r0, r0, r4
 8006d3c:	2802      	cmp	r0, #2
 8006d3e:	f63f af3b 	bhi.w	8006bb8 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006d42:	682b      	ldr	r3, [r5, #0]
 8006d44:	019a      	lsls	r2, r3, #6
 8006d46:	d5f6      	bpl.n	8006d36 <HAL_RCC_OscConfig+0x49e>
 8006d48:	e655      	b.n	80069f6 <HAL_RCC_OscConfig+0x15e>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d4a:	2a01      	cmp	r2, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006d4c:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006d4e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d50:	f43f aed0 	beq.w	8006af4 <HAL_RCC_OscConfig+0x25c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d54:	f001 0203 	and.w	r2, r1, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d58:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8006d5a:	4282      	cmp	r2, r0
 8006d5c:	f47f aeca 	bne.w	8006af4 <HAL_RCC_OscConfig+0x25c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006d60:	f3c1 1105 	ubfx	r1, r1, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d64:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006d66:	4291      	cmp	r1, r2
 8006d68:	f47f aec4 	bne.w	8006af4 <HAL_RCC_OscConfig+0x25c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006d6c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006d6e:	f3c3 0108 	ubfx	r1, r3, #0, #9
 8006d72:	3a01      	subs	r2, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006d74:	4291      	cmp	r1, r2
 8006d76:	f47f aebd 	bne.w	8006af4 <HAL_RCC_OscConfig+0x25c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006d7a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8006d7c:	f3c3 2146 	ubfx	r1, r3, #9, #7
 8006d80:	3a01      	subs	r2, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006d82:	4291      	cmp	r1, r2
 8006d84:	f47f aeb6 	bne.w	8006af4 <HAL_RCC_OscConfig+0x25c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006d88:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006d8a:	f3c3 4106 	ubfx	r1, r3, #16, #7
 8006d8e:	3a01      	subs	r2, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006d90:	4291      	cmp	r1, r2
 8006d92:	f47f aeaf 	bne.w	8006af4 <HAL_RCC_OscConfig+0x25c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006d96:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8006d98:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8006d9c:	3a01      	subs	r2, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006d9e:	1a98      	subs	r0, r3, r2
 8006da0:	bf18      	it	ne
 8006da2:	2001      	movne	r0, #1
}
 8006da4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006da6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8006daa:	601a      	str	r2, [r3, #0]
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006db2:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006db4:	e598      	b.n	80068e8 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006db6:	4a0c      	ldr	r2, [pc, #48]	@ (8006de8 <HAL_RCC_OscConfig+0x550>)
 8006db8:	6853      	ldr	r3, [r2, #4]
 8006dba:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006dbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006dc2:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006dc4:	6823      	ldr	r3, [r4, #0]
 8006dc6:	e5c2      	b.n	800694e <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006dc8:	4d07      	ldr	r5, [pc, #28]	@ (8006de8 <HAL_RCC_OscConfig+0x550>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006dca:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006dce:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8006dd0:	f023 0301 	bic.w	r3, r3, #1
 8006dd4:	672b      	str	r3, [r5, #112]	@ 0x70
 8006dd6:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8006dd8:	f023 0304 	bic.w	r3, r3, #4
 8006ddc:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8006dde:	f7fc fd21 	bl	8003824 <HAL_GetTick>
 8006de2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006de4:	e00a      	b.n	8006dfc <HAL_RCC_OscConfig+0x564>
 8006de6:	bf00      	nop
 8006de8:	58024400 	.word	0x58024400
 8006dec:	fffffc0c 	.word	0xfffffc0c
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006df0:	f7fc fd18 	bl	8003824 <HAL_GetTick>
 8006df4:	1b80      	subs	r0, r0, r6
 8006df6:	42b8      	cmp	r0, r7
 8006df8:	f63f aede 	bhi.w	8006bb8 <HAL_RCC_OscConfig+0x320>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006dfc:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8006dfe:	0798      	lsls	r0, r3, #30
 8006e00:	d4f6      	bmi.n	8006df0 <HAL_RCC_OscConfig+0x558>
 8006e02:	e5db      	b.n	80069bc <HAL_RCC_OscConfig+0x124>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006e04:	68eb      	ldr	r3, [r5, #12]
 8006e06:	6a22      	ldr	r2, [r4, #32]
 8006e08:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8006e0c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006e10:	60eb      	str	r3, [r5, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e12:	6823      	ldr	r3, [r4, #0]
 8006e14:	e59d      	b.n	8006952 <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e16:	686b      	ldr	r3, [r5, #4]
 8006e18:	6922      	ldr	r2, [r4, #16]
 8006e1a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006e1e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006e22:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	e592      	b.n	800694e <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e28:	4a0c      	ldr	r2, [pc, #48]	@ (8006e5c <HAL_RCC_OscConfig+0x5c4>)
 8006e2a:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8006e2c:	f043 0301 	orr.w	r3, r3, #1
 8006e30:	6713      	str	r3, [r2, #112]	@ 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006e32:	e698      	b.n	8006b66 <HAL_RCC_OscConfig+0x2ce>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006e34:	4a09      	ldr	r2, [pc, #36]	@ (8006e5c <HAL_RCC_OscConfig+0x5c4>)
 8006e36:	6853      	ldr	r3, [r2, #4]
 8006e38:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006e3c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006e40:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e42:	6823      	ldr	r3, [r4, #0]
 8006e44:	e585      	b.n	8006952 <HAL_RCC_OscConfig+0xba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e46:	f042 0204 	orr.w	r2, r2, #4
 8006e4a:	671a      	str	r2, [r3, #112]	@ 0x70
 8006e4c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006e4e:	f042 0201 	orr.w	r2, r2, #1
 8006e52:	671a      	str	r2, [r3, #112]	@ 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006e54:	e687      	b.n	8006b66 <HAL_RCC_OscConfig+0x2ce>
    return HAL_ERROR;
 8006e56:	2001      	movs	r0, #1
}
 8006e58:	4770      	bx	lr
 8006e5a:	bf00      	nop
 8006e5c:	58024400 	.word	0x58024400

08006e60 <HAL_RCC_MCOConfig>:
{
 8006e60:	b570      	push	{r4, r5, r6, lr}
    MCO1_CLK_ENABLE();
 8006e62:	4e25      	ldr	r6, [pc, #148]	@ (8006ef8 <HAL_RCC_MCOConfig+0x98>)
{
 8006e64:	b088      	sub	sp, #32
 8006e66:	460d      	mov	r5, r1
 8006e68:	4614      	mov	r4, r2
    MCO1_CLK_ENABLE();
 8006e6a:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
  if(RCC_MCOx == RCC_MCO1)
 8006e6e:	b9f8      	cbnz	r0, 8006eb0 <HAL_RCC_MCOConfig+0x50>
    MCO1_CLK_ENABLE();
 8006e70:	f043 0301 	orr.w	r3, r3, #1
    GPIO_InitStruct.Pin = MCO1_PIN;
 8006e74:	f44f 7280 	mov.w	r2, #256	@ 0x100
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006e78:	a902      	add	r1, sp, #8
    MCO1_CLK_ENABLE();
 8006e7a:	f8c6 30e0 	str.w	r3, [r6, #224]	@ 0xe0
 8006e7e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006e82:	9006      	str	r0, [sp, #24]
    MCO1_CLK_ENABLE();
 8006e84:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006e88:	481c      	ldr	r0, [pc, #112]	@ (8006efc <HAL_RCC_MCOConfig+0x9c>)
    MCO1_CLK_ENABLE();
 8006e8a:	9300      	str	r3, [sp, #0]
 8006e8c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 8006e8e:	2302      	movs	r3, #2
 8006e90:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006e94:	2200      	movs	r2, #0
 8006e96:	2303      	movs	r3, #3
 8006e98:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006e9c:	f7fe fc34 	bl	8005708 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8006ea0:	6933      	ldr	r3, [r6, #16]
 8006ea2:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 8006ea6:	432b      	orrs	r3, r5
 8006ea8:	4323      	orrs	r3, r4
 8006eaa:	6133      	str	r3, [r6, #16]
}
 8006eac:	b008      	add	sp, #32
 8006eae:	bd70      	pop	{r4, r5, r6, pc}
    MCO2_CLK_ENABLE();
 8006eb0:	f043 0304 	orr.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 8006eb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8006eb8:	4811      	ldr	r0, [pc, #68]	@ (8006f00 <HAL_RCC_MCOConfig+0xa0>)
    MCO2_CLK_ENABLE();
 8006eba:	f8c6 30e0 	str.w	r3, [r6, #224]	@ 0xe0
 8006ebe:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
 8006ec2:	f003 0304 	and.w	r3, r3, #4
 8006ec6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8006ec8:	2302      	movs	r3, #2
    MCO2_CLK_ENABLE();
 8006eca:	9901      	ldr	r1, [sp, #4]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8006ecc:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = MCO2_PIN;
 8006ece:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	2303      	movs	r3, #3
 8006ed6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006eda:	2300      	movs	r3, #0
 8006edc:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8006ede:	f7fe fc13 	bl	8005708 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8006ee2:	6933      	ldr	r3, [r6, #16]
 8006ee4:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8006ee8:	ea43 0105 	orr.w	r1, r3, r5
 8006eec:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 8006ef0:	6131      	str	r1, [r6, #16]
}
 8006ef2:	b008      	add	sp, #32
 8006ef4:	bd70      	pop	{r4, r5, r6, pc}
 8006ef6:	bf00      	nop
 8006ef8:	58024400 	.word	0x58024400
 8006efc:	58020000 	.word	0x58020000
 8006f00:	58020800 	.word	0x58020800

08006f04 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006f04:	4a3f      	ldr	r2, [pc, #252]	@ (8007004 <HAL_RCC_GetSysClockFreq+0x100>)
 8006f06:	6913      	ldr	r3, [r2, #16]
 8006f08:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f0c:	2b10      	cmp	r3, #16
 8006f0e:	d04f      	beq.n	8006fb0 <HAL_RCC_GetSysClockFreq+0xac>
 8006f10:	2b18      	cmp	r3, #24
 8006f12:	d00a      	beq.n	8006f2a <HAL_RCC_GetSysClockFreq+0x26>
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d14d      	bne.n	8006fb4 <HAL_RCC_GetSysClockFreq+0xb0>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f18:	6813      	ldr	r3, [r2, #0]
 8006f1a:	0699      	lsls	r1, r3, #26
 8006f1c:	d54c      	bpl.n	8006fb8 <HAL_RCC_GetSysClockFreq+0xb4>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006f1e:	6813      	ldr	r3, [r2, #0]
 8006f20:	4839      	ldr	r0, [pc, #228]	@ (8007008 <HAL_RCC_GetSysClockFreq+0x104>)
 8006f22:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006f26:	40d8      	lsrs	r0, r3
 8006f28:	4770      	bx	lr
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006f2a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
{
 8006f2c:	b430      	push	{r4, r5}
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006f2e:	6a94      	ldr	r4, [r2, #40]	@ 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006f30:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
    if (pllm != 0U)
 8006f32:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006f36:	6b53      	ldr	r3, [r2, #52]	@ 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006f38:	f3c4 1005 	ubfx	r0, r4, #4, #6
    if (pllm != 0U)
 8006f3c:	d036      	beq.n	8006fac <HAL_RCC_GetSysClockFreq+0xa8>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006f3e:	f3c3 03cc 	ubfx	r3, r3, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006f42:	f005 0501 	and.w	r5, r5, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006f46:	f001 0103 	and.w	r1, r1, #3
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006f4a:	ee07 0a90 	vmov	s15, r0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006f4e:	fb05 f303 	mul.w	r3, r5, r3
      switch (pllsource)
 8006f52:	2901      	cmp	r1, #1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006f54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f58:	ee06 3a90 	vmov	s13, r3
 8006f5c:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
      switch (pllsource)
 8006f60:	d002      	beq.n	8006f68 <HAL_RCC_GetSysClockFreq+0x64>
 8006f62:	2902      	cmp	r1, #2
 8006f64:	d048      	beq.n	8006ff8 <HAL_RCC_GetSysClockFreq+0xf4>
 8006f66:	b349      	cbz	r1, 8006fbc <HAL_RCC_GetSysClockFreq+0xb8>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006f68:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 800700c <HAL_RCC_GetSysClockFreq+0x108>
 8006f6c:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006f70:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8006f72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f76:	ee07 3a10 	vmov	s14, r3
 8006f7a:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8006f7e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006f82:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006f86:	ee37 7a25 	vadd.f32	s14, s14, s11
 8006f8a:	ee27 7a06 	vmul.f32	s14, s14, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006f8e:	4b1d      	ldr	r3, [pc, #116]	@ (8007004 <HAL_RCC_GetSysClockFreq+0x100>)
 8006f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f92:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006f96:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006f98:	ee07 3a90 	vmov	s15, r3
 8006f9c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006fa0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006fa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fa8:	ee17 0a90 	vmov	r0, s15
}
 8006fac:	bc30      	pop	{r4, r5}
 8006fae:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006fb0:	4817      	ldr	r0, [pc, #92]	@ (8007010 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006fb2:	4770      	bx	lr
    sysclockfreq = CSI_VALUE;
 8006fb4:	4817      	ldr	r0, [pc, #92]	@ (8007014 <HAL_RCC_GetSysClockFreq+0x110>)
 8006fb6:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006fb8:	4813      	ldr	r0, [pc, #76]	@ (8007008 <HAL_RCC_GetSysClockFreq+0x104>)
}
 8006fba:	4770      	bx	lr
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006fbc:	6813      	ldr	r3, [r2, #0]
 8006fbe:	069b      	lsls	r3, r3, #26
 8006fc0:	d51d      	bpl.n	8006ffe <HAL_RCC_GetSysClockFreq+0xfa>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006fc2:	6810      	ldr	r0, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006fc4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8006fc8:	6b13      	ldr	r3, [r2, #48]	@ 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006fca:	490f      	ldr	r1, [pc, #60]	@ (8007008 <HAL_RCC_GetSysClockFreq+0x104>)
 8006fcc:	f3c0 02c1 	ubfx	r2, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006fd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006fd4:	40d1      	lsrs	r1, r2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006fd6:	ee07 3a10 	vmov	s14, r3
 8006fda:	ee06 1a10 	vmov	s12, r1
 8006fde:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006fe2:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8006fe6:	ee77 6a26 	vadd.f32	s13, s14, s13
 8006fea:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8006fee:	ee76 7aa5 	vadd.f32	s15, s13, s11
 8006ff2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006ff6:	e7ca      	b.n	8006f8e <HAL_RCC_GetSysClockFreq+0x8a>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006ff8:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8007018 <HAL_RCC_GetSysClockFreq+0x114>
 8006ffc:	e7b6      	b.n	8006f6c <HAL_RCC_GetSysClockFreq+0x68>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006ffe:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800701c <HAL_RCC_GetSysClockFreq+0x118>
 8007002:	e7b3      	b.n	8006f6c <HAL_RCC_GetSysClockFreq+0x68>
 8007004:	58024400 	.word	0x58024400
 8007008:	03d09000 	.word	0x03d09000
 800700c:	4a742400 	.word	0x4a742400
 8007010:	017d7840 	.word	0x017d7840
 8007014:	003d0900 	.word	0x003d0900
 8007018:	4bbebc20 	.word	0x4bbebc20
 800701c:	4c742400 	.word	0x4c742400

08007020 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8007020:	2800      	cmp	r0, #0
 8007022:	f000 810e 	beq.w	8007242 <HAL_RCC_ClockConfig+0x222>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007026:	4a8d      	ldr	r2, [pc, #564]	@ (800725c <HAL_RCC_ClockConfig+0x23c>)
 8007028:	6813      	ldr	r3, [r2, #0]
 800702a:	f003 030f 	and.w	r3, r3, #15
 800702e:	428b      	cmp	r3, r1
{
 8007030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007034:	4604      	mov	r4, r0
 8007036:	460d      	mov	r5, r1
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007038:	d20c      	bcs.n	8007054 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800703a:	6813      	ldr	r3, [r2, #0]
 800703c:	f023 030f 	bic.w	r3, r3, #15
 8007040:	430b      	orrs	r3, r1
 8007042:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007044:	6813      	ldr	r3, [r2, #0]
 8007046:	f003 030f 	and.w	r3, r3, #15
 800704a:	428b      	cmp	r3, r1
 800704c:	d002      	beq.n	8007054 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800704e:	2001      	movs	r0, #1
}
 8007050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007054:	6823      	ldr	r3, [r4, #0]
 8007056:	0758      	lsls	r0, r3, #29
 8007058:	d50b      	bpl.n	8007072 <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800705a:	4981      	ldr	r1, [pc, #516]	@ (8007260 <HAL_RCC_ClockConfig+0x240>)
 800705c:	6920      	ldr	r0, [r4, #16]
 800705e:	698a      	ldr	r2, [r1, #24]
 8007060:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8007064:	4290      	cmp	r0, r2
 8007066:	d904      	bls.n	8007072 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007068:	698a      	ldr	r2, [r1, #24]
 800706a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800706e:	4302      	orrs	r2, r0
 8007070:	618a      	str	r2, [r1, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007072:	0719      	lsls	r1, r3, #28
 8007074:	d50b      	bpl.n	800708e <HAL_RCC_ClockConfig+0x6e>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007076:	497a      	ldr	r1, [pc, #488]	@ (8007260 <HAL_RCC_ClockConfig+0x240>)
 8007078:	6960      	ldr	r0, [r4, #20]
 800707a:	69ca      	ldr	r2, [r1, #28]
 800707c:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8007080:	4290      	cmp	r0, r2
 8007082:	d904      	bls.n	800708e <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007084:	69ca      	ldr	r2, [r1, #28]
 8007086:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800708a:	4302      	orrs	r2, r0
 800708c:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800708e:	06da      	lsls	r2, r3, #27
 8007090:	d50b      	bpl.n	80070aa <HAL_RCC_ClockConfig+0x8a>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007092:	4973      	ldr	r1, [pc, #460]	@ (8007260 <HAL_RCC_ClockConfig+0x240>)
 8007094:	69a0      	ldr	r0, [r4, #24]
 8007096:	69ca      	ldr	r2, [r1, #28]
 8007098:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 800709c:	4290      	cmp	r0, r2
 800709e:	d904      	bls.n	80070aa <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80070a0:	69ca      	ldr	r2, [r1, #28]
 80070a2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80070a6:	4302      	orrs	r2, r0
 80070a8:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80070aa:	069f      	lsls	r7, r3, #26
 80070ac:	d50b      	bpl.n	80070c6 <HAL_RCC_ClockConfig+0xa6>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80070ae:	496c      	ldr	r1, [pc, #432]	@ (8007260 <HAL_RCC_ClockConfig+0x240>)
 80070b0:	69e0      	ldr	r0, [r4, #28]
 80070b2:	6a0a      	ldr	r2, [r1, #32]
 80070b4:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80070b8:	4290      	cmp	r0, r2
 80070ba:	d904      	bls.n	80070c6 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80070bc:	6a0a      	ldr	r2, [r1, #32]
 80070be:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80070c2:	4302      	orrs	r2, r0
 80070c4:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80070c6:	079e      	lsls	r6, r3, #30
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070c8:	f003 0201 	and.w	r2, r3, #1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80070cc:	f140 80ab 	bpl.w	8007226 <HAL_RCC_ClockConfig+0x206>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80070d0:	4e63      	ldr	r6, [pc, #396]	@ (8007260 <HAL_RCC_ClockConfig+0x240>)
 80070d2:	68e0      	ldr	r0, [r4, #12]
 80070d4:	69b1      	ldr	r1, [r6, #24]
 80070d6:	f001 010f 	and.w	r1, r1, #15
 80070da:	4288      	cmp	r0, r1
 80070dc:	d904      	bls.n	80070e8 <HAL_RCC_ClockConfig+0xc8>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80070de:	69b1      	ldr	r1, [r6, #24]
 80070e0:	f021 010f 	bic.w	r1, r1, #15
 80070e4:	4301      	orrs	r1, r0
 80070e6:	61b1      	str	r1, [r6, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070e8:	2a00      	cmp	r2, #0
 80070ea:	d030      	beq.n	800714e <HAL_RCC_ClockConfig+0x12e>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80070ec:	4a5c      	ldr	r2, [pc, #368]	@ (8007260 <HAL_RCC_ClockConfig+0x240>)
 80070ee:	68a1      	ldr	r1, [r4, #8]
 80070f0:	6993      	ldr	r3, [r2, #24]
 80070f2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80070f6:	430b      	orrs	r3, r1
 80070f8:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070fa:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80070fc:	6813      	ldr	r3, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070fe:	2902      	cmp	r1, #2
 8007100:	f000 80a1 	beq.w	8007246 <HAL_RCC_ClockConfig+0x226>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007104:	2903      	cmp	r1, #3
 8007106:	f000 8098 	beq.w	800723a <HAL_RCC_ClockConfig+0x21a>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800710a:	2901      	cmp	r1, #1
 800710c:	f000 80a1 	beq.w	8007252 <HAL_RCC_ClockConfig+0x232>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007110:	075f      	lsls	r7, r3, #29
 8007112:	d59c      	bpl.n	800704e <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007114:	4e52      	ldr	r6, [pc, #328]	@ (8007260 <HAL_RCC_ClockConfig+0x240>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007116:	f241 3888 	movw	r8, #5000	@ 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800711a:	6933      	ldr	r3, [r6, #16]
 800711c:	f023 0307 	bic.w	r3, r3, #7
 8007120:	430b      	orrs	r3, r1
 8007122:	6133      	str	r3, [r6, #16]
      tickstart = HAL_GetTick();
 8007124:	f7fc fb7e 	bl	8003824 <HAL_GetTick>
 8007128:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800712a:	e005      	b.n	8007138 <HAL_RCC_ClockConfig+0x118>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800712c:	f7fc fb7a 	bl	8003824 <HAL_GetTick>
 8007130:	1bc0      	subs	r0, r0, r7
 8007132:	4540      	cmp	r0, r8
 8007134:	f200 808b 	bhi.w	800724e <HAL_RCC_ClockConfig+0x22e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007138:	6933      	ldr	r3, [r6, #16]
 800713a:	6862      	ldr	r2, [r4, #4]
 800713c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007140:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8007144:	d1f2      	bne.n	800712c <HAL_RCC_ClockConfig+0x10c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007146:	6823      	ldr	r3, [r4, #0]
 8007148:	079e      	lsls	r6, r3, #30
 800714a:	d506      	bpl.n	800715a <HAL_RCC_ClockConfig+0x13a>
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800714c:	68e0      	ldr	r0, [r4, #12]
 800714e:	4944      	ldr	r1, [pc, #272]	@ (8007260 <HAL_RCC_ClockConfig+0x240>)
 8007150:	698a      	ldr	r2, [r1, #24]
 8007152:	f002 020f 	and.w	r2, r2, #15
 8007156:	4290      	cmp	r0, r2
 8007158:	d369      	bcc.n	800722e <HAL_RCC_ClockConfig+0x20e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800715a:	4940      	ldr	r1, [pc, #256]	@ (800725c <HAL_RCC_ClockConfig+0x23c>)
 800715c:	680a      	ldr	r2, [r1, #0]
 800715e:	f002 020f 	and.w	r2, r2, #15
 8007162:	42aa      	cmp	r2, r5
 8007164:	d90a      	bls.n	800717c <HAL_RCC_ClockConfig+0x15c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007166:	680a      	ldr	r2, [r1, #0]
 8007168:	f022 020f 	bic.w	r2, r2, #15
 800716c:	432a      	orrs	r2, r5
 800716e:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007170:	680a      	ldr	r2, [r1, #0]
 8007172:	f002 020f 	and.w	r2, r2, #15
 8007176:	42aa      	cmp	r2, r5
 8007178:	f47f af69 	bne.w	800704e <HAL_RCC_ClockConfig+0x2e>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800717c:	0758      	lsls	r0, r3, #29
 800717e:	d50b      	bpl.n	8007198 <HAL_RCC_ClockConfig+0x178>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007180:	4937      	ldr	r1, [pc, #220]	@ (8007260 <HAL_RCC_ClockConfig+0x240>)
 8007182:	6920      	ldr	r0, [r4, #16]
 8007184:	698a      	ldr	r2, [r1, #24]
 8007186:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800718a:	4290      	cmp	r0, r2
 800718c:	d204      	bcs.n	8007198 <HAL_RCC_ClockConfig+0x178>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800718e:	698a      	ldr	r2, [r1, #24]
 8007190:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007194:	4302      	orrs	r2, r0
 8007196:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007198:	0719      	lsls	r1, r3, #28
 800719a:	d50b      	bpl.n	80071b4 <HAL_RCC_ClockConfig+0x194>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800719c:	4930      	ldr	r1, [pc, #192]	@ (8007260 <HAL_RCC_ClockConfig+0x240>)
 800719e:	6960      	ldr	r0, [r4, #20]
 80071a0:	69ca      	ldr	r2, [r1, #28]
 80071a2:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80071a6:	4290      	cmp	r0, r2
 80071a8:	d204      	bcs.n	80071b4 <HAL_RCC_ClockConfig+0x194>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80071aa:	69ca      	ldr	r2, [r1, #28]
 80071ac:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80071b0:	4302      	orrs	r2, r0
 80071b2:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071b4:	06da      	lsls	r2, r3, #27
 80071b6:	d50b      	bpl.n	80071d0 <HAL_RCC_ClockConfig+0x1b0>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80071b8:	4929      	ldr	r1, [pc, #164]	@ (8007260 <HAL_RCC_ClockConfig+0x240>)
 80071ba:	69a0      	ldr	r0, [r4, #24]
 80071bc:	69ca      	ldr	r2, [r1, #28]
 80071be:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 80071c2:	4290      	cmp	r0, r2
 80071c4:	d204      	bcs.n	80071d0 <HAL_RCC_ClockConfig+0x1b0>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80071c6:	69ca      	ldr	r2, [r1, #28]
 80071c8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80071cc:	4302      	orrs	r2, r0
 80071ce:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80071d0:	069b      	lsls	r3, r3, #26
 80071d2:	d50b      	bpl.n	80071ec <HAL_RCC_ClockConfig+0x1cc>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80071d4:	4a22      	ldr	r2, [pc, #136]	@ (8007260 <HAL_RCC_ClockConfig+0x240>)
 80071d6:	69e1      	ldr	r1, [r4, #28]
 80071d8:	6a13      	ldr	r3, [r2, #32]
 80071da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80071de:	4299      	cmp	r1, r3
 80071e0:	d204      	bcs.n	80071ec <HAL_RCC_ClockConfig+0x1cc>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80071e2:	6a13      	ldr	r3, [r2, #32]
 80071e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071e8:	430b      	orrs	r3, r1
 80071ea:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80071ec:	f7ff fe8a 	bl	8006f04 <HAL_RCC_GetSysClockFreq>
 80071f0:	4a1b      	ldr	r2, [pc, #108]	@ (8007260 <HAL_RCC_ClockConfig+0x240>)
 80071f2:	4603      	mov	r3, r0
 80071f4:	481b      	ldr	r0, [pc, #108]	@ (8007264 <HAL_RCC_ClockConfig+0x244>)
 80071f6:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071f8:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80071fa:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 80071fe:	4d1a      	ldr	r5, [pc, #104]	@ (8007268 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007200:	f002 020f 	and.w	r2, r2, #15
 8007204:	4c19      	ldr	r4, [pc, #100]	@ (800726c <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007206:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007208:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800720a:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick (uwTickPrio);
 800720e:	4818      	ldr	r0, [pc, #96]	@ (8007270 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007210:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007214:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick (uwTickPrio);
 8007216:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 8007218:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800721a:	40d3      	lsrs	r3, r2
 800721c:	6023      	str	r3, [r4, #0]
}
 800721e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 8007222:	f7fc ba9d 	b.w	8003760 <HAL_InitTick>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007226:	2a00      	cmp	r2, #0
 8007228:	f47f af60 	bne.w	80070ec <HAL_RCC_ClockConfig+0xcc>
 800722c:	e795      	b.n	800715a <HAL_RCC_ClockConfig+0x13a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800722e:	698a      	ldr	r2, [r1, #24]
 8007230:	f022 020f 	bic.w	r2, r2, #15
 8007234:	4302      	orrs	r2, r0
 8007236:	618a      	str	r2, [r1, #24]
 8007238:	e78f      	b.n	800715a <HAL_RCC_ClockConfig+0x13a>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800723a:	019a      	lsls	r2, r3, #6
 800723c:	f53f af6a 	bmi.w	8007114 <HAL_RCC_ClockConfig+0xf4>
 8007240:	e705      	b.n	800704e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8007242:	2001      	movs	r0, #1
}
 8007244:	4770      	bx	lr
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007246:	0398      	lsls	r0, r3, #14
 8007248:	f53f af64 	bmi.w	8007114 <HAL_RCC_ClockConfig+0xf4>
 800724c:	e6ff      	b.n	800704e <HAL_RCC_ClockConfig+0x2e>
            return HAL_TIMEOUT;
 800724e:	2003      	movs	r0, #3
 8007250:	e6fe      	b.n	8007050 <HAL_RCC_ClockConfig+0x30>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007252:	05db      	lsls	r3, r3, #23
 8007254:	f53f af5e 	bmi.w	8007114 <HAL_RCC_ClockConfig+0xf4>
 8007258:	e6f9      	b.n	800704e <HAL_RCC_ClockConfig+0x2e>
 800725a:	bf00      	nop
 800725c:	52002000 	.word	0x52002000
 8007260:	58024400 	.word	0x58024400
 8007264:	080300c8 	.word	0x080300c8
 8007268:	24000080 	.word	0x24000080
 800726c:	2400007c 	.word	0x2400007c
 8007270:	24000078 	.word	0x24000078

08007274 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007274:	4a18      	ldr	r2, [pc, #96]	@ (80072d8 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007276:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007278:	6913      	ldr	r3, [r2, #16]
 800727a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800727e:	2b10      	cmp	r3, #16
 8007280:	d024      	beq.n	80072cc <HAL_RCC_GetHCLKFreq+0x58>
 8007282:	2b18      	cmp	r3, #24
 8007284:	d009      	beq.n	800729a <HAL_RCC_GetHCLKFreq+0x26>
 8007286:	bb1b      	cbnz	r3, 80072d0 <HAL_RCC_GetHCLKFreq+0x5c>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007288:	6813      	ldr	r3, [r2, #0]
 800728a:	069b      	lsls	r3, r3, #26
 800728c:	d522      	bpl.n	80072d4 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800728e:	6812      	ldr	r2, [r2, #0]
 8007290:	4b12      	ldr	r3, [pc, #72]	@ (80072dc <HAL_RCC_GetHCLKFreq+0x68>)
 8007292:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8007296:	40d3      	lsrs	r3, r2
 8007298:	e002      	b.n	80072a0 <HAL_RCC_GetHCLKFreq+0x2c>
 800729a:	f7ff fa8b 	bl	80067b4 <HAL_RCC_GetSysClockFreq.part.0>
 800729e:	4603      	mov	r3, r0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80072a0:	490d      	ldr	r1, [pc, #52]	@ (80072d8 <HAL_RCC_GetHCLKFreq+0x64>)
 80072a2:	480f      	ldr	r0, [pc, #60]	@ (80072e0 <HAL_RCC_GetHCLKFreq+0x6c>)
 80072a4:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80072a6:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80072a8:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80072ac:	4c0d      	ldr	r4, [pc, #52]	@ (80072e4 <HAL_RCC_GetHCLKFreq+0x70>)
 80072ae:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80072b2:	4d0d      	ldr	r5, [pc, #52]	@ (80072e8 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80072b4:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80072b6:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80072b8:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80072bc:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80072c0:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80072c2:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 80072c6:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80072c8:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 80072ca:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80072cc:	4b07      	ldr	r3, [pc, #28]	@ (80072ec <HAL_RCC_GetHCLKFreq+0x78>)
 80072ce:	e7e7      	b.n	80072a0 <HAL_RCC_GetHCLKFreq+0x2c>
    sysclockfreq = CSI_VALUE;
 80072d0:	4b07      	ldr	r3, [pc, #28]	@ (80072f0 <HAL_RCC_GetHCLKFreq+0x7c>)
 80072d2:	e7e5      	b.n	80072a0 <HAL_RCC_GetHCLKFreq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80072d4:	4b01      	ldr	r3, [pc, #4]	@ (80072dc <HAL_RCC_GetHCLKFreq+0x68>)
 80072d6:	e7e3      	b.n	80072a0 <HAL_RCC_GetHCLKFreq+0x2c>
 80072d8:	58024400 	.word	0x58024400
 80072dc:	03d09000 	.word	0x03d09000
 80072e0:	080300c8 	.word	0x080300c8
 80072e4:	2400007c 	.word	0x2400007c
 80072e8:	24000080 	.word	0x24000080
 80072ec:	017d7840 	.word	0x017d7840
 80072f0:	003d0900 	.word	0x003d0900

080072f4 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80072f4:	4a1c      	ldr	r2, [pc, #112]	@ (8007368 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80072f6:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80072f8:	6913      	ldr	r3, [r2, #16]
 80072fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80072fe:	2b10      	cmp	r3, #16
 8007300:	d02b      	beq.n	800735a <HAL_RCC_GetPCLK1Freq+0x66>
 8007302:	2b18      	cmp	r3, #24
 8007304:	d009      	beq.n	800731a <HAL_RCC_GetPCLK1Freq+0x26>
 8007306:	bb53      	cbnz	r3, 800735e <HAL_RCC_GetPCLK1Freq+0x6a>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007308:	6813      	ldr	r3, [r2, #0]
 800730a:	069b      	lsls	r3, r3, #26
 800730c:	d529      	bpl.n	8007362 <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800730e:	6812      	ldr	r2, [r2, #0]
 8007310:	4b16      	ldr	r3, [pc, #88]	@ (800736c <HAL_RCC_GetPCLK1Freq+0x78>)
 8007312:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8007316:	40d3      	lsrs	r3, r2
 8007318:	e002      	b.n	8007320 <HAL_RCC_GetPCLK1Freq+0x2c>
 800731a:	f7ff fa4b 	bl	80067b4 <HAL_RCC_GetSysClockFreq.part.0>
 800731e:	4603      	mov	r3, r0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007320:	4a11      	ldr	r2, [pc, #68]	@ (8007368 <HAL_RCC_GetPCLK1Freq+0x74>)
 8007322:	4913      	ldr	r1, [pc, #76]	@ (8007370 <HAL_RCC_GetPCLK1Freq+0x7c>)
 8007324:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 8007326:	4d13      	ldr	r5, [pc, #76]	@ (8007374 <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007328:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800732c:	4c12      	ldr	r4, [pc, #72]	@ (8007378 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800732e:	5c08      	ldrb	r0, [r1, r0]
 8007330:	f000 001f 	and.w	r0, r0, #31
 8007334:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007336:	6990      	ldr	r0, [r2, #24]
 8007338:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 800733c:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800733e:	5c08      	ldrb	r0, [r1, r0]
 8007340:	f000 001f 	and.w	r0, r0, #31
 8007344:	40c3      	lsrs	r3, r0
 8007346:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007348:	69d2      	ldr	r2, [r2, #28]
 800734a:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800734e:	5c88      	ldrb	r0, [r1, r2]
 8007350:	f000 001f 	and.w	r0, r0, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007354:	fa23 f000 	lsr.w	r0, r3, r0
 8007358:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800735a:	4b08      	ldr	r3, [pc, #32]	@ (800737c <HAL_RCC_GetPCLK1Freq+0x88>)
 800735c:	e7e0      	b.n	8007320 <HAL_RCC_GetPCLK1Freq+0x2c>
    sysclockfreq = CSI_VALUE;
 800735e:	4b08      	ldr	r3, [pc, #32]	@ (8007380 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8007360:	e7de      	b.n	8007320 <HAL_RCC_GetPCLK1Freq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007362:	4b02      	ldr	r3, [pc, #8]	@ (800736c <HAL_RCC_GetPCLK1Freq+0x78>)
 8007364:	e7dc      	b.n	8007320 <HAL_RCC_GetPCLK1Freq+0x2c>
 8007366:	bf00      	nop
 8007368:	58024400 	.word	0x58024400
 800736c:	03d09000 	.word	0x03d09000
 8007370:	080300c8 	.word	0x080300c8
 8007374:	24000080 	.word	0x24000080
 8007378:	2400007c 	.word	0x2400007c
 800737c:	017d7840 	.word	0x017d7840
 8007380:	003d0900 	.word	0x003d0900

08007384 <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007384:	4a1c      	ldr	r2, [pc, #112]	@ (80073f8 <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007386:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007388:	6913      	ldr	r3, [r2, #16]
 800738a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800738e:	2b10      	cmp	r3, #16
 8007390:	d02b      	beq.n	80073ea <HAL_RCC_GetPCLK2Freq+0x66>
 8007392:	2b18      	cmp	r3, #24
 8007394:	d009      	beq.n	80073aa <HAL_RCC_GetPCLK2Freq+0x26>
 8007396:	bb53      	cbnz	r3, 80073ee <HAL_RCC_GetPCLK2Freq+0x6a>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007398:	6813      	ldr	r3, [r2, #0]
 800739a:	069b      	lsls	r3, r3, #26
 800739c:	d529      	bpl.n	80073f2 <HAL_RCC_GetPCLK2Freq+0x6e>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800739e:	6812      	ldr	r2, [r2, #0]
 80073a0:	4b16      	ldr	r3, [pc, #88]	@ (80073fc <HAL_RCC_GetPCLK2Freq+0x78>)
 80073a2:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80073a6:	40d3      	lsrs	r3, r2
 80073a8:	e002      	b.n	80073b0 <HAL_RCC_GetPCLK2Freq+0x2c>
 80073aa:	f7ff fa03 	bl	80067b4 <HAL_RCC_GetSysClockFreq.part.0>
 80073ae:	4603      	mov	r3, r0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80073b0:	4a11      	ldr	r2, [pc, #68]	@ (80073f8 <HAL_RCC_GetPCLK2Freq+0x74>)
 80073b2:	4913      	ldr	r1, [pc, #76]	@ (8007400 <HAL_RCC_GetPCLK2Freq+0x7c>)
 80073b4:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 80073b6:	4d13      	ldr	r5, [pc, #76]	@ (8007404 <HAL_RCC_GetPCLK2Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80073b8:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80073bc:	4c12      	ldr	r4, [pc, #72]	@ (8007408 <HAL_RCC_GetPCLK2Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80073be:	5c08      	ldrb	r0, [r1, r0]
 80073c0:	f000 001f 	and.w	r0, r0, #31
 80073c4:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80073c6:	6990      	ldr	r0, [r2, #24]
 80073c8:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 80073cc:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80073ce:	5c08      	ldrb	r0, [r1, r0]
 80073d0:	f000 001f 	and.w	r0, r0, #31
 80073d4:	40c3      	lsrs	r3, r0
 80073d6:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80073d8:	69d2      	ldr	r2, [r2, #28]
 80073da:	f3c2 2202 	ubfx	r2, r2, #8, #3
 80073de:	5c88      	ldrb	r0, [r1, r2]
 80073e0:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80073e4:	fa23 f000 	lsr.w	r0, r3, r0
 80073e8:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80073ea:	4b08      	ldr	r3, [pc, #32]	@ (800740c <HAL_RCC_GetPCLK2Freq+0x88>)
 80073ec:	e7e0      	b.n	80073b0 <HAL_RCC_GetPCLK2Freq+0x2c>
    sysclockfreq = CSI_VALUE;
 80073ee:	4b08      	ldr	r3, [pc, #32]	@ (8007410 <HAL_RCC_GetPCLK2Freq+0x8c>)
 80073f0:	e7de      	b.n	80073b0 <HAL_RCC_GetPCLK2Freq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80073f2:	4b02      	ldr	r3, [pc, #8]	@ (80073fc <HAL_RCC_GetPCLK2Freq+0x78>)
 80073f4:	e7dc      	b.n	80073b0 <HAL_RCC_GetPCLK2Freq+0x2c>
 80073f6:	bf00      	nop
 80073f8:	58024400 	.word	0x58024400
 80073fc:	03d09000 	.word	0x03d09000
 8007400:	080300c8 	.word	0x080300c8
 8007404:	24000080 	.word	0x24000080
 8007408:	2400007c 	.word	0x2400007c
 800740c:	017d7840 	.word	0x017d7840
 8007410:	003d0900 	.word	0x003d0900

08007414 <RCCEx_PLL2_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8007414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007416:	4c36      	ldr	r4, [pc, #216]	@ (80074f0 <RCCEx_PLL2_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8007418:	4606      	mov	r6, r0
 800741a:	460f      	mov	r7, r1
    __HAL_RCC_PLL2_DISABLE();
 800741c:	6823      	ldr	r3, [r4, #0]
 800741e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007422:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007424:	f7fc f9fe 	bl	8003824 <HAL_GetTick>
 8007428:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800742a:	e004      	b.n	8007436 <RCCEx_PLL2_Config.part.0+0x22>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800742c:	f7fc f9fa 	bl	8003824 <HAL_GetTick>
 8007430:	1b40      	subs	r0, r0, r5
 8007432:	2802      	cmp	r0, #2
 8007434:	d856      	bhi.n	80074e4 <RCCEx_PLL2_Config.part.0+0xd0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007436:	6823      	ldr	r3, [r4, #0]
 8007438:	011a      	lsls	r2, r3, #4
 800743a:	d4f7      	bmi.n	800742c <RCCEx_PLL2_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800743c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800743e:	6832      	ldr	r2, [r6, #0]
 8007440:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007444:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8007448:	62a3      	str	r3, [r4, #40]	@ 0x28
 800744a:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800744e:	3b01      	subs	r3, #1
 8007450:	3a01      	subs	r2, #1
 8007452:	025b      	lsls	r3, r3, #9
 8007454:	0412      	lsls	r2, r2, #16
 8007456:	b29b      	uxth	r3, r3
 8007458:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800745c:	4313      	orrs	r3, r2
 800745e:	6872      	ldr	r2, [r6, #4]
 8007460:	3a01      	subs	r2, #1
 8007462:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007466:	4313      	orrs	r3, r2
 8007468:	6932      	ldr	r2, [r6, #16]
 800746a:	3a01      	subs	r2, #1
 800746c:	0612      	lsls	r2, r2, #24
 800746e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007472:	4313      	orrs	r3, r2
 8007474:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007476:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007478:	6972      	ldr	r2, [r6, #20]
 800747a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800747e:	4313      	orrs	r3, r2
 8007480:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007482:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007484:	69b2      	ldr	r2, [r6, #24]
 8007486:	f023 0320 	bic.w	r3, r3, #32
 800748a:	4313      	orrs	r3, r2
 800748c:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800748e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007490:	f023 0310 	bic.w	r3, r3, #16
 8007494:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007496:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007498:	69f2      	ldr	r2, [r6, #28]
 800749a:	f36f 03cf 	bfc	r3, #3, #13
 800749e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80074a2:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80074a4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80074a6:	f043 0310 	orr.w	r3, r3, #16
 80074aa:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80074ac:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80074ae:	b1df      	cbz	r7, 80074e8 <RCCEx_PLL2_Config.part.0+0xd4>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80074b0:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80074b2:	bf0c      	ite	eq
 80074b4:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80074b8:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 80074bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80074be:	4c0c      	ldr	r4, [pc, #48]	@ (80074f0 <RCCEx_PLL2_Config.part.0+0xdc>)
 80074c0:	6823      	ldr	r3, [r4, #0]
 80074c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80074c6:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074c8:	f7fc f9ac 	bl	8003824 <HAL_GetTick>
 80074cc:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80074ce:	e004      	b.n	80074da <RCCEx_PLL2_Config.part.0+0xc6>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80074d0:	f7fc f9a8 	bl	8003824 <HAL_GetTick>
 80074d4:	1b40      	subs	r0, r0, r5
 80074d6:	2802      	cmp	r0, #2
 80074d8:	d804      	bhi.n	80074e4 <RCCEx_PLL2_Config.part.0+0xd0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80074da:	6823      	ldr	r3, [r4, #0]
 80074dc:	011b      	lsls	r3, r3, #4
 80074de:	d5f7      	bpl.n	80074d0 <RCCEx_PLL2_Config.part.0+0xbc>
    }

  }


  return status;
 80074e0:	2000      	movs	r0, #0
}
 80074e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80074e4:	2003      	movs	r0, #3
}
 80074e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80074e8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80074ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80074ee:	e7e6      	b.n	80074be <RCCEx_PLL2_Config.part.0+0xaa>
 80074f0:	58024400 	.word	0x58024400

080074f4 <RCCEx_PLL3_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 80074f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80074f6:	4c36      	ldr	r4, [pc, #216]	@ (80075d0 <RCCEx_PLL3_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 80074f8:	4606      	mov	r6, r0
 80074fa:	460f      	mov	r7, r1
    __HAL_RCC_PLL3_DISABLE();
 80074fc:	6823      	ldr	r3, [r4, #0]
 80074fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007502:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007504:	f7fc f98e 	bl	8003824 <HAL_GetTick>
 8007508:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800750a:	e004      	b.n	8007516 <RCCEx_PLL3_Config.part.0+0x22>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800750c:	f7fc f98a 	bl	8003824 <HAL_GetTick>
 8007510:	1b40      	subs	r0, r0, r5
 8007512:	2802      	cmp	r0, #2
 8007514:	d856      	bhi.n	80075c4 <RCCEx_PLL3_Config.part.0+0xd0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007516:	6823      	ldr	r3, [r4, #0]
 8007518:	009a      	lsls	r2, r3, #2
 800751a:	d4f7      	bmi.n	800750c <RCCEx_PLL3_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800751c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800751e:	6832      	ldr	r2, [r6, #0]
 8007520:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8007524:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8007528:	62a3      	str	r3, [r4, #40]	@ 0x28
 800752a:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800752e:	3b01      	subs	r3, #1
 8007530:	3a01      	subs	r2, #1
 8007532:	025b      	lsls	r3, r3, #9
 8007534:	0412      	lsls	r2, r2, #16
 8007536:	b29b      	uxth	r3, r3
 8007538:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800753c:	4313      	orrs	r3, r2
 800753e:	6872      	ldr	r2, [r6, #4]
 8007540:	3a01      	subs	r2, #1
 8007542:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007546:	4313      	orrs	r3, r2
 8007548:	6932      	ldr	r2, [r6, #16]
 800754a:	3a01      	subs	r2, #1
 800754c:	0612      	lsls	r2, r2, #24
 800754e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007552:	4313      	orrs	r3, r2
 8007554:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007556:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007558:	6972      	ldr	r2, [r6, #20]
 800755a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800755e:	4313      	orrs	r3, r2
 8007560:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007562:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007564:	69b2      	ldr	r2, [r6, #24]
 8007566:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800756a:	4313      	orrs	r3, r2
 800756c:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800756e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007570:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007574:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007576:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007578:	69f2      	ldr	r2, [r6, #28]
 800757a:	f36f 03cf 	bfc	r3, #3, #13
 800757e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8007582:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007584:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007586:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800758a:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800758c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 800758e:	b1df      	cbz	r7, 80075c8 <RCCEx_PLL3_Config.part.0+0xd4>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007590:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007592:	bf0c      	ite	eq
 8007594:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007598:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 800759c:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800759e:	4c0c      	ldr	r4, [pc, #48]	@ (80075d0 <RCCEx_PLL3_Config.part.0+0xdc>)
 80075a0:	6823      	ldr	r3, [r4, #0]
 80075a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075a6:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075a8:	f7fc f93c 	bl	8003824 <HAL_GetTick>
 80075ac:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80075ae:	e004      	b.n	80075ba <RCCEx_PLL3_Config.part.0+0xc6>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80075b0:	f7fc f938 	bl	8003824 <HAL_GetTick>
 80075b4:	1b40      	subs	r0, r0, r5
 80075b6:	2802      	cmp	r0, #2
 80075b8:	d804      	bhi.n	80075c4 <RCCEx_PLL3_Config.part.0+0xd0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80075ba:	6823      	ldr	r3, [r4, #0]
 80075bc:	009b      	lsls	r3, r3, #2
 80075be:	d5f7      	bpl.n	80075b0 <RCCEx_PLL3_Config.part.0+0xbc>
    }

  }


  return status;
 80075c0:	2000      	movs	r0, #0
}
 80075c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80075c4:	2003      	movs	r0, #3
}
 80075c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80075c8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80075cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80075ce:	e7e6      	b.n	800759e <RCCEx_PLL3_Config.part.0+0xaa>
 80075d0:	58024400 	.word	0x58024400

080075d4 <HAL_RCCEx_PeriphCLKConfig>:
{
 80075d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80075d8:	6803      	ldr	r3, [r0, #0]
{
 80075da:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80075dc:	f013 6600 	ands.w	r6, r3, #134217728	@ 0x8000000
 80075e0:	d023      	beq.n	800762a <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80075e2:	6e42      	ldr	r2, [r0, #100]	@ 0x64
 80075e4:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
 80075e8:	f000 8511 	beq.w	800800e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
 80075ec:	f200 85e4 	bhi.w	80081b8 <HAL_RCCEx_PeriphCLKConfig+0xbe4>
 80075f0:	2a00      	cmp	r2, #0
 80075f2:	f000 84cd 	beq.w	8007f90 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
 80075f6:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 80075fa:	f040 85e1 	bne.w	80081c0 <HAL_RCCEx_PeriphCLKConfig+0xbec>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80075fe:	4aa2      	ldr	r2, [pc, #648]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007600:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007602:	f002 0203 	and.w	r2, r2, #3
 8007606:	2a03      	cmp	r2, #3
 8007608:	f000 85da 	beq.w	80081c0 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 800760c:	2102      	movs	r1, #2
 800760e:	3004      	adds	r0, #4
 8007610:	f7ff ff00 	bl	8007414 <RCCEx_PLL2_Config.part.0>
 8007614:	4606      	mov	r6, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007616:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007618:	b93e      	cbnz	r6, 800762a <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800761a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800761c:	489a      	ldr	r0, [pc, #616]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800761e:	2600      	movs	r6, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007620:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8007622:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8007626:	430a      	orrs	r2, r1
 8007628:	6502      	str	r2, [r0, #80]	@ 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800762a:	05dd      	lsls	r5, r3, #23
 800762c:	d50a      	bpl.n	8007644 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Sai1ClockSelection)
 800762e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007630:	2a04      	cmp	r2, #4
 8007632:	d806      	bhi.n	8007642 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8007634:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007638:	04f90375 	.word	0x04f90375
 800763c:	037a050c 	.word	0x037a050c
 8007640:	037a      	.short	0x037a
      status = ret;
 8007642:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007644:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007646:	0598      	lsls	r0, r3, #22
 8007648:	d522      	bpl.n	8007690 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    switch(PeriphClkInit->Sai23ClockSelection)
 800764a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800764c:	2a80      	cmp	r2, #128	@ 0x80
 800764e:	f000 84b8 	beq.w	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 8007652:	f200 85c4 	bhi.w	80081de <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8007656:	2a00      	cmp	r2, #0
 8007658:	f000 84c7 	beq.w	8007fea <HAL_RCCEx_PeriphCLKConfig+0xa16>
 800765c:	2a40      	cmp	r2, #64	@ 0x40
 800765e:	f040 85c5 	bne.w	80081ec <HAL_RCCEx_PeriphCLKConfig+0xc18>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007662:	4a89      	ldr	r2, [pc, #548]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007664:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007666:	f002 0203 	and.w	r2, r2, #3
 800766a:	2a03      	cmp	r2, #3
 800766c:	f000 85be 	beq.w	80081ec <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8007670:	2100      	movs	r1, #0
 8007672:	1d20      	adds	r0, r4, #4
 8007674:	f7ff fece 	bl	8007414 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007678:	6823      	ldr	r3, [r4, #0]
 800767a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800767c:	2d00      	cmp	r5, #0
 800767e:	f040 84b1 	bne.w	8007fe4 <HAL_RCCEx_PeriphCLKConfig+0xa10>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007682:	4981      	ldr	r1, [pc, #516]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007684:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007686:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 8007688:	f422 72e0 	bic.w	r2, r2, #448	@ 0x1c0
 800768c:	4302      	orrs	r2, r0
 800768e:	650a      	str	r2, [r1, #80]	@ 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007690:	0559      	lsls	r1, r3, #21
 8007692:	d526      	bpl.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    switch(PeriphClkInit->Sai4AClockSelection)
 8007694:	f8d4 20a4 	ldr.w	r2, [r4, #164]	@ 0xa4
 8007698:	f5b2 0f80 	cmp.w	r2, #4194304	@ 0x400000
 800769c:	f000 8464 	beq.w	8007f68 <HAL_RCCEx_PeriphCLKConfig+0x994>
 80076a0:	f200 8591 	bhi.w	80081c6 <HAL_RCCEx_PeriphCLKConfig+0xbf2>
 80076a4:	2a00      	cmp	r2, #0
 80076a6:	f000 847a 	beq.w	8007f9e <HAL_RCCEx_PeriphCLKConfig+0x9ca>
 80076aa:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
 80076ae:	f040 8592 	bne.w	80081d6 <HAL_RCCEx_PeriphCLKConfig+0xc02>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80076b2:	4a75      	ldr	r2, [pc, #468]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80076b4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80076b6:	f002 0203 	and.w	r2, r2, #3
 80076ba:	2a03      	cmp	r2, #3
 80076bc:	f000 858b 	beq.w	80081d6 <HAL_RCCEx_PeriphCLKConfig+0xc02>
 80076c0:	2100      	movs	r1, #0
 80076c2:	1d20      	adds	r0, r4, #4
 80076c4:	f7ff fea6 	bl	8007414 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80076c8:	6823      	ldr	r3, [r4, #0]
 80076ca:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80076cc:	2d00      	cmp	r5, #0
 80076ce:	f040 845c 	bne.w	8007f8a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80076d2:	496d      	ldr	r1, [pc, #436]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80076d4:	f8d4 00a4 	ldr.w	r0, [r4, #164]	@ 0xa4
 80076d8:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 80076da:	f422 0260 	bic.w	r2, r2, #14680064	@ 0xe00000
 80076de:	4302      	orrs	r2, r0
 80076e0:	658a      	str	r2, [r1, #88]	@ 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80076e2:	051a      	lsls	r2, r3, #20
 80076e4:	d526      	bpl.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0x160>
    switch(PeriphClkInit->Sai4BClockSelection)
 80076e6:	f8d4 20a8 	ldr.w	r2, [r4, #168]	@ 0xa8
 80076ea:	f1b2 7f00 	cmp.w	r2, #33554432	@ 0x2000000
 80076ee:	f000 84be 	beq.w	800806e <HAL_RCCEx_PeriphCLKConfig+0xa9a>
 80076f2:	f200 8581 	bhi.w	80081f8 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 80076f6:	2a00      	cmp	r2, #0
 80076f8:	f000 847e 	beq.w	8007ff8 <HAL_RCCEx_PeriphCLKConfig+0xa24>
 80076fc:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 8007700:	f040 8582 	bne.w	8008208 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007704:	4a60      	ldr	r2, [pc, #384]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007706:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007708:	f002 0203 	and.w	r2, r2, #3
 800770c:	2a03      	cmp	r2, #3
 800770e:	f000 857b 	beq.w	8008208 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007712:	2100      	movs	r1, #0
 8007714:	1d20      	adds	r0, r4, #4
 8007716:	f7ff fe7d 	bl	8007414 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800771a:	6823      	ldr	r3, [r4, #0]
 800771c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800771e:	2d00      	cmp	r5, #0
 8007720:	f040 8472 	bne.w	8008008 <HAL_RCCEx_PeriphCLKConfig+0xa34>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007724:	4958      	ldr	r1, [pc, #352]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007726:	f8d4 00a8 	ldr.w	r0, [r4, #168]	@ 0xa8
 800772a:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 800772c:	f022 62e0 	bic.w	r2, r2, #117440512	@ 0x7000000
 8007730:	4302      	orrs	r2, r0
 8007732:	658a      	str	r2, [r1, #88]	@ 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007734:	019f      	lsls	r7, r3, #6
 8007736:	d518      	bpl.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x196>
    switch(PeriphClkInit->QspiClockSelection)
 8007738:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 800773a:	2a20      	cmp	r2, #32
 800773c:	f000 83f1 	beq.w	8007f22 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8007740:	f200 8566 	bhi.w	8008210 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007744:	b13a      	cbz	r2, 8007756 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8007746:	2a10      	cmp	r2, #16
 8007748:	f040 8565 	bne.w	8008216 <HAL_RCCEx_PeriphCLKConfig+0xc42>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800774c:	494e      	ldr	r1, [pc, #312]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800774e:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007750:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007754:	62ca      	str	r2, [r1, #44]	@ 0x2c
    if(ret == HAL_OK)
 8007756:	2d00      	cmp	r5, #0
 8007758:	f040 8342 	bne.w	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800775c:	494a      	ldr	r1, [pc, #296]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800775e:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8007760:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8007762:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8007766:	4302      	orrs	r2, r0
 8007768:	64ca      	str	r2, [r1, #76]	@ 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800776a:	04d8      	lsls	r0, r3, #19
 800776c:	d524      	bpl.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch(PeriphClkInit->Spi123ClockSelection)
 800776e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8007770:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8007774:	f000 848b 	beq.w	800808e <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8007778:	f200 8512 	bhi.w	80081a0 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 800777c:	2a00      	cmp	r2, #0
 800777e:	f000 8415 	beq.w	8007fac <HAL_RCCEx_PeriphCLKConfig+0x9d8>
 8007782:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 8007786:	f040 8513 	bne.w	80081b0 <HAL_RCCEx_PeriphCLKConfig+0xbdc>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800778a:	4a3f      	ldr	r2, [pc, #252]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800778c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800778e:	f002 0203 	and.w	r2, r2, #3
 8007792:	2a03      	cmp	r2, #3
 8007794:	f000 850c 	beq.w	80081b0 <HAL_RCCEx_PeriphCLKConfig+0xbdc>
 8007798:	2100      	movs	r1, #0
 800779a:	1d20      	adds	r0, r4, #4
 800779c:	f7ff fe3a 	bl	8007414 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80077a0:	6823      	ldr	r3, [r4, #0]
 80077a2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80077a4:	2d00      	cmp	r5, #0
 80077a6:	f040 8409 	bne.w	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x9e8>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80077aa:	4937      	ldr	r1, [pc, #220]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80077ac:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 80077ae:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 80077b0:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 80077b4:	4302      	orrs	r2, r0
 80077b6:	650a      	str	r2, [r1, #80]	@ 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80077b8:	0499      	lsls	r1, r3, #18
 80077ba:	d522      	bpl.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x22e>
    switch(PeriphClkInit->Spi45ClockSelection)
 80077bc:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80077be:	f5b2 3f00 	cmp.w	r2, #131072	@ 0x20000
 80077c2:	f000 8332 	beq.w	8007e2a <HAL_RCCEx_PeriphCLKConfig+0x856>
 80077c6:	f200 84dd 	bhi.w	8008184 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 80077ca:	b182      	cbz	r2, 80077ee <HAL_RCCEx_PeriphCLKConfig+0x21a>
 80077cc:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80077d0:	f040 84e2 	bne.w	8008198 <HAL_RCCEx_PeriphCLKConfig+0xbc4>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80077d4:	4a2c      	ldr	r2, [pc, #176]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80077d6:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80077d8:	f002 0203 	and.w	r2, r2, #3
 80077dc:	2a03      	cmp	r2, #3
 80077de:	f000 84db 	beq.w	8008198 <HAL_RCCEx_PeriphCLKConfig+0xbc4>
 80077e2:	2101      	movs	r1, #1
 80077e4:	1d20      	adds	r0, r4, #4
 80077e6:	f7ff fe15 	bl	8007414 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80077ea:	6823      	ldr	r3, [r4, #0]
 80077ec:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80077ee:	2d00      	cmp	r5, #0
 80077f0:	f040 8311 	bne.w	8007e16 <HAL_RCCEx_PeriphCLKConfig+0x842>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80077f4:	4924      	ldr	r1, [pc, #144]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80077f6:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 80077f8:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 80077fa:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 80077fe:	4302      	orrs	r2, r0
 8007800:	650a      	str	r2, [r1, #80]	@ 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007802:	045a      	lsls	r2, r3, #17
 8007804:	d524      	bpl.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    switch(PeriphClkInit->Spi6ClockSelection)
 8007806:	f8d4 20ac 	ldr.w	r2, [r4, #172]	@ 0xac
 800780a:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 800780e:	f000 8399 	beq.w	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x970>
 8007812:	f200 848f 	bhi.w	8008134 <HAL_RCCEx_PeriphCLKConfig+0xb60>
 8007816:	b182      	cbz	r2, 800783a <HAL_RCCEx_PeriphCLKConfig+0x266>
 8007818:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 800781c:	f040 8494 	bne.w	8008148 <HAL_RCCEx_PeriphCLKConfig+0xb74>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007820:	4a19      	ldr	r2, [pc, #100]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007822:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007824:	f002 0203 	and.w	r2, r2, #3
 8007828:	2a03      	cmp	r2, #3
 800782a:	f000 848d 	beq.w	8008148 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800782e:	2101      	movs	r1, #1
 8007830:	1d20      	adds	r0, r4, #4
 8007832:	f7ff fdef 	bl	8007414 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007836:	6823      	ldr	r3, [r4, #0]
 8007838:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800783a:	2d00      	cmp	r5, #0
 800783c:	f040 82e7 	bne.w	8007e0e <HAL_RCCEx_PeriphCLKConfig+0x83a>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007840:	4911      	ldr	r1, [pc, #68]	@ (8007888 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007842:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
 8007846:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8007848:	f022 42e0 	bic.w	r2, r2, #1879048192	@ 0x70000000
 800784c:	4302      	orrs	r2, r0
 800784e:	658a      	str	r2, [r1, #88]	@ 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007850:	041f      	lsls	r7, r3, #16
 8007852:	d50d      	bpl.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    switch(PeriphClkInit->FdcanClockSelection)
 8007854:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8007856:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 800785a:	f000 81e5 	beq.w	8007c28 <HAL_RCCEx_PeriphCLKConfig+0x654>
 800785e:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 8007862:	f000 84e1 	beq.w	8008228 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8007866:	2a00      	cmp	r2, #0
 8007868:	f000 81e3 	beq.w	8007c32 <HAL_RCCEx_PeriphCLKConfig+0x65e>
      status = ret;
 800786c:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 800786e:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007870:	01d8      	lsls	r0, r3, #7
 8007872:	d514      	bpl.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    switch(PeriphClkInit->FmcClockSelection)
 8007874:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8007876:	2a03      	cmp	r2, #3
 8007878:	f200 84ef 	bhi.w	800825a <HAL_RCCEx_PeriphCLKConfig+0xc86>
 800787c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007880:	0006000b 	.word	0x0006000b
 8007884:	000b0340 	.word	0x000b0340
 8007888:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800788c:	4935      	ldr	r1, [pc, #212]	@ (8007964 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800788e:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007890:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007894:	62ca      	str	r2, [r1, #44]	@ 0x2c
    if(ret == HAL_OK)
 8007896:	2d00      	cmp	r5, #0
 8007898:	f000 8298 	beq.w	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x7f8>
      status = ret;
 800789c:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800789e:	0259      	lsls	r1, r3, #9
 80078a0:	f100 81fe 	bmi.w	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80078a4:	07df      	lsls	r7, r3, #31
 80078a6:	d52f      	bpl.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0x334>
    switch(PeriphClkInit->Usart16ClockSelection)
 80078a8:	6fa2      	ldr	r2, [r4, #120]	@ 0x78
 80078aa:	2a28      	cmp	r2, #40	@ 0x28
 80078ac:	d82a      	bhi.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x330>
 80078ae:	e8df f012 	tbh	[pc, r2, lsl #1]
 80078b2:	01db      	.short	0x01db
 80078b4:	00290029 	.word	0x00290029
 80078b8:	00290029 	.word	0x00290029
 80078bc:	00290029 	.word	0x00290029
 80078c0:	01ce0029 	.word	0x01ce0029
 80078c4:	00290029 	.word	0x00290029
 80078c8:	00290029 	.word	0x00290029
 80078cc:	00290029 	.word	0x00290029
 80078d0:	04220029 	.word	0x04220029
 80078d4:	00290029 	.word	0x00290029
 80078d8:	00290029 	.word	0x00290029
 80078dc:	00290029 	.word	0x00290029
 80078e0:	01db0029 	.word	0x01db0029
 80078e4:	00290029 	.word	0x00290029
 80078e8:	00290029 	.word	0x00290029
 80078ec:	00290029 	.word	0x00290029
 80078f0:	01db0029 	.word	0x01db0029
 80078f4:	00290029 	.word	0x00290029
 80078f8:	00290029 	.word	0x00290029
 80078fc:	00290029 	.word	0x00290029
 8007900:	01db0029 	.word	0x01db0029
      status = ret;
 8007904:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007906:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007908:	0798      	lsls	r0, r3, #30
 800790a:	d51c      	bpl.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x372>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800790c:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 800790e:	2a05      	cmp	r2, #5
 8007910:	f200 849f 	bhi.w	8008252 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
 8007914:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007918:	00060013 	.word	0x00060013
 800791c:	001303dd 	.word	0x001303dd
 8007920:	00130013 	.word	0x00130013
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007924:	4a0f      	ldr	r2, [pc, #60]	@ (8007964 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8007926:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007928:	f002 0203 	and.w	r2, r2, #3
 800792c:	2a03      	cmp	r2, #3
 800792e:	f000 8490 	beq.w	8008252 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
 8007932:	2101      	movs	r1, #1
 8007934:	1d20      	adds	r0, r4, #4
 8007936:	f7ff fd6d 	bl	8007414 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800793a:	6823      	ldr	r3, [r4, #0]
 800793c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800793e:	2d00      	cmp	r5, #0
 8007940:	f000 8252 	beq.w	8007de8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      status = ret;
 8007944:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007946:	0759      	lsls	r1, r3, #29
 8007948:	d51f      	bpl.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800794a:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800794e:	2a05      	cmp	r2, #5
 8007950:	f200 847b 	bhi.w	800824a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8007954:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007958:	00080015 	.word	0x00080015
 800795c:	001503ab 	.word	0x001503ab
 8007960:	00150015 	.word	0x00150015
 8007964:	58024400 	.word	0x58024400
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007968:	4aa4      	ldr	r2, [pc, #656]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 800796a:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800796c:	f002 0203 	and.w	r2, r2, #3
 8007970:	2a03      	cmp	r2, #3
 8007972:	f000 846a 	beq.w	800824a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8007976:	2101      	movs	r1, #1
 8007978:	1d20      	adds	r0, r4, #4
 800797a:	f7ff fd4b 	bl	8007414 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800797e:	6823      	ldr	r3, [r4, #0]
 8007980:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007982:	2d00      	cmp	r5, #0
 8007984:	f000 8238 	beq.w	8007df8 <HAL_RCCEx_PeriphCLKConfig+0x824>
      status = ret;
 8007988:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800798a:	069a      	lsls	r2, r3, #26
 800798c:	d524      	bpl.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x404>
    switch(PeriphClkInit->Lptim1ClockSelection)
 800798e:	f8d4 208c 	ldr.w	r2, [r4, #140]	@ 0x8c
 8007992:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 8007996:	f000 8259 	beq.w	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x878>
 800799a:	f200 83d9 	bhi.w	8008150 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800799e:	b182      	cbz	r2, 80079c2 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
 80079a0:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 80079a4:	f040 83de 	bne.w	8008164 <HAL_RCCEx_PeriphCLKConfig+0xb90>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80079a8:	4a94      	ldr	r2, [pc, #592]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 80079aa:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80079ac:	f002 0203 	and.w	r2, r2, #3
 80079b0:	2a03      	cmp	r2, #3
 80079b2:	f000 83d7 	beq.w	8008164 <HAL_RCCEx_PeriphCLKConfig+0xb90>
 80079b6:	2100      	movs	r1, #0
 80079b8:	1d20      	adds	r0, r4, #4
 80079ba:	f7ff fd2b 	bl	8007414 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80079be:	6823      	ldr	r3, [r4, #0]
 80079c0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80079c2:	2d00      	cmp	r5, #0
 80079c4:	f040 8221 	bne.w	8007e0a <HAL_RCCEx_PeriphCLKConfig+0x836>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80079c8:	498c      	ldr	r1, [pc, #560]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 80079ca:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 80079ce:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 80079d0:	f022 42e0 	bic.w	r2, r2, #1879048192	@ 0x70000000
 80079d4:	4302      	orrs	r2, r0
 80079d6:	654a      	str	r2, [r1, #84]	@ 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80079d8:	065f      	lsls	r7, r3, #25
 80079da:	d524      	bpl.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x452>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80079dc:	f8d4 2098 	ldr.w	r2, [r4, #152]	@ 0x98
 80079e0:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 80079e4:	f000 8243 	beq.w	8007e6e <HAL_RCCEx_PeriphCLKConfig+0x89a>
 80079e8:	f200 83bf 	bhi.w	800816a <HAL_RCCEx_PeriphCLKConfig+0xb96>
 80079ec:	b182      	cbz	r2, 8007a10 <HAL_RCCEx_PeriphCLKConfig+0x43c>
 80079ee:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80079f2:	f040 83c4 	bne.w	800817e <HAL_RCCEx_PeriphCLKConfig+0xbaa>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80079f6:	4a81      	ldr	r2, [pc, #516]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 80079f8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80079fa:	f002 0203 	and.w	r2, r2, #3
 80079fe:	2a03      	cmp	r2, #3
 8007a00:	f000 83bd 	beq.w	800817e <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8007a04:	2100      	movs	r1, #0
 8007a06:	1d20      	adds	r0, r4, #4
 8007a08:	f7ff fd04 	bl	8007414 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007a0c:	6823      	ldr	r3, [r4, #0]
 8007a0e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007a10:	2d00      	cmp	r5, #0
 8007a12:	f040 8202 	bne.w	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x846>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007a16:	4979      	ldr	r1, [pc, #484]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007a18:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
 8007a1c:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8007a1e:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8007a22:	4302      	orrs	r2, r0
 8007a24:	658a      	str	r2, [r1, #88]	@ 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007a26:	0618      	lsls	r0, r3, #24
 8007a28:	d524      	bpl.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007a2a:	f8d4 209c 	ldr.w	r2, [r4, #156]	@ 0x9c
 8007a2e:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 8007a32:	f000 822d 	beq.w	8007e90 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8007a36:	f200 8370 	bhi.w	800811a <HAL_RCCEx_PeriphCLKConfig+0xb46>
 8007a3a:	b182      	cbz	r2, 8007a5e <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8007a3c:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8007a40:	f040 8375 	bne.w	800812e <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007a44:	4a6d      	ldr	r2, [pc, #436]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007a46:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007a48:	f002 0203 	and.w	r2, r2, #3
 8007a4c:	2a03      	cmp	r2, #3
 8007a4e:	f000 836e 	beq.w	800812e <HAL_RCCEx_PeriphCLKConfig+0xb5a>
 8007a52:	2100      	movs	r1, #0
 8007a54:	1d20      	adds	r0, r4, #4
 8007a56:	f7ff fcdd 	bl	8007414 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007a5a:	6823      	ldr	r3, [r4, #0]
 8007a5c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007a5e:	2d00      	cmp	r5, #0
 8007a60:	f040 81d7 	bne.w	8007e12 <HAL_RCCEx_PeriphCLKConfig+0x83e>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007a64:	4965      	ldr	r1, [pc, #404]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007a66:	f8d4 009c 	ldr.w	r0, [r4, #156]	@ 0x9c
 8007a6a:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8007a6c:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8007a70:	4302      	orrs	r2, r0
 8007a72:	658a      	str	r2, [r1, #88]	@ 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007a74:	0719      	lsls	r1, r3, #28
 8007a76:	d50b      	bpl.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8007a78:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8007a7c:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8007a80:	f000 8160 	beq.w	8007d44 <HAL_RCCEx_PeriphCLKConfig+0x770>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007a84:	485d      	ldr	r0, [pc, #372]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007a86:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 8007a88:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8007a8c:	430a      	orrs	r2, r1
 8007a8e:	6542      	str	r2, [r0, #84]	@ 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007a90:	06da      	lsls	r2, r3, #27
 8007a92:	d50b      	bpl.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8007a94:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8007a98:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8007a9c:	f000 8165 	beq.w	8007d6a <HAL_RCCEx_PeriphCLKConfig+0x796>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007aa0:	4856      	ldr	r0, [pc, #344]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007aa2:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8007aa4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007aa8:	430a      	orrs	r2, r1
 8007aaa:	6582      	str	r2, [r0, #88]	@ 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007aac:	031f      	lsls	r7, r3, #12
 8007aae:	d522      	bpl.n	8007af6 <HAL_RCCEx_PeriphCLKConfig+0x522>
    switch(PeriphClkInit->AdcClockSelection)
 8007ab0:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8007ab4:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8007ab8:	f000 81fb 	beq.w	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
 8007abc:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8007ac0:	d00e      	beq.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8007ac2:	2900      	cmp	r1, #0
 8007ac4:	f040 80c0 	bne.w	8007c48 <HAL_RCCEx_PeriphCLKConfig+0x674>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007ac8:	4a4c      	ldr	r2, [pc, #304]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007aca:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007acc:	f002 0203 	and.w	r2, r2, #3
 8007ad0:	2a03      	cmp	r2, #3
 8007ad2:	f000 80b9 	beq.w	8007c48 <HAL_RCCEx_PeriphCLKConfig+0x674>
 8007ad6:	1d20      	adds	r0, r4, #4
 8007ad8:	f7ff fc9c 	bl	8007414 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007adc:	6823      	ldr	r3, [r4, #0]
 8007ade:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007ae0:	2d00      	cmp	r5, #0
 8007ae2:	f040 819c 	bne.w	8007e1e <HAL_RCCEx_PeriphCLKConfig+0x84a>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007ae6:	4945      	ldr	r1, [pc, #276]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007ae8:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
 8007aec:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8007aee:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8007af2:	4302      	orrs	r2, r0
 8007af4:	658a      	str	r2, [r1, #88]	@ 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007af6:	0358      	lsls	r0, r3, #13
 8007af8:	d50f      	bpl.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x546>
    switch(PeriphClkInit->UsbClockSelection)
 8007afa:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 8007afe:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
 8007b02:	f000 81eb 	beq.w	8007edc <HAL_RCCEx_PeriphCLKConfig+0x908>
 8007b06:	f5b2 1f40 	cmp.w	r2, #3145728	@ 0x300000
 8007b0a:	f000 80bd 	beq.w	8007c88 <HAL_RCCEx_PeriphCLKConfig+0x6b4>
 8007b0e:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8007b12:	f000 80b4 	beq.w	8007c7e <HAL_RCCEx_PeriphCLKConfig+0x6aa>
      status = ret;
 8007b16:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007b18:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007b1a:	03d9      	lsls	r1, r3, #15
 8007b1c:	d51c      	bpl.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0x584>
    switch(PeriphClkInit->SdmmcClockSelection)
 8007b1e:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8007b20:	2a00      	cmp	r2, #0
 8007b22:	f000 8135 	beq.w	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8007b26:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8007b2a:	d17a      	bne.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x64e>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007b2c:	4a33      	ldr	r2, [pc, #204]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007b2e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007b30:	f002 0203 	and.w	r2, r2, #3
 8007b34:	2a03      	cmp	r2, #3
 8007b36:	d074      	beq.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8007b38:	2102      	movs	r1, #2
 8007b3a:	1d20      	adds	r0, r4, #4
 8007b3c:	f7ff fc6a 	bl	8007414 <RCCEx_PLL2_Config.part.0>
 8007b40:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007b42:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007b44:	2d00      	cmp	r5, #0
 8007b46:	f040 812b 	bne.w	8007da0 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007b4a:	492c      	ldr	r1, [pc, #176]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007b4c:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8007b4e:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8007b50:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007b54:	4302      	orrs	r2, r0
 8007b56:	64ca      	str	r2, [r1, #76]	@ 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007b58:	009a      	lsls	r2, r3, #2
 8007b5a:	d50d      	bpl.n	8007b78 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007b5c:	4a27      	ldr	r2, [pc, #156]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007b5e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007b60:	f002 0203 	and.w	r2, r2, #3
 8007b64:	2a03      	cmp	r2, #3
 8007b66:	d05a      	beq.n	8007c1e <HAL_RCCEx_PeriphCLKConfig+0x64a>
 8007b68:	2102      	movs	r1, #2
 8007b6a:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007b6e:	f7ff fcc1 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007b72:	6823      	ldr	r3, [r4, #0]
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8007b74:	2800      	cmp	r0, #0
 8007b76:	d152      	bne.n	8007c1e <HAL_RCCEx_PeriphCLKConfig+0x64a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007b78:	039f      	lsls	r7, r3, #14
 8007b7a:	d441      	bmi.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  if (status == HAL_OK)
 8007b7c:	1e30      	subs	r0, r6, #0
 8007b7e:	bf18      	it	ne
 8007b80:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007b82:	02de      	lsls	r6, r3, #11
 8007b84:	d506      	bpl.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007b86:	491d      	ldr	r1, [pc, #116]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007b88:	6f25      	ldr	r5, [r4, #112]	@ 0x70
 8007b8a:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 8007b8c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8007b90:	432a      	orrs	r2, r5
 8007b92:	650a      	str	r2, [r1, #80]	@ 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007b94:	00dd      	lsls	r5, r3, #3
 8007b96:	d507      	bpl.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007b98:	4918      	ldr	r1, [pc, #96]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007b9a:	f8d4 50b4 	ldr.w	r5, [r4, #180]	@ 0xb4
 8007b9e:	690a      	ldr	r2, [r1, #16]
 8007ba0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007ba4:	432a      	orrs	r2, r5
 8007ba6:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007ba8:	0299      	lsls	r1, r3, #10
 8007baa:	d506      	bpl.n	8007bba <HAL_RCCEx_PeriphCLKConfig+0x5e6>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007bac:	4913      	ldr	r1, [pc, #76]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007bae:	6ea5      	ldr	r5, [r4, #104]	@ 0x68
 8007bb0:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 8007bb2:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8007bb6:	432a      	orrs	r2, r5
 8007bb8:	650a      	str	r2, [r1, #80]	@ 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007bba:	005a      	lsls	r2, r3, #1
 8007bbc:	d509      	bpl.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x5fe>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007bbe:	4a0f      	ldr	r2, [pc, #60]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007bc0:	6911      	ldr	r1, [r2, #16]
 8007bc2:	f421 4100 	bic.w	r1, r1, #32768	@ 0x8000
 8007bc6:	6111      	str	r1, [r2, #16]
 8007bc8:	6911      	ldr	r1, [r2, #16]
 8007bca:	f8d4 50b8 	ldr.w	r5, [r4, #184]	@ 0xb8
 8007bce:	4329      	orrs	r1, r5
 8007bd0:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	da06      	bge.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007bd6:	4909      	ldr	r1, [pc, #36]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007bd8:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 8007bda:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8007bdc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8007be0:	432a      	orrs	r2, r5
 8007be2:	64ca      	str	r2, [r1, #76]	@ 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007be4:	021b      	lsls	r3, r3, #8
 8007be6:	d507      	bpl.n	8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x624>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007be8:	4a04      	ldr	r2, [pc, #16]	@ (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007bea:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8007bee:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8007bf0:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8007bf4:	430b      	orrs	r3, r1
 8007bf6:	6553      	str	r3, [r2, #84]	@ 0x54
}
 8007bf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bfc:	58024400 	.word	0x58024400
    switch(PeriphClkInit->RngClockSelection)
 8007c00:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8007c02:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8007c06:	f000 80cd 	beq.w	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
 8007c0a:	f240 810a 	bls.w	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x84e>
 8007c0e:	f422 7180 	bic.w	r1, r2, #256	@ 0x100
 8007c12:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007c16:	f000 80ca 	beq.w	8007dae <HAL_RCCEx_PeriphCLKConfig+0x7da>
      status=HAL_ERROR;
 8007c1a:	2001      	movs	r0, #1
 8007c1c:	e7b1      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x5ae>
 8007c1e:	2601      	movs	r6, #1
 8007c20:	e7aa      	b.n	8007b78 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
      status = ret;
 8007c22:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007c24:	4635      	mov	r5, r6
 8007c26:	e797      	b.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0x584>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c28:	49aa      	ldr	r1, [pc, #680]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007c2a:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007c2c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007c30:	62ca      	str	r2, [r1, #44]	@ 0x2c
    if(ret == HAL_OK)
 8007c32:	2d00      	cmp	r5, #0
 8007c34:	f040 80c8 	bne.w	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007c38:	49a6      	ldr	r1, [pc, #664]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007c3a:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8007c3c:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 8007c3e:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8007c42:	4302      	orrs	r2, r0
 8007c44:	650a      	str	r2, [r1, #80]	@ 0x50
 8007c46:	e613      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      status = ret;
 8007c48:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007c4a:	4635      	mov	r5, r6
 8007c4c:	e753      	b.n	8007af6 <HAL_RCCEx_PeriphCLKConfig+0x522>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007c4e:	4aa1      	ldr	r2, [pc, #644]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007c50:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007c52:	f002 0203 	and.w	r2, r2, #3
 8007c56:	2a03      	cmp	r2, #3
 8007c58:	f43f ae54 	beq.w	8007904 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8007c5c:	2101      	movs	r1, #1
 8007c5e:	1d20      	adds	r0, r4, #4
 8007c60:	f7ff fbd8 	bl	8007414 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007c64:	6823      	ldr	r3, [r4, #0]
 8007c66:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007c68:	2d00      	cmp	r5, #0
 8007c6a:	f040 80bb 	bne.w	8007de4 <HAL_RCCEx_PeriphCLKConfig+0x810>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007c6e:	4999      	ldr	r1, [pc, #612]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007c70:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8007c72:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8007c74:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 8007c78:	4302      	orrs	r2, r0
 8007c7a:	654a      	str	r2, [r1, #84]	@ 0x54
 8007c7c:	e644      	b.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0x334>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c7e:	4995      	ldr	r1, [pc, #596]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007c80:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007c82:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007c86:	62ca      	str	r2, [r1, #44]	@ 0x2c
    if(ret == HAL_OK)
 8007c88:	2d00      	cmp	r5, #0
 8007c8a:	f040 80a7 	bne.w	8007ddc <HAL_RCCEx_PeriphCLKConfig+0x808>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007c8e:	4991      	ldr	r1, [pc, #580]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007c90:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8007c94:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8007c96:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8007c9a:	4302      	orrs	r2, r0
 8007c9c:	654a      	str	r2, [r1, #84]	@ 0x54
 8007c9e:	e73c      	b.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x546>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007ca0:	4f8d      	ldr	r7, [pc, #564]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x904>)
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ca8:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8007caa:	f7fb fdbb 	bl	8003824 <HAL_GetTick>
 8007cae:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007cb0:	e006      	b.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007cb2:	f7fb fdb7 	bl	8003824 <HAL_GetTick>
 8007cb6:	eba0 0008 	sub.w	r0, r0, r8
 8007cba:	2864      	cmp	r0, #100	@ 0x64
 8007cbc:	f200 82af 	bhi.w	800821e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	05da      	lsls	r2, r3, #23
 8007cc4:	d5f5      	bpl.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
    if(ret == HAL_OK)
 8007cc6:	2d00      	cmp	r5, #0
 8007cc8:	f040 82aa 	bne.w	8008220 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007ccc:	4a81      	ldr	r2, [pc, #516]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007cce:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 8007cd2:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8007cd4:	4059      	eors	r1, r3
 8007cd6:	f411 7f40 	tst.w	r1, #768	@ 0x300
 8007cda:	d00b      	beq.n	8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x720>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007cdc:	6f11      	ldr	r1, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8007cde:	6f10      	ldr	r0, [r2, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007ce0:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8007ce4:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 8007ce8:	6710      	str	r0, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007cea:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 8007cec:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 8007cf0:	6710      	str	r0, [r2, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8007cf2:	6711      	str	r1, [r2, #112]	@ 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007cf4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007cf8:	f000 82b3 	beq.w	8008262 <HAL_RCCEx_PeriphCLKConfig+0xc8e>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007cfc:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8007d00:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8007d04:	f000 82c1 	beq.w	800828a <HAL_RCCEx_PeriphCLKConfig+0xcb6>
 8007d08:	4972      	ldr	r1, [pc, #456]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007d0a:	690a      	ldr	r2, [r1, #16]
 8007d0c:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8007d10:	610a      	str	r2, [r1, #16]
 8007d12:	4a70      	ldr	r2, [pc, #448]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007d14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d18:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8007d1a:	430b      	orrs	r3, r1
 8007d1c:	6713      	str	r3, [r2, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007d1e:	6823      	ldr	r3, [r4, #0]
 8007d20:	e5c0      	b.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d22:	496c      	ldr	r1, [pc, #432]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007d24:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007d26:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007d2a:	62ca      	str	r2, [r1, #44]	@ 0x2c
      ret = HAL_ERROR;
 8007d2c:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 8007d2e:	2d00      	cmp	r5, #0
 8007d30:	f040 818b 	bne.w	800804a <HAL_RCCEx_PeriphCLKConfig+0xa76>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007d34:	4967      	ldr	r1, [pc, #412]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007d36:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8007d38:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 8007d3a:	f022 0207 	bic.w	r2, r2, #7
 8007d3e:	4302      	orrs	r2, r0
 8007d40:	650a      	str	r2, [r1, #80]	@ 0x50
 8007d42:	e480      	b.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0x72>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007d44:	4a63      	ldr	r2, [pc, #396]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007d46:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007d48:	f002 0203 	and.w	r2, r2, #3
 8007d4c:	2a03      	cmp	r2, #3
 8007d4e:	d00a      	beq.n	8007d66 <HAL_RCCEx_PeriphCLKConfig+0x792>
 8007d50:	2102      	movs	r1, #2
 8007d52:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007d56:	f7ff fbcd 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007d5a:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007d5e:	6823      	ldr	r3, [r4, #0]
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007d60:	2800      	cmp	r0, #0
 8007d62:	f43f ae8f 	beq.w	8007a84 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
          status = HAL_ERROR;
 8007d66:	2601      	movs	r6, #1
 8007d68:	e68c      	b.n	8007a84 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007d6a:	4a5a      	ldr	r2, [pc, #360]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007d6c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007d6e:	f002 0203 	and.w	r2, r2, #3
 8007d72:	2a03      	cmp	r2, #3
 8007d74:	d00a      	beq.n	8007d8c <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8007d76:	2102      	movs	r1, #2
 8007d78:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007d7c:	f7ff fbba 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007d80:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007d84:	6823      	ldr	r3, [r4, #0]
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007d86:	2800      	cmp	r0, #0
 8007d88:	f43f ae8a 	beq.w	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        status = HAL_ERROR;
 8007d8c:	2601      	movs	r6, #1
 8007d8e:	e687      	b.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d90:	4950      	ldr	r1, [pc, #320]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007d92:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007d94:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007d98:	62ca      	str	r2, [r1, #44]	@ 0x2c
    if(ret == HAL_OK)
 8007d9a:	2d00      	cmp	r5, #0
 8007d9c:	f43f aed5 	beq.w	8007b4a <HAL_RCCEx_PeriphCLKConfig+0x576>
      status = ret;
 8007da0:	462e      	mov	r6, r5
 8007da2:	e6d9      	b.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0x584>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007da4:	484b      	ldr	r0, [pc, #300]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007da6:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8007da8:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8007dac:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if(ret == HAL_OK)
 8007dae:	2d00      	cmp	r5, #0
 8007db0:	f47f af33 	bne.w	8007c1a <HAL_RCCEx_PeriphCLKConfig+0x646>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007db4:	4d47      	ldr	r5, [pc, #284]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
  if (status == HAL_OK)
 8007db6:	1e30      	subs	r0, r6, #0
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007db8:	6d69      	ldr	r1, [r5, #84]	@ 0x54
  if (status == HAL_OK)
 8007dba:	bf18      	it	ne
 8007dbc:	2001      	movne	r0, #1
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007dbe:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 8007dc2:	430a      	orrs	r2, r1
 8007dc4:	656a      	str	r2, [r5, #84]	@ 0x54
 8007dc6:	e6dc      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x5ae>
      status = ret;
 8007dc8:	462e      	mov	r6, r5
 8007dca:	e551      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007dcc:	4941      	ldr	r1, [pc, #260]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007dce:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8007dd0:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8007dd2:	f022 0203 	bic.w	r2, r2, #3
 8007dd6:	4302      	orrs	r2, r0
 8007dd8:	64ca      	str	r2, [r1, #76]	@ 0x4c
 8007dda:	e560      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
      status = ret;
 8007ddc:	462e      	mov	r6, r5
 8007dde:	e69c      	b.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x546>
      status = ret;
 8007de0:	462e      	mov	r6, r5
 8007de2:	e4c2      	b.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x196>
      status = ret;
 8007de4:	462e      	mov	r6, r5
 8007de6:	e58f      	b.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0x334>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007de8:	493a      	ldr	r1, [pc, #232]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007dea:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8007dec:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8007dee:	f022 0207 	bic.w	r2, r2, #7
 8007df2:	4302      	orrs	r2, r0
 8007df4:	654a      	str	r2, [r1, #84]	@ 0x54
 8007df6:	e5a6      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x372>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007df8:	4936      	ldr	r1, [pc, #216]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007dfa:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8007dfe:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8007e00:	f022 0207 	bic.w	r2, r2, #7
 8007e04:	4302      	orrs	r2, r0
 8007e06:	658a      	str	r2, [r1, #88]	@ 0x58
 8007e08:	e5bf      	b.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x3b6>
      status = ret;
 8007e0a:	462e      	mov	r6, r5
 8007e0c:	e5e4      	b.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x404>
      status = ret;
 8007e0e:	462e      	mov	r6, r5
 8007e10:	e51e      	b.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      status = ret;
 8007e12:	462e      	mov	r6, r5
 8007e14:	e62e      	b.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      status = ret;
 8007e16:	462e      	mov	r6, r5
 8007e18:	e4f3      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      status = ret;
 8007e1a:	462e      	mov	r6, r5
 8007e1c:	e603      	b.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x452>
      status = ret;
 8007e1e:	462e      	mov	r6, r5
 8007e20:	e669      	b.n	8007af6 <HAL_RCCEx_PeriphCLKConfig+0x522>
    switch(PeriphClkInit->RngClockSelection)
 8007e22:	2a00      	cmp	r2, #0
 8007e24:	f47f aef9 	bne.w	8007c1a <HAL_RCCEx_PeriphCLKConfig+0x646>
 8007e28:	e7c1      	b.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x7da>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007e2a:	4a2a      	ldr	r2, [pc, #168]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007e2c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007e2e:	f002 0203 	and.w	r2, r2, #3
 8007e32:	2a03      	cmp	r2, #3
 8007e34:	f000 81b0 	beq.w	8008198 <HAL_RCCEx_PeriphCLKConfig+0xbc4>
 8007e38:	2101      	movs	r1, #1
 8007e3a:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007e3e:	f7ff fb59 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
 8007e42:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007e44:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007e46:	2d00      	cmp	r5, #0
 8007e48:	d1e5      	bne.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8007e4a:	e4d3      	b.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x220>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007e4c:	4a21      	ldr	r2, [pc, #132]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007e4e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007e50:	f002 0203 	and.w	r2, r2, #3
 8007e54:	2a03      	cmp	r2, #3
 8007e56:	f000 8185 	beq.w	8008164 <HAL_RCCEx_PeriphCLKConfig+0xb90>
 8007e5a:	2102      	movs	r1, #2
 8007e5c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007e60:	f7ff fb48 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
 8007e64:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007e66:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007e68:	2d00      	cmp	r5, #0
 8007e6a:	d1ce      	bne.n	8007e0a <HAL_RCCEx_PeriphCLKConfig+0x836>
 8007e6c:	e5ac      	b.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007e6e:	4a19      	ldr	r2, [pc, #100]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007e70:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007e72:	f002 0203 	and.w	r2, r2, #3
 8007e76:	2a03      	cmp	r2, #3
 8007e78:	f000 8181 	beq.w	800817e <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8007e7c:	2102      	movs	r1, #2
 8007e7e:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007e82:	f7ff fb37 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
 8007e86:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007e88:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007e8a:	2d00      	cmp	r5, #0
 8007e8c:	d1c5      	bne.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x846>
 8007e8e:	e5c2      	b.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x442>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007e90:	4a10      	ldr	r2, [pc, #64]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007e92:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007e94:	f002 0203 	and.w	r2, r2, #3
 8007e98:	2a03      	cmp	r2, #3
 8007e9a:	f000 8148 	beq.w	800812e <HAL_RCCEx_PeriphCLKConfig+0xb5a>
 8007e9e:	2102      	movs	r1, #2
 8007ea0:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007ea4:	f7ff fb26 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
 8007ea8:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007eaa:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007eac:	2d00      	cmp	r5, #0
 8007eae:	d1b0      	bne.n	8007e12 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8007eb0:	e5d8      	b.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x490>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007eb2:	4a08      	ldr	r2, [pc, #32]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007eb4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007eb6:	f002 0203 	and.w	r2, r2, #3
 8007eba:	2a03      	cmp	r2, #3
 8007ebc:	f43f aec4 	beq.w	8007c48 <HAL_RCCEx_PeriphCLKConfig+0x674>
 8007ec0:	2102      	movs	r1, #2
 8007ec2:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007ec6:	f7ff fb15 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
 8007eca:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007ecc:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007ece:	2d00      	cmp	r5, #0
 8007ed0:	d1a5      	bne.n	8007e1e <HAL_RCCEx_PeriphCLKConfig+0x84a>
 8007ed2:	e608      	b.n	8007ae6 <HAL_RCCEx_PeriphCLKConfig+0x512>
 8007ed4:	58024400 	.word	0x58024400
 8007ed8:	58024800 	.word	0x58024800
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007edc:	4ac5      	ldr	r2, [pc, #788]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007ede:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007ee0:	f002 0203 	and.w	r2, r2, #3
 8007ee4:	2a03      	cmp	r2, #3
 8007ee6:	f43f ae16 	beq.w	8007b16 <HAL_RCCEx_PeriphCLKConfig+0x542>
 8007eea:	2101      	movs	r1, #1
 8007eec:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007ef0:	f7ff fb00 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
 8007ef4:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007ef6:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007ef8:	2d00      	cmp	r5, #0
 8007efa:	f47f af6f 	bne.w	8007ddc <HAL_RCCEx_PeriphCLKConfig+0x808>
 8007efe:	e6c6      	b.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0x6ba>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007f00:	4abc      	ldr	r2, [pc, #752]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007f02:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007f04:	f002 0203 	and.w	r2, r2, #3
 8007f08:	2a03      	cmp	r2, #3
 8007f0a:	f000 81a6 	beq.w	800825a <HAL_RCCEx_PeriphCLKConfig+0xc86>
 8007f0e:	2102      	movs	r1, #2
 8007f10:	1d20      	adds	r0, r4, #4
 8007f12:	f7ff fa7f 	bl	8007414 <RCCEx_PLL2_Config.part.0>
 8007f16:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007f18:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007f1a:	2d00      	cmp	r5, #0
 8007f1c:	f47f acbe 	bne.w	800789c <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8007f20:	e754      	b.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x7f8>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007f22:	4ab4      	ldr	r2, [pc, #720]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007f24:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007f26:	f002 0203 	and.w	r2, r2, #3
 8007f2a:	2a03      	cmp	r2, #3
 8007f2c:	f000 8173 	beq.w	8008216 <HAL_RCCEx_PeriphCLKConfig+0xc42>
 8007f30:	2102      	movs	r1, #2
 8007f32:	1d20      	adds	r0, r4, #4
 8007f34:	f7ff fa6e 	bl	8007414 <RCCEx_PLL2_Config.part.0>
 8007f38:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007f3a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007f3c:	2d00      	cmp	r5, #0
 8007f3e:	f47f af4f 	bne.w	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
 8007f42:	e40b      	b.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x188>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007f44:	4aab      	ldr	r2, [pc, #684]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007f46:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007f48:	f002 0203 	and.w	r2, r2, #3
 8007f4c:	2a03      	cmp	r2, #3
 8007f4e:	f000 80fb 	beq.w	8008148 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007f52:	2101      	movs	r1, #1
 8007f54:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007f58:	f7ff facc 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
 8007f5c:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007f5e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007f60:	2d00      	cmp	r5, #0
 8007f62:	f47f af54 	bne.w	8007e0e <HAL_RCCEx_PeriphCLKConfig+0x83a>
 8007f66:	e46b      	b.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007f68:	4aa2      	ldr	r2, [pc, #648]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007f6a:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007f6c:	f002 0203 	and.w	r2, r2, #3
 8007f70:	2a03      	cmp	r2, #3
 8007f72:	f000 8130 	beq.w	80081d6 <HAL_RCCEx_PeriphCLKConfig+0xc02>
 8007f76:	2100      	movs	r1, #0
 8007f78:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007f7c:	f7ff faba 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
 8007f80:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007f82:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007f84:	2d00      	cmp	r5, #0
 8007f86:	f43f aba4 	beq.w	80076d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
      status = ret;
 8007f8a:	462e      	mov	r6, r5
 8007f8c:	f7ff bba9 	b.w	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f90:	4898      	ldr	r0, [pc, #608]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007f92:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8007f94:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8007f98:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if(ret == HAL_OK)
 8007f9a:	f7ff bb3f 	b.w	800761c <HAL_RCCEx_PeriphCLKConfig+0x48>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f9e:	4995      	ldr	r1, [pc, #596]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007fa0:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007fa2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007fa6:	62ca      	str	r2, [r1, #44]	@ 0x2c
      break;
 8007fa8:	f7ff bb90 	b.w	80076cc <HAL_RCCEx_PeriphCLKConfig+0xf8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fac:	4991      	ldr	r1, [pc, #580]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007fae:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007fb0:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007fb4:	62ca      	str	r2, [r1, #44]	@ 0x2c
    if(ret == HAL_OK)
 8007fb6:	2d00      	cmp	r5, #0
 8007fb8:	f43f abf7 	beq.w	80077aa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
      status = ret;
 8007fbc:	462e      	mov	r6, r5
 8007fbe:	f7ff bbfb 	b.w	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007fc2:	4a8c      	ldr	r2, [pc, #560]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007fc4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007fc6:	f002 0203 	and.w	r2, r2, #3
 8007fca:	2a03      	cmp	r2, #3
 8007fcc:	f000 810e 	beq.w	80081ec <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8007fd0:	2100      	movs	r1, #0
 8007fd2:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007fd6:	f7ff fa8d 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
 8007fda:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007fdc:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007fde:	2d00      	cmp	r5, #0
 8007fe0:	f43f ab4f 	beq.w	8007682 <HAL_RCCEx_PeriphCLKConfig+0xae>
      status = ret;
 8007fe4:	462e      	mov	r6, r5
 8007fe6:	f7ff bb53 	b.w	8007690 <HAL_RCCEx_PeriphCLKConfig+0xbc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fea:	4982      	ldr	r1, [pc, #520]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007fec:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007fee:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007ff2:	62ca      	str	r2, [r1, #44]	@ 0x2c
      break;
 8007ff4:	f7ff bb42 	b.w	800767c <HAL_RCCEx_PeriphCLKConfig+0xa8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ff8:	497e      	ldr	r1, [pc, #504]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007ffa:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007ffc:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8008000:	62ca      	str	r2, [r1, #44]	@ 0x2c
    if(ret == HAL_OK)
 8008002:	2d00      	cmp	r5, #0
 8008004:	f43f ab8e 	beq.w	8007724 <HAL_RCCEx_PeriphCLKConfig+0x150>
      status = ret;
 8008008:	462e      	mov	r6, r5
 800800a:	f7ff bb93 	b.w	8007734 <HAL_RCCEx_PeriphCLKConfig+0x160>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800800e:	4a79      	ldr	r2, [pc, #484]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008010:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008012:	f002 0203 	and.w	r2, r2, #3
 8008016:	2a03      	cmp	r2, #3
 8008018:	f000 80d2 	beq.w	80081c0 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 800801c:	2102      	movs	r1, #2
 800801e:	3024      	adds	r0, #36	@ 0x24
 8008020:	f7ff fa68 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
 8008024:	4606      	mov	r6, r0
      break;
 8008026:	f7ff baf6 	b.w	8007616 <HAL_RCCEx_PeriphCLKConfig+0x42>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800802a:	4a72      	ldr	r2, [pc, #456]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800802c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800802e:	f002 0203 	and.w	r2, r2, #3
 8008032:	2a03      	cmp	r2, #3
 8008034:	f43f ab05 	beq.w	8007642 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8008038:	2100      	movs	r1, #0
 800803a:	1d20      	adds	r0, r4, #4
 800803c:	f7ff f9ea 	bl	8007414 <RCCEx_PLL2_Config.part.0>
 8008040:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008042:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8008044:	2d00      	cmp	r5, #0
 8008046:	f43f ae75 	beq.w	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x760>
      status = ret;
 800804a:	462e      	mov	r6, r5
 800804c:	f7ff bafb 	b.w	8007646 <HAL_RCCEx_PeriphCLKConfig+0x72>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008050:	4a68      	ldr	r2, [pc, #416]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008052:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008054:	f002 0203 	and.w	r2, r2, #3
 8008058:	2a03      	cmp	r2, #3
 800805a:	f43f aaf2 	beq.w	8007642 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800805e:	2100      	movs	r1, #0
 8008060:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008064:	f7ff fa46 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008068:	6823      	ldr	r3, [r4, #0]
 800806a:	4605      	mov	r5, r0
      break;
 800806c:	e65f      	b.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x75a>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800806e:	4a61      	ldr	r2, [pc, #388]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008070:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008072:	f002 0203 	and.w	r2, r2, #3
 8008076:	2a03      	cmp	r2, #3
 8008078:	f000 80c6 	beq.w	8008208 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800807c:	2100      	movs	r1, #0
 800807e:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008082:	f7ff fa37 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008086:	6823      	ldr	r3, [r4, #0]
 8008088:	4605      	mov	r5, r0
      break;
 800808a:	f7ff bb48 	b.w	800771e <HAL_RCCEx_PeriphCLKConfig+0x14a>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800808e:	4a59      	ldr	r2, [pc, #356]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008090:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008092:	f002 0203 	and.w	r2, r2, #3
 8008096:	2a03      	cmp	r2, #3
 8008098:	f000 808a 	beq.w	80081b0 <HAL_RCCEx_PeriphCLKConfig+0xbdc>
 800809c:	2100      	movs	r1, #0
 800809e:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80080a2:	f7ff fa27 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80080a6:	6823      	ldr	r3, [r4, #0]
 80080a8:	4605      	mov	r5, r0
      break;
 80080aa:	f7ff bb7b 	b.w	80077a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80080ae:	4a51      	ldr	r2, [pc, #324]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80080b0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80080b2:	f002 0203 	and.w	r2, r2, #3
 80080b6:	2a03      	cmp	r2, #3
 80080b8:	f000 80c7 	beq.w	800824a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 80080bc:	2101      	movs	r1, #1
 80080be:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80080c2:	f7ff fa17 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
 80080c6:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80080c8:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80080ca:	2d00      	cmp	r5, #0
 80080cc:	f47f ac5c 	bne.w	8007988 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 80080d0:	e692      	b.n	8007df8 <HAL_RCCEx_PeriphCLKConfig+0x824>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80080d2:	4a48      	ldr	r2, [pc, #288]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80080d4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80080d6:	f002 0203 	and.w	r2, r2, #3
 80080da:	2a03      	cmp	r2, #3
 80080dc:	f000 80b9 	beq.w	8008252 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
 80080e0:	2101      	movs	r1, #1
 80080e2:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80080e6:	f7ff fa05 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
 80080ea:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80080ec:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80080ee:	2d00      	cmp	r5, #0
 80080f0:	f47f ac28 	bne.w	8007944 <HAL_RCCEx_PeriphCLKConfig+0x370>
 80080f4:	e678      	b.n	8007de8 <HAL_RCCEx_PeriphCLKConfig+0x814>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80080f6:	4a3f      	ldr	r2, [pc, #252]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80080f8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80080fa:	f002 0203 	and.w	r2, r2, #3
 80080fe:	2a03      	cmp	r2, #3
 8008100:	f43f ac00 	beq.w	8007904 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8008104:	2101      	movs	r1, #1
 8008106:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800810a:	f7ff f9f3 	bl	80074f4 <RCCEx_PLL3_Config.part.0>
 800810e:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008110:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8008112:	2d00      	cmp	r5, #0
 8008114:	f47f ae66 	bne.w	8007de4 <HAL_RCCEx_PeriphCLKConfig+0x810>
 8008118:	e5a9      	b.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0x69a>
    switch(PeriphClkInit->Lptim345ClockSelection)
 800811a:	f422 5100 	bic.w	r1, r2, #8192	@ 0x2000
 800811e:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8008122:	f43f ac9c 	beq.w	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8008126:	f5b2 4fc0 	cmp.w	r2, #24576	@ 0x6000
 800812a:	f43f ac98 	beq.w	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      status = ret;
 800812e:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8008130:	4635      	mov	r5, r6
 8008132:	e49f      	b.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
    switch(PeriphClkInit->Spi6ClockSelection)
 8008134:	f022 5180 	bic.w	r1, r2, #268435456	@ 0x10000000
 8008138:	f1b1 4f80 	cmp.w	r1, #1073741824	@ 0x40000000
 800813c:	f43f ab7d 	beq.w	800783a <HAL_RCCEx_PeriphCLKConfig+0x266>
 8008140:	f1b2 5f40 	cmp.w	r2, #805306368	@ 0x30000000
 8008144:	f43f ab79 	beq.w	800783a <HAL_RCCEx_PeriphCLKConfig+0x266>
      status = ret;
 8008148:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 800814a:	4635      	mov	r5, r6
 800814c:	f7ff bb80 	b.w	8007850 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008150:	f022 5180 	bic.w	r1, r2, #268435456	@ 0x10000000
 8008154:	f1b1 4f80 	cmp.w	r1, #1073741824	@ 0x40000000
 8008158:	f43f ac33 	beq.w	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
 800815c:	f1b2 5f40 	cmp.w	r2, #805306368	@ 0x30000000
 8008160:	f43f ac2f 	beq.w	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
      status = ret;
 8008164:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8008166:	4635      	mov	r5, r6
 8008168:	e436      	b.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x404>
    switch(PeriphClkInit->Lptim2ClockSelection)
 800816a:	f422 6180 	bic.w	r1, r2, #1024	@ 0x400
 800816e:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8008172:	f43f ac4d 	beq.w	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x43c>
 8008176:	f5b2 6f40 	cmp.w	r2, #3072	@ 0xc00
 800817a:	f43f ac49 	beq.w	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x43c>
      status = ret;
 800817e:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8008180:	4635      	mov	r5, r6
 8008182:	e450      	b.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x452>
    switch(PeriphClkInit->Spi45ClockSelection)
 8008184:	f422 3180 	bic.w	r1, r2, #65536	@ 0x10000
 8008188:	f5b1 2f80 	cmp.w	r1, #262144	@ 0x40000
 800818c:	f43f ab2f 	beq.w	80077ee <HAL_RCCEx_PeriphCLKConfig+0x21a>
 8008190:	f5b2 3f40 	cmp.w	r2, #196608	@ 0x30000
 8008194:	f43f ab2b 	beq.w	80077ee <HAL_RCCEx_PeriphCLKConfig+0x21a>
      status = ret;
 8008198:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 800819a:	4635      	mov	r5, r6
 800819c:	f7ff bb31 	b.w	8007802 <HAL_RCCEx_PeriphCLKConfig+0x22e>
    switch(PeriphClkInit->Spi123ClockSelection)
 80081a0:	f5b2 5f40 	cmp.w	r2, #12288	@ 0x3000
 80081a4:	f43f aafe 	beq.w	80077a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 80081a8:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 80081ac:	f43f aafa 	beq.w	80077a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      status = ret;
 80081b0:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 80081b2:	4635      	mov	r5, r6
 80081b4:	f7ff bb00 	b.w	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80081b8:	f5b2 1f40 	cmp.w	r2, #3145728	@ 0x300000
 80081bc:	f43f aa2e 	beq.w	800761c <HAL_RCCEx_PeriphCLKConfig+0x48>
      ret = HAL_ERROR;
 80081c0:	2601      	movs	r6, #1
 80081c2:	f7ff ba32 	b.w	800762a <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->Sai4AClockSelection)
 80081c6:	f5b2 0fc0 	cmp.w	r2, #6291456	@ 0x600000
 80081ca:	f43f aa7f 	beq.w	80076cc <HAL_RCCEx_PeriphCLKConfig+0xf8>
 80081ce:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
 80081d2:	f43f aa7b 	beq.w	80076cc <HAL_RCCEx_PeriphCLKConfig+0xf8>
      status = ret;
 80081d6:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 80081d8:	4635      	mov	r5, r6
 80081da:	f7ff ba82 	b.w	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    switch(PeriphClkInit->Sai23ClockSelection)
 80081de:	2ac0      	cmp	r2, #192	@ 0xc0
 80081e0:	f43f aa4c 	beq.w	800767c <HAL_RCCEx_PeriphCLKConfig+0xa8>
 80081e4:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 80081e8:	f43f aa48 	beq.w	800767c <HAL_RCCEx_PeriphCLKConfig+0xa8>
      status = ret;
 80081ec:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 80081ee:	4635      	mov	r5, r6
 80081f0:	f7ff ba4e 	b.w	8007690 <HAL_RCCEx_PeriphCLKConfig+0xbc>
 80081f4:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Sai4BClockSelection)
 80081f8:	f1b2 7f40 	cmp.w	r2, #50331648	@ 0x3000000
 80081fc:	f43f aa8f 	beq.w	800771e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8008200:	f1b2 6f80 	cmp.w	r2, #67108864	@ 0x4000000
 8008204:	f43f aa8b 	beq.w	800771e <HAL_RCCEx_PeriphCLKConfig+0x14a>
      status = ret;
 8008208:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 800820a:	4635      	mov	r5, r6
 800820c:	f7ff ba92 	b.w	8007734 <HAL_RCCEx_PeriphCLKConfig+0x160>
    switch(PeriphClkInit->QspiClockSelection)
 8008210:	2a30      	cmp	r2, #48	@ 0x30
 8008212:	f43f aaa0 	beq.w	8007756 <HAL_RCCEx_PeriphCLKConfig+0x182>
      status = ret;
 8008216:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8008218:	4635      	mov	r5, r6
 800821a:	f7ff baa6 	b.w	800776a <HAL_RCCEx_PeriphCLKConfig+0x196>
        ret = HAL_TIMEOUT;
 800821e:	2503      	movs	r5, #3
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008220:	6823      	ldr	r3, [r4, #0]
      status = ret;
 8008222:	462e      	mov	r6, r5
 8008224:	f7ff bb3e 	b.w	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008228:	4a1f      	ldr	r2, [pc, #124]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0xcd4>)
 800822a:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800822c:	f002 0203 	and.w	r2, r2, #3
 8008230:	2a03      	cmp	r2, #3
 8008232:	f43f ab1b 	beq.w	800786c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8008236:	2101      	movs	r1, #1
 8008238:	1d20      	adds	r0, r4, #4
 800823a:	f7ff f8eb 	bl	8007414 <RCCEx_PLL2_Config.part.0>
 800823e:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008240:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8008242:	2d00      	cmp	r5, #0
 8008244:	f47f adc0 	bne.w	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
 8008248:	e4f6      	b.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0x664>
      status = ret;
 800824a:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 800824c:	4635      	mov	r5, r6
 800824e:	f7ff bb9c 	b.w	800798a <HAL_RCCEx_PeriphCLKConfig+0x3b6>
      status = ret;
 8008252:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8008254:	4635      	mov	r5, r6
 8008256:	f7ff bb76 	b.w	8007946 <HAL_RCCEx_PeriphCLKConfig+0x372>
      status = ret;
 800825a:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 800825c:	4635      	mov	r5, r6
 800825e:	f7ff bb1e 	b.w	800789e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
        tickstart = HAL_GetTick();
 8008262:	f7fb fadf 	bl	8003824 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008266:	f8df 8040 	ldr.w	r8, [pc, #64]	@ 80082a8 <HAL_RCCEx_PeriphCLKConfig+0xcd4>
        tickstart = HAL_GetTick();
 800826a:	4607      	mov	r7, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800826c:	f241 3988 	movw	r9, #5000	@ 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008270:	e004      	b.n	800827c <HAL_RCCEx_PeriphCLKConfig+0xca8>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008272:	f7fb fad7 	bl	8003824 <HAL_GetTick>
 8008276:	1bc0      	subs	r0, r0, r7
 8008278:	4548      	cmp	r0, r9
 800827a:	d810      	bhi.n	800829e <HAL_RCCEx_PeriphCLKConfig+0xcca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800827c:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8008280:	079b      	lsls	r3, r3, #30
 8008282:	d5f6      	bpl.n	8008272 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008284:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 8008288:	e538      	b.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0x728>
 800828a:	4807      	ldr	r0, [pc, #28]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0xcd4>)
 800828c:	4a07      	ldr	r2, [pc, #28]	@ (80082ac <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 800828e:	6901      	ldr	r1, [r0, #16]
 8008290:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8008294:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 8008298:	430a      	orrs	r2, r1
 800829a:	6102      	str	r2, [r0, #16]
 800829c:	e539      	b.n	8007d12 <HAL_RCCEx_PeriphCLKConfig+0x73e>
        status = ret;
 800829e:	2603      	movs	r6, #3
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80082a0:	6823      	ldr	r3, [r4, #0]
 80082a2:	4635      	mov	r5, r6
 80082a4:	f7ff bafe 	b.w	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80082a8:	58024400 	.word	0x58024400
 80082ac:	00ffffcf 	.word	0x00ffffcf

080082b0 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 80082b0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80082b2:	f7fe ffdf 	bl	8007274 <HAL_RCC_GetHCLKFreq>
 80082b6:	4b05      	ldr	r3, [pc, #20]	@ (80082cc <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 80082b8:	4a05      	ldr	r2, [pc, #20]	@ (80082d0 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 80082ba:	6a1b      	ldr	r3, [r3, #32]
 80082bc:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80082c0:	5cd3      	ldrb	r3, [r2, r3]
 80082c2:	f003 031f 	and.w	r3, r3, #31
}
 80082c6:	40d8      	lsrs	r0, r3
 80082c8:	bd08      	pop	{r3, pc}
 80082ca:	bf00      	nop
 80082cc:	58024400 	.word	0x58024400
 80082d0:	080300c8 	.word	0x080300c8

080082d4 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80082d4:	4a47      	ldr	r2, [pc, #284]	@ (80083f4 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
{
 80082d6:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80082d8:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80082da:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80082dc:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 80082de:	f415 3f7c 	tst.w	r5, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80082e2:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80082e6:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
  if (pll2m != 0U)
 80082e8:	d05b      	beq.n	80083a2 <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80082ea:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80082ee:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80082f2:	f004 0403 	and.w	r4, r4, #3
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80082f6:	ee07 3a90 	vmov	s15, r3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80082fa:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 80082fe:	2c01      	cmp	r4, #1
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008300:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008304:	ee06 1a90 	vmov	s13, r1
 8008308:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 800830c:	d003      	beq.n	8008316 <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 800830e:	2c02      	cmp	r4, #2
 8008310:	d06a      	beq.n	80083e8 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
 8008312:	2c00      	cmp	r4, #0
 8008314:	d04a      	beq.n	80083ac <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008316:	eddf 7a38 	vldr	s15, [pc, #224]	@ 80083f8 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 800831a:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800831e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8008320:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008324:	ee07 3a90 	vmov	s15, r3
 8008328:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800832c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008330:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008334:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8008338:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800833c:	4a2d      	ldr	r2, [pc, #180]	@ (80083f4 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
 800833e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8008342:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8008344:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8008348:	ee07 3a10 	vmov	s14, r3
 800834c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8008350:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8008352:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008356:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800835a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800835e:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8008362:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8008364:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8008368:	ee07 3a10 	vmov	s14, r3
 800836c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008370:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008374:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008378:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800837c:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8008380:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8008382:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8008386:	ee06 3a90 	vmov	s13, r3
 800838a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800838e:	ee76 6a86 	vadd.f32	s13, s13, s12
 8008392:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008396:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800839a:	ee17 3a90 	vmov	r3, s15
 800839e:	6083      	str	r3, [r0, #8]
}
 80083a0:	4770      	bx	lr
 80083a2:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80083a4:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80083a8:	6083      	str	r3, [r0, #8]
}
 80083aa:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80083ac:	6813      	ldr	r3, [r2, #0]
 80083ae:	069b      	lsls	r3, r3, #26
 80083b0:	d51d      	bpl.n	80083ee <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80083b2:	6814      	ldr	r4, [r2, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80083b4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80083b8:	6b93      	ldr	r3, [r2, #56]	@ 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80083ba:	4910      	ldr	r1, [pc, #64]	@ (80083fc <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 80083bc:	f3c4 02c1 	ubfx	r2, r4, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80083c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80083c4:	40d1      	lsrs	r1, r2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80083c6:	ee07 3a90 	vmov	s15, r3
 80083ca:	ee06 1a10 	vmov	s12, r1
 80083ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80083d2:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80083d6:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80083da:	eec6 7a07 	vdiv.f32	s15, s12, s14
 80083de:	ee36 7aa5 	vadd.f32	s14, s13, s11
 80083e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80083e6:	e7a9      	b.n	800833c <HAL_RCCEx_GetPLL2ClockFreq+0x68>
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80083e8:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8008400 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 80083ec:	e795      	b.n	800831a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80083ee:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8008404 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 80083f2:	e792      	b.n	800831a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 80083f4:	58024400 	.word	0x58024400
 80083f8:	4a742400 	.word	0x4a742400
 80083fc:	03d09000 	.word	0x03d09000
 8008400:	4bbebc20 	.word	0x4bbebc20
 8008404:	4c742400 	.word	0x4c742400

08008408 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008408:	4a47      	ldr	r2, [pc, #284]	@ (8008528 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
{
 800840a:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800840c:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800840e:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008410:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll3m != 0U)
 8008412:	f015 7f7c 	tst.w	r5, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8008416:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800841a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
  if (pll3m != 0U)
 800841c:	d05b      	beq.n	80084d6 <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800841e:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008422:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008426:	f004 0403 	and.w	r4, r4, #3
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800842a:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800842e:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8008432:	2c01      	cmp	r4, #1
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008434:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008438:	ee06 1a90 	vmov	s13, r1
 800843c:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8008440:	d003      	beq.n	800844a <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 8008442:	2c02      	cmp	r4, #2
 8008444:	d06a      	beq.n	800851c <HAL_RCCEx_GetPLL3ClockFreq+0x114>
 8008446:	2c00      	cmp	r4, #0
 8008448:	d04a      	beq.n	80084e0 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800844a:	eddf 7a38 	vldr	s15, [pc, #224]	@ 800852c <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 800844e:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8008452:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8008454:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008458:	ee07 3a90 	vmov	s15, r3
 800845c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8008460:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008464:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008468:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800846c:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008470:	4a2d      	ldr	r2, [pc, #180]	@ (8008528 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
 8008472:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8008476:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8008478:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800847c:	ee07 3a10 	vmov	s14, r3
 8008480:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8008484:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008486:	ee37 7a06 	vadd.f32	s14, s14, s12
 800848a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800848e:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8008492:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8008496:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8008498:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800849c:	ee07 3a10 	vmov	s14, r3
 80084a0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80084a4:	ee37 7a06 	vadd.f32	s14, s14, s12
 80084a8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80084ac:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80084b0:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80084b4:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80084b6:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80084ba:	ee06 3a90 	vmov	s13, r3
 80084be:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80084c2:	ee76 6a86 	vadd.f32	s13, s13, s12
 80084c6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80084ca:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80084ce:	ee17 3a90 	vmov	r3, s15
 80084d2:	6083      	str	r3, [r0, #8]
}
 80084d4:	4770      	bx	lr
 80084d6:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80084d8:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80084dc:	6083      	str	r3, [r0, #8]
}
 80084de:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80084e0:	6813      	ldr	r3, [r2, #0]
 80084e2:	069b      	lsls	r3, r3, #26
 80084e4:	d51d      	bpl.n	8008522 <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80084e6:	6814      	ldr	r4, [r2, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80084e8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80084ec:	6c13      	ldr	r3, [r2, #64]	@ 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80084ee:	4910      	ldr	r1, [pc, #64]	@ (8008530 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 80084f0:	f3c4 02c1 	ubfx	r2, r4, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80084f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80084f8:	40d1      	lsrs	r1, r2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80084fa:	ee07 3a90 	vmov	s15, r3
 80084fe:	ee06 1a10 	vmov	s12, r1
 8008502:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008506:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800850a:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800850e:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8008512:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8008516:	ee67 7a87 	vmul.f32	s15, s15, s14
 800851a:	e7a9      	b.n	8008470 <HAL_RCCEx_GetPLL3ClockFreq+0x68>
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800851c:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8008534 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8008520:	e795      	b.n	800844e <HAL_RCCEx_GetPLL3ClockFreq+0x46>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008522:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8008538 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 8008526:	e792      	b.n	800844e <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8008528:	58024400 	.word	0x58024400
 800852c:	4a742400 	.word	0x4a742400
 8008530:	03d09000 	.word	0x03d09000
 8008534:	4bbebc20 	.word	0x4bbebc20
 8008538:	4c742400 	.word	0x4c742400

0800853c <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 800853c:	6803      	ldr	r3, [r0, #0]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800853e:	492c      	ldr	r1, [pc, #176]	@ (80085f0 <SPI_CloseTransfer+0xb4>)
  uint32_t itflag = hspi->Instance->SR;
 8008540:	695a      	ldr	r2, [r3, #20]
{
 8008542:	b410      	push	{r4}
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008544:	699c      	ldr	r4, [r3, #24]
 8008546:	f044 0408 	orr.w	r4, r4, #8
 800854a:	619c      	str	r4, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800854c:	699c      	ldr	r4, [r3, #24]
 800854e:	f044 0410 	orr.w	r4, r4, #16
 8008552:	619c      	str	r4, [r3, #24]
  __HAL_SPI_DISABLE(hspi);
 8008554:	681c      	ldr	r4, [r3, #0]
 8008556:	f024 0401 	bic.w	r4, r4, #1
 800855a:	601c      	str	r4, [r3, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800855c:	691c      	ldr	r4, [r3, #16]
 800855e:	4021      	ands	r1, r4
 8008560:	6119      	str	r1, [r3, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008562:	6899      	ldr	r1, [r3, #8]
 8008564:	f421 4140 	bic.w	r1, r1, #49152	@ 0xc000
 8008568:	6099      	str	r1, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800856a:	f890 1081 	ldrb.w	r1, [r0, #129]	@ 0x81
 800856e:	2904      	cmp	r1, #4
 8008570:	d001      	beq.n	8008576 <SPI_CloseTransfer+0x3a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008572:	0691      	lsls	r1, r2, #26
 8008574:	d430      	bmi.n	80085d8 <SPI_CloseTransfer+0x9c>
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008576:	f890 1081 	ldrb.w	r1, [r0, #129]	@ 0x81
 800857a:	2903      	cmp	r1, #3
 800857c:	d001      	beq.n	8008582 <SPI_CloseTransfer+0x46>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800857e:	0654      	lsls	r4, r2, #25
 8008580:	d41f      	bmi.n	80085c2 <SPI_CloseTransfer+0x86>
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008582:	0591      	lsls	r1, r2, #22
 8008584:	d509      	bpl.n	800859a <SPI_CloseTransfer+0x5e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008586:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
 800858a:	f041 0101 	orr.w	r1, r1, #1
 800858e:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008592:	6999      	ldr	r1, [r3, #24]
 8008594:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 8008598:	6199      	str	r1, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800859a:	05d2      	lsls	r2, r2, #23
 800859c:	d509      	bpl.n	80085b2 <SPI_CloseTransfer+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800859e:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 80085a2:	f042 0208 	orr.w	r2, r2, #8
 80085a6:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80085aa:	699a      	ldr	r2, [r3, #24]
 80085ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80085b0:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80085b2:	2300      	movs	r3, #0
  hspi->RxXferCount = (uint16_t)0UL;
}
 80085b4:	f85d 4b04 	ldr.w	r4, [sp], #4
  hspi->TxXferCount = (uint16_t)0UL;
 80085b8:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80085bc:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
}
 80085c0:	4770      	bx	lr
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80085c2:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
 80085c6:	f041 0104 	orr.w	r1, r1, #4
 80085ca:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80085ce:	6999      	ldr	r1, [r3, #24]
 80085d0:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 80085d4:	6199      	str	r1, [r3, #24]
 80085d6:	e7d4      	b.n	8008582 <SPI_CloseTransfer+0x46>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80085d8:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
 80085dc:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 80085e0:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80085e4:	6999      	ldr	r1, [r3, #24]
 80085e6:	f041 0120 	orr.w	r1, r1, #32
 80085ea:	6199      	str	r1, [r3, #24]
 80085ec:	e7c3      	b.n	8008576 <SPI_CloseTransfer+0x3a>
 80085ee:	bf00      	nop
 80085f0:	fffffc90 	.word	0xfffffc90

080085f4 <HAL_SPI_Init>:
  if (hspi == NULL)
 80085f4:	2800      	cmp	r0, #0
 80085f6:	f000 80a6 	beq.w	8008746 <HAL_SPI_Init+0x152>
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80085fa:	6802      	ldr	r2, [r0, #0]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80085fc:	2100      	movs	r1, #0
{
 80085fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008600:	4b53      	ldr	r3, [pc, #332]	@ (8008750 <HAL_SPI_Init+0x15c>)
 8008602:	4604      	mov	r4, r0
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008604:	68c5      	ldr	r5, [r0, #12]
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008606:	429a      	cmp	r2, r3
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008608:	6281      	str	r1, [r0, #40]	@ 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800860a:	d015      	beq.n	8008638 <HAL_SPI_Init+0x44>
 800860c:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
 8008610:	429a      	cmp	r2, r3
 8008612:	d011      	beq.n	8008638 <HAL_SPI_Init+0x44>
 8008614:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008618:	429a      	cmp	r2, r3
 800861a:	f000 808c 	beq.w	8008736 <HAL_SPI_Init+0x142>
 800861e:	2d0f      	cmp	r5, #15
 8008620:	d808      	bhi.n	8008634 <HAL_SPI_Init+0x40>
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008622:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008624:	f105 0308 	add.w	r3, r5, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008628:	0971      	lsrs	r1, r6, #5
  data_size = (data_size + 7UL) / 8UL;
 800862a:	08db      	lsrs	r3, r3, #3

  return data_size * fifo_threashold;
 800862c:	fb01 3303 	mla	r3, r1, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008630:	2b08      	cmp	r3, #8
 8008632:	d909      	bls.n	8008648 <HAL_SPI_Init+0x54>
    return HAL_ERROR;
 8008634:	2001      	movs	r0, #1
}
 8008636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008638:	4b45      	ldr	r3, [pc, #276]	@ (8008750 <HAL_SPI_Init+0x15c>)
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800863a:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800863c:	429a      	cmp	r2, r3
 800863e:	d057      	beq.n	80086f0 <HAL_SPI_Init+0xfc>
 8008640:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
 8008644:	429a      	cmp	r2, r3
 8008646:	d053      	beq.n	80086f0 <HAL_SPI_Init+0xfc>
  if (hspi->State == HAL_SPI_STATE_RESET)
 8008648:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 800864c:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 8008650:	2b00      	cmp	r3, #0
 8008652:	d066      	beq.n	8008722 <HAL_SPI_Init+0x12e>
 8008654:	2000      	movs	r0, #0
  hspi->State = HAL_SPI_STATE_BUSY;
 8008656:	2302      	movs	r3, #2
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008658:	6861      	ldr	r1, [r4, #4]
 800865a:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
  hspi->State = HAL_SPI_STATE_BUSY;
 800865c:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_SPI_DISABLE(hspi);
 8008660:	6813      	ldr	r3, [r2, #0]
 8008662:	f023 0301 	bic.w	r3, r3, #1
 8008666:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008668:	69a3      	ldr	r3, [r4, #24]
 800866a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800866e:	d049      	beq.n	8008704 <HAL_SPI_Init+0x110>
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8008670:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008672:	4330      	orrs	r0, r6
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8008674:	6b66      	ldr	r6, [r4, #52]	@ 0x34
 8008676:	433b      	orrs	r3, r7
 8008678:	4333      	orrs	r3, r6
 800867a:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800867c:	4333      	orrs	r3, r6
 800867e:	6926      	ldr	r6, [r4, #16]
 8008680:	4333      	orrs	r3, r6
 8008682:	6966      	ldr	r6, [r4, #20]
 8008684:	4333      	orrs	r3, r6
 8008686:	6a26      	ldr	r6, [r4, #32]
 8008688:	4333      	orrs	r3, r6
 800868a:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 800868c:	4333      	orrs	r3, r6
 800868e:	68a6      	ldr	r6, [r4, #8]
 8008690:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008692:	69e6      	ldr	r6, [r4, #28]
 8008694:	4330      	orrs	r0, r6
 8008696:	4328      	orrs	r0, r5
 8008698:	6090      	str	r0, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800869a:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 800869c:	4303      	orrs	r3, r0
 800869e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80086a0:	4303      	orrs	r3, r0
 80086a2:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80086a4:	b9b9      	cbnz	r1, 80086d6 <HAL_SPI_Init+0xe2>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80086a6:	6893      	ldr	r3, [r2, #8]
 80086a8:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 80086ac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80086b0:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80086b2:	6893      	ldr	r3, [r2, #8]
 80086b4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80086b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80086bc:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80086be:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80086c0:	f023 0301 	bic.w	r3, r3, #1
 80086c4:	6513      	str	r3, [r2, #80]	@ 0x50
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80086c6:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 80086c8:	2201      	movs	r2, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80086ca:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  return HAL_OK;
 80086ce:	4618      	mov	r0, r3
  hspi->State     = HAL_SPI_STATE_READY;
 80086d0:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
}
 80086d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80086d6:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80086d8:	f023 0301 	bic.w	r3, r3, #1
 80086dc:	6513      	str	r3, [r2, #80]	@ 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80086de:	024b      	lsls	r3, r1, #9
 80086e0:	d5f1      	bpl.n	80086c6 <HAL_SPI_Init+0xd2>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80086e2:	68d3      	ldr	r3, [r2, #12]
 80086e4:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80086e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80086ea:	430b      	orrs	r3, r1
 80086ec:	60d3      	str	r3, [r2, #12]
 80086ee:	e7ea      	b.n	80086c6 <HAL_SPI_Init+0xd2>
  data_size = (data_size + 7UL) / 8UL;
 80086f0:	f105 0308 	add.w	r3, r5, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80086f4:	0971      	lsrs	r1, r6, #5
  data_size = (data_size + 7UL) / 8UL;
 80086f6:	08db      	lsrs	r3, r3, #3
  return data_size * fifo_threashold;
 80086f8:	fb01 3303 	mla	r3, r1, r3, r3
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80086fc:	2b10      	cmp	r3, #16
 80086fe:	d9a3      	bls.n	8008648 <HAL_SPI_Init+0x54>
    return HAL_ERROR;
 8008700:	2001      	movs	r0, #1
 8008702:	e798      	b.n	8008636 <HAL_SPI_Init+0x42>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008704:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8008708:	d01f      	beq.n	800874a <HAL_SPI_Init+0x156>
 800870a:	2900      	cmp	r1, #0
 800870c:	d1b0      	bne.n	8008670 <HAL_SPI_Init+0x7c>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800870e:	f1b7 5f80 	cmp.w	r7, #268435456	@ 0x10000000
 8008712:	d1ad      	bne.n	8008670 <HAL_SPI_Init+0x7c>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008714:	f8d2 c000 	ldr.w	ip, [r2]
 8008718:	f44c 5c80 	orr.w	ip, ip, #4096	@ 0x1000
 800871c:	f8c2 c000 	str.w	ip, [r2]
 8008720:	e7a6      	b.n	8008670 <HAL_SPI_Init+0x7c>
    HAL_SPI_MspInit(hspi);
 8008722:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8008724:	f884 1080 	strb.w	r1, [r4, #128]	@ 0x80
    HAL_SPI_MspInit(hspi);
 8008728:	f002 fc6e 	bl	800b008 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 800872c:	6822      	ldr	r2, [r4, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800872e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8008730:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 8008732:	68e5      	ldr	r5, [r4, #12]
 8008734:	e78f      	b.n	8008656 <HAL_SPI_Init+0x62>
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008736:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
  data_size = (data_size + 7UL) / 8UL;
 8008738:	f105 0308 	add.w	r3, r5, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800873c:	0971      	lsrs	r1, r6, #5
  data_size = (data_size + 7UL) / 8UL;
 800873e:	08db      	lsrs	r3, r3, #3
  return data_size * fifo_threashold;
 8008740:	fb01 3303 	mla	r3, r1, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008744:	e7da      	b.n	80086fc <HAL_SPI_Init+0x108>
    return HAL_ERROR;
 8008746:	2001      	movs	r0, #1
}
 8008748:	4770      	bx	lr
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800874a:	2f00      	cmp	r7, #0
 800874c:	d0e2      	beq.n	8008714 <HAL_SPI_Init+0x120>
 800874e:	e78f      	b.n	8008670 <HAL_SPI_Init+0x7c>
 8008750:	40013000 	.word	0x40013000

08008754 <HAL_SPI_Transmit>:
{
 8008754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008758:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 800875a:	f890 3080 	ldrb.w	r3, [r0, #128]	@ 0x80
 800875e:	2b01      	cmp	r3, #1
 8008760:	f000 80bd 	beq.w	80088de <HAL_SPI_Transmit+0x18a>
 8008764:	2301      	movs	r3, #1
 8008766:	4604      	mov	r4, r0
 8008768:	468a      	mov	sl, r1
 800876a:	4690      	mov	r8, r2
 800876c:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008770:	f8d0 9000 	ldr.w	r9, [r0]
  tickstart = HAL_GetTick();
 8008774:	f7fb f856 	bl	8003824 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8008778:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
  tickstart = HAL_GetTick();
 800877c:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800877e:	2b01      	cmp	r3, #1
 8008780:	b2df      	uxtb	r7, r3
 8008782:	f040 80a9 	bne.w	80088d8 <HAL_SPI_Transmit+0x184>
  if ((pData == NULL) || (Size == 0UL))
 8008786:	f1ba 0f00 	cmp.w	sl, #0
 800878a:	f000 80c9 	beq.w	8008920 <HAL_SPI_Transmit+0x1cc>
 800878e:	fab8 f388 	clz	r3, r8
 8008792:	095b      	lsrs	r3, r3, #5
 8008794:	f1b8 0f00 	cmp.w	r8, #0
 8008798:	f000 80c2 	beq.w	8008920 <HAL_SPI_Transmit+0x1cc>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800879c:	2203      	movs	r2, #3
  hspi->pRxBuffPtr  = NULL;
 800879e:	6663      	str	r3, [r4, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80087a0:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80087a4:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80087a8:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  hspi->TxXferCount = Size;
 80087ac:	f8a4 8062 	strh.w	r8, [r4, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t) 0UL;
 80087b0:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
    SPI_1LINE_TX(hspi);
 80087b4:	6821      	ldr	r1, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80087b6:	f8c4 a05c 	str.w	sl, [r4, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80087ba:	f8a4 8060 	strh.w	r8, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 80087be:	e9c4 331c 	strd	r3, r3, [r4, #112]	@ 0x70
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80087c2:	68a3      	ldr	r3, [r4, #8]
 80087c4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80087c8:	d103      	bne.n	80087d2 <HAL_SPI_Transmit+0x7e>
    SPI_1LINE_TX(hspi);
 80087ca:	680b      	ldr	r3, [r1, #0]
 80087cc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80087d0:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80087d2:	684b      	ldr	r3, [r1, #4]
 80087d4:	f36f 030f 	bfc	r3, #0, #16
 80087d8:	ea43 0308 	orr.w	r3, r3, r8
 80087dc:	604b      	str	r3, [r1, #4]
  __HAL_SPI_ENABLE(hspi);
 80087de:	680b      	ldr	r3, [r1, #0]
 80087e0:	f043 0301 	orr.w	r3, r3, #1
 80087e4:	600b      	str	r3, [r1, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80087e6:	6863      	ldr	r3, [r4, #4]
 80087e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80087ec:	d103      	bne.n	80087f6 <HAL_SPI_Transmit+0xa2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80087ee:	680b      	ldr	r3, [r1, #0]
 80087f0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80087f4:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80087f6:	68e3      	ldr	r3, [r4, #12]
 80087f8:	2b0f      	cmp	r3, #15
 80087fa:	d838      	bhi.n	800886e <HAL_SPI_Transmit+0x11a>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80087fc:	2b07      	cmp	r3, #7
    while (hspi->TxXferCount > 0UL)
 80087fe:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008802:	b29b      	uxth	r3, r3
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008804:	d96f      	bls.n	80088e6 <HAL_SPI_Transmit+0x192>
    while (hspi->TxXferCount > 0UL)
 8008806:	b9db      	cbnz	r3, 8008840 <HAL_SPI_Transmit+0xec>
 8008808:	e052      	b.n	80088b0 <HAL_SPI_Transmit+0x15c>
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800880a:	f8b4 2062 	ldrh.w	r2, [r4, #98]	@ 0x62
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800880e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008810:	b292      	uxth	r2, r2
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8008812:	4618      	mov	r0, r3
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008814:	2a01      	cmp	r2, #1
 8008816:	f240 809c 	bls.w	8008952 <HAL_SPI_Transmit+0x1fe>
 800881a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800881c:	2a00      	cmp	r2, #0
 800881e:	f000 8098 	beq.w	8008952 <HAL_SPI_Transmit+0x1fe>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008822:	f853 2b04 	ldr.w	r2, [r3], #4
 8008826:	620a      	str	r2, [r1, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008828:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800882a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 800882e:	3b02      	subs	r3, #2
 8008830:	b29b      	uxth	r3, r3
 8008832:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
    while (hspi->TxXferCount > 0UL)
 8008836:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 800883a:	b29b      	uxth	r3, r3
 800883c:	2b00      	cmp	r3, #0
 800883e:	d037      	beq.n	80088b0 <HAL_SPI_Transmit+0x15c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008840:	694b      	ldr	r3, [r1, #20]
 8008842:	f013 0802 	ands.w	r8, r3, #2
 8008846:	d1e0      	bne.n	800880a <HAL_SPI_Transmit+0xb6>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008848:	f7fa ffec 	bl	8003824 <HAL_GetTick>
 800884c:	1b80      	subs	r0, r0, r6
 800884e:	42a8      	cmp	r0, r5
 8008850:	d302      	bcc.n	8008858 <HAL_SPI_Transmit+0x104>
 8008852:	1c68      	adds	r0, r5, #1
 8008854:	f040 80a7 	bne.w	80089a6 <HAL_SPI_Transmit+0x252>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008858:	6821      	ldr	r1, [r4, #0]
 800885a:	e7ec      	b.n	8008836 <HAL_SPI_Transmit+0xe2>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800885c:	f7fa ffe2 	bl	8003824 <HAL_GetTick>
 8008860:	1b80      	subs	r0, r0, r6
 8008862:	42a8      	cmp	r0, r5
 8008864:	d302      	bcc.n	800886c <HAL_SPI_Transmit+0x118>
 8008866:	1c6b      	adds	r3, r5, #1
 8008868:	f040 809d 	bne.w	80089a6 <HAL_SPI_Transmit+0x252>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800886c:	6821      	ldr	r1, [r4, #0]
    while (hspi->TxXferCount > 0UL)
 800886e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008872:	b29b      	uxth	r3, r3
 8008874:	b1e3      	cbz	r3, 80088b0 <HAL_SPI_Transmit+0x15c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008876:	694b      	ldr	r3, [r1, #20]
 8008878:	f013 0802 	ands.w	r8, r3, #2
 800887c:	d0ee      	beq.n	800885c <HAL_SPI_Transmit+0x108>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800887e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8008880:	f852 3b04 	ldr.w	r3, [r2], #4
 8008884:	620b      	str	r3, [r1, #32]
        hspi->TxXferCount--;
 8008886:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800888a:	65e2      	str	r2, [r4, #92]	@ 0x5c
        hspi->TxXferCount--;
 800888c:	3b01      	subs	r3, #1
 800888e:	b29b      	uxth	r3, r3
 8008890:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
    while (hspi->TxXferCount > 0UL)
 8008894:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008898:	b29b      	uxth	r3, r3
 800889a:	2b00      	cmp	r3, #0
 800889c:	d1eb      	bne.n	8008876 <HAL_SPI_Transmit+0x122>
 800889e:	e007      	b.n	80088b0 <HAL_SPI_Transmit+0x15c>
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80088a0:	f7fa ffc0 	bl	8003824 <HAL_GetTick>
 80088a4:	1b80      	subs	r0, r0, r6
 80088a6:	4285      	cmp	r5, r0
 80088a8:	d801      	bhi.n	80088ae <HAL_SPI_Transmit+0x15a>
 80088aa:	1c6a      	adds	r2, r5, #1
 80088ac:	d174      	bne.n	8008998 <HAL_SPI_Transmit+0x244>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80088ae:	6821      	ldr	r1, [r4, #0]
 80088b0:	694b      	ldr	r3, [r1, #20]
 80088b2:	071b      	lsls	r3, r3, #28
 80088b4:	d5f4      	bpl.n	80088a0 <HAL_SPI_Transmit+0x14c>
  SPI_CloseTransfer(hspi);
 80088b6:	4620      	mov	r0, r4
 80088b8:	f7ff fe40 	bl	800853c <SPI_CloseTransfer>
  hspi->State = HAL_SPI_STATE_READY;
 80088bc:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 80088be:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 80088c0:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80088c4:	f8d4 7084 	ldr.w	r7, [r4, #132]	@ 0x84
  __HAL_UNLOCK(hspi);
 80088c8:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80088cc:	1aff      	subs	r7, r7, r3
 80088ce:	bf18      	it	ne
 80088d0:	2701      	movne	r7, #1
}
 80088d2:	4638      	mov	r0, r7
 80088d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_UNLOCK(hspi);
 80088d8:	2300      	movs	r3, #0
 80088da:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  __HAL_LOCK(hspi);
 80088de:	2702      	movs	r7, #2
}
 80088e0:	4638      	mov	r0, r7
 80088e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    while (hspi->TxXferCount > 0UL)
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d0e2      	beq.n	80088b0 <HAL_SPI_Transmit+0x15c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80088ea:	694b      	ldr	r3, [r1, #20]
 80088ec:	f013 0802 	ands.w	r8, r3, #2
 80088f0:	d049      	beq.n	8008986 <HAL_SPI_Transmit+0x232>
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80088f2:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80088f6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80088f8:	b29b      	uxth	r3, r3
 80088fa:	2b03      	cmp	r3, #3
 80088fc:	d916      	bls.n	800892c <HAL_SPI_Transmit+0x1d8>
 80088fe:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008900:	2b40      	cmp	r3, #64	@ 0x40
 8008902:	d913      	bls.n	800892c <HAL_SPI_Transmit+0x1d8>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008904:	f852 3b04 	ldr.w	r3, [r2], #4
 8008908:	620b      	str	r3, [r1, #32]
          hspi->TxXferCount -= (uint16_t)4UL;
 800890a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800890e:	65e2      	str	r2, [r4, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8008910:	3b04      	subs	r3, #4
 8008912:	b29b      	uxth	r3, r3
 8008914:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
    while (hspi->TxXferCount > 0UL)
 8008918:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 800891c:	b29b      	uxth	r3, r3
 800891e:	e7e2      	b.n	80088e6 <HAL_SPI_Transmit+0x192>
    __HAL_UNLOCK(hspi);
 8008920:	2300      	movs	r3, #0
}
 8008922:	4638      	mov	r0, r7
    __HAL_UNLOCK(hspi);
 8008924:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
}
 8008928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800892c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008930:	b29b      	uxth	r3, r3
 8008932:	2b01      	cmp	r3, #1
 8008934:	d919      	bls.n	800896a <HAL_SPI_Transmit+0x216>
 8008936:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008938:	b1bb      	cbz	r3, 800896a <HAL_SPI_Transmit+0x216>
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800893a:	f832 3b02 	ldrh.w	r3, [r2], #2
 800893e:	f8a9 3020 	strh.w	r3, [r9, #32]
          hspi->TxXferCount -= (uint16_t)2UL;
 8008942:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008946:	65e2      	str	r2, [r4, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008948:	3b02      	subs	r3, #2
 800894a:	b29b      	uxth	r3, r3
 800894c:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
 8008950:	e7e2      	b.n	8008918 <HAL_SPI_Transmit+0x1c4>
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8008952:	f830 3b02 	ldrh.w	r3, [r0], #2
 8008956:	f8a9 3020 	strh.w	r3, [r9, #32]
          hspi->TxXferCount--;
 800895a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800895e:	65e0      	str	r0, [r4, #92]	@ 0x5c
          hspi->TxXferCount--;
 8008960:	3b01      	subs	r3, #1
 8008962:	b29b      	uxth	r3, r3
 8008964:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
 8008968:	e765      	b.n	8008836 <HAL_SPI_Transmit+0xe2>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800896a:	7813      	ldrb	r3, [r2, #0]
 800896c:	f881 3020 	strb.w	r3, [r1, #32]
          hspi->TxXferCount--;
 8008970:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008974:	6821      	ldr	r1, [r4, #0]
          hspi->TxXferCount--;
 8008976:	3b01      	subs	r3, #1
 8008978:	b29b      	uxth	r3, r3
 800897a:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800897e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008980:	3301      	adds	r3, #1
 8008982:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount--;
 8008984:	e7c8      	b.n	8008918 <HAL_SPI_Transmit+0x1c4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008986:	f7fa ff4d 	bl	8003824 <HAL_GetTick>
 800898a:	1b80      	subs	r0, r0, r6
 800898c:	42a8      	cmp	r0, r5
 800898e:	d301      	bcc.n	8008994 <HAL_SPI_Transmit+0x240>
 8008990:	1c69      	adds	r1, r5, #1
 8008992:	d108      	bne.n	80089a6 <HAL_SPI_Transmit+0x252>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008994:	6821      	ldr	r1, [r4, #0]
 8008996:	e7bf      	b.n	8008918 <HAL_SPI_Transmit+0x1c4>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008998:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800899c:	f043 0320 	orr.w	r3, r3, #32
 80089a0:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 80089a4:	e787      	b.n	80088b6 <HAL_SPI_Transmit+0x162>
          SPI_CloseTransfer(hspi);
 80089a6:	4620      	mov	r0, r4
 80089a8:	f7ff fdc8 	bl	800853c <SPI_CloseTransfer>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80089ac:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80089b0:	2201      	movs	r2, #1
          __HAL_UNLOCK(hspi);
 80089b2:	f884 8080 	strb.w	r8, [r4, #128]	@ 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80089b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089ba:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80089be:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
          return HAL_ERROR;
 80089c2:	e786      	b.n	80088d2 <HAL_SPI_Transmit+0x17e>

080089c4 <HAL_SPI_TransmitReceive>:
{
 80089c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089c8:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 80089ca:	f890 3080 	ldrb.w	r3, [r0, #128]	@ 0x80
{
 80089ce:	9e08      	ldr	r6, [sp, #32]
  __HAL_LOCK(hspi);
 80089d0:	2b01      	cmp	r3, #1
 80089d2:	f000 808c 	beq.w	8008aee <HAL_SPI_TransmitReceive+0x12a>
 80089d6:	2301      	movs	r3, #1
 80089d8:	4604      	mov	r4, r0
 80089da:	468a      	mov	sl, r1
 80089dc:	4690      	mov	r8, r2
 80089de:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80089e2:	f8d0 9000 	ldr.w	r9, [r0]
  tickstart = HAL_GetTick();
 80089e6:	f7fa ff1d 	bl	8003824 <HAL_GetTick>
  tmp_state           = hspi->State;
 80089ea:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
  tickstart = HAL_GetTick();
 80089ee:	4607      	mov	r7, r0
  tmp_mode            = hspi->Init.Mode;
 80089f0:	6861      	ldr	r1, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80089f2:	2b01      	cmp	r3, #1
  tmp_state           = hspi->State;
 80089f4:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80089f6:	d007      	beq.n	8008a08 <HAL_SPI_TransmitReceive+0x44>
 80089f8:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 80089fc:	d174      	bne.n	8008ae8 <HAL_SPI_TransmitReceive+0x124>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80089fe:	68a3      	ldr	r3, [r4, #8]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d171      	bne.n	8008ae8 <HAL_SPI_TransmitReceive+0x124>
 8008a04:	2a04      	cmp	r2, #4
 8008a06:	d16f      	bne.n	8008ae8 <HAL_SPI_TransmitReceive+0x124>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8008a08:	f1b8 0f00 	cmp.w	r8, #0
 8008a0c:	bf18      	it	ne
 8008a0e:	f1ba 0f00 	cmpne.w	sl, #0
 8008a12:	d06f      	beq.n	8008af4 <HAL_SPI_TransmitReceive+0x130>
 8008a14:	2d00      	cmp	r5, #0
 8008a16:	d06d      	beq.n	8008af4 <HAL_SPI_TransmitReceive+0x130>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008a18:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 8008a1c:	2b04      	cmp	r3, #4
 8008a1e:	d002      	beq.n	8008a26 <HAL_SPI_TransmitReceive+0x62>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008a20:	2305      	movs	r3, #5
 8008a22:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008a26:	6822      	ldr	r2, [r4, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a28:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008a2a:	f8c4 8064 	str.w	r8, [r4, #100]	@ 0x64
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008a2e:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a32:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  hspi->RxXferCount = Size;
 8008a36:	f8a4 506a 	strh.w	r5, [r4, #106]	@ 0x6a
  hspi->TxXferCount = Size;
 8008a3a:	f8a4 5062 	strh.w	r5, [r4, #98]	@ 0x62
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008a3e:	f8c4 a05c 	str.w	sl, [r4, #92]	@ 0x5c
  hspi->RxXferSize  = Size;
 8008a42:	f8a4 5068 	strh.w	r5, [r4, #104]	@ 0x68
  hspi->TxXferSize  = Size;
 8008a46:	f8a4 5060 	strh.w	r5, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 8008a4a:	e9c4 331c 	strd	r3, r3, [r4, #112]	@ 0x70
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008a4e:	6853      	ldr	r3, [r2, #4]
 8008a50:	f36f 030f 	bfc	r3, #0, #16
 8008a54:	ea43 0305 	orr.w	r3, r3, r5
 8008a58:	6053      	str	r3, [r2, #4]
  __HAL_SPI_ENABLE(hspi);
 8008a5a:	6813      	ldr	r3, [r2, #0]
 8008a5c:	f043 0301 	orr.w	r3, r3, #1
 8008a60:	6013      	str	r3, [r2, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008a62:	d103      	bne.n	8008a6c <HAL_SPI_TransmitReceive+0xa8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008a64:	6813      	ldr	r3, [r2, #0]
 8008a66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008a6a:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008a6c:	68e3      	ldr	r3, [r4, #12]
 8008a6e:	2b0f      	cmp	r3, #15
 8008a70:	d961      	bls.n	8008b36 <HAL_SPI_TransmitReceive+0x172>
  initial_RxXferCount = Size;
 8008a72:	46a8      	mov	r8, r5
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8008a74:	f248 0908 	movw	r9, #32776	@ 0x8008
 8008a78:	e030      	b.n	8008adc <HAL_SPI_TransmitReceive+0x118>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8008a7a:	6953      	ldr	r3, [r2, #20]
 8008a7c:	0799      	lsls	r1, r3, #30
 8008a7e:	d50e      	bpl.n	8008a9e <HAL_SPI_TransmitReceive+0xda>
 8008a80:	b16d      	cbz	r5, 8008a9e <HAL_SPI_TransmitReceive+0xda>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008a82:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008a84:	f853 1b04 	ldr.w	r1, [r3], #4
 8008a88:	6211      	str	r1, [r2, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008a8a:	65e3      	str	r3, [r4, #92]	@ 0x5c
        hspi->TxXferCount --;
 8008a8c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008a90:	3b01      	subs	r3, #1
 8008a92:	b29b      	uxth	r3, r3
 8008a94:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008a98:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 8008a9c:	b2ad      	uxth	r5, r5
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8008a9e:	6953      	ldr	r3, [r2, #20]
 8008aa0:	ea13 0f09 	tst.w	r3, r9
 8008aa4:	d011      	beq.n	8008aca <HAL_SPI_TransmitReceive+0x106>
 8008aa6:	f1b8 0f00 	cmp.w	r8, #0
 8008aaa:	d00e      	beq.n	8008aca <HAL_SPI_TransmitReceive+0x106>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008aac:	6b11      	ldr	r1, [r2, #48]	@ 0x30
        hspi->RxXferCount --;
 8008aae:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008ab2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
        hspi->RxXferCount --;
 8008ab4:	3b01      	subs	r3, #1
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008ab6:	f842 1b04 	str.w	r1, [r2], #4
        hspi->RxXferCount --;
 8008aba:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008abc:	6662      	str	r2, [r4, #100]	@ 0x64
        hspi->RxXferCount --;
 8008abe:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8008ac2:	f8b4 806a 	ldrh.w	r8, [r4, #106]	@ 0x6a
 8008ac6:	fa1f f888 	uxth.w	r8, r8
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008aca:	f7fa feab 	bl	8003824 <HAL_GetTick>
 8008ace:	1bc0      	subs	r0, r0, r7
 8008ad0:	42b0      	cmp	r0, r6
 8008ad2:	d302      	bcc.n	8008ada <HAL_SPI_TransmitReceive+0x116>
 8008ad4:	1c73      	adds	r3, r6, #1
 8008ad6:	f040 8104 	bne.w	8008ce2 <HAL_SPI_TransmitReceive+0x31e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8008ada:	6822      	ldr	r2, [r4, #0]
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008adc:	ea45 0308 	orr.w	r3, r5, r8
 8008ae0:	b29b      	uxth	r3, r3
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d1c9      	bne.n	8008a7a <HAL_SPI_TransmitReceive+0xb6>
 8008ae6:	e013      	b.n	8008b10 <HAL_SPI_TransmitReceive+0x14c>
    __HAL_UNLOCK(hspi);
 8008ae8:	2300      	movs	r3, #0
 8008aea:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  __HAL_LOCK(hspi);
 8008aee:	2002      	movs	r0, #2
}
 8008af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_UNLOCK(hspi);
 8008af4:	2300      	movs	r3, #0
 8008af6:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    return errorcode;
 8008afa:	2001      	movs	r0, #1
 8008afc:	e7f8      	b.n	8008af0 <HAL_SPI_TransmitReceive+0x12c>
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008afe:	f7fa fe91 	bl	8003824 <HAL_GetTick>
 8008b02:	1bc0      	subs	r0, r0, r7
 8008b04:	4286      	cmp	r6, r0
 8008b06:	d802      	bhi.n	8008b0e <HAL_SPI_TransmitReceive+0x14a>
 8008b08:	1c72      	adds	r2, r6, #1
 8008b0a:	f040 80e3 	bne.w	8008cd4 <HAL_SPI_TransmitReceive+0x310>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008b0e:	6822      	ldr	r2, [r4, #0]
 8008b10:	6953      	ldr	r3, [r2, #20]
 8008b12:	071b      	lsls	r3, r3, #28
 8008b14:	d5f3      	bpl.n	8008afe <HAL_SPI_TransmitReceive+0x13a>
  SPI_CloseTransfer(hspi);
 8008b16:	4620      	mov	r0, r4
 8008b18:	f7ff fd10 	bl	800853c <SPI_CloseTransfer>
  hspi->State = HAL_SPI_STATE_READY;
 8008b1c:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8008b1e:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8008b20:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b24:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
  __HAL_UNLOCK(hspi);
 8008b28:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b2c:	1ac0      	subs	r0, r0, r3
 8008b2e:	bf18      	it	ne
 8008b30:	2001      	movne	r0, #1
}
 8008b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b36:	2b07      	cmp	r3, #7
  initial_RxXferCount = Size;
 8008b38:	46a8      	mov	r8, r5
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b3a:	d974      	bls.n	8008c26 <HAL_SPI_TransmitReceive+0x262>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008b3c:	ea45 0308 	orr.w	r3, r5, r8
 8008b40:	b29b      	uxth	r3, r3
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d0e4      	beq.n	8008b10 <HAL_SPI_TransmitReceive+0x14c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8008b46:	6953      	ldr	r3, [r2, #20]
 8008b48:	0798      	lsls	r0, r3, #30
 8008b4a:	d515      	bpl.n	8008b78 <HAL_SPI_TransmitReceive+0x1b4>
 8008b4c:	b1a5      	cbz	r5, 8008b78 <HAL_SPI_TransmitReceive+0x1b4>
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008b4e:	2d01      	cmp	r5, #1
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008b50:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008b52:	d003      	beq.n	8008b5c <HAL_SPI_TransmitReceive+0x198>
 8008b54:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8008b56:	2900      	cmp	r1, #0
 8008b58:	f040 80d3 	bne.w	8008d02 <HAL_SPI_TransmitReceive+0x33e>
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8008b5c:	f833 1b02 	ldrh.w	r1, [r3], #2
 8008b60:	f8a9 1020 	strh.w	r1, [r9, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b64:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount--;
 8008b66:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008b6a:	3b01      	subs	r3, #1
 8008b6c:	b29b      	uxth	r3, r3
 8008b6e:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8008b72:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 8008b76:	b2ad      	uxth	r5, r5
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 8008b78:	6953      	ldr	r3, [r2, #20]
 8008b7a:	f413 4f60 	tst.w	r3, #57344	@ 0xe000
 8008b7e:	d015      	beq.n	8008bac <HAL_SPI_TransmitReceive+0x1e8>
 8008b80:	f1b8 0f00 	cmp.w	r8, #0
 8008b84:	d012      	beq.n	8008bac <HAL_SPI_TransmitReceive+0x1e8>
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008b86:	6951      	ldr	r1, [r2, #20]
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008b88:	6e63      	ldr	r3, [r4, #100]	@ 0x64
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008b8a:	0409      	lsls	r1, r1, #16
 8008b8c:	f140 8092 	bpl.w	8008cb4 <HAL_SPI_TransmitReceive+0x2f0>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008b90:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008b92:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008b96:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008b98:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008b9c:	3b02      	subs	r3, #2
 8008b9e:	b29b      	uxth	r3, r3
 8008ba0:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008ba4:	f8b4 806a 	ldrh.w	r8, [r4, #106]	@ 0x6a
 8008ba8:	fa1f f888 	uxth.w	r8, r8
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008bac:	f7fa fe3a 	bl	8003824 <HAL_GetTick>
 8008bb0:	1bc0      	subs	r0, r0, r7
 8008bb2:	42b0      	cmp	r0, r6
 8008bb4:	d302      	bcc.n	8008bbc <HAL_SPI_TransmitReceive+0x1f8>
 8008bb6:	1c72      	adds	r2, r6, #1
 8008bb8:	f040 8093 	bne.w	8008ce2 <HAL_SPI_TransmitReceive+0x31e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8008bbc:	6822      	ldr	r2, [r4, #0]
 8008bbe:	e7bd      	b.n	8008b3c <HAL_SPI_TransmitReceive+0x178>
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008bc0:	2d01      	cmp	r5, #1
 8008bc2:	d14f      	bne.n	8008c64 <HAL_SPI_TransmitReceive+0x2a0>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8008bc4:	781b      	ldrb	r3, [r3, #0]
 8008bc6:	f882 3020 	strb.w	r3, [r2, #32]
          hspi->TxXferCount--;
 8008bca:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 8008bce:	6822      	ldr	r2, [r4, #0]
          hspi->TxXferCount--;
 8008bd0:	3b01      	subs	r3, #1
 8008bd2:	b29b      	uxth	r3, r3
 8008bd4:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008bd8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
          initial_TxXferCount = hspi->TxXferCount;
 8008bda:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008bde:	3301      	adds	r3, #1
          initial_TxXferCount = hspi->TxXferCount;
 8008be0:	b2ad      	uxth	r5, r5
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008be2:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 8008be4:	6953      	ldr	r3, [r2, #20]
 8008be6:	f413 4f60 	tst.w	r3, #57344	@ 0xe000
 8008bea:	d014      	beq.n	8008c16 <HAL_SPI_TransmitReceive+0x252>
 8008bec:	f1b8 0f00 	cmp.w	r8, #0
 8008bf0:	d011      	beq.n	8008c16 <HAL_SPI_TransmitReceive+0x252>
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008bf2:	6951      	ldr	r1, [r2, #20]
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008bf4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008bf6:	0408      	lsls	r0, r1, #16
 8008bf8:	d546      	bpl.n	8008c88 <HAL_SPI_TransmitReceive+0x2c4>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008bfa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008bfc:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008c00:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8008c02:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008c06:	3b04      	subs	r3, #4
 8008c08:	b29b      	uxth	r3, r3
 8008c0a:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008c0e:	f8b4 806a 	ldrh.w	r8, [r4, #106]	@ 0x6a
 8008c12:	fa1f f888 	uxth.w	r8, r8
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c16:	f7fa fe05 	bl	8003824 <HAL_GetTick>
 8008c1a:	1bc0      	subs	r0, r0, r7
 8008c1c:	42b0      	cmp	r0, r6
 8008c1e:	d301      	bcc.n	8008c24 <HAL_SPI_TransmitReceive+0x260>
 8008c20:	1c71      	adds	r1, r6, #1
 8008c22:	d15e      	bne.n	8008ce2 <HAL_SPI_TransmitReceive+0x31e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8008c24:	6822      	ldr	r2, [r4, #0]
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008c26:	ea45 0308 	orr.w	r3, r5, r8
 8008c2a:	b29b      	uxth	r3, r3
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	f43f af6f 	beq.w	8008b10 <HAL_SPI_TransmitReceive+0x14c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8008c32:	6953      	ldr	r3, [r2, #20]
 8008c34:	079b      	lsls	r3, r3, #30
 8008c36:	d5d5      	bpl.n	8008be4 <HAL_SPI_TransmitReceive+0x220>
 8008c38:	2d00      	cmp	r5, #0
 8008c3a:	d0d3      	beq.n	8008be4 <HAL_SPI_TransmitReceive+0x220>
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8008c3c:	2d03      	cmp	r5, #3
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008c3e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8008c40:	d9be      	bls.n	8008bc0 <HAL_SPI_TransmitReceive+0x1fc>
 8008c42:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8008c44:	2940      	cmp	r1, #64	@ 0x40
 8008c46:	d90e      	bls.n	8008c66 <HAL_SPI_TransmitReceive+0x2a2>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008c48:	f853 1b04 	ldr.w	r1, [r3], #4
 8008c4c:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008c4e:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8008c50:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008c54:	3b04      	subs	r3, #4
 8008c56:	b29b      	uxth	r3, r3
 8008c58:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8008c5c:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 8008c60:	b2ad      	uxth	r5, r5
 8008c62:	e7bf      	b.n	8008be4 <HAL_SPI_TransmitReceive+0x220>
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8008c64:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008c66:	2900      	cmp	r1, #0
 8008c68:	d0ac      	beq.n	8008bc4 <HAL_SPI_TransmitReceive+0x200>
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8008c6a:	f833 1b02 	ldrh.w	r1, [r3], #2
 8008c6e:	f8a9 1020 	strh.w	r1, [r9, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c72:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008c74:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008c78:	3b02      	subs	r3, #2
 8008c7a:	b29b      	uxth	r3, r3
 8008c7c:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8008c80:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 8008c84:	b2ad      	uxth	r5, r5
 8008c86:	e7ad      	b.n	8008be4 <HAL_SPI_TransmitReceive+0x220>
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8008c88:	6951      	ldr	r1, [r2, #20]
 8008c8a:	f401 41c0 	and.w	r1, r1, #24576	@ 0x6000
 8008c8e:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8008c92:	d944      	bls.n	8008d1e <HAL_SPI_TransmitReceive+0x35a>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008c94:	f8b9 2030 	ldrh.w	r2, [r9, #48]	@ 0x30
 8008c98:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c9c:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008c9e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008ca2:	3b02      	subs	r3, #2
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008caa:	f8b4 806a 	ldrh.w	r8, [r4, #106]	@ 0x6a
 8008cae:	fa1f f888 	uxth.w	r8, r8
 8008cb2:	e7b0      	b.n	8008c16 <HAL_SPI_TransmitReceive+0x252>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008cb4:	f8b9 2030 	ldrh.w	r2, [r9, #48]	@ 0x30
 8008cb8:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008cbc:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount--;
 8008cbe:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008cc2:	3b01      	subs	r3, #1
 8008cc4:	b29b      	uxth	r3, r3
 8008cc6:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008cca:	f8b4 806a 	ldrh.w	r8, [r4, #106]	@ 0x6a
 8008cce:	fa1f f888 	uxth.w	r8, r8
 8008cd2:	e76b      	b.n	8008bac <HAL_SPI_TransmitReceive+0x1e8>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008cd4:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8008cd8:	f043 0320 	orr.w	r3, r3, #32
 8008cdc:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 8008ce0:	e719      	b.n	8008b16 <HAL_SPI_TransmitReceive+0x152>
        SPI_CloseTransfer(hspi);
 8008ce2:	4620      	mov	r0, r4
 8008ce4:	f7ff fc2a 	bl	800853c <SPI_CloseTransfer>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008ce8:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
        __HAL_UNLOCK(hspi);
 8008cec:	2100      	movs	r1, #0
        hspi->State = HAL_SPI_STATE_READY;
 8008cee:	2201      	movs	r2, #1
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008cf0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
        __HAL_UNLOCK(hspi);
 8008cf4:	f884 1080 	strb.w	r1, [r4, #128]	@ 0x80
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008cf8:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8008cfc:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
        return HAL_ERROR;
 8008d00:	e6fb      	b.n	8008afa <HAL_SPI_TransmitReceive+0x136>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008d02:	f853 1b04 	ldr.w	r1, [r3], #4
 8008d06:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008d08:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008d0a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008d0e:	3b02      	subs	r3, #2
 8008d10:	b29b      	uxth	r3, r3
 8008d12:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8008d16:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 8008d1a:	b2ad      	uxth	r5, r5
 8008d1c:	e72c      	b.n	8008b78 <HAL_SPI_TransmitReceive+0x1b4>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008d1e:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8008d22:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8008d24:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008d28:	3b01      	subs	r3, #1
 8008d2a:	b29b      	uxth	r3, r3
 8008d2c:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008d30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
          initial_RxXferCount = hspi->RxXferCount;
 8008d32:	f8b4 806a 	ldrh.w	r8, [r4, #106]	@ 0x6a
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008d36:	3301      	adds	r3, #1
          initial_RxXferCount = hspi->RxXferCount;
 8008d38:	fa1f f888 	uxth.w	r8, r8
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008d3c:	6663      	str	r3, [r4, #100]	@ 0x64
          initial_RxXferCount = hspi->RxXferCount;
 8008d3e:	e76a      	b.n	8008c16 <HAL_SPI_TransmitReceive+0x252>

08008d40 <HAL_SPI_Receive>:
{
 8008d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d44:	461d      	mov	r5, r3
 8008d46:	b082      	sub	sp, #8
 8008d48:	4604      	mov	r4, r0
 8008d4a:	4690      	mov	r8, r2
 8008d4c:	468a      	mov	sl, r1
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008d4e:	e9d0 9300 	ldrd	r9, r3, [r0]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008d52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008d56:	f000 8087 	beq.w	8008e68 <HAL_SPI_Receive+0x128>
  __HAL_LOCK(hspi);
 8008d5a:	f894 3080 	ldrb.w	r3, [r4, #128]	@ 0x80
 8008d5e:	2b01      	cmp	r3, #1
 8008d60:	d07d      	beq.n	8008e5e <HAL_SPI_Receive+0x11e>
 8008d62:	2301      	movs	r3, #1
 8008d64:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  tickstart = HAL_GetTick();
 8008d68:	f7fa fd5c 	bl	8003824 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8008d6c:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
  tickstart = HAL_GetTick();
 8008d70:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8008d72:	2b01      	cmp	r3, #1
 8008d74:	b2df      	uxtb	r7, r3
 8008d76:	d16f      	bne.n	8008e58 <HAL_SPI_Receive+0x118>
  if ((pData == NULL) || (Size == 0UL))
 8008d78:	f1ba 0f00 	cmp.w	sl, #0
 8008d7c:	f000 80da 	beq.w	8008f34 <HAL_SPI_Receive+0x1f4>
 8008d80:	fab8 f388 	clz	r3, r8
 8008d84:	095b      	lsrs	r3, r3, #5
 8008d86:	f1b8 0f00 	cmp.w	r8, #0
 8008d8a:	f000 80d3 	beq.w	8008f34 <HAL_SPI_Receive+0x1f4>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008d8e:	2204      	movs	r2, #4
  hspi->pTxBuffPtr  = NULL;
 8008d90:	65e3      	str	r3, [r4, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8008d92:	f8a4 3060 	strh.w	r3, [r4, #96]	@ 0x60
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008d96:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d9a:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  hspi->RxXferCount = Size;
 8008d9e:	f8a4 806a 	strh.w	r8, [r4, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8008da2:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
    SPI_1LINE_RX(hspi);
 8008da6:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008da8:	f8c4 a064 	str.w	sl, [r4, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8008dac:	f8a4 8068 	strh.w	r8, [r4, #104]	@ 0x68
  hspi->RxISR       = NULL;
 8008db0:	e9c4 331c 	strd	r3, r3, [r4, #112]	@ 0x70
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008db4:	68a3      	ldr	r3, [r4, #8]
 8008db6:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8008dba:	d103      	bne.n	8008dc4 <HAL_SPI_Receive+0x84>
    SPI_1LINE_RX(hspi);
 8008dbc:	680b      	ldr	r3, [r1, #0]
 8008dbe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008dc2:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008dc4:	684b      	ldr	r3, [r1, #4]
 8008dc6:	f36f 030f 	bfc	r3, #0, #16
 8008dca:	ea43 0308 	orr.w	r3, r3, r8
 8008dce:	604b      	str	r3, [r1, #4]
  __HAL_SPI_ENABLE(hspi);
 8008dd0:	680b      	ldr	r3, [r1, #0]
 8008dd2:	f043 0301 	orr.w	r3, r3, #1
 8008dd6:	600b      	str	r3, [r1, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008dd8:	6863      	ldr	r3, [r4, #4]
 8008dda:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008dde:	d103      	bne.n	8008de8 <HAL_SPI_Receive+0xa8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008de0:	680b      	ldr	r3, [r1, #0]
 8008de2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008de6:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008de8:	68e3      	ldr	r3, [r4, #12]
 8008dea:	2b0f      	cmp	r3, #15
 8008dec:	d84a      	bhi.n	8008e84 <HAL_SPI_Receive+0x144>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008dee:	2b07      	cmp	r3, #7
    while (hspi->RxXferCount > 0UL)
 8008df0:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008df4:	b29b      	uxth	r3, r3
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008df6:	f200 80a4 	bhi.w	8008f42 <HAL_SPI_Receive+0x202>
    while (hspi->RxXferCount > 0UL)
 8008dfa:	b983      	cbnz	r3, 8008e1e <HAL_SPI_Receive+0xde>
 8008dfc:	e07b      	b.n	8008ef6 <HAL_SPI_Receive+0x1b6>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008dfe:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8008e00:	f842 3b04 	str.w	r3, [r2], #4
          hspi->RxXferCount -= (uint16_t)4UL;
 8008e04:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008e08:	6662      	str	r2, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8008e0a:	3b04      	subs	r3, #4
 8008e0c:	b29b      	uxth	r3, r3
 8008e0e:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
    while (hspi->RxXferCount > 0UL)
 8008e12:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d06c      	beq.n	8008ef6 <HAL_SPI_Receive+0x1b6>
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8008e1c:	6821      	ldr	r1, [r4, #0]
 8008e1e:	694b      	ldr	r3, [r1, #20]
 8008e20:	f413 4860 	ands.w	r8, r3, #57344	@ 0xe000
 8008e24:	d05f      	beq.n	8008ee6 <HAL_SPI_Receive+0x1a6>
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008e26:	694a      	ldr	r2, [r1, #20]
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008e28:	6e63      	ldr	r3, [r4, #100]	@ 0x64
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008e2a:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008e2e:	461a      	mov	r2, r3
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008e30:	d1e5      	bne.n	8008dfe <HAL_SPI_Receive+0xbe>
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8008e32:	694a      	ldr	r2, [r1, #20]
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008e34:	4618      	mov	r0, r3
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8008e36:	f402 42c0 	and.w	r2, r2, #24576	@ 0x6000
 8008e3a:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8008e3e:	d96c      	bls.n	8008f1a <HAL_SPI_Receive+0x1da>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008e40:	f8b9 3030 	ldrh.w	r3, [r9, #48]	@ 0x30
 8008e44:	f820 3b02 	strh.w	r3, [r0], #2
          hspi->RxXferCount -= (uint16_t)2UL;
 8008e48:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e4c:	6660      	str	r0, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008e4e:	3b02      	subs	r3, #2
 8008e50:	b29b      	uxth	r3, r3
 8008e52:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
 8008e56:	e7dc      	b.n	8008e12 <HAL_SPI_Receive+0xd2>
    __HAL_UNLOCK(hspi);
 8008e58:	2300      	movs	r3, #0
 8008e5a:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  __HAL_LOCK(hspi);
 8008e5e:	2702      	movs	r7, #2
}
 8008e60:	4638      	mov	r0, r7
 8008e62:	b002      	add	sp, #8
 8008e64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008e68:	6883      	ldr	r3, [r0, #8]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	f47f af75 	bne.w	8008d5a <HAL_SPI_Receive+0x1a>
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008e70:	9500      	str	r5, [sp, #0]
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008e72:	2504      	movs	r5, #4
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008e74:	4613      	mov	r3, r2
 8008e76:	460a      	mov	r2, r1
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008e78:	f880 5081 	strb.w	r5, [r0, #129]	@ 0x81
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008e7c:	f7ff fda2 	bl	80089c4 <HAL_SPI_TransmitReceive>
 8008e80:	4607      	mov	r7, r0
 8008e82:	e7ed      	b.n	8008e60 <HAL_SPI_Receive+0x120>
    while (hspi->RxXferCount > 0UL)
 8008e84:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	b3a3      	cbz	r3, 8008ef6 <HAL_SPI_Receive+0x1b6>
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8008e8c:	f248 0908 	movw	r9, #32776	@ 0x8008
 8008e90:	e00f      	b.n	8008eb2 <HAL_SPI_Receive+0x172>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008e92:	6b09      	ldr	r1, [r1, #48]	@ 0x30
        hspi->RxXferCount--;
 8008e94:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008e98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
        hspi->RxXferCount--;
 8008e9a:	3a01      	subs	r2, #1
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008e9c:	f843 1b04 	str.w	r1, [r3], #4
        hspi->RxXferCount--;
 8008ea0:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008ea2:	6663      	str	r3, [r4, #100]	@ 0x64
        hspi->RxXferCount--;
 8008ea4:	f8a4 206a 	strh.w	r2, [r4, #106]	@ 0x6a
    while (hspi->RxXferCount > 0UL)
 8008ea8:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008eac:	b29b      	uxth	r3, r3
 8008eae:	b313      	cbz	r3, 8008ef6 <HAL_SPI_Receive+0x1b6>
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8008eb0:	6821      	ldr	r1, [r4, #0]
 8008eb2:	694b      	ldr	r3, [r1, #20]
 8008eb4:	ea13 0809 	ands.w	r8, r3, r9
 8008eb8:	d1eb      	bne.n	8008e92 <HAL_SPI_Receive+0x152>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008eba:	f7fa fcb3 	bl	8003824 <HAL_GetTick>
 8008ebe:	1b80      	subs	r0, r0, r6
 8008ec0:	42a8      	cmp	r0, r5
 8008ec2:	d3f1      	bcc.n	8008ea8 <HAL_SPI_Receive+0x168>
 8008ec4:	1c69      	adds	r1, r5, #1
 8008ec6:	d0ef      	beq.n	8008ea8 <HAL_SPI_Receive+0x168>
          SPI_CloseTransfer(hspi);
 8008ec8:	4620      	mov	r0, r4
 8008eca:	f7ff fb37 	bl	800853c <SPI_CloseTransfer>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008ece:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008ed2:	2201      	movs	r2, #1
          __HAL_UNLOCK(hspi);
 8008ed4:	f884 8080 	strb.w	r8, [r4, #128]	@ 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008ed8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008edc:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008ee0:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
          return HAL_ERROR;
 8008ee4:	e7bc      	b.n	8008e60 <HAL_SPI_Receive+0x120>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ee6:	f7fa fc9d 	bl	8003824 <HAL_GetTick>
 8008eea:	1b80      	subs	r0, r0, r6
 8008eec:	42a8      	cmp	r0, r5
 8008eee:	d390      	bcc.n	8008e12 <HAL_SPI_Receive+0xd2>
 8008ef0:	1c6b      	adds	r3, r5, #1
 8008ef2:	d08e      	beq.n	8008e12 <HAL_SPI_Receive+0xd2>
 8008ef4:	e7e8      	b.n	8008ec8 <HAL_SPI_Receive+0x188>
  SPI_CloseTransfer(hspi);
 8008ef6:	4620      	mov	r0, r4
 8008ef8:	f7ff fb20 	bl	800853c <SPI_CloseTransfer>
  hspi->State = HAL_SPI_STATE_READY;
 8008efc:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8008efe:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8008f00:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f04:	f8d4 7084 	ldr.w	r7, [r4, #132]	@ 0x84
  __HAL_UNLOCK(hspi);
 8008f08:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f0c:	1aff      	subs	r7, r7, r3
 8008f0e:	bf18      	it	ne
 8008f10:	2701      	movne	r7, #1
}
 8008f12:	4638      	mov	r0, r7
 8008f14:	b002      	add	sp, #8
 8008f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008f1a:	f891 2030 	ldrb.w	r2, [r1, #48]	@ 0x30
 8008f1e:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8008f20:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008f24:	3b01      	subs	r3, #1
 8008f26:	b29b      	uxth	r3, r3
 8008f28:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008f2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f2e:	3301      	adds	r3, #1
 8008f30:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount--;
 8008f32:	e76e      	b.n	8008e12 <HAL_SPI_Receive+0xd2>
    __HAL_UNLOCK(hspi);
 8008f34:	2300      	movs	r3, #0
}
 8008f36:	4638      	mov	r0, r7
    __HAL_UNLOCK(hspi);
 8008f38:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
}
 8008f3c:	b002      	add	sp, #8
 8008f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    while (hspi->RxXferCount > 0UL)
 8008f42:	b983      	cbnz	r3, 8008f66 <HAL_SPI_Receive+0x226>
 8008f44:	e7d7      	b.n	8008ef6 <HAL_SPI_Receive+0x1b6>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008f46:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8008f48:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008f4c:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008f4e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008f52:	3b02      	subs	r3, #2
 8008f54:	b29b      	uxth	r3, r3
 8008f56:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
    while (hspi->RxXferCount > 0UL)
 8008f5a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008f5e:	b29b      	uxth	r3, r3
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d0c8      	beq.n	8008ef6 <HAL_SPI_Receive+0x1b6>
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8008f64:	6821      	ldr	r1, [r4, #0]
 8008f66:	694b      	ldr	r3, [r1, #20]
 8008f68:	f413 4860 	ands.w	r8, r3, #57344	@ 0xe000
 8008f6c:	d011      	beq.n	8008f92 <HAL_SPI_Receive+0x252>
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008f6e:	694a      	ldr	r2, [r1, #20]
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008f70:	6e63      	ldr	r3, [r4, #100]	@ 0x64
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008f72:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008f76:	461a      	mov	r2, r3
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008f78:	d1e5      	bne.n	8008f46 <HAL_SPI_Receive+0x206>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008f7a:	f8b9 3030 	ldrh.w	r3, [r9, #48]	@ 0x30
 8008f7e:	f822 3b02 	strh.w	r3, [r2], #2
          hspi->RxXferCount--;
 8008f82:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008f86:	6662      	str	r2, [r4, #100]	@ 0x64
          hspi->RxXferCount--;
 8008f88:	3b01      	subs	r3, #1
 8008f8a:	b29b      	uxth	r3, r3
 8008f8c:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
 8008f90:	e7e3      	b.n	8008f5a <HAL_SPI_Receive+0x21a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f92:	f7fa fc47 	bl	8003824 <HAL_GetTick>
 8008f96:	1b80      	subs	r0, r0, r6
 8008f98:	42a8      	cmp	r0, r5
 8008f9a:	d3de      	bcc.n	8008f5a <HAL_SPI_Receive+0x21a>
 8008f9c:	1c6a      	adds	r2, r5, #1
 8008f9e:	d0dc      	beq.n	8008f5a <HAL_SPI_Receive+0x21a>
 8008fa0:	e792      	b.n	8008ec8 <HAL_SPI_Receive+0x188>
 8008fa2:	bf00      	nop

08008fa4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fa4:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008fa6:	4a1b      	ldr	r2, [pc, #108]	@ (8009014 <TIM_OC1_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fa8:	f023 0301 	bic.w	r3, r3, #1
{
 8008fac:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fae:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8008fb0:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008fb2:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008fb4:	6985      	ldr	r5, [r0, #24]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008fb6:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008fba:	402a      	ands	r2, r5
  tmpccmrx |= OC_Config->OCMode;
 8008fbc:	680d      	ldr	r5, [r1, #0]
 8008fbe:	432a      	orrs	r2, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008fc0:	688d      	ldr	r5, [r1, #8]
 8008fc2:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008fc4:	4d14      	ldr	r5, [pc, #80]	@ (8009018 <TIM_OC1_SetConfig+0x74>)
 8008fc6:	42a8      	cmp	r0, r5
 8008fc8:	d00e      	beq.n	8008fe8 <TIM_OC1_SetConfig+0x44>
 8008fca:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008fce:	42a8      	cmp	r0, r5
 8008fd0:	d00a      	beq.n	8008fe8 <TIM_OC1_SetConfig+0x44>
 8008fd2:	4e12      	ldr	r6, [pc, #72]	@ (800901c <TIM_OC1_SetConfig+0x78>)
 8008fd4:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 8008fd8:	42a8      	cmp	r0, r5
 8008fda:	bf18      	it	ne
 8008fdc:	42b0      	cmpne	r0, r6
 8008fde:	d003      	beq.n	8008fe8 <TIM_OC1_SetConfig+0x44>
 8008fe0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008fe4:	42a8      	cmp	r0, r5
 8008fe6:	d10d      	bne.n	8009004 <TIM_OC1_SetConfig+0x60>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008fe8:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8008fea:	f023 0308 	bic.w	r3, r3, #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008fee:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpccer |= OC_Config->OCNPolarity;
 8008ff2:	432b      	orrs	r3, r5
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008ff4:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpccer &= ~TIM_CCER_CC1NE;
 8008ff8:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8008ffc:	ea46 0c05 	orr.w	ip, r6, r5
 8009000:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009004:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8009006:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8009008:	6182      	str	r2, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800900a:	6341      	str	r1, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800900c:	6203      	str	r3, [r0, #32]
}
 800900e:	bc70      	pop	{r4, r5, r6}
 8009010:	4770      	bx	lr
 8009012:	bf00      	nop
 8009014:	fffeff8c 	.word	0xfffeff8c
 8009018:	40010000 	.word	0x40010000
 800901c:	40014000 	.word	0x40014000

08009020 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009020:	6a03      	ldr	r3, [r0, #32]
 8009022:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
{
 8009026:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009028:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800902a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800902c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800902e:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009030:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccmrx |= OC_Config->OCMode;
 8009034:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009036:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800903a:	432a      	orrs	r2, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800903c:	688d      	ldr	r5, [r1, #8]
 800903e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009042:	4d14      	ldr	r5, [pc, #80]	@ (8009094 <TIM_OC3_SetConfig+0x74>)
 8009044:	42a8      	cmp	r0, r5
 8009046:	d00f      	beq.n	8009068 <TIM_OC3_SetConfig+0x48>
 8009048:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800904c:	42a8      	cmp	r0, r5
 800904e:	d00b      	beq.n	8009068 <TIM_OC3_SetConfig+0x48>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009050:	4e11      	ldr	r6, [pc, #68]	@ (8009098 <TIM_OC3_SetConfig+0x78>)
 8009052:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 8009056:	42a8      	cmp	r0, r5
 8009058:	bf18      	it	ne
 800905a:	42b0      	cmpne	r0, r6
 800905c:	d00b      	beq.n	8009076 <TIM_OC3_SetConfig+0x56>
 800905e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8009062:	42a8      	cmp	r0, r5
 8009064:	d10f      	bne.n	8009086 <TIM_OC3_SetConfig+0x66>
 8009066:	e006      	b.n	8009076 <TIM_OC3_SetConfig+0x56>
    tmpccer &= ~TIM_CCER_CC3NP;
 8009068:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800906c:	68cd      	ldr	r5, [r1, #12]
 800906e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8009072:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009076:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800907a:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
 800907e:	ea46 0c05 	orr.w	ip, r6, r5
 8009082:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009086:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8009088:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800908a:	61c2      	str	r2, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800908c:	63c1      	str	r1, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800908e:	6203      	str	r3, [r0, #32]
}
 8009090:	bc70      	pop	{r4, r5, r6}
 8009092:	4770      	bx	lr
 8009094:	40010000 	.word	0x40010000
 8009098:	40014000 	.word	0x40014000

0800909c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800909c:	2800      	cmp	r0, #0
 800909e:	f000 8091 	beq.w	80091c4 <HAL_TIM_PWM_Init+0x128>
{
 80090a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80090a4:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80090a8:	4604      	mov	r4, r0
 80090aa:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	f000 8083 	beq.w	80091ba <HAL_TIM_PWM_Init+0x11e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80090b4:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80090b6:	2302      	movs	r3, #2
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80090b8:	4943      	ldr	r1, [pc, #268]	@ (80091c8 <HAL_TIM_PWM_Init+0x12c>)
 80090ba:	4844      	ldr	r0, [pc, #272]	@ (80091cc <HAL_TIM_PWM_Init+0x130>)
 80090bc:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80090c0:	eba2 0101 	sub.w	r1, r2, r1
  htim->State = HAL_TIM_STATE_BUSY;
 80090c4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80090c8:	eba2 0e00 	sub.w	lr, r2, r0
  tmpcr1 = TIMx->CR1;
 80090cc:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80090ce:	fab1 f181 	clz	r1, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80090d2:	69a7      	ldr	r7, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80090d4:	fabe fe8e 	clz	lr, lr
  TIMx->ARR = (uint32_t)Structure->Period ;
 80090d8:	68e6      	ldr	r6, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80090da:	ea4f 1151 	mov.w	r1, r1, lsr #5
  TIMx->PSC = Structure->Prescaler;
 80090de:	6865      	ldr	r5, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80090e0:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 80090e4:	d020      	beq.n	8009128 <HAL_TIM_PWM_Init+0x8c>
 80090e6:	b9f9      	cbnz	r1, 8009128 <HAL_TIM_PWM_Init+0x8c>
 80090e8:	f8df c0f0 	ldr.w	ip, [pc, #240]	@ 80091dc <HAL_TIM_PWM_Init+0x140>
 80090ec:	4562      	cmp	r2, ip
 80090ee:	d04b      	beq.n	8009188 <HAL_TIM_PWM_Init+0xec>
 80090f0:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80090f4:	4562      	cmp	r2, ip
 80090f6:	d047      	beq.n	8009188 <HAL_TIM_PWM_Init+0xec>
 80090f8:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80090fc:	4562      	cmp	r2, ip
 80090fe:	d013      	beq.n	8009128 <HAL_TIM_PWM_Init+0x8c>
 8009100:	f1be 0f00 	cmp.w	lr, #0
 8009104:	d110      	bne.n	8009128 <HAL_TIM_PWM_Init+0x8c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009106:	4832      	ldr	r0, [pc, #200]	@ (80091d0 <HAL_TIM_PWM_Init+0x134>)
 8009108:	4932      	ldr	r1, [pc, #200]	@ (80091d4 <HAL_TIM_PWM_Init+0x138>)
 800910a:	428a      	cmp	r2, r1
 800910c:	bf18      	it	ne
 800910e:	4282      	cmpne	r2, r0
 8009110:	d03e      	beq.n	8009190 <HAL_TIM_PWM_Init+0xf4>
 8009112:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009116:	428a      	cmp	r2, r1
 8009118:	d03a      	beq.n	8009190 <HAL_TIM_PWM_Init+0xf4>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800911a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800911e:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8009120:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009122:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009124:	6295      	str	r5, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009126:	e013      	b.n	8009150 <HAL_TIM_PWM_Init+0xb4>
    tmpcr1 |= Structure->CounterMode;
 8009128:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800912a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800912e:	4303      	orrs	r3, r0
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009130:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009132:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009136:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009138:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800913c:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 800913e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009140:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009142:	6295      	str	r5, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009144:	b911      	cbnz	r1, 800914c <HAL_TIM_PWM_Init+0xb0>
 8009146:	f1be 0f00 	cmp.w	lr, #0
 800914a:	d02b      	beq.n	80091a4 <HAL_TIM_PWM_Init+0x108>
    TIMx->RCR = Structure->RepetitionCounter;
 800914c:	6963      	ldr	r3, [r4, #20]
 800914e:	6313      	str	r3, [r2, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8009150:	2301      	movs	r3, #1
  return HAL_OK;
 8009152:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 8009154:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009156:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800915a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800915e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8009162:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8009166:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800916a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800916e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009172:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8009176:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800917a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800917e:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8009182:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8009186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009188:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800918c:	68a1      	ldr	r1, [r4, #8]
 800918e:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009190:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009192:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009196:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009198:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800919c:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 800919e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80091a0:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80091a2:	6295      	str	r5, [r2, #40]	@ 0x28
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80091a4:	490c      	ldr	r1, [pc, #48]	@ (80091d8 <HAL_TIM_PWM_Init+0x13c>)
 80091a6:	4b0a      	ldr	r3, [pc, #40]	@ (80091d0 <HAL_TIM_PWM_Init+0x134>)
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80091a8:	429a      	cmp	r2, r3
 80091aa:	bf18      	it	ne
 80091ac:	428a      	cmpne	r2, r1
 80091ae:	d0cd      	beq.n	800914c <HAL_TIM_PWM_Init+0xb0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80091b0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80091b4:	429a      	cmp	r2, r3
 80091b6:	d0c9      	beq.n	800914c <HAL_TIM_PWM_Init+0xb0>
 80091b8:	e7ca      	b.n	8009150 <HAL_TIM_PWM_Init+0xb4>
    htim->Lock = HAL_UNLOCKED;
 80091ba:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80091be:	f002 f89b 	bl	800b2f8 <HAL_TIM_PWM_MspInit>
 80091c2:	e777      	b.n	80090b4 <HAL_TIM_PWM_Init+0x18>
    return HAL_ERROR;
 80091c4:	2001      	movs	r0, #1
}
 80091c6:	4770      	bx	lr
 80091c8:	40010000 	.word	0x40010000
 80091cc:	40010400 	.word	0x40010400
 80091d0:	40014000 	.word	0x40014000
 80091d4:	40014400 	.word	0x40014400
 80091d8:	40014800 	.word	0x40014800
 80091dc:	40000400 	.word	0x40000400

080091e0 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80091e0:	4770      	bx	lr
 80091e2:	bf00      	nop

080091e4 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80091e4:	4770      	bx	lr
 80091e6:	bf00      	nop

080091e8 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80091e8:	4770      	bx	lr
 80091ea:	bf00      	nop

080091ec <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80091ec:	4770      	bx	lr
 80091ee:	bf00      	nop

080091f0 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80091f0:	6803      	ldr	r3, [r0, #0]
 80091f2:	691a      	ldr	r2, [r3, #16]
 80091f4:	0791      	lsls	r1, r2, #30
{
 80091f6:	b510      	push	{r4, lr}
 80091f8:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80091fa:	d502      	bpl.n	8009202 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80091fc:	68da      	ldr	r2, [r3, #12]
 80091fe:	0792      	lsls	r2, r2, #30
 8009200:	d468      	bmi.n	80092d4 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009202:	691a      	ldr	r2, [r3, #16]
 8009204:	0752      	lsls	r2, r2, #29
 8009206:	d502      	bpl.n	800920e <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009208:	68da      	ldr	r2, [r3, #12]
 800920a:	0750      	lsls	r0, r2, #29
 800920c:	d44f      	bmi.n	80092ae <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800920e:	691a      	ldr	r2, [r3, #16]
 8009210:	0711      	lsls	r1, r2, #28
 8009212:	d502      	bpl.n	800921a <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009214:	68da      	ldr	r2, [r3, #12]
 8009216:	0712      	lsls	r2, r2, #28
 8009218:	d437      	bmi.n	800928a <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800921a:	691a      	ldr	r2, [r3, #16]
 800921c:	06d0      	lsls	r0, r2, #27
 800921e:	d502      	bpl.n	8009226 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009220:	68da      	ldr	r2, [r3, #12]
 8009222:	06d1      	lsls	r1, r2, #27
 8009224:	d41e      	bmi.n	8009264 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009226:	691a      	ldr	r2, [r3, #16]
 8009228:	07d2      	lsls	r2, r2, #31
 800922a:	d502      	bpl.n	8009232 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800922c:	68da      	ldr	r2, [r3, #12]
 800922e:	07d0      	lsls	r0, r2, #31
 8009230:	d469      	bmi.n	8009306 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009232:	691a      	ldr	r2, [r3, #16]
 8009234:	0611      	lsls	r1, r2, #24
 8009236:	d502      	bpl.n	800923e <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009238:	68da      	ldr	r2, [r3, #12]
 800923a:	0612      	lsls	r2, r2, #24
 800923c:	d46b      	bmi.n	8009316 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800923e:	691a      	ldr	r2, [r3, #16]
 8009240:	05d0      	lsls	r0, r2, #23
 8009242:	d502      	bpl.n	800924a <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009244:	68da      	ldr	r2, [r3, #12]
 8009246:	0611      	lsls	r1, r2, #24
 8009248:	d46d      	bmi.n	8009326 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800924a:	691a      	ldr	r2, [r3, #16]
 800924c:	0652      	lsls	r2, r2, #25
 800924e:	d502      	bpl.n	8009256 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009250:	68da      	ldr	r2, [r3, #12]
 8009252:	0650      	lsls	r0, r2, #25
 8009254:	d46f      	bmi.n	8009336 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009256:	691a      	ldr	r2, [r3, #16]
 8009258:	0691      	lsls	r1, r2, #26
 800925a:	d502      	bpl.n	8009262 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800925c:	68da      	ldr	r2, [r3, #12]
 800925e:	0692      	lsls	r2, r2, #26
 8009260:	d449      	bmi.n	80092f6 <HAL_TIM_IRQHandler+0x106>
}
 8009262:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009264:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009268:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800926a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800926c:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800926e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009270:	69db      	ldr	r3, [r3, #28]
 8009272:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8009276:	d16f      	bne.n	8009358 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009278:	f7ff ffb2 	bl	80091e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800927c:	4620      	mov	r0, r4
 800927e:	f7ff ffb3 	bl	80091e8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009282:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009284:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009286:	7722      	strb	r2, [r4, #28]
 8009288:	e7cd      	b.n	8009226 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800928a:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800928e:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8009290:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009292:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009294:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009296:	69db      	ldr	r3, [r3, #28]
 8009298:	079b      	lsls	r3, r3, #30
 800929a:	d15a      	bne.n	8009352 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800929c:	f7ff ffa0 	bl	80091e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092a0:	4620      	mov	r0, r4
 80092a2:	f7ff ffa1 	bl	80091e8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092a6:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80092a8:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092aa:	7722      	strb	r2, [r4, #28]
 80092ac:	e7b5      	b.n	800921a <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80092ae:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80092b2:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80092b4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80092b6:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80092b8:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80092ba:	699b      	ldr	r3, [r3, #24]
 80092bc:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80092c0:	d144      	bne.n	800934c <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80092c2:	f7ff ff8d 	bl	80091e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092c6:	4620      	mov	r0, r4
 80092c8:	f7ff ff8e 	bl	80091e8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092cc:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80092ce:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092d0:	7722      	strb	r2, [r4, #28]
 80092d2:	e79c      	b.n	800920e <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80092d4:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80092d8:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80092da:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80092dc:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80092de:	699b      	ldr	r3, [r3, #24]
 80092e0:	0799      	lsls	r1, r3, #30
 80092e2:	d130      	bne.n	8009346 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80092e4:	f7ff ff7c 	bl	80091e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092e8:	4620      	mov	r0, r4
 80092ea:	f7ff ff7d 	bl	80091e8 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092ee:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80092f0:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092f2:	7722      	strb	r2, [r4, #28]
 80092f4:	e785      	b.n	8009202 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80092f6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80092fa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80092fc:	611a      	str	r2, [r3, #16]
}
 80092fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8009302:	f000 baa3 	b.w	800984c <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009306:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800930a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800930c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800930e:	f7f8 ff4f 	bl	80021b0 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009312:	6823      	ldr	r3, [r4, #0]
 8009314:	e78d      	b.n	8009232 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009316:	f06f 0280 	mvn.w	r2, #128	@ 0x80
      HAL_TIMEx_BreakCallback(htim);
 800931a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800931c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800931e:	f000 fa97 	bl	8009850 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009322:	6823      	ldr	r3, [r4, #0]
 8009324:	e78b      	b.n	800923e <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009326:	f46f 7280 	mvn.w	r2, #256	@ 0x100
      HAL_TIMEx_Break2Callback(htim);
 800932a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800932c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800932e:	f000 fa91 	bl	8009854 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009332:	6823      	ldr	r3, [r4, #0]
 8009334:	e789      	b.n	800924a <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009336:	f06f 0240 	mvn.w	r2, #64	@ 0x40
      HAL_TIM_TriggerCallback(htim);
 800933a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800933c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800933e:	f7ff ff55 	bl	80091ec <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009342:	6823      	ldr	r3, [r4, #0]
 8009344:	e787      	b.n	8009256 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 8009346:	f7ff ff4d 	bl	80091e4 <HAL_TIM_IC_CaptureCallback>
 800934a:	e7d0      	b.n	80092ee <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800934c:	f7ff ff4a 	bl	80091e4 <HAL_TIM_IC_CaptureCallback>
 8009350:	e7bc      	b.n	80092cc <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8009352:	f7ff ff47 	bl	80091e4 <HAL_TIM_IC_CaptureCallback>
 8009356:	e7a6      	b.n	80092a6 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 8009358:	f7ff ff44 	bl	80091e4 <HAL_TIM_IC_CaptureCallback>
 800935c:	e791      	b.n	8009282 <HAL_TIM_IRQHandler+0x92>
 800935e:	bf00      	nop

08009360 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009360:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009362:	4a1d      	ldr	r2, [pc, #116]	@ (80093d8 <TIM_OC2_SetConfig+0x78>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009364:	f023 0310 	bic.w	r3, r3, #16
{
 8009368:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800936a:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800936c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800936e:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8009370:	6985      	ldr	r5, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8009372:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009376:	402a      	ands	r2, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009378:	680d      	ldr	r5, [r1, #0]
 800937a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800937e:	688d      	ldr	r5, [r1, #8]
 8009380:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009384:	4d15      	ldr	r5, [pc, #84]	@ (80093dc <TIM_OC2_SetConfig+0x7c>)
 8009386:	42a8      	cmp	r0, r5
 8009388:	d00f      	beq.n	80093aa <TIM_OC2_SetConfig+0x4a>
 800938a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800938e:	42a8      	cmp	r0, r5
 8009390:	d00b      	beq.n	80093aa <TIM_OC2_SetConfig+0x4a>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009392:	4e13      	ldr	r6, [pc, #76]	@ (80093e0 <TIM_OC2_SetConfig+0x80>)
 8009394:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 8009398:	42a8      	cmp	r0, r5
 800939a:	bf18      	it	ne
 800939c:	42b0      	cmpne	r0, r6
 800939e:	d00b      	beq.n	80093b8 <TIM_OC2_SetConfig+0x58>
 80093a0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80093a4:	42a8      	cmp	r0, r5
 80093a6:	d10f      	bne.n	80093c8 <TIM_OC2_SetConfig+0x68>
 80093a8:	e006      	b.n	80093b8 <TIM_OC2_SetConfig+0x58>
    tmpccer &= ~TIM_CCER_CC2NP;
 80093aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80093ae:	68cd      	ldr	r5, [r1, #12]
 80093b0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80093b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80093b8:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80093bc:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
 80093c0:	ea46 0c05 	orr.w	ip, r6, r5
 80093c4:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 80093c8:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80093ca:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80093cc:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80093ce:	6381      	str	r1, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80093d0:	6203      	str	r3, [r0, #32]
}
 80093d2:	bc70      	pop	{r4, r5, r6}
 80093d4:	4770      	bx	lr
 80093d6:	bf00      	nop
 80093d8:	feff8cff 	.word	0xfeff8cff
 80093dc:	40010000 	.word	0x40010000
 80093e0:	40014000 	.word	0x40014000

080093e4 <HAL_TIM_PWM_ConfigChannel>:
{
 80093e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80093e6:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80093ea:	2b01      	cmp	r3, #1
 80093ec:	f000 8119 	beq.w	8009622 <HAL_TIM_PWM_ConfigChannel+0x23e>
 80093f0:	2301      	movs	r3, #1
 80093f2:	4604      	mov	r4, r0
 80093f4:	460d      	mov	r5, r1
 80093f6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 80093fa:	2a14      	cmp	r2, #20
 80093fc:	d851      	bhi.n	80094a2 <HAL_TIM_PWM_ConfigChannel+0xbe>
 80093fe:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009402:	0095      	.short	0x0095
 8009404:	00500050 	.word	0x00500050
 8009408:	00a90050 	.word	0x00a90050
 800940c:	00500050 	.word	0x00500050
 8009410:	00be0050 	.word	0x00be0050
 8009414:	00500050 	.word	0x00500050
 8009418:	00150050 	.word	0x00150050
 800941c:	00500050 	.word	0x00500050
 8009420:	00d20050 	.word	0x00d20050
 8009424:	00500050 	.word	0x00500050
 8009428:	00550050 	.word	0x00550050
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800942c:	6803      	ldr	r3, [r0, #0]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800942e:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009430:	6a1a      	ldr	r2, [r3, #32]
 8009432:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009436:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8009438:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800943a:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 800943c:	69d9      	ldr	r1, [r3, #28]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800943e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009442:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009446:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800944a:	68ae      	ldr	r6, [r5, #8]
 800944c:	ea42 3206 	orr.w	r2, r2, r6, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009450:	4e75      	ldr	r6, [pc, #468]	@ (8009628 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8009452:	42b3      	cmp	r3, r6
 8009454:	d00e      	beq.n	8009474 <HAL_TIM_PWM_ConfigChannel+0x90>
 8009456:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800945a:	42b3      	cmp	r3, r6
 800945c:	d00a      	beq.n	8009474 <HAL_TIM_PWM_ConfigChannel+0x90>
 800945e:	4f73      	ldr	r7, [pc, #460]	@ (800962c <HAL_TIM_PWM_ConfigChannel+0x248>)
 8009460:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 8009464:	42b3      	cmp	r3, r6
 8009466:	bf18      	it	ne
 8009468:	42bb      	cmpne	r3, r7
 800946a:	d003      	beq.n	8009474 <HAL_TIM_PWM_ConfigChannel+0x90>
 800946c:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8009470:	42b3      	cmp	r3, r6
 8009472:	d104      	bne.n	800947e <HAL_TIM_PWM_ConfigChannel+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009474:	f420 4080 	bic.w	r0, r0, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009478:	696e      	ldr	r6, [r5, #20]
 800947a:	ea40 1086 	orr.w	r0, r0, r6, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800947e:	6058      	str	r0, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009480:	6868      	ldr	r0, [r5, #4]
  TIMx->CCMR2 = tmpccmrx;
 8009482:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009484:	6929      	ldr	r1, [r5, #16]
  TIMx->CCR4 = OC_Config->Pulse;
 8009486:	6418      	str	r0, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009488:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800948a:	69da      	ldr	r2, [r3, #28]
 800948c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009490:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009492:	69da      	ldr	r2, [r3, #28]
 8009494:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009498:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800949a:	69da      	ldr	r2, [r3, #28]
 800949c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80094a0:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 80094a2:	2300      	movs	r3, #0
  return HAL_OK;
 80094a4:	4618      	mov	r0, r3
  __HAL_UNLOCK(htim);
 80094a6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80094aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80094ac:	6803      	ldr	r3, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094ae:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80094b0:	6a1a      	ldr	r2, [r3, #32]
 80094b2:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80094b6:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80094b8:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80094ba:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80094bc:	6d59      	ldr	r1, [r3, #84]	@ 0x54

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80094be:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80094c2:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094c6:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80094ca:	68ae      	ldr	r6, [r5, #8]
 80094cc:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094d0:	4e55      	ldr	r6, [pc, #340]	@ (8009628 <HAL_TIM_PWM_ConfigChannel+0x244>)
 80094d2:	42b3      	cmp	r3, r6
 80094d4:	d00e      	beq.n	80094f4 <HAL_TIM_PWM_ConfigChannel+0x110>
 80094d6:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80094da:	42b3      	cmp	r3, r6
 80094dc:	d00a      	beq.n	80094f4 <HAL_TIM_PWM_ConfigChannel+0x110>
 80094de:	4f53      	ldr	r7, [pc, #332]	@ (800962c <HAL_TIM_PWM_ConfigChannel+0x248>)
 80094e0:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 80094e4:	42b3      	cmp	r3, r6
 80094e6:	bf18      	it	ne
 80094e8:	42bb      	cmpne	r3, r7
 80094ea:	d003      	beq.n	80094f4 <HAL_TIM_PWM_ConfigChannel+0x110>
 80094ec:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80094f0:	42b3      	cmp	r3, r6
 80094f2:	d104      	bne.n	80094fe <HAL_TIM_PWM_ConfigChannel+0x11a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80094f4:	f420 3000 	bic.w	r0, r0, #131072	@ 0x20000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80094f8:	696e      	ldr	r6, [r5, #20]
 80094fa:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094fe:	6058      	str	r0, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009500:	6868      	ldr	r0, [r5, #4]
  TIMx->CCMR3 = tmpccmrx;
 8009502:	6559      	str	r1, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009504:	6929      	ldr	r1, [r5, #16]
  TIMx->CCR6 = OC_Config->Pulse;
 8009506:	65d8      	str	r0, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009508:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800950a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800950c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009510:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009512:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009514:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009518:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800951a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800951c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8009520:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(htim);
 8009522:	2300      	movs	r3, #0
  return HAL_OK;
 8009524:	4618      	mov	r0, r3
  __HAL_UNLOCK(htim);
 8009526:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  return HAL_OK;
 800952a:	e7be      	b.n	80094aa <HAL_TIM_PWM_ConfigChannel+0xc6>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800952c:	6800      	ldr	r0, [r0, #0]
 800952e:	f7ff fd39 	bl	8008fa4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009532:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009534:	6983      	ldr	r3, [r0, #24]
 8009536:	f043 0308 	orr.w	r3, r3, #8
 800953a:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800953c:	6983      	ldr	r3, [r0, #24]
 800953e:	f023 0304 	bic.w	r3, r3, #4
 8009542:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009544:	6983      	ldr	r3, [r0, #24]
 8009546:	4313      	orrs	r3, r2
 8009548:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 800954a:	2300      	movs	r3, #0
  return HAL_OK;
 800954c:	4618      	mov	r0, r3
  __HAL_UNLOCK(htim);
 800954e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  return HAL_OK;
 8009552:	e7aa      	b.n	80094aa <HAL_TIM_PWM_ConfigChannel+0xc6>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009554:	6800      	ldr	r0, [r0, #0]
 8009556:	f7ff ff03 	bl	8009360 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800955a:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800955c:	6983      	ldr	r3, [r0, #24]
 800955e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009562:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009564:	6983      	ldr	r3, [r0, #24]
 8009566:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800956a:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800956c:	6983      	ldr	r3, [r0, #24]
 800956e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8009572:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 8009574:	2300      	movs	r3, #0
  return HAL_OK;
 8009576:	4618      	mov	r0, r3
  __HAL_UNLOCK(htim);
 8009578:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  return HAL_OK;
 800957c:	e795      	b.n	80094aa <HAL_TIM_PWM_ConfigChannel+0xc6>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800957e:	6800      	ldr	r0, [r0, #0]
 8009580:	f7ff fd4e 	bl	8009020 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009584:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009586:	69c3      	ldr	r3, [r0, #28]
 8009588:	f043 0308 	orr.w	r3, r3, #8
 800958c:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800958e:	69c3      	ldr	r3, [r0, #28]
 8009590:	f023 0304 	bic.w	r3, r3, #4
 8009594:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009596:	69c3      	ldr	r3, [r0, #28]
 8009598:	4313      	orrs	r3, r2
 800959a:	61c3      	str	r3, [r0, #28]
  __HAL_UNLOCK(htim);
 800959c:	2300      	movs	r3, #0
  return HAL_OK;
 800959e:	4618      	mov	r0, r3
  __HAL_UNLOCK(htim);
 80095a0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  return HAL_OK;
 80095a4:	e781      	b.n	80094aa <HAL_TIM_PWM_ConfigChannel+0xc6>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80095a6:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 80095a8:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80095aa:	6a1a      	ldr	r2, [r3, #32]
 80095ac:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80095b0:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80095b2:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80095b4:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80095b6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
  tmpccer &= ~TIM_CCER_CC5P;
 80095b8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80095bc:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 80095c0:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80095c2:	68ae      	ldr	r6, [r5, #8]
 80095c4:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095c8:	4e17      	ldr	r6, [pc, #92]	@ (8009628 <HAL_TIM_PWM_ConfigChannel+0x244>)
 80095ca:	42b3      	cmp	r3, r6
 80095cc:	d00e      	beq.n	80095ec <HAL_TIM_PWM_ConfigChannel+0x208>
 80095ce:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80095d2:	42b3      	cmp	r3, r6
 80095d4:	d00a      	beq.n	80095ec <HAL_TIM_PWM_ConfigChannel+0x208>
 80095d6:	4f15      	ldr	r7, [pc, #84]	@ (800962c <HAL_TIM_PWM_ConfigChannel+0x248>)
 80095d8:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 80095dc:	42b3      	cmp	r3, r6
 80095de:	bf18      	it	ne
 80095e0:	42bb      	cmpne	r3, r7
 80095e2:	d003      	beq.n	80095ec <HAL_TIM_PWM_ConfigChannel+0x208>
 80095e4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80095e8:	42b3      	cmp	r3, r6
 80095ea:	d104      	bne.n	80095f6 <HAL_TIM_PWM_ConfigChannel+0x212>
    tmpcr2 &= ~TIM_CR2_OIS5;
 80095ec:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80095f0:	696e      	ldr	r6, [r5, #20]
 80095f2:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 80095f6:	6058      	str	r0, [r3, #4]
  TIMx->CCR5 = OC_Config->Pulse;
 80095f8:	6868      	ldr	r0, [r5, #4]
  TIMx->CCMR3 = tmpccmrx;
 80095fa:	6559      	str	r1, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80095fc:	6929      	ldr	r1, [r5, #16]
  TIMx->CCR5 = OC_Config->Pulse;
 80095fe:	6598      	str	r0, [r3, #88]	@ 0x58
  TIMx->CCER = tmpccer;
 8009600:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009602:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009604:	f042 0208 	orr.w	r2, r2, #8
 8009608:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800960a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800960c:	f022 0204 	bic.w	r2, r2, #4
 8009610:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009612:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009614:	430a      	orrs	r2, r1
 8009616:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(htim);
 8009618:	2300      	movs	r3, #0
  return HAL_OK;
 800961a:	4618      	mov	r0, r3
  __HAL_UNLOCK(htim);
 800961c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  return HAL_OK;
 8009620:	e743      	b.n	80094aa <HAL_TIM_PWM_ConfigChannel+0xc6>
  __HAL_LOCK(htim);
 8009622:	2002      	movs	r0, #2
}
 8009624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009626:	bf00      	nop
 8009628:	40010000 	.word	0x40010000
 800962c:	40014000 	.word	0x40014000

08009630 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8009630:	2900      	cmp	r1, #0
 8009632:	d149      	bne.n	80096c8 <HAL_TIMEx_PWMN_Start+0x98>
 8009634:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 8009638:	2b01      	cmp	r3, #1
 800963a:	d151      	bne.n	80096e0 <HAL_TIMEx_PWMN_Start+0xb0>
 800963c:	2302      	movs	r3, #2
 800963e:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 8009642:	6803      	ldr	r3, [r0, #0]
 8009644:	f001 011f 	and.w	r1, r1, #31
 8009648:	4a2e      	ldr	r2, [pc, #184]	@ (8009704 <HAL_TIMEx_PWMN_Start+0xd4>)
 800964a:	2004      	movs	r0, #4
 800964c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009650:	bf18      	it	ne
 8009652:	4293      	cmpne	r3, r2
 8009654:	fa00 f101 	lsl.w	r1, r0, r1
 8009658:	482b      	ldr	r0, [pc, #172]	@ (8009708 <HAL_TIMEx_PWMN_Start+0xd8>)
 800965a:	bf0c      	ite	eq
 800965c:	2201      	moveq	r2, #1
 800965e:	2200      	movne	r2, #0
 8009660:	b430      	push	{r4, r5}
 8009662:	6a1c      	ldr	r4, [r3, #32]
 8009664:	4d29      	ldr	r5, [pc, #164]	@ (800970c <HAL_TIMEx_PWMN_Start+0xdc>)
 8009666:	ea24 0401 	bic.w	r4, r4, r1
 800966a:	42ab      	cmp	r3, r5
 800966c:	bf08      	it	eq
 800966e:	f042 0201 	orreq.w	r2, r2, #1
 8009672:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8009676:	621c      	str	r4, [r3, #32]
 8009678:	6a1c      	ldr	r4, [r3, #32]
 800967a:	42ab      	cmp	r3, r5
 800967c:	bf08      	it	eq
 800967e:	f042 0201 	orreq.w	r2, r2, #1
 8009682:	4321      	orrs	r1, r4
 8009684:	4283      	cmp	r3, r0
 8009686:	bf08      	it	eq
 8009688:	f042 0201 	orreq.w	r2, r2, #1
 800968c:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8009690:	6219      	str	r1, [r3, #32]
 8009692:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8009694:	4283      	cmp	r3, r0
 8009696:	bf08      	it	eq
 8009698:	f042 0201 	orreq.w	r2, r2, #1
 800969c:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 80096a0:	6459      	str	r1, [r3, #68]	@ 0x44
 80096a2:	b912      	cbnz	r2, 80096aa <HAL_TIMEx_PWMN_Start+0x7a>
 80096a4:	4a1a      	ldr	r2, [pc, #104]	@ (8009710 <HAL_TIMEx_PWMN_Start+0xe0>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d107      	bne.n	80096ba <HAL_TIMEx_PWMN_Start+0x8a>
 80096aa:	6899      	ldr	r1, [r3, #8]
 80096ac:	4a19      	ldr	r2, [pc, #100]	@ (8009714 <HAL_TIMEx_PWMN_Start+0xe4>)
 80096ae:	400a      	ands	r2, r1
 80096b0:	2a06      	cmp	r2, #6
 80096b2:	d006      	beq.n	80096c2 <HAL_TIMEx_PWMN_Start+0x92>
 80096b4:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80096b8:	d003      	beq.n	80096c2 <HAL_TIMEx_PWMN_Start+0x92>
 80096ba:	681a      	ldr	r2, [r3, #0]
 80096bc:	f042 0201 	orr.w	r2, r2, #1
 80096c0:	601a      	str	r2, [r3, #0]
 80096c2:	2000      	movs	r0, #0
 80096c4:	bc30      	pop	{r4, r5}
 80096c6:	4770      	bx	lr
 80096c8:	2904      	cmp	r1, #4
 80096ca:	d00b      	beq.n	80096e4 <HAL_TIMEx_PWMN_Start+0xb4>
 80096cc:	2908      	cmp	r1, #8
 80096ce:	d011      	beq.n	80096f4 <HAL_TIMEx_PWMN_Start+0xc4>
 80096d0:	f890 3047 	ldrb.w	r3, [r0, #71]	@ 0x47
 80096d4:	2b01      	cmp	r3, #1
 80096d6:	d103      	bne.n	80096e0 <HAL_TIMEx_PWMN_Start+0xb0>
 80096d8:	2302      	movs	r3, #2
 80096da:	f880 3047 	strb.w	r3, [r0, #71]	@ 0x47
 80096de:	e7b0      	b.n	8009642 <HAL_TIMEx_PWMN_Start+0x12>
 80096e0:	2001      	movs	r0, #1
 80096e2:	4770      	bx	lr
 80096e4:	f890 3045 	ldrb.w	r3, [r0, #69]	@ 0x45
 80096e8:	2b01      	cmp	r3, #1
 80096ea:	d1f9      	bne.n	80096e0 <HAL_TIMEx_PWMN_Start+0xb0>
 80096ec:	2302      	movs	r3, #2
 80096ee:	f880 3045 	strb.w	r3, [r0, #69]	@ 0x45
 80096f2:	e7a6      	b.n	8009642 <HAL_TIMEx_PWMN_Start+0x12>
 80096f4:	f890 3046 	ldrb.w	r3, [r0, #70]	@ 0x46
 80096f8:	2b01      	cmp	r3, #1
 80096fa:	d1f1      	bne.n	80096e0 <HAL_TIMEx_PWMN_Start+0xb0>
 80096fc:	2302      	movs	r3, #2
 80096fe:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
 8009702:	e79e      	b.n	8009642 <HAL_TIMEx_PWMN_Start+0x12>
 8009704:	40010000 	.word	0x40010000
 8009708:	40000c00 	.word	0x40000c00
 800970c:	40000400 	.word	0x40000400
 8009710:	40001800 	.word	0x40001800
 8009714:	00010007 	.word	0x00010007

08009718 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009718:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800971c:	2b01      	cmp	r3, #1
 800971e:	d045      	beq.n	80097ac <HAL_TIMEx_MasterConfigSynchronization+0x94>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009720:	6803      	ldr	r3, [r0, #0]
 8009722:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8009724:	2002      	movs	r0, #2
{
 8009726:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009728:	4d21      	ldr	r5, [pc, #132]	@ (80097b0 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
  htim->State = HAL_TIM_STATE_BUSY;
 800972a:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800972e:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 8009730:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8009732:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009734:	d023      	beq.n	800977e <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8009736:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800973a:	42ab      	cmp	r3, r5
 800973c:	d01f      	beq.n	800977e <HAL_TIMEx_MasterConfigSynchronization+0x66>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800973e:	4d1d      	ldr	r5, [pc, #116]	@ (80097b4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8009740:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009744:	42ab      	cmp	r3, r5
 8009746:	bf18      	it	ne
 8009748:	f1b3 4f80 	cmpne.w	r3, #1073741824	@ 0x40000000
 800974c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8009750:	bf0c      	ite	eq
 8009752:	f04f 0c01 	moveq.w	ip, #1
 8009756:	f04f 0c00 	movne.w	ip, #0
 800975a:	42ab      	cmp	r3, r5
 800975c:	bf08      	it	eq
 800975e:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009762:	680d      	ldr	r5, [r1, #0]
 8009764:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009766:	4d14      	ldr	r5, [pc, #80]	@ (80097b8 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
  htim->Instance->CR2 = tmpcr2;
 8009768:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800976a:	42ab      	cmp	r3, r5
 800976c:	bf14      	ite	ne
 800976e:	4660      	movne	r0, ip
 8009770:	f04c 0001 	orreq.w	r0, ip, #1
 8009774:	b960      	cbnz	r0, 8009790 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8009776:	4811      	ldr	r0, [pc, #68]	@ (80097bc <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8009778:	4283      	cmp	r3, r0
 800977a:	d009      	beq.n	8009790 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 800977c:	e00d      	b.n	800979a <HAL_TIMEx_MasterConfigSynchronization+0x82>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800977e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009780:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009784:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009786:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8009788:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800978c:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 800978e:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009790:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009792:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009796:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009798:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800979a:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800979c:	2101      	movs	r1, #1

  return HAL_OK;
 800979e:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 80097a0:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80097a4:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 80097a8:	bc30      	pop	{r4, r5}
 80097aa:	4770      	bx	lr
  __HAL_LOCK(htim);
 80097ac:	2002      	movs	r0, #2
}
 80097ae:	4770      	bx	lr
 80097b0:	40010000 	.word	0x40010000
 80097b4:	40000400 	.word	0x40000400
 80097b8:	40000c00 	.word	0x40000c00
 80097bc:	40001800 	.word	0x40001800

080097c0 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80097c0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80097c4:	2b01      	cmp	r3, #1
 80097c6:	d03d      	beq.n	8009844 <HAL_TIMEx_ConfigBreakDeadTime+0x84>
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80097c8:	4602      	mov	r2, r0
 80097ca:	6848      	ldr	r0, [r1, #4]
{
 80097cc:	b410      	push	{r4}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80097ce:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 80097d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80097d6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80097d8:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80097da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80097de:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80097e0:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80097e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80097e6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80097e8:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80097ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80097ee:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80097f0:	6a88      	ldr	r0, [r1, #40]	@ 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80097f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80097f6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80097f8:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80097fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80097fe:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009800:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009802:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8009806:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800980a:	4c0f      	ldr	r4, [pc, #60]	@ (8009848 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 800980c:	42a0      	cmp	r0, r4
 800980e:	d00b      	beq.n	8009828 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 8009810:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8009814:	42a0      	cmp	r0, r4
 8009816:	d007      	beq.n	8009828 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8009818:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 800981a:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 800981c:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 8009820:	4608      	mov	r0, r1
}
 8009822:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009826:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009828:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 800982a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800982e:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009832:	e9d1 4107 	ldrd	r4, r1, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009836:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800983a:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800983c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009840:	430b      	orrs	r3, r1
 8009842:	e7e9      	b.n	8009818 <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 8009844:	2002      	movs	r0, #2
}
 8009846:	4770      	bx	lr
 8009848:	40010000 	.word	0x40010000

0800984c <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 800984c:	4770      	bx	lr
 800984e:	bf00      	nop

08009850 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8009850:	4770      	bx	lr
 8009852:	bf00      	nop

08009854 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8009854:	4770      	bx	lr
 8009856:	bf00      	nop

08009858 <HAL_UART_MspInit>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8009858:	4770      	bx	lr
 800985a:	bf00      	nop

0800985c <UART_SetConfig>:
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800985c:	6901      	ldr	r1, [r0, #16]
 800985e:	6882      	ldr	r2, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009860:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009862:	430a      	orrs	r2, r1
{
 8009864:	b570      	push	{r4, r5, r6, lr}
 8009866:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009868:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800986a:	69c0      	ldr	r0, [r0, #28]
{
 800986c:	b086      	sub	sp, #24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800986e:	6961      	ldr	r1, [r4, #20]
 8009870:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009872:	49a1      	ldr	r1, [pc, #644]	@ (8009af8 <UART_SetConfig+0x29c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009874:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009876:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009878:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800987a:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800987c:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800987e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009880:	685a      	ldr	r2, [r3, #4]
 8009882:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8009886:	430a      	orrs	r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009888:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800988a:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800988c:	4a9b      	ldr	r2, [pc, #620]	@ (8009afc <UART_SetConfig+0x2a0>)
 800988e:	4293      	cmp	r3, r2
 8009890:	f000 811b 	beq.w	8009aca <UART_SetConfig+0x26e>
    tmpreg |= huart->Init.OneBitSampling;
 8009894:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009896:	689e      	ldr	r6, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8009898:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800989a:	4a99      	ldr	r2, [pc, #612]	@ (8009b00 <UART_SetConfig+0x2a4>)
 800989c:	4032      	ands	r2, r6
 800989e:	4311      	orrs	r1, r2
 80098a0:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80098a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098a4:	f022 020f 	bic.w	r2, r2, #15
 80098a8:	432a      	orrs	r2, r5
 80098aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80098ac:	4a95      	ldr	r2, [pc, #596]	@ (8009b04 <UART_SetConfig+0x2a8>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d028      	beq.n	8009904 <UART_SetConfig+0xa8>
 80098b2:	4a95      	ldr	r2, [pc, #596]	@ (8009b08 <UART_SetConfig+0x2ac>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d01a      	beq.n	80098ee <UART_SetConfig+0x92>
 80098b8:	4a94      	ldr	r2, [pc, #592]	@ (8009b0c <UART_SetConfig+0x2b0>)
 80098ba:	4293      	cmp	r3, r2
 80098bc:	d017      	beq.n	80098ee <UART_SetConfig+0x92>
 80098be:	4a94      	ldr	r2, [pc, #592]	@ (8009b10 <UART_SetConfig+0x2b4>)
 80098c0:	4293      	cmp	r3, r2
 80098c2:	d014      	beq.n	80098ee <UART_SetConfig+0x92>
 80098c4:	4a93      	ldr	r2, [pc, #588]	@ (8009b14 <UART_SetConfig+0x2b8>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d011      	beq.n	80098ee <UART_SetConfig+0x92>
 80098ca:	4a93      	ldr	r2, [pc, #588]	@ (8009b18 <UART_SetConfig+0x2bc>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d019      	beq.n	8009904 <UART_SetConfig+0xa8>
 80098d0:	4a92      	ldr	r2, [pc, #584]	@ (8009b1c <UART_SetConfig+0x2c0>)
 80098d2:	4293      	cmp	r3, r2
 80098d4:	d00b      	beq.n	80098ee <UART_SetConfig+0x92>
 80098d6:	4a92      	ldr	r2, [pc, #584]	@ (8009b20 <UART_SetConfig+0x2c4>)
 80098d8:	4293      	cmp	r3, r2
 80098da:	d008      	beq.n	80098ee <UART_SetConfig+0x92>

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
      {
        ret = HAL_ERROR;
 80098dc:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80098de:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 80098e0:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->RxISR = NULL;
 80098e4:	6723      	str	r3, [r4, #112]	@ 0x70
  huart->NbRxDataToProcess = 1;
 80098e6:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 80098e8:	6763      	str	r3, [r4, #116]	@ 0x74

  return ret;
}
 80098ea:	b006      	add	sp, #24
 80098ec:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80098ee:	4b8d      	ldr	r3, [pc, #564]	@ (8009b24 <UART_SetConfig+0x2c8>)
 80098f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098f2:	f003 0307 	and.w	r3, r3, #7
 80098f6:	2b05      	cmp	r3, #5
 80098f8:	d8f0      	bhi.n	80098dc <UART_SetConfig+0x80>
 80098fa:	e8df f003 	tbb	[pc, r3]
 80098fe:	7f9f      	.short	0x7f9f
 8009900:	795f928a 	.word	0x795f928a
 8009904:	4b87      	ldr	r3, [pc, #540]	@ (8009b24 <UART_SetConfig+0x2c8>)
 8009906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009908:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800990c:	2b28      	cmp	r3, #40	@ 0x28
 800990e:	d8e5      	bhi.n	80098dc <UART_SetConfig+0x80>
 8009910:	a201      	add	r2, pc, #4	@ (adr r2, 8009918 <UART_SetConfig+0xbc>)
 8009912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009916:	bf00      	nop
 8009918:	08009a99 	.word	0x08009a99
 800991c:	080098dd 	.word	0x080098dd
 8009920:	080098dd 	.word	0x080098dd
 8009924:	080098dd 	.word	0x080098dd
 8009928:	080098dd 	.word	0x080098dd
 800992c:	080098dd 	.word	0x080098dd
 8009930:	080098dd 	.word	0x080098dd
 8009934:	080098dd 	.word	0x080098dd
 8009938:	080099fd 	.word	0x080099fd
 800993c:	080098dd 	.word	0x080098dd
 8009940:	080098dd 	.word	0x080098dd
 8009944:	080098dd 	.word	0x080098dd
 8009948:	080098dd 	.word	0x080098dd
 800994c:	080098dd 	.word	0x080098dd
 8009950:	080098dd 	.word	0x080098dd
 8009954:	080098dd 	.word	0x080098dd
 8009958:	08009a13 	.word	0x08009a13
 800995c:	080098dd 	.word	0x080098dd
 8009960:	080098dd 	.word	0x080098dd
 8009964:	080098dd 	.word	0x080098dd
 8009968:	080098dd 	.word	0x080098dd
 800996c:	080098dd 	.word	0x080098dd
 8009970:	080098dd 	.word	0x080098dd
 8009974:	080098dd 	.word	0x080098dd
 8009978:	08009a23 	.word	0x08009a23
 800997c:	080098dd 	.word	0x080098dd
 8009980:	080098dd 	.word	0x080098dd
 8009984:	080098dd 	.word	0x080098dd
 8009988:	080098dd 	.word	0x080098dd
 800998c:	080098dd 	.word	0x080098dd
 8009990:	080098dd 	.word	0x080098dd
 8009994:	080098dd 	.word	0x080098dd
 8009998:	080099bd 	.word	0x080099bd
 800999c:	080098dd 	.word	0x080098dd
 80099a0:	080098dd 	.word	0x080098dd
 80099a4:	080098dd 	.word	0x080098dd
 80099a8:	080098dd 	.word	0x080098dd
 80099ac:	080098dd 	.word	0x080098dd
 80099b0:	080098dd 	.word	0x080098dd
 80099b4:	080098dd 	.word	0x080098dd
 80099b8:	080099f1 	.word	0x080099f1
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80099bc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) CSI_VALUE;
 80099c0:	4859      	ldr	r0, [pc, #356]	@ (8009b28 <UART_SetConfig+0x2cc>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80099c2:	d048      	beq.n	8009a56 <UART_SetConfig+0x1fa>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80099c4:	4a59      	ldr	r2, [pc, #356]	@ (8009b2c <UART_SetConfig+0x2d0>)
 80099c6:	6863      	ldr	r3, [r4, #4]
 80099c8:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80099cc:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80099d0:	fbb0 f0f1 	udiv	r0, r0, r1
 80099d4:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80099d8:	fbb0 f0f3 	udiv	r0, r0, r3
 80099dc:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80099de:	f1a0 0310 	sub.w	r3, r0, #16
 80099e2:	4293      	cmp	r3, r2
 80099e4:	f63f af7a 	bhi.w	80098dc <UART_SetConfig+0x80>
          huart->Instance->BRR = usartdiv;
 80099e8:	6823      	ldr	r3, [r4, #0]
 80099ea:	60d8      	str	r0, [r3, #12]
          pclk = (uint32_t) HSI_VALUE;
 80099ec:	2000      	movs	r0, #0
 80099ee:	e776      	b.n	80098de <UART_SetConfig+0x82>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80099f0:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80099f4:	d02f      	beq.n	8009a56 <UART_SetConfig+0x1fa>
        pclk = (uint32_t) LSE_VALUE;
 80099f6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80099fa:	e7e3      	b.n	80099c4 <UART_SetConfig+0x168>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80099fc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8009a00:	d022      	beq.n	8009a48 <UART_SetConfig+0x1ec>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a02:	4668      	mov	r0, sp
 8009a04:	f7fe fc66 	bl	80082d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009a08:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 8009a0a:	2800      	cmp	r0, #0
 8009a0c:	d0ee      	beq.n	80099ec <UART_SetConfig+0x190>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a0e:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8009a10:	e7d8      	b.n	80099c4 <UART_SetConfig+0x168>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a12:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8009a16:	d050      	beq.n	8009aba <UART_SetConfig+0x25e>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a18:	a803      	add	r0, sp, #12
 8009a1a:	f7fe fcf5 	bl	8008408 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009a1e:	9804      	ldr	r0, [sp, #16]
        break;
 8009a20:	e7f3      	b.n	8009a0a <UART_SetConfig+0x1ae>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a22:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8009a26:	d03d      	beq.n	8009aa4 <UART_SetConfig+0x248>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009a28:	4b3e      	ldr	r3, [pc, #248]	@ (8009b24 <UART_SetConfig+0x2c8>)
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	0691      	lsls	r1, r2, #26
 8009a2e:	d52e      	bpl.n	8009a8e <UART_SetConfig+0x232>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	483f      	ldr	r0, [pc, #252]	@ (8009b30 <UART_SetConfig+0x2d4>)
 8009a34:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009a38:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8009a3a:	e7c3      	b.n	80099c4 <UART_SetConfig+0x168>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a3c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8009a40:	d027      	beq.n	8009a92 <UART_SetConfig+0x236>
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a42:	f7fd fc57 	bl	80072f4 <HAL_RCC_GetPCLK1Freq>
        break;
 8009a46:	e7e0      	b.n	8009a0a <UART_SetConfig+0x1ae>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a48:	4668      	mov	r0, sp
 8009a4a:	f7fe fc43 	bl	80082d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009a4e:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 8009a50:	2800      	cmp	r0, #0
 8009a52:	d0cb      	beq.n	80099ec <UART_SetConfig+0x190>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a54:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8009a56:	4b35      	ldr	r3, [pc, #212]	@ (8009b2c <UART_SetConfig+0x2d0>)
 8009a58:	6862      	ldr	r2, [r4, #4]
 8009a5a:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 8009a5e:	0853      	lsrs	r3, r2, #1
 8009a60:	fbb0 f0f1 	udiv	r0, r0, r1
 8009a64:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a68:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a6c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a70:	b29a      	uxth	r2, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a72:	f1a2 0010 	sub.w	r0, r2, #16
 8009a76:	4288      	cmp	r0, r1
 8009a78:	f63f af30 	bhi.w	80098dc <UART_SetConfig+0x80>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009a7c:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009a80:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 8009a84:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009a86:	b29b      	uxth	r3, r3
        huart->Instance->BRR = brrtemp;
 8009a88:	4313      	orrs	r3, r2
 8009a8a:	60cb      	str	r3, [r1, #12]
 8009a8c:	e7ae      	b.n	80099ec <UART_SetConfig+0x190>
          pclk = (uint32_t) HSI_VALUE;
 8009a8e:	4828      	ldr	r0, [pc, #160]	@ (8009b30 <UART_SetConfig+0x2d4>)
 8009a90:	e798      	b.n	80099c4 <UART_SetConfig+0x168>
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a92:	f7fd fc2f 	bl	80072f4 <HAL_RCC_GetPCLK1Freq>
        break;
 8009a96:	e7db      	b.n	8009a50 <UART_SetConfig+0x1f4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a98:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8009a9c:	d012      	beq.n	8009ac4 <UART_SetConfig+0x268>
        pclk = HAL_RCC_GetPCLK2Freq();
 8009a9e:	f7fd fc71 	bl	8007384 <HAL_RCC_GetPCLK2Freq>
        break;
 8009aa2:	e7b2      	b.n	8009a0a <UART_SetConfig+0x1ae>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009aa4:	4b1f      	ldr	r3, [pc, #124]	@ (8009b24 <UART_SetConfig+0x2c8>)
 8009aa6:	681a      	ldr	r2, [r3, #0]
 8009aa8:	0690      	lsls	r0, r2, #26
 8009aaa:	f140 808b 	bpl.w	8009bc4 <UART_SetConfig+0x368>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	481f      	ldr	r0, [pc, #124]	@ (8009b30 <UART_SetConfig+0x2d4>)
 8009ab2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009ab6:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8009ab8:	e7cd      	b.n	8009a56 <UART_SetConfig+0x1fa>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009aba:	a803      	add	r0, sp, #12
 8009abc:	f7fe fca4 	bl	8008408 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009ac0:	9804      	ldr	r0, [sp, #16]
        break;
 8009ac2:	e7c5      	b.n	8009a50 <UART_SetConfig+0x1f4>
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ac4:	f7fd fc5e 	bl	8007384 <HAL_RCC_GetPCLK2Freq>
        break;
 8009ac8:	e7c2      	b.n	8009a50 <UART_SetConfig+0x1f4>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009aca:	6898      	ldr	r0, [r3, #8]
 8009acc:	4a0c      	ldr	r2, [pc, #48]	@ (8009b00 <UART_SetConfig+0x2a4>)
 8009ace:	4002      	ands	r2, r0
 8009ad0:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009ad2:	4914      	ldr	r1, [pc, #80]	@ (8009b24 <UART_SetConfig+0x2c8>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ad4:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009ad6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ad8:	f022 020f 	bic.w	r2, r2, #15
 8009adc:	432a      	orrs	r2, r5
 8009ade:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009ae0:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 8009ae2:	f003 0307 	and.w	r3, r3, #7
 8009ae6:	2b05      	cmp	r3, #5
 8009ae8:	f63f aef8 	bhi.w	80098dc <UART_SetConfig+0x80>
 8009aec:	e8df f003 	tbb	[pc, r3]
 8009af0:	224e575c 	.word	0x224e575c
 8009af4:	5f62      	.short	0x5f62
 8009af6:	bf00      	nop
 8009af8:	cfff69f3 	.word	0xcfff69f3
 8009afc:	58000c00 	.word	0x58000c00
 8009b00:	11fff4ff 	.word	0x11fff4ff
 8009b04:	40011000 	.word	0x40011000
 8009b08:	40004400 	.word	0x40004400
 8009b0c:	40004800 	.word	0x40004800
 8009b10:	40004c00 	.word	0x40004c00
 8009b14:	40005000 	.word	0x40005000
 8009b18:	40011400 	.word	0x40011400
 8009b1c:	40007800 	.word	0x40007800
 8009b20:	40007c00 	.word	0x40007c00
 8009b24:	58024400 	.word	0x58024400
 8009b28:	003d0900 	.word	0x003d0900
 8009b2c:	08030094 	.word	0x08030094
 8009b30:	03d09000 	.word	0x03d09000
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009b34:	4b24      	ldr	r3, [pc, #144]	@ (8009bc8 <UART_SetConfig+0x36c>)
 8009b36:	681a      	ldr	r2, [r3, #0]
 8009b38:	0692      	lsls	r2, r2, #26
 8009b3a:	d43d      	bmi.n	8009bb8 <UART_SetConfig+0x35c>
          pclk = (uint32_t) HSI_VALUE;
 8009b3c:	4823      	ldr	r0, [pc, #140]	@ (8009bcc <UART_SetConfig+0x370>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009b3e:	4b24      	ldr	r3, [pc, #144]	@ (8009bd0 <UART_SetConfig+0x374>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009b40:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009b42:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009b46:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009b4a:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009b4e:	4299      	cmp	r1, r3
 8009b50:	f63f aec4 	bhi.w	80098dc <UART_SetConfig+0x80>
 8009b54:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 8009b58:	f63f aec0 	bhi.w	80098dc <UART_SetConfig+0x80>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	4619      	mov	r1, r3
 8009b60:	f7f6 fe32 	bl	80007c8 <__aeabi_uldivmod>
 8009b64:	4632      	mov	r2, r6
 8009b66:	0209      	lsls	r1, r1, #8
 8009b68:	0203      	lsls	r3, r0, #8
 8009b6a:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8009b6e:	0870      	lsrs	r0, r6, #1
 8009b70:	1818      	adds	r0, r3, r0
 8009b72:	f04f 0300 	mov.w	r3, #0
 8009b76:	f141 0100 	adc.w	r1, r1, #0
 8009b7a:	f7f6 fe25 	bl	80007c8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009b7e:	4b15      	ldr	r3, [pc, #84]	@ (8009bd4 <UART_SetConfig+0x378>)
 8009b80:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8009b84:	429a      	cmp	r2, r3
 8009b86:	f63f aea9 	bhi.w	80098dc <UART_SetConfig+0x80>
 8009b8a:	e72d      	b.n	80099e8 <UART_SetConfig+0x18c>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009b8c:	a803      	add	r0, sp, #12
 8009b8e:	f7fe fc3b 	bl	8008408 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009b92:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 8009b94:	2800      	cmp	r0, #0
 8009b96:	f43f af29 	beq.w	80099ec <UART_SetConfig+0x190>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009b9a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8009b9c:	e7cf      	b.n	8009b3e <UART_SetConfig+0x2e2>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b9e:	4668      	mov	r0, sp
 8009ba0:	f7fe fb98 	bl	80082d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009ba4:	9801      	ldr	r0, [sp, #4]
        break;
 8009ba6:	e7f5      	b.n	8009b94 <UART_SetConfig+0x338>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009ba8:	f7fe fb82 	bl	80082b0 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 8009bac:	e7f2      	b.n	8009b94 <UART_SetConfig+0x338>
        pclk = (uint32_t) LSE_VALUE;
 8009bae:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8009bb2:	e7c4      	b.n	8009b3e <UART_SetConfig+0x2e2>
        pclk = (uint32_t) CSI_VALUE;
 8009bb4:	4808      	ldr	r0, [pc, #32]	@ (8009bd8 <UART_SetConfig+0x37c>)
 8009bb6:	e7c2      	b.n	8009b3e <UART_SetConfig+0x2e2>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4804      	ldr	r0, [pc, #16]	@ (8009bcc <UART_SetConfig+0x370>)
 8009bbc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009bc0:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8009bc2:	e7bc      	b.n	8009b3e <UART_SetConfig+0x2e2>
          pclk = (uint32_t) HSI_VALUE;
 8009bc4:	4801      	ldr	r0, [pc, #4]	@ (8009bcc <UART_SetConfig+0x370>)
 8009bc6:	e746      	b.n	8009a56 <UART_SetConfig+0x1fa>
 8009bc8:	58024400 	.word	0x58024400
 8009bcc:	03d09000 	.word	0x03d09000
 8009bd0:	08030094 	.word	0x08030094
 8009bd4:	000ffcff 	.word	0x000ffcff
 8009bd8:	003d0900 	.word	0x003d0900

08009bdc <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009bdc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8009bde:	07da      	lsls	r2, r3, #31
{
 8009be0:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009be2:	d506      	bpl.n	8009bf2 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009be4:	6801      	ldr	r1, [r0, #0]
 8009be6:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8009be8:	684a      	ldr	r2, [r1, #4]
 8009bea:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009bee:	4322      	orrs	r2, r4
 8009bf0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009bf2:	079c      	lsls	r4, r3, #30
 8009bf4:	d506      	bpl.n	8009c04 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009bf6:	6801      	ldr	r1, [r0, #0]
 8009bf8:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8009bfa:	684a      	ldr	r2, [r1, #4]
 8009bfc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009c00:	4322      	orrs	r2, r4
 8009c02:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009c04:	0759      	lsls	r1, r3, #29
 8009c06:	d506      	bpl.n	8009c16 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009c08:	6801      	ldr	r1, [r0, #0]
 8009c0a:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8009c0c:	684a      	ldr	r2, [r1, #4]
 8009c0e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009c12:	4322      	orrs	r2, r4
 8009c14:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009c16:	071a      	lsls	r2, r3, #28
 8009c18:	d506      	bpl.n	8009c28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009c1a:	6801      	ldr	r1, [r0, #0]
 8009c1c:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8009c1e:	684a      	ldr	r2, [r1, #4]
 8009c20:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009c24:	4322      	orrs	r2, r4
 8009c26:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009c28:	06dc      	lsls	r4, r3, #27
 8009c2a:	d506      	bpl.n	8009c3a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009c2c:	6801      	ldr	r1, [r0, #0]
 8009c2e:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8009c30:	688a      	ldr	r2, [r1, #8]
 8009c32:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009c36:	4322      	orrs	r2, r4
 8009c38:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009c3a:	0699      	lsls	r1, r3, #26
 8009c3c:	d506      	bpl.n	8009c4c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009c3e:	6801      	ldr	r1, [r0, #0]
 8009c40:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8009c42:	688a      	ldr	r2, [r1, #8]
 8009c44:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009c48:	4322      	orrs	r2, r4
 8009c4a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009c4c:	065a      	lsls	r2, r3, #25
 8009c4e:	d50a      	bpl.n	8009c66 <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009c50:	6801      	ldr	r1, [r0, #0]
 8009c52:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8009c54:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009c56:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009c5a:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8009c5e:	ea42 0204 	orr.w	r2, r2, r4
 8009c62:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009c64:	d00b      	beq.n	8009c7e <UART_AdvFeatureConfig+0xa2>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009c66:	061b      	lsls	r3, r3, #24
 8009c68:	d506      	bpl.n	8009c78 <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009c6a:	6802      	ldr	r2, [r0, #0]
 8009c6c:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8009c6e:	6853      	ldr	r3, [r2, #4]
 8009c70:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8009c74:	430b      	orrs	r3, r1
 8009c76:	6053      	str	r3, [r2, #4]
  }
}
 8009c78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c7c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009c7e:	684a      	ldr	r2, [r1, #4]
 8009c80:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8009c82:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8009c86:	4322      	orrs	r2, r4
 8009c88:	604a      	str	r2, [r1, #4]
 8009c8a:	e7ec      	b.n	8009c66 <UART_AdvFeatureConfig+0x8a>

08009c8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009c8c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c8e:	2300      	movs	r3, #0
{
 8009c90:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c92:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009c96:	f7f9 fdc5 	bl	8003824 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009c9a:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8009c9c:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009c9e:	681a      	ldr	r2, [r3, #0]
 8009ca0:	0711      	lsls	r1, r2, #28
 8009ca2:	d40e      	bmi.n	8009cc2 <UART_CheckIdleState+0x36>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009ca4:	681a      	ldr	r2, [r3, #0]
 8009ca6:	0752      	lsls	r2, r2, #29
 8009ca8:	d42f      	bmi.n	8009d0a <UART_CheckIdleState+0x7e>
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009caa:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8009cac:	2220      	movs	r2, #32

  __HAL_UNLOCK(huart);

  return HAL_OK;
 8009cae:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8009cb0:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8009cb4:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cb8:	66e3      	str	r3, [r4, #108]	@ 0x6c
          huart->gState = HAL_UART_STATE_READY;
          huart->RxState = HAL_UART_STATE_READY;
          huart->ErrorCode = HAL_UART_ERROR_RTO;

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009cba:	2300      	movs	r3, #0
 8009cbc:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
}
 8009cc0:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cc2:	69da      	ldr	r2, [r3, #28]
 8009cc4:	0292      	lsls	r2, r2, #10
 8009cc6:	d4ed      	bmi.n	8009ca4 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009cc8:	f7f9 fdac 	bl	8003824 <HAL_GetTick>
 8009ccc:	1b43      	subs	r3, r0, r5
 8009cce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009cd2:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009cd4:	d22a      	bcs.n	8009d2c <UART_CheckIdleState+0xa0>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	0750      	lsls	r0, r2, #29
 8009cda:	d5f2      	bpl.n	8009cc2 <UART_CheckIdleState+0x36>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009cdc:	69da      	ldr	r2, [r3, #28]
 8009cde:	0511      	lsls	r1, r2, #20
 8009ce0:	d5ef      	bpl.n	8009cc2 <UART_CheckIdleState+0x36>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009ce2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
          huart->gState = HAL_UART_STATE_READY;
 8009ce6:	2220      	movs	r2, #32
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009ce8:	6219      	str	r1, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009cea:	6819      	ldr	r1, [r3, #0]
 8009cec:	f421 71d0 	bic.w	r1, r1, #416	@ 0x1a0
 8009cf0:	6019      	str	r1, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cf2:	6899      	ldr	r1, [r3, #8]
 8009cf4:	f021 0101 	bic.w	r1, r1, #1
 8009cf8:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 8009cfa:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8009cfe:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009d02:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8009d06:	2003      	movs	r0, #3
 8009d08:	e7d7      	b.n	8009cba <UART_CheckIdleState+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d0a:	69db      	ldr	r3, [r3, #28]
 8009d0c:	0258      	lsls	r0, r3, #9
 8009d0e:	d4cc      	bmi.n	8009caa <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d10:	f7f9 fd88 	bl	8003824 <HAL_GetTick>
 8009d14:	1b43      	subs	r3, r0, r5
 8009d16:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009d1a:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d1c:	d206      	bcs.n	8009d2c <UART_CheckIdleState+0xa0>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009d1e:	681a      	ldr	r2, [r3, #0]
 8009d20:	0751      	lsls	r1, r2, #29
 8009d22:	d5f2      	bpl.n	8009d0a <UART_CheckIdleState+0x7e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009d24:	69da      	ldr	r2, [r3, #28]
 8009d26:	0512      	lsls	r2, r2, #20
 8009d28:	d5ef      	bpl.n	8009d0a <UART_CheckIdleState+0x7e>
 8009d2a:	e7da      	b.n	8009ce2 <UART_CheckIdleState+0x56>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009d2c:	681a      	ldr	r2, [r3, #0]
        huart->gState = HAL_UART_STATE_READY;
 8009d2e:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009d30:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8009d34:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d36:	689a      	ldr	r2, [r3, #8]
 8009d38:	f022 0201 	bic.w	r2, r2, #1
 8009d3c:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8009d3e:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8009d42:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88
        return HAL_TIMEOUT;
 8009d46:	e7de      	b.n	8009d06 <UART_CheckIdleState+0x7a>

08009d48 <HAL_UART_Init>:
  if (huart == NULL)
 8009d48:	b380      	cbz	r0, 8009dac <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 8009d4a:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
{
 8009d4e:	b510      	push	{r4, lr}
 8009d50:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8009d52:	b333      	cbz	r3, 8009da2 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 8009d54:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009d56:	2324      	movs	r3, #36	@ 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009d58:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8009d5a:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  __HAL_UART_DISABLE(huart);
 8009d5e:	6813      	ldr	r3, [r2, #0]
 8009d60:	f023 0301 	bic.w	r3, r3, #1
 8009d64:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009d66:	f7ff fd79 	bl	800985c <UART_SetConfig>
 8009d6a:	2801      	cmp	r0, #1
 8009d6c:	d017      	beq.n	8009d9e <HAL_UART_Init+0x56>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009d6e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009d70:	b98b      	cbnz	r3, 8009d96 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d72:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8009d74:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d76:	685a      	ldr	r2, [r3, #4]
 8009d78:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009d7c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009d7e:	689a      	ldr	r2, [r3, #8]
 8009d80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009d84:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8009d86:	681a      	ldr	r2, [r3, #0]
 8009d88:	f042 0201 	orr.w	r2, r2, #1
}
 8009d8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8009d90:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8009d92:	f7ff bf7b 	b.w	8009c8c <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 8009d96:	4620      	mov	r0, r4
 8009d98:	f7ff ff20 	bl	8009bdc <UART_AdvFeatureConfig>
 8009d9c:	e7e9      	b.n	8009d72 <HAL_UART_Init+0x2a>
}
 8009d9e:	2001      	movs	r0, #1
 8009da0:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8009da2:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
    HAL_UART_MspInit(huart);
 8009da6:	f7ff fd57 	bl	8009858 <HAL_UART_MspInit>
 8009daa:	e7d3      	b.n	8009d54 <HAL_UART_Init+0xc>
}
 8009dac:	2001      	movs	r0, #1
 8009dae:	4770      	bx	lr

08009db0 <UART_WaitOnFlagUntilTimeout>:
{
 8009db0:	b570      	push	{r4, r5, r6, lr}
 8009db2:	b084      	sub	sp, #16
 8009db4:	4605      	mov	r5, r0
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009db6:	6804      	ldr	r4, [r0, #0]
{
 8009db8:	9e08      	ldr	r6, [sp, #32]
 8009dba:	1c70      	adds	r0, r6, #1
 8009dbc:	d10a      	bne.n	8009dd4 <UART_WaitOnFlagUntilTimeout+0x24>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009dbe:	69e3      	ldr	r3, [r4, #28]
 8009dc0:	ea31 0303 	bics.w	r3, r1, r3
 8009dc4:	bf0c      	ite	eq
 8009dc6:	2301      	moveq	r3, #1
 8009dc8:	2300      	movne	r3, #0
 8009dca:	429a      	cmp	r2, r3
 8009dcc:	d0f7      	beq.n	8009dbe <UART_WaitOnFlagUntilTimeout+0xe>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8009dce:	2000      	movs	r0, #0
}
 8009dd0:	b004      	add	sp, #16
 8009dd2:	bd70      	pop	{r4, r5, r6, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009dd4:	69e0      	ldr	r0, [r4, #28]
 8009dd6:	ea31 0000 	bics.w	r0, r1, r0
 8009dda:	bf0c      	ite	eq
 8009ddc:	2001      	moveq	r0, #1
 8009dde:	2000      	movne	r0, #0
 8009de0:	4290      	cmp	r0, r2
 8009de2:	d1f4      	bne.n	8009dce <UART_WaitOnFlagUntilTimeout+0x1e>
 8009de4:	9101      	str	r1, [sp, #4]
 8009de6:	e9cd 2302 	strd	r2, r3, [sp, #8]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009dea:	f7f9 fd1b 	bl	8003824 <HAL_GetTick>
 8009dee:	9b03      	ldr	r3, [sp, #12]
 8009df0:	1ac0      	subs	r0, r0, r3
 8009df2:	42b0      	cmp	r0, r6
 8009df4:	d820      	bhi.n	8009e38 <UART_WaitOnFlagUntilTimeout+0x88>
 8009df6:	e9dd 1201 	ldrd	r1, r2, [sp, #4]
 8009dfa:	b1ee      	cbz	r6, 8009e38 <UART_WaitOnFlagUntilTimeout+0x88>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009dfc:	682c      	ldr	r4, [r5, #0]
 8009dfe:	6820      	ldr	r0, [r4, #0]
 8009e00:	0740      	lsls	r0, r0, #29
 8009e02:	d5e7      	bpl.n	8009dd4 <UART_WaitOnFlagUntilTimeout+0x24>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009e04:	69e0      	ldr	r0, [r4, #28]
 8009e06:	0500      	lsls	r0, r0, #20
 8009e08:	d5e4      	bpl.n	8009dd4 <UART_WaitOnFlagUntilTimeout+0x24>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009e0a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
          huart->gState = HAL_UART_STATE_READY;
 8009e0e:	2320      	movs	r3, #32
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009e10:	6222      	str	r2, [r4, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009e12:	6822      	ldr	r2, [r4, #0]
 8009e14:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8009e18:	6022      	str	r2, [r4, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e1a:	68a2      	ldr	r2, [r4, #8]
 8009e1c:	f022 0201 	bic.w	r2, r2, #1
 8009e20:	60a2      	str	r2, [r4, #8]
          huart->gState = HAL_UART_STATE_READY;
 8009e22:	f8c5 3084 	str.w	r3, [r5, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8009e26:	f8c5 3088 	str.w	r3, [r5, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009e2a:	f8c5 308c 	str.w	r3, [r5, #140]	@ 0x8c
          __HAL_UNLOCK(huart);
 8009e2e:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8009e30:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8009e32:	f885 3080 	strb.w	r3, [r5, #128]	@ 0x80
 8009e36:	e7cb      	b.n	8009dd0 <UART_WaitOnFlagUntilTimeout+0x20>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009e38:	682b      	ldr	r3, [r5, #0]
        huart->gState = HAL_UART_STATE_READY;
 8009e3a:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009e3c:	681a      	ldr	r2, [r3, #0]
 8009e3e:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8009e42:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e44:	689a      	ldr	r2, [r3, #8]
 8009e46:	f022 0201 	bic.w	r2, r2, #1
 8009e4a:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8009e4c:	f8c5 1084 	str.w	r1, [r5, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8009e50:	f8c5 1088 	str.w	r1, [r5, #136]	@ 0x88
        return HAL_TIMEOUT;
 8009e54:	e7eb      	b.n	8009e2e <UART_WaitOnFlagUntilTimeout+0x7e>
 8009e56:	bf00      	nop

08009e58 <HAL_UART_Transmit>:
{
 8009e58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009e5c:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8009e5e:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
{
 8009e62:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8009e64:	2b20      	cmp	r3, #32
 8009e66:	f040 80a2 	bne.w	8009fae <HAL_UART_Transmit+0x156>
    if ((pData == NULL) || (Size == 0U))
 8009e6a:	460d      	mov	r5, r1
 8009e6c:	2900      	cmp	r1, #0
 8009e6e:	f000 8089 	beq.w	8009f84 <HAL_UART_Transmit+0x12c>
 8009e72:	fab2 f982 	clz	r9, r2
 8009e76:	4617      	mov	r7, r2
 8009e78:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8009e7c:	2a00      	cmp	r2, #0
 8009e7e:	f000 8081 	beq.w	8009f84 <HAL_UART_Transmit+0x12c>
    __HAL_LOCK(huart);
 8009e82:	f890 3080 	ldrb.w	r3, [r0, #128]	@ 0x80
 8009e86:	4604      	mov	r4, r0
 8009e88:	2b01      	cmp	r3, #1
 8009e8a:	f000 8090 	beq.w	8009fae <HAL_UART_Transmit+0x156>
 8009e8e:	2301      	movs	r3, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e90:	f8c0 908c 	str.w	r9, [r0, #140]	@ 0x8c
    __HAL_LOCK(huart);
 8009e94:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009e98:	2321      	movs	r3, #33	@ 0x21
 8009e9a:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
    tickstart = HAL_GetTick();
 8009e9e:	f7f9 fcc1 	bl	8003824 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ea2:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8009ea4:	4680      	mov	r8, r0
    huart->TxXferSize  = Size;
 8009ea6:	f8a4 7054 	strh.w	r7, [r4, #84]	@ 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009eaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 8009eae:	f8a4 7056 	strh.w	r7, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009eb2:	f000 8093 	beq.w	8009fdc <HAL_UART_Transmit+0x184>
    while (huart->TxXferCount > 0U)
 8009eb6:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
    __HAL_UNLOCK(huart);
 8009eba:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 8009ebc:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 8009ebe:	f884 2080 	strb.w	r2, [r4, #128]	@ 0x80
    while (huart->TxXferCount > 0U)
 8009ec2:	b1ab      	cbz	r3, 8009ef0 <HAL_UART_Transmit+0x98>
 8009ec4:	1c72      	adds	r2, r6, #1
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ec6:	6821      	ldr	r1, [r4, #0]
 8009ec8:	d131      	bne.n	8009f2e <HAL_UART_Transmit+0xd6>
 8009eca:	69ca      	ldr	r2, [r1, #28]
 8009ecc:	0613      	lsls	r3, r2, #24
 8009ece:	d5fc      	bpl.n	8009eca <HAL_UART_Transmit+0x72>
      if (pdata8bits == NULL)
 8009ed0:	2d00      	cmp	r5, #0
 8009ed2:	d05b      	beq.n	8009f8c <HAL_UART_Transmit+0x134>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009ed4:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009ed8:	628b      	str	r3, [r1, #40]	@ 0x28
      huart->TxXferCount--;
 8009eda:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 8009ede:	3a01      	subs	r2, #1
 8009ee0:	b292      	uxth	r2, r2
 8009ee2:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009ee6:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 8009eea:	b292      	uxth	r2, r2
 8009eec:	2a00      	cmp	r2, #0
 8009eee:	d1ec      	bne.n	8009eca <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009ef0:	4643      	mov	r3, r8
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	2140      	movs	r1, #64	@ 0x40
 8009ef6:	4620      	mov	r0, r4
 8009ef8:	9600      	str	r6, [sp, #0]
 8009efa:	f7ff ff59 	bl	8009db0 <UART_WaitOnFlagUntilTimeout>
 8009efe:	2800      	cmp	r0, #0
 8009f00:	d16a      	bne.n	8009fd8 <HAL_UART_Transmit+0x180>
    huart->gState = HAL_UART_STATE_READY;
 8009f02:	2320      	movs	r3, #32
 8009f04:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
}
 8009f08:	b003      	add	sp, #12
 8009f0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (pdata8bits == NULL)
 8009f0e:	2d00      	cmp	r5, #0
 8009f10:	d06b      	beq.n	8009fea <HAL_UART_Transmit+0x192>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009f12:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009f16:	628b      	str	r3, [r1, #40]	@ 0x28
      huart->TxXferCount--;
 8009f18:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 8009f1c:	3b01      	subs	r3, #1
 8009f1e:	b29b      	uxth	r3, r3
 8009f20:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009f24:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 8009f28:	b29b      	uxth	r3, r3
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d0e0      	beq.n	8009ef0 <HAL_UART_Transmit+0x98>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f2e:	69cb      	ldr	r3, [r1, #28]
 8009f30:	061b      	lsls	r3, r3, #24
 8009f32:	d4ec      	bmi.n	8009f0e <HAL_UART_Transmit+0xb6>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f34:	f7f9 fc76 	bl	8003824 <HAL_GetTick>
 8009f38:	eba0 0308 	sub.w	r3, r0, r8
 8009f3c:	fab6 f286 	clz	r2, r6
 8009f40:	429e      	cmp	r6, r3
 8009f42:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8009f46:	d336      	bcc.n	8009fb6 <HAL_UART_Transmit+0x15e>
 8009f48:	2e00      	cmp	r6, #0
 8009f4a:	d034      	beq.n	8009fb6 <HAL_UART_Transmit+0x15e>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009f4c:	6821      	ldr	r1, [r4, #0]
 8009f4e:	680b      	ldr	r3, [r1, #0]
 8009f50:	075f      	lsls	r7, r3, #29
 8009f52:	d5ec      	bpl.n	8009f2e <HAL_UART_Transmit+0xd6>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009f54:	69cb      	ldr	r3, [r1, #28]
 8009f56:	0518      	lsls	r0, r3, #20
 8009f58:	d5e9      	bpl.n	8009f2e <HAL_UART_Transmit+0xd6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009f5a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
          huart->gState = HAL_UART_STATE_READY;
 8009f5e:	2320      	movs	r3, #32
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009f60:	6208      	str	r0, [r1, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009f62:	6808      	ldr	r0, [r1, #0]
 8009f64:	f420 70d0 	bic.w	r0, r0, #416	@ 0x1a0
 8009f68:	6008      	str	r0, [r1, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f6a:	6888      	ldr	r0, [r1, #8]
 8009f6c:	f020 0001 	bic.w	r0, r0, #1
 8009f70:	6088      	str	r0, [r1, #8]
          huart->gState = HAL_UART_STATE_READY;
 8009f72:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8009f76:	f884 2080 	strb.w	r2, [r4, #128]	@ 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8009f7a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009f7e:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
          return HAL_TIMEOUT;
 8009f82:	e029      	b.n	8009fd8 <HAL_UART_Transmit+0x180>
      return  HAL_ERROR;
 8009f84:	2001      	movs	r0, #1
}
 8009f86:	b003      	add	sp, #12
 8009f88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009f8c:	f839 3b02 	ldrh.w	r3, [r9], #2
 8009f90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f94:	628b      	str	r3, [r1, #40]	@ 0x28
      huart->TxXferCount--;
 8009f96:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 8009f9a:	3b01      	subs	r3, #1
 8009f9c:	b29b      	uxth	r3, r3
 8009f9e:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009fa2:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 8009fa6:	b29b      	uxth	r3, r3
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d18e      	bne.n	8009eca <HAL_UART_Transmit+0x72>
 8009fac:	e7a0      	b.n	8009ef0 <HAL_UART_Transmit+0x98>
    __HAL_LOCK(huart);
 8009fae:	2002      	movs	r0, #2
}
 8009fb0:	b003      	add	sp, #12
 8009fb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009fb6:	6823      	ldr	r3, [r4, #0]
        huart->gState = HAL_UART_STATE_READY;
 8009fb8:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 8009fba:	2000      	movs	r0, #0
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009fbc:	681a      	ldr	r2, [r3, #0]
 8009fbe:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8009fc2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fc4:	689a      	ldr	r2, [r3, #8]
 8009fc6:	f022 0201 	bic.w	r2, r2, #1
 8009fca:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8009fcc:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
        __HAL_UNLOCK(huart);
 8009fd0:	f884 0080 	strb.w	r0, [r4, #128]	@ 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8009fd4:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88
        return HAL_TIMEOUT;
 8009fd8:	2003      	movs	r0, #3
 8009fda:	e7d4      	b.n	8009f86 <HAL_UART_Transmit+0x12e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009fdc:	6923      	ldr	r3, [r4, #16]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	f47f af69 	bne.w	8009eb6 <HAL_UART_Transmit+0x5e>
      pdata16bits = (uint16_t *) pData;
 8009fe4:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 8009fe6:	461d      	mov	r5, r3
 8009fe8:	e765      	b.n	8009eb6 <HAL_UART_Transmit+0x5e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009fea:	f839 3b02 	ldrh.w	r3, [r9], #2
 8009fee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ff2:	e790      	b.n	8009f16 <HAL_UART_Transmit+0xbe>

08009ff4 <MX_DCMI_Init>:
DCMI_HandleTypeDef hdcmi;
DMA_HandleTypeDef hdma_dcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 8009ff4:	b508      	push	{r3, lr}
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8009ff6:	480c      	ldr	r0, [pc, #48]	@ (800a028 <MX_DCMI_Init+0x34>)
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8009ff8:	2300      	movs	r3, #0
  hdcmi.Instance = DCMI;
 8009ffa:	490c      	ldr	r1, [pc, #48]	@ (800a02c <MX_DCMI_Init+0x38>)
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8009ffc:	2220      	movs	r2, #32
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8009ffe:	6183      	str	r3, [r0, #24]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 800a000:	6303      	str	r3, [r0, #48]	@ 0x30
  hdcmi.Instance = DCMI;
 800a002:	e9c0 1300 	strd	r1, r3, [r0]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 800a006:	e9c0 2302 	strd	r2, r3, [r0, #8]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 800a00a:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 800a00e:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 800a012:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 800a016:	f7f9 fd31 	bl	8003a7c <HAL_DCMI_Init>
 800a01a:	b900      	cbnz	r0, 800a01e <MX_DCMI_Init+0x2a>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 800a01c:	bd08      	pop	{r3, pc}
 800a01e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800a022:	f000 bc43 	b.w	800a8ac <Error_Handler>
 800a026:	bf00      	nop
 800a028:	24000860 	.word	0x24000860
 800a02c:	48020000 	.word	0x48020000

0800a030 <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(dcmiHandle->Instance==DCMI)
 800a030:	4b59      	ldr	r3, [pc, #356]	@ (800a198 <HAL_DCMI_MspInit+0x168>)
 800a032:	6802      	ldr	r2, [r0, #0]
{
 800a034:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(dcmiHandle->Instance==DCMI)
 800a036:	429a      	cmp	r2, r3
{
 800a038:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a03a:	f04f 0400 	mov.w	r4, #0
 800a03e:	e9cd 4406 	strd	r4, r4, [sp, #24]
 800a042:	9408      	str	r4, [sp, #32]
 800a044:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  if(dcmiHandle->Instance==DCMI)
 800a048:	d001      	beq.n	800a04e <HAL_DCMI_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 800a04a:	b00d      	add	sp, #52	@ 0x34
 800a04c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_DCMI_CLK_ENABLE();
 800a04e:	4b53      	ldr	r3, [pc, #332]	@ (800a19c <HAL_DCMI_MspInit+0x16c>)
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800a050:	260d      	movs	r6, #13
 800a052:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a054:	4852      	ldr	r0, [pc, #328]	@ (800a1a0 <HAL_DCMI_MspInit+0x170>)
    __HAL_RCC_DCMI_CLK_ENABLE();
 800a056:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a05a:	2702      	movs	r7, #2
    __HAL_RCC_DCMI_CLK_ENABLE();
 800a05c:	f042 0201 	orr.w	r2, r2, #1
 800a060:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 800a064:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
 800a068:	f002 0201 	and.w	r2, r2, #1
 800a06c:	9200      	str	r2, [sp, #0]
 800a06e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800a070:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a074:	f042 0210 	orr.w	r2, r2, #16
 800a078:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800a07c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a080:	f002 0210 	and.w	r2, r2, #16
 800a084:	9201      	str	r2, [sp, #4]
 800a086:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a088:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a08c:	f042 0201 	orr.w	r2, r2, #1
 800a090:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800a094:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a098:	f002 0201 	and.w	r2, r2, #1
 800a09c:	9202      	str	r2, [sp, #8]
 800a09e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a0a0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a0a4:	f042 0204 	orr.w	r2, r2, #4
 800a0a8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800a0ac:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a0b0:	f002 0204 	and.w	r2, r2, #4
 800a0b4:	9203      	str	r2, [sp, #12]
 800a0b6:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800a0b8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a0bc:	f042 0208 	orr.w	r2, r2, #8
 800a0c0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800a0c4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a0c8:	f002 0208 	and.w	r2, r2, #8
 800a0cc:	9204      	str	r2, [sp, #16]
 800a0ce:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a0d0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a0d4:	f042 0202 	orr.w	r2, r2, #2
 800a0d8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0
 800a0dc:	2273      	movs	r2, #115	@ 0x73
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a0de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800a0e2:	960a      	str	r6, [sp, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a0e4:	f003 0302 	and.w	r3, r3, #2
 800a0e8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0
 800a0ea:	2302      	movs	r3, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a0ec:	9905      	ldr	r1, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a0ee:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0
 800a0f0:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a0f4:	f7fb fb08 	bl	8005708 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800a0f8:	2350      	movs	r3, #80	@ 0x50
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a0fa:	a906      	add	r1, sp, #24
 800a0fc:	4829      	ldr	r0, [pc, #164]	@ (800a1a4 <HAL_DCMI_MspInit+0x174>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800a0fe:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800a100:	960a      	str	r6, [sp, #40]	@ 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a102:	9707      	str	r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a104:	e9cd 4408 	strd	r4, r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a108:	f7fb fafe 	bl	8005708 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800a10c:	23c0      	movs	r3, #192	@ 0xc0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a10e:	a906      	add	r1, sp, #24
 800a110:	4825      	ldr	r0, [pc, #148]	@ (800a1a8 <HAL_DCMI_MspInit+0x178>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800a112:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800a114:	e9cd 4609 	strd	r4, r6, [sp, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a118:	e9cd 7407 	strd	r7, r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a11c:	f7fb faf4 	bl	8005708 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800a120:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a122:	a906      	add	r1, sp, #24
 800a124:	4821      	ldr	r0, [pc, #132]	@ (800a1ac <HAL_DCMI_MspInit+0x17c>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800a126:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800a128:	e9cd 4609 	strd	r4, r6, [sp, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a12c:	e9cd 7407 	strd	r7, r4, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a130:	f7fb faea 	bl	8005708 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800a134:	2380      	movs	r3, #128	@ 0x80
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a136:	481e      	ldr	r0, [pc, #120]	@ (800a1b0 <HAL_DCMI_MspInit+0x180>)
 800a138:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800a13a:	960a      	str	r6, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800a13c:	9306      	str	r3, [sp, #24]
    hdma_dcmi.Instance = DMA1_Stream0;
 800a13e:	4e1d      	ldr	r6, [pc, #116]	@ (800a1b4 <HAL_DCMI_MspInit+0x184>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a140:	9707      	str	r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a142:	e9cd 4408 	strd	r4, r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a146:	f7fb fadf 	bl	8005708 <HAL_GPIO_Init>
    hdma_dcmi.Instance = DMA1_Stream0;
 800a14a:	4a1b      	ldr	r2, [pc, #108]	@ (800a1b8 <HAL_DCMI_MspInit+0x188>)
    hdma_dcmi.Init.Request = DMA_REQUEST_DCMI;
 800a14c:	234b      	movs	r3, #75	@ 0x4b
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 800a14e:	4630      	mov	r0, r6
    hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 800a150:	6234      	str	r4, [r6, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a152:	6274      	str	r4, [r6, #36]	@ 0x24
    hdma_dcmi.Init.Request = DMA_REQUEST_DCMI;
 800a154:	e886 001c 	stmia.w	r6, {r2, r3, r4}
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 800a158:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800a15c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 800a160:	e9c6 4203 	strd	r4, r2, [r6, #12]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800a164:	6173      	str	r3, [r6, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800a166:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 800a16a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a16e:	e9c6 2306 	strd	r2, r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 800a172:	f7f9 fee1 	bl	8003f38 <HAL_DMA_Init>
 800a176:	b958      	cbnz	r0, 800a190 <HAL_DCMI_MspInit+0x160>
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 800a178:	2200      	movs	r2, #0
 800a17a:	204e      	movs	r0, #78	@ 0x4e
    __HAL_LINKDMA(dcmiHandle,DMA_Handle,hdma_dcmi);
 800a17c:	64ae      	str	r6, [r5, #72]	@ 0x48
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 800a17e:	4611      	mov	r1, r2
    __HAL_LINKDMA(dcmiHandle,DMA_Handle,hdma_dcmi);
 800a180:	63b5      	str	r5, [r6, #56]	@ 0x38
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 800a182:	f7f9 fb87 	bl	8003894 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 800a186:	204e      	movs	r0, #78	@ 0x4e
 800a188:	f7f9 fbc0 	bl	800390c <HAL_NVIC_EnableIRQ>
}
 800a18c:	b00d      	add	sp, #52	@ 0x34
 800a18e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 800a190:	f000 fb8c 	bl	800a8ac <Error_Handler>
 800a194:	e7f0      	b.n	800a178 <HAL_DCMI_MspInit+0x148>
 800a196:	bf00      	nop
 800a198:	48020000 	.word	0x48020000
 800a19c:	58024400 	.word	0x58024400
 800a1a0:	58021000 	.word	0x58021000
 800a1a4:	58020000 	.word	0x58020000
 800a1a8:	58020800 	.word	0x58020800
 800a1ac:	58020c00 	.word	0x58020c00
 800a1b0:	58020400 	.word	0x58020400
 800a1b4:	240007e4 	.word	0x240007e4
 800a1b8:	40020010 	.word	0x40020010

0800a1bc <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800a1bc:	4b0c      	ldr	r3, [pc, #48]	@ (800a1f0 <MX_DMA_Init+0x34>)

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800a1be:	2200      	movs	r2, #0
 800a1c0:	200b      	movs	r0, #11
 800a1c2:	4611      	mov	r1, r2
{
 800a1c4:	b510      	push	{r4, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 800a1c6:	f8d3 40d8 	ldr.w	r4, [r3, #216]	@ 0xd8
{
 800a1ca:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 800a1cc:	f044 0401 	orr.w	r4, r4, #1
 800a1d0:	f8c3 40d8 	str.w	r4, [r3, #216]	@ 0xd8
 800a1d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a1d8:	f003 0301 	and.w	r3, r3, #1
 800a1dc:	9301      	str	r3, [sp, #4]
 800a1de:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800a1e0:	f7f9 fb58 	bl	8003894 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800a1e4:	200b      	movs	r0, #11

}
 800a1e6:	b002      	add	sp, #8
 800a1e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800a1ec:	f7f9 bb8e 	b.w	800390c <HAL_NVIC_EnableIRQ>
 800a1f0:	58024400 	.word	0x58024400

0800a1f4 <MX_GPIO_Init>:
     PA8   ------> RCC_MCO_1
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 800a1f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800a1f8:	4b50      	ldr	r3, [pc, #320]	@ (800a33c <MX_GPIO_Init+0x148>)
{
 800a1fa:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a1fc:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 800a1fe:	2108      	movs	r1, #8
 800a200:	4e4f      	ldr	r6, [pc, #316]	@ (800a340 <MX_GPIO_Init+0x14c>)
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PE3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a202:	2701      	movs	r7, #1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a204:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(PE3_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800a206:	2502      	movs	r5, #2
  HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 800a208:	4630      	mov	r0, r6

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a20a:	f04f 0803 	mov.w	r8, #3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a20e:	e9cd 4406 	strd	r4, r4, [sp, #24]
 800a212:	e9cd 4408 	strd	r4, r4, [sp, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800a216:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a21a:	f042 0210 	orr.w	r2, r2, #16
 800a21e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800a222:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a226:	f002 0210 	and.w	r2, r2, #16
 800a22a:	9200      	str	r2, [sp, #0]
 800a22c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a22e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a232:	f042 0204 	orr.w	r2, r2, #4
 800a236:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800a23a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a23e:	f002 0204 	and.w	r2, r2, #4
 800a242:	9201      	str	r2, [sp, #4]
 800a244:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800a246:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a24a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a24e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800a252:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a256:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 800a25a:	9202      	str	r2, [sp, #8]
 800a25c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a25e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a262:	f042 0201 	orr.w	r2, r2, #1
 800a266:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800a26a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a26e:	f002 0201 	and.w	r2, r2, #1
 800a272:	9203      	str	r2, [sp, #12]
 800a274:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800a276:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a27a:	430a      	orrs	r2, r1
 800a27c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800a280:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a284:	400a      	ands	r2, r1
 800a286:	9204      	str	r2, [sp, #16]
 800a288:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a28a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a28e:	f042 0202 	orr.w	r2, r2, #2
 800a292:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 800a296:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a298:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a29c:	f003 0302 	and.w	r3, r3, #2
 800a2a0:	9305      	str	r3, [sp, #20]
 800a2a2:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 800a2a4:	f7fb fc42 	bl	8005b2c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_SET);
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	4630      	mov	r0, r6
 800a2ac:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 800a2b0:	f7fb fc3c 	bl	8005b2c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = PE3_Pin;
 800a2b4:	2308      	movs	r3, #8
  HAL_GPIO_Init(PE3_GPIO_Port, &GPIO_InitStruct);
 800a2b6:	a906      	add	r1, sp, #24
 800a2b8:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = PE3_Pin;
 800a2ba:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a2bc:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2be:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a2c0:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(PE3_GPIO_Port, &GPIO_InitStruct);
 800a2c2:	f7fb fa21 	bl	8005708 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = KEY_Pin;
 800a2c6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800a2ca:	2300      	movs	r3, #0
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 800a2cc:	a906      	add	r1, sp, #24
 800a2ce:	481d      	ldr	r0, [pc, #116]	@ (800a344 <MX_GPIO_Init+0x150>)
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800a2d0:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pin = KEY_Pin;
 800a2d2:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 800a2d6:	f7fb fa17 	bl	8005708 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 800a2da:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a2de:	4630      	mov	r0, r6
 800a2e0:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 800a2e2:	9306      	str	r3, [sp, #24]
  /* USART1 TX for uart tx : PB14 */
  GPIO_InitStruct.Pin = USART1_TX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800a2e4:	2604      	movs	r6, #4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a2e6:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2ea:	e9cd 7407 	strd	r7, r4, [sp, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a2ee:	f7fb fa0b 	bl	8005708 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800a2f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a2f6:	a906      	add	r1, sp, #24
 800a2f8:	4813      	ldr	r0, [pc, #76]	@ (800a348 <MX_GPIO_Init+0x154>)
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800a2fa:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2fc:	e9cd 5407 	strd	r5, r4, [sp, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800a300:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a304:	f7fb fa00 	bl	8005708 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a308:	9708      	str	r7, [sp, #32]
  HAL_GPIO_Init(USART1_TX_Port, &GPIO_InitStruct);
 800a30a:	4f10      	ldr	r7, [pc, #64]	@ (800a34c <MX_GPIO_Init+0x158>)
  GPIO_InitStruct.Pin = USART1_TX_Pin;
 800a30c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  HAL_GPIO_Init(USART1_TX_Port, &GPIO_InitStruct);
 800a310:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a312:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(USART1_TX_Port, &GPIO_InitStruct);
 800a314:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = USART1_TX_Pin;
 800a316:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800a318:	e9cd 8609 	strd	r8, r6, [sp, #36]	@ 0x24
  HAL_GPIO_Init(USART1_TX_Port, &GPIO_InitStruct);
 800a31c:	f7fb f9f4 	bl	8005708 <HAL_GPIO_Init>

  /* USART1 RX for uart rx : PB15 */
  GPIO_InitStruct.Pin = USART1_RX_Pin;
 800a320:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
  HAL_GPIO_Init(USART1_RX_Port, &GPIO_InitStruct);
 800a324:	a906      	add	r1, sp, #24
 800a326:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a328:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a32a:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Pin = USART1_RX_Pin;
 800a32c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800a32e:	e9cd 5609 	strd	r5, r6, [sp, #36]	@ 0x24
  HAL_GPIO_Init(USART1_RX_Port, &GPIO_InitStruct);
 800a332:	f7fb f9e9 	bl	8005708 <HAL_GPIO_Init>
}
 800a336:	b00c      	add	sp, #48	@ 0x30
 800a338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a33c:	58024400 	.word	0x58024400
 800a340:	58021000 	.word	0x58021000
 800a344:	58020800 	.word	0x58020800
 800a348:	58020000 	.word	0x58020000
 800a34c:	58020400 	.word	0x58020400

0800a350 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800a350:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800a352:	4817      	ldr	r0, [pc, #92]	@ (800a3b0 <MX_I2C1_Init+0x60>)
  hi2c1.Init.Timing = 0x40805E8A;
 800a354:	2300      	movs	r3, #0
 800a356:	4917      	ldr	r1, [pc, #92]	@ (800a3b4 <MX_I2C1_Init+0x64>)
 800a358:	2401      	movs	r4, #1
 800a35a:	4a17      	ldr	r2, [pc, #92]	@ (800a3b8 <MX_I2C1_Init+0x68>)
 800a35c:	6203      	str	r3, [r0, #32]
 800a35e:	e880 001e 	stmia.w	r0, {r1, r2, r3, r4}
 800a362:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a366:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800a36a:	f7fb fd07 	bl	8005d7c <HAL_I2C_Init>
 800a36e:	b950      	cbnz	r0, 800a386 <MX_I2C1_Init+0x36>
  {
    Error_Handler();
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800a370:	2100      	movs	r1, #0
 800a372:	480f      	ldr	r0, [pc, #60]	@ (800a3b0 <MX_I2C1_Init+0x60>)
 800a374:	f7fc f9a4 	bl	80066c0 <HAL_I2CEx_ConfigAnalogFilter>
 800a378:	b968      	cbnz	r0, 800a396 <MX_I2C1_Init+0x46>
  {
    Error_Handler();
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800a37a:	2100      	movs	r1, #0
 800a37c:	480c      	ldr	r0, [pc, #48]	@ (800a3b0 <MX_I2C1_Init+0x60>)
 800a37e:	f7fc f9c9 	bl	8006714 <HAL_I2CEx_ConfigDigitalFilter>
 800a382:	b980      	cbnz	r0, 800a3a6 <MX_I2C1_Init+0x56>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800a384:	bd10      	pop	{r4, pc}
    Error_Handler();
 800a386:	f000 fa91 	bl	800a8ac <Error_Handler>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800a38a:	2100      	movs	r1, #0
 800a38c:	4808      	ldr	r0, [pc, #32]	@ (800a3b0 <MX_I2C1_Init+0x60>)
 800a38e:	f7fc f997 	bl	80066c0 <HAL_I2CEx_ConfigAnalogFilter>
 800a392:	2800      	cmp	r0, #0
 800a394:	d0f1      	beq.n	800a37a <MX_I2C1_Init+0x2a>
    Error_Handler();
 800a396:	f000 fa89 	bl	800a8ac <Error_Handler>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800a39a:	2100      	movs	r1, #0
 800a39c:	4804      	ldr	r0, [pc, #16]	@ (800a3b0 <MX_I2C1_Init+0x60>)
 800a39e:	f7fc f9b9 	bl	8006714 <HAL_I2CEx_ConfigDigitalFilter>
 800a3a2:	2800      	cmp	r0, #0
 800a3a4:	d0ee      	beq.n	800a384 <MX_I2C1_Init+0x34>
}
 800a3a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800a3aa:	f000 ba7f 	b.w	800a8ac <Error_Handler>
 800a3ae:	bf00      	nop
 800a3b0:	240008b0 	.word	0x240008b0
 800a3b4:	40005400 	.word	0x40005400
 800a3b8:	40805e8a 	.word	0x40805e8a
 800a3bc:	00000000 	.word	0x00000000

0800a3c0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800a3c0:	b510      	push	{r4, lr}
 800a3c2:	b0b6      	sub	sp, #216	@ 0xd8

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a3c4:	2100      	movs	r1, #0
{
 800a3c6:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a3c8:	22bc      	movs	r2, #188	@ 0xbc
 800a3ca:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a3cc:	9106      	str	r1, [sp, #24]
 800a3ce:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800a3d2:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a3d6:	f019 f9b1 	bl	802373c <memset>
  if(i2cHandle->Instance==I2C1)
 800a3da:	4b1f      	ldr	r3, [pc, #124]	@ (800a458 <HAL_I2C_MspInit+0x98>)
 800a3dc:	6822      	ldr	r2, [r4, #0]
 800a3de:	429a      	cmp	r2, r3
 800a3e0:	d001      	beq.n	800a3e6 <HAL_I2C_MspInit+0x26>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800a3e2:	b036      	add	sp, #216	@ 0xd8
 800a3e4:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800a3e6:	2308      	movs	r3, #8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a3e8:	a807      	add	r0, sp, #28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800a3ea:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a3ec:	f7fd f8f2 	bl	80075d4 <HAL_RCCEx_PeriphCLKConfig>
 800a3f0:	bb40      	cbnz	r0, 800a444 <HAL_I2C_MspInit+0x84>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a3f2:	4c1a      	ldr	r4, [pc, #104]	@ (800a45c <HAL_I2C_MspInit+0x9c>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800a3f4:	2204      	movs	r2, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a3f6:	a902      	add	r1, sp, #8
 800a3f8:	4819      	ldr	r0, [pc, #100]	@ (800a460 <HAL_I2C_MspInit+0xa0>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a3fa:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 800a3fe:	f043 0302 	orr.w	r3, r3, #2
 800a402:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 800a406:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800a40a:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800a40c:	2201      	movs	r2, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a40e:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800a412:	ed9f 7b0f 	vldr	d7, [pc, #60]	@ 800a450 <HAL_I2C_MspInit+0x90>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a416:	9300      	str	r3, [sp, #0]
 800a418:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800a41a:	2300      	movs	r3, #0
 800a41c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a420:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a424:	f7fb f970 	bl	8005708 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800a428:	f8d4 30e8 	ldr.w	r3, [r4, #232]	@ 0xe8
 800a42c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a430:	f8c4 30e8 	str.w	r3, [r4, #232]	@ 0xe8
 800a434:	f8d4 30e8 	ldr.w	r3, [r4, #232]	@ 0xe8
 800a438:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a43c:	9301      	str	r3, [sp, #4]
 800a43e:	9b01      	ldr	r3, [sp, #4]
}
 800a440:	b036      	add	sp, #216	@ 0xd8
 800a442:	bd10      	pop	{r4, pc}
      Error_Handler();
 800a444:	f000 fa32 	bl	800a8ac <Error_Handler>
 800a448:	e7d3      	b.n	800a3f2 <HAL_I2C_MspInit+0x32>
 800a44a:	bf00      	nop
 800a44c:	f3af 8000 	nop.w
 800a450:	00000300 	.word	0x00000300
 800a454:	00000012 	.word	0x00000012
 800a458:	40005400 	.word	0x40005400
 800a45c:	58024400 	.word	0x58024400
 800a460:	58020400 	.word	0x58020400

0800a464 <_ZN6tflite22MicroMutableOpResolverILj10EED1Ev>:

namespace tflite {
TFLMRegistration* Register_DETECTION_POSTPROCESS();

template <unsigned int tOpCount>
class MicroMutableOpResolver : public MicroOpResolver {
 800a464:	4770      	bx	lr
 800a466:	bf00      	nop

0800a468 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE>:
  TF_LITE_REMOVE_VIRTUAL_DELETE

  explicit MicroMutableOpResolver() {}

  const TFLMRegistration* FindOp(tflite::BuiltinOperator op) const override {
    if (op == BuiltinOperator_CUSTOM) return nullptr;
 800a468:	2920      	cmp	r1, #32
 800a46a:	d038      	beq.n	800a4de <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x76>

    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a46c:	f8d0 311c 	ldr.w	r3, [r0, #284]	@ 0x11c
 800a470:	b3ab      	cbz	r3, 800a4de <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x76>
      const TFLMRegistration& registration = registrations_[i];
      if (registration.builtin_code == op) {
 800a472:	6982      	ldr	r2, [r0, #24]
 800a474:	4291      	cmp	r1, r2
 800a476:	d03b      	beq.n	800a4f0 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x88>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a478:	2b01      	cmp	r3, #1
 800a47a:	d030      	beq.n	800a4de <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x76>
      if (registration.builtin_code == op) {
 800a47c:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800a47e:	4291      	cmp	r1, r2
 800a480:	d038      	beq.n	800a4f4 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x8c>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a482:	2b02      	cmp	r3, #2
 800a484:	d02b      	beq.n	800a4de <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x76>
      if (registration.builtin_code == op) {
 800a486:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 800a488:	4291      	cmp	r1, r2
 800a48a:	d035      	beq.n	800a4f8 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x90>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a48c:	2b03      	cmp	r3, #3
 800a48e:	d026      	beq.n	800a4de <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x76>
      if (registration.builtin_code == op) {
 800a490:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 800a492:	4291      	cmp	r1, r2
 800a494:	d032      	beq.n	800a4fc <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x94>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a496:	2b04      	cmp	r3, #4
 800a498:	d021      	beq.n	800a4de <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x76>
      if (registration.builtin_code == op) {
 800a49a:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 800a49e:	4291      	cmp	r1, r2
 800a4a0:	d02e      	beq.n	800a500 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x98>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a4a2:	2b05      	cmp	r3, #5
 800a4a4:	d01b      	beq.n	800a4de <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x76>
      if (registration.builtin_code == op) {
 800a4a6:	f8d0 20a4 	ldr.w	r2, [r0, #164]	@ 0xa4
 800a4aa:	4291      	cmp	r1, r2
 800a4ac:	d02a      	beq.n	800a504 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x9c>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a4ae:	2b06      	cmp	r3, #6
 800a4b0:	d015      	beq.n	800a4de <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x76>
      if (registration.builtin_code == op) {
 800a4b2:	f8d0 20c0 	ldr.w	r2, [r0, #192]	@ 0xc0
 800a4b6:	4291      	cmp	r1, r2
 800a4b8:	d026      	beq.n	800a508 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0xa0>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a4ba:	2b07      	cmp	r3, #7
 800a4bc:	d00f      	beq.n	800a4de <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x76>
      if (registration.builtin_code == op) {
 800a4be:	f8d0 20dc 	ldr.w	r2, [r0, #220]	@ 0xdc
 800a4c2:	4291      	cmp	r1, r2
 800a4c4:	d022      	beq.n	800a50c <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0xa4>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a4c6:	2b08      	cmp	r3, #8
 800a4c8:	d009      	beq.n	800a4de <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x76>
      if (registration.builtin_code == op) {
 800a4ca:	f8d0 20f8 	ldr.w	r2, [r0, #248]	@ 0xf8
 800a4ce:	4291      	cmp	r1, r2
 800a4d0:	d01e      	beq.n	800a510 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0xa8>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a4d2:	2b09      	cmp	r3, #9
 800a4d4:	d003      	beq.n	800a4de <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x76>
      if (registration.builtin_code == op) {
 800a4d6:	f8d0 3114 	ldr.w	r3, [r0, #276]	@ 0x114
 800a4da:	428b      	cmp	r3, r1
 800a4dc:	d001      	beq.n	800a4e2 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x7a>
    if (op == BuiltinOperator_CUSTOM) return nullptr;
 800a4de:	2000      	movs	r0, #0
        return &registration;
      }
    }
    return nullptr;
  }
 800a4e0:	4770      	bx	lr
 800a4e2:	2309      	movs	r3, #9
      const TFLMRegistration& registration = registrations_[i];
 800a4e4:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800a4e8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800a4ec:	3004      	adds	r0, #4
 800a4ee:	4770      	bx	lr
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	e7f7      	b.n	800a4e4 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x7c>
 800a4f4:	2301      	movs	r3, #1
 800a4f6:	e7f5      	b.n	800a4e4 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x7c>
 800a4f8:	2302      	movs	r3, #2
 800a4fa:	e7f3      	b.n	800a4e4 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x7c>
 800a4fc:	2303      	movs	r3, #3
 800a4fe:	e7f1      	b.n	800a4e4 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x7c>
 800a500:	2304      	movs	r3, #4
 800a502:	e7ef      	b.n	800a4e4 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x7c>
 800a504:	2305      	movs	r3, #5
 800a506:	e7ed      	b.n	800a4e4 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x7c>
 800a508:	2306      	movs	r3, #6
 800a50a:	e7eb      	b.n	800a4e4 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x7c>
 800a50c:	2307      	movs	r3, #7
 800a50e:	e7e9      	b.n	800a4e4 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x7c>
 800a510:	2308      	movs	r3, #8
 800a512:	e7e7      	b.n	800a4e4 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x7c>

0800a514 <_ZN6tflite22MicroMutableOpResolverILj10EED0Ev>:
class MicroMutableOpResolver : public MicroOpResolver {
 800a514:	b510      	push	{r4, lr}
 800a516:	4604      	mov	r4, r0
 800a518:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 800a51c:	f018 f94a 	bl	80227b4 <_ZdlPvj>
 800a520:	4620      	mov	r0, r4
 800a522:	bd10      	pop	{r4, pc}

0800a524 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE>:
      }
    }
    return nullptr;
  }

  TfLiteBridgeBuiltinParseFunction GetOpDataParser(
 800a524:	b508      	push	{r3, lr}
      BuiltinOperator op) const override {
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
 800a526:	f8d0 3170 	ldr.w	r3, [r0, #368]	@ 0x170
 800a52a:	2b0a      	cmp	r3, #10
 800a52c:	d853      	bhi.n	800a5d6 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0xb2>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800a52e:	b3cb      	cbz	r3, 800a5a4 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x80>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800a530:	f8d0 2120 	ldr.w	r2, [r0, #288]	@ 0x120
 800a534:	4291      	cmp	r1, r2
 800a536:	d037      	beq.n	800a5a8 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x84>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800a538:	2b01      	cmp	r3, #1
 800a53a:	d033      	beq.n	800a5a4 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x80>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800a53c:	f8d0 2124 	ldr.w	r2, [r0, #292]	@ 0x124
 800a540:	4291      	cmp	r1, r2
 800a542:	d038      	beq.n	800a5b6 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x92>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800a544:	2b02      	cmp	r3, #2
 800a546:	d02d      	beq.n	800a5a4 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x80>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800a548:	f8d0 2128 	ldr.w	r2, [r0, #296]	@ 0x128
 800a54c:	4291      	cmp	r1, r2
 800a54e:	d034      	beq.n	800a5ba <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x96>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800a550:	2b03      	cmp	r3, #3
 800a552:	d027      	beq.n	800a5a4 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x80>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800a554:	f8d0 212c 	ldr.w	r2, [r0, #300]	@ 0x12c
 800a558:	4291      	cmp	r1, r2
 800a55a:	d030      	beq.n	800a5be <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x9a>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800a55c:	2b04      	cmp	r3, #4
 800a55e:	d021      	beq.n	800a5a4 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x80>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800a560:	f8d0 2130 	ldr.w	r2, [r0, #304]	@ 0x130
 800a564:	4291      	cmp	r1, r2
 800a566:	d02c      	beq.n	800a5c2 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x9e>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800a568:	2b05      	cmp	r3, #5
 800a56a:	d01b      	beq.n	800a5a4 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x80>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800a56c:	f8d0 2134 	ldr.w	r2, [r0, #308]	@ 0x134
 800a570:	4291      	cmp	r1, r2
 800a572:	d028      	beq.n	800a5c6 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0xa2>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800a574:	2b06      	cmp	r3, #6
 800a576:	d015      	beq.n	800a5a4 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x80>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800a578:	f8d0 2138 	ldr.w	r2, [r0, #312]	@ 0x138
 800a57c:	4291      	cmp	r1, r2
 800a57e:	d024      	beq.n	800a5ca <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0xa6>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800a580:	2b07      	cmp	r3, #7
 800a582:	d00f      	beq.n	800a5a4 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x80>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800a584:	f8d0 213c 	ldr.w	r2, [r0, #316]	@ 0x13c
 800a588:	4291      	cmp	r1, r2
 800a58a:	d020      	beq.n	800a5ce <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0xaa>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800a58c:	2b08      	cmp	r3, #8
 800a58e:	d009      	beq.n	800a5a4 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x80>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800a590:	f8d0 2140 	ldr.w	r2, [r0, #320]	@ 0x140
 800a594:	4291      	cmp	r1, r2
 800a596:	d01c      	beq.n	800a5d2 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0xae>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800a598:	2b0a      	cmp	r3, #10
 800a59a:	d103      	bne.n	800a5a4 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x80>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800a59c:	f8d0 3144 	ldr.w	r3, [r0, #324]	@ 0x144
 800a5a0:	428b      	cmp	r3, r1
 800a5a2:	d006      	beq.n	800a5b2 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x8e>
    }
    return nullptr;
 800a5a4:	2000      	movs	r0, #0
  }
 800a5a6:	bd08      	pop	{r3, pc}
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800a5a8:	2300      	movs	r3, #0
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800a5aa:	3352      	adds	r3, #82	@ 0x52
 800a5ac:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
  }
 800a5b0:	bd08      	pop	{r3, pc}
 800a5b2:	2309      	movs	r3, #9
 800a5b4:	e7f9      	b.n	800a5aa <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x86>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	e7f7      	b.n	800a5aa <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x86>
 800a5ba:	2302      	movs	r3, #2
 800a5bc:	e7f5      	b.n	800a5aa <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x86>
 800a5be:	2303      	movs	r3, #3
 800a5c0:	e7f3      	b.n	800a5aa <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x86>
 800a5c2:	2304      	movs	r3, #4
 800a5c4:	e7f1      	b.n	800a5aa <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x86>
 800a5c6:	2305      	movs	r3, #5
 800a5c8:	e7ef      	b.n	800a5aa <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x86>
 800a5ca:	2306      	movs	r3, #6
 800a5cc:	e7ed      	b.n	800a5aa <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x86>
 800a5ce:	2307      	movs	r3, #7
 800a5d0:	e7eb      	b.n	800a5aa <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x86>
 800a5d2:	2308      	movs	r3, #8
 800a5d4:	e7e9      	b.n	800a5aa <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x86>
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
 800a5d6:	f018 f9c7 	bl	8022968 <abort>
 800a5da:	bf00      	nop

0800a5dc <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc>:
  const TFLMRegistration* FindOp(const char* op) const override {
 800a5dc:	b570      	push	{r4, r5, r6, lr}
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a5de:	f8d0 511c 	ldr.w	r5, [r0, #284]	@ 0x11c
 800a5e2:	b3bd      	cbz	r5, 800a654 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x78>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a5e4:	6983      	ldr	r3, [r0, #24]
 800a5e6:	4604      	mov	r4, r0
 800a5e8:	460e      	mov	r6, r1
 800a5ea:	2b20      	cmp	r3, #32
 800a5ec:	d05c      	beq.n	800a6a8 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0xcc>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a5ee:	2d01      	cmp	r5, #1
 800a5f0:	d030      	beq.n	800a654 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x78>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a5f2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a5f4:	2b20      	cmp	r3, #32
 800a5f6:	d05d      	beq.n	800a6b4 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0xd8>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a5f8:	2d02      	cmp	r5, #2
 800a5fa:	d02b      	beq.n	800a654 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x78>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a5fc:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800a5fe:	2b20      	cmp	r3, #32
 800a600:	d060      	beq.n	800a6c4 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0xe8>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a602:	2d03      	cmp	r5, #3
 800a604:	d026      	beq.n	800a654 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x78>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a606:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800a608:	2b20      	cmp	r3, #32
 800a60a:	d025      	beq.n	800a658 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x7c>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a60c:	2d04      	cmp	r5, #4
 800a60e:	d021      	beq.n	800a654 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x78>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a610:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 800a614:	2b20      	cmp	r3, #32
 800a616:	d02c      	beq.n	800a672 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x96>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a618:	2d05      	cmp	r5, #5
 800a61a:	d01b      	beq.n	800a654 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x78>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a61c:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 800a620:	2b20      	cmp	r3, #32
 800a622:	d02f      	beq.n	800a684 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0xa8>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a624:	2d06      	cmp	r5, #6
 800a626:	d015      	beq.n	800a654 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x78>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a628:	f8d4 30c0 	ldr.w	r3, [r4, #192]	@ 0xc0
 800a62c:	2b20      	cmp	r3, #32
 800a62e:	d032      	beq.n	800a696 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0xba>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a630:	2d07      	cmp	r5, #7
 800a632:	d00f      	beq.n	800a654 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x78>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a634:	f8d4 30dc 	ldr.w	r3, [r4, #220]	@ 0xdc
 800a638:	2b20      	cmp	r3, #32
 800a63a:	d04b      	beq.n	800a6d4 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0xf8>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a63c:	2d08      	cmp	r5, #8
 800a63e:	d009      	beq.n	800a654 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x78>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a640:	f8d4 30f8 	ldr.w	r3, [r4, #248]	@ 0xf8
 800a644:	2b20      	cmp	r3, #32
 800a646:	d04e      	beq.n	800a6e6 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x10a>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a648:	2d09      	cmp	r5, #9
 800a64a:	d003      	beq.n	800a654 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x78>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a64c:	f8d4 3114 	ldr.w	r3, [r4, #276]	@ 0x114
 800a650:	2b20      	cmp	r3, #32
 800a652:	d051      	beq.n	800a6f8 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x11c>
    return nullptr;
 800a654:	2000      	movs	r0, #0
  }
 800a656:	bd70      	pop	{r4, r5, r6, pc}
          (strcmp(registration.custom_name, op) == 0)) {
 800a658:	4631      	mov	r1, r6
 800a65a:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 800a65c:	f7f5 fe40 	bl	80002e0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a660:	2800      	cmp	r0, #0
 800a662:	d1d3      	bne.n	800a60c <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x30>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a664:	2003      	movs	r0, #3
      const TFLMRegistration& registration = registrations_[i];
 800a666:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 800a66a:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 800a66e:	1d20      	adds	r0, r4, #4
  }
 800a670:	bd70      	pop	{r4, r5, r6, pc}
          (strcmp(registration.custom_name, op) == 0)) {
 800a672:	4631      	mov	r1, r6
 800a674:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 800a678:	f7f5 fe32 	bl	80002e0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a67c:	2800      	cmp	r0, #0
 800a67e:	d1cb      	bne.n	800a618 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x3c>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a680:	2004      	movs	r0, #4
 800a682:	e7f0      	b.n	800a666 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x8a>
          (strcmp(registration.custom_name, op) == 0)) {
 800a684:	4631      	mov	r1, r6
 800a686:	f8d4 00a8 	ldr.w	r0, [r4, #168]	@ 0xa8
 800a68a:	f7f5 fe29 	bl	80002e0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a68e:	2800      	cmp	r0, #0
 800a690:	d1c8      	bne.n	800a624 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x48>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a692:	2005      	movs	r0, #5
 800a694:	e7e7      	b.n	800a666 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x8a>
          (strcmp(registration.custom_name, op) == 0)) {
 800a696:	4631      	mov	r1, r6
 800a698:	f8d4 00c4 	ldr.w	r0, [r4, #196]	@ 0xc4
 800a69c:	f7f5 fe20 	bl	80002e0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a6a0:	2800      	cmp	r0, #0
 800a6a2:	d1c5      	bne.n	800a630 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x54>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a6a4:	2006      	movs	r0, #6
 800a6a6:	e7de      	b.n	800a666 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x8a>
          (strcmp(registration.custom_name, op) == 0)) {
 800a6a8:	69c0      	ldr	r0, [r0, #28]
 800a6aa:	f7f5 fe19 	bl	80002e0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a6ae:	2800      	cmp	r0, #0
 800a6b0:	d19d      	bne.n	800a5ee <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x12>
 800a6b2:	e7d8      	b.n	800a666 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x8a>
          (strcmp(registration.custom_name, op) == 0)) {
 800a6b4:	4631      	mov	r1, r6
 800a6b6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800a6b8:	f7f5 fe12 	bl	80002e0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a6bc:	2800      	cmp	r0, #0
 800a6be:	d19b      	bne.n	800a5f8 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x1c>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a6c0:	2001      	movs	r0, #1
 800a6c2:	e7d0      	b.n	800a666 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x8a>
          (strcmp(registration.custom_name, op) == 0)) {
 800a6c4:	4631      	mov	r1, r6
 800a6c6:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 800a6c8:	f7f5 fe0a 	bl	80002e0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a6cc:	2800      	cmp	r0, #0
 800a6ce:	d198      	bne.n	800a602 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x26>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a6d0:	2002      	movs	r0, #2
 800a6d2:	e7c8      	b.n	800a666 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x8a>
          (strcmp(registration.custom_name, op) == 0)) {
 800a6d4:	4631      	mov	r1, r6
 800a6d6:	f8d4 00e0 	ldr.w	r0, [r4, #224]	@ 0xe0
 800a6da:	f7f5 fe01 	bl	80002e0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a6de:	2800      	cmp	r0, #0
 800a6e0:	d1ac      	bne.n	800a63c <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x60>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a6e2:	2007      	movs	r0, #7
 800a6e4:	e7bf      	b.n	800a666 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x8a>
          (strcmp(registration.custom_name, op) == 0)) {
 800a6e6:	4631      	mov	r1, r6
 800a6e8:	f8d4 00fc 	ldr.w	r0, [r4, #252]	@ 0xfc
 800a6ec:	f7f5 fdf8 	bl	80002e0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a6f0:	2800      	cmp	r0, #0
 800a6f2:	d1a9      	bne.n	800a648 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x6c>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a6f4:	2008      	movs	r0, #8
 800a6f6:	e7b6      	b.n	800a666 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x8a>
          (strcmp(registration.custom_name, op) == 0)) {
 800a6f8:	4631      	mov	r1, r6
 800a6fa:	f8d4 0118 	ldr.w	r0, [r4, #280]	@ 0x118
 800a6fe:	f7f5 fdef 	bl	80002e0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a702:	2800      	cmp	r0, #0
 800a704:	d1a6      	bne.n	800a654 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x78>
 800a706:	2009      	movs	r0, #9
 800a708:	e7ad      	b.n	800a666 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x8a>
 800a70a:	bf00      	nop

0800a70c <_Z9LED_Blinkmm.constprop.0>:

	/* Enable D-Cache */
	SCB_EnableDCache();
}

void LED_Blink(uint32_t Hdelay, uint32_t Ldelay)
 800a70c:	b538      	push	{r3, r4, r5, lr}
{
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_SET);
 800a70e:	4d0a      	ldr	r5, [pc, #40]	@ (800a738 <_Z9LED_Blinkmm.constprop.0+0x2c>)
void LED_Blink(uint32_t Hdelay, uint32_t Ldelay)
 800a710:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_SET);
 800a712:	2201      	movs	r2, #1
 800a714:	2108      	movs	r1, #8
 800a716:	4628      	mov	r0, r5
 800a718:	f7fb fa08 	bl	8005b2c <HAL_GPIO_WritePin>
	HAL_Delay(Hdelay - 1);
 800a71c:	2004      	movs	r0, #4
 800a71e:	f7f9 f887 	bl	8003830 <HAL_Delay>
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 800a722:	4628      	mov	r0, r5
 800a724:	2200      	movs	r2, #0
 800a726:	2108      	movs	r1, #8
 800a728:	f7fb fa00 	bl	8005b2c <HAL_GPIO_WritePin>
	HAL_Delay(Ldelay - 1);
 800a72c:	1e60      	subs	r0, r4, #1
}
 800a72e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_Delay(Ldelay - 1);
 800a732:	f7f9 b87d 	b.w	8003830 <HAL_Delay>
 800a736:	bf00      	nop
 800a738:	58021000 	.word	0x58021000

0800a73c <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0>:

 private:
  TfLiteStatus AddBuiltin(tflite::BuiltinOperator op,
                          const TFLMRegistration& registration,
                          TfLiteBridgeBuiltinParseFunction parser) {
    if (op == BuiltinOperator_CUSTOM) {
 800a73c:	2920      	cmp	r1, #32
  TfLiteStatus AddBuiltin(tflite::BuiltinOperator op,
 800a73e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if (op == BuiltinOperator_CUSTOM) {
 800a742:	d040      	beq.n	800a7c6 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0+0x8a>
 800a744:	461e      	mov	r6, r3
      MicroPrintf("Invalid parameter BuiltinOperator_CUSTOM to the ");
      MicroPrintf("AddBuiltin function.");
      return kTfLiteError;
    }

    if (FindOp(op) != nullptr) {
 800a746:	6803      	ldr	r3, [r0, #0]
 800a748:	4604      	mov	r4, r0
 800a74a:	4617      	mov	r7, r2
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	460d      	mov	r5, r1
 800a750:	4798      	blx	r3
 800a752:	bb28      	cbnz	r0, 800a7a0 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0+0x64>
      MicroPrintf("Calling AddBuiltin with the same op more than ");
      MicroPrintf("once is not supported (Op: #%d).", op);
      return kTfLiteError;
    }

    if (registrations_len_ >= tOpCount) {
 800a754:	f8d4 311c 	ldr.w	r3, [r4, #284]	@ 0x11c
 800a758:	2b09      	cmp	r3, #9
 800a75a:	d82a      	bhi.n	800a7b2 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0+0x76>
      MicroPrintf("Couldn't register builtin op #%d, resolver size ", op);
      MicroPrintf("is too small (%d).", tOpCount);
      return kTfLiteError;
    }

    registrations_[registrations_len_] = registration;
 800a75c:	f04f 091c 	mov.w	r9, #28
 800a760:	46be      	mov	lr, r7
    // Strictly speaking, the builtin_code is not necessary for TFLM but
    // filling it in regardless.
    registrations_[registrations_len_].builtin_code = op;
    registrations_len_++;
 800a762:	1c5f      	adds	r7, r3, #1
    registrations_[registrations_len_] = registration;
 800a764:	fb09 4903 	mla	r9, r9, r3, r4

    builtin_codes_[num_buitin_ops_] = op;
 800a768:	f8d4 3170 	ldr.w	r3, [r4, #368]	@ 0x170
    registrations_[registrations_len_] = registration;
 800a76c:	f109 0c04 	add.w	ip, r9, #4
 800a770:	eb04 0a83 	add.w	sl, r4, r3, lsl #2
    builtin_parsers_[num_buitin_ops_] = parser;
    num_buitin_ops_++;
 800a774:	f103 0801 	add.w	r8, r3, #1
    registrations_[registrations_len_] = registration;
 800a778:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800a77c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a780:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 800a784:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
    registrations_[registrations_len_].builtin_code = op;
 800a788:	f8c9 5018 	str.w	r5, [r9, #24]
    registrations_len_++;
 800a78c:	f8c4 711c 	str.w	r7, [r4, #284]	@ 0x11c
    builtin_codes_[num_buitin_ops_] = op;
 800a790:	f8ca 5120 	str.w	r5, [sl, #288]	@ 0x120
    builtin_parsers_[num_buitin_ops_] = parser;
 800a794:	f8ca 6148 	str.w	r6, [sl, #328]	@ 0x148
    num_buitin_ops_++;
 800a798:	f8c4 8170 	str.w	r8, [r4, #368]	@ 0x170

    return kTfLiteOk;
  }
 800a79c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      MicroPrintf("Calling AddBuiltin with the same op more than ");
 800a7a0:	480d      	ldr	r0, [pc, #52]	@ (800a7d8 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0+0x9c>)
 800a7a2:	f004 fddb 	bl	800f35c <_Z11MicroPrintfPKcz>
      MicroPrintf("once is not supported (Op: #%d).", op);
 800a7a6:	4629      	mov	r1, r5
 800a7a8:	480c      	ldr	r0, [pc, #48]	@ (800a7dc <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0+0xa0>)
  }
 800a7aa:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
      MicroPrintf("once is not supported (Op: #%d).", op);
 800a7ae:	f004 bdd5 	b.w	800f35c <_Z11MicroPrintfPKcz>
      MicroPrintf("Couldn't register builtin op #%d, resolver size ", op);
 800a7b2:	4629      	mov	r1, r5
 800a7b4:	480a      	ldr	r0, [pc, #40]	@ (800a7e0 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0+0xa4>)
 800a7b6:	f004 fdd1 	bl	800f35c <_Z11MicroPrintfPKcz>
      MicroPrintf("is too small (%d).", tOpCount);
 800a7ba:	210a      	movs	r1, #10
 800a7bc:	4809      	ldr	r0, [pc, #36]	@ (800a7e4 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0+0xa8>)
  }
 800a7be:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
      MicroPrintf("is too small (%d).", tOpCount);
 800a7c2:	f004 bdcb 	b.w	800f35c <_Z11MicroPrintfPKcz>
      MicroPrintf("Invalid parameter BuiltinOperator_CUSTOM to the ");
 800a7c6:	4808      	ldr	r0, [pc, #32]	@ (800a7e8 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0+0xac>)
 800a7c8:	f004 fdc8 	bl	800f35c <_Z11MicroPrintfPKcz>
      MicroPrintf("AddBuiltin function.");
 800a7cc:	4807      	ldr	r0, [pc, #28]	@ (800a7ec <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0+0xb0>)
  }
 800a7ce:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
      MicroPrintf("AddBuiltin function.");
 800a7d2:	f004 bdc3 	b.w	800f35c <_Z11MicroPrintfPKcz>
 800a7d6:	bf00      	nop
 800a7d8:	08025d20 	.word	0x08025d20
 800a7dc:	08025d50 	.word	0x08025d50
 800a7e0:	08025d74 	.word	0x08025d74
 800a7e4:	08025da8 	.word	0x08025da8
 800a7e8:	08025cd4 	.word	0x08025cd4
 800a7ec:	08025d08 	.word	0x08025d08

0800a7f0 <HAL_DCMI_FrameEventCallback>:
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI48, RCC_MCODIV_4);
}

/* USER CODE BEGIN 4 */
void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 800a7f0:	b510      	push	{r4, lr}
	static uint32_t count = 0,tick = 0;

	if(HAL_GetTick() - tick >= 1000)
 800a7f2:	4c0c      	ldr	r4, [pc, #48]	@ (800a824 <HAL_DCMI_FrameEventCallback+0x34>)
 800a7f4:	f7f9 f816 	bl	8003824 <HAL_GetTick>
 800a7f8:	6823      	ldr	r3, [r4, #0]
 800a7fa:	1ac0      	subs	r0, r0, r3
 800a7fc:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800a800:	d207      	bcs.n	800a812 <HAL_DCMI_FrameEventCallback+0x22>
	{
		tick = HAL_GetTick();
		Camera_FPS = count;
		count = 0;
	}
	count ++;
 800a802:	4a09      	ldr	r2, [pc, #36]	@ (800a828 <HAL_DCMI_FrameEventCallback+0x38>)
 800a804:	6813      	ldr	r3, [r2, #0]
 800a806:	3301      	adds	r3, #1

	DCMI_FrameIsReady = 1;
 800a808:	4908      	ldr	r1, [pc, #32]	@ (800a82c <HAL_DCMI_FrameEventCallback+0x3c>)
 800a80a:	2001      	movs	r0, #1
	count ++;
 800a80c:	6013      	str	r3, [r2, #0]
	DCMI_FrameIsReady = 1;
 800a80e:	6008      	str	r0, [r1, #0]
}
 800a810:	bd10      	pop	{r4, pc}
		tick = HAL_GetTick();
 800a812:	f7f9 f807 	bl	8003824 <HAL_GetTick>
		Camera_FPS = count;
 800a816:	4a04      	ldr	r2, [pc, #16]	@ (800a828 <HAL_DCMI_FrameEventCallback+0x38>)
 800a818:	4905      	ldr	r1, [pc, #20]	@ (800a830 <HAL_DCMI_FrameEventCallback+0x40>)
 800a81a:	2301      	movs	r3, #1
		tick = HAL_GetTick();
 800a81c:	6020      	str	r0, [r4, #0]
		Camera_FPS = count;
 800a81e:	6810      	ldr	r0, [r2, #0]
 800a820:	6008      	str	r0, [r1, #0]
		count = 0;
 800a822:	e7f1      	b.n	800a808 <HAL_DCMI_FrameEventCallback+0x18>
 800a824:	240008fc 	.word	0x240008fc
 800a828:	24000900 	.word	0x24000900
 800a82c:	2400d108 	.word	0x2400d108
 800a830:	2400d104 	.word	0x2400d104
 800a834:	00000000 	.word	0x00000000

0800a838 <_Z8Get_DataPv>:

void Get_Data(void* target){
 800a838:	b570      	push	{r4, r5, r6, lr}
 800a83a:	4c1b      	ldr	r4, [pc, #108]	@ (800a8a8 <_Z8Get_DataPv+0x70>)
		for(int c_t = 0;c_t<28;c_t++){
			uint16_t pixel = pic[r_base+(2*r_t)][c_base+(2*c_t)];
			uint8_t r = ((pixel >> 11) & 0x1F)<<3;
			uint8_t g = ((pixel >> 5) & 0x3F)<<2;
			uint8_t b = (pixel & 0x1F)<<3;
			float gray = (3*r+6*g+b)/10./255.;
 800a83c:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800a840:	f100 0c70 	add.w	ip, r0, #112	@ 0x70
 800a844:	f04f 0e03 	mov.w	lr, #3
 800a848:	f504 458c 	add.w	r5, r4, #17920	@ 0x4600
 800a84c:	ed9f 5b14 	vldr	d5, [pc, #80]	@ 800a8a0 <_Z8Get_DataPv+0x68>
		for(int c_t = 0;c_t<28;c_t++){
 800a850:	f1ac 0070 	sub.w	r0, ip, #112	@ 0x70
void Get_Data(void* target){
 800a854:	4621      	mov	r1, r4
			uint16_t pixel = pic[r_base+(2*r_t)][c_base+(2*c_t)];
 800a856:	f8b1 6068 	ldrh.w	r6, [r1, #104]	@ 0x68
		for(int c_t = 0;c_t<28;c_t++){
 800a85a:	3104      	adds	r1, #4
			uint8_t g = ((pixel >> 5) & 0x3F)<<2;
 800a85c:	08f2      	lsrs	r2, r6, #3
			uint8_t r = ((pixel >> 11) & 0x1F)<<3;
 800a85e:	0af3      	lsrs	r3, r6, #11
			float gray = (3*r+6*g+b)/10./255.;
 800a860:	f002 02fc 	and.w	r2, r2, #252	@ 0xfc
			uint8_t b = (pixel & 0x1F)<<3;
 800a864:	00f6      	lsls	r6, r6, #3
			float gray = (3*r+6*g+b)/10./255.;
 800a866:	00db      	lsls	r3, r3, #3
 800a868:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800a86c:	b2f6      	uxtb	r6, r6
 800a86e:	0052      	lsls	r2, r2, #1
 800a870:	fb1e 2303 	smlabb	r3, lr, r3, r2
 800a874:	4433      	add	r3, r6
 800a876:	ee07 3a90 	vmov	s15, r3
 800a87a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a87e:	ee87 6b04 	vdiv.f64	d6, d7, d4
 800a882:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800a886:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 800a88a:	eca0 7a01 	vstmia	r0!, {s14}
		for(int c_t = 0;c_t<28;c_t++){
 800a88e:	4584      	cmp	ip, r0
 800a890:	d1e1      	bne.n	800a856 <_Z8Get_DataPv+0x1e>
	for(int r_t = 0;r_t<28;r_t++){
 800a892:	f504 7420 	add.w	r4, r4, #640	@ 0x280
 800a896:	f10c 0c70 	add.w	ip, ip, #112	@ 0x70
 800a89a:	42a5      	cmp	r5, r4
 800a89c:	d1d8      	bne.n	800a850 <_Z8Get_DataPv+0x18>

			a_target[r_t][c_t] = gray;
		}
	}
}
 800a89e:	bd70      	pop	{r4, r5, r6, pc}
 800a8a0:	00000000 	.word	0x00000000
 800a8a4:	406fe000 	.word	0x406fe000
 800a8a8:	2400f90c 	.word	0x2400f90c

0800a8ac <Error_Handler>:
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_SET);
 800a8ac:	4c09      	ldr	r4, [pc, #36]	@ (800a8d4 <Error_Handler+0x28>)
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800a8ae:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_SET);
 800a8b0:	2201      	movs	r2, #1
 800a8b2:	2108      	movs	r1, #8
 800a8b4:	4620      	mov	r0, r4
 800a8b6:	f7fb f939 	bl	8005b2c <HAL_GPIO_WritePin>
	HAL_Delay(Hdelay - 1);
 800a8ba:	2004      	movs	r0, #4
 800a8bc:	f7f8 ffb8 	bl	8003830 <HAL_Delay>
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 800a8c0:	4620      	mov	r0, r4
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	2108      	movs	r1, #8
 800a8c6:	f7fb f931 	bl	8005b2c <HAL_GPIO_WritePin>
	HAL_Delay(Ldelay - 1);
 800a8ca:	20f9      	movs	r0, #249	@ 0xf9
 800a8cc:	f7f8 ffb0 	bl	8003830 <HAL_Delay>
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1)
 800a8d0:	e7ee      	b.n	800a8b0 <Error_Handler+0x4>
 800a8d2:	bf00      	nop
 800a8d4:	58021000 	.word	0x58021000

0800a8d8 <_Z18SystemClock_Configv>:
{
 800a8d8:	b530      	push	{r4, r5, lr}
 800a8da:	b09f      	sub	sp, #124	@ 0x7c
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a8dc:	224c      	movs	r2, #76	@ 0x4c
 800a8de:	2100      	movs	r1, #0
 800a8e0:	a80a      	add	r0, sp, #40	@ 0x28
 800a8e2:	f018 ff2b 	bl	802373c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a8e6:	2220      	movs	r2, #32
 800a8e8:	2100      	movs	r1, #0
 800a8ea:	a802      	add	r0, sp, #8
 800a8ec:	f018 ff26 	bl	802373c <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800a8f0:	2002      	movs	r0, #2
 800a8f2:	f7fb ff3b 	bl	800676c <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800a8f6:	4a26      	ldr	r2, [pc, #152]	@ (800a990 <_Z18SystemClock_Configv+0xb8>)
 800a8f8:	2100      	movs	r1, #0
 800a8fa:	4b26      	ldr	r3, [pc, #152]	@ (800a994 <_Z18SystemClock_Configv+0xbc>)
 800a8fc:	9101      	str	r1, [sp, #4]
 800a8fe:	6991      	ldr	r1, [r2, #24]
 800a900:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 800a904:	6191      	str	r1, [r2, #24]
 800a906:	6991      	ldr	r1, [r2, #24]
 800a908:	f401 4140 	and.w	r1, r1, #49152	@ 0xc000
 800a90c:	9101      	str	r1, [sp, #4]
 800a90e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800a910:	f041 0101 	orr.w	r1, r1, #1
 800a914:	62d9      	str	r1, [r3, #44]	@ 0x2c
 800a916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a918:	f003 0301 	and.w	r3, r3, #1
 800a91c:	9301      	str	r3, [sp, #4]
 800a91e:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800a920:	6993      	ldr	r3, [r2, #24]
 800a922:	0499      	lsls	r1, r3, #18
 800a924:	d5fc      	bpl.n	800a920 <_Z18SystemClock_Configv+0x48>
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a926:	2302      	movs	r3, #2
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800a928:	2200      	movs	r2, #0
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800a92a:	2021      	movs	r0, #33	@ 0x21
 800a92c:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a930:	9313      	str	r3, [sp, #76]	@ 0x4c
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800a932:	2501      	movs	r5, #1
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800a934:	9314      	str	r3, [sp, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800a936:	2408      	movs	r4, #8
	RCC_OscInitStruct.PLL.PLLR = 2;
 800a938:	9319      	str	r3, [sp, #100]	@ 0x64
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800a93a:	9510      	str	r5, [sp, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800a93c:	941a      	str	r4, [sp, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLQ = 2;
 800a93e:	e9cd 3317 	strd	r3, r3, [sp, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800a942:	e9cd 221b 	strd	r2, r2, [sp, #108]	@ 0x6c
	RCC_OscInitStruct.PLL.PLLN = 96;
 800a946:	2360      	movs	r3, #96	@ 0x60
 800a948:	2205      	movs	r2, #5
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800a94a:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a94e:	a80a      	add	r0, sp, #40	@ 0x28
	RCC_OscInitStruct.PLL.PLLN = 96;
 800a950:	e9cd 2315 	strd	r2, r3, [sp, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a954:	f7fb ffa0 	bl	8006898 <HAL_RCC_OscConfig>
 800a958:	4603      	mov	r3, r0
 800a95a:	b9b0      	cbnz	r0, 800a98a <_Z18SystemClock_Configv+0xb2>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a95c:	223f      	movs	r2, #63	@ 0x3f
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800a95e:	4629      	mov	r1, r5
 800a960:	a802      	add	r0, sp, #8
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800a962:	9304      	str	r3, [sp, #16]
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a964:	9202      	str	r2, [sp, #8]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a966:	2203      	movs	r2, #3
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800a968:	9309      	str	r3, [sp, #36]	@ 0x24
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a96a:	9203      	str	r2, [sp, #12]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800a96c:	e9cd 4305 	strd	r4, r3, [sp, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800a970:	e9cd 3307 	strd	r3, r3, [sp, #28]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800a974:	f7fc fb54 	bl	8007020 <HAL_RCC_ClockConfig>
 800a978:	b938      	cbnz	r0, 800a98a <_Z18SystemClock_Configv+0xb2>
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI48, RCC_MCODIV_4);
 800a97a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a97e:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 800a982:	f7fc fa6d 	bl	8006e60 <HAL_RCC_MCOConfig>
}
 800a986:	b01f      	add	sp, #124	@ 0x7c
 800a988:	bd30      	pop	{r4, r5, pc}
		Error_Handler();
 800a98a:	f7ff ff8f 	bl	800a8ac <Error_Handler>
 800a98e:	bf00      	nop
 800a990:	58024800 	.word	0x58024800
 800a994:	58000400 	.word	0x58000400

0800a998 <main>:
{
 800a998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800a99c:	2300      	movs	r3, #0
	MPU_InitStruct.BaseAddress      = QSPI_BASE;
 800a99e:	f04f 4410 	mov.w	r4, #2415919104	@ 0x90000000
{
 800a9a2:	ed2d 8b02 	vpush	{d8}
 800a9a6:	f5ad 7d2b 	sub.w	sp, sp, #684	@ 0x2ac
	MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800a9aa:	e9cd 334d 	strd	r3, r3, [sp, #308]	@ 0x134
 800a9ae:	e9cd 334f 	strd	r3, r3, [sp, #316]	@ 0x13c
	HAL_MPU_Disable();
 800a9b2:	f7f8 ffcf 	bl	8003954 <HAL_MPU_Disable>
	MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800a9b6:	2301      	movs	r3, #1
	MPU_InitStruct.Size             = MPU_REGION_SIZE_256MB;
 800a9b8:	4aa2      	ldr	r2, [pc, #648]	@ (800ac44 <main+0x2ac>)
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800a9ba:	a84d      	add	r0, sp, #308	@ 0x134
	MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800a9bc:	f8ad 3134 	strh.w	r3, [sp, #308]	@ 0x134
	MPU_InitStruct.Size             = MPU_REGION_SIZE_256MB;
 800a9c0:	9350      	str	r3, [sp, #320]	@ 0x140
 800a9c2:	e9cd 424e 	strd	r4, r2, [sp, #312]	@ 0x138
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800a9c6:	f7f8 ffe3 	bl	8003990 <HAL_MPU_ConfigRegion>
	MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800a9ca:	f240 1101 	movw	r1, #257	@ 0x101
	MPU_InitStruct.Size             = MPU_REGION_SIZE_8MB;
 800a9ce:	4a9e      	ldr	r2, [pc, #632]	@ (800ac48 <main+0x2b0>)
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800a9d0:	a84d      	add	r0, sp, #308	@ 0x134
	MPU_InitStruct.Size             = MPU_REGION_SIZE_8MB;
 800a9d2:	4b9e      	ldr	r3, [pc, #632]	@ (800ac4c <main+0x2b4>)
	MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800a9d4:	f8ad 1134 	strh.w	r1, [sp, #308]	@ 0x134
	MPU_InitStruct.Size             = MPU_REGION_SIZE_8MB;
 800a9d8:	924f      	str	r2, [sp, #316]	@ 0x13c
 800a9da:	9350      	str	r3, [sp, #320]	@ 0x140
	MPU_InitStruct.BaseAddress      = QSPI_BASE;
 800a9dc:	944e      	str	r4, [sp, #312]	@ 0x138
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800a9de:	f7f8 ffd7 	bl	8003990 <HAL_MPU_ConfigRegion>
	MPU_InitStruct.BaseAddress      = D1_AXISRAM_BASE;
 800a9e2:	f04f 5010 	mov.w	r0, #603979776	@ 0x24000000
	MPU_InitStruct.Size             = MPU_REGION_SIZE_512KB;
 800a9e6:	4a9a      	ldr	r2, [pc, #616]	@ (800ac50 <main+0x2b8>)
 800a9e8:	4b9a      	ldr	r3, [pc, #616]	@ (800ac54 <main+0x2bc>)
	MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800a9ea:	f240 2101 	movw	r1, #513	@ 0x201
	MPU_InitStruct.BaseAddress      = D1_AXISRAM_BASE;
 800a9ee:	904e      	str	r0, [sp, #312]	@ 0x138
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800a9f0:	a84d      	add	r0, sp, #308	@ 0x134
	MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800a9f2:	f8ad 1134 	strh.w	r1, [sp, #308]	@ 0x134
	MPU_InitStruct.Size             = MPU_REGION_SIZE_512KB;
 800a9f6:	e9cd 234f 	strd	r2, r3, [sp, #316]	@ 0x13c
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800a9fa:	f7f8 ffc9 	bl	8003990 <HAL_MPU_ConfigRegion>
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800a9fe:	2004      	movs	r0, #4
 800aa00:	f7f8 ffb6 	bl	8003970 <HAL_MPU_Enable>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800aa04:	4a94      	ldr	r2, [pc, #592]	@ (800ac58 <main+0x2c0>)
 800aa06:	6953      	ldr	r3, [r2, #20]
 800aa08:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 800aa0c:	d111      	bne.n	800aa32 <main+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 800aa0e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800aa12:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800aa16:	f8c2 3250 	str.w	r3, [r2, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800aa1a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800aa1e:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800aa22:	6953      	ldr	r3, [r2, #20]
 800aa24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aa28:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800aa2a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800aa2e:	f3bf 8f6f 	isb	sy
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800aa32:	4889      	ldr	r0, [pc, #548]	@ (800ac58 <main+0x2c0>)
 800aa34:	6943      	ldr	r3, [r0, #20]
 800aa36:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 800aa3a:	d124      	bne.n	800aa86 <main+0xee>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800aa3c:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800aa40:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 800aa44:	f8d0 5080 	ldr.w	r5, [r0, #128]	@ 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800aa48:	f643 76e0 	movw	r6, #16352	@ 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800aa4c:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800aa50:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 800aa54:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800aa56:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800aa5a:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800aa5c:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
      } while (ways-- != 0U);
 800aa60:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800aa62:	f8c0 2260 	str.w	r2, [r0, #608]	@ 0x260
      } while (ways-- != 0U);
 800aa66:	1c5a      	adds	r2, r3, #1
 800aa68:	d1f8      	bne.n	800aa5c <main+0xc4>
    } while(sets-- != 0U);
 800aa6a:	3c20      	subs	r4, #32
 800aa6c:	f114 0f20 	cmn.w	r4, #32
 800aa70:	d1f1      	bne.n	800aa56 <main+0xbe>
 800aa72:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800aa76:	6943      	ldr	r3, [r0, #20]
 800aa78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aa7c:	6143      	str	r3, [r0, #20]
 800aa7e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800aa82:	f3bf 8f6f 	isb	sy
	sprintf((char *)&text, "Camera Not Found");
 800aa86:	4d75      	ldr	r5, [pc, #468]	@ (800ac5c <main+0x2c4>)
	HAL_Init();
 800aa88:	f7f8 fe90 	bl	80037ac <HAL_Init>
	LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 16, text);
 800aa8c:	2610      	movs	r6, #16
	SystemClock_Config();
 800aa8e:	f7ff ff23 	bl	800a8d8 <_Z18SystemClock_Configv>
	sprintf((char *)&text, "Camera Not Found");
 800aa92:	ac08      	add	r4, sp, #32
	MX_GPIO_Init();
 800aa94:	f7ff fbae 	bl	800a1f4 <MX_GPIO_Init>
	MX_DMA_Init();
 800aa98:	f7ff fb90 	bl	800a1bc <MX_DMA_Init>
	LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 16, text);
 800aa9c:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800acb4 <main+0x31c>
	MX_DCMI_Init();
 800aaa0:	f7ff faa8 	bl	8009ff4 <MX_DCMI_Init>
	MX_I2C1_Init();
 800aaa4:	f7ff fc54 	bl	800a350 <MX_I2C1_Init>
	MX_SPI4_Init();
 800aaa8:	f000 fa7c 	bl	800afa4 <MX_SPI4_Init>
	MX_TIM1_Init();
 800aaac:	f000 fb88 	bl	800b1c0 <MX_TIM1_Init>
	UART_Init();
 800aab0:	f000 fc3c 	bl	800b32c <UART_Init>
	LCD_Test();
 800aab4:	f7f7 fa2c 	bl	8001f10 <LCD_Test>
	LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 16, text);
 800aab8:	9401      	str	r4, [sp, #4]
 800aaba:	9600      	str	r6, [sp, #0]
	sprintf((char *)&text, "Camera Not Found");
 800aabc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aabe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aac0:	682b      	ldr	r3, [r5, #0]
	LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 16, text);
 800aac2:	213a      	movs	r1, #58	@ 0x3a
 800aac4:	f8ba 2000 	ldrh.w	r2, [sl]
 800aac8:	2000      	movs	r0, #0
	sprintf((char *)&text, "Camera Not Found");
 800aaca:	7023      	strb	r3, [r4, #0]
	LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 16, text);
 800aacc:	4633      	mov	r3, r6
 800aace:	f7f7 fb95 	bl	80021fc <LCD_ShowString>
	Camera_Init_Device(&hi2c1, FRAMESIZE_QQVGA);
 800aad2:	2109      	movs	r1, #9
 800aad4:	4862      	ldr	r0, [pc, #392]	@ (800ac60 <main+0x2c8>)
	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 58, ST7735Ctx.Width, 16, BLACK);
 800aad6:	2400      	movs	r4, #0
	Camera_Init_Device(&hi2c1, FRAMESIZE_QQVGA);
 800aad8:	f7f6 f93a 	bl	8000d50 <Camera_Init_Device>
	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 58, ST7735Ctx.Width, 16, BLACK);
 800aadc:	4b61      	ldr	r3, [pc, #388]	@ (800ac64 <main+0x2cc>)
 800aade:	223a      	movs	r2, #58	@ 0x3a
 800aae0:	9600      	str	r6, [sp, #0]
 800aae2:	4621      	mov	r1, r4
 800aae4:	6b9d      	ldr	r5, [r3, #56]	@ 0x38
 800aae6:	4860      	ldr	r0, [pc, #384]	@ (800ac68 <main+0x2d0>)
 800aae8:	9401      	str	r4, [sp, #4]
 800aaea:	f8da 3000 	ldr.w	r3, [sl]
 800aaee:	47a8      	blx	r5
	UART_Send_String((char*)"MNIST Classification (CNN, Quantization-Aware-Training) \n\r");
 800aaf0:	485e      	ldr	r0, [pc, #376]	@ (800ac6c <main+0x2d4>)
 800aaf2:	f000 fc4d 	bl	800b390 <UART_Send_String>
template<typename T> T *GetMutableRoot(void *buf) {
  if (!buf) return nullptr;
  EndianCheck();
  return reinterpret_cast<T *>(
      reinterpret_cast<uint8_t *>(buf) +
      EndianScalar(*reinterpret_cast<uoffset_t *>(buf)));
 800aaf6:	4b5e      	ldr	r3, [pc, #376]	@ (800ac70 <main+0x2d8>)
 800aaf8:	681a      	ldr	r2, [r3, #0]
 800aafa:	18d5      	adds	r5, r2, r3
// "tables" use an offset table (possibly shared) that allows fields to be
// omitted and added at will, but uses an extra indirection to read.
class Table {
 public:
  const uint8_t *GetVTable() const {
    return data_ - ReadScalar<soffset_t>(data_);
 800aafc:	589b      	ldr	r3, [r3, r2]
 800aafe:	1aeb      	subs	r3, r5, r3
    auto vtable = GetVTable();
    // The first element is the size of the vtable (fields + type id + itself).
    auto vtsize = ReadScalar<voffset_t>(vtable);
    // If the field we're accessing is outside the vtable, we're reading older
    // data, so it's the same as if the offset was 0 (not present).
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ab00:	881a      	ldrh	r2, [r3, #0]
 800ab02:	2a04      	cmp	r2, #4
 800ab04:	f240 8213 	bls.w	800af2e <main+0x596>

template<typename T>
// UBSAN: C++ aliasing type rules, see std::bit_cast<> for details.
FLATBUFFERS_SUPPRESS_UBSAN("alignment")
T ReadScalar(const void *p) {
  return EndianScalar(*reinterpret_cast<const T *>(p));
 800ab08:	889b      	ldrh	r3, [r3, #4]
  }

  template<typename T> T GetField(voffset_t field, T defaultval) const {
    auto field_offset = GetOptionalFieldOffset(field);
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	f000 820f 	beq.w	800af2e <main+0x596>
	if (model->version() != TFLITE_SCHEMA_VERSION) {
 800ab10:	58ee      	ldr	r6, [r5, r3]
 800ab12:	2e03      	cmp	r6, #3
 800ab14:	f040 820b 	bne.w	800af2e <main+0x596>
	UART_Send_String((char*)"TFLITE_SCHEMA_VERSION OK!\n\r");
 800ab18:	4856      	ldr	r0, [pc, #344]	@ (800ac74 <main+0x2dc>)
 800ab1a:	f000 fc39 	bl	800b390 <UART_Send_String>
  explicit MicroMutableOpResolver() {}
 800ab1e:	4b56      	ldr	r3, [pc, #344]	@ (800ac78 <main+0x2e0>)
	micro_op_resolver.AddConv2D();
 800ab20:	a81c      	add	r0, sp, #112	@ 0x70
 800ab22:	9494      	str	r4, [sp, #592]	@ 0x250
 800ab24:	94a9      	str	r4, [sp, #676]	@ 0x2a4
 800ab26:	934d      	str	r3, [sp, #308]	@ 0x134
 800ab28:	f00c f8c8 	bl	8016cbc <_ZN6tflite16Register_CONV_2DEv>
    return AddBuiltin(BuiltinOperator_CONV_2D, registration, ParseConv2D);
 800ab2c:	4631      	mov	r1, r6
 800ab2e:	4b53      	ldr	r3, [pc, #332]	@ (800ac7c <main+0x2e4>)
 800ab30:	aa1c      	add	r2, sp, #112	@ 0x70
 800ab32:	a84d      	add	r0, sp, #308	@ 0x134
 800ab34:	f7ff fe02 	bl	800a73c <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0>
    return AddBuiltin(BuiltinOperator_DEQUANTIZE, tflite::Register_DEQUANTIZE(),
 800ab38:	a81c      	add	r0, sp, #112	@ 0x70
 800ab3a:	f004 ff99 	bl	800fa70 <_ZN6tflite19Register_DEQUANTIZEEv>
 800ab3e:	4b50      	ldr	r3, [pc, #320]	@ (800ac80 <main+0x2e8>)
 800ab40:	aa1c      	add	r2, sp, #112	@ 0x70
 800ab42:	2106      	movs	r1, #6
 800ab44:	a84d      	add	r0, sp, #308	@ 0x134
 800ab46:	f7ff fdf9 	bl	800a73c <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0>
	micro_op_resolver.AddFullyConnected();
 800ab4a:	a81c      	add	r0, sp, #112	@ 0x70
 800ab4c:	f00c fdba 	bl	80176c4 <_ZN6tflite24Register_FULLY_CONNECTEDEv>
    return AddBuiltin(BuiltinOperator_FULLY_CONNECTED, registration,
 800ab50:	4b4c      	ldr	r3, [pc, #304]	@ (800ac84 <main+0x2ec>)
 800ab52:	aa1c      	add	r2, sp, #112	@ 0x70
 800ab54:	2109      	movs	r1, #9
 800ab56:	a84d      	add	r0, sp, #308	@ 0x134
 800ab58:	f7ff fdf0 	bl	800a73c <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0>
    return AddBuiltin(BuiltinOperator_STRIDED_SLICE, Register_STRIDED_SLICE(),
 800ab5c:	a81c      	add	r0, sp, #112	@ 0x70
 800ab5e:	f00a ff03 	bl	8015968 <_ZN6tflite22Register_STRIDED_SLICEEv>
 800ab62:	4b49      	ldr	r3, [pc, #292]	@ (800ac88 <main+0x2f0>)
 800ab64:	aa1c      	add	r2, sp, #112	@ 0x70
 800ab66:	212d      	movs	r1, #45	@ 0x2d
 800ab68:	a84d      	add	r0, sp, #308	@ 0x134
 800ab6a:	f7ff fde7 	bl	800a73c <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0>
    return AddBuiltin(BuiltinOperator_SHAPE, Register_SHAPE(), ParseShape);
 800ab6e:	a81c      	add	r0, sp, #112	@ 0x70
 800ab70:	f006 fde4 	bl	801173c <_ZN6tflite14Register_SHAPEEv>
 800ab74:	4b45      	ldr	r3, [pc, #276]	@ (800ac8c <main+0x2f4>)
 800ab76:	aa1c      	add	r2, sp, #112	@ 0x70
 800ab78:	214d      	movs	r1, #77	@ 0x4d
 800ab7a:	a84d      	add	r0, sp, #308	@ 0x134
 800ab7c:	f7ff fdde 	bl	800a73c <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0>
	micro_op_resolver.AddMaxPool2D();
 800ab80:	a81c      	add	r0, sp, #112	@ 0x70
 800ab82:	f00c fe83 	bl	801788c <_ZN6tflite20Register_MAX_POOL_2DEv>
    return AddBuiltin(BuiltinOperator_MAX_POOL_2D, registration, ParsePool);
 800ab86:	4b42      	ldr	r3, [pc, #264]	@ (800ac90 <main+0x2f8>)
 800ab88:	aa1c      	add	r2, sp, #112	@ 0x70
 800ab8a:	2111      	movs	r1, #17
 800ab8c:	a84d      	add	r0, sp, #308	@ 0x134
 800ab8e:	f7ff fdd5 	bl	800a73c <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0>
    return AddBuiltin(BuiltinOperator_QUANTIZE, Register_QUANTIZE(),
 800ab92:	a81c      	add	r0, sp, #112	@ 0x70
 800ab94:	f005 ff60 	bl	8010a58 <_ZN6tflite17Register_QUANTIZEEv>
 800ab98:	4b3e      	ldr	r3, [pc, #248]	@ (800ac94 <main+0x2fc>)
 800ab9a:	aa1c      	add	r2, sp, #112	@ 0x70
 800ab9c:	2172      	movs	r1, #114	@ 0x72
 800ab9e:	a84d      	add	r0, sp, #308	@ 0x134
 800aba0:	f7ff fdcc 	bl	800a73c <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0>
    return AddBuiltin(BuiltinOperator_PACK, Register_PACK(), ParsePack);
 800aba4:	a81c      	add	r0, sp, #112	@ 0x70
 800aba6:	f005 fc93 	bl	80104d0 <_ZN6tflite13Register_PACKEv>
 800abaa:	4b3b      	ldr	r3, [pc, #236]	@ (800ac98 <main+0x300>)
 800abac:	aa1c      	add	r2, sp, #112	@ 0x70
 800abae:	2153      	movs	r1, #83	@ 0x53
 800abb0:	a84d      	add	r0, sp, #308	@ 0x134
 800abb2:	f7ff fdc3 	bl	800a73c <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0>
    return AddBuiltin(BuiltinOperator_RESHAPE, Register_RESHAPE(),
 800abb6:	a81c      	add	r0, sp, #112	@ 0x70
 800abb8:	f006 fbe8 	bl	801138c <_ZN6tflite16Register_RESHAPEEv>
 800abbc:	4b37      	ldr	r3, [pc, #220]	@ (800ac9c <main+0x304>)
 800abbe:	aa1c      	add	r2, sp, #112	@ 0x70
 800abc0:	2116      	movs	r1, #22
 800abc2:	a84d      	add	r0, sp, #308	@ 0x134
 800abc4:	f7ff fdba 	bl	800a73c <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0>
	micro_op_resolver.AddSoftmax();
 800abc8:	a81c      	add	r0, sp, #112	@ 0x70
 800abca:	f00d f8eb 	bl	8017da4 <_ZN6tflite16Register_SOFTMAXEv>
    return AddBuiltin(BuiltinOperator_SOFTMAX, registration, ParseSoftmax);
 800abce:	4b34      	ldr	r3, [pc, #208]	@ (800aca0 <main+0x308>)
 800abd0:	aa1c      	add	r2, sp, #112	@ 0x70
 800abd2:	2119      	movs	r1, #25
 800abd4:	a84d      	add	r0, sp, #308	@ 0x134
 800abd6:	f7ff fdb1 	bl	800a73c <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK16TFLMRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE.isra.0>
	tflite::MicroInterpreter interpreter(model, micro_op_resolver, tensor_arena, tensor_arena_size);
 800abda:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 800abde:	aa4d      	add	r2, sp, #308	@ 0x134
 800abe0:	4629      	mov	r1, r5
 800abe2:	9401      	str	r4, [sp, #4]
 800abe4:	a81c      	add	r0, sp, #112	@ 0x70
 800abe6:	9300      	str	r3, [sp, #0]
 800abe8:	4b2e      	ldr	r3, [pc, #184]	@ (800aca4 <main+0x30c>)
 800abea:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800abee:	f003 fb97 	bl	800e320 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb>
	if(interpreter.AllocateTensors() != kTfLiteOk){
 800abf2:	a81c      	add	r0, sp, #112	@ 0x70
 800abf4:	f003 fde2 	bl	800e7bc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
 800abf8:	4604      	mov	r4, r0
 800abfa:	2800      	cmp	r0, #0
 800abfc:	f040 8198 	bne.w	800af30 <main+0x598>
  // Returns the actual used arena in bytes. This method gives the optimal arena
  // size. It's only available after `AllocateTensors` has been called.
  // Note that normally `tensor_arena` requires 16 bytes alignment to fully
  // utilize the space. If it's not the case, the optimial arena size would be
  // arena_used_bytes() + 16.
  size_t arena_used_bytes() const { return allocator_.used_bytes(); }
 800ac00:	9837      	ldr	r0, [sp, #220]	@ 0xdc
 800ac02:	f003 fb2d 	bl	800e260 <_ZNK6tflite14MicroAllocator10used_bytesEv>
	sprintf((char *)&text, "Tensor Arena used : %d\n\r", interpreter.arena_used_bytes());
 800ac06:	4928      	ldr	r1, [pc, #160]	@ (800aca8 <main+0x310>)
 800ac08:	4602      	mov	r2, r0
 800ac0a:	a808      	add	r0, sp, #32
 800ac0c:	f018 fcda 	bl	80235c4 <siprintf>
	UART_Send_String((char*)text);
 800ac10:	a808      	add	r0, sp, #32
 800ac12:	f000 fbbd 	bl	800b390 <UART_Send_String>
	TfLiteTensor* input = interpreter.input(0);
 800ac16:	4621      	mov	r1, r4
 800ac18:	a81c      	add	r0, sp, #112	@ 0x70
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_RESET)
 800ac1a:	f8df 809c 	ldr.w	r8, [pc, #156]	@ 800acb8 <main+0x320>
	TfLiteTensor* input = interpreter.input(0);
 800ac1e:	f003 fbdb 	bl	800e3d8 <_ZN6tflite16MicroInterpreter5inputEj>
	sprintf((char *)&text, "Input_Shape : (%d,%d,%d)\n\r",input->dims->data[0], input->dims->data[1], input->dims->data[2]) ;
 800ac22:	6882      	ldr	r2, [r0, #8]
 800ac24:	4921      	ldr	r1, [pc, #132]	@ (800acac <main+0x314>)
 800ac26:	68d3      	ldr	r3, [r2, #12]
	TfLiteTensor* input = interpreter.input(0);
 800ac28:	9007      	str	r0, [sp, #28]
	sprintf((char *)&text, "Input_Shape : (%d,%d,%d)\n\r",input->dims->data[0], input->dims->data[1], input->dims->data[2]) ;
 800ac2a:	a808      	add	r0, sp, #32
 800ac2c:	9300      	str	r3, [sp, #0]
		sprintf((char *)&text, "Camera id:0x%x   ", hcamera.device_id);
 800ac2e:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 800acbc <main+0x324>
 800ac32:	4f1f      	ldr	r7, [pc, #124]	@ (800acb0 <main+0x318>)
	sprintf((char *)&text, "Input_Shape : (%d,%d,%d)\n\r",input->dims->data[0], input->dims->data[1], input->dims->data[2]) ;
 800ac34:	e9d2 2301 	ldrd	r2, r3, [r2, #4]
 800ac38:	f018 fcc4 	bl	80235c4 <siprintf>
	UART_Send_String((char*)text);
 800ac3c:	a808      	add	r0, sp, #32
 800ac3e:	f000 fba7 	bl	800b390 <UART_Send_String>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_RESET)
 800ac42:	e064      	b.n	800ad0e <main+0x376>
 800ac44:	0001001b 	.word	0x0001001b
 800ac48:	05010016 	.word	0x05010016
 800ac4c:	01010000 	.word	0x01010000
 800ac50:	03010012 	.word	0x03010012
 800ac54:	01010100 	.word	0x01010100
 800ac58:	e000ed00 	.word	0xe000ed00
 800ac5c:	08025dbc 	.word	0x08025dbc
 800ac60:	240008b0 	.word	0x240008b0
 800ac64:	24000028 	.word	0x24000028
 800ac68:	24000298 	.word	0x24000298
 800ac6c:	08025dd0 	.word	0x08025dd0
 800ac70:	08030674 	.word	0x08030674
 800ac74:	08025e0c 	.word	0x08025e0c
 800ac78:	080300b4 	.word	0x080300b4
 800ac7c:	0800b511 	.word	0x0800b511
 800ac80:	0800b645 	.word	0x0800b645
 800ac84:	0800b649 	.word	0x0800b649
 800ac88:	0800bad1 	.word	0x0800bad1
 800ac8c:	0800b9f1 	.word	0x0800b9f1
 800ac90:	0800b7f5 	.word	0x0800b7f5
 800ac94:	0800b8c1 	.word	0x0800b8c1
 800ac98:	0800b77d 	.word	0x0800b77d
 800ac9c:	0800b8c5 	.word	0x0800b8c5
 800aca0:	0800ba6d 	.word	0x0800ba6d
 800aca4:	24000904 	.word	0x24000904
 800aca8:	08025e48 	.word	0x08025e48
 800acac:	08025e64 	.word	0x08025e64
 800acb0:	08025e80 	.word	0x08025e80
 800acb4:	240007d0 	.word	0x240007d0
 800acb8:	58020800 	.word	0x58020800
 800acbc:	2400026c 	.word	0x2400026c
		sprintf((char *)&text, "Camera id:0x%x   ", hcamera.device_id);
 800acc0:	f8b9 200e 	ldrh.w	r2, [r9, #14]
		LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 12, text);
 800acc4:	240c      	movs	r4, #12
		sprintf((char *)&text, "Camera id:0x%x   ", hcamera.device_id);
 800acc6:	f018 fc7d 	bl	80235c4 <siprintf>
		LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 12, text);
 800acca:	ab08      	add	r3, sp, #32
 800accc:	213a      	movs	r1, #58	@ 0x3a
 800acce:	9400      	str	r4, [sp, #0]
 800acd0:	9301      	str	r3, [sp, #4]
 800acd2:	4630      	mov	r0, r6
 800acd4:	2310      	movs	r3, #16
 800acd6:	f8ba 2000 	ldrh.w	r2, [sl]
 800acda:	f7f7 fa8f 	bl	80021fc <LCD_ShowString>
		LED_Blink(5, 500);
 800acde:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800ace2:	f7ff fd13 	bl	800a70c <_Z9LED_Blinkmm.constprop.0>
		sprintf((char *)&text, "LongPress K1 to Run");
 800ace6:	4da2      	ldr	r5, [pc, #648]	@ (800af70 <main+0x5d8>)
		LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 12, text);
 800ace8:	ab08      	add	r3, sp, #32
 800acea:	9400      	str	r4, [sp, #0]
 800acec:	9301      	str	r3, [sp, #4]
		sprintf((char *)&text, "LongPress K1 to Run");
 800acee:	461c      	mov	r4, r3
 800acf0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800acf2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800acf4:	682b      	ldr	r3, [r5, #0]
		LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 12, text);
 800acf6:	4630      	mov	r0, r6
 800acf8:	f8ba 2000 	ldrh.w	r2, [sl]
 800acfc:	213a      	movs	r1, #58	@ 0x3a
		sprintf((char *)&text, "LongPress K1 to Run");
 800acfe:	6023      	str	r3, [r4, #0]
		LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 12, text);
 800ad00:	2310      	movs	r3, #16
 800ad02:	f7f7 fa7b 	bl	80021fc <LCD_ShowString>
		LED_Blink(5, 500);
 800ad06:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800ad0a:	f7ff fcff 	bl	800a70c <_Z9LED_Blinkmm.constprop.0>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_RESET)
 800ad0e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800ad12:	4640      	mov	r0, r8
 800ad14:	f7fa ff04 	bl	8005b20 <HAL_GPIO_ReadPin>
 800ad18:	4606      	mov	r6, r0
		sprintf((char *)&text, "Camera id:0x%x   ", hcamera.device_id);
 800ad1a:	4639      	mov	r1, r7
 800ad1c:	a808      	add	r0, sp, #32
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_RESET)
 800ad1e:	2e00      	cmp	r6, #0
 800ad20:	d0ce      	beq.n	800acc0 <main+0x328>
	HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_SNAPSHOT, (uint32_t)&pic, FrameWidth * FrameHeight * 2 / 4);
 800ad22:	4d94      	ldr	r5, [pc, #592]	@ (800af74 <main+0x5dc>)
 800ad24:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
			ST7735_FillRGBRect(&st7735_pObj,0,0,(uint8_t *)&pic[20][0], ST7735Ctx.Width, 80);
 800ad28:	4f93      	ldr	r7, [pc, #588]	@ (800af78 <main+0x5e0>)
	HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_SNAPSHOT, (uint32_t)&pic, FrameWidth * FrameHeight * 2 / 4);
 800ad2a:	2102      	movs	r1, #2
 800ad2c:	4893      	ldr	r0, [pc, #588]	@ (800af7c <main+0x5e4>)
 800ad2e:	4a94      	ldr	r2, [pc, #592]	@ (800af80 <main+0x5e8>)
 800ad30:	f7f8 fef2 	bl	8003b18 <HAL_DCMI_Start_DMA>
			sprintf((char *)&text, "%d %.1f%%\n\r", top_ind, output->data.f[top_ind] * 100.0);
 800ad34:	ed9f 8b8c 	vldr	d8, [pc, #560]	@ 800af68 <main+0x5d0>
		if (DCMI_FrameIsReady)
 800ad38:	682b      	ldr	r3, [r5, #0]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d0fc      	beq.n	800ad38 <main+0x3a0>
			DCMI_FrameIsReady = 0;
 800ad3e:	2600      	movs	r6, #0
			HAL_DCMI_Stop(&hdcmi);
 800ad40:	488e      	ldr	r0, [pc, #568]	@ (800af7c <main+0x5e4>)
 800ad42:	f7f8 ff69 	bl	8003c18 <HAL_DCMI_Stop>
			ST7735_DrawVLine(&st7735_pObj, 160/2-28, 80/2-28, 56, 0xf800);
 800ad46:	f44f 4478 	mov.w	r4, #63488	@ 0xf800
			DCMI_FrameIsReady = 0;
 800ad4a:	602e      	str	r6, [r5, #0]
			int time_start_lcd = HAL_GetTick();
 800ad4c:	f7f8 fd6a 	bl	8003824 <HAL_GetTick>
			ST7735_FillRGBRect(&st7735_pObj,0,0,(uint8_t *)&pic[20][0], ST7735Ctx.Width, 80);
 800ad50:	2350      	movs	r3, #80	@ 0x50
 800ad52:	4632      	mov	r2, r6
 800ad54:	4631      	mov	r1, r6
			int time_start_lcd = HAL_GetTick();
 800ad56:	4681      	mov	r9, r0
			ST7735_FillRGBRect(&st7735_pObj,0,0,(uint8_t *)&pic[20][0], ST7735Ctx.Width, 80);
 800ad58:	9301      	str	r3, [sp, #4]
 800ad5a:	4638      	mov	r0, r7
 800ad5c:	f8da 3000 	ldr.w	r3, [sl]
 800ad60:	9300      	str	r3, [sp, #0]
 800ad62:	4b88      	ldr	r3, [pc, #544]	@ (800af84 <main+0x5ec>)
 800ad64:	f7f8 fb98 	bl	8003498 <ST7735_FillRGBRect>
			int time_end_lcd = HAL_GetTick();
 800ad68:	f7f8 fd5c 	bl	8003824 <HAL_GetTick>
			ST7735_DrawVLine(&st7735_pObj, 160/2-28, 80/2-28, 56, 0xf800);
 800ad6c:	2338      	movs	r3, #56	@ 0x38
 800ad6e:	220c      	movs	r2, #12
 800ad70:	2134      	movs	r1, #52	@ 0x34
 800ad72:	9400      	str	r4, [sp, #0]
			int time_end_lcd = HAL_GetTick();
 800ad74:	4683      	mov	fp, r0
			ST7735_DrawVLine(&st7735_pObj, 160/2-28, 80/2-28, 56, 0xf800);
 800ad76:	4638      	mov	r0, r7
 800ad78:	f7f8 fc12 	bl	80035a0 <ST7735_DrawVLine>
			ST7735_DrawVLine(&st7735_pObj, 160/2+28, 80/2-28, 56, 0xf800);
 800ad7c:	2338      	movs	r3, #56	@ 0x38
 800ad7e:	220c      	movs	r2, #12
 800ad80:	216c      	movs	r1, #108	@ 0x6c
 800ad82:	9400      	str	r4, [sp, #0]
 800ad84:	4638      	mov	r0, r7
 800ad86:	f7f8 fc0b 	bl	80035a0 <ST7735_DrawVLine>
			ST7735_DrawHLine(&st7735_pObj, 160/2-28, 80/2-28, 56, 0xf800);
 800ad8a:	2338      	movs	r3, #56	@ 0x38
 800ad8c:	220c      	movs	r2, #12
 800ad8e:	2134      	movs	r1, #52	@ 0x34
 800ad90:	9400      	str	r4, [sp, #0]
 800ad92:	4638      	mov	r0, r7
 800ad94:	f7f8 faba 	bl	800330c <ST7735_DrawHLine>
			ST7735_DrawHLine(&st7735_pObj, 160/2-28, 80/2+28, 56, 0xf800);
 800ad98:	2244      	movs	r2, #68	@ 0x44
 800ad9a:	2134      	movs	r1, #52	@ 0x34
 800ad9c:	2338      	movs	r3, #56	@ 0x38
 800ad9e:	9400      	str	r4, [sp, #0]
 800ada0:	4638      	mov	r0, r7
 800ada2:	f7f8 fab3 	bl	800330c <ST7735_DrawHLine>
			int time_start_getdata = HAL_GetTick();
 800ada6:	f7f8 fd3d 	bl	8003824 <HAL_GetTick>
			Get_Data(input->data.f);
 800adaa:	9b07      	ldr	r3, [sp, #28]
			int time_start_getdata = HAL_GetTick();
 800adac:	9005      	str	r0, [sp, #20]
			Get_Data(input->data.f);
 800adae:	6858      	ldr	r0, [r3, #4]
 800adb0:	f7ff fd42 	bl	800a838 <_Z8Get_DataPv>
			int time_end_getdata = HAL_GetTick();
 800adb4:	f7f8 fd36 	bl	8003824 <HAL_GetTick>
 800adb8:	4680      	mov	r8, r0
			int time_start_invoke = HAL_GetTick();
 800adba:	f7f8 fd33 	bl	8003824 <HAL_GetTick>
 800adbe:	9006      	str	r0, [sp, #24]
			TfLiteStatus invoke_status = interpreter.Invoke();
 800adc0:	a81c      	add	r0, sp, #112	@ 0x70
 800adc2:	f003 fe91 	bl	800eae8 <_ZN6tflite16MicroInterpreter6InvokeEv>
			if (invoke_status != kTfLiteOk) {
 800adc6:	4604      	mov	r4, r0
 800adc8:	2800      	cmp	r0, #0
 800adca:	f040 80bd 	bne.w	800af48 <main+0x5b0>
			int time_end_invoke = HAL_GetTick();
 800adce:	f7f8 fd29 	bl	8003824 <HAL_GetTick>
			TfLiteTensor* output = interpreter.output(0);
 800add2:	4621      	mov	r1, r4
			int time_end_invoke = HAL_GetTick();
 800add4:	4606      	mov	r6, r0
			TfLiteTensor* output = interpreter.output(0);
 800add6:	a81c      	add	r0, sp, #112	@ 0x70
 800add8:	f003 fb36 	bl	800e448 <_ZN6tflite16MicroInterpreter6outputEj>
			int top_ind = Get_Top_Prediction(output->data.f, 10);
 800addc:	6843      	ldr	r3, [r0, #4]
			sprintf((char *)&text, "%d %.1f%%\n\r", top_ind, output->data.f[top_ind] * 100.0);
 800adde:	496a      	ldr	r1, [pc, #424]	@ (800af88 <main+0x5f0>)
 800ade0:	a808      	add	r0, sp, #32
		const float category_score = predictions[category_index];
 800ade2:	edd3 7a01 	vldr	s15, [r3, #4]
	float max_score = predictions[0];
 800ade6:	ed93 7a00 	vldr	s14, [r3]
		if (category_score > max_score) {
 800adea:	eef4 7ac7 	vcmpe.f32	s15, s14
 800adee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	float max_score = predictions[0];
 800adf2:	bfd8      	it	le
 800adf4:	eef0 7a47 	vmovle.f32	s15, s14
		const float category_score = predictions[category_index];
 800adf8:	ed93 7a02 	vldr	s14, [r3, #8]
			guess = category_index;
 800adfc:	bfc8      	it	gt
 800adfe:	2401      	movgt	r4, #1
		if (category_score > max_score) {
 800ae00:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ae04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae08:	bf58      	it	pl
 800ae0a:	eeb0 7a67 	vmovpl.f32	s14, s15
		const float category_score = predictions[category_index];
 800ae0e:	edd3 7a03 	vldr	s15, [r3, #12]
			guess = category_index;
 800ae12:	bf48      	it	mi
 800ae14:	2402      	movmi	r4, #2
		if (category_score > max_score) {
 800ae16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ae1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae1e:	bf58      	it	pl
 800ae20:	eef0 7a47 	vmovpl.f32	s15, s14
		const float category_score = predictions[category_index];
 800ae24:	ed93 7a04 	vldr	s14, [r3, #16]
			guess = category_index;
 800ae28:	bf48      	it	mi
 800ae2a:	2403      	movmi	r4, #3
		if (category_score > max_score) {
 800ae2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ae30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae34:	bf58      	it	pl
 800ae36:	eeb0 7a67 	vmovpl.f32	s14, s15
		const float category_score = predictions[category_index];
 800ae3a:	edd3 7a05 	vldr	s15, [r3, #20]
			guess = category_index;
 800ae3e:	bf48      	it	mi
 800ae40:	2404      	movmi	r4, #4
		if (category_score > max_score) {
 800ae42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ae46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae4a:	bf58      	it	pl
 800ae4c:	eef0 7a47 	vmovpl.f32	s15, s14
		const float category_score = predictions[category_index];
 800ae50:	ed93 7a06 	vldr	s14, [r3, #24]
			guess = category_index;
 800ae54:	bf48      	it	mi
 800ae56:	2405      	movmi	r4, #5
		if (category_score > max_score) {
 800ae58:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ae5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae60:	bf58      	it	pl
 800ae62:	eeb0 7a67 	vmovpl.f32	s14, s15
		const float category_score = predictions[category_index];
 800ae66:	edd3 7a07 	vldr	s15, [r3, #28]
			guess = category_index;
 800ae6a:	bf48      	it	mi
 800ae6c:	2406      	movmi	r4, #6
		if (category_score > max_score) {
 800ae6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ae72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae76:	bf58      	it	pl
 800ae78:	eef0 7a47 	vmovpl.f32	s15, s14
		const float category_score = predictions[category_index];
 800ae7c:	ed93 7a08 	vldr	s14, [r3, #32]
			guess = category_index;
 800ae80:	bf48      	it	mi
 800ae82:	2407      	movmi	r4, #7
		if (category_score > max_score) {
 800ae84:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ae88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae8c:	bf58      	it	pl
 800ae8e:	eeb0 7a67 	vmovpl.f32	s14, s15
 800ae92:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
			guess = category_index;
 800ae96:	bf48      	it	mi
 800ae98:	2408      	movmi	r4, #8
 800ae9a:	eeb4 7a67 	vcmp.f32	s14, s15
 800ae9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aea2:	bf48      	it	mi
 800aea4:	2409      	movmi	r4, #9
			sprintf((char *)&text, "%d %.1f%%\n\r", top_ind, output->data.f[top_ind] * 100.0);
 800aea6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800aeaa:	4622      	mov	r2, r4
 800aeac:	ed93 7a00 	vldr	s14, [r3]
 800aeb0:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800aeb4:	ee27 7b08 	vmul.f64	d7, d7, d8
 800aeb8:	ed8d 7b00 	vstr	d7, [sp]
 800aebc:	f018 fb82 	bl	80235c4 <siprintf>
			UART_Send_String((char*)text);
 800aec0:	a808      	add	r0, sp, #32
 800aec2:	f000 fa65 	bl	800b390 <UART_Send_String>
			sprintf((char *)&text, "%d\n\r", top_ind);
 800aec6:	4622      	mov	r2, r4
 800aec8:	4930      	ldr	r1, [pc, #192]	@ (800af8c <main+0x5f4>)
 800aeca:	a808      	add	r0, sp, #32
 800aecc:	f018 fb7a 	bl	80235c4 <siprintf>
			LCD_ShowString(0, 0, ST7735Ctx.Width, 16, 12, text);
 800aed0:	ab08      	add	r3, sp, #32
 800aed2:	2100      	movs	r1, #0
 800aed4:	9301      	str	r3, [sp, #4]
 800aed6:	230c      	movs	r3, #12
 800aed8:	4608      	mov	r0, r1
 800aeda:	9300      	str	r3, [sp, #0]
 800aedc:	2310      	movs	r3, #16
 800aede:	f8ba 2000 	ldrh.w	r2, [sl]
 800aee2:	f7f7 f98b 	bl	80021fc <LCD_ShowString>
			sprintf((char *)&text, "Cam to LCD : %dms\n\r",time_end_lcd - time_start_lcd);
 800aee6:	ebab 0209 	sub.w	r2, fp, r9
 800aeea:	4929      	ldr	r1, [pc, #164]	@ (800af90 <main+0x5f8>)
 800aeec:	a808      	add	r0, sp, #32
 800aeee:	f018 fb69 	bl	80235c4 <siprintf>
			UART_Send_String((char*)text);
 800aef2:	a808      	add	r0, sp, #32
 800aef4:	f000 fa4c 	bl	800b390 <UART_Send_String>
			sprintf((char *)&text, "Get_Data : %dms\n\r",time_end_getdata - time_start_getdata);
 800aef8:	9b05      	ldr	r3, [sp, #20]
 800aefa:	4926      	ldr	r1, [pc, #152]	@ (800af94 <main+0x5fc>)
 800aefc:	a808      	add	r0, sp, #32
 800aefe:	eba8 0203 	sub.w	r2, r8, r3
 800af02:	f018 fb5f 	bl	80235c4 <siprintf>
			UART_Send_String((char*)text);
 800af06:	a808      	add	r0, sp, #32
 800af08:	f000 fa42 	bl	800b390 <UART_Send_String>
			sprintf((char *)&text, "invoke : %dms\n\r",time_end_invoke - time_start_invoke);
 800af0c:	9b06      	ldr	r3, [sp, #24]
 800af0e:	4922      	ldr	r1, [pc, #136]	@ (800af98 <main+0x600>)
 800af10:	a808      	add	r0, sp, #32
 800af12:	1af2      	subs	r2, r6, r3
 800af14:	f018 fb56 	bl	80235c4 <siprintf>
			UART_Send_String((char*)text);
 800af18:	a808      	add	r0, sp, #32
 800af1a:	f000 fa39 	bl	800b390 <UART_Send_String>
			HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_SNAPSHOT, (uint32_t)&pic, FrameWidth * FrameHeight * 2 / 4);
 800af1e:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 800af22:	4a17      	ldr	r2, [pc, #92]	@ (800af80 <main+0x5e8>)
 800af24:	2102      	movs	r1, #2
 800af26:	4815      	ldr	r0, [pc, #84]	@ (800af7c <main+0x5e4>)
 800af28:	f7f8 fdf6 	bl	8003b18 <HAL_DCMI_Start_DMA>
 800af2c:	e704      	b.n	800ad38 <main+0x3a0>
		for(;;);
 800af2e:	e7fe      	b.n	800af2e <main+0x596>
		sprintf((char *)&text, "TFLM Allocate Tensor Failed!!");
 800af30:	4d1a      	ldr	r5, [pc, #104]	@ (800af9c <main+0x604>)
 800af32:	ac08      	add	r4, sp, #32
 800af34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800af36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800af38:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800af3c:	c407      	stmia	r4!, {r0, r1, r2}
		UART_Send_String((char*)text);
 800af3e:	a808      	add	r0, sp, #32
		sprintf((char *)&text, "TFLM Allocate Tensor Failed!!");
 800af40:	8023      	strh	r3, [r4, #0]
		UART_Send_String((char*)text);
 800af42:	f000 fa25 	bl	800b390 <UART_Send_String>
		while(1);
 800af46:	e7fe      	b.n	800af46 <main+0x5ae>
				UART_Send_String((char*)"Invoke failed.\n\r");
 800af48:	4815      	ldr	r0, [pc, #84]	@ (800afa0 <main+0x608>)
 800af4a:	f000 fa21 	bl	800b390 <UART_Send_String>
}
 800af4e:	a81c      	add	r0, sp, #112	@ 0x70
 800af50:	f003 fab2 	bl	800e4b8 <_ZN6tflite16MicroInterpreterD1Ev>
 800af54:	4630      	mov	r0, r6
 800af56:	f50d 7d2b 	add.w	sp, sp, #684	@ 0x2ac
 800af5a:	ecbd 8b02 	vpop	{d8}
 800af5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af62:	bf00      	nop
 800af64:	f3af 8000 	nop.w
 800af68:	00000000 	.word	0x00000000
 800af6c:	40590000 	.word	0x40590000
 800af70:	08025e94 	.word	0x08025e94
 800af74:	2400d108 	.word	0x2400d108
 800af78:	24000298 	.word	0x24000298
 800af7c:	24000860 	.word	0x24000860
 800af80:	2400d10c 	.word	0x2400d10c
 800af84:	2400ea0c 	.word	0x2400ea0c
 800af88:	08025ebc 	.word	0x08025ebc
 800af8c:	08025e5c 	.word	0x08025e5c
 800af90:	08025ec8 	.word	0x08025ec8
 800af94:	08025edc 	.word	0x08025edc
 800af98:	08025ef0 	.word	0x08025ef0
 800af9c:	08025e28 	.word	0x08025e28
 800afa0:	08025ea8 	.word	0x08025ea8

0800afa4 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 800afa4:	b510      	push	{r4, lr}
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 800afa6:	4816      	ldr	r0, [pc, #88]	@ (800b000 <MX_SPI4_Init+0x5c>)
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800afa8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
  hspi4.Instance = SPI4;
 800afac:	4c15      	ldr	r4, [pc, #84]	@ (800b004 <MX_SPI4_Init+0x60>)
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 800afae:	f44f 21c0 	mov.w	r1, #393216	@ 0x60000
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800afb2:	2300      	movs	r3, #0
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 800afb4:	6081      	str	r1, [r0, #8]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi4.Init.NSS = SPI_NSS_SOFT;
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800afb6:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800afba:	6103      	str	r3, [r0, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800afbc:	6143      	str	r3, [r0, #20]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800afbe:	e9c0 4200 	strd	r4, r2, [r0]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800afc2:	2207      	movs	r2, #7
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800afc4:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800afc8:	60c2      	str	r2, [r0, #12]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi4.Init.CRCPolynomial = 0x0;
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800afca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800afce:	e9c0 4106 	strd	r4, r1, [r0, #24]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800afd2:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi4.Init.CRCPolynomial = 0x0;
 800afd6:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800afda:	e9c0 230d 	strd	r2, r3, [r0, #52]	@ 0x34
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800afde:	e9c0 330f 	strd	r3, r3, [r0, #60]	@ 0x3c
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800afe2:	e9c0 3311 	strd	r3, r3, [r0, #68]	@ 0x44
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800afe6:	e9c0 3313 	strd	r3, r3, [r0, #76]	@ 0x4c
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800afea:	e9c0 3315 	strd	r3, r3, [r0, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800afee:	f7fd fb01 	bl	80085f4 <HAL_SPI_Init>
 800aff2:	b900      	cbnz	r0, 800aff6 <MX_SPI4_Init+0x52>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800aff4:	bd10      	pop	{r4, pc}
 800aff6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800affa:	f7ff bc57 	b.w	800a8ac <Error_Handler>
 800affe:	bf00      	nop
 800b000:	24016710 	.word	0x24016710
 800b004:	40013400 	.word	0x40013400

0800b008 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800b008:	b510      	push	{r4, lr}
 800b00a:	b0b6      	sub	sp, #216	@ 0xd8

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b00c:	2100      	movs	r1, #0
{
 800b00e:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b010:	22bc      	movs	r2, #188	@ 0xbc
 800b012:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b014:	9106      	str	r1, [sp, #24]
 800b016:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800b01a:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b01e:	f018 fb8d 	bl	802373c <memset>
  if(spiHandle->Instance==SPI4)
 800b022:	4b21      	ldr	r3, [pc, #132]	@ (800b0a8 <HAL_SPI_MspInit+0xa0>)
 800b024:	6822      	ldr	r2, [r4, #0]
 800b026:	429a      	cmp	r2, r3
 800b028:	d001      	beq.n	800b02e <HAL_SPI_MspInit+0x26>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 800b02a:	b036      	add	sp, #216	@ 0xd8
 800b02c:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 800b02e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b032:	a807      	add	r0, sp, #28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 800b034:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b036:	f7fc facd 	bl	80075d4 <HAL_RCCEx_PeriphCLKConfig>
 800b03a:	bb40      	cbnz	r0, 800b08e <HAL_SPI_MspInit+0x86>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800b03c:	4b1b      	ldr	r3, [pc, #108]	@ (800b0ac <HAL_SPI_MspInit+0xa4>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800b03e:	2405      	movs	r4, #5
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b040:	a902      	add	r1, sp, #8
 800b042:	481b      	ldr	r0, [pc, #108]	@ (800b0b0 <HAL_SPI_MspInit+0xa8>)
    __HAL_RCC_SPI4_CLK_ENABLE();
 800b044:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800b048:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b04c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800b050:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800b054:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800b058:	9200      	str	r2, [sp, #0]
 800b05a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800b05c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800b060:	f042 0210 	orr.w	r2, r2, #16
 800b064:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800b068:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800b06c:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800b06e:	f003 0310 	and.w	r3, r3, #16
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 800b072:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800b098 <HAL_SPI_MspInit+0x90>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800b076:	9301      	str	r3, [sp, #4]
 800b078:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 800b07a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b07e:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 800b0a0 <HAL_SPI_MspInit+0x98>
 800b082:	ed8d 7b04 	vstr	d7, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b086:	f7fa fb3f 	bl	8005708 <HAL_GPIO_Init>
}
 800b08a:	b036      	add	sp, #216	@ 0xd8
 800b08c:	bd10      	pop	{r4, pc}
      Error_Handler();
 800b08e:	f7ff fc0d 	bl	800a8ac <Error_Handler>
 800b092:	e7d3      	b.n	800b03c <HAL_SPI_MspInit+0x34>
 800b094:	f3af 8000 	nop.w
 800b098:	00005000 	.word	0x00005000
 800b09c:	00000002 	.word	0x00000002
 800b0a0:	00000000 	.word	0x00000000
 800b0a4:	00000002 	.word	0x00000002
 800b0a8:	40013400 	.word	0x40013400
 800b0ac:	58024400 	.word	0x58024400
 800b0b0:	58021000 	.word	0x58021000

0800b0b4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b0b4:	4b07      	ldr	r3, [pc, #28]	@ (800b0d4 <HAL_MspInit+0x20>)
{
 800b0b6:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b0b8:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 800b0bc:	f042 0202 	orr.w	r2, r2, #2
 800b0c0:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 800b0c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b0c8:	f003 0302 	and.w	r3, r3, #2
 800b0cc:	9301      	str	r3, [sp, #4]
 800b0ce:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800b0d0:	b002      	add	sp, #8
 800b0d2:	4770      	bx	lr
 800b0d4:	58024400 	.word	0x58024400

0800b0d8 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800b0d8:	4770      	bx	lr
 800b0da:	bf00      	nop

0800b0dc <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800b0dc:	e7fe      	b.n	800b0dc <HardFault_Handler>
 800b0de:	bf00      	nop

0800b0e0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800b0e0:	e7fe      	b.n	800b0e0 <MemManage_Handler>
 800b0e2:	bf00      	nop

0800b0e4 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800b0e4:	e7fe      	b.n	800b0e4 <BusFault_Handler>
 800b0e6:	bf00      	nop

0800b0e8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800b0e8:	e7fe      	b.n	800b0e8 <UsageFault_Handler>
 800b0ea:	bf00      	nop

0800b0ec <SVC_Handler>:
}

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
 800b0ec:	4770      	bx	lr
 800b0ee:	bf00      	nop

0800b0f0 <DebugMon_Handler>:
}

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 800b0f0:	4770      	bx	lr
 800b0f2:	bf00      	nop

0800b0f4 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 800b0f4:	4770      	bx	lr
 800b0f6:	bf00      	nop

0800b0f8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800b0f8:	f7f8 bb88 	b.w	800380c <HAL_IncTick>

0800b0fc <DMA_STR0_IRQHandler>:
void DMA_STR0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 800b0fc:	4801      	ldr	r0, [pc, #4]	@ (800b104 <DMA_STR0_IRQHandler+0x8>)
 800b0fe:	f7f9 bf5f 	b.w	8004fc0 <HAL_DMA_IRQHandler>
 800b102:	bf00      	nop
 800b104:	240007e4 	.word	0x240007e4

0800b108 <DCMI_IRQHandler>:
void DCMI_IRQHandler(void)
{
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 800b108:	4801      	ldr	r0, [pc, #4]	@ (800b110 <DCMI_IRQHandler+0x8>)
 800b10a:	f7f8 bddd 	b.w	8003cc8 <HAL_DCMI_IRQHandler>
 800b10e:	bf00      	nop
 800b110:	24000860 	.word	0x24000860

0800b114 <TIM16_IRQHandler>:
void TIM16_IRQHandler(void)
{
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800b114:	4801      	ldr	r0, [pc, #4]	@ (800b11c <TIM16_IRQHandler+0x8>)
 800b116:	f7fe b86b 	b.w	80091f0 <HAL_TIM_IRQHandler>
 800b11a:	bf00      	nop
 800b11c:	24016798 	.word	0x24016798

0800b120 <_close_r>:
int _open_r(void *reent, const char *file, int flags, int mode){
	return 0;
}
int _close_r(void *reent, int fd){
	return 0;
}
 800b120:	2000      	movs	r0, #0
 800b122:	4770      	bx	lr

0800b124 <_lseek_r>:
int _lseek_r(void *reent, int fd, int pos, int whence){
	return 0;
}
 800b124:	2000      	movs	r0, #0
 800b126:	4770      	bx	lr

0800b128 <_read_r>:
long _read_r(void *reent, int fd, void *buf, unsigned int cnt){
	return 0;
}
 800b128:	2000      	movs	r0, #0
 800b12a:	4770      	bx	lr

0800b12c <_write_r>:
long _write_r(void *reent, int fd, const void *buf,  unsigned int cnt){
 800b12c:	2000      	movs	r0, #0
 800b12e:	4770      	bx	lr

0800b130 <_fstat>:
	return 0;
}

int _fstat (int fd, void* st){
 return 0;
}
 800b130:	2000      	movs	r0, #0
 800b132:	4770      	bx	lr

0800b134 <_getpid_r>:

int _getpid_r (void *r)
{
  return 0;
}
 800b134:	2000      	movs	r0, #0
 800b136:	4770      	bx	lr

0800b138 <_isatty_r>:

int _isatty_r( void *ptr, int fd) {
 800b138:	2000      	movs	r0, #0
 800b13a:	4770      	bx	lr

0800b13c <_kill_r>:
}

int _kill_r(void *ptr, int pid, int sig  )
{
	return 0;
}
 800b13c:	2000      	movs	r0, #0
 800b13e:	4770      	bx	lr

0800b140 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800b140:	b410      	push	{r4}
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800b142:	4c1a      	ldr	r4, [pc, #104]	@ (800b1ac <SystemInit+0x6c>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800b144:	2200      	movs	r2, #0
  RCC->CR |= RCC_CR_HSION;
 800b146:	4b1a      	ldr	r3, [pc, #104]	@ (800b1b0 <SystemInit+0x70>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800b148:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800b14c:	4919      	ldr	r1, [pc, #100]	@ (800b1b4 <SystemInit+0x74>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800b14e:	f440 0070 	orr.w	r0, r0, #15728640	@ 0xf00000
 800b152:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
  RCC->CR |= RCC_CR_HSION;
 800b156:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800b158:	4c17      	ldr	r4, [pc, #92]	@ (800b1b8 <SystemInit+0x78>)
  RCC->CR |= RCC_CR_HSION;
 800b15a:	f040 0001 	orr.w	r0, r0, #1
 800b15e:	6018      	str	r0, [r3, #0]
  RCC->CFGR = 0x00000000;
 800b160:	611a      	str	r2, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800b162:	6818      	ldr	r0, [r3, #0]
 800b164:	4001      	ands	r1, r0
 800b166:	6019      	str	r1, [r3, #0]
  RCC->D1CFGR = 0x00000000;
 800b168:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 800b16a:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 800b16c:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x00000000;
 800b16e:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLLCFGR = 0x00000000;
 800b170:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x00000000;
 800b172:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->PLL1FRACR = 0x00000000;
 800b174:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC->PLL2DIVR = 0x00000000;
 800b176:	639a      	str	r2, [r3, #56]	@ 0x38
  RCC->PLL2FRACR = 0x00000000;
 800b178:	63da      	str	r2, [r3, #60]	@ 0x3c
  RCC->PLL3DIVR = 0x00000000;
 800b17a:	641a      	str	r2, [r3, #64]	@ 0x40
  RCC->PLL3FRACR = 0x00000000;
 800b17c:	645a      	str	r2, [r3, #68]	@ 0x44
  RCC->CR &= 0xFFFBFFFFU;
 800b17e:	6819      	ldr	r1, [r3, #0]
 800b180:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 800b184:	6019      	str	r1, [r3, #0]
  RCC->CIER = 0x00000000;
 800b186:	661a      	str	r2, [r3, #96]	@ 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800b188:	6823      	ldr	r3, [r4, #0]
 800b18a:	f36f 030f 	bfc	r3, #0, #16
 800b18e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b192:	d203      	bcs.n	800b19c <SystemInit+0x5c>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800b194:	4b09      	ldr	r3, [pc, #36]	@ (800b1bc <SystemInit+0x7c>)
 800b196:	2201      	movs	r2, #1
 800b198:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800b19c:	4b03      	ldr	r3, [pc, #12]	@ (800b1ac <SystemInit+0x6c>)
 800b19e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800b1a2:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800b1a6:	609a      	str	r2, [r3, #8]
}
 800b1a8:	4770      	bx	lr
 800b1aa:	bf00      	nop
 800b1ac:	e000ed00 	.word	0xe000ed00
 800b1b0:	58024400 	.word	0x58024400
 800b1b4:	eaf6ed7f 	.word	0xeaf6ed7f
 800b1b8:	5c001000 	.word	0x5c001000
 800b1bc:	51008000 	.word	0x51008000

0800b1c0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800b1c0:	b530      	push	{r4, r5, lr}

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b1c2:	2400      	movs	r4, #0
{
 800b1c4:	b0a1      	sub	sp, #132	@ 0x84
  TIM_OC_InitTypeDef sConfigOC = {0};
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800b1c6:	222c      	movs	r2, #44	@ 0x2c

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800b1c8:	4d47      	ldr	r5, [pc, #284]	@ (800b2e8 <MX_TIM1_Init+0x128>)
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800b1ca:	4621      	mov	r1, r4
 800b1cc:	a814      	add	r0, sp, #80	@ 0x50
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b1ce:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800b1d0:	940c      	str	r4, [sp, #48]	@ 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b1d2:	e9cd 4403 	strd	r4, r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800b1d6:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
 800b1da:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
 800b1de:	e9cd 4411 	strd	r4, r4, [sp, #68]	@ 0x44
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800b1e2:	f018 faab 	bl	802373c <memset>
  htim1.Init.Prescaler = 12-1;
 800b1e6:	230b      	movs	r3, #11
 800b1e8:	4a40      	ldr	r2, [pc, #256]	@ (800b2ec <MX_TIM1_Init+0x12c>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 1000-1;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800b1ea:	4628      	mov	r0, r5
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b1ec:	60ac      	str	r4, [r5, #8]
  htim1.Init.RepetitionCounter = 0;
 800b1ee:	61ac      	str	r4, [r5, #24]
  htim1.Init.Prescaler = 12-1;
 800b1f0:	e9c5 2300 	strd	r2, r3, [r5]
  htim1.Init.Period = 1000-1;
 800b1f4:	f240 33e7 	movw	r3, #999	@ 0x3e7
  htim1.Init.RepetitionCounter = 0;
 800b1f8:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim1.Init.Period = 1000-1;
 800b1fc:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800b1fe:	f7fd ff4d 	bl	800909c <HAL_TIM_PWM_Init>
 800b202:	2800      	cmp	r0, #0
 800b204:	d13e      	bne.n	800b284 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b206:	2300      	movs	r3, #0
 800b208:	2200      	movs	r2, #0
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800b20a:	a902      	add	r1, sp, #8
 800b20c:	4836      	ldr	r0, [pc, #216]	@ (800b2e8 <MX_TIM1_Init+0x128>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b20e:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b212:	2300      	movs	r3, #0
 800b214:	9304      	str	r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800b216:	f7fe fa7f 	bl	8009718 <HAL_TIMEx_MasterConfigSynchronization>
 800b21a:	2800      	cmp	r0, #0
 800b21c:	d13b      	bne.n	800b296 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800b21e:	2260      	movs	r2, #96	@ 0x60
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 800b220:	2008      	movs	r0, #8
  sConfigOC.Pulse = 0;
 800b222:	2300      	movs	r3, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800b224:	a90c      	add	r1, sp, #48	@ 0x30
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800b226:	920c      	str	r2, [sp, #48]	@ 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800b228:	2204      	movs	r2, #4
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 800b22a:	900f      	str	r0, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800b22c:	482e      	ldr	r0, [pc, #184]	@ (800b2e8 <MX_TIM1_Init+0x128>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800b22e:	9312      	str	r3, [sp, #72]	@ 0x48
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800b230:	ed9f 7b27 	vldr	d7, [pc, #156]	@ 800b2d0 <MX_TIM1_Init+0x110>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800b234:	e9cd 330d 	strd	r3, r3, [sp, #52]	@ 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800b238:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800b23c:	f7fe f8d2 	bl	80093e4 <HAL_TIM_PWM_ConfigChannel>
 800b240:	bb30      	cbnz	r0, 800b290 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800b242:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  sBreakDeadTimeConfig.DeadTime = 0;
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800b244:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  sBreakDeadTimeConfig.BreakFilter = 0;
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  sBreakDeadTimeConfig.Break2Filter = 0;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800b248:	a914      	add	r1, sp, #80	@ 0x50
 800b24a:	4827      	ldr	r0, [pc, #156]	@ (800b2e8 <MX_TIM1_Init+0x128>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800b24c:	931e      	str	r3, [sp, #120]	@ 0x78
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800b24e:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800b2d8 <MX_TIM1_Init+0x118>
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800b252:	e9cd 3314 	strd	r3, r3, [sp, #80]	@ 0x50
  sBreakDeadTimeConfig.DeadTime = 0;
 800b256:	e9cd 3316 	strd	r3, r3, [sp, #88]	@ 0x58
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800b25a:	e9cd 3218 	strd	r3, r2, [sp, #96]	@ 0x60
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800b25e:	e9cd 331a 	strd	r3, r3, [sp, #104]	@ 0x68
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800b262:	ed8d 7b1c 	vstr	d7, [sp, #112]	@ 0x70
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800b266:	f7fe faab 	bl	80097c0 <HAL_TIMEx_ConfigBreakDeadTime>
 800b26a:	b970      	cbnz	r0, 800b28a <MX_TIM1_Init+0xca>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 800b26c:	4a1f      	ldr	r2, [pc, #124]	@ (800b2ec <MX_TIM1_Init+0x12c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b26e:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 800b270:	6829      	ldr	r1, [r5, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b272:	930a      	str	r3, [sp, #40]	@ 0x28
  if(timHandle->Instance==TIM1)
 800b274:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b276:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800b27a:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if(timHandle->Instance==TIM1)
 800b27e:	d00d      	beq.n	800b29c <MX_TIM1_Init+0xdc>
}
 800b280:	b021      	add	sp, #132	@ 0x84
 800b282:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 800b284:	f7ff fb12 	bl	800a8ac <Error_Handler>
 800b288:	e7bd      	b.n	800b206 <MX_TIM1_Init+0x46>
    Error_Handler();
 800b28a:	f7ff fb0f 	bl	800a8ac <Error_Handler>
 800b28e:	e7ed      	b.n	800b26c <MX_TIM1_Init+0xac>
    Error_Handler();
 800b290:	f7ff fb0c 	bl	800a8ac <Error_Handler>
 800b294:	e7d5      	b.n	800b242 <MX_TIM1_Init+0x82>
    Error_Handler();
 800b296:	f7ff fb09 	bl	800a8ac <Error_Handler>
 800b29a:	e7c0      	b.n	800b21e <MX_TIM1_Init+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800b29c:	4b14      	ldr	r3, [pc, #80]	@ (800b2f0 <MX_TIM1_Init+0x130>)
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800b29e:	2401      	movs	r4, #1
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b2a0:	a906      	add	r1, sp, #24
 800b2a2:	4814      	ldr	r0, [pc, #80]	@ (800b2f4 <MX_TIM1_Init+0x134>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800b2a4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800b2a8:	f042 0210 	orr.w	r2, r2, #16
 800b2ac:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800b2b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800b2b4:	940a      	str	r4, [sp, #40]	@ 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800b2b6:	f003 0310 	and.w	r3, r3, #16
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800b2ba:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800b2e0 <MX_TIM1_Init+0x120>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800b2be:	9301      	str	r3, [sp, #4]
 800b2c0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800b2c2:	ed8d 7b06 	vstr	d7, [sp, #24]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b2c6:	f7fa fa1f 	bl	8005708 <HAL_GPIO_Init>
}
 800b2ca:	b021      	add	sp, #132	@ 0x84
 800b2cc:	bd30      	pop	{r4, r5, pc}
 800b2ce:	bf00      	nop
	...
 800b2d8:	02000000 	.word	0x02000000
 800b2dc:	00000000 	.word	0x00000000
 800b2e0:	00000400 	.word	0x00000400
 800b2e4:	00000002 	.word	0x00000002
 800b2e8:	240167e8 	.word	0x240167e8
 800b2ec:	40010000 	.word	0x40010000
 800b2f0:	58024400 	.word	0x58024400
 800b2f4:	58021000 	.word	0x58021000

0800b2f8 <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM1)
 800b2f8:	4b0a      	ldr	r3, [pc, #40]	@ (800b324 <HAL_TIM_PWM_MspInit+0x2c>)
 800b2fa:	6802      	ldr	r2, [r0, #0]
 800b2fc:	429a      	cmp	r2, r3
 800b2fe:	d000      	beq.n	800b302 <HAL_TIM_PWM_MspInit+0xa>
 800b300:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 800b302:	4b09      	ldr	r3, [pc, #36]	@ (800b328 <HAL_TIM_PWM_MspInit+0x30>)
{
 800b304:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 800b306:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800b30a:	f042 0201 	orr.w	r2, r2, #1
 800b30e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800b312:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b316:	f003 0301 	and.w	r3, r3, #1
 800b31a:	9301      	str	r3, [sp, #4]
 800b31c:	9b01      	ldr	r3, [sp, #4]
}
 800b31e:	b002      	add	sp, #8
 800b320:	4770      	bx	lr
 800b322:	bf00      	nop
 800b324:	40010000 	.word	0x40010000
 800b328:	58024400 	.word	0x58024400

0800b32c <UART_Init>:
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1, 0xFFFF);

  return ch;
}

void UART_Init(void){
 800b32c:	b530      	push	{r4, r5, lr}
 800b32e:	b0b1      	sub	sp, #196	@ 0xc4
	RCC_PeriphCLKInitTypeDef RCC_PeriphClkInit;
	
	/* Select SysClk as source of USART1 clocks */
  RCC_PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART16;
  RCC_PeriphClkInit.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 800b330:	2400      	movs	r4, #0
  RCC_PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART16;
 800b332:	2301      	movs	r3, #1
  HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphClkInit);

  /* Enable USARTx clock */
  __HAL_RCC_USART1_CLK_ENABLE();
	
  UartHandle.Instance        = USART1;
 800b334:	4d13      	ldr	r5, [pc, #76]	@ (800b384 <UART_Init+0x58>)
  HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphClkInit);
 800b336:	a801      	add	r0, sp, #4
  RCC_PeriphClkInit.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 800b338:	941f      	str	r4, [sp, #124]	@ 0x7c
  RCC_PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART16;
 800b33a:	9301      	str	r3, [sp, #4]
  HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphClkInit);
 800b33c:	f7fc f94a 	bl	80075d4 <HAL_RCCEx_PeriphCLKConfig>
  __HAL_RCC_USART1_CLK_ENABLE();
 800b340:	4b11      	ldr	r3, [pc, #68]	@ (800b388 <UART_Init+0x5c>)
  UartHandle.Init.BaudRate   = 115200;
 800b342:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
  UartHandle.Instance        = USART1;
 800b346:	4811      	ldr	r0, [pc, #68]	@ (800b38c <UART_Init+0x60>)
  __HAL_RCC_USART1_CLK_ENABLE();
 800b348:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 800b34c:	6104      	str	r4, [r0, #16]
  __HAL_RCC_USART1_CLK_ENABLE();
 800b34e:	f042 0210 	orr.w	r2, r2, #16
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 800b352:	e9c0 4402 	strd	r4, r4, [r0, #8]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
  UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 800b356:	e9c0 4406 	strd	r4, r4, [r0, #24]
  __HAL_RCC_USART1_CLK_ENABLE();
 800b35a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 800b35e:	220c      	movs	r2, #12
  __HAL_RCC_USART1_CLK_ENABLE();
 800b360:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 800b364:	6142      	str	r2, [r0, #20]
  __HAL_RCC_USART1_CLK_ENABLE();
 800b366:	f003 0310 	and.w	r3, r3, #16
 800b36a:	9300      	str	r3, [sp, #0]
 800b36c:	9b00      	ldr	r3, [sp, #0]
  UartHandle.Init.BaudRate   = 115200;
 800b36e:	e9c0 5100 	strd	r5, r1, [r0]

  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 800b372:	f7fe fce9 	bl	8009d48 <HAL_UART_Init>
 800b376:	b908      	cbnz	r0, 800b37c <UART_Init+0x50>
  {
    /* Initialization Error */
    Error_Handler();
  }
}
 800b378:	b031      	add	sp, #196	@ 0xc4
 800b37a:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 800b37c:	f7ff fa96 	bl	800a8ac <Error_Handler>
}
 800b380:	b031      	add	sp, #196	@ 0xc4
 800b382:	bd30      	pop	{r4, r5, pc}
 800b384:	40011000 	.word	0x40011000
 800b388:	58024400 	.word	0x58024400
 800b38c:	24016838 	.word	0x24016838

0800b390 <UART_Send_String>:

void UART_Send_Char(char ch){
	HAL_UART_Transmit(&UartHandle, (uint8_t*)&ch, 1, HAL_MAX_DELAY); 
}

void UART_Send_String(char *str){
 800b390:	b510      	push	{r4, lr}
 800b392:	4604      	mov	r4, r0
	HAL_UART_Transmit(&UartHandle, (uint8_t*)str, strlen(str), HAL_MAX_DELAY); 
 800b394:	f7f5 f804 	bl	80003a0 <strlen>
 800b398:	4602      	mov	r2, r0
 800b39a:	f04f 33ff 	mov.w	r3, #4294967295
 800b39e:	4621      	mov	r1, r4
 800b3a0:	4802      	ldr	r0, [pc, #8]	@ (800b3ac <UART_Send_String+0x1c>)
 800b3a2:	b292      	uxth	r2, r2
 800b3a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Transmit(&UartHandle, (uint8_t*)str, strlen(str), HAL_MAX_DELAY); 
 800b3a8:	f7fe bd56 	b.w	8009e58 <HAL_UART_Transmit>
 800b3ac:	24016838 	.word	0x24016838

0800b3b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800b3b0:	480d      	ldr	r0, [pc, #52]	@ (800b3e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800b3b2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800b3b4:	f7ff fec4 	bl	800b140 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800b3b8:	480c      	ldr	r0, [pc, #48]	@ (800b3ec <LoopForever+0x6>)
  ldr r1, =_edata
 800b3ba:	490d      	ldr	r1, [pc, #52]	@ (800b3f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800b3bc:	4a0d      	ldr	r2, [pc, #52]	@ (800b3f4 <LoopForever+0xe>)
  movs r3, #0
 800b3be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800b3c0:	e002      	b.n	800b3c8 <LoopCopyDataInit>

0800b3c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800b3c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800b3c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800b3c6:	3304      	adds	r3, #4

0800b3c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800b3c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800b3ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800b3cc:	d3f9      	bcc.n	800b3c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800b3ce:	4a0a      	ldr	r2, [pc, #40]	@ (800b3f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800b3d0:	4c0a      	ldr	r4, [pc, #40]	@ (800b3fc <LoopForever+0x16>)
  movs r3, #0
 800b3d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 800b3d4:	e001      	b.n	800b3da <LoopFillZerobss>

0800b3d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800b3d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800b3d8:	3204      	adds	r2, #4

0800b3da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800b3da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800b3dc:	d3fb      	bcc.n	800b3d6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800b3de:	f018 fa11 	bl	8023804 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800b3e2:	f7ff fad9 	bl	800a998 <main>

0800b3e6 <LoopForever>:

LoopForever:
  b LoopForever
 800b3e6:	e7fe      	b.n	800b3e6 <LoopForever>
  ldr   r0, =_estack
 800b3e8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800b3ec:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800b3f0:	24000250 	.word	0x24000250
  ldr r2, =_sidata
 800b3f4:	080408c8 	.word	0x080408c8
  ldr r2, =_sbss
 800b3f8:	24000250 	.word	0x24000250
  ldr r4, =_ebss
 800b3fc:	24016a20 	.word	0x24016a20

0800b400 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800b400:	e7fe      	b.n	800b400 <ADC1_2_IRQHandler>
	...

0800b404 <_ZN6tflite13ErrorReporter6ReportEPKcz>:

#include <cstdarg>

namespace tflite {

int ErrorReporter::Report(const char* format, ...) {
 800b404:	b40e      	push	{r1, r2, r3}
 800b406:	b500      	push	{lr}
 800b408:	b082      	sub	sp, #8
  va_list args;
  va_start(args, format);
  int code = Report(format, args);
 800b40a:	6803      	ldr	r3, [r0, #0]
int ErrorReporter::Report(const char* format, ...) {
 800b40c:	aa03      	add	r2, sp, #12
  int code = Report(format, args);
 800b40e:	689b      	ldr	r3, [r3, #8]
int ErrorReporter::Report(const char* format, ...) {
 800b410:	f852 1b04 	ldr.w	r1, [r2], #4
  va_start(args, format);
 800b414:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
 800b416:	4798      	blx	r3
  va_end(args);
  return code;
}
 800b418:	b002      	add	sp, #8
 800b41a:	f85d eb04 	ldr.w	lr, [sp], #4
 800b41e:	b003      	add	sp, #12
 800b420:	4770      	bx	lr
 800b422:	bf00      	nop

0800b424 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>:
// assigned to the `deprecated_builtin_code` field. In such cases, the
// value of the `builtin_code` field should be used for the builtin operator
// code. In the case, the maximum value of the two fields will be the value of
// the `builtin_code` as the right value.

BuiltinOperator GetBuiltinCode(const OperatorCode* op_code) {
 800b424:	b508      	push	{r3, lr}
  // Caller should guarantee that the given argument value is not a nullptr.
  TFLITE_DCHECK(op_code != nullptr);
 800b426:	b1c8      	cbz	r0, 800b45c <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x38>
    return data_ - ReadScalar<soffset_t>(data_);
 800b428:	6803      	ldr	r3, [r0, #0]
 800b42a:	1ac3      	subs	r3, r0, r3
 800b42c:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b42e:	2a0a      	cmp	r2, #10
 800b430:	d803      	bhi.n	800b43a <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x16>
 800b432:	2a04      	cmp	r2, #4
 800b434:	d80d      	bhi.n	800b452 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x2e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b436:	2000      	movs	r0, #0

  return std::max(
      op_code->builtin_code(),
      static_cast<BuiltinOperator>(op_code->deprecated_builtin_code()));
}
 800b438:	bd08      	pop	{r3, pc}
 800b43a:	895a      	ldrh	r2, [r3, #10]
 800b43c:	b102      	cbz	r2, 800b440 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x1c>
 800b43e:	5882      	ldr	r2, [r0, r2]
 800b440:	889b      	ldrh	r3, [r3, #4]
 800b442:	b123      	cbz	r3, 800b44e <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x2a>
      static_cast<BuiltinOperator>(op_code->deprecated_builtin_code()));
 800b444:	56c0      	ldrsb	r0, [r0, r3]
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 800b446:	4290      	cmp	r0, r2
 800b448:	bfb8      	it	lt
 800b44a:	4610      	movlt	r0, r2
}
 800b44c:	bd08      	pop	{r3, pc}
 800b44e:	4618      	mov	r0, r3
 800b450:	e7f9      	b.n	800b446 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x22>
 800b452:	889b      	ldrh	r3, [r3, #4]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d0ee      	beq.n	800b436 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x12>
 800b458:	2200      	movs	r2, #0
 800b45a:	e7f3      	b.n	800b444 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x20>
  TFLITE_DCHECK(op_code != nullptr);
 800b45c:	f017 fa84 	bl	8022968 <abort>

0800b460 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>:
}  // NOLINT[readability/fn_size]
#endif  // !defined(TF_LITE_STATIC_MEMORY)
}  // namespace

TfLiteStatus ConvertTensorType(TensorType tensor_type, TfLiteType* type,
                               ErrorReporter* error_reporter) {
 800b460:	b508      	push	{r3, lr}
 800b462:	468c      	mov	ip, r1
 800b464:	4613      	mov	r3, r2
  switch (tensor_type) {
 800b466:	2812      	cmp	r0, #18
 800b468:	d845      	bhi.n	800b4f6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x96>
 800b46a:	e8df f000 	tbb	[pc, r0]
 800b46e:	3e41      	.short	0x3e41
 800b470:	3235383b 	.word	0x3235383b
 800b474:	26292c2f 	.word	0x26292c2f
 800b478:	1a1d2023 	.word	0x1a1d2023
 800b47c:	0e111417 	.word	0x0e111417
 800b480:	0a          	.byte	0x0a
 800b481:	00          	.byte	0x00
    case TensorType_FLOAT16:
      *type = kTfLiteFloat16;
      return kTfLiteOk;
    case TensorType_BFLOAT16:
      *type = kTfLiteBFloat16;
 800b482:	2313      	movs	r3, #19
 800b484:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b486:	2000      	movs	r0, #0
      *type = kTfLiteNoType;
      TF_LITE_REPORT_ERROR(error_reporter,
                           "Unsupported data type %d in tensor\n", tensor_type);
      return kTfLiteError;
  }
}
 800b488:	bd08      	pop	{r3, pc}
      *type = kTfLiteInt4;
 800b48a:	2312      	movs	r3, #18
 800b48c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b48e:	e7fa      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteUInt16;
 800b490:	2311      	movs	r3, #17
 800b492:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b494:	e7f7      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteUInt32;
 800b496:	2310      	movs	r3, #16
 800b498:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b49a:	e7f4      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteVariant;
 800b49c:	230f      	movs	r3, #15
 800b49e:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b4a0:	e7f1      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteResource;
 800b4a2:	230e      	movs	r3, #14
 800b4a4:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b4a6:	e7ee      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteUInt64;
 800b4a8:	230d      	movs	r3, #13
 800b4aa:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b4ac:	e7eb      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteComplex128;
 800b4ae:	230c      	movs	r3, #12
 800b4b0:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b4b2:	e7e8      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteFloat64;
 800b4b4:	230b      	movs	r3, #11
 800b4b6:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b4b8:	e7e5      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteInt8;
 800b4ba:	2309      	movs	r3, #9
 800b4bc:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b4be:	e7e2      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteComplex64;
 800b4c0:	2308      	movs	r3, #8
 800b4c2:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b4c4:	e7df      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteInt16;
 800b4c6:	2307      	movs	r3, #7
 800b4c8:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b4ca:	e7dc      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteBool;
 800b4cc:	2306      	movs	r3, #6
 800b4ce:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b4d0:	e7d9      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteString;
 800b4d2:	2305      	movs	r3, #5
 800b4d4:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b4d6:	e7d6      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteInt64;
 800b4d8:	2304      	movs	r3, #4
 800b4da:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b4dc:	e7d3      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteUInt8;
 800b4de:	2303      	movs	r3, #3
 800b4e0:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b4e2:	e7d0      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteInt32;
 800b4e4:	2302      	movs	r3, #2
 800b4e6:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b4e8:	e7cd      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteFloat16;
 800b4ea:	230a      	movs	r3, #10
 800b4ec:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b4ee:	e7ca      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteFloat32;
 800b4f0:	2301      	movs	r3, #1
 800b4f2:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800b4f4:	e7c7      	b.n	800b486 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteNoType;
 800b4f6:	f04f 0e00 	mov.w	lr, #0
      TF_LITE_REPORT_ERROR(error_reporter,
 800b4fa:	4602      	mov	r2, r0
 800b4fc:	4903      	ldr	r1, [pc, #12]	@ (800b50c <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xac>)
 800b4fe:	4618      	mov	r0, r3
      *type = kTfLiteNoType;
 800b500:	f88c e000 	strb.w	lr, [ip]
      TF_LITE_REPORT_ERROR(error_reporter,
 800b504:	f7ff ff7e 	bl	800b404 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
 800b508:	2001      	movs	r0, #1
}
 800b50a:	bd08      	pop	{r3, pc}
 800b50c:	08025f00 	.word	0x08025f00

0800b510 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  *builtin_data = params.release();
  return kTfLiteOk;
}

TfLiteStatus ParseConv2D(const Operator* op, ErrorReporter* error_reporter,
                         BuiltinDataAllocator* allocator, void** builtin_data) {
 800b510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  TFLITE_DCHECK(op != nullptr);
 800b514:	2800      	cmp	r0, #0
 800b516:	f000 8093 	beq.w	800b640 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x130>
  TFLITE_DCHECK(error_reporter != nullptr);
 800b51a:	4689      	mov	r9, r1
 800b51c:	2900      	cmp	r1, #0
 800b51e:	f000 808f 	beq.w	800b640 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x130>
  TFLITE_DCHECK(allocator != nullptr);
 800b522:	4616      	mov	r6, r2
 800b524:	2a00      	cmp	r2, #0
 800b526:	f000 808b 	beq.w	800b640 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x130>
  TFLITE_DCHECK(builtin_data != nullptr);
 800b52a:	4698      	mov	r8, r3
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	f000 8087 	beq.w	800b640 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x130>
  // deallocation.
  template <typename T>
  T* AllocatePOD() {
    static_assert(std::is_trivially_destructible<T>::value,
                  "Builtin data structure must be POD.");
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800b532:	6813      	ldr	r3, [r2, #0]
 800b534:	4607      	mov	r7, r0
 800b536:	2204      	movs	r2, #4
 800b538:	211c      	movs	r1, #28
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	4630      	mov	r0, r6
 800b53e:	4798      	blx	r3
    return data_ - ReadScalar<soffset_t>(data_);
 800b540:	683b      	ldr	r3, [r7, #0]
    return new (allocated_memory) T();
 800b542:	2500      	movs	r5, #0
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800b544:	4604      	mov	r4, r0
 800b546:	1afb      	subs	r3, r7, r3
    return new (allocated_memory) T();
 800b548:	6185      	str	r5, [r0, #24]
 800b54a:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b54c:	2a0a      	cmp	r2, #10
 800b54e:	e9c0 5500 	strd	r5, r5, [r0]
 800b552:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800b556:	e9c0 5504 	strd	r5, r5, [r0, #16]
 800b55a:	d901      	bls.n	800b560 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x50>
 800b55c:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b55e:	b929      	cbnz	r1, 800b56c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
    // reasonable defaults in the params struct. We are not doing so until we
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
  return kTfLiteOk;
 800b560:	2500      	movs	r5, #0
  *builtin_data = params.release();
 800b562:	f8c8 4000 	str.w	r4, [r8]
}
 800b566:	4628      	mov	r0, r5
 800b568:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  const void *builtin_options() const {
    return GetPointer<const void *>(VT_BUILTIN_OPTIONS);
  }
  template<typename T> const T *builtin_options_as() const;
  const tflite::Conv2DOptions *builtin_options_as_Conv2DOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_Conv2DOptions ? static_cast<const tflite::Conv2DOptions *>(builtin_options()) : nullptr;
 800b56c:	5c79      	ldrb	r1, [r7, r1]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b56e:	2901      	cmp	r1, #1
 800b570:	d1f6      	bne.n	800b560 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x50>
 800b572:	2a0c      	cmp	r2, #12
 800b574:	d9f4      	bls.n	800b560 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x50>
 800b576:	899b      	ldrh	r3, [r3, #12]
  }

  template<typename P, typename OffsetSize = uoffset_t>
  P GetPointer(voffset_t field) {
    auto field_offset = GetOptionalFieldOffset(field);
    auto p = data_ + field_offset;
 800b578:	18f9      	adds	r1, r7, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d0f0      	beq.n	800b560 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x50>
 800b57e:	58fa      	ldr	r2, [r7, r3]
 800b580:	188b      	adds	r3, r1, r2
    return data_ - ReadScalar<soffset_t>(data_);
 800b582:	5888      	ldr	r0, [r1, r2]
 800b584:	1a18      	subs	r0, r3, r0
 800b586:	8801      	ldrh	r1, [r0, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b588:	2904      	cmp	r1, #4
 800b58a:	d816      	bhi.n	800b5ba <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    params->padding = ConvertPadding(schema_params->padding());
 800b58c:	2301      	movs	r3, #1
 800b58e:	7023      	strb	r3, [r4, #0]
    params->dilation_width_factor = schema_params->dilation_w_factor();
 800b590:	2301      	movs	r3, #1
 800b592:	6123      	str	r3, [r4, #16]
    params->dilation_height_factor = schema_params->dilation_h_factor();
 800b594:	2301      	movs	r3, #1
 800b596:	6163      	str	r3, [r4, #20]
    TF_LITE_ENSURE_STATUS(
 800b598:	464a      	mov	r2, r9
 800b59a:	f104 0118 	add.w	r1, r4, #24
 800b59e:	2000      	movs	r0, #0
 800b5a0:	f7ff ff5e 	bl	800b460 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 800b5a4:	4605      	mov	r5, r0
 800b5a6:	2800      	cmp	r0, #0
 800b5a8:	d0da      	beq.n	800b560 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x50>
    void operator()(void* data) { allocator_->Deallocate(data); }
 800b5aa:	6833      	ldr	r3, [r6, #0]
 800b5ac:	4630      	mov	r0, r6
 800b5ae:	4621      	mov	r1, r4
 800b5b0:	685b      	ldr	r3, [r3, #4]
 800b5b2:	4798      	blx	r3
}
 800b5b4:	4628      	mov	r0, r5
 800b5b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5ba:	8882      	ldrh	r2, [r0, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b5bc:	2a00      	cmp	r2, #0
 800b5be:	d039      	beq.n	800b634 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x124>
 800b5c0:	569a      	ldrsb	r2, [r3, r2]
  switch (padding) {
 800b5c2:	2a00      	cmp	r2, #0
 800b5c4:	d036      	beq.n	800b634 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x124>
 800b5c6:	f1a2 0201 	sub.w	r2, r2, #1
 800b5ca:	fab2 f282 	clz	r2, r2
 800b5ce:	0952      	lsrs	r2, r2, #5
 800b5d0:	0052      	lsls	r2, r2, #1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b5d2:	2906      	cmp	r1, #6
    params->padding = ConvertPadding(schema_params->padding());
 800b5d4:	7022      	strb	r2, [r4, #0]
 800b5d6:	d9db      	bls.n	800b590 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x80>
 800b5d8:	88c2      	ldrh	r2, [r0, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b5da:	b102      	cbz	r2, 800b5de <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xce>
 800b5dc:	589a      	ldr	r2, [r3, r2]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b5de:	2908      	cmp	r1, #8
    params->stride_width = schema_params->stride_w();
 800b5e0:	6062      	str	r2, [r4, #4]
 800b5e2:	d9d5      	bls.n	800b590 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x80>
 800b5e4:	8902      	ldrh	r2, [r0, #8]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b5e6:	b102      	cbz	r2, 800b5ea <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xda>
 800b5e8:	589a      	ldr	r2, [r3, r2]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b5ea:	290a      	cmp	r1, #10
    params->stride_height = schema_params->stride_h();
 800b5ec:	60a2      	str	r2, [r4, #8]
 800b5ee:	d9cf      	bls.n	800b590 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x80>
 800b5f0:	8942      	ldrh	r2, [r0, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b5f2:	b122      	cbz	r2, 800b5fe <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xee>
  switch (activation) {
 800b5f4:	5c9a      	ldrb	r2, [r3, r2]
 800b5f6:	1e55      	subs	r5, r2, #1
 800b5f8:	2d04      	cmp	r5, #4
 800b5fa:	bf88      	it	hi
 800b5fc:	2200      	movhi	r2, #0
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b5fe:	290c      	cmp	r1, #12
    params->activation =
 800b600:	7322      	strb	r2, [r4, #12]
 800b602:	d9c5      	bls.n	800b590 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x80>
 800b604:	8982      	ldrh	r2, [r0, #12]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b606:	b1ca      	cbz	r2, 800b63c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
 800b608:	589a      	ldr	r2, [r3, r2]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b60a:	290e      	cmp	r1, #14
    params->dilation_width_factor = schema_params->dilation_w_factor();
 800b60c:	6122      	str	r2, [r4, #16]
 800b60e:	d9c1      	bls.n	800b594 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x84>
 800b610:	89c2      	ldrh	r2, [r0, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b612:	b18a      	cbz	r2, 800b638 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x128>
 800b614:	589a      	ldr	r2, [r3, r2]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b616:	2910      	cmp	r1, #16
    params->dilation_height_factor = schema_params->dilation_h_factor();
 800b618:	6162      	str	r2, [r4, #20]
 800b61a:	d9bd      	bls.n	800b598 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x88>
 800b61c:	8a00      	ldrh	r0, [r0, #16]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b61e:	b100      	cbz	r0, 800b622 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x112>
 800b620:	5618      	ldrsb	r0, [r3, r0]
    TF_LITE_ENSURE_STATUS(
 800b622:	464a      	mov	r2, r9
 800b624:	f104 0118 	add.w	r1, r4, #24
 800b628:	f7ff ff1a 	bl	800b460 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 800b62c:	4605      	mov	r5, r0
 800b62e:	2800      	cmp	r0, #0
 800b630:	d096      	beq.n	800b560 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x50>
 800b632:	e7ba      	b.n	800b5aa <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9a>
      return kTfLitePaddingSame;
 800b634:	2201      	movs	r2, #1
 800b636:	e7cc      	b.n	800b5d2 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
 800b638:	2201      	movs	r2, #1
 800b63a:	e7ec      	b.n	800b616 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x106>
 800b63c:	2201      	movs	r2, #1
 800b63e:	e7e4      	b.n	800b60a <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
  TFLITE_DCHECK(op != nullptr);
 800b640:	f017 f992 	bl	8022968 <abort>

0800b644 <_ZN6tflite15ParseDequantizeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}

// We have this parse function instead of directly returning kTfLiteOk from the
// switch-case in ParseOpData because this function is used as part of the
// selective registration for the OpResolver implementation in micro.
TfLiteStatus ParseDequantize(const Operator*, ErrorReporter*,
 800b644:	2000      	movs	r0, #0
 800b646:	4770      	bx	lr

0800b648 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}

TfLiteStatus ParseFullyConnected(const Operator* op,
                                 ErrorReporter* error_reporter,
                                 BuiltinDataAllocator* allocator,
                                 void** builtin_data) {
 800b648:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TFLITE_DCHECK(op != nullptr);
 800b64c:	2800      	cmp	r0, #0
 800b64e:	f000 8091 	beq.w	800b774 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
  TFLITE_DCHECK(error_reporter != nullptr);
 800b652:	460f      	mov	r7, r1
 800b654:	2900      	cmp	r1, #0
 800b656:	f000 808d 	beq.w	800b774 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
  TFLITE_DCHECK(allocator != nullptr);
 800b65a:	4615      	mov	r5, r2
 800b65c:	2a00      	cmp	r2, #0
 800b65e:	f000 8089 	beq.w	800b774 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
  TFLITE_DCHECK(builtin_data != nullptr);
 800b662:	4698      	mov	r8, r3
 800b664:	2b00      	cmp	r3, #0
 800b666:	f000 8085 	beq.w	800b774 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800b66a:	6813      	ldr	r3, [r2, #0]
 800b66c:	4606      	mov	r6, r0
 800b66e:	2201      	movs	r2, #1
 800b670:	2105      	movs	r1, #5
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	4628      	mov	r0, r5
 800b676:	4798      	blx	r3
    return data_ - ReadScalar<soffset_t>(data_);
 800b678:	6833      	ldr	r3, [r6, #0]
    return new (allocated_memory) T();
 800b67a:	2200      	movs	r2, #0
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800b67c:	4604      	mov	r4, r0
 800b67e:	1af3      	subs	r3, r6, r3
    return new (allocated_memory) T();
 800b680:	6002      	str	r2, [r0, #0]
 800b682:	7102      	strb	r2, [r0, #4]
 800b684:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b686:	2a0a      	cmp	r2, #10
 800b688:	d901      	bls.n	800b68e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
 800b68a:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b68c:	b929      	cbnz	r1, 800b69a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x52>
    // reasonable defaults in the params struct. We are not doing so until we
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
  return kTfLiteOk;
 800b68e:	2600      	movs	r6, #0
  *builtin_data = params.release();
 800b690:	f8c8 4000 	str.w	r4, [r8]
}
 800b694:	4630      	mov	r0, r6
 800b696:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  }
  const tflite::RNNOptions *builtin_options_as_RNNOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_RNNOptions ? static_cast<const tflite::RNNOptions *>(builtin_options()) : nullptr;
  }
  const tflite::FullyConnectedOptions *builtin_options_as_FullyConnectedOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_FullyConnectedOptions ? static_cast<const tflite::FullyConnectedOptions *>(builtin_options()) : nullptr;
 800b69a:	5c71      	ldrb	r1, [r6, r1]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b69c:	2908      	cmp	r1, #8
 800b69e:	d1f6      	bne.n	800b68e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
 800b6a0:	2a0c      	cmp	r2, #12
 800b6a2:	d9f4      	bls.n	800b68e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
 800b6a4:	899b      	ldrh	r3, [r3, #12]
    auto p = data_ + field_offset;
 800b6a6:	eb06 0a03 	add.w	sl, r6, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d0ef      	beq.n	800b68e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
 800b6ae:	f856 b003 	ldr.w	fp, [r6, r3]
 800b6b2:	eb0a 090b 	add.w	r9, sl, fp
    return data_ - ReadScalar<soffset_t>(data_);
 800b6b6:	f85a 300b 	ldr.w	r3, [sl, fp]
 800b6ba:	eba9 0303 	sub.w	r3, r9, r3
 800b6be:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b6c0:	2a04      	cmp	r2, #4
 800b6c2:	d943      	bls.n	800b74c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
 800b6c4:	8899      	ldrh	r1, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b6c6:	b129      	cbz	r1, 800b6d4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x8c>
  switch (activation) {
 800b6c8:	f819 1001 	ldrb.w	r1, [r9, r1]
 800b6cc:	1e48      	subs	r0, r1, #1
 800b6ce:	2804      	cmp	r0, #4
 800b6d0:	bf88      	it	hi
 800b6d2:	2100      	movhi	r1, #0
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b6d4:	2a08      	cmp	r2, #8
    params->activation =
 800b6d6:	7021      	strb	r1, [r4, #0]
 800b6d8:	d938      	bls.n	800b74c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
 800b6da:	8919      	ldrh	r1, [r3, #8]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b6dc:	b121      	cbz	r1, 800b6e8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    return GetField<uint8_t>(VT_KEEP_NUM_DIMS, 0) != 0;
 800b6de:	f819 1001 	ldrb.w	r1, [r9, r1]
 800b6e2:	3900      	subs	r1, #0
 800b6e4:	bf18      	it	ne
 800b6e6:	2101      	movne	r1, #1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b6e8:	2a0a      	cmp	r2, #10
    params->keep_num_dims = schema_params->keep_num_dims();
 800b6ea:	70a1      	strb	r1, [r4, #2]
 800b6ec:	d92e      	bls.n	800b74c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
 800b6ee:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b6f0:	b121      	cbz	r1, 800b6fc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb4>
    return GetField<uint8_t>(VT_ASYMMETRIC_QUANTIZE_INPUTS, 0) != 0;
 800b6f2:	f819 1001 	ldrb.w	r1, [r9, r1]
 800b6f6:	3900      	subs	r1, #0
 800b6f8:	bf18      	it	ne
 800b6fa:	2101      	movne	r1, #1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b6fc:	2a0c      	cmp	r2, #12
    params->asymmetric_quantize_inputs =
 800b6fe:	70e1      	strb	r1, [r4, #3]
 800b700:	d924      	bls.n	800b74c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
 800b702:	8998      	ldrh	r0, [r3, #12]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b704:	b108      	cbz	r0, 800b70a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
 800b706:	f919 0000 	ldrsb.w	r0, [r9, r0]
    TF_LITE_ENSURE_STATUS(
 800b70a:	463a      	mov	r2, r7
 800b70c:	1d21      	adds	r1, r4, #4
 800b70e:	f7ff fea7 	bl	800b460 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 800b712:	4606      	mov	r6, r0
 800b714:	b990      	cbnz	r0, 800b73c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf4>
    return data_ - ReadScalar<soffset_t>(data_);
 800b716:	f85a 300b 	ldr.w	r3, [sl, fp]
 800b71a:	eba9 0303 	sub.w	r3, r9, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b71e:	881a      	ldrh	r2, [r3, #0]
 800b720:	2a06      	cmp	r2, #6
 800b722:	d922      	bls.n	800b76a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x122>
 800b724:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b726:	b303      	cbz	r3, 800b76a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x122>
 800b728:	f919 3003 	ldrsb.w	r3, [r9, r3]
    switch (schema_params->weights_format()) {
 800b72c:	b1eb      	cbz	r3, 800b76a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x122>
 800b72e:	2b01      	cmp	r3, #1
 800b730:	d01e      	beq.n	800b770 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x128>
        return kTfLiteError;
 800b732:	2601      	movs	r6, #1
        TF_LITE_REPORT_ERROR(error_reporter,
 800b734:	4910      	ldr	r1, [pc, #64]	@ (800b778 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x130>)
 800b736:	4638      	mov	r0, r7
 800b738:	f7ff fe64 	bl	800b404 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    void operator()(void* data) { allocator_->Deallocate(data); }
 800b73c:	682b      	ldr	r3, [r5, #0]
 800b73e:	4628      	mov	r0, r5
 800b740:	4621      	mov	r1, r4
 800b742:	685b      	ldr	r3, [r3, #4]
 800b744:	4798      	blx	r3
}
 800b746:	4630      	mov	r0, r6
 800b748:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TF_LITE_ENSURE_STATUS(
 800b74c:	463a      	mov	r2, r7
 800b74e:	1d21      	adds	r1, r4, #4
 800b750:	2000      	movs	r0, #0
 800b752:	f7ff fe85 	bl	800b460 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 800b756:	4606      	mov	r6, r0
 800b758:	2800      	cmp	r0, #0
 800b75a:	d1ef      	bne.n	800b73c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf4>
    return data_ - ReadScalar<soffset_t>(data_);
 800b75c:	f85a 300b 	ldr.w	r3, [sl, fp]
 800b760:	eba9 0303 	sub.w	r3, r9, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b764:	881a      	ldrh	r2, [r3, #0]
 800b766:	2a06      	cmp	r2, #6
 800b768:	d8dc      	bhi.n	800b724 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xdc>
        params->weights_format = kTfLiteFullyConnectedWeightsFormatDefault;
 800b76a:	2300      	movs	r3, #0
 800b76c:	7063      	strb	r3, [r4, #1]
        break;
 800b76e:	e78e      	b.n	800b68e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
        params->weights_format =
 800b770:	7063      	strb	r3, [r4, #1]
        break;
 800b772:	e78c      	b.n	800b68e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
  TFLITE_DCHECK(op != nullptr);
 800b774:	f017 f8f8 	bl	8022968 <abort>
 800b778:	08025f24 	.word	0x08025f24

0800b77c <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                           BuiltinDataAllocator*, void**) {
  return kTfLiteOk;
}

TfLiteStatus ParsePack(const Operator* op, ErrorReporter* error_reporter,
                       BuiltinDataAllocator* allocator, void** builtin_data) {
 800b77c:	b538      	push	{r3, r4, r5, lr}
  TFLITE_DCHECK(op != nullptr);
 800b77e:	4604      	mov	r4, r0
 800b780:	2800      	cmp	r0, #0
 800b782:	d034      	beq.n	800b7ee <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x72>
  TFLITE_DCHECK(error_reporter != nullptr);
 800b784:	2900      	cmp	r1, #0
 800b786:	d032      	beq.n	800b7ee <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x72>
  TFLITE_DCHECK(allocator != nullptr);
 800b788:	4610      	mov	r0, r2
 800b78a:	2a00      	cmp	r2, #0
 800b78c:	d02f      	beq.n	800b7ee <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x72>
  TFLITE_DCHECK(builtin_data != nullptr);
 800b78e:	461d      	mov	r5, r3
 800b790:	b36b      	cbz	r3, 800b7ee <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x72>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800b792:	6813      	ldr	r3, [r2, #0]
 800b794:	2108      	movs	r1, #8
 800b796:	2204      	movs	r2, #4
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	4798      	blx	r3
    return data_ - ReadScalar<soffset_t>(data_);
 800b79c:	6823      	ldr	r3, [r4, #0]
    return new (allocated_memory) T();
 800b79e:	2100      	movs	r1, #0
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800b7a0:	4602      	mov	r2, r0
 800b7a2:	1ae3      	subs	r3, r4, r3
    return new (allocated_memory) T();
 800b7a4:	e9c0 1100 	strd	r1, r1, [r0]
 800b7a8:	8819      	ldrh	r1, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b7aa:	290a      	cmp	r1, #10
 800b7ac:	d91a      	bls.n	800b7e4 <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
 800b7ae:	8958      	ldrh	r0, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b7b0:	b1c0      	cbz	r0, 800b7e4 <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
  }
  const tflite::FakeQuantOptions *builtin_options_as_FakeQuantOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_FakeQuantOptions ? static_cast<const tflite::FakeQuantOptions *>(builtin_options()) : nullptr;
  }
  const tflite::PackOptions *builtin_options_as_PackOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_PackOptions ? static_cast<const tflite::PackOptions *>(builtin_options()) : nullptr;
 800b7b2:	5c20      	ldrb	r0, [r4, r0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b7b4:	283b      	cmp	r0, #59	@ 0x3b
 800b7b6:	d115      	bne.n	800b7e4 <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
 800b7b8:	290c      	cmp	r1, #12
 800b7ba:	d913      	bls.n	800b7e4 <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
 800b7bc:	899b      	ldrh	r3, [r3, #12]
    auto p = data_ + field_offset;
 800b7be:	18e0      	adds	r0, r4, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800b7c0:	b183      	cbz	r3, 800b7e4 <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
 800b7c2:	58e3      	ldr	r3, [r4, r3]
 800b7c4:	18c1      	adds	r1, r0, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800b7c6:	58c3      	ldr	r3, [r0, r3]
 800b7c8:	1acb      	subs	r3, r1, r3
 800b7ca:	8818      	ldrh	r0, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b7cc:	2804      	cmp	r0, #4
 800b7ce:	d90c      	bls.n	800b7ea <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x6e>
 800b7d0:	889c      	ldrh	r4, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b7d2:	b104      	cbz	r4, 800b7d6 <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5a>
 800b7d4:	590c      	ldr	r4, [r1, r4]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b7d6:	2806      	cmp	r0, #6
  TF_LITE_ENSURE(error_reporter, params != nullptr);

  const PackOptions* schema_params = op->builtin_options_as_PackOptions();

  if (schema_params != nullptr) {
    params->values_count = schema_params->values_count();
 800b7d8:	6014      	str	r4, [r2, #0]
 800b7da:	d906      	bls.n	800b7ea <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x6e>
 800b7dc:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b7de:	b123      	cbz	r3, 800b7ea <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x6e>
 800b7e0:	58cb      	ldr	r3, [r1, r3]
    params->axis = schema_params->axis();
 800b7e2:	6053      	str	r3, [r2, #4]
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
  return kTfLiteOk;
}
 800b7e4:	2000      	movs	r0, #0
  *builtin_data = params.release();
 800b7e6:	602a      	str	r2, [r5, #0]
}
 800b7e8:	bd38      	pop	{r3, r4, r5, pc}
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	e7f9      	b.n	800b7e2 <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x66>
  TFLITE_DCHECK(op != nullptr);
 800b7ee:	f017 f8bb 	bl	8022968 <abort>
 800b7f2:	bf00      	nop

0800b7f4 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                        void**) {
  return kTfLiteOk;
}

TfLiteStatus ParsePool(const Operator* op, ErrorReporter* error_reporter,
                       BuiltinDataAllocator* allocator, void** builtin_data) {
 800b7f4:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(op != nullptr);
 800b7f6:	4604      	mov	r4, r0
 800b7f8:	2800      	cmp	r0, #0
 800b7fa:	d05e      	beq.n	800b8ba <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
  TFLITE_DCHECK(error_reporter != nullptr);
 800b7fc:	2900      	cmp	r1, #0
 800b7fe:	d05c      	beq.n	800b8ba <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
  TFLITE_DCHECK(allocator != nullptr);
 800b800:	4610      	mov	r0, r2
 800b802:	2a00      	cmp	r2, #0
 800b804:	d059      	beq.n	800b8ba <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
  TFLITE_DCHECK(builtin_data != nullptr);
 800b806:	461e      	mov	r6, r3
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d056      	beq.n	800b8ba <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800b80c:	6813      	ldr	r3, [r2, #0]
 800b80e:	2128      	movs	r1, #40	@ 0x28
 800b810:	2204      	movs	r2, #4
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	4798      	blx	r3
    return new (allocated_memory) T();
 800b816:	2228      	movs	r2, #40	@ 0x28
 800b818:	2100      	movs	r1, #0
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800b81a:	4605      	mov	r5, r0
    return new (allocated_memory) T();
 800b81c:	f017 ff8e 	bl	802373c <memset>
    return data_ - ReadScalar<soffset_t>(data_);
 800b820:	6823      	ldr	r3, [r4, #0]
 800b822:	1ae3      	subs	r3, r4, r3
 800b824:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b826:	2a0a      	cmp	r2, #10
 800b828:	d914      	bls.n	800b854 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x60>
 800b82a:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b82c:	b191      	cbz	r1, 800b854 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x60>
    return builtin_options_type() == tflite::BuiltinOptions_Pool2DOptions ? static_cast<const tflite::Pool2DOptions *>(builtin_options()) : nullptr;
 800b82e:	5c61      	ldrb	r1, [r4, r1]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b830:	2905      	cmp	r1, #5
 800b832:	d10f      	bne.n	800b854 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x60>
 800b834:	2a0c      	cmp	r2, #12
 800b836:	d90d      	bls.n	800b854 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x60>
 800b838:	899b      	ldrh	r3, [r3, #12]
    auto p = data_ + field_offset;
 800b83a:	18e1      	adds	r1, r4, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800b83c:	b153      	cbz	r3, 800b854 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x60>
 800b83e:	58e3      	ldr	r3, [r4, r3]
 800b840:	18ca      	adds	r2, r1, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800b842:	58cb      	ldr	r3, [r1, r3]
 800b844:	1ad3      	subs	r3, r2, r3
 800b846:	8818      	ldrh	r0, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b848:	2804      	cmp	r0, #4
 800b84a:	d806      	bhi.n	800b85a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x66>
  TF_LITE_ENSURE(error_reporter, params != nullptr);

  const Pool2DOptions* schema_params = op->builtin_options_as_Pool2DOptions();

  if (schema_params != nullptr) {
    params->padding = ConvertPadding(schema_params->padding());
 800b84c:	2301      	movs	r3, #1
 800b84e:	702b      	strb	r3, [r5, #0]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b850:	2300      	movs	r3, #0
    params->stride_width = schema_params->stride_w();
    params->stride_height = schema_params->stride_h();
    params->filter_width = schema_params->filter_width();
    params->filter_height = schema_params->filter_height();
    params->activation =
 800b852:	752b      	strb	r3, [r5, #20]
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
  return kTfLiteOk;
}
 800b854:	2000      	movs	r0, #0
  *builtin_data = params.release();
 800b856:	6035      	str	r5, [r6, #0]
}
 800b858:	bd70      	pop	{r4, r5, r6, pc}
 800b85a:	8899      	ldrh	r1, [r3, #4]
 800b85c:	b359      	cbz	r1, 800b8b6 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
 800b85e:	5651      	ldrsb	r1, [r2, r1]
  switch (padding) {
 800b860:	b349      	cbz	r1, 800b8b6 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
 800b862:	f1a1 0101 	sub.w	r1, r1, #1
 800b866:	fab1 f181 	clz	r1, r1
 800b86a:	0949      	lsrs	r1, r1, #5
 800b86c:	0049      	lsls	r1, r1, #1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b86e:	2806      	cmp	r0, #6
    params->padding = ConvertPadding(schema_params->padding());
 800b870:	7029      	strb	r1, [r5, #0]
 800b872:	d9ed      	bls.n	800b850 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
 800b874:	88d9      	ldrh	r1, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b876:	b101      	cbz	r1, 800b87a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x86>
 800b878:	5851      	ldr	r1, [r2, r1]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b87a:	2808      	cmp	r0, #8
    params->stride_width = schema_params->stride_w();
 800b87c:	6069      	str	r1, [r5, #4]
 800b87e:	d9e7      	bls.n	800b850 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
 800b880:	8919      	ldrh	r1, [r3, #8]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b882:	b101      	cbz	r1, 800b886 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x92>
 800b884:	5851      	ldr	r1, [r2, r1]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b886:	280a      	cmp	r0, #10
    params->stride_height = schema_params->stride_h();
 800b888:	60a9      	str	r1, [r5, #8]
 800b88a:	d9e1      	bls.n	800b850 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
 800b88c:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b88e:	b101      	cbz	r1, 800b892 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9e>
 800b890:	5851      	ldr	r1, [r2, r1]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b892:	280c      	cmp	r0, #12
    params->filter_width = schema_params->filter_width();
 800b894:	60e9      	str	r1, [r5, #12]
 800b896:	d9db      	bls.n	800b850 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
 800b898:	8999      	ldrh	r1, [r3, #12]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b89a:	b101      	cbz	r1, 800b89e <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
 800b89c:	5851      	ldr	r1, [r2, r1]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b89e:	280e      	cmp	r0, #14
    params->filter_height = schema_params->filter_height();
 800b8a0:	6129      	str	r1, [r5, #16]
 800b8a2:	d9d5      	bls.n	800b850 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
 800b8a4:	89db      	ldrh	r3, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d0d2      	beq.n	800b850 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
  switch (activation) {
 800b8aa:	5cd3      	ldrb	r3, [r2, r3]
 800b8ac:	1e5a      	subs	r2, r3, #1
 800b8ae:	2a04      	cmp	r2, #4
 800b8b0:	d8ce      	bhi.n	800b850 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
    params->activation =
 800b8b2:	752b      	strb	r3, [r5, #20]
 800b8b4:	e7ce      	b.n	800b854 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x60>
      return kTfLitePaddingSame;
 800b8b6:	2101      	movs	r1, #1
 800b8b8:	e7d9      	b.n	800b86e <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x7a>
  TFLITE_DCHECK(op != nullptr);
 800b8ba:	f017 f855 	bl	8022968 <abort>
 800b8be:	bf00      	nop

0800b8c0 <_ZN6tflite13ParseQuantizeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}

// We have this parse function instead of directly returning kTfLiteOk from the
// switch-case in ParseOpData because this function is used as part of the
// selective registration for the OpResolver implementation in micro.
TfLiteStatus ParseQuantize(const Operator*, ErrorReporter*,
 800b8c0:	2000      	movs	r0, #0
 800b8c2:	4770      	bx	lr

0800b8c4 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  return kTfLiteOk;
}

TfLiteStatus ParseReshape(const Operator* op, ErrorReporter* error_reporter,
                          BuiltinDataAllocator* allocator,
                          void** builtin_data) {
 800b8c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(op != nullptr);
 800b8c8:	2800      	cmp	r0, #0
 800b8ca:	f000 8085 	beq.w	800b9d8 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x114>
  TFLITE_DCHECK(error_reporter != nullptr);
 800b8ce:	4688      	mov	r8, r1
 800b8d0:	2900      	cmp	r1, #0
 800b8d2:	f000 8081 	beq.w	800b9d8 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x114>
  TFLITE_DCHECK(allocator != nullptr);
 800b8d6:	4614      	mov	r4, r2
 800b8d8:	2a00      	cmp	r2, #0
 800b8da:	d07d      	beq.n	800b9d8 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x114>
  TFLITE_DCHECK(builtin_data != nullptr);
 800b8dc:	461f      	mov	r7, r3
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d07a      	beq.n	800b9d8 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x114>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800b8e2:	6813      	ldr	r3, [r2, #0]
 800b8e4:	4605      	mov	r5, r0
 800b8e6:	2204      	movs	r2, #4
 800b8e8:	2124      	movs	r1, #36	@ 0x24
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	4620      	mov	r0, r4
 800b8ee:	4798      	blx	r3
    return new (allocated_memory) T();
 800b8f0:	2224      	movs	r2, #36	@ 0x24
 800b8f2:	2100      	movs	r1, #0
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800b8f4:	4606      	mov	r6, r0
    return new (allocated_memory) T();
 800b8f6:	f017 ff21 	bl	802373c <memset>
    return data_ - ReadScalar<soffset_t>(data_);
 800b8fa:	682b      	ldr	r3, [r5, #0]
 800b8fc:	1aeb      	subs	r3, r5, r3
 800b8fe:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b900:	2a0a      	cmp	r2, #10
 800b902:	d901      	bls.n	800b908 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x44>
 800b904:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b906:	b919      	cbnz	r1, 800b910 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4c>
    // reasonable defaults in the params struct. We are not doing so until we
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
  return kTfLiteOk;
 800b908:	2000      	movs	r0, #0
  *builtin_data = params.release();
 800b90a:	603e      	str	r6, [r7, #0]
}
 800b90c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return builtin_options_type() == tflite::BuiltinOptions_ReshapeOptions ? static_cast<const tflite::ReshapeOptions *>(builtin_options()) : nullptr;
 800b910:	5c69      	ldrb	r1, [r5, r1]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b912:	2911      	cmp	r1, #17
 800b914:	d1f8      	bne.n	800b908 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x44>
 800b916:	2a0c      	cmp	r2, #12
 800b918:	d9f6      	bls.n	800b908 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x44>
 800b91a:	899b      	ldrh	r3, [r3, #12]
    auto p = data_ + field_offset;
 800b91c:	18e9      	adds	r1, r5, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d0f2      	beq.n	800b908 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x44>
 800b922:	58eb      	ldr	r3, [r5, r3]
 800b924:	18ca      	adds	r2, r1, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800b926:	58cb      	ldr	r3, [r1, r3]
 800b928:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b92a:	8819      	ldrh	r1, [r3, #0]
 800b92c:	2904      	cmp	r1, #4
 800b92e:	d9eb      	bls.n	800b908 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x44>
 800b930:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800b932:	2b00      	cmp	r3, #0
 800b934:	d0e8      	beq.n	800b908 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x44>
    auto p = data_ + field_offset;
 800b936:	18d1      	adds	r1, r2, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800b938:	58d2      	ldr	r2, [r2, r3]
      scalar_tag;

  static FLATBUFFERS_CONSTEXPR bool is_span_observable =
      scalar_tag::value && (FLATBUFFERS_LITTLEENDIAN || sizeof(T) == 1);

  SizeT size() const { return EndianScalar(length_); }
 800b93a:	588b      	ldr	r3, [r1, r2]
 800b93c:	1888      	adds	r0, r1, r2
    if (num_dimensions > max_size_of_buffer / sizeof(DataType)) {
 800b93e:	2b08      	cmp	r3, #8
 800b940:	d837      	bhi.n	800b9b2 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xee>
      for (size_t i = 0; i < num_dimensions; ++i) {
 800b942:	2b00      	cmp	r3, #0
 800b944:	d033      	beq.n	800b9ae <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xea>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800b946:	6844      	ldr	r4, [r0, #4]
 800b948:	2b01      	cmp	r3, #1
        buffer[i] = flat_vector->Get(i);
 800b94a:	6034      	str	r4, [r6, #0]
      for (size_t i = 0; i < num_dimensions; ++i) {
 800b94c:	d02e      	beq.n	800b9ac <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xe8>
  typedef typename IndirectHelper<T>::return_type return_type;
  typedef typename IndirectHelper<T>::mutable_return_type mutable_return_type;
  typedef return_type value_type;

  return_type Get(SizeT i) const {
    FLATBUFFERS_ASSERT(i < size());
 800b94e:	588c      	ldr	r4, [r1, r2]
 800b950:	2c01      	cmp	r4, #1
 800b952:	d93b      	bls.n	800b9cc <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x108>
 800b954:	6884      	ldr	r4, [r0, #8]
 800b956:	2b02      	cmp	r3, #2
        buffer[i] = flat_vector->Get(i);
 800b958:	6074      	str	r4, [r6, #4]
      for (size_t i = 0; i < num_dimensions; ++i) {
 800b95a:	d027      	beq.n	800b9ac <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xe8>
 800b95c:	588c      	ldr	r4, [r1, r2]
 800b95e:	2c02      	cmp	r4, #2
 800b960:	d934      	bls.n	800b9cc <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x108>
 800b962:	68c4      	ldr	r4, [r0, #12]
 800b964:	2b03      	cmp	r3, #3
        buffer[i] = flat_vector->Get(i);
 800b966:	60b4      	str	r4, [r6, #8]
      for (size_t i = 0; i < num_dimensions; ++i) {
 800b968:	d020      	beq.n	800b9ac <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xe8>
 800b96a:	588c      	ldr	r4, [r1, r2]
 800b96c:	2c03      	cmp	r4, #3
 800b96e:	d92d      	bls.n	800b9cc <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x108>
 800b970:	6904      	ldr	r4, [r0, #16]
 800b972:	2b04      	cmp	r3, #4
        buffer[i] = flat_vector->Get(i);
 800b974:	60f4      	str	r4, [r6, #12]
      for (size_t i = 0; i < num_dimensions; ++i) {
 800b976:	d019      	beq.n	800b9ac <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xe8>
 800b978:	588c      	ldr	r4, [r1, r2]
 800b97a:	2c04      	cmp	r4, #4
 800b97c:	d926      	bls.n	800b9cc <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x108>
 800b97e:	6944      	ldr	r4, [r0, #20]
 800b980:	2b05      	cmp	r3, #5
        buffer[i] = flat_vector->Get(i);
 800b982:	6134      	str	r4, [r6, #16]
      for (size_t i = 0; i < num_dimensions; ++i) {
 800b984:	d012      	beq.n	800b9ac <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xe8>
 800b986:	588c      	ldr	r4, [r1, r2]
 800b988:	2c05      	cmp	r4, #5
 800b98a:	d91f      	bls.n	800b9cc <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x108>
 800b98c:	6984      	ldr	r4, [r0, #24]
 800b98e:	2b06      	cmp	r3, #6
        buffer[i] = flat_vector->Get(i);
 800b990:	6174      	str	r4, [r6, #20]
      for (size_t i = 0; i < num_dimensions; ++i) {
 800b992:	d00b      	beq.n	800b9ac <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xe8>
 800b994:	588c      	ldr	r4, [r1, r2]
 800b996:	2c06      	cmp	r4, #6
 800b998:	d918      	bls.n	800b9cc <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x108>
 800b99a:	69c4      	ldr	r4, [r0, #28]
 800b99c:	2b08      	cmp	r3, #8
        buffer[i] = flat_vector->Get(i);
 800b99e:	61b4      	str	r4, [r6, #24]
      for (size_t i = 0; i < num_dimensions; ++i) {
 800b9a0:	d104      	bne.n	800b9ac <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xe8>
 800b9a2:	588b      	ldr	r3, [r1, r2]
 800b9a4:	2b07      	cmp	r3, #7
 800b9a6:	d911      	bls.n	800b9cc <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x108>
 800b9a8:	6a03      	ldr	r3, [r0, #32]
        buffer[i] = flat_vector->Get(i);
 800b9aa:	61f3      	str	r3, [r6, #28]
  SizeT size() const { return EndianScalar(length_); }
 800b9ac:	588b      	ldr	r3, [r1, r2]
      params->num_dimensions = new_shape->size();
 800b9ae:	6233      	str	r3, [r6, #32]
 800b9b0:	e7aa      	b.n	800b908 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x44>
      TF_LITE_REPORT_ERROR(
 800b9b2:	4a0a      	ldr	r2, [pc, #40]	@ (800b9dc <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x118>)
 800b9b4:	4640      	mov	r0, r8
 800b9b6:	490a      	ldr	r1, [pc, #40]	@ (800b9e0 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x11c>)
 800b9b8:	f7ff fd24 	bl	800b404 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    void operator()(void* data) { allocator_->Deallocate(data); }
 800b9bc:	6823      	ldr	r3, [r4, #0]
 800b9be:	4620      	mov	r0, r4
 800b9c0:	4631      	mov	r1, r6
 800b9c2:	685b      	ldr	r3, [r3, #4]
 800b9c4:	4798      	blx	r3
 800b9c6:	2001      	movs	r0, #1
}
 800b9c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FLATBUFFERS_ASSERT(i < size());
 800b9cc:	4b05      	ldr	r3, [pc, #20]	@ (800b9e4 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x120>)
 800b9ce:	21b0      	movs	r1, #176	@ 0xb0
 800b9d0:	4a05      	ldr	r2, [pc, #20]	@ (800b9e8 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x124>)
 800b9d2:	4806      	ldr	r0, [pc, #24]	@ (800b9ec <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x128>)
 800b9d4:	f016 ffd0 	bl	8022978 <__assert_func>
  TFLITE_DCHECK(op != nullptr);
 800b9d8:	f016 ffc6 	bl	8022968 <abort>
 800b9dc:	08025f50 	.word	0x08025f50
 800b9e0:	08025f58 	.word	0x08025f58
 800b9e4:	08025f9c 	.word	0x08025f9c
 800b9e8:	08025fa8 	.word	0x08025fa8
 800b9ec:	0802604c 	.word	0x0802604c

0800b9f0 <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                           BuiltinDataAllocator*, void**) {
  return kTfLiteOk;
}

TfLiteStatus ParseShape(const Operator* op, ErrorReporter* error_reporter,
                        BuiltinDataAllocator* allocator, void** builtin_data) {
 800b9f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9f4:	4614      	mov	r4, r2
 800b9f6:	461f      	mov	r7, r3
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800b9f8:	6813      	ldr	r3, [r2, #0]
 800b9fa:	2201      	movs	r2, #1
 800b9fc:	4606      	mov	r6, r0
 800b9fe:	4688      	mov	r8, r1
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	4611      	mov	r1, r2
 800ba04:	4620      	mov	r0, r4
 800ba06:	4798      	blx	r3
    return data_ - ReadScalar<soffset_t>(data_);
 800ba08:	6833      	ldr	r3, [r6, #0]
 800ba0a:	4605      	mov	r5, r0
    return new (allocated_memory) T();
 800ba0c:	2000      	movs	r0, #0
 800ba0e:	1af3      	subs	r3, r6, r3
 800ba10:	7028      	strb	r0, [r5, #0]
 800ba12:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ba14:	2a0a      	cmp	r2, #10
 800ba16:	d901      	bls.n	800ba1c <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x2c>
 800ba18:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800ba1a:	b921      	cbnz	r1, 800ba26 <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x36>
    // reasonable defaults in the params struct. We are not doing so until we
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
  return kTfLiteOk;
 800ba1c:	2600      	movs	r6, #0
  *builtin_data = params.release();
 800ba1e:	603d      	str	r5, [r7, #0]
}
 800ba20:	4630      	mov	r0, r6
 800ba22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return builtin_options_type() == tflite::BuiltinOptions_ShapeOptions ? static_cast<const tflite::ShapeOptions *>(builtin_options()) : nullptr;
 800ba26:	5c71      	ldrb	r1, [r6, r1]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ba28:	2937      	cmp	r1, #55	@ 0x37
 800ba2a:	d1f7      	bne.n	800ba1c <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x2c>
 800ba2c:	2a0c      	cmp	r2, #12
 800ba2e:	d9f5      	bls.n	800ba1c <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x2c>
 800ba30:	899b      	ldrh	r3, [r3, #12]
    auto p = data_ + field_offset;
 800ba32:	18f1      	adds	r1, r6, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d0f1      	beq.n	800ba1c <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x2c>
 800ba38:	58f3      	ldr	r3, [r6, r3]
 800ba3a:	18ca      	adds	r2, r1, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800ba3c:	58cb      	ldr	r3, [r1, r3]
 800ba3e:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ba40:	8819      	ldrh	r1, [r3, #0]
 800ba42:	2904      	cmp	r1, #4
 800ba44:	d902      	bls.n	800ba4c <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
 800ba46:	8898      	ldrh	r0, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800ba48:	b100      	cbz	r0, 800ba4c <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
 800ba4a:	5610      	ldrsb	r0, [r2, r0]
    TF_LITE_ENSURE_STATUS(ConvertTensorType(schema_params->out_type(),
 800ba4c:	4642      	mov	r2, r8
 800ba4e:	4629      	mov	r1, r5
 800ba50:	f7ff fd06 	bl	800b460 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 800ba54:	4606      	mov	r6, r0
 800ba56:	2800      	cmp	r0, #0
 800ba58:	d0e0      	beq.n	800ba1c <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x2c>
    void operator()(void* data) { allocator_->Deallocate(data); }
 800ba5a:	6823      	ldr	r3, [r4, #0]
 800ba5c:	4620      	mov	r0, r4
 800ba5e:	4629      	mov	r1, r5
 800ba60:	685b      	ldr	r3, [r3, #4]
 800ba62:	4798      	blx	r3
}
 800ba64:	4630      	mov	r0, r6
 800ba66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba6a:	bf00      	nop

0800ba6c <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  return kTfLiteOk;
}

TfLiteStatus ParseSoftmax(const Operator* op, ErrorReporter* error_reporter,
                          BuiltinDataAllocator* allocator,
                          void** builtin_data) {
 800ba6c:	b538      	push	{r3, r4, r5, lr}
  TFLITE_DCHECK(op != nullptr);
 800ba6e:	4604      	mov	r4, r0
 800ba70:	b358      	cbz	r0, 800baca <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5e>
  TFLITE_DCHECK(error_reporter != nullptr);
 800ba72:	b351      	cbz	r1, 800baca <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5e>
  TFLITE_DCHECK(allocator != nullptr);
 800ba74:	4610      	mov	r0, r2
 800ba76:	b342      	cbz	r2, 800baca <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5e>
  TFLITE_DCHECK(builtin_data != nullptr);
 800ba78:	461d      	mov	r5, r3
 800ba7a:	b333      	cbz	r3, 800baca <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5e>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800ba7c:	6813      	ldr	r3, [r2, #0]
 800ba7e:	2204      	movs	r2, #4
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	4611      	mov	r1, r2
 800ba84:	4798      	blx	r3
    return data_ - ReadScalar<soffset_t>(data_);
 800ba86:	6823      	ldr	r3, [r4, #0]
    return new (allocated_memory) T();
 800ba88:	2200      	movs	r2, #0
 800ba8a:	1ae3      	subs	r3, r4, r3
 800ba8c:	6002      	str	r2, [r0, #0]
 800ba8e:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ba90:	2a0a      	cmp	r2, #10
 800ba92:	d915      	bls.n	800bac0 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x54>
 800ba94:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800ba96:	b199      	cbz	r1, 800bac0 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x54>
    return builtin_options_type() == tflite::BuiltinOptions_SoftmaxOptions ? static_cast<const tflite::SoftmaxOptions *>(builtin_options()) : nullptr;
 800ba98:	5c61      	ldrb	r1, [r4, r1]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ba9a:	2909      	cmp	r1, #9
 800ba9c:	d110      	bne.n	800bac0 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x54>
 800ba9e:	2a0c      	cmp	r2, #12
 800baa0:	d90e      	bls.n	800bac0 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x54>
 800baa2:	899b      	ldrh	r3, [r3, #12]
    auto p = data_ + field_offset;
 800baa4:	18e1      	adds	r1, r4, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800baa6:	b15b      	cbz	r3, 800bac0 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x54>
 800baa8:	58e3      	ldr	r3, [r4, r3]
 800baaa:	18ca      	adds	r2, r1, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800baac:	58cb      	ldr	r3, [r1, r3]
 800baae:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bab0:	8819      	ldrh	r1, [r3, #0]
 800bab2:	2904      	cmp	r1, #4
 800bab4:	d907      	bls.n	800bac6 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5a>
 800bab6:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800bab8:	b12b      	cbz	r3, 800bac6 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5a>
 800baba:	441a      	add	r2, r3
 800babc:	6813      	ldr	r3, [r2, #0]
  TF_LITE_ENSURE(error_reporter, params != nullptr);

  const SoftmaxOptions* schema_params = op->builtin_options_as_SoftmaxOptions();

  if (schema_params != nullptr) {
    params->beta = schema_params->beta();
 800babe:	6003      	str	r3, [r0, #0]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 800bac0:	6028      	str	r0, [r5, #0]
  return kTfLiteOk;
}
 800bac2:	2000      	movs	r0, #0
 800bac4:	bd38      	pop	{r3, r4, r5, pc}
 800bac6:	2300      	movs	r3, #0
 800bac8:	e7f9      	b.n	800babe <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x52>
  TFLITE_DCHECK(op != nullptr);
 800baca:	f016 ff4d 	bl	8022968 <abort>
 800bace:	bf00      	nop

0800bad0 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}

TfLiteStatus ParseStridedSlice(const Operator* op,
                               ErrorReporter* error_reporter,
                               BuiltinDataAllocator* allocator,
                               void** builtin_data) {
 800bad0:	b538      	push	{r3, r4, r5, lr}
  TFLITE_DCHECK(op != nullptr);
 800bad2:	4604      	mov	r4, r0
 800bad4:	2800      	cmp	r0, #0
 800bad6:	d057      	beq.n	800bb88 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
  TFLITE_DCHECK(error_reporter != nullptr);
 800bad8:	2900      	cmp	r1, #0
 800bada:	d055      	beq.n	800bb88 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
  TFLITE_DCHECK(allocator != nullptr);
 800badc:	4610      	mov	r0, r2
 800bade:	2a00      	cmp	r2, #0
 800bae0:	d052      	beq.n	800bb88 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
  TFLITE_DCHECK(builtin_data != nullptr);
 800bae2:	461d      	mov	r5, r3
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d04f      	beq.n	800bb88 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800bae8:	6813      	ldr	r3, [r2, #0]
 800baea:	2118      	movs	r1, #24
 800baec:	2204      	movs	r2, #4
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	4798      	blx	r3
    return data_ - ReadScalar<soffset_t>(data_);
 800baf2:	6823      	ldr	r3, [r4, #0]
    return new (allocated_memory) T();
 800baf4:	2100      	movs	r1, #0
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800baf6:	4602      	mov	r2, r0
 800baf8:	1ae3      	subs	r3, r4, r3
    return new (allocated_memory) T();
 800bafa:	e9c0 1100 	strd	r1, r1, [r0]
 800bafe:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800bb02:	e9c0 1104 	strd	r1, r1, [r0, #16]
 800bb06:	8819      	ldrh	r1, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bb08:	290a      	cmp	r1, #10
 800bb0a:	d937      	bls.n	800bb7c <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xac>
 800bb0c:	8958      	ldrh	r0, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800bb0e:	2800      	cmp	r0, #0
 800bb10:	d034      	beq.n	800bb7c <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xac>
    return builtin_options_type() == tflite::BuiltinOptions_StridedSliceOptions ? static_cast<const tflite::StridedSliceOptions *>(builtin_options()) : nullptr;
 800bb12:	5c20      	ldrb	r0, [r4, r0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bb14:	2820      	cmp	r0, #32
 800bb16:	d131      	bne.n	800bb7c <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xac>
 800bb18:	290c      	cmp	r1, #12
 800bb1a:	d92f      	bls.n	800bb7c <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xac>
 800bb1c:	899b      	ldrh	r3, [r3, #12]
    auto p = data_ + field_offset;
 800bb1e:	18e1      	adds	r1, r4, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d02b      	beq.n	800bb7c <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xac>
 800bb24:	58e3      	ldr	r3, [r4, r3]
 800bb26:	18c8      	adds	r0, r1, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800bb28:	58cb      	ldr	r3, [r1, r3]
 800bb2a:	1ac3      	subs	r3, r0, r3
 800bb2c:	8819      	ldrh	r1, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bb2e:	2904      	cmp	r1, #4
 800bb30:	d927      	bls.n	800bb82 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb2>
 800bb32:	889c      	ldrh	r4, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800bb34:	b104      	cbz	r4, 800bb38 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
 800bb36:	5904      	ldr	r4, [r0, r4]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bb38:	2906      	cmp	r1, #6

  const StridedSliceOptions* schema_params =
      op->builtin_options_as_StridedSliceOptions();

  if (schema_params != nullptr) {
    params->begin_mask = schema_params->begin_mask();
 800bb3a:	6014      	str	r4, [r2, #0]
 800bb3c:	d921      	bls.n	800bb82 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb2>
 800bb3e:	88dc      	ldrh	r4, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800bb40:	b104      	cbz	r4, 800bb44 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x74>
 800bb42:	5904      	ldr	r4, [r0, r4]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bb44:	2908      	cmp	r1, #8
    params->end_mask = schema_params->end_mask();
 800bb46:	6054      	str	r4, [r2, #4]
 800bb48:	d91b      	bls.n	800bb82 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb2>
 800bb4a:	891c      	ldrh	r4, [r3, #8]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800bb4c:	b104      	cbz	r4, 800bb50 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x80>
 800bb4e:	5904      	ldr	r4, [r0, r4]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bb50:	290a      	cmp	r1, #10
    params->ellipsis_mask = schema_params->ellipsis_mask();
 800bb52:	6094      	str	r4, [r2, #8]
 800bb54:	d915      	bls.n	800bb82 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb2>
 800bb56:	895c      	ldrh	r4, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800bb58:	b104      	cbz	r4, 800bb5c <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x8c>
 800bb5a:	5904      	ldr	r4, [r0, r4]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bb5c:	290c      	cmp	r1, #12
    params->new_axis_mask = schema_params->new_axis_mask();
 800bb5e:	60d4      	str	r4, [r2, #12]
 800bb60:	d90f      	bls.n	800bb82 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb2>
 800bb62:	899c      	ldrh	r4, [r3, #12]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800bb64:	b104      	cbz	r4, 800bb68 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x98>
 800bb66:	5904      	ldr	r4, [r0, r4]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bb68:	290e      	cmp	r1, #14
    params->shrink_axis_mask = schema_params->shrink_axis_mask();
 800bb6a:	6114      	str	r4, [r2, #16]
 800bb6c:	d909      	bls.n	800bb82 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb2>
 800bb6e:	89db      	ldrh	r3, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800bb70:	b13b      	cbz	r3, 800bb82 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb2>
    return GetField<uint8_t>(VT_OFFSET, 0) != 0;
 800bb72:	5cc3      	ldrb	r3, [r0, r3]
 800bb74:	3b00      	subs	r3, #0
 800bb76:	bf18      	it	ne
 800bb78:	2301      	movne	r3, #1
    params->offset = schema_params->offset();
 800bb7a:	7513      	strb	r3, [r2, #20]
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
  return kTfLiteOk;
}
 800bb7c:	2000      	movs	r0, #0
  *builtin_data = params.release();
 800bb7e:	602a      	str	r2, [r5, #0]
}
 800bb80:	bd38      	pop	{r3, r4, r5, pc}
 800bb82:	2300      	movs	r3, #0
    params->offset = schema_params->offset();
 800bb84:	7513      	strb	r3, [r2, #20]
 800bb86:	e7f9      	b.n	800bb7c <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xac>
  TFLITE_DCHECK(op != nullptr);
 800bb88:	f016 feee 	bl	8022968 <abort>

0800bb8c <TfLiteIntArrayGetSizeInBytes>:
namespace {

template <class T>
size_t TfLiteVarArrayGetSizeInBytes(const int size) {
  constexpr size_t data_size = sizeof(std::declval<T>().data[0]);
  size_t computed_size = sizeof(T) + data_size * size;
 800bb8c:	3001      	adds	r0, #1

extern "C" {

size_t TfLiteIntArrayGetSizeInBytes(int size) {
  return TfLiteVarArrayGetSizeInBytes<TfLiteIntArray>(size);
}
 800bb8e:	0080      	lsls	r0, r0, #2
 800bb90:	4770      	bx	lr
 800bb92:	bf00      	nop

0800bb94 <TfLiteTypeGetName>:
  }
}
#endif  // TF_LITE_STATIC_MEMORY

const char* TfLiteTypeGetName(TfLiteType type) {
  switch (type) {
 800bb94:	2813      	cmp	r0, #19
 800bb96:	d803      	bhi.n	800bba0 <TfLiteTypeGetName+0xc>
 800bb98:	4b02      	ldr	r3, [pc, #8]	@ (800bba4 <TfLiteTypeGetName+0x10>)
 800bb9a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800bb9e:	4770      	bx	lr
const char* TfLiteTypeGetName(TfLiteType type) {
 800bba0:	4801      	ldr	r0, [pc, #4]	@ (800bba8 <TfLiteTypeGetName+0x14>)
      return "VARIANT";
    case kTfLiteInt4:
      return "INT4";
  }
  return "Unknown type";
}
 800bba2:	4770      	bx	lr
 800bba4:	080300d8 	.word	0x080300d8
 800bba8:	080260c0 	.word	0x080260c0

0800bbac <_ZN6tflite29MultiplyByQuantizedMultiplierElli>:
  return static_cast<int32_t>(result);
}
// Double-rounding MultiplyByQuantizedMultiplier
#else
int32_t MultiplyByQuantizedMultiplier(int32_t x, int32_t quantized_multiplier,
                                      int shift) {
 800bbac:	b538      	push	{r3, r4, r5, lr}
  using gemmlowp::RoundingDivideByPOT;
  using gemmlowp::SaturatingRoundingDoublingHighMul;
  int left_shift = shift > 0 ? shift : 0;
 800bbae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
 800bbb2:	f1c2 0e00 	rsb	lr, r2, #0
                                                      std::int32_t b) {
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
  std::int64_t a_64(a);
  std::int64_t b_64(b);
  std::int64_t ab_64 = a_64 * b_64;
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800bbb6:	4c22      	ldr	r4, [pc, #136]	@ (800bc40 <_ZN6tflite29MultiplyByQuantizedMultiplierElli+0x94>)
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
 800bbb8:	4098      	lsls	r0, r3
  int right_shift = shift > 0 ? 0 : -shift;
 800bbba:	ea2e 7eee 	bic.w	lr, lr, lr, asr #31
  std::int64_t ab_64 = a_64 * b_64;
 800bbbe:	fb80 3c01 	smull	r3, ip, r0, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800bbc2:	f1bc 0f00 	cmp.w	ip, #0
 800bbc6:	bfaa      	itet	ge
 800bbc8:	f04f 4480 	movge.w	r4, #1073741824	@ 0x40000000
 800bbcc:	f04f 35ff 	movlt.w	r5, #4294967295
 800bbd0:	2500      	movge	r5, #0
  std::int32_t ab_x2_high32 =
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 800bbd2:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 800bbd6:	bf08      	it	eq
 800bbd8:	4288      	cmpeq	r0, r1
 800bbda:	d01f      	beq.n	800bc1c <_ZN6tflite29MultiplyByQuantizedMultiplierElli+0x70>
// Correctly-rounded-to-nearest division by a power-of-two.
// Also known as a rounding arithmetic right shift.
template <typename IntegerType>
inline IntegerType RoundingDivideByPOT(IntegerType x, int exponent) {
  assert(exponent >= 0);
  assert(exponent <= 31);
 800bbdc:	321f      	adds	r2, #31
 800bbde:	db27      	blt.n	800bc30 <_ZN6tflite29MultiplyByQuantizedMultiplierElli+0x84>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800bbe0:	191b      	adds	r3, r3, r4
 800bbe2:	eb4c 0c05 	adc.w	ip, ip, r5
 800bbe6:	f1bc 0f00 	cmp.w	ip, #0
 800bbea:	db11      	blt.n	800bc10 <_ZN6tflite29MultiplyByQuantizedMultiplierElli+0x64>
 800bbec:	0fd8      	lsrs	r0, r3, #31
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 800bbee:	2301      	movs	r3, #1
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800bbf0:	ea40 004c 	orr.w	r0, r0, ip, lsl #1
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 800bbf4:	fa03 f30e 	lsl.w	r3, r3, lr
  return a ? BitNot(zero) : zero;
 800bbf8:	0fc1      	lsrs	r1, r0, #31
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 800bbfa:	3b01      	subs	r3, #1
  return a & b;
 800bbfc:	ea00 0203 	and.w	r2, r0, r3
  return a + b;
 800bc00:	eb01 0363 	add.w	r3, r1, r3, asr #1
  return a >> offset;
 800bc04:	fa40 f00e 	asr.w	r0, r0, lr
                                 x * (1 << left_shift), quantized_multiplier),
                             right_shift);
}
 800bc08:	429a      	cmp	r2, r3
 800bc0a:	bfc8      	it	gt
 800bc0c:	3001      	addgt	r0, #1
 800bc0e:	bd38      	pop	{r3, r4, r5, pc}
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800bc10:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800bc14:	189b      	adds	r3, r3, r2
 800bc16:	f14c 0c00 	adc.w	ip, ip, #0
 800bc1a:	e7e7      	b.n	800bbec <_ZN6tflite29MultiplyByQuantizedMultiplierElli+0x40>
  assert(exponent <= 31);
 800bc1c:	321f      	adds	r2, #31
 800bc1e:	db07      	blt.n	800bc30 <_ZN6tflite29MultiplyByQuantizedMultiplierElli+0x84>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 800bc20:	2201      	movs	r2, #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 800bc22:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 800bc26:	fa02 f20e 	lsl.w	r2, r2, lr
 800bc2a:	3a01      	subs	r2, #1
  return a >> offset;
 800bc2c:	1053      	asrs	r3, r2, #1
tIntegerType MaskIfNonZero(tIntegerType a) {
 800bc2e:	e7e9      	b.n	800bc04 <_ZN6tflite29MultiplyByQuantizedMultiplierElli+0x58>
  assert(exponent <= 31);
 800bc30:	4b04      	ldr	r3, [pc, #16]	@ (800bc44 <_ZN6tflite29MultiplyByQuantizedMultiplierElli+0x98>)
 800bc32:	f240 1167 	movw	r1, #359	@ 0x167
 800bc36:	4a04      	ldr	r2, [pc, #16]	@ (800bc48 <_ZN6tflite29MultiplyByQuantizedMultiplierElli+0x9c>)
 800bc38:	4804      	ldr	r0, [pc, #16]	@ (800bc4c <_ZN6tflite29MultiplyByQuantizedMultiplierElli+0xa0>)
 800bc3a:	f016 fe9d 	bl	8022978 <__assert_func>
 800bc3e:	bf00      	nop
 800bc40:	c0000001 	.word	0xc0000001
 800bc44:	08026180 	.word	0x08026180
 800bc48:	08026190 	.word	0x08026190
 800bc4c:	080261ec 	.word	0x080261ec

0800bc50 <_ZN6tflite18QuantizeMultiplierEdPlPi>:
#if TFLITE_SINGLE_ROUNDING
  // Single-rounding MultiplyByQuantizedMultiplier only supports positive
  // multipliers.
  // TFLITE_DCHECK(double_multiplier >= 0);
#endif
  if (double_multiplier == 0.) {
 800bc50:	eeb5 0b40 	vcmp.f64	d0, #0.0
                        int* shift) {
 800bc54:	b538      	push	{r3, r4, r5, lr}
  if (double_multiplier == 0.) {
 800bc56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                        int* shift) {
 800bc5a:	4605      	mov	r5, r0
 800bc5c:	460c      	mov	r4, r1
  if (double_multiplier == 0.) {
 800bc5e:	d103      	bne.n	800bc68 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x18>
    *quantized_multiplier = 0;
 800bc60:	2300      	movs	r3, #0
 800bc62:	6003      	str	r3, [r0, #0]
    *shift = 0;
 800bc64:	600b      	str	r3, [r1, #0]
    *shift = 30;
    q_fixed = (1LL << 31) - 1;
  }
#endif
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
}
 800bc66:	bd38      	pop	{r3, r4, r5, pc}
  const double q = std::frexp(double_multiplier, shift);
 800bc68:	4608      	mov	r0, r1
 800bc6a:	f016 fda9 	bl	80227c0 <frexp>
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1LL << 31)));
 800bc6e:	ed9f 7b14 	vldr	d7, [pc, #80]	@ 800bcc0 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x70>
 800bc72:	ee20 0b07 	vmul.f64	d0, d0, d7
 800bc76:	feb8 7b40 	vrinta.f64	d7, d0
 800bc7a:	ec51 0b17 	vmov	r0, r1, d7
 800bc7e:	f7f4 fdbb 	bl	80007f8 <__aeabi_d2lz>
  TFLITE_CHECK(q_fixed <= (1LL << 31));
 800bc82:	f04f 4e00 	mov.w	lr, #2147483648	@ 0x80000000
 800bc86:	f04f 0c00 	mov.w	ip, #0
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1LL << 31)));
 800bc8a:	4603      	mov	r3, r0
  TFLITE_CHECK(q_fixed <= (1LL << 31));
 800bc8c:	4586      	cmp	lr, r0
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1LL << 31)));
 800bc8e:	4602      	mov	r2, r0
  TFLITE_CHECK(q_fixed <= (1LL << 31));
 800bc90:	eb7c 0001 	sbcs.w	r0, ip, r1
 800bc94:	db11      	blt.n	800bcba <_ZN6tflite18QuantizeMultiplierEdPlPi+0x6a>
  if (q_fixed == (1LL << 31)) {
 800bc96:	4561      	cmp	r1, ip
 800bc98:	bf08      	it	eq
 800bc9a:	4573      	cmpeq	r3, lr
    ++*shift;
 800bc9c:	6820      	ldr	r0, [r4, #0]
  if (q_fixed == (1LL << 31)) {
 800bc9e:	d103      	bne.n	800bca8 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x58>
    ++*shift;
 800bca0:	3001      	adds	r0, #1
    q_fixed /= 2;
 800bca2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    ++*shift;
 800bca6:	6020      	str	r0, [r4, #0]
  if (*shift < -31) {
 800bca8:	301f      	adds	r0, #31
 800bcaa:	db02      	blt.n	800bcb2 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x62>
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
 800bcac:	4613      	mov	r3, r2
 800bcae:	602b      	str	r3, [r5, #0]
}
 800bcb0:	bd38      	pop	{r3, r4, r5, pc}
    *shift = 0;
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	4613      	mov	r3, r2
 800bcb6:	6022      	str	r2, [r4, #0]
    q_fixed = 0;
 800bcb8:	e7f9      	b.n	800bcae <_ZN6tflite18QuantizeMultiplierEdPlPi+0x5e>
  TFLITE_CHECK(q_fixed <= (1LL << 31));
 800bcba:	f016 fe55 	bl	8022968 <abort>
 800bcbe:	bf00      	nop
 800bcc0:	00000000 	.word	0x00000000
 800bcc4:	41e00000 	.word	0x41e00000

0800bcc8 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi>:
      0) {
    input_beta_real_multiplier = max_real_multiplier;
  }
#else   // TFLITE_EMULATE_FLOAT
  const double input_beta_real_multiplier =
      std::min<double>(beta * input_scale * (1 << (31 - input_integer_bits)),
 800bcc8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800bccc:	ee20 1b01 	vmul.f64	d1, d0, d1
 800bcd0:	40c3      	lsrs	r3, r0
 800bcd2:	ee00 3a10 	vmov	s0, r3
 800bcd6:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
      if (__b < __a)
 800bcda:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800bd60 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0x98>
 800bcde:	ee20 0b01 	vmul.f64	d0, d0, d1
                              int32_t* quantized_multiplier, int* left_shift) {
 800bce2:	b570      	push	{r4, r5, r6, lr}
 800bce4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800bce8:	460d      	mov	r5, r1
 800bcea:	4614      	mov	r4, r2
 800bcec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcf0:	dc2f      	bgt.n	800bd52 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0x8a>
  TFLITE_CHECK_GT(double_multiplier, 1.);
 800bcf2:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 800bcf6:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800bcfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcfe:	dd2b      	ble.n	800bd58 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0x90>
  const double q = std::frexp(double_multiplier, shift);
 800bd00:	4620      	mov	r0, r4
 800bd02:	f016 fd5d 	bl	80227c0 <frexp>
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1LL << 31)));
 800bd06:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800bd68 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0xa0>
 800bd0a:	ee20 0b07 	vmul.f64	d0, d0, d7
 800bd0e:	feb8 7b40 	vrinta.f64	d7, d0
 800bd12:	ec51 0b17 	vmov	r0, r1, d7
 800bd16:	f7f4 fd6f 	bl	80007f8 <__aeabi_d2lz>
  TFLITE_CHECK(q_fixed <= (1LL << 31));
 800bd1a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800bd1e:	2200      	movs	r2, #0
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1LL << 31)));
 800bd20:	4606      	mov	r6, r0
  TFLITE_CHECK(q_fixed <= (1LL << 31));
 800bd22:	4584      	cmp	ip, r0
 800bd24:	eb72 0301 	sbcs.w	r3, r2, r1
 800bd28:	db16      	blt.n	800bd58 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0x90>
  if (q_fixed == (1LL << 31)) {
 800bd2a:	4291      	cmp	r1, r2
 800bd2c:	bf08      	it	eq
 800bd2e:	4560      	cmpeq	r0, ip
    ++*shift;
 800bd30:	6823      	ldr	r3, [r4, #0]
  if (q_fixed == (1LL << 31)) {
 800bd32:	d103      	bne.n	800bd3c <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0x74>
    ++*shift;
 800bd34:	3301      	adds	r3, #1
    q_fixed /= 2;
 800bd36:	f04f 4680 	mov.w	r6, #1073741824	@ 0x40000000
    ++*shift;
 800bd3a:	6023      	str	r3, [r4, #0]
  if (*shift < -31) {
 800bd3c:	f113 0f1f 	cmn.w	r3, #31
 800bd40:	db03      	blt.n	800bd4a <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0x82>
  TFLITE_CHECK_GE(*left_shift, 0);
 800bd42:	2b00      	cmp	r3, #0
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
 800bd44:	602e      	str	r6, [r5, #0]
  TFLITE_CHECK_GE(*left_shift, 0);
 800bd46:	db07      	blt.n	800bd58 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0x90>
                       max_real_multiplier);
#endif  // TFLITE_EMULATE_FLOAT

  QuantizeMultiplierGreaterThanOne(input_beta_real_multiplier,
                                   quantized_multiplier, left_shift);
}
 800bd48:	bd70      	pop	{r4, r5, r6, pc}
    *shift = 0;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	6023      	str	r3, [r4, #0]
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
 800bd4e:	602b      	str	r3, [r5, #0]
}
 800bd50:	bd70      	pop	{r4, r5, r6, pc}
	return __b;
 800bd52:	eeb0 0b47 	vmov.f64	d0, d7
 800bd56:	e7d3      	b.n	800bd00 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0x38>
  TFLITE_CHECK_GT(double_multiplier, 1.);
 800bd58:	f016 fe06 	bl	8022968 <abort>
 800bd5c:	f3af 8000 	nop.w
 800bd60:	ffc00000 	.word	0xffc00000
 800bd64:	41dfffff 	.word	0x41dfffff
 800bd68:	00000000 	.word	0x00000000
 800bd6c:	41e00000 	.word	0x41e00000

0800bd70 <_ZN6tflite20CalculateInputRadiusEiii>:
                                              reverse_scaling_divisor,
                                              reverse_scaling_left_shift);
}

int CalculateInputRadius(int input_integer_bits, int input_left_shift,
                         int total_signed_bits) {
 800bd70:	b538      	push	{r3, r4, r5, lr}
  result <<= (total_signed_bits - input_integer_bits);
  result >>= input_left_shift;
  return result;
#else   // TFLITE_EMULATE_FLOAT
  const double max_input_rescaled =
      1.0 * ((1 << input_integer_bits) - 1) *
 800bd72:	2401      	movs	r4, #1
      (1LL << (total_signed_bits - input_integer_bits)) /
 800bd74:	1a12      	subs	r2, r2, r0
                         int total_signed_bits) {
 800bd76:	460d      	mov	r5, r1
      1.0 * ((1 << input_integer_bits) - 1) *
 800bd78:	fa04 f000 	lsl.w	r0, r4, r0
      (1LL << (total_signed_bits - input_integer_bits)) /
 800bd7c:	f1a2 0120 	sub.w	r1, r2, #32
 800bd80:	f1c2 0320 	rsb	r3, r2, #32
      1.0 * ((1 << input_integer_bits) - 1) *
 800bd84:	3801      	subs	r0, #1
      (1LL << (total_signed_bits - input_integer_bits)) /
 800bd86:	fa04 f101 	lsl.w	r1, r4, r1
 800bd8a:	fa24 f303 	lsr.w	r3, r4, r3
      1.0 * ((1 << input_integer_bits) - 1) *
 800bd8e:	ee07 0a90 	vmov	s15, r0
 800bd92:	fa04 f002 	lsl.w	r0, r4, r2
 800bd96:	4319      	orrs	r1, r3
                         int total_signed_bits) {
 800bd98:	ed2d 8b02 	vpush	{d8}
      1.0 * ((1 << input_integer_bits) - 1) *
 800bd9c:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 800bda0:	f7f4 fc94 	bl	80006cc <__aeabi_l2d>
      (1LL << input_left_shift);
 800bda4:	f1c5 0320 	rsb	r3, r5, #32
      1.0 * ((1 << input_integer_bits) - 1) *
 800bda8:	ec41 0b17 	vmov	d7, r0, r1
 800bdac:	ee28 8b07 	vmul.f64	d8, d8, d7
      (1LL << input_left_shift);
 800bdb0:	f1a5 0120 	sub.w	r1, r5, #32
 800bdb4:	fa24 f303 	lsr.w	r3, r4, r3
      (1LL << (total_signed_bits - input_integer_bits)) /
 800bdb8:	fa04 f005 	lsl.w	r0, r4, r5
      (1LL << input_left_shift);
 800bdbc:	fa04 f101 	lsl.w	r1, r4, r1
      (1LL << (total_signed_bits - input_integer_bits)) /
 800bdc0:	4319      	orrs	r1, r3
 800bdc2:	f7f4 fc83 	bl	80006cc <__aeabi_l2d>
 800bdc6:	ec41 0b16 	vmov	d6, r0, r1
  const double max_input_rescaled =
 800bdca:	ee88 7b06 	vdiv.f64	d7, d8, d6
  // Tighten bound using floor.  Suppose that we could use the exact value.
  // After scaling the difference, the result would be at the maximum.  Thus we
  // must ensure that our value has lower magnitude.
  return static_cast<int>(std::floor(max_input_rescaled));
#endif  // TFLITE_EMULATE_FLOAT
}
 800bdce:	ecbd 8b02 	vpop	{d8}
  return static_cast<int>(std::floor(max_input_rescaled));
 800bdd2:	febb 7b47 	vrintm.f64	d7, d7
}
 800bdd6:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800bdda:	ee17 0a90 	vmov	r0, s15
 800bdde:	bd38      	pop	{r3, r4, r5, pc}

0800bde0 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>:

#include <vector>

namespace tflite {

RuntimeShape GetTensorShape(const TfLiteTensor* tensor) {
 800bde0:	b510      	push	{r4, lr}
 800bde2:	4604      	mov	r4, r0
  if (tensor == nullptr) {
 800bde4:	b159      	cbz	r1, 800bdfe <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor+0x1e>
    return RuntimeShape();
  }

  TfLiteIntArray* dims = tensor->dims;
  const int dims_size = dims->size;
 800bde6:	6889      	ldr	r1, [r1, #8]
 800bde8:	f851 2b04 	ldr.w	r2, [r1], #4
  int32_t* DimsData() { return dims_; }
  const int32_t* DimsData() const { return dims_; }
  const int32_t* DimsDataUpTo5D() const { return dims_; }

  void ReplaceWith(int dimensions_count, const int32_t* dims_data) {
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 800bdec:	2a06      	cmp	r2, #6
      : size_(dimensions_count) {
 800bdee:	6002      	str	r2, [r0, #0]
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 800bdf0:	dc08      	bgt.n	800be04 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor+0x24>
    size_ = dimensions_count;
    int32_t* dst_dims = DimsData();
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 800bdf2:	0092      	lsls	r2, r2, #2
 800bdf4:	3004      	adds	r0, #4
 800bdf6:	f017 fd2c 	bl	8023852 <memcpy>
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
  return RuntimeShape(dims_size, dims_data);
}
 800bdfa:	4620      	mov	r0, r4
 800bdfc:	bd10      	pop	{r4, pc}
  RuntimeShape() : size_(0) {}
 800bdfe:	6001      	str	r1, [r0, #0]
 800be00:	4620      	mov	r0, r4
 800be02:	bd10      	pop	{r4, pc}
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 800be04:	f016 fdb0 	bl	8022968 <abort>

0800be08 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>:
TfLiteStatus GetQuantizedConvolutionMultipler(TfLiteContext* context,
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              const TfLiteTensor* bias,
                                              TfLiteTensor* output,
                                              double* multiplier) {
 800be08:	b530      	push	{r4, r5, lr}
 800be0a:	b083      	sub	sp, #12
  const double input_product_scale = static_cast<double>(input->params.scale) *
 800be0c:	ed91 7a03 	vldr	s14, [r1, #12]
                                     static_cast<double>(filter->params.scale);
 800be10:	edd2 7a03 	vldr	s15, [r2, #12]
                                              double* multiplier) {
 800be14:	4601      	mov	r1, r0
 800be16:	9a06      	ldr	r2, [sp, #24]
  // The following conditions must be guaranteed by the training pipeline.
  if (bias) {
 800be18:	b1c3      	cbz	r3, 800be4c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x44>
    const double bias_scale = static_cast<double>(bias->params.scale);
 800be1a:	ed93 6a03 	vldr	s12, [r3, #12]
                                     static_cast<double>(filter->params.scale);
 800be1e:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
  const double input_product_scale = static_cast<double>(input->params.scale) *
 800be22:	eeb7 3ac7 	vcvt.f64.f32	d3, s14
    // a small number for an integer.
    // Since normally bias should be within a small range.
    // We should expect (bias_scale - input_product_scale) / output_scale to
    // be a small number like 0.02.
    const double scale_diff = std::abs(input_product_scale - bias_scale);
    const double output_scale = static_cast<double>(output->params.scale);
 800be26:	ed92 5a03 	vldr	s10, [r2, #12]
    const double bias_scale = static_cast<double>(bias->params.scale);
 800be2a:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
    const double output_scale = static_cast<double>(output->params.scale);
 800be2e:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
    const double scale_diff = std::abs(input_product_scale - bias_scale);
 800be32:	ee93 6b04 	vfnms.f64	d6, d3, d4

    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
 800be36:	ed9f 2b1a 	vldr	d2, [pc, #104]	@ 800bea0 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x98>
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
 800be3a:	eeb0 6bc6 	vabs.f64	d6, d6
 800be3e:	ee86 4b05 	vdiv.f64	d4, d6, d5
 800be42:	eeb4 4bc2 	vcmpe.f64	d4, d2
 800be46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be4a:	d814      	bhi.n	800be76 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x6e>
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              TfLiteTensor* output,
                                              double* multiplier) {
  const double input_product_scale =
      static_cast<double>(input->params.scale * filter->params.scale);
 800be4c:	ee27 7a27 	vmul.f32	s14, s14, s15
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 800be50:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800be54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be58:	db18      	blt.n	800be8c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x84>
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 800be5a:	ed92 6a03 	vldr	s12, [r2, #12]
  const double input_product_scale =
 800be5e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14

  return kTfLiteOk;
 800be62:	2000      	movs	r0, #0
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 800be64:	9b07      	ldr	r3, [sp, #28]
 800be66:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 800be6a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800be6e:	ed83 5b00 	vstr	d5, [r3]
}
 800be72:	b003      	add	sp, #12
 800be74:	bd30      	pop	{r4, r5, pc}
    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
 800be76:	4d0c      	ldr	r5, [pc, #48]	@ (800bea8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa0>)
 800be78:	f240 1343 	movw	r3, #323	@ 0x143
 800be7c:	6944      	ldr	r4, [r0, #20]
 800be7e:	4a0b      	ldr	r2, [pc, #44]	@ (800beac <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa4>)
 800be80:	490b      	ldr	r1, [pc, #44]	@ (800beb0 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa8>)
 800be82:	9500      	str	r5, [sp, #0]
 800be84:	47a0      	blx	r4
                                              double* multiplier) {
 800be86:	2001      	movs	r0, #1
}
 800be88:	b003      	add	sp, #12
 800be8a:	bd30      	pop	{r4, r5, pc}
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 800be8c:	4d09      	ldr	r5, [pc, #36]	@ (800beb4 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xac>)
 800be8e:	4608      	mov	r0, r1
 800be90:	694c      	ldr	r4, [r1, #20]
 800be92:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800be96:	4a05      	ldr	r2, [pc, #20]	@ (800beac <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa4>)
 800be98:	4905      	ldr	r1, [pc, #20]	@ (800beb0 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa8>)
 800be9a:	9500      	str	r5, [sp, #0]
 800be9c:	47a0      	blx	r4
 800be9e:	e7f2      	b.n	800be86 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x7e>
 800bea0:	47ae147b 	.word	0x47ae147b
 800bea4:	3f947ae1 	.word	0x3f947ae1
 800bea8:	080262a0 	.word	0x080262a0
 800beac:	08026258 	.word	0x08026258
 800beb0:	08026288 	.word	0x08026288
 800beb4:	080262c4 	.word	0x080262c4

0800beb8 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>:
                                               TfLiteTensor* output,
                                               int32_t* act_min,
                                               int32_t* act_max) {
  int32_t qmin = 0;
  int32_t qmax = 0;
  if (output->type == kTfLiteUInt8) {
 800beb8:	f892 c000 	ldrb.w	ip, [r2]
 800bebc:	f1bc 0f07 	cmp.w	ip, #7
                                               int32_t* act_max) {
 800bec0:	b530      	push	{r4, r5, lr}
 800bec2:	4686      	mov	lr, r0
 800bec4:	b083      	sub	sp, #12
  if (output->type == kTfLiteUInt8) {
 800bec6:	d021      	beq.n	800bf0c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x54>
 800bec8:	f1bc 0f09 	cmp.w	ip, #9
 800becc:	d00d      	beq.n	800beea <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x32>
 800bece:	f1bc 0f03 	cmp.w	ip, #3
 800bed2:	d043      	beq.n	800bf5c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xa4>
    qmax = std::numeric_limits<int8_t>::max();
  } else if (output->type == kTfLiteInt16) {
    qmin = std::numeric_limits<int16_t>::min();
    qmax = std::numeric_limits<int16_t>::max();
  } else {
    TF_LITE_ENSURE(context, false);
 800bed4:	495c      	ldr	r1, [pc, #368]	@ (800c048 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x190>)
 800bed6:	f44f 73cb 	mov.w	r3, #406	@ 0x196
 800beda:	6944      	ldr	r4, [r0, #20]
 800bedc:	4a5b      	ldr	r2, [pc, #364]	@ (800c04c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x194>)
 800bede:	9100      	str	r1, [sp, #0]
 800bee0:	495b      	ldr	r1, [pc, #364]	@ (800c050 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x198>)
 800bee2:	47a0      	blx	r4
 800bee4:	2001      	movs	r0, #1
  }

  return CalculateActivationRangeQuantizedImpl(context, activation, qmin, qmax,
                                               output, act_min, act_max);
}
 800bee6:	b003      	add	sp, #12
 800bee8:	bd30      	pop	{r4, r5, pc}
  if (output->type == kTfLiteUInt8) {
 800beea:	247f      	movs	r4, #127	@ 0x7f
 800beec:	f06f 007f 	mvn.w	r0, #127	@ 0x7f
  if (activation == kTfLiteActRelu) {
 800bef0:	2901      	cmp	r1, #1
 800bef2:	ed92 7a03 	vldr	s14, [r2, #12]
 800bef6:	6915      	ldr	r5, [r2, #16]
 800bef8:	d010      	beq.n	800bf1c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x64>
  } else if (activation == kTfLiteActRelu6) {
 800befa:	2903      	cmp	r1, #3
 800befc:	d052      	beq.n	800bfa4 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xec>
  } else if (activation == kTfLiteActReluN1To1) {
 800befe:	2902      	cmp	r1, #2
 800bf00:	d02f      	beq.n	800bf62 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xaa>
    *act_min = qmin;
 800bf02:	6018      	str	r0, [r3, #0]
    *act_max = qmax;
 800bf04:	9b06      	ldr	r3, [sp, #24]
 800bf06:	601c      	str	r4, [r3, #0]
  return kTfLiteOk;
 800bf08:	2000      	movs	r0, #0
 800bf0a:	e7ec      	b.n	800bee6 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x2e>
  if (activation == kTfLiteActRelu) {
 800bf0c:	2901      	cmp	r1, #1
  if (output->type == kTfLiteUInt8) {
 800bf0e:	f647 74ff 	movw	r4, #32767	@ 0x7fff
 800bf12:	4850      	ldr	r0, [pc, #320]	@ (800c054 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x19c>)
  return CalculateActivationRangeQuantizedImpl(context, activation, qmin, qmax,
 800bf14:	ed92 7a03 	vldr	s14, [r2, #12]
 800bf18:	6915      	ldr	r5, [r2, #16]
  if (activation == kTfLiteActRelu) {
 800bf1a:	d1ee      	bne.n	800befa <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x42>
  const float tmp = TfLiteRound(f / scale);
 800bf1c:	ed9f 6a4e 	vldr	s12, [pc, #312]	@ 800c058 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a0>
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800bf20:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800c05c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a4>
  const float tmp = TfLiteRound(f / scale);
 800bf24:	eec6 7a07 	vdiv.f32	s15, s12, s14
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 800bf28:	fef8 7a67 	vrinta.f32	s15, s15
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800bf2c:	eef4 7ae6 	vcmpe.f32	s15, s13
 800bf30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf34:	db29      	blt.n	800bf8a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
 800bf36:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800c060 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a8>
 800bf3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bf3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf42:	d822      	bhi.n	800bf8a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
  q = zero_point + static_cast<int32_t>(tmp);
 800bf44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bf48:	ee17 2a90 	vmov	r2, s15
 800bf4c:	442a      	add	r2, r5
      if (__a < __b)
 800bf4e:	4282      	cmp	r2, r0
 800bf50:	bfb8      	it	lt
 800bf52:	4602      	movlt	r2, r0
    *act_min = std::max(qmin, tmp_q);
 800bf54:	601a      	str	r2, [r3, #0]
    *act_max = qmax;
 800bf56:	9b06      	ldr	r3, [sp, #24]
 800bf58:	601c      	str	r4, [r3, #0]
 800bf5a:	e7d5      	b.n	800bf08 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x50>
  if (output->type == kTfLiteUInt8) {
 800bf5c:	24ff      	movs	r4, #255	@ 0xff
 800bf5e:	2000      	movs	r0, #0
 800bf60:	e7c6      	b.n	800bef0 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x38>
  const float tmp = TfLiteRound(f / scale);
 800bf62:	eebf 6a00 	vmov.f32	s12, #240	@ 0xbf800000 -1.0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800bf66:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c05c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a4>
  const float tmp = TfLiteRound(f / scale);
 800bf6a:	eec6 7a07 	vdiv.f32	s15, s12, s14
 800bf6e:	feb8 7a67 	vrinta.f32	s14, s15
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800bf72:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800bf76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf7a:	db06      	blt.n	800bf8a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
 800bf7c:	ed9f 6a38 	vldr	s12, [pc, #224]	@ 800c060 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a8>
 800bf80:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800bf84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf88:	d944      	bls.n	800c014 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x15c>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
 800bf8a:	4936      	ldr	r1, [pc, #216]	@ (800c064 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1ac>)
 800bf8c:	4670      	mov	r0, lr
 800bf8e:	f8de 4014 	ldr.w	r4, [lr, #20]
 800bf92:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 800bf96:	9100      	str	r1, [sp, #0]
 800bf98:	4a2c      	ldr	r2, [pc, #176]	@ (800c04c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x194>)
 800bf9a:	492d      	ldr	r1, [pc, #180]	@ (800c050 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x198>)
 800bf9c:	47a0      	blx	r4
    TF_LITE_ENSURE_OK(context,
 800bf9e:	2001      	movs	r0, #1
}
 800bfa0:	b003      	add	sp, #12
 800bfa2:	bd30      	pop	{r4, r5, pc}
  const float tmp = TfLiteRound(f / scale);
 800bfa4:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 800c058 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a0>
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800bfa8:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 800c05c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a4>
  const float tmp = TfLiteRound(f / scale);
 800bfac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bfb0:	fef8 7a67 	vrinta.f32	s15, s15
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800bfb4:	eef4 7ac6 	vcmpe.f32	s15, s12
 800bfb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfbc:	dbe5      	blt.n	800bf8a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
 800bfbe:	eddf 5a28 	vldr	s11, [pc, #160]	@ 800c060 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a8>
 800bfc2:	eef4 7ae5 	vcmpe.f32	s15, s11
 800bfc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfca:	d8de      	bhi.n	800bf8a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
  const float tmp = TfLiteRound(f / scale);
 800bfcc:	eeb1 5a08 	vmov.f32	s10, #24	@ 0x40c00000  6.0
  q = zero_point + static_cast<int32_t>(tmp);
 800bfd0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  const float tmp = TfLiteRound(f / scale);
 800bfd4:	eec5 6a07 	vdiv.f32	s13, s10, s14
  q = zero_point + static_cast<int32_t>(tmp);
 800bfd8:	ee17 2a90 	vmov	r2, s15
 800bfdc:	442a      	add	r2, r5
 800bfde:	4282      	cmp	r2, r0
 800bfe0:	bfb8      	it	lt
 800bfe2:	4602      	movlt	r2, r0
    *act_min = std::max(qmin, tmp_q);
 800bfe4:	601a      	str	r2, [r3, #0]
 800bfe6:	feb8 7a66 	vrinta.f32	s14, s13
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800bfea:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800bfee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bff2:	dbca      	blt.n	800bf8a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
 800bff4:	eeb4 7ae5 	vcmpe.f32	s14, s11
 800bff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bffc:	d8c5      	bhi.n	800bf8a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
  q = zero_point + static_cast<int32_t>(tmp);
 800bffe:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 800c002:	ee17 3a90 	vmov	r3, s15
    *act_max = std::min(qmax, tmp_q);
 800c006:	9a06      	ldr	r2, [sp, #24]
  q = zero_point + static_cast<int32_t>(tmp);
 800c008:	442b      	add	r3, r5
      if (__b < __a)
 800c00a:	42a3      	cmp	r3, r4
 800c00c:	bfa8      	it	ge
 800c00e:	4623      	movge	r3, r4
    *act_max = std::min(qmax, tmp_q);
 800c010:	6013      	str	r3, [r2, #0]
 800c012:	e779      	b.n	800bf08 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x50>
  q = zero_point + static_cast<int32_t>(tmp);
 800c014:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800c018:	eef1 7a67 	vneg.f32	s15, s15
 800c01c:	ee17 2a10 	vmov	r2, s14
 800c020:	fef8 7a67 	vrinta.f32	s15, s15
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800c024:	eef4 7ae6 	vcmpe.f32	s15, s13
  q = zero_point + static_cast<int32_t>(tmp);
 800c028:	442a      	add	r2, r5
      if (__a < __b)
 800c02a:	4282      	cmp	r2, r0
 800c02c:	bfb8      	it	lt
 800c02e:	4602      	movlt	r2, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800c030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    *act_min = std::max(qmin, tmp_q);
 800c034:	601a      	str	r2, [r3, #0]
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800c036:	dba8      	blt.n	800bf8a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
 800c038:	eef4 7ac6 	vcmpe.f32	s15, s12
 800c03c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c040:	d8a3      	bhi.n	800bf8a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
  q = zero_point + static_cast<int32_t>(tmp);
 800c042:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c046:	e7dc      	b.n	800c002 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x14a>
 800c048:	080262e0 	.word	0x080262e0
 800c04c:	08026258 	.word	0x08026258
 800c050:	08026288 	.word	0x08026288
 800c054:	ffff8000 	.word	0xffff8000
 800c058:	00000000 	.word	0x00000000
 800c05c:	cf000000 	.word	0xcf000000
 800c060:	4f000000 	.word	0x4f000000
 800c064:	080262e8 	.word	0x080262e8

0800c068 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i>:
    int num_channels) {
 800c068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c06c:	ed2d 8b04 	vpush	{d8-d9}
 800c070:	b091      	sub	sp, #68	@ 0x44
 800c072:	460c      	mov	r4, r1
 800c074:	469c      	mov	ip, r3
  TF_LITE_ENSURE_EQ(context, input->quantization.type,
 800c076:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
    int num_channels) {
 800c078:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800c07a:	4616      	mov	r6, r2
  TF_LITE_ENSURE_EQ(context, input->quantization.type,
 800c07c:	2b01      	cmp	r3, #1
    int num_channels) {
 800c07e:	4605      	mov	r5, r0
 800c080:	9107      	str	r1, [sp, #28]
 800c082:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800c084:	9108      	str	r1, [sp, #32]
 800c086:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800c088:	9105      	str	r1, [sp, #20]
 800c08a:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 800c08c:	e9dd 2b1e 	ldrd	r2, fp, [sp, #120]	@ 0x78
 800c090:	9106      	str	r1, [sp, #24]
 800c092:	9926      	ldr	r1, [sp, #152]	@ 0x98
 800c094:	e9dd 8724 	ldrd	r8, r7, [sp, #144]	@ 0x90
  TF_LITE_ENSURE_EQ(context, input->quantization.type,
 800c098:	d011      	beq.n	800c0be <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x56>
 800c09a:	2201      	movs	r2, #1
 800c09c:	6944      	ldr	r4, [r0, #20]
 800c09e:	49a4      	ldr	r1, [pc, #656]	@ (800c330 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2c8>)
 800c0a0:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800c0a4:	4aa3      	ldr	r2, [pc, #652]	@ (800c334 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2cc>)
 800c0a6:	23de      	movs	r3, #222	@ 0xde
  TF_LITE_ENSURE_EQ(context, filter->quantization.type,
 800c0a8:	e9cd 2100 	strd	r2, r1, [sp]
 800c0ac:	4aa2      	ldr	r2, [pc, #648]	@ (800c338 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2d0>)
 800c0ae:	49a3      	ldr	r1, [pc, #652]	@ (800c33c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2d4>)
 800c0b0:	47a0      	blx	r4
  TF_LITE_ENSURE_EQ(context, input->quantization.type,
 800c0b2:	2001      	movs	r0, #1
}
 800c0b4:	b011      	add	sp, #68	@ 0x44
 800c0b6:	ecbd 8b04 	vpop	{d8-d9}
 800c0ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE_EQ(context, filter->quantization.type,
 800c0be:	f8d6 e030 	ldr.w	lr, [r6, #48]	@ 0x30
 800c0c2:	f1be 0f01 	cmp.w	lr, #1
 800c0c6:	d006      	beq.n	800c0d6 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x6e>
 800c0c8:	6944      	ldr	r4, [r0, #20]
 800c0ca:	4999      	ldr	r1, [pc, #612]	@ (800c330 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2c8>)
 800c0cc:	4a9c      	ldr	r2, [pc, #624]	@ (800c340 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2d8>)
 800c0ce:	e9cd e302 	strd	lr, r3, [sp, #8]
 800c0d2:	23e0      	movs	r3, #224	@ 0xe0
 800c0d4:	e7e8      	b.n	800c0a8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x40>
  const auto* affine_quantization =
 800c0d6:	f8d6 e034 	ldr.w	lr, [r6, #52]	@ 0x34
  TF_LITE_ENSURE(context, affine_quantization);
 800c0da:	f1be 0f00 	cmp.w	lr, #0
 800c0de:	f000 8091 	beq.w	800c204 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x19c>
  TF_LITE_ENSURE(context, affine_quantization->scale);
 800c0e2:	f8de a000 	ldr.w	sl, [lr]
 800c0e6:	f1ba 0f00 	cmp.w	sl, #0
 800c0ea:	d071      	beq.n	800c1d0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x168>
  const bool is_per_channel = affine_quantization->scale->size > 1;
 800c0ec:	f8da 3000 	ldr.w	r3, [sl]
  if (is_per_channel) {
 800c0f0:	2b01      	cmp	r3, #1
  const bool is_per_channel = affine_quantization->scale->size > 1;
 800c0f2:	9309      	str	r3, [sp, #36]	@ 0x24
  if (is_per_channel) {
 800c0f4:	dd1d      	ble.n	800c132 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0xca>
    TF_LITE_ENSURE(context,
 800c0f6:	f894 9000 	ldrb.w	r9, [r4]
 800c0fa:	f1b9 0f09 	cmp.w	r9, #9
 800c0fe:	d00a      	beq.n	800c116 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0xae>
 800c100:	f1b9 0f07 	cmp.w	r9, #7
 800c104:	d007      	beq.n	800c116 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0xae>
 800c106:	498f      	ldr	r1, [pc, #572]	@ (800c344 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2dc>)
 800c108:	23f0      	movs	r3, #240	@ 0xf0
 800c10a:	6944      	ldr	r4, [r0, #20]
 800c10c:	4a8a      	ldr	r2, [pc, #552]	@ (800c338 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2d0>)
 800c10e:	9100      	str	r1, [sp, #0]
 800c110:	498d      	ldr	r1, [pc, #564]	@ (800c348 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2e0>)
 800c112:	47a0      	blx	r4
 800c114:	e7cd      	b.n	800c0b2 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x4a>
    TF_LITE_ENSURE(context,
 800c116:	7830      	ldrb	r0, [r6, #0]
 800c118:	2809      	cmp	r0, #9
 800c11a:	d063      	beq.n	800c1e4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x17c>
 800c11c:	2812      	cmp	r0, #18
 800c11e:	d061      	beq.n	800c1e4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x17c>
 800c120:	498a      	ldr	r1, [pc, #552]	@ (800c34c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2e4>)
 800c122:	23f2      	movs	r3, #242	@ 0xf2
 800c124:	696c      	ldr	r4, [r5, #20]
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 800c126:	9100      	str	r1, [sp, #0]
 800c128:	4628      	mov	r0, r5
 800c12a:	4a83      	ldr	r2, [pc, #524]	@ (800c338 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2d0>)
 800c12c:	4986      	ldr	r1, [pc, #536]	@ (800c348 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2e0>)
 800c12e:	47a0      	blx	r4
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 800c130:	e7bf      	b.n	800c0b2 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x4a>
  for (int i = 0; i < num_channels; ++i) {
 800c132:	2900      	cmp	r1, #0
  const float input_scale = input->params.scale;
 800c134:	ed94 9a03 	vldr	s18, [r4, #12]
  const float output_scale = output->params.scale;
 800c138:	ed92 8a03 	vldr	s16, [r2, #12]
  for (int i = 0; i < num_channels; ++i) {
 800c13c:	dd2f      	ble.n	800c19e <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x136>
 800c13e:	f1a8 0804 	sub.w	r8, r8, #4
 800c142:	ab0f      	add	r3, sp, #60	@ 0x3c
 800c144:	a80e      	add	r0, sp, #56	@ 0x38
    const double effective_output_scale = static_cast<double>(input_scale) *
 800c146:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
                                          static_cast<double>(output_scale);
 800c14a:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 800c14e:	9509      	str	r5, [sp, #36]	@ 0x24
 800c150:	940a      	str	r4, [sp, #40]	@ 0x28
 800c152:	4645      	mov	r5, r8
 800c154:	4654      	mov	r4, sl
 800c156:	3f04      	subs	r7, #4
  for (int i = 0; i < num_channels; ++i) {
 800c158:	f04f 0900 	mov.w	r9, #0
 800c15c:	4688      	mov	r8, r1
 800c15e:	469a      	mov	sl, r3
 800c160:	920d      	str	r2, [sp, #52]	@ 0x34
 800c162:	e9cd 6c0b 	strd	r6, ip, [sp, #44]	@ 0x2c
 800c166:	4606      	mov	r6, r0
    const double filter_scale = static_cast<double>(scale);
 800c168:	ed94 0a01 	vldr	s0, [r4, #4]
    QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
 800c16c:	4651      	mov	r1, sl
 800c16e:	4630      	mov	r0, r6
  for (int i = 0; i < num_channels; ++i) {
 800c170:	f109 0901 	add.w	r9, r9, #1
    const double filter_scale = static_cast<double>(scale);
 800c174:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
    const double effective_output_scale = static_cast<double>(input_scale) *
 800c178:	ee20 0b09 	vmul.f64	d0, d0, d9
    QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
 800c17c:	ee80 0b08 	vdiv.f64	d0, d0, d8
 800c180:	f7ff fd66 	bl	800bc50 <_ZN6tflite18QuantizeMultiplierEdPlPi>
    per_channel_multiplier[i] = significand;
 800c184:	990e      	ldr	r1, [sp, #56]	@ 0x38
  for (int i = 0; i < num_channels; ++i) {
 800c186:	45c8      	cmp	r8, r9
    per_channel_multiplier[i] = significand;
 800c188:	f845 1f04 	str.w	r1, [r5, #4]!
    per_channel_shift[i] = channel_shift;
 800c18c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c18e:	f847 1f04 	str.w	r1, [r7, #4]!
  for (int i = 0; i < num_channels; ++i) {
 800c192:	d1e9      	bne.n	800c168 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x100>
 800c194:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c196:	e9dd 5409 	ldrd	r5, r4, [sp, #36]	@ 0x24
 800c19a:	e9dd 6c0b 	ldrd	r6, ip, [sp, #44]	@ 0x2c
  if (input->type == kTfLiteUInt8) {
 800c19e:	7823      	ldrb	r3, [r4, #0]
 800c1a0:	2b03      	cmp	r3, #3
 800c1a2:	d079      	beq.n	800c298 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x230>
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8 ||
 800c1a4:	2b09      	cmp	r3, #9
 800c1a6:	d81b      	bhi.n	800c1e0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x178>
 800c1a8:	f44f 7022 	mov.w	r0, #648	@ 0x288
 800c1ac:	40d8      	lsrs	r0, r3
 800c1ae:	f010 0001 	ands.w	r0, r0, #1
 800c1b2:	f43f af7f 	beq.w	800c0b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x4c>
    TF_LITE_ENSURE_STATUS(CalculateActivationRangeQuantized(
 800c1b6:	f89b 1000 	ldrb.w	r1, [fp]
 800c1ba:	4628      	mov	r0, r5
 800c1bc:	9c06      	ldr	r4, [sp, #24]
 800c1be:	9b05      	ldr	r3, [sp, #20]
 800c1c0:	941e      	str	r4, [sp, #120]	@ 0x78
}
 800c1c2:	b011      	add	sp, #68	@ 0x44
 800c1c4:	ecbd 8b04 	vpop	{d8-d9}
 800c1c8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    TF_LITE_ENSURE_STATUS(CalculateActivationRangeQuantized(
 800c1cc:	f7ff be74 	b.w	800beb8 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
  TF_LITE_ENSURE(context, affine_quantization->scale);
 800c1d0:	495f      	ldr	r1, [pc, #380]	@ (800c350 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2e8>)
 800c1d2:	23ec      	movs	r3, #236	@ 0xec
 800c1d4:	6944      	ldr	r4, [r0, #20]
 800c1d6:	4a58      	ldr	r2, [pc, #352]	@ (800c338 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2d0>)
 800c1d8:	9100      	str	r1, [sp, #0]
 800c1da:	495b      	ldr	r1, [pc, #364]	@ (800c348 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2e0>)
 800c1dc:	47a0      	blx	r4
 800c1de:	e768      	b.n	800c0b2 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x4a>
  TF_LITE_ENSURE_EQ(context, input->quantization.type,
 800c1e0:	2000      	movs	r0, #0
 800c1e2:	e767      	b.n	800c0b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x4c>
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size, num_channels);
 800c1e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1e6:	428b      	cmp	r3, r1
 800c1e8:	d014      	beq.n	800c214 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x1ac>
 800c1ea:	4e5a      	ldr	r6, [pc, #360]	@ (800c354 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2ec>)
 800c1ec:	4628      	mov	r0, r5
 800c1ee:	4a5a      	ldr	r2, [pc, #360]	@ (800c358 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2f0>)
 800c1f0:	e9cd 3102 	strd	r3, r1, [sp, #8]
 800c1f4:	23f4      	movs	r3, #244	@ 0xf4
 800c1f6:	696c      	ldr	r4, [r5, #20]
 800c1f8:	4950      	ldr	r1, [pc, #320]	@ (800c33c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2d4>)
 800c1fa:	e9cd 2600 	strd	r2, r6, [sp]
 800c1fe:	4a4e      	ldr	r2, [pc, #312]	@ (800c338 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2d0>)
 800c200:	47a0      	blx	r4
 800c202:	e756      	b.n	800c0b2 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x4a>
  TF_LITE_ENSURE(context, affine_quantization);
 800c204:	4955      	ldr	r1, [pc, #340]	@ (800c35c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2f4>)
 800c206:	23eb      	movs	r3, #235	@ 0xeb
 800c208:	6944      	ldr	r4, [r0, #20]
 800c20a:	4a4b      	ldr	r2, [pc, #300]	@ (800c338 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2d0>)
 800c20c:	9100      	str	r1, [sp, #0]
 800c20e:	494e      	ldr	r1, [pc, #312]	@ (800c348 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2e0>)
 800c210:	47a0      	blx	r4
 800c212:	e74e      	b.n	800c0b2 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x4a>
    TF_LITE_ENSURE_EQ(
 800c214:	68b3      	ldr	r3, [r6, #8]
 800c216:	f8de 0008 	ldr.w	r0, [lr, #8]
 800c21a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c21e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c220:	6840      	ldr	r0, [r0, #4]
 800c222:	4298      	cmp	r0, r3
 800c224:	d007      	beq.n	800c236 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x1ce>
 800c226:	494e      	ldr	r1, [pc, #312]	@ (800c360 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2f8>)
 800c228:	4a4a      	ldr	r2, [pc, #296]	@ (800c354 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2ec>)
 800c22a:	e9cd 3002 	strd	r3, r0, [sp, #8]
 800c22e:	23f5      	movs	r3, #245	@ 0xf5
 800c230:	696c      	ldr	r4, [r5, #20]
 800c232:	4628      	mov	r0, r5
 800c234:	e738      	b.n	800c0a8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x40>
    const double effective_output_scale = static_cast<double>(input_scale) *
 800c236:	ed94 9a03 	vldr	s18, [r4, #12]
 800c23a:	f1a8 0804 	sub.w	r8, r8, #4
                                          static_cast<double>(output_scale);
 800c23e:	ed92 8a03 	vldr	s16, [r2, #12]
 800c242:	ab0f      	add	r3, sp, #60	@ 0x3c
 800c244:	a80e      	add	r0, sp, #56	@ 0x38
    const double effective_output_scale = static_cast<double>(input_scale) *
 800c246:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
                                          static_cast<double>(output_scale);
 800c24a:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 800c24e:	f10a 0904 	add.w	r9, sl, #4
 800c252:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c254:	3f04      	subs	r7, #4
 800c256:	4646      	mov	r6, r8
  for (int i = 0; i < num_channels; ++i) {
 800c258:	f04f 0a00 	mov.w	sl, #0
 800c25c:	4698      	mov	r8, r3
 800c25e:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
 800c262:	460c      	mov	r4, r1
 800c264:	4605      	mov	r5, r0
 800c266:	e9cd c20c 	strd	ip, r2, [sp, #48]	@ 0x30
    const float scale = is_per_channel ? filter_scales[i] : filter_scales[0];
 800c26a:	ecb9 0a01 	vldmia	r9!, {s0}
    QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
 800c26e:	4641      	mov	r1, r8
 800c270:	4628      	mov	r0, r5
  for (int i = 0; i < num_channels; ++i) {
 800c272:	f10a 0a01 	add.w	sl, sl, #1
    const double filter_scale = static_cast<double>(scale);
 800c276:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
    const double effective_output_scale = static_cast<double>(input_scale) *
 800c27a:	ee20 0b09 	vmul.f64	d0, d0, d9
    QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
 800c27e:	ee80 0b08 	vdiv.f64	d0, d0, d8
 800c282:	f7ff fce5 	bl	800bc50 <_ZN6tflite18QuantizeMultiplierEdPlPi>
    per_channel_multiplier[i] = significand;
 800c286:	990e      	ldr	r1, [sp, #56]	@ 0x38
  for (int i = 0; i < num_channels; ++i) {
 800c288:	4554      	cmp	r4, sl
    per_channel_multiplier[i] = significand;
 800c28a:	f846 1f04 	str.w	r1, [r6, #4]!
    per_channel_shift[i] = channel_shift;
 800c28e:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c290:	f847 1f04 	str.w	r1, [r7, #4]!
  for (int i = 0; i < num_channels; ++i) {
 800c294:	d1e9      	bne.n	800c26a <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x202>
 800c296:	e77d      	b.n	800c194 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x12c>
                                     static_cast<double>(filter->params.scale);
 800c298:	ed96 7a03 	vldr	s14, [r6, #12]
  const double input_product_scale = static_cast<double>(input->params.scale) *
 800c29c:	edd4 7a03 	vldr	s15, [r4, #12]
  if (bias) {
 800c2a0:	f1bc 0f00 	cmp.w	ip, #0
 800c2a4:	d018      	beq.n	800c2d8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x270>
    const double bias_scale = static_cast<double>(bias->params.scale);
 800c2a6:	ed9c 6a03 	vldr	s12, [ip, #12]
                                     static_cast<double>(filter->params.scale);
 800c2aa:	eeb7 4ac7 	vcvt.f64.f32	d4, s14
  const double input_product_scale = static_cast<double>(input->params.scale) *
 800c2ae:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
    const double output_scale = static_cast<double>(output->params.scale);
 800c2b2:	ed92 5a03 	vldr	s10, [r2, #12]
    const double bias_scale = static_cast<double>(bias->params.scale);
 800c2b6:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
    const double output_scale = static_cast<double>(output->params.scale);
 800c2ba:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
    const double scale_diff = std::abs(input_product_scale - bias_scale);
 800c2be:	ee93 6b04 	vfnms.f64	d6, d3, d4
    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
 800c2c2:	ed9f 2b19 	vldr	d2, [pc, #100]	@ 800c328 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2c0>
 800c2c6:	eeb0 6bc6 	vabs.f64	d6, d6
 800c2ca:	ee86 4b05 	vdiv.f64	d4, d6, d5
 800c2ce:	eeb4 4bc2 	vcmpe.f64	d4, d2
 800c2d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2d6:	d81a      	bhi.n	800c30e <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2a6>
      static_cast<double>(input->params.scale * filter->params.scale);
 800c2d8:	ee67 7a87 	vmul.f32	s15, s15, s14
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 800c2dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c2e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2e4:	db18      	blt.n	800c318 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2b0>
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 800c2e6:	ed92 0a03 	vldr	s0, [r2, #12]
  const double input_product_scale =
 800c2ea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
    QuantizeMultiplier(real_multiplier, multiplier, &exponent);
 800c2ee:	a90f      	add	r1, sp, #60	@ 0x3c
 800c2f0:	9807      	ldr	r0, [sp, #28]
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 800c2f2:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 800c2f6:	9209      	str	r2, [sp, #36]	@ 0x24
    QuantizeMultiplier(real_multiplier, multiplier, &exponent);
 800c2f8:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800c2fc:	f7ff fca8 	bl	800bc50 <_ZN6tflite18QuantizeMultiplierEdPlPi>
    *shift = -exponent;
 800c300:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c302:	9a08      	ldr	r2, [sp, #32]
 800c304:	4249      	negs	r1, r1
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8 ||
 800c306:	7823      	ldrb	r3, [r4, #0]
    *shift = -exponent;
 800c308:	6011      	str	r1, [r2, #0]
 800c30a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c30c:	e74a      	b.n	800c1a4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x13c>
    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
 800c30e:	4915      	ldr	r1, [pc, #84]	@ (800c364 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2fc>)
 800c310:	f240 1343 	movw	r3, #323	@ 0x143
 800c314:	696c      	ldr	r4, [r5, #20]
 800c316:	e706      	b.n	800c126 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0xbe>
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 800c318:	4913      	ldr	r1, [pc, #76]	@ (800c368 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x300>)
 800c31a:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800c31e:	696c      	ldr	r4, [r5, #20]
 800c320:	e701      	b.n	800c126 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0xbe>
 800c322:	bf00      	nop
 800c324:	f3af 8000 	nop.w
 800c328:	47ae147b 	.word	0x47ae147b
 800c32c:	3f947ae1 	.word	0x3f947ae1
 800c330:	0802632c 	.word	0x0802632c
 800c334:	08026348 	.word	0x08026348
 800c338:	08026258 	.word	0x08026258
 800c33c:	08026310 	.word	0x08026310
 800c340:	08026364 	.word	0x08026364
 800c344:	080263b0 	.word	0x080263b0
 800c348:	08026288 	.word	0x08026288
 800c34c:	080263ec 	.word	0x080263ec
 800c350:	08026394 	.word	0x08026394
 800c354:	08026428 	.word	0x08026428
 800c358:	08026438 	.word	0x08026438
 800c35c:	08026380 	.word	0x08026380
 800c360:	0802645c 	.word	0x0802645c
 800c364:	080262a0 	.word	0x080262a0
 800c368:	080262c4 	.word	0x080262c4

0800c36c <_ZN6tflite26SingleArenaBufferAllocatorD1Ev>:
      sizeof(SingleArenaBufferAllocator), alignof(SingleArenaBufferAllocator));
  // Use the default copy constructor to populate internal states.
  return new (allocator_buffer) SingleArenaBufferAllocator(tmp);
}

SingleArenaBufferAllocator::~SingleArenaBufferAllocator() {}
 800c36c:	4770      	bx	lr
 800c36e:	bf00      	nop

0800c370 <_ZN6tflite26SingleArenaBufferAllocator14DeallocateTempEPh>:
  return aligned_result;
}

void SingleArenaBufferAllocator::DeallocateTemp(uint8_t* temp_buf) {
  temp_buffer_ptr_check_sum_ ^= (reinterpret_cast<intptr_t>(temp_buf));
  temp_buffer_count_--;
 800c370:	e9d0 2307 	ldrd	r2, r3, [r0, #28]
  temp_buffer_ptr_check_sum_ ^= (reinterpret_cast<intptr_t>(temp_buf));
 800c374:	4051      	eors	r1, r2
  temp_buffer_count_--;
 800c376:	3b01      	subs	r3, #1
 800c378:	e9c0 1307 	strd	r1, r3, [r0, #28]
}
 800c37c:	4770      	bx	lr
 800c37e:	bf00      	nop

0800c380 <_ZNK6tflite26SingleArenaBufferAllocator23GetOverlayMemoryAddressEv>:
  return kTfLiteOk;
}

uint8_t* SingleArenaBufferAllocator::GetOverlayMemoryAddress() const {
  return buffer_head_;
}
 800c380:	6880      	ldr	r0, [r0, #8]
 800c382:	4770      	bx	lr

0800c384 <_ZNK6tflite26SingleArenaBufferAllocator25GetNonPersistentUsedBytesEv>:

size_t SingleArenaBufferAllocator::GetNonPersistentUsedBytes() const {
  return std::max(head_ - buffer_head_, temp_ - buffer_head_);
 800c384:	6903      	ldr	r3, [r0, #16]
 800c386:	6982      	ldr	r2, [r0, #24]
 800c388:	6880      	ldr	r0, [r0, #8]
 800c38a:	4293      	cmp	r3, r2
 800c38c:	bf34      	ite	cc
 800c38e:	1a10      	subcc	r0, r2, r0
 800c390:	1a18      	subcs	r0, r3, r0
}
 800c392:	4770      	bx	lr

0800c394 <_ZNK6tflite26SingleArenaBufferAllocator22GetPersistentUsedBytesEv>:

size_t SingleArenaBufferAllocator::GetPersistentUsedBytes() const {
  return buffer_tail_ - tail_;
 800c394:	68c2      	ldr	r2, [r0, #12]
 800c396:	6940      	ldr	r0, [r0, #20]
}
 800c398:	1a10      	subs	r0, r2, r0
 800c39a:	4770      	bx	lr

0800c39c <_ZN6tflite26SingleArenaBufferAllocatorD0Ev>:
SingleArenaBufferAllocator::~SingleArenaBufferAllocator() {}
 800c39c:	b510      	push	{r4, lr}
 800c39e:	4604      	mov	r4, r0
 800c3a0:	2124      	movs	r1, #36	@ 0x24
 800c3a2:	f016 fa07 	bl	80227b4 <_ZdlPvj>
 800c3a6:	4620      	mov	r0, r4
 800c3a8:	bd10      	pop	{r4, pc}
 800c3aa:	bf00      	nop

0800c3ac <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj>:
                                                      size_t alignment) {
 800c3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3ae:	4604      	mov	r4, r0
 800c3b0:	460d      	mov	r5, r1
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800c3b2:	6880      	ldr	r0, [r0, #8]
 800c3b4:	4619      	mov	r1, r3
                                                      size_t alignment) {
 800c3b6:	461e      	mov	r6, r3
 800c3b8:	4617      	mov	r7, r2
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800c3ba:	f000 f9fd 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
  if (head_ != temp_ || resizable_buf != expect_resizable_buf) {
 800c3be:	6922      	ldr	r2, [r4, #16]
 800c3c0:	69a3      	ldr	r3, [r4, #24]
 800c3c2:	429a      	cmp	r2, r3
 800c3c4:	d103      	bne.n	800c3ce <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x22>
 800c3c6:	1b45      	subs	r5, r0, r5
 800c3c8:	bf18      	it	ne
 800c3ca:	2501      	movne	r5, #1
 800c3cc:	b125      	cbz	r5, 800c3d8 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x2c>
    MicroPrintf(
 800c3ce:	480c      	ldr	r0, [pc, #48]	@ (800c400 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x54>)
 800c3d0:	f002 ffc4 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800c3d4:	2001      	movs	r0, #1
}
 800c3d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
 800c3d8:	4631      	mov	r1, r6
 800c3da:	68a0      	ldr	r0, [r4, #8]
 800c3dc:	f000 f9ec 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
 800c3e0:	6962      	ldr	r2, [r4, #20]
 800c3e2:	1a12      	subs	r2, r2, r0
  if (available_memory < size) {
 800c3e4:	42ba      	cmp	r2, r7
 800c3e6:	d304      	bcc.n	800c3f2 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x46>
  head_ = aligned_result + size;
 800c3e8:	4407      	add	r7, r0
  return kTfLiteOk;
 800c3ea:	4628      	mov	r0, r5
  head_ = aligned_result + size;
 800c3ec:	6127      	str	r7, [r4, #16]
  temp_ = head_;
 800c3ee:	61a7      	str	r7, [r4, #24]
}
 800c3f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    MicroPrintf(
 800c3f2:	1abb      	subs	r3, r7, r2
 800c3f4:	4639      	mov	r1, r7
 800c3f6:	4803      	ldr	r0, [pc, #12]	@ (800c404 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x58>)
 800c3f8:	f002 ffb0 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800c3fc:	e7ea      	b.n	800c3d4 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x28>
 800c3fe:	bf00      	nop
 800c400:	0802649c 	.word	0x0802649c
 800c404:	0802650c 	.word	0x0802650c

0800c408 <_ZN6tflite26SingleArenaBufferAllocator12AllocateTempEjj>:
                                                  size_t alignment) {
 800c408:	b538      	push	{r3, r4, r5, lr}
 800c40a:	4604      	mov	r4, r0
 800c40c:	460d      	mov	r5, r1
  uint8_t* const aligned_result = AlignPointerUp(temp_, alignment);
 800c40e:	6980      	ldr	r0, [r0, #24]
 800c410:	4611      	mov	r1, r2
 800c412:	f000 f9d1 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
 800c416:	6962      	ldr	r2, [r4, #20]
 800c418:	1a12      	subs	r2, r2, r0
  if (available_memory < size) {
 800c41a:	42aa      	cmp	r2, r5
 800c41c:	d308      	bcc.n	800c430 <_ZN6tflite26SingleArenaBufferAllocator12AllocateTempEjj+0x28>
  temp_ = aligned_result + size;
 800c41e:	4405      	add	r5, r0
  temp_buffer_count_++;
 800c420:	e9d4 2307 	ldrd	r2, r3, [r4, #28]
  temp_buffer_ptr_check_sum_ ^= (reinterpret_cast<intptr_t>(aligned_result));
 800c424:	4042      	eors	r2, r0
  temp_buffer_count_++;
 800c426:	3301      	adds	r3, #1
  temp_buffer_ptr_check_sum_ ^= (reinterpret_cast<intptr_t>(aligned_result));
 800c428:	e9c4 5206 	strd	r5, r2, [r4, #24]
  temp_buffer_count_++;
 800c42c:	6223      	str	r3, [r4, #32]
}
 800c42e:	bd38      	pop	{r3, r4, r5, pc}
    MicroPrintf(
 800c430:	1aab      	subs	r3, r5, r2
 800c432:	4629      	mov	r1, r5
 800c434:	4802      	ldr	r0, [pc, #8]	@ (800c440 <_ZN6tflite26SingleArenaBufferAllocator12AllocateTempEjj+0x38>)
 800c436:	f002 ff91 	bl	800f35c <_Z11MicroPrintfPKcz>
    return nullptr;
 800c43a:	2000      	movs	r0, #0
}
 800c43c:	bd38      	pop	{r3, r4, r5, pc}
 800c43e:	bf00      	nop
 800c440:	08026550 	.word	0x08026550

0800c444 <_ZN6tflite26SingleArenaBufferAllocator20IsAllTempDeallocatedEv>:
  if (temp_buffer_count_ != 0 || temp_buffer_ptr_check_sum_ != 0) {
 800c444:	e9d0 2107 	ldrd	r2, r1, [r0, #28]
bool SingleArenaBufferAllocator::IsAllTempDeallocated() {
 800c448:	b508      	push	{r3, lr}
  if (temp_buffer_count_ != 0 || temp_buffer_ptr_check_sum_ != 0) {
 800c44a:	ea51 0302 	orrs.w	r3, r1, r2
 800c44e:	d101      	bne.n	800c454 <_ZN6tflite26SingleArenaBufferAllocator20IsAllTempDeallocatedEv+0x10>
  return true;
 800c450:	2001      	movs	r0, #1
}
 800c452:	bd08      	pop	{r3, pc}
    MicroPrintf(
 800c454:	fab2 f282 	clz	r2, r2
 800c458:	4802      	ldr	r0, [pc, #8]	@ (800c464 <_ZN6tflite26SingleArenaBufferAllocator20IsAllTempDeallocatedEv+0x20>)
 800c45a:	0952      	lsrs	r2, r2, #5
 800c45c:	f002 ff7e 	bl	800f35c <_Z11MicroPrintfPKcz>
    return false;
 800c460:	2000      	movs	r0, #0
}
 800c462:	bd08      	pop	{r3, pc}
 800c464:	0802659c 	.word	0x0802659c

0800c468 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj>:
    size_t size, size_t alignment) {
 800c468:	b538      	push	{r3, r4, r5, lr}
 800c46a:	4604      	mov	r4, r0
 800c46c:	460d      	mov	r5, r1
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
 800c46e:	6940      	ldr	r0, [r0, #20]
 800c470:	4611      	mov	r1, r2
 800c472:	1b40      	subs	r0, r0, r5
 800c474:	f000 f9a8 	bl	800c7c8 <_ZN6tflite16AlignPointerDownEPhj>
  if (aligned_result < head_) {
 800c478:	6923      	ldr	r3, [r4, #16]
 800c47a:	4283      	cmp	r3, r0
 800c47c:	d801      	bhi.n	800c482 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x1a>
  tail_ = aligned_result;
 800c47e:	6160      	str	r0, [r4, #20]
}
 800c480:	bd38      	pop	{r3, r4, r5, pc}
    const size_t missing_memory = head_ - aligned_result;
 800c482:	1a1b      	subs	r3, r3, r0
    MicroPrintf(
 800c484:	4629      	mov	r1, r5
 800c486:	4803      	ldr	r0, [pc, #12]	@ (800c494 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x2c>)
 800c488:	1aea      	subs	r2, r5, r3
 800c48a:	f002 ff67 	bl	800f35c <_Z11MicroPrintfPKcz>
    return nullptr;
 800c48e:	2000      	movs	r0, #0
}
 800c490:	bd38      	pop	{r3, r4, r5, pc}
 800c492:	bf00      	nop
 800c494:	080265e0 	.word	0x080265e0

0800c498 <_ZNK6tflite26SingleArenaBufferAllocator18GetAvailableMemoryEj>:

size_t SingleArenaBufferAllocator::GetAvailableMemory(size_t alignment) const {
 800c498:	b538      	push	{r3, r4, r5, lr}
 800c49a:	4604      	mov	r4, r0
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
 800c49c:	6980      	ldr	r0, [r0, #24]
size_t SingleArenaBufferAllocator::GetAvailableMemory(size_t alignment) const {
 800c49e:	460d      	mov	r5, r1
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
 800c4a0:	f000 f98a 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
 800c4a4:	4603      	mov	r3, r0
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
 800c4a6:	6960      	ldr	r0, [r4, #20]
 800c4a8:	4629      	mov	r1, r5
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
 800c4aa:	461c      	mov	r4, r3
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
 800c4ac:	f000 f98c 	bl	800c7c8 <_ZN6tflite16AlignPointerDownEPhj>
  return aligned_tail - aligned_temp;
}
 800c4b0:	1b00      	subs	r0, r0, r4
 800c4b2:	bd38      	pop	{r3, r4, r5, pc}

0800c4b4 <_ZThn4_N6tflite26SingleArenaBufferAllocatorD1Ev>:
 public:
  // TODO(b/157615197): Cleanup constructors/destructor and use factory
  // functions.
  SingleArenaBufferAllocator(uint8_t* buffer_head, uint8_t* buffer_tail);
  SingleArenaBufferAllocator(uint8_t* buffer, size_t buffer_size);
  virtual ~SingleArenaBufferAllocator();
 800c4b4:	3804      	subs	r0, #4
 800c4b6:	4770      	bx	lr

0800c4b8 <_ZThn4_NK6tflite26SingleArenaBufferAllocator22GetPersistentUsedBytesEv>:

  // Returns the size of the head section in bytes.
  size_t GetNonPersistentUsedBytes() const override;

  // Returns the size of all allocations in the tail section in bytes.
  size_t GetPersistentUsedBytes() const override;
 800c4b8:	6882      	ldr	r2, [r0, #8]
 800c4ba:	6900      	ldr	r0, [r0, #16]
 800c4bc:	1a10      	subs	r0, r2, r0
 800c4be:	4770      	bx	lr

0800c4c0 <_ZThn4_N6tflite26SingleArenaBufferAllocatorD0Ev>:
  virtual ~SingleArenaBufferAllocator();
 800c4c0:	b510      	push	{r4, lr}
 800c4c2:	1f04      	subs	r4, r0, #4
 800c4c4:	2124      	movs	r1, #36	@ 0x24
 800c4c6:	4620      	mov	r0, r4
 800c4c8:	f016 f974 	bl	80227b4 <_ZdlPvj>
 800c4cc:	4620      	mov	r0, r4
 800c4ce:	bd10      	pop	{r4, pc}

0800c4d0 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv>:
  if (!IsAllTempDeallocated()) {
 800c4d0:	6803      	ldr	r3, [r0, #0]
 800c4d2:	4a0f      	ldr	r2, [pc, #60]	@ (800c510 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x40>)
 800c4d4:	691b      	ldr	r3, [r3, #16]
 800c4d6:	4293      	cmp	r3, r2
TfLiteStatus SingleArenaBufferAllocator::ResetTempAllocations() {
 800c4d8:	b510      	push	{r4, lr}
 800c4da:	4604      	mov	r4, r0
 800c4dc:	d113      	bne.n	800c506 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x36>
  if (temp_buffer_count_ != 0 || temp_buffer_ptr_check_sum_ != 0) {
 800c4de:	e9d0 2107 	ldrd	r2, r1, [r0, #28]
 800c4e2:	ea51 0302 	orrs.w	r3, r1, r2
 800c4e6:	d103      	bne.n	800c4f0 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x20>
  temp_ = head_;
 800c4e8:	6923      	ldr	r3, [r4, #16]
  return kTfLiteOk;
 800c4ea:	2000      	movs	r0, #0
  temp_ = head_;
 800c4ec:	61a3      	str	r3, [r4, #24]
}
 800c4ee:	bd10      	pop	{r4, pc}
    MicroPrintf(
 800c4f0:	fab2 f282 	clz	r2, r2
 800c4f4:	4807      	ldr	r0, [pc, #28]	@ (800c514 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x44>)
 800c4f6:	0952      	lsrs	r2, r2, #5
 800c4f8:	f002 ff30 	bl	800f35c <_Z11MicroPrintfPKcz>
    MicroPrintf(
 800c4fc:	4806      	ldr	r0, [pc, #24]	@ (800c518 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x48>)
 800c4fe:	f002 ff2d 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800c502:	2001      	movs	r0, #1
}
 800c504:	bd10      	pop	{r4, pc}
  if (!IsAllTempDeallocated()) {
 800c506:	4798      	blx	r3
 800c508:	2800      	cmp	r0, #0
 800c50a:	d1ed      	bne.n	800c4e8 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x18>
 800c50c:	e7f6      	b.n	800c4fc <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x2c>
 800c50e:	bf00      	nop
 800c510:	0800c445 	.word	0x0800c445
 800c514:	0802659c 	.word	0x0802659c
 800c518:	0802662c 	.word	0x0802662c

0800c51c <_ZThn4_N6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj>:
  virtual uint8_t* AllocatePersistentBuffer(size_t size,
 800c51c:	b538      	push	{r3, r4, r5, lr}
 800c51e:	4604      	mov	r4, r0
 800c520:	460d      	mov	r5, r1
 800c522:	6900      	ldr	r0, [r0, #16]
 800c524:	4611      	mov	r1, r2
 800c526:	1b40      	subs	r0, r0, r5
 800c528:	f000 f94e 	bl	800c7c8 <_ZN6tflite16AlignPointerDownEPhj>
 800c52c:	68e3      	ldr	r3, [r4, #12]
 800c52e:	4298      	cmp	r0, r3
 800c530:	d301      	bcc.n	800c536 <_ZThn4_N6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x1a>
 800c532:	6120      	str	r0, [r4, #16]
 800c534:	bd38      	pop	{r3, r4, r5, pc}
 800c536:	1a1b      	subs	r3, r3, r0
 800c538:	4629      	mov	r1, r5
 800c53a:	4803      	ldr	r0, [pc, #12]	@ (800c548 <_ZThn4_N6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x2c>)
 800c53c:	1aea      	subs	r2, r5, r3
 800c53e:	f002 ff0d 	bl	800f35c <_Z11MicroPrintfPKcz>
 800c542:	2000      	movs	r0, #0
 800c544:	bd38      	pop	{r3, r4, r5, pc}
 800c546:	bf00      	nop
 800c548:	080265e0 	.word	0x080265e0

0800c54c <_ZN6tflite26SingleArenaBufferAllocator25DeallocateResizableBufferEPh>:
  return ResizeBuffer(resizable_buf, 0, 1);
 800c54c:	6803      	ldr	r3, [r0, #0]
    uint8_t* resizable_buf) {
 800c54e:	b570      	push	{r4, r5, r6, lr}
  return ResizeBuffer(resizable_buf, 0, 1);
 800c550:	69de      	ldr	r6, [r3, #28]
 800c552:	4b12      	ldr	r3, [pc, #72]	@ (800c59c <_ZN6tflite26SingleArenaBufferAllocator25DeallocateResizableBufferEPh+0x50>)
 800c554:	429e      	cmp	r6, r3
 800c556:	d112      	bne.n	800c57e <_ZN6tflite26SingleArenaBufferAllocator25DeallocateResizableBufferEPh+0x32>
 800c558:	4604      	mov	r4, r0
 800c55a:	460d      	mov	r5, r1
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800c55c:	6880      	ldr	r0, [r0, #8]
 800c55e:	2101      	movs	r1, #1
 800c560:	f000 f92a 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
  if (head_ != temp_ || resizable_buf != expect_resizable_buf) {
 800c564:	6922      	ldr	r2, [r4, #16]
 800c566:	69a3      	ldr	r3, [r4, #24]
 800c568:	429a      	cmp	r2, r3
 800c56a:	d103      	bne.n	800c574 <_ZN6tflite26SingleArenaBufferAllocator25DeallocateResizableBufferEPh+0x28>
 800c56c:	1a2d      	subs	r5, r5, r0
 800c56e:	bf18      	it	ne
 800c570:	2501      	movne	r5, #1
 800c572:	b155      	cbz	r5, 800c58a <_ZN6tflite26SingleArenaBufferAllocator25DeallocateResizableBufferEPh+0x3e>
    MicroPrintf(
 800c574:	480a      	ldr	r0, [pc, #40]	@ (800c5a0 <_ZN6tflite26SingleArenaBufferAllocator25DeallocateResizableBufferEPh+0x54>)
 800c576:	f002 fef1 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800c57a:	2001      	movs	r0, #1
}
 800c57c:	bd70      	pop	{r4, r5, r6, pc}
  return ResizeBuffer(resizable_buf, 0, 1);
 800c57e:	46b4      	mov	ip, r6
 800c580:	2301      	movs	r3, #1
 800c582:	2200      	movs	r2, #0
}
 800c584:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return ResizeBuffer(resizable_buf, 0, 1);
 800c588:	4760      	bx	ip
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
 800c58a:	2101      	movs	r1, #1
 800c58c:	68a0      	ldr	r0, [r4, #8]
 800c58e:	f000 f913 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
 800c592:	4603      	mov	r3, r0
  return kTfLiteOk;
 800c594:	4628      	mov	r0, r5
  head_ = aligned_result + size;
 800c596:	6123      	str	r3, [r4, #16]
  temp_ = head_;
 800c598:	61a3      	str	r3, [r4, #24]
}
 800c59a:	bd70      	pop	{r4, r5, r6, pc}
 800c59c:	0800c3ad 	.word	0x0800c3ad
 800c5a0:	0802649c 	.word	0x0802649c

0800c5a4 <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj>:
    size_t size, size_t alignment) {
 800c5a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5a8:	4604      	mov	r4, r0
 800c5aa:	460f      	mov	r7, r1
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800c5ac:	6880      	ldr	r0, [r0, #8]
 800c5ae:	4611      	mov	r1, r2
    size_t size, size_t alignment) {
 800c5b0:	4615      	mov	r5, r2
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800c5b2:	f000 f901 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
  return ResizeBuffer(expect_resizable_buf, size, alignment);
 800c5b6:	6823      	ldr	r3, [r4, #0]
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800c5b8:	4606      	mov	r6, r0
  return ResizeBuffer(expect_resizable_buf, size, alignment);
 800c5ba:	f8d3 e01c 	ldr.w	lr, [r3, #28]
 800c5be:	4b18      	ldr	r3, [pc, #96]	@ (800c620 <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x7c>)
 800c5c0:	459e      	cmp	lr, r3
 800c5c2:	d111      	bne.n	800c5e8 <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x44>
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800c5c4:	4629      	mov	r1, r5
 800c5c6:	68a0      	ldr	r0, [r4, #8]
 800c5c8:	f000 f8f6 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
  if (head_ != temp_ || resizable_buf != expect_resizable_buf) {
 800c5cc:	6922      	ldr	r2, [r4, #16]
 800c5ce:	69a3      	ldr	r3, [r4, #24]
 800c5d0:	429a      	cmp	r2, r3
 800c5d2:	d103      	bne.n	800c5dc <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x38>
 800c5d4:	1a36      	subs	r6, r6, r0
 800c5d6:	bf18      	it	ne
 800c5d8:	2601      	movne	r6, #1
 800c5da:	b16e      	cbz	r6, 800c5f8 <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x54>
    MicroPrintf(
 800c5dc:	4811      	ldr	r0, [pc, #68]	@ (800c624 <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x80>)
 800c5de:	f002 febd 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800c5e2:	2001      	movs	r0, #1
}
 800c5e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ResizeBuffer(expect_resizable_buf, size, alignment);
 800c5e8:	462b      	mov	r3, r5
 800c5ea:	463a      	mov	r2, r7
 800c5ec:	4601      	mov	r1, r0
 800c5ee:	46f4      	mov	ip, lr
 800c5f0:	4620      	mov	r0, r4
}
 800c5f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return ResizeBuffer(expect_resizable_buf, size, alignment);
 800c5f6:	4760      	bx	ip
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
 800c5f8:	4629      	mov	r1, r5
 800c5fa:	68a0      	ldr	r0, [r4, #8]
 800c5fc:	f000 f8dc 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
 800c600:	6962      	ldr	r2, [r4, #20]
 800c602:	1a12      	subs	r2, r2, r0
  if (available_memory < size) {
 800c604:	4297      	cmp	r7, r2
 800c606:	d805      	bhi.n	800c614 <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x70>
  head_ = aligned_result + size;
 800c608:	4407      	add	r7, r0
  return kTfLiteOk;
 800c60a:	4630      	mov	r0, r6
  head_ = aligned_result + size;
 800c60c:	6127      	str	r7, [r4, #16]
  temp_ = head_;
 800c60e:	61a7      	str	r7, [r4, #24]
}
 800c610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MicroPrintf(
 800c614:	1abb      	subs	r3, r7, r2
 800c616:	4639      	mov	r1, r7
 800c618:	4803      	ldr	r0, [pc, #12]	@ (800c628 <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x84>)
 800c61a:	f002 fe9f 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800c61e:	e7e0      	b.n	800c5e2 <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x3e>
 800c620:	0800c3ad 	.word	0x0800c3ad
 800c624:	0802649c 	.word	0x0802649c
 800c628:	0802650c 	.word	0x0802650c

0800c62c <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj>:
                                                             size_t alignment) {
 800c62c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c630:	4604      	mov	r4, r0
 800c632:	460f      	mov	r7, r1
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800c634:	6880      	ldr	r0, [r0, #8]
 800c636:	4611      	mov	r1, r2
                                                             size_t alignment) {
 800c638:	4615      	mov	r5, r2
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800c63a:	f000 f8bd 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
  if (ResizeBuffer(expect_resizable_buf, size, alignment) == kTfLiteOk) {
 800c63e:	6823      	ldr	r3, [r4, #0]
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800c640:	4606      	mov	r6, r0
  if (ResizeBuffer(expect_resizable_buf, size, alignment) == kTfLiteOk) {
 800c642:	f8d3 801c 	ldr.w	r8, [r3, #28]
 800c646:	4b19      	ldr	r3, [pc, #100]	@ (800c6ac <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x80>)
 800c648:	4598      	cmp	r8, r3
 800c64a:	d110      	bne.n	800c66e <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x42>
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800c64c:	4629      	mov	r1, r5
 800c64e:	68a0      	ldr	r0, [r4, #8]
 800c650:	f000 f8b2 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
  if (head_ != temp_ || resizable_buf != expect_resizable_buf) {
 800c654:	6922      	ldr	r2, [r4, #16]
 800c656:	69a3      	ldr	r3, [r4, #24]
 800c658:	429a      	cmp	r2, r3
 800c65a:	d101      	bne.n	800c660 <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x34>
 800c65c:	4286      	cmp	r6, r0
 800c65e:	d010      	beq.n	800c682 <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x56>
    MicroPrintf(
 800c660:	4813      	ldr	r0, [pc, #76]	@ (800c6b0 <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x84>)
 800c662:	f002 fe7b 	bl	800f35c <_Z11MicroPrintfPKcz>
  return nullptr;
 800c666:	2600      	movs	r6, #0
}
 800c668:	4630      	mov	r0, r6
 800c66a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (ResizeBuffer(expect_resizable_buf, size, alignment) == kTfLiteOk) {
 800c66e:	462b      	mov	r3, r5
 800c670:	463a      	mov	r2, r7
 800c672:	4620      	mov	r0, r4
 800c674:	4631      	mov	r1, r6
 800c676:	47c0      	blx	r8
 800c678:	2800      	cmp	r0, #0
 800c67a:	d1f4      	bne.n	800c666 <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x3a>
}
 800c67c:	4630      	mov	r0, r6
 800c67e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
 800c682:	4629      	mov	r1, r5
 800c684:	68a0      	ldr	r0, [r4, #8]
 800c686:	f000 f897 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
 800c68a:	6962      	ldr	r2, [r4, #20]
 800c68c:	1a12      	subs	r2, r2, r0
  if (available_memory < size) {
 800c68e:	4297      	cmp	r7, r2
 800c690:	d805      	bhi.n	800c69e <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x72>
  head_ = aligned_result + size;
 800c692:	4438      	add	r0, r7
 800c694:	6120      	str	r0, [r4, #16]
  temp_ = head_;
 800c696:	61a0      	str	r0, [r4, #24]
}
 800c698:	4630      	mov	r0, r6
 800c69a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MicroPrintf(
 800c69e:	1abb      	subs	r3, r7, r2
 800c6a0:	4639      	mov	r1, r7
 800c6a2:	4804      	ldr	r0, [pc, #16]	@ (800c6b4 <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x88>)
 800c6a4:	f002 fe5a 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800c6a8:	e7dd      	b.n	800c666 <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x3a>
 800c6aa:	bf00      	nop
 800c6ac:	0800c3ad 	.word	0x0800c3ad
 800c6b0:	0802649c 	.word	0x0802649c
 800c6b4:	0802650c 	.word	0x0802650c

0800c6b8 <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj>:
    uint8_t* buffer_head, size_t buffer_size) {
 800c6b8:	b538      	push	{r3, r4, r5, lr}
  TFLITE_DCHECK(buffer_head != nullptr);
 800c6ba:	b1b0      	cbz	r0, 800c6ea <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj+0x32>
    : SingleArenaBufferAllocator(buffer, buffer + buffer_size) {}
 800c6bc:	1845      	adds	r5, r0, r1
 800c6be:	4604      	mov	r4, r0
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
 800c6c0:	2104      	movs	r1, #4
 800c6c2:	f1a5 0024 	sub.w	r0, r5, #36	@ 0x24
 800c6c6:	f000 f87f 	bl	800c7c8 <_ZN6tflite16AlignPointerDownEPhj>
  if (aligned_result < head_) {
 800c6ca:	4284      	cmp	r4, r0
 800c6cc:	d80f      	bhi.n	800c6ee <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj+0x36>
class SingleArenaBufferAllocator : public INonPersistentBufferAllocator,
 800c6ce:	4a0d      	ldr	r2, [pc, #52]	@ (800c704 <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj+0x4c>)
 800c6d0:	60c5      	str	r5, [r0, #12]
 800c6d2:	f102 0144 	add.w	r1, r2, #68	@ 0x44
 800c6d6:	6002      	str	r2, [r0, #0]
 800c6d8:	2200      	movs	r2, #0
 800c6da:	6084      	str	r4, [r0, #8]
 800c6dc:	6104      	str	r4, [r0, #16]
 800c6de:	6041      	str	r1, [r0, #4]
 800c6e0:	e9c0 0405 	strd	r0, r4, [r0, #20]
 800c6e4:	e9c0 2207 	strd	r2, r2, [r0, #28]
}
 800c6e8:	bd38      	pop	{r3, r4, r5, pc}
  TFLITE_DCHECK(buffer_head != nullptr);
 800c6ea:	f016 f93d 	bl	8022968 <abort>
    const size_t missing_memory = head_ - aligned_result;
 800c6ee:	1a23      	subs	r3, r4, r0
    MicroPrintf(
 800c6f0:	2124      	movs	r1, #36	@ 0x24
 800c6f2:	4805      	ldr	r0, [pc, #20]	@ (800c708 <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj+0x50>)
 800c6f4:	1aca      	subs	r2, r1, r3
 800c6f6:	f002 fe31 	bl	800f35c <_Z11MicroPrintfPKcz>
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	4a01      	ldr	r2, [pc, #4]	@ (800c704 <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj+0x4c>)
 800c6fe:	601a      	str	r2, [r3, #0]
 800c700:	deff      	udf	#255	@ 0xff
 800c702:	bf00      	nop
 800c704:	08030130 	.word	0x08030130
 800c708:	080265e0 	.word	0x080265e0

0800c70c <DebugLog>:

void RegisterDebugLogCallback(void (*cb)(const char* s)) {
  debug_log_callback = cb;
}

void DebugLog(const char* format, va_list args) {
 800c70c:	b500      	push	{lr}
 800c70e:	b0c1      	sub	sp, #260	@ 0x104
 800c710:	460b      	mov	r3, r1
 800c712:	4602      	mov	r2, r0
#ifndef TF_LITE_STRIP_ERROR_STRINGS
  constexpr int kMaxLogLen = 256;
  char log_buffer[kMaxLogLen];

  vsnprintf(log_buffer, kMaxLogLen, format, args);
 800c714:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c718:	4668      	mov	r0, sp
 800c71a:	f016 ffe7 	bl	80236ec <vsniprintf>
  if (debug_log_callback != nullptr) {
 800c71e:	4b04      	ldr	r3, [pc, #16]	@ (800c730 <DebugLog+0x24>)
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	b10b      	cbz	r3, 800c728 <DebugLog+0x1c>
    debug_log_callback(s);
 800c724:	4668      	mov	r0, sp
 800c726:	4798      	blx	r3
  InvokeDebugLogCallback(log_buffer);
#endif
}
 800c728:	b041      	add	sp, #260	@ 0x104
 800c72a:	f85d fb04 	ldr.w	pc, [sp], #4
 800c72e:	bf00      	nop
 800c730:	24000084 	.word	0x24000084

0800c734 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>:
    return data_ - ReadScalar<soffset_t>(data_);
 800c734:	6803      	ldr	r3, [r0, #0]
 800c736:	1ac3      	subs	r3, r0, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c738:	881a      	ldrh	r2, [r3, #0]
 800c73a:	2a0a      	cmp	r2, #10
 800c73c:	d905      	bls.n	800c74a <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x16>
 800c73e:	895b      	ldrh	r3, [r3, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c740:	b11b      	cbz	r3, 800c74a <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x16>
    auto p = data_ + field_offset;
 800c742:	18c2      	adds	r2, r0, r3
  SizeT size() const { return EndianScalar(length_); }
 800c744:	58c3      	ldr	r3, [r0, r3]
 800c746:	58d0      	ldr	r0, [r2, r3]
}

// TODO(b/192589496): Ops must always be there. Remove this function when fixed
uint32_t NumSubgraphOperators(const SubGraph* subgraph) {
  if (subgraph->operators() != nullptr) {
    return subgraph->operators()->size();
 800c748:	4770      	bx	lr
  } else {
    return 0;
 800c74a:	2000      	movs	r0, #0
 800c74c:	4770      	bx	lr
 800c74e:	bf00      	nop

0800c750 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>:
  }
}
// TODO(b/192589496): Ops must always be there. Remove this function when fixed
uint32_t NumSubgraphOperators(const Model* model, int subgraph_idx) {
 800c750:	b508      	push	{r3, lr}
    return data_ - ReadScalar<soffset_t>(data_);
 800c752:	6803      	ldr	r3, [r0, #0]
 800c754:	1ac3      	subs	r3, r0, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c756:	881a      	ldrh	r2, [r3, #0]
 800c758:	2a08      	cmp	r2, #8
 800c75a:	d920      	bls.n	800c79e <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x4e>
 800c75c:	891a      	ldrh	r2, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c75e:	b1f2      	cbz	r2, 800c79e <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x4e>
    auto p = data_ + field_offset;
 800c760:	1883      	adds	r3, r0, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c762:	5882      	ldr	r2, [r0, r2]
    FLATBUFFERS_ASSERT(i < size());
 800c764:	5898      	ldr	r0, [r3, r2]
 800c766:	4413      	add	r3, r2
 800c768:	4281      	cmp	r1, r0
 800c76a:	d212      	bcs.n	800c792 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x42>
    const uint8_t *const offset_location = p + i * element_stride;
 800c76c:	3101      	adds	r1, #1
 800c76e:	eb03 0281 	add.w	r2, r3, r1, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800c772:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c776:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800c778:	58d3      	ldr	r3, [r2, r3]
 800c77a:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c77c:	881a      	ldrh	r2, [r3, #0]
 800c77e:	2a0a      	cmp	r2, #10
 800c780:	d905      	bls.n	800c78e <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x3e>
 800c782:	8958      	ldrh	r0, [r3, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c784:	b110      	cbz	r0, 800c78c <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x3c>
    auto p = data_ + field_offset;
 800c786:	180a      	adds	r2, r1, r0
  SizeT size() const { return EndianScalar(length_); }
 800c788:	580b      	ldr	r3, [r1, r0]
 800c78a:	58d0      	ldr	r0, [r2, r3]
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
  return NumSubgraphOperators(subgraph);
}
 800c78c:	bd08      	pop	{r3, pc}
    return 0;
 800c78e:	2000      	movs	r0, #0
}
 800c790:	bd08      	pop	{r3, pc}
    FLATBUFFERS_ASSERT(i < size());
 800c792:	4b04      	ldr	r3, [pc, #16]	@ (800c7a4 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x54>)
 800c794:	21b0      	movs	r1, #176	@ 0xb0
 800c796:	4a04      	ldr	r2, [pc, #16]	@ (800c7a8 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x58>)
 800c798:	4804      	ldr	r0, [pc, #16]	@ (800c7ac <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x5c>)
 800c79a:	f016 f8ed 	bl	8022978 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800c79e:	2300      	movs	r3, #0
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	deff      	udf	#255	@ 0xff
 800c7a4:	08025f9c 	.word	0x08025f9c
 800c7a8:	08026674 	.word	0x08026674
 800c7ac:	0802604c 	.word	0x0802604c

0800c7b0 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>:
  // layout as flatbuffers:Vector<int32_t>, so we can reinterpret_cast the
  // flatbuffer vector and avoid a copy and malloc.
  // TODO(b/188459715): audit this usage of const_cast.
  return const_cast<TfLiteIntArray*>(
      reinterpret_cast<const TfLiteIntArray*>(flatbuffer_array));
}
 800c7b0:	4770      	bx	lr
 800c7b2:	bf00      	nop

0800c7b4 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIfmEE>:

TfLiteFloatArray* FlatBufferVectorToTfLiteTypeArray(
 800c7b4:	4770      	bx	lr
 800c7b6:	bf00      	nop

0800c7b8 <_ZN6tflite14AlignPointerUpEPhj>:
namespace tflite {

uint8_t* AlignPointerUp(uint8_t* data, size_t alignment) {
  std::uintptr_t data_as_uintptr_t = reinterpret_cast<std::uintptr_t>(data);
  uint8_t* aligned_result = reinterpret_cast<uint8_t*>(
      ((data_as_uintptr_t + (alignment - 1)) / alignment) * alignment);
 800c7b8:	1e4b      	subs	r3, r1, #1
 800c7ba:	4418      	add	r0, r3
 800c7bc:	fbb0 f0f1 	udiv	r0, r0, r1
  return aligned_result;
}
 800c7c0:	fb01 f000 	mul.w	r0, r1, r0
 800c7c4:	4770      	bx	lr
 800c7c6:	bf00      	nop

0800c7c8 <_ZN6tflite16AlignPointerDownEPhj>:

uint8_t* AlignPointerDown(uint8_t* data, size_t alignment) {
  std::uintptr_t data_as_uintptr_t = reinterpret_cast<std::uintptr_t>(data);
  uint8_t* aligned_result =
      reinterpret_cast<uint8_t*>((data_as_uintptr_t / alignment) * alignment);
 800c7c8:	fbb0 f0f1 	udiv	r0, r0, r1
  return aligned_result;
}
 800c7cc:	fb01 f000 	mul.w	r0, r1, r0
 800c7d0:	4770      	bx	lr
 800c7d2:	bf00      	nop

0800c7d4 <_ZN6tflite11AlignSizeUpEjj>:

size_t AlignSizeUp(size_t size, size_t alignment) {
  size_t aligned_size = (((size + (alignment - 1)) / alignment) * alignment);
 800c7d4:	1e43      	subs	r3, r0, #1
 800c7d6:	440b      	add	r3, r1
 800c7d8:	fbb3 f3f1 	udiv	r3, r3, r1
  return aligned_size;
}
 800c7dc:	fb01 f003 	mul.w	r0, r1, r3
 800c7e0:	4770      	bx	lr
 800c7e2:	bf00      	nop

0800c7e4 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>:

TfLiteStatus TfLiteTypeSizeOf(TfLiteType type, size_t* size) {
  switch (type) {
 800c7e4:	2813      	cmp	r0, #19
 800c7e6:	d82a      	bhi.n	800c83e <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x5a>
 800c7e8:	2809      	cmp	r0, #9
 800c7ea:	d909      	bls.n	800c800 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x1c>
 800c7ec:	380a      	subs	r0, #10
 800c7ee:	2809      	cmp	r0, #9
 800c7f0:	d825      	bhi.n	800c83e <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x5a>
 800c7f2:	e8df f000 	tbb	[pc, r0]
 800c7f6:	1b12      	.short	0x1b12
 800c7f8:	24171b21 	.word	0x24171b21
 800c7fc:	121e1217 	.word	0x121e1217
 800c800:	2802      	cmp	r0, #2
 800c802:	d90e      	bls.n	800c822 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x3e>
 800c804:	2301      	movs	r3, #1
 800c806:	fa03 f200 	lsl.w	r2, r3, r0
 800c80a:	f412 7f12 	tst.w	r2, #584	@ 0x248
 800c80e:	d110      	bne.n	800c832 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x4e>
 800c810:	f412 7f88 	tst.w	r2, #272	@ 0x110
 800c814:	d10a      	bne.n	800c82c <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x48>
 800c816:	2807      	cmp	r0, #7
 800c818:	d111      	bne.n	800c83e <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x5a>
    case kTfLiteFloat16:
      *size = sizeof(int16_t);
 800c81a:	2302      	movs	r3, #2
 800c81c:	600b      	str	r3, [r1, #0]
      *size = sizeof(int8_t);
      break;
    default:
      return kTfLiteError;
  }
  return kTfLiteOk;
 800c81e:	2000      	movs	r0, #0
 800c820:	4770      	bx	lr
  switch (type) {
 800c822:	b160      	cbz	r0, 800c83e <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x5a>
      *size = sizeof(float);
 800c824:	2304      	movs	r3, #4
  return kTfLiteOk;
 800c826:	2000      	movs	r0, #0
      *size = sizeof(float);
 800c828:	600b      	str	r3, [r1, #0]
      break;
 800c82a:	4770      	bx	lr
      *size = sizeof(double);
 800c82c:	2308      	movs	r3, #8
 800c82e:	600b      	str	r3, [r1, #0]
      break;
 800c830:	e7f5      	b.n	800c81e <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x3a>
      *size = sizeof(uint8_t);
 800c832:	2301      	movs	r3, #1
 800c834:	600b      	str	r3, [r1, #0]
      break;
 800c836:	e7f2      	b.n	800c81e <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x3a>
      *size = sizeof(double) * 2;
 800c838:	2310      	movs	r3, #16
 800c83a:	600b      	str	r3, [r1, #0]
      break;
 800c83c:	e7ef      	b.n	800c81e <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x3a>
  switch (type) {
 800c83e:	2001      	movs	r0, #1
 800c840:	4770      	bx	lr
 800c842:	bf00      	nop

0800c844 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_>:
}

TfLiteStatus BytesRequiredForTensor(const tflite::Tensor& flatbuffer_tensor,
                                    size_t* bytes, size_t* type_size) {
 800c844:	b570      	push	{r4, r5, r6, lr}
 800c846:	460e      	mov	r6, r1
    return data_ - ReadScalar<soffset_t>(data_);
 800c848:	6801      	ldr	r1, [r0, #0]
 800c84a:	b082      	sub	sp, #8
 800c84c:	4615      	mov	r5, r2
 800c84e:	1a41      	subs	r1, r0, r1
 800c850:	f8b1 e000 	ldrh.w	lr, [r1]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c854:	f1be 0f04 	cmp.w	lr, #4
 800c858:	d926      	bls.n	800c8a8 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x64>
 800c85a:	888a      	ldrh	r2, [r1, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c85c:	b382      	cbz	r2, 800c8c0 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x7c>
    auto p = data_ + field_offset;
 800c85e:	1883      	adds	r3, r0, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c860:	5884      	ldr	r4, [r0, r2]
 800c862:	591a      	ldr	r2, [r3, r4]
 800c864:	4423      	add	r3, r4
  int element_count = 1;
  // If flatbuffer_tensor.shape == nullptr, then flatbuffer_tensor is a scalar
  // so has 1 element.
  if (flatbuffer_tensor.shape() != nullptr) {
    for (size_t n = 0; n < flatbuffer_tensor.shape()->size(); ++n) {
 800c866:	b35a      	cbz	r2, 800c8c0 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x7c>
 800c868:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  int element_count = 1;
 800c86c:	2401      	movs	r4, #1
      element_count *= flatbuffer_tensor.shape()->Get(n);
 800c86e:	f853 2f04 	ldr.w	r2, [r3, #4]!
    for (size_t n = 0; n < flatbuffer_tensor.shape()->size(); ++n) {
 800c872:	459c      	cmp	ip, r3
      element_count *= flatbuffer_tensor.shape()->Get(n);
 800c874:	fb02 f404 	mul.w	r4, r2, r4
    for (size_t n = 0; n < flatbuffer_tensor.shape()->size(); ++n) {
 800c878:	d1f9      	bne.n	800c86e <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x2a>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c87a:	f1be 0f06 	cmp.w	lr, #6
 800c87e:	d921      	bls.n	800c8c4 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x80>
 800c880:	88cb      	ldrh	r3, [r1, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800c882:	b1db      	cbz	r3, 800c8bc <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x78>
 800c884:	56c0      	ldrsb	r0, [r0, r3]
    }
  }

  TfLiteType tf_lite_type;
  TF_LITE_ENSURE_STATUS(
 800c886:	f10d 0107 	add.w	r1, sp, #7
 800c88a:	f00b feaf 	bl	80185ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>
 800c88e:	b998      	cbnz	r0, 800c8b8 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x74>
      ConvertTensorType(flatbuffer_tensor.type(), &tf_lite_type));
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
 800c890:	4629      	mov	r1, r5
 800c892:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800c896:	f7ff ffa5 	bl	800c7e4 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
 800c89a:	b968      	cbnz	r0, 800c8b8 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x74>
  *bytes = element_count * (*type_size);
 800c89c:	682b      	ldr	r3, [r5, #0]
 800c89e:	fb04 f303 	mul.w	r3, r4, r3
 800c8a2:	6033      	str	r3, [r6, #0]
  return kTfLiteOk;
}
 800c8a4:	b002      	add	sp, #8
 800c8a6:	bd70      	pop	{r4, r5, r6, pc}
  int element_count = 1;
 800c8a8:	2401      	movs	r4, #1
 800c8aa:	2000      	movs	r0, #0
  TF_LITE_ENSURE_STATUS(
 800c8ac:	f10d 0107 	add.w	r1, sp, #7
 800c8b0:	f00b fe9c 	bl	80185ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>
 800c8b4:	2800      	cmp	r0, #0
 800c8b6:	d0eb      	beq.n	800c890 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x4c>
}
 800c8b8:	b002      	add	sp, #8
 800c8ba:	bd70      	pop	{r4, r5, r6, pc}
 800c8bc:	4618      	mov	r0, r3
 800c8be:	e7f5      	b.n	800c8ac <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x68>
  int element_count = 1;
 800c8c0:	2401      	movs	r4, #1
 800c8c2:	e7da      	b.n	800c87a <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x36>
 800c8c4:	2000      	movs	r0, #0
 800c8c6:	e7f1      	b.n	800c8ac <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x68>

0800c8c8 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>:

TfLiteStatus TfLiteEvalTensorByteLength(const TfLiteEvalTensor* eval_tensor,
                                        size_t* out_bytes) {
 800c8c8:	b538      	push	{r3, r4, r5, lr}
  TFLITE_DCHECK(out_bytes != nullptr);
 800c8ca:	2900      	cmp	r1, #0
 800c8cc:	d03e      	beq.n	800c94c <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x84>

  int element_count = 1;
  // If eval_tensor->dims == nullptr, then tensor is a scalar so has 1 element.
  if (eval_tensor->dims != nullptr) {
 800c8ce:	6842      	ldr	r2, [r0, #4]
 800c8d0:	b382      	cbz	r2, 800c934 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x6c>
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 800c8d2:	6815      	ldr	r5, [r2, #0]
 800c8d4:	2d00      	cmp	r5, #0
 800c8d6:	dd2d      	ble.n	800c934 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x6c>
 800c8d8:	2300      	movs	r3, #0
  int element_count = 1;
 800c8da:	f04f 0c01 	mov.w	ip, #1
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 800c8de:	3301      	adds	r3, #1
      element_count *= eval_tensor->dims->data[n];
 800c8e0:	f852 4f04 	ldr.w	r4, [r2, #4]!
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 800c8e4:	42ab      	cmp	r3, r5
      element_count *= eval_tensor->dims->data[n];
 800c8e6:	fb04 fc0c 	mul.w	ip, r4, ip
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 800c8ea:	d1f8      	bne.n	800c8de <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x16>
    }
  }
  size_t type_size;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(eval_tensor->type, &type_size));
 800c8ec:	7a03      	ldrb	r3, [r0, #8]
  switch (type) {
 800c8ee:	2b13      	cmp	r3, #19
 800c8f0:	d82a      	bhi.n	800c948 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x80>
 800c8f2:	2b09      	cmp	r3, #9
 800c8f4:	d909      	bls.n	800c90a <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x42>
 800c8f6:	3b0a      	subs	r3, #10
 800c8f8:	2b09      	cmp	r3, #9
 800c8fa:	d825      	bhi.n	800c948 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x80>
 800c8fc:	e8df f003 	tbb	[pc, r3]
 800c900:	18221812 	.word	0x18221812
 800c904:	121e241e 	.word	0x121e241e
 800c908:	1220      	.short	0x1220
 800c90a:	2b02      	cmp	r3, #2
 800c90c:	d915      	bls.n	800c93a <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x72>
 800c90e:	2001      	movs	r0, #1
 800c910:	fa00 f203 	lsl.w	r2, r0, r3
 800c914:	f412 7f12 	tst.w	r2, #584	@ 0x248
 800c918:	d105      	bne.n	800c926 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x5e>
 800c91a:	f412 7f88 	tst.w	r2, #272	@ 0x110
 800c91e:	d107      	bne.n	800c930 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x68>
 800c920:	2b07      	cmp	r3, #7
 800c922:	d104      	bne.n	800c92e <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x66>
      *size = sizeof(int16_t);
 800c924:	2002      	movs	r0, #2
  *out_bytes = element_count * type_size;
 800c926:	fb00 f30c 	mul.w	r3, r0, ip
  return kTfLiteOk;
 800c92a:	2000      	movs	r0, #0
  *out_bytes = element_count * type_size;
 800c92c:	600b      	str	r3, [r1, #0]
}
 800c92e:	bd38      	pop	{r3, r4, r5, pc}
      *size = sizeof(double);
 800c930:	2008      	movs	r0, #8
 800c932:	e7f8      	b.n	800c926 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x5e>
  int element_count = 1;
 800c934:	f04f 0c01 	mov.w	ip, #1
 800c938:	e7d8      	b.n	800c8ec <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x24>
  switch (type) {
 800c93a:	b12b      	cbz	r3, 800c948 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x80>
 800c93c:	2004      	movs	r0, #4
 800c93e:	e7f2      	b.n	800c926 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x5e>
      *size = sizeof(uint8_t);
 800c940:	2001      	movs	r0, #1
 800c942:	e7f0      	b.n	800c926 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x5e>
      *size = sizeof(double) * 2;
 800c944:	2010      	movs	r0, #16
 800c946:	e7ee      	b.n	800c926 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x5e>
  switch (type) {
 800c948:	2001      	movs	r0, #1
}
 800c94a:	bd38      	pop	{r3, r4, r5, pc}
  TFLITE_DCHECK(out_bytes != nullptr);
 800c94c:	f016 f80c 	bl	8022968 <abort>

0800c950 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi>:
  return kTfLiteOk;
}

TfLiteStatus AllocationInfoBuilder::CreateAllocationInfo(
    int scratch_buffer_request_count) {
  size_t subgraph_offsets_length = model_->subgraphs()->size() * sizeof(size_t);
 800c950:	6802      	ldr	r2, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800c952:	6813      	ldr	r3, [r2, #0]
 800c954:	1ad3      	subs	r3, r2, r3
    int scratch_buffer_request_count) {
 800c956:	b570      	push	{r4, r5, r6, lr}
 800c958:	460d      	mov	r5, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c95a:	8819      	ldrh	r1, [r3, #0]
 800c95c:	2908      	cmp	r1, #8
 800c95e:	d950      	bls.n	800ca02 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xb2>
 800c960:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c962:	2b00      	cmp	r3, #0
 800c964:	d04d      	beq.n	800ca02 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xb2>
    auto p = data_ + field_offset;
 800c966:	18d1      	adds	r1, r2, r3
 800c968:	58d3      	ldr	r3, [r2, r3]
 800c96a:	4604      	mov	r4, r0
  info_.subgraph_offsets =
      reinterpret_cast<size_t*>(non_persistent_allocator_->AllocateTemp(
 800c96c:	6840      	ldr	r0, [r0, #4]
  size_t subgraph_offsets_length = model_->subgraphs()->size() * sizeof(size_t);
 800c96e:	58ce      	ldr	r6, [r1, r3]
      reinterpret_cast<size_t*>(non_persistent_allocator_->AllocateTemp(
 800c970:	2204      	movs	r2, #4
 800c972:	6803      	ldr	r3, [r0, #0]
  size_t subgraph_offsets_length = model_->subgraphs()->size() * sizeof(size_t);
 800c974:	00b6      	lsls	r6, r6, #2
      reinterpret_cast<size_t*>(non_persistent_allocator_->AllocateTemp(
 800c976:	689b      	ldr	r3, [r3, #8]
 800c978:	4631      	mov	r1, r6
 800c97a:	4798      	blx	r3
  info_.subgraph_offsets =
 800c97c:	6120      	str	r0, [r4, #16]
          subgraph_offsets_length, alignof(size_t)));
  if (info_.subgraph_offsets == nullptr) {
 800c97e:	2800      	cmp	r0, #0
 800c980:	d042      	beq.n	800ca08 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xb8>
        "Failed to allocate memory for memory planning, %d bytes required",
        subgraph_offsets_length);
    return kTfLiteError;
  }
  size_t tensor_count = 0;
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800c982:	6822      	ldr	r2, [r4, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800c984:	6813      	ldr	r3, [r2, #0]
 800c986:	1ad3      	subs	r3, r2, r3
 800c988:	8819      	ldrh	r1, [r3, #0]
 800c98a:	2908      	cmp	r1, #8
 800c98c:	d939      	bls.n	800ca02 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xb2>
 800c98e:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c990:	2b00      	cmp	r3, #0
 800c992:	d036      	beq.n	800ca02 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xb2>
    auto p = data_ + field_offset;
 800c994:	4413      	add	r3, r2
 800c996:	1f01      	subs	r1, r0, #4
 800c998:	2200      	movs	r2, #0
 800c99a:	6818      	ldr	r0, [r3, #0]
 800c99c:	4616      	mov	r6, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c99e:	4418      	add	r0, r3
 800c9a0:	e01a      	b.n	800c9d8 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x88>
       subgraph_idx++) {
    // Add all tensors in each subgraph to the AllocationInfo array. Even weight
    // tensors are added but marked with needs_allocating = false. Including all
    // tensors in the graph here simplifies logic.
    info_.subgraph_offsets[subgraph_idx] = tensor_count;
 800c9a2:	3201      	adds	r2, #1
 800c9a4:	f841 6f04 	str.w	r6, [r1, #4]!
    const uint8_t *const offset_location = p + i * element_stride;
 800c9a8:	eb00 0c82 	add.w	ip, r0, r2, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800c9ac:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800c9b0:	eb0c 0e03 	add.w	lr, ip, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800c9b4:	f85c 3003 	ldr.w	r3, [ip, r3]
 800c9b8:	ebae 0303 	sub.w	r3, lr, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c9bc:	f8b3 c000 	ldrh.w	ip, [r3]
 800c9c0:	f1bc 0f04 	cmp.w	ip, #4
 800c9c4:	d91d      	bls.n	800ca02 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xb2>
 800c9c6:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c9c8:	b1db      	cbz	r3, 800ca02 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xb2>
    auto p = data_ + field_offset;
 800c9ca:	eb0e 0c03 	add.w	ip, lr, r3
 800c9ce:	f85e 3003 	ldr.w	r3, [lr, r3]
    tensor_count += model_->subgraphs()->Get(subgraph_idx)->tensors()->size();
 800c9d2:	f85c 3003 	ldr.w	r3, [ip, r3]
 800c9d6:	441e      	add	r6, r3
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800c9d8:	6803      	ldr	r3, [r0, #0]
 800c9da:	4293      	cmp	r3, r2
 800c9dc:	d8e1      	bhi.n	800c9a2 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x52>
  info_.tensor_count = tensor_count;

  // Scratch buffer allocations follow tensor allocations, so the scratch offset
  // is equal to the number of tensor allocations.
  info_.scratch_offset = tensor_count;
  info_.allocation_info_count = tensor_count + scratch_buffer_request_count;
 800c9de:	19ab      	adds	r3, r5, r6
  size_t bytes = sizeof(AllocationInfo) * info_.allocation_info_count;

  // Allocate an array of AllocationInfo structs from the temp section. This
  // struct will be used by AllocationInfoBuilder to find buffer usage.
  info_.allocation_info = reinterpret_cast<AllocationInfo*>(
      non_persistent_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 800c9e0:	6860      	ldr	r0, [r4, #4]
  info_.scratch_buffer_count = scratch_buffer_request_count;
 800c9e2:	61e5      	str	r5, [r4, #28]
      non_persistent_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 800c9e4:	2204      	movs	r2, #4
  size_t bytes = sizeof(AllocationInfo) * info_.allocation_info_count;
 800c9e6:	eb03 0543 	add.w	r5, r3, r3, lsl #1
  info_.allocation_info_count = tensor_count + scratch_buffer_request_count;
 800c9ea:	60e3      	str	r3, [r4, #12]
      non_persistent_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 800c9ec:	6803      	ldr	r3, [r0, #0]
  size_t bytes = sizeof(AllocationInfo) * info_.allocation_info_count;
 800c9ee:	00ed      	lsls	r5, r5, #3
      non_persistent_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 800c9f0:	689b      	ldr	r3, [r3, #8]
 800c9f2:	4629      	mov	r1, r5
  info_.scratch_offset = tensor_count;
 800c9f4:	e9c4 6605 	strd	r6, r6, [r4, #20]
      non_persistent_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 800c9f8:	4798      	blx	r3
  info_.allocation_info = reinterpret_cast<AllocationInfo*>(
 800c9fa:	60a0      	str	r0, [r4, #8]
  if (info_.allocation_info == nullptr) {
 800c9fc:	b150      	cbz	r0, 800ca14 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xc4>
    MicroPrintf(
        "Failed to allocate memory for memory planning, %d bytes required",
        bytes);
    return kTfLiteError;
  }
  return kTfLiteOk;
 800c9fe:	2000      	movs	r0, #0
}
 800ca00:	bd70      	pop	{r4, r5, r6, pc}
 800ca02:	2300      	movs	r3, #0
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	deff      	udf	#255	@ 0xff
    MicroPrintf(
 800ca08:	4631      	mov	r1, r6
 800ca0a:	4805      	ldr	r0, [pc, #20]	@ (800ca20 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xd0>)
 800ca0c:	f002 fca6 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800ca10:	2001      	movs	r0, #1
}
 800ca12:	bd70      	pop	{r4, r5, r6, pc}
    MicroPrintf(
 800ca14:	4629      	mov	r1, r5
 800ca16:	4802      	ldr	r0, [pc, #8]	@ (800ca20 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xd0>)
 800ca18:	f002 fca0 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800ca1c:	e7f8      	b.n	800ca10 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xc0>
 800ca1e:	bf00      	nop
 800ca20:	08026744 	.word	0x08026744

0800ca24 <_ZN6tflite21AllocationInfoBuilder18FreeAllocationInfoEv>:

TfLiteStatus AllocationInfoBuilder::FreeAllocationInfo() {
 800ca24:	b510      	push	{r4, lr}
 800ca26:	4604      	mov	r4, r0
  non_persistent_allocator_->DeallocateTemp(
 800ca28:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800ca2c:	6803      	ldr	r3, [r0, #0]
 800ca2e:	68db      	ldr	r3, [r3, #12]
 800ca30:	4798      	blx	r3
      reinterpret_cast<uint8_t*>(info_.allocation_info));
  non_persistent_allocator_->DeallocateTemp(
 800ca32:	6860      	ldr	r0, [r4, #4]
 800ca34:	6921      	ldr	r1, [r4, #16]
 800ca36:	6803      	ldr	r3, [r0, #0]
 800ca38:	68db      	ldr	r3, [r3, #12]
 800ca3a:	4798      	blx	r3
      reinterpret_cast<uint8_t*>(info_.subgraph_offsets));
  return kTfLiteOk;
}
 800ca3c:	2000      	movs	r0, #0
 800ca3e:	bd10      	pop	{r4, pc}

0800ca40 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor>:

TfLiteStatus AllocationInfoBuilder::ValidateSubgraph(
    const SubGraph* subgraph, TfLiteEvalTensor* eval_tensors) {
 800ca40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t operators_size = NumSubgraphOperators(subgraph);
 800ca44:	4608      	mov	r0, r1
    const SubGraph* subgraph, TfLiteEvalTensor* eval_tensors) {
 800ca46:	b082      	sub	sp, #8
 800ca48:	460f      	mov	r7, r1
 800ca4a:	4615      	mov	r5, r2
  uint32_t operators_size = NumSubgraphOperators(subgraph);
 800ca4c:	f7ff fe72 	bl	800c734 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>

  for (uint32_t i = 0; i < operators_size; i++) {
 800ca50:	2800      	cmp	r0, #0
 800ca52:	d042      	beq.n	800cada <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x9a>
 800ca54:	4680      	mov	r8, r0
 800ca56:	2400      	movs	r4, #0
    const auto op = subgraph->operators()->Get(i);
    for (size_t n = 0;
         op->intermediates() != nullptr && n < op->intermediates()->size();
         n++) {
      const int tensor_index = op->intermediates()->Get(n);
      size_t tensor_size = -1;
 800ca58:	f04f 36ff 	mov.w	r6, #4294967295
    return data_ - ReadScalar<soffset_t>(data_);
 800ca5c:	683b      	ldr	r3, [r7, #0]
 800ca5e:	1afb      	subs	r3, r7, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ca60:	881a      	ldrh	r2, [r3, #0]
 800ca62:	2a0a      	cmp	r2, #10
 800ca64:	d94a      	bls.n	800cafc <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xbc>
 800ca66:	895a      	ldrh	r2, [r3, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ca68:	2a00      	cmp	r2, #0
 800ca6a:	d047      	beq.n	800cafc <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xbc>
    auto p = data_ + field_offset;
 800ca6c:	18bb      	adds	r3, r7, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ca6e:	58ba      	ldr	r2, [r7, r2]
    FLATBUFFERS_ASSERT(i < size());
 800ca70:	5899      	ldr	r1, [r3, r2]
 800ca72:	4413      	add	r3, r2
 800ca74:	42a1      	cmp	r1, r4
 800ca76:	d93b      	bls.n	800caf0 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xb0>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800ca78:	3401      	adds	r4, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800ca7a:	eb03 0284 	add.w	r2, r3, r4, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800ca7e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800ca82:	eb02 0903 	add.w	r9, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800ca86:	58d3      	ldr	r3, [r2, r3]
 800ca88:	eba9 0303 	sub.w	r3, r9, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ca8c:	881a      	ldrh	r2, [r3, #0]
 800ca8e:	2a14      	cmp	r2, #20
 800ca90:	d921      	bls.n	800cad6 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x96>
    for (size_t n = 0;
 800ca92:	f04f 0a00 	mov.w	sl, #0
 800ca96:	8a9a      	ldrh	r2, [r3, #20]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ca98:	b1ea      	cbz	r2, 800cad6 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x96>
    auto p = data_ + field_offset;
 800ca9a:	eb09 0302 	add.w	r3, r9, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ca9e:	f859 2002 	ldr.w	r2, [r9, r2]
         op->intermediates() != nullptr && n < op->intermediates()->size();
 800caa2:	5899      	ldr	r1, [r3, r2]
 800caa4:	4413      	add	r3, r2
 800caa6:	4551      	cmp	r1, sl
 800caa8:	d915      	bls.n	800cad6 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x96>
  static return_type Read(const uint8_t *p, const size_t i) {
 800caaa:	f10a 0a01 	add.w	sl, sl, #1
      TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
 800caae:	a901      	add	r1, sp, #4
      size_t tensor_size = -1;
 800cab0:	9601      	str	r6, [sp, #4]
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800cab2:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
      TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
 800cab6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800caba:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 800cabe:	f7ff ff03 	bl	800c8c8 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800cac2:	b958      	cbnz	r0, 800cadc <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x9c>
          &eval_tensors[tensor_index], &tensor_size));
      if (tensor_size != 0) {
 800cac4:	9901      	ldr	r1, [sp, #4]
 800cac6:	b961      	cbnz	r1, 800cae2 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xa2>
    return data_ - ReadScalar<soffset_t>(data_);
 800cac8:	f8d9 3000 	ldr.w	r3, [r9]
 800cacc:	eba9 0303 	sub.w	r3, r9, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cad0:	881a      	ldrh	r2, [r3, #0]
 800cad2:	2a14      	cmp	r2, #20
 800cad4:	d8df      	bhi.n	800ca96 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x56>
  for (uint32_t i = 0; i < operators_size; i++) {
 800cad6:	45a0      	cmp	r8, r4
 800cad8:	d1c0      	bne.n	800ca5c <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x1c>
            tensor_size);
        return kTfLiteError;
      }
    }
  }
  return kTfLiteOk;
 800cada:	2000      	movs	r0, #0
}
 800cadc:	b002      	add	sp, #8
 800cade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        MicroPrintf(
 800cae2:	4808      	ldr	r0, [pc, #32]	@ (800cb04 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xc4>)
 800cae4:	f002 fc3a 	bl	800f35c <_Z11MicroPrintfPKcz>
        return kTfLiteError;
 800cae8:	2001      	movs	r0, #1
}
 800caea:	b002      	add	sp, #8
 800caec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800caf0:	4b05      	ldr	r3, [pc, #20]	@ (800cb08 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xc8>)
 800caf2:	21b0      	movs	r1, #176	@ 0xb0
 800caf4:	4a05      	ldr	r2, [pc, #20]	@ (800cb0c <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xcc>)
 800caf6:	4806      	ldr	r0, [pc, #24]	@ (800cb10 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd0>)
 800caf8:	f015 ff3e 	bl	8022978 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800cafc:	2300      	movs	r3, #0
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	deff      	udf	#255	@ 0xff
 800cb02:	bf00      	nop
 800cb04:	08026858 	.word	0x08026858
 800cb08:	08025f9c 	.word	0x08025f9c
 800cb0c:	08026788 	.word	0x08026788
 800cb10:	0802604c 	.word	0x0802604c

0800cb14 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE>:

TfLiteStatus AllocationInfoBuilder::InitializeAllocationInfo(
    const int32_t* offline_offsets, SubgraphAllocations* allocations) {
 800cb14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  AllocationInfo* allocation_info = info_.allocation_info;
 800cb18:	6883      	ldr	r3, [r0, #8]
    const int32_t* offline_offsets, SubgraphAllocations* allocations) {
 800cb1a:	b087      	sub	sp, #28
 800cb1c:	9001      	str	r0, [sp, #4]
  AllocationInfo* allocation_info = info_.allocation_info;
 800cb1e:	9302      	str	r3, [sp, #8]
  // Initialize allocation info for every tensor in every subgraph.
  int offline_index = 0;
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800cb20:	2900      	cmp	r1, #0
 800cb22:	f000 80b4 	beq.w	800cc8e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x17a>
 800cb26:	f04f 0b00 	mov.w	fp, #0
       subgraph_idx++) {
    const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 800cb2a:	1f13      	subs	r3, r2, #4
      current->output_ptr = &(eval_tensors[i].data.data);

      TF_LITE_ENSURE_STATUS(
          TfLiteEvalTensorByteLength(&eval_tensors[i], &current->bytes));

      current->first_created = kUninitializedLifetime;
 800cb2c:	f04f 39ff 	mov.w	r9, #4294967295
  int offline_index = 0;
 800cb30:	9105      	str	r1, [sp, #20]
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 800cb32:	9304      	str	r3, [sp, #16]
  int offline_index = 0;
 800cb34:	f8cd b00c 	str.w	fp, [sp, #12]
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800cb38:	9b01      	ldr	r3, [sp, #4]
 800cb3a:	681a      	ldr	r2, [r3, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800cb3c:	6813      	ldr	r3, [r2, #0]
 800cb3e:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cb40:	8819      	ldrh	r1, [r3, #0]
 800cb42:	2908      	cmp	r1, #8
 800cb44:	f240 809a 	bls.w	800cc7c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
 800cb48:	8919      	ldrh	r1, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cb4a:	2900      	cmp	r1, #0
 800cb4c:	f000 8096 	beq.w	800cc7c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
    auto p = data_ + field_offset;
 800cb50:	1853      	adds	r3, r2, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cb52:	5852      	ldr	r2, [r2, r1]
 800cb54:	5899      	ldr	r1, [r3, r2]
 800cb56:	441a      	add	r2, r3
 800cb58:	458b      	cmp	fp, r1
 800cb5a:	f080 80ad 	bcs.w	800ccb8 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1a4>
        &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800cb5e:	9801      	ldr	r0, [sp, #4]
 800cb60:	f10b 0b01 	add.w	fp, fp, #1
 800cb64:	6903      	ldr	r3, [r0, #16]
    const uint8_t *const offset_location = p + i * element_stride;
 800cb66:	eb02 088b 	add.w	r8, r2, fp, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800cb6a:	f852 702b 	ldr.w	r7, [r2, fp, lsl #2]
 800cb6e:	eb03 038b 	add.w	r3, r3, fp, lsl #2
 800cb72:	eb08 0607 	add.w	r6, r8, r7
 800cb76:	f853 4c04 	ldr.w	r4, [r3, #-4]
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 800cb7a:	9b04      	ldr	r3, [sp, #16]
    TF_LITE_ENSURE_STATUS(ValidateSubgraph(subgraph, eval_tensors));
 800cb7c:	4631      	mov	r1, r6
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 800cb7e:	f853 503b 	ldr.w	r5, [r3, fp, lsl #3]
    TF_LITE_ENSURE_STATUS(ValidateSubgraph(subgraph, eval_tensors));
 800cb82:	462a      	mov	r2, r5
 800cb84:	f7ff ff5c 	bl	800ca40 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor>
 800cb88:	2800      	cmp	r0, #0
 800cb8a:	f040 80b1 	bne.w	800ccf0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1dc>
 800cb8e:	9a02      	ldr	r2, [sp, #8]
 800cb90:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800cb94:	f858 3007 	ldr.w	r3, [r8, r7]
 800cb98:	f06f 4840 	mvn.w	r8, #3221225472	@ 0xc0000000
 800cb9c:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 800cba0:	9a03      	ldr	r2, [sp, #12]
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800cba2:	4682      	mov	sl, r0
    TF_LITE_ENSURE_STATUS(ValidateSubgraph(subgraph, eval_tensors));
 800cba4:	2704      	movs	r7, #4
 800cba6:	4490      	add	r8, r2
 800cba8:	9a05      	ldr	r2, [sp, #20]
 800cbaa:	3408      	adds	r4, #8
 800cbac:	eb02 0888 	add.w	r8, r2, r8, lsl #2
 800cbb0:	e02d      	b.n	800cc0e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xfa>
      current->needs_allocating =
          (eval_tensors[i].data.data == nullptr) &&
          (!subgraph->tensors()->Get(i)->is_variable()) &&
          (current->bytes != 0);
      if (offline_offsets) {
        current->offline_offset = offline_offsets[offline_index++];
 800cbb2:	f858 1f04 	ldr.w	r1, [r8, #4]!
      current->needs_allocating =
 800cbb6:	7320      	strb	r0, [r4, #12]
        current->offline_offset = offline_offsets[offline_index++];
 800cbb8:	60a1      	str	r1, [r4, #8]
    return data_ - ReadScalar<soffset_t>(data_);
 800cbba:	6833      	ldr	r3, [r6, #0]
 800cbbc:	1af2      	subs	r2, r6, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cbbe:	8810      	ldrh	r0, [r2, #0]
 800cbc0:	2804      	cmp	r0, #4
 800cbc2:	d95b      	bls.n	800cc7c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
 800cbc4:	8890      	ldrh	r0, [r2, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cbc6:	2800      	cmp	r0, #0
 800cbc8:	d058      	beq.n	800cc7c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
    auto p = data_ + field_offset;
 800cbca:	1832      	adds	r2, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cbcc:	5830      	ldr	r0, [r6, r0]
    FLATBUFFERS_ASSERT(i < size());
 800cbce:	f852 c000 	ldr.w	ip, [r2, r0]
 800cbd2:	4402      	add	r2, r0
 800cbd4:	45e2      	cmp	sl, ip
 800cbd6:	f080 8103 	bcs.w	800cde0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2cc>
    const uint8_t *const offset_location = p + i * element_stride;
 800cbda:	eb02 0c07 	add.w	ip, r2, r7
        offset_location + ReadScalar<offset_type>(offset_location));
 800cbde:	59d2      	ldr	r2, [r2, r7]
 800cbe0:	f10a 0a01 	add.w	sl, sl, #1
 800cbe4:	eb0c 0002 	add.w	r0, ip, r2
    return data_ - ReadScalar<soffset_t>(data_);
 800cbe8:	f85c 2002 	ldr.w	r2, [ip, r2]
 800cbec:	1a82      	subs	r2, r0, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cbee:	f8b2 c000 	ldrh.w	ip, [r2]
 800cbf2:	f1bc 0f0e 	cmp.w	ip, #14
 800cbf6:	d907      	bls.n	800cc08 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xf4>
 800cbf8:	89d2      	ldrh	r2, [r2, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800cbfa:	b12a      	cbz	r2, 800cc08 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xf4>

        // Mark offline planned variable tensors so they can get an offline
        // offset and be handled offline.
        if (subgraph->tensors()->Get(i)->is_variable() &&
 800cbfc:	5c82      	ldrb	r2, [r0, r2]
 800cbfe:	b11a      	cbz	r2, 800cc08 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xf4>
 800cc00:	3101      	adds	r1, #1
 800cc02:	d001      	beq.n	800cc08 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xf4>
            current->offline_offset != kOnlinePlannedBuffer) {
          current->needs_allocating = true;
 800cc04:	2201      	movs	r2, #1
 800cc06:	7322      	strb	r2, [r4, #12]
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800cc08:	3704      	adds	r7, #4
 800cc0a:	3418      	adds	r4, #24
 800cc0c:	350c      	adds	r5, #12
    return data_ - ReadScalar<soffset_t>(data_);
 800cc0e:	1af3      	subs	r3, r6, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cc10:	881a      	ldrh	r2, [r3, #0]
 800cc12:	2a04      	cmp	r2, #4
 800cc14:	d932      	bls.n	800cc7c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
 800cc16:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d02f      	beq.n	800cc7c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
    auto p = data_ + field_offset;
 800cc1c:	18f2      	adds	r2, r6, r3
  SizeT size() const { return EndianScalar(length_); }
 800cc1e:	58f3      	ldr	r3, [r6, r3]
 800cc20:	58d3      	ldr	r3, [r2, r3]
 800cc22:	459a      	cmp	sl, r3
 800cc24:	f080 80d8 	bcs.w	800cdd8 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2c4>
      TF_LITE_ENSURE_STATUS(
 800cc28:	f1a4 0108 	sub.w	r1, r4, #8
 800cc2c:	4628      	mov	r0, r5
      current->output_ptr = &(eval_tensors[i].data.data);
 800cc2e:	f844 5c04 	str.w	r5, [r4, #-4]
      TF_LITE_ENSURE_STATUS(
 800cc32:	f7ff fe49 	bl	800c8c8 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800cc36:	2800      	cmp	r0, #0
 800cc38:	d15a      	bne.n	800ccf0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1dc>
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 800cc3a:	682b      	ldr	r3, [r5, #0]
      current->first_created = kUninitializedLifetime;
 800cc3c:	e9c4 9900 	strd	r9, r9, [r4]
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d1b6      	bne.n	800cbb2 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x9e>
    return data_ - ReadScalar<soffset_t>(data_);
 800cc44:	6833      	ldr	r3, [r6, #0]
 800cc46:	1af3      	subs	r3, r6, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cc48:	881a      	ldrh	r2, [r3, #0]
 800cc4a:	2a04      	cmp	r2, #4
 800cc4c:	d916      	bls.n	800cc7c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
 800cc4e:	889a      	ldrh	r2, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cc50:	b1a2      	cbz	r2, 800cc7c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
    auto p = data_ + field_offset;
 800cc52:	18b3      	adds	r3, r6, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cc54:	58b2      	ldr	r2, [r6, r2]
    FLATBUFFERS_ASSERT(i < size());
 800cc56:	5899      	ldr	r1, [r3, r2]
 800cc58:	4413      	add	r3, r2
 800cc5a:	458a      	cmp	sl, r1
 800cc5c:	f080 80c0 	bcs.w	800cde0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2cc>
    const uint8_t *const offset_location = p + i * element_stride;
 800cc60:	19da      	adds	r2, r3, r7
        offset_location + ReadScalar<offset_type>(offset_location));
 800cc62:	59db      	ldr	r3, [r3, r7]
 800cc64:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800cc66:	58d3      	ldr	r3, [r2, r3]
 800cc68:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cc6a:	881a      	ldrh	r2, [r3, #0]
 800cc6c:	2a0e      	cmp	r2, #14
 800cc6e:	d908      	bls.n	800cc82 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x16e>
 800cc70:	89db      	ldrh	r3, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800cc72:	b133      	cbz	r3, 800cc82 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x16e>
          (eval_tensors[i].data.data == nullptr) &&
 800cc74:	5ccb      	ldrb	r3, [r1, r3]
 800cc76:	b123      	cbz	r3, 800cc82 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x16e>
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 800cc78:	2000      	movs	r0, #0
 800cc7a:	e79a      	b.n	800cbb2 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x9e>
  SizeT size() const { return EndianScalar(length_); }
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	deff      	udf	#255	@ 0xff
 800cc82:	f854 0c08 	ldr.w	r0, [r4, #-8]
 800cc86:	3800      	subs	r0, #0
 800cc88:	bf18      	it	ne
 800cc8a:	2001      	movne	r0, #1
 800cc8c:	e791      	b.n	800cbb2 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x9e>
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800cc8e:	4688      	mov	r8, r1
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 800cc90:	f1a2 0904 	sub.w	r9, r2, #4
      current->first_created = kUninitializedLifetime;
 800cc94:	f04f 37ff 	mov.w	r7, #4294967295
 800cc98:	4606      	mov	r6, r0
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800cc9a:	6832      	ldr	r2, [r6, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800cc9c:	6813      	ldr	r3, [r2, #0]
 800cc9e:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cca0:	8819      	ldrh	r1, [r3, #0]
 800cca2:	2908      	cmp	r1, #8
 800cca4:	d9ea      	bls.n	800cc7c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
 800cca6:	8919      	ldrh	r1, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cca8:	2900      	cmp	r1, #0
 800ccaa:	d0e7      	beq.n	800cc7c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
    auto p = data_ + field_offset;
 800ccac:	1853      	adds	r3, r2, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ccae:	5852      	ldr	r2, [r2, r1]
 800ccb0:	5899      	ldr	r1, [r3, r2]
 800ccb2:	441a      	add	r2, r3
 800ccb4:	4588      	cmp	r8, r1
 800ccb6:	d31e      	bcc.n	800ccf6 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1e2>
    }
  }
  // Initialize allocation info for every scratch buffer.
  AllocationInfo* scratch_allocation_info =
      &allocation_info[info_.scratch_offset];
  for (size_t i = 0; i < info_.scratch_buffer_count; i++) {
 800ccb8:	9b01      	ldr	r3, [sp, #4]
 800ccba:	69dc      	ldr	r4, [r3, #28]
      &allocation_info[info_.scratch_offset];
 800ccbc:	695b      	ldr	r3, [r3, #20]
  for (size_t i = 0; i < info_.scratch_buffer_count; i++) {
 800ccbe:	b1b4      	cbz	r4, 800ccee <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1da>
 800ccc0:	eb03 0543 	add.w	r5, r3, r3, lsl #1
 800ccc4:	441c      	add	r4, r3
 800ccc6:	9b02      	ldr	r3, [sp, #8]
    AllocationInfo* current = &scratch_allocation_info[i];
    current->first_created = kUninitializedLifetime;
 800ccc8:	f04f 32ff 	mov.w	r2, #4294967295
 800cccc:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800ccd0:	f103 0008 	add.w	r0, r3, #8
 800ccd4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800ccd8:	eb00 01c4 	add.w	r1, r0, r4, lsl #3
 800ccdc:	3308      	adds	r3, #8
    current->last_used = kUninitializedLifetime;
    current->needs_allocating = true;
 800ccde:	2001      	movs	r0, #1
 800cce0:	7318      	strb	r0, [r3, #12]
    current->offline_offset = kOnlinePlannedBuffer;
 800cce2:	609a      	str	r2, [r3, #8]
    current->first_created = kUninitializedLifetime;
 800cce4:	e9c3 2200 	strd	r2, r2, [r3]
  for (size_t i = 0; i < info_.scratch_buffer_count; i++) {
 800cce8:	3318      	adds	r3, #24
 800ccea:	428b      	cmp	r3, r1
 800ccec:	d1f8      	bne.n	800cce0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1cc>
  }
  return kTfLiteOk;
 800ccee:	2000      	movs	r0, #0
}
 800ccf0:	b007      	add	sp, #28
 800ccf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800ccf6:	f108 0801 	add.w	r8, r8, #1
        &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800ccfa:	6933      	ldr	r3, [r6, #16]
    TF_LITE_ENSURE_STATUS(ValidateSubgraph(subgraph, eval_tensors));
 800ccfc:	4630      	mov	r0, r6
        &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800ccfe:	eb03 0388 	add.w	r3, r3, r8, lsl #2
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 800cd02:	f859 5038 	ldr.w	r5, [r9, r8, lsl #3]
    const uint8_t *const offset_location = p + i * element_stride;
 800cd06:	eb02 0b88 	add.w	fp, r2, r8, lsl #2
        &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800cd0a:	f853 4c04 	ldr.w	r4, [r3, #-4]
        offset_location + ReadScalar<offset_type>(offset_location));
 800cd0e:	f852 3028 	ldr.w	r3, [r2, r8, lsl #2]
    TF_LITE_ENSURE_STATUS(ValidateSubgraph(subgraph, eval_tensors));
 800cd12:	462a      	mov	r2, r5
 800cd14:	449b      	add	fp, r3
 800cd16:	4659      	mov	r1, fp
 800cd18:	f7ff fe92 	bl	800ca40 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor>
 800cd1c:	2800      	cmp	r0, #0
 800cd1e:	d1e7      	bne.n	800ccf0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1dc>
 800cd20:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800cd24:	9b02      	ldr	r3, [sp, #8]
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800cd26:	4682      	mov	sl, r0
 800cd28:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800cd2c:	3408      	adds	r4, #8
 800cd2e:	e006      	b.n	800cd3e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x22a>
 800cd30:	f10a 0301 	add.w	r3, sl, #1
      current->needs_allocating =
 800cd34:	7320      	strb	r0, [r4, #12]
        current->offline_offset = kOnlinePlannedBuffer;
 800cd36:	469a      	mov	sl, r3
 800cd38:	60a7      	str	r7, [r4, #8]
 800cd3a:	350c      	adds	r5, #12
 800cd3c:	3418      	adds	r4, #24
    return data_ - ReadScalar<soffset_t>(data_);
 800cd3e:	f8db 2000 	ldr.w	r2, [fp]
 800cd42:	ebab 0202 	sub.w	r2, fp, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cd46:	8811      	ldrh	r1, [r2, #0]
 800cd48:	2904      	cmp	r1, #4
 800cd4a:	d997      	bls.n	800cc7c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
 800cd4c:	8892      	ldrh	r2, [r2, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cd4e:	2a00      	cmp	r2, #0
 800cd50:	d094      	beq.n	800cc7c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
    auto p = data_ + field_offset;
 800cd52:	eb0b 0102 	add.w	r1, fp, r2
 800cd56:	f85b 2002 	ldr.w	r2, [fp, r2]
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800cd5a:	588a      	ldr	r2, [r1, r2]
 800cd5c:	4592      	cmp	sl, r2
 800cd5e:	d29c      	bcs.n	800cc9a <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x186>
      TF_LITE_ENSURE_STATUS(
 800cd60:	f1a4 0108 	sub.w	r1, r4, #8
 800cd64:	4628      	mov	r0, r5
      current->output_ptr = &(eval_tensors[i].data.data);
 800cd66:	f844 5c04 	str.w	r5, [r4, #-4]
      TF_LITE_ENSURE_STATUS(
 800cd6a:	f7ff fdad 	bl	800c8c8 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800cd6e:	2800      	cmp	r0, #0
 800cd70:	d1be      	bne.n	800ccf0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1dc>
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 800cd72:	682a      	ldr	r2, [r5, #0]
      current->first_created = kUninitializedLifetime;
 800cd74:	e9c4 7700 	strd	r7, r7, [r4]
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 800cd78:	2a00      	cmp	r2, #0
 800cd7a:	d1d9      	bne.n	800cd30 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x21c>
    return data_ - ReadScalar<soffset_t>(data_);
 800cd7c:	f8db 2000 	ldr.w	r2, [fp]
 800cd80:	ebab 0202 	sub.w	r2, fp, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cd84:	8811      	ldrh	r1, [r2, #0]
 800cd86:	2904      	cmp	r1, #4
 800cd88:	f67f af78 	bls.w	800cc7c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
 800cd8c:	8891      	ldrh	r1, [r2, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cd8e:	2900      	cmp	r1, #0
 800cd90:	f43f af74 	beq.w	800cc7c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
    auto p = data_ + field_offset;
 800cd94:	eb0b 0201 	add.w	r2, fp, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cd98:	f85b 1001 	ldr.w	r1, [fp, r1]
    FLATBUFFERS_ASSERT(i < size());
 800cd9c:	5850      	ldr	r0, [r2, r1]
 800cd9e:	440a      	add	r2, r1
 800cda0:	4582      	cmp	sl, r0
 800cda2:	d21d      	bcs.n	800cde0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2cc>
    const uint8_t *const offset_location = p + i * element_stride;
 800cda4:	f10a 0301 	add.w	r3, sl, #1
 800cda8:	eb02 0183 	add.w	r1, r2, r3, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800cdac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800cdb0:	1888      	adds	r0, r1, r2
    return data_ - ReadScalar<soffset_t>(data_);
 800cdb2:	588a      	ldr	r2, [r1, r2]
 800cdb4:	1a82      	subs	r2, r0, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cdb6:	8811      	ldrh	r1, [r2, #0]
 800cdb8:	290e      	cmp	r1, #14
 800cdba:	d805      	bhi.n	800cdc8 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2b4>
 800cdbc:	f854 0c08 	ldr.w	r0, [r4, #-8]
 800cdc0:	3800      	subs	r0, #0
 800cdc2:	bf18      	it	ne
 800cdc4:	2001      	movne	r0, #1
 800cdc6:	e7b5      	b.n	800cd34 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x220>
 800cdc8:	89d2      	ldrh	r2, [r2, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800cdca:	2a00      	cmp	r2, #0
 800cdcc:	d0f6      	beq.n	800cdbc <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2a8>
          (eval_tensors[i].data.data == nullptr) &&
 800cdce:	5c82      	ldrb	r2, [r0, r2]
 800cdd0:	2a00      	cmp	r2, #0
 800cdd2:	d0f3      	beq.n	800cdbc <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2a8>
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 800cdd4:	2000      	movs	r0, #0
 800cdd6:	e7ad      	b.n	800cd34 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x220>
 800cdd8:	9b03      	ldr	r3, [sp, #12]
 800cdda:	4453      	add	r3, sl
 800cddc:	9303      	str	r3, [sp, #12]
 800cdde:	e6ab      	b.n	800cb38 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x24>
 800cde0:	4b02      	ldr	r3, [pc, #8]	@ (800cdec <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2d8>)
 800cde2:	21b0      	movs	r1, #176	@ 0xb0
 800cde4:	4a02      	ldr	r2, [pc, #8]	@ (800cdf0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2dc>)
 800cde6:	4803      	ldr	r0, [pc, #12]	@ (800cdf4 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2e0>)
 800cde8:	f015 fdc6 	bl	8022978 <__assert_func>
 800cdec:	08025f9c 	.word	0x08025f9c
 800cdf0:	08026894 	.word	0x08026894
 800cdf4:	0802604c 	.word	0x0802604c

0800cdf8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>:

TfLiteStatus AllocationInfoBuilder::MarkAllocationLifetimes(
    int subgraph_idx, internal::ScratchBufferRequest* scratch_buffer_requests,
    ScratchBufferHandle* scratch_buffer_handles,
    SubgraphAllocations* allocations) {
 800cdf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdfc:	b089      	sub	sp, #36	@ 0x24
 800cdfe:	4688      	mov	r8, r1
 800ce00:	e9cd 2302 	strd	r2, r3, [sp, #8]
  const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
 800ce04:	6802      	ldr	r2, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800ce06:	6813      	ldr	r3, [r2, #0]
 800ce08:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ce0a:	8819      	ldrh	r1, [r3, #0]
 800ce0c:	2908      	cmp	r1, #8
 800ce0e:	f240 813e 	bls.w	800d08e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x296>
 800ce12:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	f000 813a 	beq.w	800d08e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x296>
    auto p = data_ + field_offset;
 800ce1a:	18d1      	adds	r1, r2, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ce1c:	58d3      	ldr	r3, [r2, r3]
 800ce1e:	58ca      	ldr	r2, [r1, r3]
 800ce20:	4419      	add	r1, r3
 800ce22:	4590      	cmp	r8, r2
 800ce24:	f080 8148 	bcs.w	800d0b8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2c0>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800ce28:	f108 0301 	add.w	r3, r8, #1

  AllocationInfo* allocation_info = info_.allocation_info;
  // Each subgraph's tensor allocations are in a contiguous block starting at
  // subgraph_offsets_[subgraph index] with one entry per tensor.
  AllocationInfo* subgraph_allocation_info =
      &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800ce2c:	6902      	ldr	r2, [r0, #16]
 800ce2e:	4605      	mov	r5, r0
 800ce30:	eb02 0283 	add.w	r2, r2, r3, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800ce34:	f851 7023 	ldr.w	r7, [r1, r3, lsl #2]
    const uint8_t *const offset_location = p + i * element_stride;
 800ce38:	eb01 0683 	add.w	r6, r1, r3, lsl #2
  AllocationInfo* allocation_info = info_.allocation_info;
 800ce3c:	6883      	ldr	r3, [r0, #8]
      &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800ce3e:	f852 4c04 	ldr.w	r4, [r2, #-4]
  AllocationInfo* allocation_info = info_.allocation_info;
 800ce42:	9306      	str	r3, [sp, #24]
        offset_location + ReadScalar<offset_type>(offset_location));
 800ce44:	19f3      	adds	r3, r6, r7

  uint32_t operators_size = NumSubgraphOperators(subgraph);
 800ce46:	4699      	mov	r9, r3
 800ce48:	4618      	mov	r0, r3
 800ce4a:	9304      	str	r3, [sp, #16]
 800ce4c:	f7ff fc72 	bl	800c734 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
 800ce50:	59f3      	ldr	r3, [r6, r7]
 800ce52:	9005      	str	r0, [sp, #20]
    return data_ - ReadScalar<soffset_t>(data_);
 800ce54:	4648      	mov	r0, r9
 800ce56:	1ac3      	subs	r3, r0, r3
 800ce58:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ce5a:	2a06      	cmp	r2, #6
 800ce5c:	f240 8111 	bls.w	800d082 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x28a>
  AllocationInfo* subgraph_allocation_info =
 800ce60:	9906      	ldr	r1, [sp, #24]
      &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800ce62:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  AllocationInfo* subgraph_allocation_info =
 800ce66:	eb01 06c4 	add.w	r6, r1, r4, lsl #3
 800ce6a:	88d9      	ldrh	r1, [r3, #6]
 800ce6c:	9607      	str	r6, [sp, #28]
 800ce6e:	b1f9      	cbz	r1, 800ceb0 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xb8>
    auto p = data_ + field_offset;
 800ce70:	4408      	add	r0, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ce72:	f859 1001 	ldr.w	r1, [r9, r1]
  // Mark all inputs as created at the start of the subgraph invocation.
  for (size_t i = 0;
 800ce76:	2400      	movs	r4, #0
 800ce78:	46b6      	mov	lr, r6
  SizeT size() const { return EndianScalar(length_); }
 800ce7a:	f850 c001 	ldr.w	ip, [r0, r1]
 800ce7e:	1847      	adds	r7, r0, r1
       subgraph->inputs() != nullptr && i < subgraph->inputs()->size(); ++i) {
 800ce80:	45a4      	cmp	ip, r4
 800ce82:	d915      	bls.n	800ceb0 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xb8>
  static return_type Read(const uint8_t *p, const size_t i) {
 800ce84:	3401      	adds	r4, #1
    const int tensor_index = subgraph->inputs()->Get(i);
    AllocationInfo* current = &subgraph_allocation_info[tensor_index];
    UpdateFirstCreated(current, allocation_scope_count_);
 800ce86:	6a28      	ldr	r0, [r5, #32]
    AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800ce88:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800ce8c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800ce90:	eb0e 01c1 	add.w	r1, lr, r1, lsl #3
  TFLITE_DCHECK(current->first_created <= allocation_scope_count);
 800ce94:	688e      	ldr	r6, [r1, #8]
 800ce96:	42b0      	cmp	r0, r6
 800ce98:	f2c0 8101 	blt.w	800d09e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
  if (current->first_created == kUninitializedLifetime) {
 800ce9c:	3601      	adds	r6, #1
 800ce9e:	f000 80f9 	beq.w	800d094 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x29c>
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800cea2:	68ce      	ldr	r6, [r1, #12]
 800cea4:	42b0      	cmp	r0, r6
 800cea6:	f2c0 80fa 	blt.w	800d09e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
       subgraph->inputs() != nullptr && i < subgraph->inputs()->size(); ++i) {
 800ceaa:	45a4      	cmp	ip, r4
  current->last_used = allocation_scope_count;
 800ceac:	60c8      	str	r0, [r1, #12]
       subgraph->inputs() != nullptr && i < subgraph->inputs()->size(); ++i) {
 800ceae:	d8e9      	bhi.n	800ce84 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x8c>
    // This will ensure that the tensors that are inputs to the subgraphs
    // but not used in any ops also have a reasonable lifetime.
    UpdateLastUsed(current, allocation_scope_count_);
  }

  for (uint32_t i = 0; i < operators_size; i++) {
 800ceb0:	9905      	ldr	r1, [sp, #20]
 800ceb2:	2900      	cmp	r1, #0
 800ceb4:	f000 80c1 	beq.w	800d03a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x242>
 800ceb8:	2400      	movs	r4, #0
    // Each operator has a new allocation scope.
    allocation_scope_count_++;
 800ceba:	6a2f      	ldr	r7, [r5, #32]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cebc:	2a0a      	cmp	r2, #10
 800cebe:	f107 0701 	add.w	r7, r7, #1
 800cec2:	622f      	str	r7, [r5, #32]
 800cec4:	f240 80e3 	bls.w	800d08e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x296>
 800cec8:	895a      	ldrh	r2, [r3, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ceca:	2a00      	cmp	r2, #0
 800cecc:	f000 80df 	beq.w	800d08e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x296>
    auto p = data_ + field_offset;
 800ced0:	9904      	ldr	r1, [sp, #16]
 800ced2:	188b      	adds	r3, r1, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ced4:	588a      	ldr	r2, [r1, r2]
    FLATBUFFERS_ASSERT(i < size());
 800ced6:	5899      	ldr	r1, [r3, r2]
 800ced8:	4413      	add	r3, r2
 800ceda:	42a1      	cmp	r1, r4
 800cedc:	f240 80e6 	bls.w	800d0ac <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2b4>
    const uint8_t *const offset_location = p + i * element_stride;
 800cee0:	f104 0901 	add.w	r9, r4, #1
 800cee4:	eb03 0a89 	add.w	sl, r3, r9, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800cee8:	f853 b029 	ldr.w	fp, [r3, r9, lsl #2]
 800ceec:	eb0a 060b 	add.w	r6, sl, fp
    return data_ - ReadScalar<soffset_t>(data_);
 800cef0:	f85a 300b 	ldr.w	r3, [sl, fp]
 800cef4:	1af3      	subs	r3, r6, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cef6:	881a      	ldrh	r2, [r3, #0]
 800cef8:	2a08      	cmp	r2, #8
 800cefa:	d91d      	bls.n	800cf38 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x140>
 800cefc:	891b      	ldrh	r3, [r3, #8]
 800cefe:	b1db      	cbz	r3, 800cf38 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x140>
    auto p = data_ + field_offset;
 800cf00:	18f1      	adds	r1, r6, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cf02:	58f3      	ldr	r3, [r6, r3]
    const auto* op = subgraph->operators()->Get(i);
    // Figure out when the first creation and use of each tensor is.
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 800cf04:	2200      	movs	r2, #0
 800cf06:	46a6      	mov	lr, r4
 800cf08:	18c8      	adds	r0, r1, r3
  SizeT size() const { return EndianScalar(length_); }
 800cf0a:	58c9      	ldr	r1, [r1, r3]
 800cf0c:	4291      	cmp	r1, r2
 800cf0e:	d912      	bls.n	800cf36 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x13e>
  static return_type Read(const uint8_t *p, const size_t i) {
 800cf10:	3201      	adds	r2, #1
         ++n) {
      const int tensor_index = op->outputs()->Get(n);
      AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800cf12:	9c07      	ldr	r4, [sp, #28]
 800cf14:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800cf18:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800cf1c:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
  TFLITE_DCHECK(current->first_created <= allocation_scope_count);
 800cf20:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800cf24:	4567      	cmp	r7, ip
 800cf26:	f2c0 80ba 	blt.w	800d09e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
  if (current->first_created == kUninitializedLifetime) {
 800cf2a:	f1bc 3fff 	cmp.w	ip, #4294967295
    current->first_created = allocation_scope_count;
 800cf2e:	bf08      	it	eq
 800cf30:	609f      	streq	r7, [r3, #8]
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 800cf32:	4291      	cmp	r1, r2
 800cf34:	d8ec      	bhi.n	800cf10 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x118>
 800cf36:	4674      	mov	r4, lr
    // lifetime within a control flow op properly overlaps with all subgraphs.
    int start_allocation_scope_count = allocation_scope_count_;

    // Control flow operators can invoke subgraphs. Plan these subgraphs
    // before continuing on to the rest of the graph.
    MarkSubgraphLifetimesIfNecessary(op, scratch_buffer_requests,
 800cf38:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cf3a:	4631      	mov	r1, r6
 800cf3c:	4628      	mov	r0, r5
 800cf3e:	9300      	str	r3, [sp, #0]
 800cf40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cf44:	f000 f8c6 	bl	800d0d4 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
    return data_ - ReadScalar<soffset_t>(data_);
 800cf48:	f85a 300b 	ldr.w	r3, [sl, fp]
 800cf4c:	1af3      	subs	r3, r6, r3
 800cf4e:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cf50:	2a06      	cmp	r2, #6
 800cf52:	d93d      	bls.n	800cfd0 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1d8>
 800cf54:	88d9      	ldrh	r1, [r3, #6]
 800cf56:	b1f9      	cbz	r1, 800cf98 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1a0>
    auto p = data_ + field_offset;
 800cf58:	1870      	adds	r0, r6, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cf5a:	5871      	ldr	r1, [r6, r1]
                                     scratch_buffer_handles, allocations);

    // Figure out when the last use of each tensor is.
    for (size_t n = 0; op->inputs() != nullptr && n < op->inputs()->size();
 800cf5c:	f04f 0c00 	mov.w	ip, #0
 800cf60:	469b      	mov	fp, r3
 800cf62:	eb00 0a01 	add.w	sl, r0, r1
 800cf66:	5841      	ldr	r1, [r0, r1]
 800cf68:	4561      	cmp	r1, ip
 800cf6a:	d914      	bls.n	800cf96 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x19e>
 800cf6c:	f10c 0c01 	add.w	ip, ip, #1
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800cf70:	f85a 002c 	ldr.w	r0, [sl, ip, lsl #2]
         ++n) {
      const int tensor_index = op->inputs()->Get(n);
      // Optional bias tensors can have an index of -1 when they are omitted.
      if (tensor_index >= 0) {
 800cf74:	2800      	cmp	r0, #0
 800cf76:	dbf7      	blt.n	800cf68 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x170>
        AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800cf78:	9b07      	ldr	r3, [sp, #28]
 800cf7a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
        // No need to update creation since it is either marked by the subgraph
        // or producer op, or it is not part of the memory plan (weight, bias
        // tensor).
        UpdateLastUsed(current, allocation_scope_count_);
 800cf7e:	f8d5 e020 	ldr.w	lr, [r5, #32]
        AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800cf82:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800cf86:	68c3      	ldr	r3, [r0, #12]
 800cf88:	459e      	cmp	lr, r3
 800cf8a:	f2c0 8088 	blt.w	800d09e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
    for (size_t n = 0; op->inputs() != nullptr && n < op->inputs()->size();
 800cf8e:	4561      	cmp	r1, ip
  current->last_used = allocation_scope_count;
 800cf90:	f8c0 e00c 	str.w	lr, [r0, #12]
    for (size_t n = 0; op->inputs() != nullptr && n < op->inputs()->size();
 800cf94:	d8ea      	bhi.n	800cf6c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x174>
 800cf96:	465b      	mov	r3, fp
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cf98:	2a08      	cmp	r2, #8
 800cf9a:	d919      	bls.n	800cfd0 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1d8>
 800cf9c:	891b      	ldrh	r3, [r3, #8]
 800cf9e:	b1bb      	cbz	r3, 800cfd0 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1d8>
    auto p = data_ + field_offset;
 800cfa0:	18f1      	adds	r1, r6, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cfa2:	58f3      	ldr	r3, [r6, r3]
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	f8dd e01c 	ldr.w	lr, [sp, #28]
 800cfaa:	58ce      	ldr	r6, [r1, r3]
 800cfac:	eb01 0c03 	add.w	ip, r1, r3
      }
    }
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 800cfb0:	4296      	cmp	r6, r2
 800cfb2:	d90d      	bls.n	800cfd0 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1d8>
  static return_type Read(const uint8_t *p, const size_t i) {
 800cfb4:	3201      	adds	r2, #1
         ++n) {
      const int tensor_index = op->outputs()->Get(n);
      AllocationInfo* current = &subgraph_allocation_info[tensor_index];
      UpdateLastUsed(current, allocation_scope_count_);
 800cfb6:	6a29      	ldr	r1, [r5, #32]
      AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800cfb8:	f85c 3022 	ldr.w	r3, [ip, r2, lsl #2]
 800cfbc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800cfc0:	eb0e 03c3 	add.w	r3, lr, r3, lsl #3
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800cfc4:	68d8      	ldr	r0, [r3, #12]
 800cfc6:	4281      	cmp	r1, r0
 800cfc8:	db69      	blt.n	800d09e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 800cfca:	4296      	cmp	r6, r2
  current->last_used = allocation_scope_count;
 800cfcc:	60d9      	str	r1, [r3, #12]
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 800cfce:	d8f1      	bhi.n	800cfb4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1bc>
    // operation is O(N * M) where N is the total number of visited nodes and M
    // is the total number of scratch buffers.
    // TODO(b/217794030): Optimize this memory planning code.
    AllocationInfo* scratch_allocation_info =
        &allocation_info[info_.scratch_offset];
    for (size_t scratch_idx = 0; scratch_idx < info_.scratch_buffer_count;
 800cfd0:	f8d5 c01c 	ldr.w	ip, [r5, #28]
        &allocation_info[info_.scratch_offset];
 800cfd4:	696a      	ldr	r2, [r5, #20]
    for (size_t scratch_idx = 0; scratch_idx < info_.scratch_buffer_count;
 800cfd6:	f1bc 0f00 	cmp.w	ip, #0
 800cfda:	d024      	beq.n	800d026 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x22e>
 800cfdc:	9b06      	ldr	r3, [sp, #24]
 800cfde:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800cfe2:	2100      	movs	r1, #0
 800cfe4:	46a6      	mov	lr, r4
 800cfe6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800cfea:	e9dd 3602 	ldrd	r3, r6, [sp, #8]
 800cfee:	e005      	b.n	800cffc <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x204>
 800cff0:	3101      	adds	r1, #1
 800cff2:	330c      	adds	r3, #12
 800cff4:	3218      	adds	r2, #24
 800cff6:	3604      	adds	r6, #4
 800cff8:	4561      	cmp	r1, ip
 800cffa:	d014      	beq.n	800d026 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x22e>
         scratch_idx++) {
      internal::ScratchBufferRequest request =
 800cffc:	e9d3 4000 	ldrd	r4, r0, [r3]
          scratch_buffer_requests[scratch_idx];
      AllocationInfo* current = &scratch_allocation_info[scratch_idx];
      if (request.node_idx == static_cast<int>(i) &&
 800d000:	4570      	cmp	r0, lr
 800d002:	d1f5      	bne.n	800cff0 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1f8>
 800d004:	6898      	ldr	r0, [r3, #8]
 800d006:	4540      	cmp	r0, r8
 800d008:	d1f2      	bne.n	800cff0 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1f8>
  TFLITE_DCHECK(current->first_created <= allocation_scope_count);
 800d00a:	6890      	ldr	r0, [r2, #8]
 800d00c:	4287      	cmp	r7, r0
          request.subgraph_idx == static_cast<int>(subgraph_idx)) {
        ScratchBufferHandle* current_handle =
            &(scratch_buffer_handles[scratch_idx]);
        current->output_ptr = reinterpret_cast<void**>(&current_handle->data);
 800d00e:	e9c2 4600 	strd	r4, r6, [r2]
  TFLITE_DCHECK(current->first_created <= allocation_scope_count);
 800d012:	db44      	blt.n	800d09e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
  if (current->first_created == kUninitializedLifetime) {
 800d014:	3001      	adds	r0, #1
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800d016:	68d0      	ldr	r0, [r2, #12]
    current->first_created = allocation_scope_count;
 800d018:	bf08      	it	eq
 800d01a:	6097      	streq	r7, [r2, #8]
        current->bytes = request.bytes;
        UpdateFirstCreated(current, start_allocation_scope_count);
        UpdateLastUsed(current, allocation_scope_count_);
 800d01c:	6a2c      	ldr	r4, [r5, #32]
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800d01e:	4284      	cmp	r4, r0
 800d020:	db3d      	blt.n	800d09e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
  current->last_used = allocation_scope_count;
 800d022:	60d4      	str	r4, [r2, #12]
}
 800d024:	e7e4      	b.n	800cff0 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1f8>
 800d026:	9a04      	ldr	r2, [sp, #16]
  for (uint32_t i = 0; i < operators_size; i++) {
 800d028:	464c      	mov	r4, r9
 800d02a:	9905      	ldr	r1, [sp, #20]
 800d02c:	6813      	ldr	r3, [r2, #0]
 800d02e:	4549      	cmp	r1, r9
    return data_ - ReadScalar<soffset_t>(data_);
 800d030:	eba2 0303 	sub.w	r3, r2, r3
 800d034:	881a      	ldrh	r2, [r3, #0]
 800d036:	f47f af40 	bne.w	800ceba <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xc2>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d03a:	2a08      	cmp	r2, #8
 800d03c:	d91d      	bls.n	800d07a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x282>
 800d03e:	891b      	ldrh	r3, [r3, #8]
 800d040:	b1db      	cbz	r3, 800d07a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x282>
    auto p = data_ + field_offset;
 800d042:	9904      	ldr	r1, [sp, #16]
 800d044:	9f07      	ldr	r7, [sp, #28]
 800d046:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d048:	58cb      	ldr	r3, [r1, r3]
 800d04a:	58d4      	ldr	r4, [r2, r3]
 800d04c:	18d6      	adds	r6, r2, r3
      }
    }
  }

  // Mark all outputs as persistent to the end of the subgraph invocation.
  for (size_t i = 0;
 800d04e:	2200      	movs	r2, #0
       subgraph->outputs() != nullptr && i < subgraph->outputs()->size(); ++i) {
 800d050:	4294      	cmp	r4, r2
 800d052:	d912      	bls.n	800d07a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x282>
 800d054:	3201      	adds	r2, #1
    AllocationInfo* current = &subgraph_allocation_info[tensor_index];
    // Make sure to assign the First created value of the subgraph output
    // This will handle the case where the subgraph is empty. This helps
    // ensure all tensors have valid lifetimes before those are used by the
    // memory planner.
    UpdateFirstCreated(current, allocation_scope_count_);
 800d056:	6a29      	ldr	r1, [r5, #32]
    AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800d058:	f856 3022 	ldr.w	r3, [r6, r2, lsl #2]
 800d05c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800d060:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
  TFLITE_DCHECK(current->first_created <= allocation_scope_count);
 800d064:	6898      	ldr	r0, [r3, #8]
 800d066:	4281      	cmp	r1, r0
 800d068:	db19      	blt.n	800d09e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
  if (current->first_created == kUninitializedLifetime) {
 800d06a:	3001      	adds	r0, #1
 800d06c:	d019      	beq.n	800d0a2 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2aa>
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800d06e:	68d8      	ldr	r0, [r3, #12]
 800d070:	4281      	cmp	r1, r0
 800d072:	db14      	blt.n	800d09e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
       subgraph->outputs() != nullptr && i < subgraph->outputs()->size(); ++i) {
 800d074:	4294      	cmp	r4, r2
  current->last_used = allocation_scope_count;
 800d076:	60d9      	str	r1, [r3, #12]
       subgraph->outputs() != nullptr && i < subgraph->outputs()->size(); ++i) {
 800d078:	d8ec      	bhi.n	800d054 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x25c>
    UpdateLastUsed(current, allocation_scope_count_);
  }
  return kTfLiteOk;
}
 800d07a:	2000      	movs	r0, #0
 800d07c:	b009      	add	sp, #36	@ 0x24
 800d07e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  for (uint32_t i = 0; i < operators_size; i++) {
 800d082:	9b05      	ldr	r3, [sp, #20]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d0f8      	beq.n	800d07a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x282>
    allocation_scope_count_++;
 800d088:	6a2b      	ldr	r3, [r5, #32]
 800d08a:	3301      	adds	r3, #1
 800d08c:	622b      	str	r3, [r5, #32]
 800d08e:	2300      	movs	r3, #0
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	deff      	udf	#255	@ 0xff
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800d094:	68ce      	ldr	r6, [r1, #12]
    current->first_created = allocation_scope_count;
 800d096:	6088      	str	r0, [r1, #8]
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800d098:	42b0      	cmp	r0, r6
 800d09a:	f6bf af06 	bge.w	800ceaa <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xb2>
  TFLITE_DCHECK(current->first_created <= allocation_scope_count);
 800d09e:	f015 fc63 	bl	8022968 <abort>
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800d0a2:	68d8      	ldr	r0, [r3, #12]
    current->first_created = allocation_scope_count;
 800d0a4:	6099      	str	r1, [r3, #8]
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800d0a6:	4281      	cmp	r1, r0
 800d0a8:	dae4      	bge.n	800d074 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x27c>
 800d0aa:	e7f8      	b.n	800d09e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
    FLATBUFFERS_ASSERT(i < size());
 800d0ac:	4b05      	ldr	r3, [pc, #20]	@ (800d0c4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2cc>)
 800d0ae:	21b0      	movs	r1, #176	@ 0xb0
 800d0b0:	4a05      	ldr	r2, [pc, #20]	@ (800d0c8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2d0>)
 800d0b2:	4806      	ldr	r0, [pc, #24]	@ (800d0cc <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2d4>)
 800d0b4:	f015 fc60 	bl	8022978 <__assert_func>
 800d0b8:	4b02      	ldr	r3, [pc, #8]	@ (800d0c4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2cc>)
 800d0ba:	21b0      	movs	r1, #176	@ 0xb0
 800d0bc:	4a04      	ldr	r2, [pc, #16]	@ (800d0d0 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2d8>)
 800d0be:	4803      	ldr	r0, [pc, #12]	@ (800d0cc <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2d4>)
 800d0c0:	f015 fc5a 	bl	8022978 <__assert_func>
 800d0c4:	08025f9c 	.word	0x08025f9c
 800d0c8:	08026788 	.word	0x08026788
 800d0cc:	0802604c 	.word	0x0802604c
 800d0d0:	08026674 	.word	0x08026674

0800d0d4 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>:
    SubgraphAllocations* allocations) {
 800d0d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0d8:	4616      	mov	r6, r2
      model_->operator_codes()->Get(op->opcode_index());
 800d0da:	6802      	ldr	r2, [r0, #0]
    SubgraphAllocations* allocations) {
 800d0dc:	4698      	mov	r8, r3
 800d0de:	4605      	mov	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
 800d0e0:	6813      	ldr	r3, [r2, #0]
 800d0e2:	b082      	sub	sp, #8
 800d0e4:	1ad3      	subs	r3, r2, r3
 800d0e6:	9f08      	ldr	r7, [sp, #32]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d0e8:	8818      	ldrh	r0, [r3, #0]
 800d0ea:	2806      	cmp	r0, #6
 800d0ec:	d926      	bls.n	800d13c <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x68>
 800d0ee:	88d8      	ldrh	r0, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d0f0:	b110      	cbz	r0, 800d0f8 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x24>
    auto p = data_ + field_offset;
 800d0f2:	1813      	adds	r3, r2, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d0f4:	5810      	ldr	r0, [r2, r0]
 800d0f6:	4418      	add	r0, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800d0f8:	680a      	ldr	r2, [r1, #0]
 800d0fa:	1a8a      	subs	r2, r1, r2
 800d0fc:	f8b2 c000 	ldrh.w	ip, [r2]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d100:	f1bc 0f04 	cmp.w	ip, #4
 800d104:	d918      	bls.n	800d138 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x64>
 800d106:	8894      	ldrh	r4, [r2, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d108:	b9d4      	cbnz	r4, 800d140 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x6c>
 800d10a:	6803      	ldr	r3, [r0, #0]
 800d10c:	429c      	cmp	r4, r3
 800d10e:	f080 80de 	bcs.w	800d2ce <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1fa>
    const uint8_t *const offset_location = p + i * element_stride;
 800d112:	3401      	adds	r4, #1
 800d114:	eb00 0e84 	add.w	lr, r0, r4, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800d118:	f850 3024 	ldr.w	r3, [r0, r4, lsl #2]
 800d11c:	eb0e 0003 	add.w	r0, lr, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800d120:	f85e 3003 	ldr.w	r3, [lr, r3]
 800d124:	1ac3      	subs	r3, r0, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d126:	881c      	ldrh	r4, [r3, #0]
 800d128:	2c0a      	cmp	r4, #10
 800d12a:	d901      	bls.n	800d130 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5c>
 800d12c:	895b      	ldrh	r3, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d12e:	b94b      	cbnz	r3, 800d144 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x70>
          op->builtin_options_as_IfOptions()->then_subgraph_index();
 800d130:	2000      	movs	r0, #0
}
 800d132:	b002      	add	sp, #8
 800d134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d138:	2400      	movs	r4, #0
 800d13a:	e7e6      	b.n	800d10a <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x36>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d13c:	2000      	movs	r0, #0
 800d13e:	e7db      	b.n	800d0f8 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x24>
 800d140:	590c      	ldr	r4, [r1, r4]
 800d142:	e7e2      	b.n	800d10a <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x36>
 800d144:	58c3      	ldr	r3, [r0, r3]
  switch (opcode->builtin_code()) {
 800d146:	2b77      	cmp	r3, #119	@ 0x77
 800d148:	d02c      	beq.n	800d1a4 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xd0>
 800d14a:	2b81      	cmp	r3, #129	@ 0x81
 800d14c:	d060      	beq.n	800d210 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x13c>
 800d14e:	2b76      	cmp	r3, #118	@ 0x76
 800d150:	d1ee      	bne.n	800d130 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d152:	f1bc 0f0a 	cmp.w	ip, #10
 800d156:	f240 80c0 	bls.w	800d2da <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800d15a:	8953      	ldrh	r3, [r2, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	f000 80bc 	beq.w	800d2da <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
  }
  const tflite::HardSwishOptions *builtin_options_as_HardSwishOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_HardSwishOptions ? static_cast<const tflite::HardSwishOptions *>(builtin_options()) : nullptr;
  }
  const tflite::IfOptions *builtin_options_as_IfOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_IfOptions ? static_cast<const tflite::IfOptions *>(builtin_options()) : nullptr;
 800d162:	5ccb      	ldrb	r3, [r1, r3]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d164:	2b5c      	cmp	r3, #92	@ 0x5c
 800d166:	f040 80b8 	bne.w	800d2da <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800d16a:	f1bc 0f0c 	cmp.w	ip, #12
 800d16e:	f240 80b4 	bls.w	800d2da <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800d172:	8993      	ldrh	r3, [r2, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d174:	2b00      	cmp	r3, #0
 800d176:	f000 80b0 	beq.w	800d2da <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
    auto p = data_ + field_offset;
 800d17a:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d17c:	58cb      	ldr	r3, [r1, r3]
 800d17e:	18d0      	adds	r0, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800d180:	58d2      	ldr	r2, [r2, r3]
 800d182:	1a82      	subs	r2, r0, r2
 800d184:	8814      	ldrh	r4, [r2, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d186:	2c04      	cmp	r4, #4
 800d188:	f200 8085 	bhi.w	800d296 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1c2>
    allocation_scope_count_++;
 800d18c:	6a2b      	ldr	r3, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800d18e:	4632      	mov	r2, r6
 800d190:	9700      	str	r7, [sp, #0]
 800d192:	2100      	movs	r1, #0
    allocation_scope_count_++;
 800d194:	3301      	adds	r3, #1
    TF_LITE_ENSURE_STATUS(
 800d196:	4628      	mov	r0, r5
    allocation_scope_count_++;
 800d198:	622b      	str	r3, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800d19a:	4643      	mov	r3, r8
 800d19c:	f7ff fe2c 	bl	800cdf8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800d1a0:	b340      	cbz	r0, 800d1f4 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x120>
 800d1a2:	e7c6      	b.n	800d132 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5e>
 800d1a4:	f1bc 0f0a 	cmp.w	ip, #10
 800d1a8:	f240 8097 	bls.w	800d2da <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800d1ac:	8953      	ldrh	r3, [r2, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	f000 8093 	beq.w	800d2da <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
  }
  const tflite::WhileOptions *builtin_options_as_WhileOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_WhileOptions ? static_cast<const tflite::WhileOptions *>(builtin_options()) : nullptr;
 800d1b4:	5ccb      	ldrb	r3, [r1, r3]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d1b6:	2b5d      	cmp	r3, #93	@ 0x5d
 800d1b8:	f040 808f 	bne.w	800d2da <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800d1bc:	f1bc 0f0c 	cmp.w	ip, #12
 800d1c0:	f240 808b 	bls.w	800d2da <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800d1c4:	8993      	ldrh	r3, [r2, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	f000 8087 	beq.w	800d2da <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
    auto p = data_ + field_offset;
 800d1cc:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d1ce:	58cb      	ldr	r3, [r1, r3]
 800d1d0:	18d0      	adds	r0, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800d1d2:	58d3      	ldr	r3, [r2, r3]
 800d1d4:	1ac3      	subs	r3, r0, r3
 800d1d6:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d1d8:	2a04      	cmp	r2, #4
 800d1da:	d845      	bhi.n	800d268 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x194>
          op->builtin_options_as_IfOptions()->then_subgraph_index();
 800d1dc:	2100      	movs	r1, #0
    TF_LITE_ENSURE_STATUS(
 800d1de:	9700      	str	r7, [sp, #0]
 800d1e0:	4632      	mov	r2, r6
    allocation_scope_count_++;
 800d1e2:	6a2b      	ldr	r3, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800d1e4:	4628      	mov	r0, r5
    allocation_scope_count_++;
 800d1e6:	3301      	adds	r3, #1
 800d1e8:	622b      	str	r3, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800d1ea:	4643      	mov	r3, r8
 800d1ec:	f7ff fe04 	bl	800cdf8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800d1f0:	2800      	cmp	r0, #0
 800d1f2:	d19e      	bne.n	800d132 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5e>
          op->builtin_options_as_IfOptions()->then_subgraph_index();
 800d1f4:	2400      	movs	r4, #0
    TF_LITE_ENSURE_STATUS(
 800d1f6:	9708      	str	r7, [sp, #32]
 800d1f8:	4621      	mov	r1, r4
    allocation_scope_count_++;
 800d1fa:	6a2c      	ldr	r4, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800d1fc:	4643      	mov	r3, r8
 800d1fe:	4632      	mov	r2, r6
 800d200:	4628      	mov	r0, r5
    allocation_scope_count_++;
 800d202:	3401      	adds	r4, #1
 800d204:	622c      	str	r4, [r5, #32]
}
 800d206:	b002      	add	sp, #8
 800d208:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    TF_LITE_ENSURE_STATUS(
 800d20c:	f7ff bdf4 	b.w	800cdf8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800d210:	f1bc 0f0a 	cmp.w	ip, #10
 800d214:	d961      	bls.n	800d2da <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800d216:	8953      	ldrh	r3, [r2, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d05e      	beq.n	800d2da <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
  }
  const tflite::CumsumOptions *builtin_options_as_CumsumOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_CumsumOptions ? static_cast<const tflite::CumsumOptions *>(builtin_options()) : nullptr;
  }
  const tflite::CallOnceOptions *builtin_options_as_CallOnceOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_CallOnceOptions ? static_cast<const tflite::CallOnceOptions *>(builtin_options()) : nullptr;
 800d21c:	5ccb      	ldrb	r3, [r1, r3]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d21e:	2b67      	cmp	r3, #103	@ 0x67
 800d220:	d15b      	bne.n	800d2da <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800d222:	f1bc 0f0c 	cmp.w	ip, #12
 800d226:	d958      	bls.n	800d2da <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800d228:	8993      	ldrh	r3, [r2, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d055      	beq.n	800d2da <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
    auto p = data_ + field_offset;
 800d22e:	18c8      	adds	r0, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d230:	58cb      	ldr	r3, [r1, r3]
 800d232:	18c2      	adds	r2, r0, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800d234:	58c3      	ldr	r3, [r0, r3]
 800d236:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d238:	8819      	ldrh	r1, [r3, #0]
 800d23a:	2904      	cmp	r1, #4
 800d23c:	d80d      	bhi.n	800d25a <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x186>
          op->builtin_options_as_CallOnceOptions()->init_subgraph_index();
 800d23e:	2100      	movs	r1, #0
    TF_LITE_ENSURE_STATUS(
 800d240:	9700      	str	r7, [sp, #0]
 800d242:	4643      	mov	r3, r8
    allocation_scope_count_++;
 800d244:	6a2c      	ldr	r4, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800d246:	4632      	mov	r2, r6
 800d248:	4628      	mov	r0, r5
    allocation_scope_count_++;
 800d24a:	3401      	adds	r4, #1
 800d24c:	622c      	str	r4, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800d24e:	f7ff fdd3 	bl	800cdf8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800d252:	2800      	cmp	r0, #0
 800d254:	f43f af6c 	beq.w	800d130 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5c>
 800d258:	e76b      	b.n	800d132 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5e>
 800d25a:	8899      	ldrh	r1, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d25c:	2900      	cmp	r1, #0
 800d25e:	d0ef      	beq.n	800d240 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x16c>
 800d260:	5851      	ldr	r1, [r2, r1]
  if (first_subgraph_index != -1) {
 800d262:	1c48      	adds	r0, r1, #1
 800d264:	d1ec      	bne.n	800d240 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x16c>
 800d266:	e763      	b.n	800d130 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5c>
 800d268:	8899      	ldrh	r1, [r3, #4]
 800d26a:	b9f1      	cbnz	r1, 800d2aa <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1d6>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d26c:	2a06      	cmp	r2, #6
 800d26e:	d9b6      	bls.n	800d1de <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x10a>
 800d270:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d272:	2b00      	cmp	r3, #0
 800d274:	d0b2      	beq.n	800d1dc <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x108>
 800d276:	58c4      	ldr	r4, [r0, r3]
    TF_LITE_ENSURE_STATUS(
 800d278:	9700      	str	r7, [sp, #0]
 800d27a:	4632      	mov	r2, r6
    allocation_scope_count_++;
 800d27c:	6a2b      	ldr	r3, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800d27e:	4628      	mov	r0, r5
    allocation_scope_count_++;
 800d280:	3301      	adds	r3, #1
 800d282:	622b      	str	r3, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800d284:	4643      	mov	r3, r8
 800d286:	f7ff fdb7 	bl	800cdf8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800d28a:	2800      	cmp	r0, #0
 800d28c:	f47f af51 	bne.w	800d132 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5e>
  if (second_subgraph_index != -1) {
 800d290:	1c63      	adds	r3, r4, #1
 800d292:	d1b0      	bne.n	800d1f6 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x122>
 800d294:	e74c      	b.n	800d130 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5c>
 800d296:	8893      	ldrh	r3, [r2, #4]
 800d298:	b983      	cbnz	r3, 800d2bc <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1e8>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d29a:	2c06      	cmp	r4, #6
 800d29c:	d99e      	bls.n	800d1dc <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x108>
 800d29e:	88d1      	ldrh	r1, [r2, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d2a0:	2900      	cmp	r1, #0
 800d2a2:	d09c      	beq.n	800d1de <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x10a>
 800d2a4:	5844      	ldr	r4, [r0, r1]
          op->builtin_options_as_IfOptions()->then_subgraph_index();
 800d2a6:	4619      	mov	r1, r3
 800d2a8:	e7e6      	b.n	800d278 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1a4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d2aa:	2a06      	cmp	r2, #6
 800d2ac:	5841      	ldr	r1, [r0, r1]
 800d2ae:	d90b      	bls.n	800d2c8 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1f4>
 800d2b0:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d2b2:	b14b      	cbz	r3, 800d2c8 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1f4>
  if (first_subgraph_index != -1) {
 800d2b4:	1c4a      	adds	r2, r1, #1
 800d2b6:	58c4      	ldr	r4, [r0, r3]
 800d2b8:	d0ea      	beq.n	800d290 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1bc>
 800d2ba:	e7dd      	b.n	800d278 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1a4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d2bc:	2c06      	cmp	r4, #6
 800d2be:	58c1      	ldr	r1, [r0, r3]
 800d2c0:	d902      	bls.n	800d2c8 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1f4>
 800d2c2:	88d3      	ldrh	r3, [r2, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d1f5      	bne.n	800d2b4 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1e0>
 800d2c8:	1c4c      	adds	r4, r1, #1
 800d2ca:	d093      	beq.n	800d1f4 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x120>
 800d2cc:	e787      	b.n	800d1de <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x10a>
 800d2ce:	4b04      	ldr	r3, [pc, #16]	@ (800d2e0 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x20c>)
 800d2d0:	21b0      	movs	r1, #176	@ 0xb0
 800d2d2:	4a04      	ldr	r2, [pc, #16]	@ (800d2e4 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x210>)
 800d2d4:	4804      	ldr	r0, [pc, #16]	@ (800d2e8 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x214>)
 800d2d6:	f015 fb4f 	bl	8022978 <__assert_func>
 800d2da:	2300      	movs	r3, #0
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	deff      	udf	#255	@ 0xff
 800d2e0:	08025f9c 	.word	0x08025f9c
 800d2e4:	08026960 	.word	0x08026960
 800d2e8:	0802604c 	.word	0x0802604c

0800d2ec <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl>:

// Get offline tensors allocation plan. See
// micro/docs/memory_management.md for more info.
TfLiteStatus AllocationInfoBuilder::GetOfflinePlannedOffsets(
    const int32_t** offline_planner_offsets) {
  if (model_->metadata()) {
 800d2ec:	6802      	ldr	r2, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800d2ee:	6813      	ldr	r3, [r2, #0]
 800d2f0:	eba2 0c03 	sub.w	ip, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d2f4:	f8bc 3000 	ldrh.w	r3, [ip]
 800d2f8:	2b10      	cmp	r3, #16
 800d2fa:	d801      	bhi.n	800d300 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x14>
          }
        }
      }
    }
  }
  return kTfLiteOk;
 800d2fc:	2000      	movs	r0, #0
}
 800d2fe:	4770      	bx	lr
 800d300:	f8bc 3010 	ldrh.w	r3, [ip, #16]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d304:	2b00      	cmp	r3, #0
 800d306:	d0f9      	beq.n	800d2fc <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x10>
    const int32_t** offline_planner_offsets) {
 800d308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    auto p = data_ + field_offset;
 800d30c:	18d5      	adds	r5, r2, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d30e:	58d3      	ldr	r3, [r2, r3]
 800d310:	b085      	sub	sp, #20
  SizeT size() const { return EndianScalar(length_); }
 800d312:	f855 b003 	ldr.w	fp, [r5, r3]
 800d316:	441d      	add	r5, r3
    for (size_t i = 0; i < model_->metadata()->size(); ++i) {
 800d318:	f1bb 0f00 	cmp.w	fp, #0
 800d31c:	d050      	beq.n	800d3c0 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xd4>
 800d31e:	4686      	mov	lr, r0
 800d320:	3504      	adds	r5, #4
 800d322:	2600      	movs	r6, #0
        if ((strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
 800d324:	f8df a0dc 	ldr.w	sl, [pc, #220]	@ 800d404 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x118>
 800d328:	e9cd c200 	strd	ip, r2, [sp]
 800d32c:	e9cd 0102 	strd	r0, r1, [sp, #8]
    const uint8_t *const offset_location = p + i * element_stride;
 800d330:	462a      	mov	r2, r5
T ReadScalar(const void *p) {
 800d332:	3601      	adds	r6, #1
 800d334:	3504      	adds	r5, #4
        offset_location + ReadScalar<offset_type>(offset_location));
 800d336:	6811      	ldr	r1, [r2, #0]
 800d338:	1857      	adds	r7, r2, r1
    return data_ - ReadScalar<soffset_t>(data_);
 800d33a:	5854      	ldr	r4, [r2, r1]
 800d33c:	1b3c      	subs	r4, r7, r4
  return EndianScalar(*reinterpret_cast<const T *>(p));
 800d33e:	f8b4 8000 	ldrh.w	r8, [r4]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d342:	f1b8 0f04 	cmp.w	r8, #4
 800d346:	d939      	bls.n	800d3bc <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xd0>
 800d348:	88a2      	ldrh	r2, [r4, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d34a:	2a00      	cmp	r2, #0
 800d34c:	d036      	beq.n	800d3bc <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xd0>
    auto p = data_ + field_offset;
 800d34e:	18b8      	adds	r0, r7, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d350:	58b9      	ldr	r1, [r7, r2]
 800d352:	f850 9001 	ldr.w	r9, [r0, r1]
 800d356:	4408      	add	r0, r1
      if (__b < __a)
 800d358:	f1b9 0f17 	cmp.w	r9, #23
 800d35c:	d82e      	bhi.n	800d3bc <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xd0>
 800d35e:	3004      	adds	r0, #4
 800d360:	464a      	mov	r2, r9
 800d362:	4651      	mov	r1, sl
 800d364:	f016 f9f2 	bl	802374c <strncmp>
                              strlen(kOfflineMemAllocMetadata))) == 0) &&
 800d368:	f1b9 0f17 	cmp.w	r9, #23
 800d36c:	d126      	bne.n	800d3bc <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xd0>
 800d36e:	bb28      	cbnz	r0, 800d3bc <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xd0>
 800d370:	9b00      	ldr	r3, [sp, #0]
 800d372:	899a      	ldrh	r2, [r3, #12]
 800d374:	b11a      	cbz	r2, 800d37e <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x92>
    auto p = data_ + field_offset;
 800d376:	9b01      	ldr	r3, [sp, #4]
 800d378:	1899      	adds	r1, r3, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d37a:	589a      	ldr	r2, [r3, r2]
 800d37c:	440a      	add	r2, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d37e:	f1b8 0f06 	cmp.w	r8, #6
 800d382:	d821      	bhi.n	800d3c8 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xdc>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d384:	2100      	movs	r1, #0
    FLATBUFFERS_ASSERT(i < size());
 800d386:	6810      	ldr	r0, [r2, #0]
 800d388:	4281      	cmp	r1, r0
 800d38a:	d229      	bcs.n	800d3e0 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xf4>
    const uint8_t *const offset_location = p + i * element_stride;
 800d38c:	3101      	adds	r1, #1
 800d38e:	eb02 0081 	add.w	r0, r2, r1, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800d392:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 800d396:	1842      	adds	r2, r0, r1
    return data_ - ReadScalar<soffset_t>(data_);
 800d398:	5841      	ldr	r1, [r0, r1]
 800d39a:	1a51      	subs	r1, r2, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d39c:	8808      	ldrh	r0, [r1, #0]
 800d39e:	2804      	cmp	r0, #4
 800d3a0:	d924      	bls.n	800d3ec <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x100>
 800d3a2:	8889      	ldrh	r1, [r1, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d3a4:	b311      	cbz	r1, 800d3ec <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x100>
 800d3a6:	5850      	ldr	r0, [r2, r1]
    auto p = data_ + field_offset;
 800d3a8:	440a      	add	r2, r1
          if (info_.tensor_count != nbr_tensors) {
 800d3aa:	9b02      	ldr	r3, [sp, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d3ac:	4402      	add	r2, r0
 800d3ae:	699c      	ldr	r4, [r3, #24]
          const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
 800d3b0:	68d0      	ldr	r0, [r2, #12]
              reinterpret_cast<const int32_t*>(&metadata_buffer[3]);
 800d3b2:	3210      	adds	r2, #16
          *offline_planner_offsets =
 800d3b4:	9b03      	ldr	r3, [sp, #12]
          if (info_.tensor_count != nbr_tensors) {
 800d3b6:	4284      	cmp	r4, r0
          *offline_planner_offsets =
 800d3b8:	601a      	str	r2, [r3, #0]
          if (info_.tensor_count != nbr_tensors) {
 800d3ba:	d10a      	bne.n	800d3d2 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xe6>
    for (size_t i = 0; i < model_->metadata()->size(); ++i) {
 800d3bc:	45b3      	cmp	fp, r6
 800d3be:	d1b7      	bne.n	800d330 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x44>
  return kTfLiteOk;
 800d3c0:	2000      	movs	r0, #0
}
 800d3c2:	b005      	add	sp, #20
 800d3c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3c8:	88e1      	ldrh	r1, [r4, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d3ca:	2900      	cmp	r1, #0
 800d3cc:	d0db      	beq.n	800d386 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x9a>
 800d3ce:	5879      	ldr	r1, [r7, r1]
 800d3d0:	e7d9      	b.n	800d386 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x9a>
            MicroPrintf(
 800d3d2:	4601      	mov	r1, r0
 800d3d4:	4622      	mov	r2, r4
 800d3d6:	4807      	ldr	r0, [pc, #28]	@ (800d3f4 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x108>)
 800d3d8:	f001 ffc0 	bl	800f35c <_Z11MicroPrintfPKcz>
            return kTfLiteError;
 800d3dc:	2001      	movs	r0, #1
 800d3de:	e7f0      	b.n	800d3c2 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xd6>
 800d3e0:	4b05      	ldr	r3, [pc, #20]	@ (800d3f8 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x10c>)
 800d3e2:	21b0      	movs	r1, #176	@ 0xb0
 800d3e4:	4a05      	ldr	r2, [pc, #20]	@ (800d3fc <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x110>)
 800d3e6:	4806      	ldr	r0, [pc, #24]	@ (800d400 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x114>)
 800d3e8:	f015 fac6 	bl	8022978 <__assert_func>
          const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	68db      	ldr	r3, [r3, #12]
 800d3f0:	deff      	udf	#255	@ 0xff
 800d3f2:	bf00      	nop
 800d3f4:	08026b04 	.word	0x08026b04
 800d3f8:	08025f9c 	.word	0x08025f9c
 800d3fc:	08026a38 	.word	0x08026a38
 800d400:	0802604c 	.word	0x0802604c
 800d404:	08030184 	.word	0x08030184

0800d408 <_ZN6tflite18MicroMemoryPlanner9AddBufferEiiii>:
  // This is to support offline memory planning from the flatbuffer metadata.
  // By default, it returns an error.
  virtual TfLiteStatus AddBuffer(int size, int first_time_used,
                                 int last_time_used, int offline_offset) {
    return kTfLiteError;
  }
 800d408:	2001      	movs	r0, #1
 800d40a:	4770      	bx	lr

0800d40c <_ZN6tflite18MicroMemoryPlanner4InitEPhi>:
  // The default implementation is for the memory planner that does not need
  // scratch buffer and simply returns ok.
  virtual TfLiteStatus Init(unsigned char* scratch_buffer,
                            int scratch_buffer_size) {
    return kTfLiteOk;
  }
 800d40c:	2000      	movs	r0, #0
 800d40e:	4770      	bx	lr

0800d410 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator8AllocateEjj>:
  explicit MicroBuiltinDataAllocator(
      IPersistentBufferAllocator* persistent_allocator)
      : persistent_allocator_(persistent_allocator) {}

  void* Allocate(size_t size, size_t alignment_hint) override {
    return persistent_allocator_->AllocatePersistentBuffer(size,
 800d410:	6840      	ldr	r0, [r0, #4]
 800d412:	6803      	ldr	r3, [r0, #0]
 800d414:	689b      	ldr	r3, [r3, #8]
 800d416:	4718      	bx	r3

0800d418 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator10DeallocateEPv>:
                                                           alignment_hint);
  }
  void Deallocate(void* data) override {
    // Do not deallocate, builtin data needs to be available for the life time
    // of the model.
  }
 800d418:	4770      	bx	lr
 800d41a:	bf00      	nop

0800d41c <_ZN6tflite14MicroAllocatorD1Ev>:
    : non_persistent_buffer_allocator_(non_persistent_buffer_allocator),
      persistent_buffer_allocator_(persistent_buffer_allocator),
      memory_planner_(memory_planner),
      model_is_allocating_(false) {}

MicroAllocator::~MicroAllocator() {}
 800d41c:	4770      	bx	lr
 800d41e:	bf00      	nop

0800d420 <_ZN6tflite14MicroAllocator24AllocatePersistentBufferEj>:
  model_is_allocating_ = false;
  return kTfLiteOk;
}

void* MicroAllocator::AllocatePersistentBuffer(size_t bytes) {
  return persistent_buffer_allocator_->AllocatePersistentBuffer(
 800d420:	6880      	ldr	r0, [r0, #8]
 800d422:	2210      	movs	r2, #16
 800d424:	6803      	ldr	r3, [r0, #0]
 800d426:	689b      	ldr	r3, [r3, #8]
 800d428:	4718      	bx	r3
 800d42a:	bf00      	nop

0800d42c <_ZN6tflite14MicroAllocator18AllocateTempBufferEjj>:
  }
  return tensor;
}

uint8_t* MicroAllocator::AllocateTempBuffer(size_t size, size_t alignment) {
  return non_persistent_buffer_allocator_->AllocateTemp(size, alignment);
 800d42c:	6840      	ldr	r0, [r0, #4]
 800d42e:	6803      	ldr	r3, [r0, #0]
 800d430:	689b      	ldr	r3, [r3, #8]
 800d432:	4718      	bx	r3

0800d434 <_ZN6tflite14MicroAllocator20DeallocateTempBufferEPh>:
}

void MicroAllocator::DeallocateTempBuffer(uint8_t* buffer) {
  non_persistent_buffer_allocator_->DeallocateTemp(buffer);
 800d434:	6840      	ldr	r0, [r0, #4]
 800d436:	6803      	ldr	r3, [r0, #0]
 800d438:	68db      	ldr	r3, [r3, #12]
 800d43a:	4718      	bx	r3

0800d43c <_ZN6tflite14MicroAllocator20ResetTempAllocationsEv>:
}

TfLiteStatus MicroAllocator::ResetTempAllocations() {
  return non_persistent_buffer_allocator_->ResetTempAllocations();
 800d43c:	6840      	ldr	r0, [r0, #4]
 800d43e:	6803      	ldr	r3, [r0, #0]
 800d440:	695b      	ldr	r3, [r3, #20]
 800d442:	4718      	bx	r3

0800d444 <_ZN6tflite14MicroAllocator20IsAllTempDeallocatedEv>:
}

bool MicroAllocator::IsAllTempDeallocated() {
  return non_persistent_buffer_allocator_->IsAllTempDeallocated();
 800d444:	6840      	ldr	r0, [r0, #4]
 800d446:	6803      	ldr	r3, [r0, #0]
 800d448:	691b      	ldr	r3, [r3, #16]
 800d44a:	4718      	bx	r3

0800d44c <_ZN6tflite14MicroAllocator38AllocatePersistentTfLiteTensorInternalEv>:
  return kTfLiteOk;
}

TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensorInternal() {
  return reinterpret_cast<TfLiteTensor*>(
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800d44c:	6880      	ldr	r0, [r0, #8]
 800d44e:	2204      	movs	r2, #4
 800d450:	2140      	movs	r1, #64	@ 0x40
 800d452:	6803      	ldr	r3, [r0, #0]
 800d454:	689b      	ldr	r3, [r3, #8]
 800d456:	4718      	bx	r3

0800d458 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev>:
class MicroBuiltinDataAllocator : public TfLiteBridgeBuiltinDataAllocator {
 800d458:	4770      	bx	lr
 800d45a:	bf00      	nop

0800d45c <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor>:
void MicroAllocator::DeallocateTempTfLiteTensor(TfLiteTensor* tensor) {
 800d45c:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(tensor != nullptr);
 800d45e:	b1e9      	cbz	r1, 800d49c <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor+0x40>
  if (tensor->quantization.type == kTfLiteAffineQuantization) {
 800d460:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 800d462:	4605      	mov	r5, r0
 800d464:	460c      	mov	r4, r1
 800d466:	2b01      	cmp	r3, #1
 800d468:	d00b      	beq.n	800d482 <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor+0x26>
  tensor->quantization.type = kTfLiteNoQuantization;
 800d46a:	2300      	movs	r3, #0
  non_persistent_buffer_allocator_->DeallocateTemp(
 800d46c:	4621      	mov	r1, r4
  tensor->data.data = nullptr;
 800d46e:	e9c4 3301 	strd	r3, r3, [r4, #4]
  non_persistent_buffer_allocator_->DeallocateTemp(
 800d472:	6868      	ldr	r0, [r5, #4]
  tensor->quantization.type = kTfLiteNoQuantization;
 800d474:	e9c4 330c 	strd	r3, r3, [r4, #48]	@ 0x30
  non_persistent_buffer_allocator_->DeallocateTemp(
 800d478:	6803      	ldr	r3, [r0, #0]
}
 800d47a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  non_persistent_buffer_allocator_->DeallocateTemp(
 800d47e:	68db      	ldr	r3, [r3, #12]
 800d480:	4718      	bx	r3
    TFLITE_DCHECK(tensor->quantization.params != nullptr);
 800d482:	6b4e      	ldr	r6, [r1, #52]	@ 0x34
 800d484:	b156      	cbz	r6, 800d49c <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor+0x40>
    non_persistent_buffer_allocator_->DeallocateTemp(
 800d486:	6840      	ldr	r0, [r0, #4]
 800d488:	6871      	ldr	r1, [r6, #4]
 800d48a:	6803      	ldr	r3, [r0, #0]
 800d48c:	68db      	ldr	r3, [r3, #12]
 800d48e:	4798      	blx	r3
    non_persistent_buffer_allocator_->DeallocateTemp(
 800d490:	6868      	ldr	r0, [r5, #4]
 800d492:	4631      	mov	r1, r6
 800d494:	6803      	ldr	r3, [r0, #0]
 800d496:	68db      	ldr	r3, [r3, #12]
 800d498:	4798      	blx	r3
 800d49a:	e7e6      	b.n	800d46a <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor+0xe>
  TFLITE_DCHECK(tensor != nullptr);
 800d49c:	f015 fa64 	bl	8022968 <abort>

0800d4a0 <_ZN6tflite14MicroAllocatorD0Ev>:
MicroAllocator::~MicroAllocator() {}
 800d4a0:	b510      	push	{r4, lr}
 800d4a2:	4604      	mov	r4, r0
 800d4a4:	2124      	movs	r1, #36	@ 0x24
 800d4a6:	f015 f985 	bl	80227b4 <_ZdlPvj>
 800d4aa:	4620      	mov	r0, r4
 800d4ac:	bd10      	pop	{r4, pc}
 800d4ae:	bf00      	nop

0800d4b0 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD0Ev>:
class MicroBuiltinDataAllocator : public TfLiteBridgeBuiltinDataAllocator {
 800d4b0:	b510      	push	{r4, lr}
 800d4b2:	4604      	mov	r4, r0
 800d4b4:	2108      	movs	r1, #8
 800d4b6:	f015 f97d 	bl	80227b4 <_ZdlPvj>
 800d4ba:	4620      	mov	r0, r4
 800d4bc:	bd10      	pop	{r4, pc}
 800d4be:	bf00      	nop

0800d4c0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE>:
      model->buffers(), tensor);
}

TfLiteStatus MicroAllocator::CommitStaticMemoryPlan(
    const Model* model, SubgraphAllocations* allocations,
    ScratchBufferHandle* scratch_buffer_handles) {
 800d4c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4c4:	469a      	mov	sl, r3
 800d4c6:	b091      	sub	sp, #68	@ 0x44
  // allocated from the temp section and cleaned up at the bottom of this
  // function.

  // Use the AllocationInfoBuilder class to help determine where buffers are
  // used in the subgraph.
  AllocationInfoBuilder builder(model, non_persistent_buffer_allocator_);
 800d4c8:	6843      	ldr	r3, [r0, #4]
    ScratchBufferHandle* scratch_buffer_handles) {
 800d4ca:	4605      	mov	r5, r0
 800d4cc:	460f      	mov	r7, r1
 800d4ce:	4690      	mov	r8, r2
// `Finish`.
class AllocationInfoBuilder {
 public:
  AllocationInfoBuilder(const Model* model,
                        INonPersistentBufferAllocator* non_persistent_allocator)
      : model_(model), non_persistent_allocator_(non_persistent_allocator) {}
 800d4d0:	e9cd 1307 	strd	r1, r3, [sp, #28]
 800d4d4:	2300      	movs	r3, #0
  TF_LITE_ENSURE_STATUS(
 800d4d6:	6981      	ldr	r1, [r0, #24]
 800d4d8:	a807      	add	r0, sp, #28
 800d4da:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d4dc:	e9cd 3309 	strd	r3, r3, [sp, #36]	@ 0x24
 800d4e0:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
 800d4e4:	e9cd 330d 	strd	r3, r3, [sp, #52]	@ 0x34
 800d4e8:	f7ff fa32 	bl	800c950 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi>
 800d4ec:	4604      	mov	r4, r0
 800d4ee:	b118      	cbz	r0, 800d4f8 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x38>
  // memory plan sent through the allocator:
  TF_LITE_ENSURE_STATUS(
      non_persistent_buffer_allocator_->ReserveNonPersistentOverlayMemory(
          max_head_buffer_usage_, MicroArenaBufferAlignment()));
  return kTfLiteOk;
}
 800d4f0:	4620      	mov	r0, r4
 800d4f2:	b011      	add	sp, #68	@ 0x44
 800d4f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  const int32_t* offline_planner_offsets = nullptr;
 800d4f8:	9005      	str	r0, [sp, #20]
  TF_LITE_ENSURE_STATUS(
 800d4fa:	a905      	add	r1, sp, #20
 800d4fc:	a807      	add	r0, sp, #28
 800d4fe:	f7ff fef5 	bl	800d2ec <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl>
 800d502:	4604      	mov	r4, r0
 800d504:	2800      	cmp	r0, #0
 800d506:	d1f3      	bne.n	800d4f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x30>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800d508:	4606      	mov	r6, r0
    TF_LITE_ENSURE_STATUS(AllocateVariables(
 800d50a:	f1a8 0904 	sub.w	r9, r8, #4
 800d50e:	e015      	b.n	800d53c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x7c>
 800d510:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d512:	b1c3      	cbz	r3, 800d546 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x86>
    auto p = data_ + field_offset;
 800d514:	18fa      	adds	r2, r7, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d516:	58fb      	ldr	r3, [r7, r3]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800d518:	58d1      	ldr	r1, [r2, r3]
 800d51a:	441a      	add	r2, r3
 800d51c:	42b1      	cmp	r1, r6
 800d51e:	d924      	bls.n	800d56a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0xaa>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800d520:	3601      	adds	r6, #1
    TF_LITE_ENSURE_STATUS(AllocateVariables(
 800d522:	6828      	ldr	r0, [r5, #0]
 800d524:	9b05      	ldr	r3, [sp, #20]
    const uint8_t *const offset_location = p + i * element_stride;
 800d526:	eb02 0186 	add.w	r1, r2, r6, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800d52a:	f852 2026 	ldr.w	r2, [r2, r6, lsl #2]
 800d52e:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 800d530:	4628      	mov	r0, r5
 800d532:	4411      	add	r1, r2
 800d534:	f859 2036 	ldr.w	r2, [r9, r6, lsl #3]
 800d538:	47a0      	blx	r4
 800d53a:	b988      	cbnz	r0, 800d560 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0xa0>
    return data_ - ReadScalar<soffset_t>(data_);
 800d53c:	683b      	ldr	r3, [r7, #0]
 800d53e:	1afb      	subs	r3, r7, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d540:	881a      	ldrh	r2, [r3, #0]
 800d542:	2a08      	cmp	r2, #8
 800d544:	d8e4      	bhi.n	800d510 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x50>
  SizeT size() const { return EndianScalar(length_); }
 800d546:	2300      	movs	r3, #0
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	deff      	udf	#255	@ 0xff
        TF_LITE_ENSURE_STATUS(planner->AddBuffer(aligned_bytes_required,
 800d54c:	f8db 3000 	ldr.w	r3, [fp]
 800d550:	4601      	mov	r1, r0
 800d552:	4658      	mov	r0, fp
 800d554:	689c      	ldr	r4, [r3, #8]
 800d556:	e9d8 2302 	ldrd	r2, r3, [r8, #8]
 800d55a:	47a0      	blx	r4
 800d55c:	2800      	cmp	r0, #0
 800d55e:	d03c      	beq.n	800d5da <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x11a>
 800d560:	4604      	mov	r4, r0
}
 800d562:	4620      	mov	r0, r4
 800d564:	b011      	add	sp, #68	@ 0x44
 800d566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE_STATUS(
 800d56a:	4642      	mov	r2, r8
 800d56c:	9905      	ldr	r1, [sp, #20]
 800d56e:	a807      	add	r0, sp, #28
 800d570:	f7ff fad0 	bl	800cb14 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE>
 800d574:	4604      	mov	r4, r0
 800d576:	2800      	cmp	r0, #0
 800d578:	d1ba      	bne.n	800d4f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x30>

  return kTfLiteOk;
}

internal::ScratchBufferRequest* MicroAllocator::GetScratchBufferRequests() {
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 800d57a:	2104      	movs	r1, #4
 800d57c:	69e8      	ldr	r0, [r5, #28]
 800d57e:	f7ff f91b 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
  TF_LITE_ENSURE_STATUS(builder.MarkAllocationLifetimes(
 800d582:	4621      	mov	r1, r4
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 800d584:	4602      	mov	r2, r0
  TF_LITE_ENSURE_STATUS(builder.MarkAllocationLifetimes(
 800d586:	4653      	mov	r3, sl
 800d588:	a807      	add	r0, sp, #28
 800d58a:	f8cd 8000 	str.w	r8, [sp]
 800d58e:	f7ff fc33 	bl	800cdf8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800d592:	4604      	mov	r4, r0
 800d594:	2800      	cmp	r0, #0
 800d596:	d1ab      	bne.n	800d4f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x30>
      non_persistent_buffer_allocator_->GetAvailableMemory(
 800d598:	6868      	ldr	r0, [r5, #4]
 800d59a:	2110      	movs	r1, #16
 800d59c:	6803      	ldr	r3, [r0, #0]
 800d59e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30

  // Returns the number of allocations.
  int AllocationCount() const { return info_.allocation_info_count; }

  // Returns a pointer to the built AllocationInfo array.
  AllocationInfo* Finish() const { return info_.allocation_info; }
 800d5a0:	e9dd 6709 	ldrd	r6, r7, [sp, #36]	@ 0x24
 800d5a4:	4798      	blx	r3
 800d5a6:	4604      	mov	r4, r0
  uint8_t* planner_arena = non_persistent_buffer_allocator_->AllocateTemp(
 800d5a8:	6868      	ldr	r0, [r5, #4]
 800d5aa:	2210      	movs	r2, #16
 800d5ac:	4621      	mov	r1, r4
 800d5ae:	6803      	ldr	r3, [r0, #0]
 800d5b0:	689b      	ldr	r3, [r3, #8]
 800d5b2:	4798      	blx	r3
  if (planner_arena == nullptr) {
 800d5b4:	9003      	str	r0, [sp, #12]
 800d5b6:	b398      	cbz	r0, 800d620 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x160>
  memory_planner_->Init(planner_arena, remaining_arena_size);
 800d5b8:	f8d5 b010 	ldr.w	fp, [r5, #16]
 800d5bc:	4a47      	ldr	r2, [pc, #284]	@ (800d6dc <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x21c>)
 800d5be:	f8db 3000 	ldr.w	r3, [fp]
 800d5c2:	69db      	ldr	r3, [r3, #28]
 800d5c4:	4293      	cmp	r3, r2
 800d5c6:	d130      	bne.n	800d62a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x16a>
  for (size_t i = 0; i < allocation_info_size; ++i) {
 800d5c8:	2f00      	cmp	r7, #0
 800d5ca:	f000 8082 	beq.w	800d6d2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x212>
 800d5ce:	f04f 0900 	mov.w	r9, #0
 800d5d2:	f8df a10c 	ldr.w	sl, [pc, #268]	@ 800d6e0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x220>
 800d5d6:	46b0      	mov	r8, r6
 800d5d8:	e005      	b.n	800d5e6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x126>
 800d5da:	f109 0901 	add.w	r9, r9, #1
 800d5de:	f108 0818 	add.w	r8, r8, #24
 800d5e2:	454f      	cmp	r7, r9
 800d5e4:	d028      	beq.n	800d638 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x178>
    if (current->needs_allocating) {
 800d5e6:	f898 3014 	ldrb.w	r3, [r8, #20]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d0f5      	beq.n	800d5da <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x11a>
          AlignSizeUp(current->bytes, MicroArenaBufferAlignment());
 800d5ee:	2110      	movs	r1, #16
 800d5f0:	f8d8 0000 	ldr.w	r0, [r8]
 800d5f4:	f7ff f8ee 	bl	800c7d4 <_ZN6tflite11AlignSizeUpEjj>
      if (current->offline_offset == kOnlinePlannedBuffer) {
 800d5f8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d5fc:	1c53      	adds	r3, r2, #1
 800d5fe:	d0a5      	beq.n	800d54c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x8c>
        TF_LITE_ENSURE_STATUS(
 800d600:	f8db 3000 	ldr.w	r3, [fp]
 800d604:	68dc      	ldr	r4, [r3, #12]
 800d606:	4554      	cmp	r4, sl
 800d608:	d00a      	beq.n	800d620 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x160>
 800d60a:	4601      	mov	r1, r0
 800d60c:	e9d8 0302 	ldrd	r0, r3, [r8, #8]
 800d610:	9200      	str	r2, [sp, #0]
 800d612:	4602      	mov	r2, r0
 800d614:	4658      	mov	r0, fp
 800d616:	47a0      	blx	r4
 800d618:	2800      	cmp	r0, #0
 800d61a:	d0de      	beq.n	800d5da <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x11a>
 800d61c:	4604      	mov	r4, r0
 800d61e:	e7a0      	b.n	800d562 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0xa2>
 800d620:	2401      	movs	r4, #1
}
 800d622:	4620      	mov	r0, r4
 800d624:	b011      	add	sp, #68	@ 0x44
 800d626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  memory_planner_->Init(planner_arena, remaining_arena_size);
 800d62a:	4658      	mov	r0, fp
 800d62c:	4622      	mov	r2, r4
 800d62e:	9903      	ldr	r1, [sp, #12]
 800d630:	4798      	blx	r3
  TF_LITE_ENSURE_STATUS(
 800d632:	f8d5 b010 	ldr.w	fp, [r5, #16]
 800d636:	e7c7      	b.n	800d5c8 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x108>
  TF_LITE_ENSURE_STATUS(
 800d638:	6868      	ldr	r0, [r5, #4]
  int planner_index = 0;
 800d63a:	f04f 0900 	mov.w	r9, #0
  TF_LITE_ENSURE_STATUS(
 800d63e:	f8d5 b010 	ldr.w	fp, [r5, #16]
 800d642:	6803      	ldr	r3, [r0, #0]
  for (size_t i = 0; i < allocation_info_size; ++i) {
 800d644:	46c8      	mov	r8, r9
  TF_LITE_ENSURE_STATUS(
 800d646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d648:	4798      	blx	r3
 800d64a:	4682      	mov	sl, r0
    if (current->needs_allocating) {
 800d64c:	7d33      	ldrb	r3, [r6, #20]
 800d64e:	b193      	cbz	r3, 800d676 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x1b6>
      int offset = -1;
 800d650:	f04f 33ff 	mov.w	r3, #4294967295
      TF_LITE_ENSURE_STATUS(
 800d654:	aa06      	add	r2, sp, #24
 800d656:	4649      	mov	r1, r9
 800d658:	4658      	mov	r0, fp
      int offset = -1;
 800d65a:	9306      	str	r3, [sp, #24]
      TF_LITE_ENSURE_STATUS(
 800d65c:	f8db 3000 	ldr.w	r3, [fp]
 800d660:	699b      	ldr	r3, [r3, #24]
 800d662:	4798      	blx	r3
 800d664:	2800      	cmp	r0, #0
 800d666:	f47f af7b 	bne.w	800d560 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0xa0>
      *current->output_ptr = reinterpret_cast<void*>(starting_point + offset);
 800d66a:	9b06      	ldr	r3, [sp, #24]
      ++planner_index;
 800d66c:	f109 0901 	add.w	r9, r9, #1
      *current->output_ptr = reinterpret_cast<void*>(starting_point + offset);
 800d670:	6872      	ldr	r2, [r6, #4]
 800d672:	4453      	add	r3, sl
 800d674:	6013      	str	r3, [r2, #0]
  for (size_t i = 0; i < allocation_info_size; ++i) {
 800d676:	f108 0801 	add.w	r8, r8, #1
 800d67a:	3618      	adds	r6, #24
 800d67c:	4547      	cmp	r7, r8
 800d67e:	d1e5      	bne.n	800d64c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x18c>
  builder.FreeAllocationInfo();
 800d680:	a807      	add	r0, sp, #28
 800d682:	f7ff f9cf 	bl	800ca24 <_ZN6tflite21AllocationInfoBuilder18FreeAllocationInfoEv>
  non_persistent_buffer_allocator_->DeallocateTemp(planner_arena);
 800d686:	6868      	ldr	r0, [r5, #4]
 800d688:	9903      	ldr	r1, [sp, #12]
 800d68a:	6803      	ldr	r3, [r0, #0]
 800d68c:	68db      	ldr	r3, [r3, #12]
 800d68e:	4798      	blx	r3
  TF_LITE_ENSURE_STATUS(
 800d690:	6868      	ldr	r0, [r5, #4]
 800d692:	6803      	ldr	r3, [r0, #0]
 800d694:	695b      	ldr	r3, [r3, #20]
 800d696:	4798      	blx	r3
 800d698:	4604      	mov	r4, r0
 800d69a:	2800      	cmp	r0, #0
 800d69c:	f47f af28 	bne.w	800d4f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x30>
  TF_LITE_ENSURE_STATUS(
 800d6a0:	6868      	ldr	r0, [r5, #4]
 800d6a2:	69e9      	ldr	r1, [r5, #28]
 800d6a4:	6803      	ldr	r3, [r0, #0]
 800d6a6:	6a1b      	ldr	r3, [r3, #32]
 800d6a8:	4798      	blx	r3
 800d6aa:	4604      	mov	r4, r0
 800d6ac:	2800      	cmp	r0, #0
 800d6ae:	f47f af1f 	bne.w	800d4f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x30>
  head_usage = memory_planner_->GetMaximumMemorySize();
 800d6b2:	6928      	ldr	r0, [r5, #16]
 800d6b4:	6803      	ldr	r3, [r0, #0]
 800d6b6:	691b      	ldr	r3, [r3, #16]
 800d6b8:	4798      	blx	r3
  if (max_head_buffer_usage_ < head_usage) {
 800d6ba:	6a29      	ldr	r1, [r5, #32]
 800d6bc:	4281      	cmp	r1, r0
 800d6be:	d201      	bcs.n	800d6c4 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x204>
    max_head_buffer_usage_ = head_usage;
 800d6c0:	4601      	mov	r1, r0
 800d6c2:	6228      	str	r0, [r5, #32]
  TF_LITE_ENSURE_STATUS(
 800d6c4:	6868      	ldr	r0, [r5, #4]
 800d6c6:	2210      	movs	r2, #16
 800d6c8:	6803      	ldr	r3, [r0, #0]
 800d6ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6cc:	4798      	blx	r3
 800d6ce:	4604      	mov	r4, r0
 800d6d0:	e70e      	b.n	800d4f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x30>
  TF_LITE_ENSURE_STATUS(
 800d6d2:	6868      	ldr	r0, [r5, #4]
 800d6d4:	6803      	ldr	r3, [r0, #0]
 800d6d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6d8:	4798      	blx	r3
  for (size_t i = 0; i < allocation_info_size; ++i) {
 800d6da:	e7d1      	b.n	800d680 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x1c0>
 800d6dc:	0800d40d 	.word	0x0800d40d
 800d6e0:	0800d409 	.word	0x0800d409

0800d6e4 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj>:
    ScratchBufferHandle** scratch_buffer_handles, size_t handle_count) {
 800d6e4:	b510      	push	{r4, lr}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
 800d6e6:	460c      	mov	r4, r1
 800d6e8:	b159      	cbz	r1, 800d702 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1e>
  if (scratch_buffer_request_count_ == 0) {
 800d6ea:	6983      	ldr	r3, [r0, #24]
 800d6ec:	b13b      	cbz	r3, 800d6fe <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1a>
 800d6ee:	6880      	ldr	r0, [r0, #8]
 800d6f0:	4611      	mov	r1, r2
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800d6f2:	2204      	movs	r2, #4
 800d6f4:	6803      	ldr	r3, [r0, #0]
 800d6f6:	0089      	lsls	r1, r1, #2
 800d6f8:	689b      	ldr	r3, [r3, #8]
 800d6fa:	4798      	blx	r3
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
 800d6fc:	6020      	str	r0, [r4, #0]
}
 800d6fe:	2000      	movs	r0, #0
 800d700:	bd10      	pop	{r4, pc}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
 800d702:	f015 f931 	bl	8022968 <abort>
 800d706:	bf00      	nop

0800d708 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl>:
    const int32_t* offline_planner_offsets) {
 800d708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d70c:	4607      	mov	r7, r0
 800d70e:	b082      	sub	sp, #8
 800d710:	460e      	mov	r6, r1
 800d712:	4615      	mov	r5, r2
 800d714:	2b00      	cmp	r3, #0
 800d716:	d03b      	beq.n	800d790 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x88>
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800d718:	2400      	movs	r4, #0
          offline_planner_offsets[i] == kOnlinePlannedBuffer) {
 800d71a:	f1a3 0804 	sub.w	r8, r3, #4
 800d71e:	6808      	ldr	r0, [r1, #0]
 800d720:	e01b      	b.n	800d75a <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x52>
 800d722:	889a      	ldrh	r2, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d724:	b1ea      	cbz	r2, 800d762 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x5a>
    auto p = data_ + field_offset;
 800d726:	18b3      	adds	r3, r6, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d728:	58b2      	ldr	r2, [r6, r2]
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800d72a:	5899      	ldr	r1, [r3, r2]
 800d72c:	4413      	add	r3, r2
 800d72e:	428c      	cmp	r4, r1
 800d730:	d22a      	bcs.n	800d788 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x80>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800d732:	3401      	adds	r4, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800d734:	eb03 0284 	add.w	r2, r3, r4, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800d738:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800d73c:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800d73e:	58d3      	ldr	r3, [r2, r3]
 800d740:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d742:	881a      	ldrh	r2, [r3, #0]
 800d744:	2a0e      	cmp	r2, #14
 800d746:	d907      	bls.n	800d758 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x50>
 800d748:	89db      	ldrh	r3, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d74a:	b12b      	cbz	r3, 800d758 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x50>
    if (tensor->is_variable()) {
 800d74c:	5ccb      	ldrb	r3, [r1, r3]
 800d74e:	b11b      	cbz	r3, 800d758 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x50>
      if (offline_planner_offsets == nullptr ||
 800d750:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d754:	3301      	adds	r3, #1
 800d756:	d007      	beq.n	800d768 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x60>
 800d758:	350c      	adds	r5, #12
    return data_ - ReadScalar<soffset_t>(data_);
 800d75a:	1a33      	subs	r3, r6, r0
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d75c:	881a      	ldrh	r2, [r3, #0]
 800d75e:	2a04      	cmp	r2, #4
 800d760:	d8df      	bhi.n	800d722 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x1a>
 800d762:	2300      	movs	r3, #0
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	deff      	udf	#255	@ 0xff
        TF_LITE_ENSURE_STATUS(
 800d768:	a901      	add	r1, sp, #4
 800d76a:	4628      	mov	r0, r5
 800d76c:	f7ff f8ac 	bl	800c8c8 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800d770:	b958      	cbnz	r0, 800d78a <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x82>
            persistent_buffer_allocator_->AllocatePersistentBuffer(
 800d772:	68b8      	ldr	r0, [r7, #8]
 800d774:	2210      	movs	r2, #16
 800d776:	9901      	ldr	r1, [sp, #4]
 800d778:	6803      	ldr	r3, [r0, #0]
 800d77a:	689b      	ldr	r3, [r3, #8]
 800d77c:	4798      	blx	r3
        eval_tensors[i].data.data =
 800d77e:	6028      	str	r0, [r5, #0]
        if (eval_tensors[i].data.data == nullptr) {
 800d780:	2800      	cmp	r0, #0
 800d782:	d038      	beq.n	800d7f6 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0xee>
 800d784:	6830      	ldr	r0, [r6, #0]
 800d786:	e7e7      	b.n	800d758 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x50>
  return kTfLiteOk;
 800d788:	2000      	movs	r0, #0
}
 800d78a:	b002      	add	sp, #8
 800d78c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800d790:	4698      	mov	r8, r3
 800d792:	6808      	ldr	r0, [r1, #0]
 800d794:	e028      	b.n	800d7e8 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0xe0>
 800d796:	889a      	ldrh	r2, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d798:	2a00      	cmp	r2, #0
 800d79a:	d0e2      	beq.n	800d762 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x5a>
    auto p = data_ + field_offset;
 800d79c:	18b3      	adds	r3, r6, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d79e:	58b2      	ldr	r2, [r6, r2]
 800d7a0:	5899      	ldr	r1, [r3, r2]
 800d7a2:	4413      	add	r3, r2
 800d7a4:	4588      	cmp	r8, r1
 800d7a6:	d2ef      	bcs.n	800d788 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x80>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800d7a8:	f108 0801 	add.w	r8, r8, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800d7ac:	eb03 0288 	add.w	r2, r3, r8, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800d7b0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800d7b4:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800d7b6:	58d3      	ldr	r3, [r2, r3]
 800d7b8:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d7ba:	881a      	ldrh	r2, [r3, #0]
 800d7bc:	2a0e      	cmp	r2, #14
 800d7be:	d912      	bls.n	800d7e6 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0xde>
 800d7c0:	89db      	ldrh	r3, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d7c2:	b183      	cbz	r3, 800d7e6 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0xde>
    if (tensor->is_variable()) {
 800d7c4:	5ccb      	ldrb	r3, [r1, r3]
 800d7c6:	b173      	cbz	r3, 800d7e6 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0xde>
        TF_LITE_ENSURE_STATUS(
 800d7c8:	a901      	add	r1, sp, #4
 800d7ca:	4628      	mov	r0, r5
 800d7cc:	f7ff f87c 	bl	800c8c8 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800d7d0:	2800      	cmp	r0, #0
 800d7d2:	d1da      	bne.n	800d78a <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x82>
            persistent_buffer_allocator_->AllocatePersistentBuffer(
 800d7d4:	68b8      	ldr	r0, [r7, #8]
 800d7d6:	2210      	movs	r2, #16
 800d7d8:	9901      	ldr	r1, [sp, #4]
 800d7da:	6803      	ldr	r3, [r0, #0]
 800d7dc:	689b      	ldr	r3, [r3, #8]
 800d7de:	4798      	blx	r3
        eval_tensors[i].data.data =
 800d7e0:	6028      	str	r0, [r5, #0]
        if (eval_tensors[i].data.data == nullptr) {
 800d7e2:	b140      	cbz	r0, 800d7f6 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0xee>
 800d7e4:	6830      	ldr	r0, [r6, #0]
 800d7e6:	350c      	adds	r5, #12
    return data_ - ReadScalar<soffset_t>(data_);
 800d7e8:	1a33      	subs	r3, r6, r0
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d7ea:	881a      	ldrh	r2, [r3, #0]
 800d7ec:	2a04      	cmp	r2, #4
 800d7ee:	d8d2      	bhi.n	800d796 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x8e>
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	deff      	udf	#255	@ 0xff
          MicroPrintf("Failed to allocate variable tensor of size %d",
 800d7f6:	4803      	ldr	r0, [pc, #12]	@ (800d804 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0xfc>)
 800d7f8:	9901      	ldr	r1, [sp, #4]
 800d7fa:	f001 fdaf 	bl	800f35c <_Z11MicroPrintfPKcz>
          return kTfLiteError;
 800d7fe:	2001      	movs	r0, #1
 800d800:	e7c3      	b.n	800d78a <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x82>
 800d802:	bf00      	nop
 800d804:	08026b50 	.word	0x08026b50

0800d808 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
    const Model* model, SubgraphAllocations* subgraph_allocations) {
 800d808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(subgraph_allocations != nullptr);
 800d80c:	b3c2      	cbz	r2, 800d880 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x78>
 800d80e:	4606      	mov	r6, r0
 800d810:	4688      	mov	r8, r1
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800d812:	2400      	movs	r4, #0
            sizeof(NodeAndRegistration) * operators_size,
 800d814:	272c      	movs	r7, #44	@ 0x2c
    subgraph_allocations[subgraph_idx].node_and_registrations = output;
 800d816:	f1a2 0508 	sub.w	r5, r2, #8
 800d81a:	e01e      	b.n	800d85a <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x52>
 800d81c:	891a      	ldrh	r2, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d81e:	b31a      	cbz	r2, 800d868 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x60>
    auto p = data_ + field_offset;
 800d820:	eb08 0302 	add.w	r3, r8, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d824:	f858 2002 	ldr.w	r2, [r8, r2]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800d828:	5899      	ldr	r1, [r3, r2]
 800d82a:	4413      	add	r3, r2
 800d82c:	428c      	cmp	r4, r1
 800d82e:	d224      	bcs.n	800d87a <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x72>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800d830:	3401      	adds	r4, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800d832:	eb03 0084 	add.w	r0, r3, r4, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800d836:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
    uint32_t operators_size = NumSubgraphOperators(subgraph);
 800d83a:	4418      	add	r0, r3
 800d83c:	f7fe ff7a 	bl	800c734 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
        persistent_buffer_allocator_->AllocatePersistentBuffer(
 800d840:	68b3      	ldr	r3, [r6, #8]
 800d842:	fb07 f100 	mul.w	r1, r7, r0
 800d846:	2204      	movs	r2, #4
 800d848:	f8d3 c000 	ldr.w	ip, [r3]
 800d84c:	4618      	mov	r0, r3
 800d84e:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800d852:	4798      	blx	r3
    if (output == nullptr) {
 800d854:	b158      	cbz	r0, 800d86e <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x66>
    subgraph_allocations[subgraph_idx].node_and_registrations = output;
 800d856:	f845 0034 	str.w	r0, [r5, r4, lsl #3]
    return data_ - ReadScalar<soffset_t>(data_);
 800d85a:	f8d8 3000 	ldr.w	r3, [r8]
 800d85e:	eba8 0303 	sub.w	r3, r8, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d862:	881a      	ldrh	r2, [r3, #0]
 800d864:	2a08      	cmp	r2, #8
 800d866:	d8d9      	bhi.n	800d81c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x14>
 800d868:	2300      	movs	r3, #0
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	deff      	udf	#255	@ 0xff
      MicroPrintf("Failed to allocate memory for node_and_registrations.");
 800d86e:	4805      	ldr	r0, [pc, #20]	@ (800d884 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x7c>)
 800d870:	f001 fd74 	bl	800f35c <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800d874:	2001      	movs	r0, #1
}
 800d876:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return kTfLiteOk;
 800d87a:	2000      	movs	r0, #0
}
 800d87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TFLITE_DCHECK(subgraph_allocations != nullptr);
 800d880:	f015 f872 	bl	8022968 <abort>
 800d884:	08026b80 	.word	0x08026b80

0800d888 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:
    int tensor_index, int subgraph_index) {
 800d888:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d88c:	461d      	mov	r5, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800d88e:	680b      	ldr	r3, [r1, #0]
 800d890:	4690      	mov	r8, r2
 800d892:	b083      	sub	sp, #12
 800d894:	1acb      	subs	r3, r1, r3
 800d896:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d89a:	881a      	ldrh	r2, [r3, #0]
 800d89c:	2a08      	cmp	r2, #8
 800d89e:	d942      	bls.n	800d926 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9e>
 800d8a0:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d03f      	beq.n	800d926 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9e>
    auto p = data_ + field_offset;
 800d8a6:	18ca      	adds	r2, r1, r3
 800d8a8:	58cb      	ldr	r3, [r1, r3]
 800d8aa:	460e      	mov	r6, r1
    FLATBUFFERS_ASSERT(i < size());
 800d8ac:	58d3      	ldr	r3, [r2, r3]
 800d8ae:	4599      	cmp	r9, r3
 800d8b0:	d22d      	bcs.n	800d90e <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x86>
  TfLiteTensor* tensor = reinterpret_cast<TfLiteTensor*>(
 800d8b2:	4607      	mov	r7, r0
      non_persistent_buffer_allocator_->AllocateTemp(sizeof(TfLiteTensor),
 800d8b4:	6840      	ldr	r0, [r0, #4]
 800d8b6:	2204      	movs	r2, #4
 800d8b8:	2140      	movs	r1, #64	@ 0x40
 800d8ba:	6803      	ldr	r3, [r0, #0]
 800d8bc:	689b      	ldr	r3, [r3, #8]
 800d8be:	4798      	blx	r3
  if (tensor == nullptr) {
 800d8c0:	4604      	mov	r4, r0
 800d8c2:	b350      	cbz	r0, 800d91a <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x92>
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
 800d8c4:	f8cd 9000 	str.w	r9, [sp]
 800d8c8:	2201      	movs	r2, #1
 800d8ca:	683b      	ldr	r3, [r7, #0]
 800d8cc:	4631      	mov	r1, r6
 800d8ce:	9201      	str	r2, [sp, #4]
 800d8d0:	4638      	mov	r0, r7
 800d8d2:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
 800d8d4:	4622      	mov	r2, r4
 800d8d6:	462b      	mov	r3, r5
 800d8d8:	47b0      	blx	r6
 800d8da:	b998      	cbnz	r0, 800d904 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x7c>
  if (subgraph_allocations != nullptr) {
 800d8dc:	f1b8 0f00 	cmp.w	r8, #0
 800d8e0:	d00c      	beq.n	800d8fc <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x74>
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
 800d8e2:	eb08 08c9 	add.w	r8, r8, r9, lsl #3
 800d8e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d8ea:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d8ee:	eb03 0185 	add.w	r1, r3, r5, lsl #2
 800d8f2:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
 800d8f6:	684b      	ldr	r3, [r1, #4]
    tensor->data.data =
 800d8f8:	e9c4 2301 	strd	r2, r3, [r4, #4]
}
 800d8fc:	4620      	mov	r0, r4
 800d8fe:	b003      	add	sp, #12
 800d900:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    MicroPrintf(
 800d904:	4809      	ldr	r0, [pc, #36]	@ (800d92c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa4>)
 800d906:	f001 fd29 	bl	800f35c <_Z11MicroPrintfPKcz>
    return nullptr;
 800d90a:	2400      	movs	r4, #0
 800d90c:	e7f6      	b.n	800d8fc <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x74>
 800d90e:	4b08      	ldr	r3, [pc, #32]	@ (800d930 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa8>)
 800d910:	21b0      	movs	r1, #176	@ 0xb0
 800d912:	4a08      	ldr	r2, [pc, #32]	@ (800d934 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xac>)
 800d914:	4808      	ldr	r0, [pc, #32]	@ (800d938 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb0>)
 800d916:	f015 f82f 	bl	8022978 <__assert_func>
    MicroPrintf("Failed to allocate temp. memory for tensor %d, subgraph %d",
 800d91a:	464a      	mov	r2, r9
 800d91c:	4629      	mov	r1, r5
 800d91e:	4807      	ldr	r0, [pc, #28]	@ (800d93c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb4>)
 800d920:	f001 fd1c 	bl	800f35c <_Z11MicroPrintfPKcz>
    return nullptr;
 800d924:	e7f1      	b.n	800d90a <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x82>
  SizeT size() const { return EndianScalar(length_); }
 800d926:	2300      	movs	r3, #0
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	deff      	udf	#255	@ 0xff
 800d92c:	08026bf4 	.word	0x08026bf4
 800d930:	08025f9c 	.word	0x08025f9c
 800d934:	08026674 	.word	0x08026674
 800d938:	0802604c 	.word	0x0802604c
 800d93c:	08026bb8 	.word	0x08026bb8

0800d940 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:
    int tensor_index, int subgraph_index) {
 800d940:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d944:	461d      	mov	r5, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800d946:	680b      	ldr	r3, [r1, #0]
 800d948:	4690      	mov	r8, r2
 800d94a:	b083      	sub	sp, #12
 800d94c:	1acb      	subs	r3, r1, r3
 800d94e:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d952:	881a      	ldrh	r2, [r3, #0]
 800d954:	2a08      	cmp	r2, #8
 800d956:	d948      	bls.n	800d9ea <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xaa>
 800d958:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d045      	beq.n	800d9ea <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xaa>
    auto p = data_ + field_offset;
 800d95e:	18ca      	adds	r2, r1, r3
 800d960:	58cb      	ldr	r3, [r1, r3]
 800d962:	460f      	mov	r7, r1
    FLATBUFFERS_ASSERT(i < size());
 800d964:	58d3      	ldr	r3, [r2, r3]
 800d966:	4599      	cmp	r9, r3
 800d968:	d235      	bcs.n	800d9d6 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x96>
  TfLiteTensor* tensor = AllocatePersistentTfLiteTensorInternal();
 800d96a:	6803      	ldr	r3, [r0, #0]
 800d96c:	4606      	mov	r6, r0
 800d96e:	4a20      	ldr	r2, [pc, #128]	@ (800d9f0 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb0>)
 800d970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d972:	4293      	cmp	r3, r2
 800d974:	d127      	bne.n	800d9c6 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x86>
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800d976:	6880      	ldr	r0, [r0, #8]
 800d978:	2204      	movs	r2, #4
 800d97a:	2140      	movs	r1, #64	@ 0x40
 800d97c:	6803      	ldr	r3, [r0, #0]
 800d97e:	689b      	ldr	r3, [r3, #8]
 800d980:	4798      	blx	r3
 800d982:	4604      	mov	r4, r0
  if (tensor == nullptr) {
 800d984:	b36c      	cbz	r4, 800d9e2 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa2>
  if (PopulateTfLiteTensorFromFlatbuffer(
 800d986:	2200      	movs	r2, #0
 800d988:	f8cd 9000 	str.w	r9, [sp]
 800d98c:	6833      	ldr	r3, [r6, #0]
 800d98e:	4630      	mov	r0, r6
 800d990:	9201      	str	r2, [sp, #4]
 800d992:	4639      	mov	r1, r7
 800d994:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
 800d996:	4622      	mov	r2, r4
 800d998:	462b      	mov	r3, r5
 800d99a:	47b0      	blx	r6
 800d99c:	b9b0      	cbnz	r0, 800d9cc <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x8c>
  if (subgraph_allocations != nullptr) {
 800d99e:	f1b8 0f00 	cmp.w	r8, #0
 800d9a2:	d00c      	beq.n	800d9be <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x7e>
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
 800d9a4:	eb08 08c9 	add.w	r8, r8, r9, lsl #3
 800d9a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d9ac:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d9b0:	eb03 0185 	add.w	r1, r3, r5, lsl #2
 800d9b4:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
 800d9b8:	684b      	ldr	r3, [r1, #4]
    tensor->data.data =
 800d9ba:	e9c4 2301 	strd	r2, r3, [r4, #4]
}
 800d9be:	4620      	mov	r0, r4
 800d9c0:	b003      	add	sp, #12
 800d9c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  TfLiteTensor* tensor = AllocatePersistentTfLiteTensorInternal();
 800d9c6:	4798      	blx	r3
 800d9c8:	4604      	mov	r4, r0
 800d9ca:	e7db      	b.n	800d984 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x44>
    MicroPrintf(
 800d9cc:	4809      	ldr	r0, [pc, #36]	@ (800d9f4 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb4>)
 800d9ce:	f001 fcc5 	bl	800f35c <_Z11MicroPrintfPKcz>
    return nullptr;
 800d9d2:	2400      	movs	r4, #0
 800d9d4:	e7f3      	b.n	800d9be <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x7e>
 800d9d6:	4b08      	ldr	r3, [pc, #32]	@ (800d9f8 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb8>)
 800d9d8:	21b0      	movs	r1, #176	@ 0xb0
 800d9da:	4a08      	ldr	r2, [pc, #32]	@ (800d9fc <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xbc>)
 800d9dc:	4808      	ldr	r0, [pc, #32]	@ (800da00 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xc0>)
 800d9de:	f014 ffcb 	bl	8022978 <__assert_func>
    MicroPrintf("Failed to allocate memory for persistent TfLiteTensor");
 800d9e2:	4808      	ldr	r0, [pc, #32]	@ (800da04 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xc4>)
 800d9e4:	f001 fcba 	bl	800f35c <_Z11MicroPrintfPKcz>
    return nullptr;
 800d9e8:	e7f3      	b.n	800d9d2 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x92>
  SizeT size() const { return EndianScalar(length_); }
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	deff      	udf	#255	@ 0xff
 800d9f0:	0800d44d 	.word	0x0800d44d
 800d9f4:	08026c70 	.word	0x08026c70
 800d9f8:	08025f9c 	.word	0x08025f9c
 800d9fc:	08026674 	.word	0x08026674
 800da00:	0802604c 	.word	0x0802604c
 800da04:	08026c38 	.word	0x08026c38

0800da08 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE>:
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers) {
 800da08:	b508      	push	{r3, lr}
    return data_ - ReadScalar<soffset_t>(data_);
 800da0a:	6803      	ldr	r3, [r0, #0]
 800da0c:	1ac3      	subs	r3, r0, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800da0e:	881a      	ldrh	r2, [r3, #0]
 800da10:	2a08      	cmp	r2, #8
 800da12:	d918      	bls.n	800da46 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x3e>
 800da14:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800da16:	b9d3      	cbnz	r3, 800da4e <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x46>
    FLATBUFFERS_ASSERT(i < size());
 800da18:	680a      	ldr	r2, [r1, #0]
 800da1a:	4293      	cmp	r3, r2
 800da1c:	d219      	bcs.n	800da52 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x4a>
    const uint8_t *const offset_location = p + i * element_stride;
 800da1e:	3301      	adds	r3, #1
 800da20:	eb01 0283 	add.w	r2, r1, r3, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800da24:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800da28:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800da2a:	58d3      	ldr	r3, [r2, r3]
 800da2c:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800da2e:	881a      	ldrh	r2, [r3, #0]
 800da30:	2a04      	cmp	r2, #4
 800da32:	d90a      	bls.n	800da4a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x42>
 800da34:	8898      	ldrh	r0, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800da36:	b128      	cbz	r0, 800da44 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x3c>
    auto p = data_ + field_offset;
 800da38:	180b      	adds	r3, r1, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800da3a:	580a      	ldr	r2, [r1, r0]
      if (array->size()) {
 800da3c:	5898      	ldr	r0, [r3, r2]
 800da3e:	4413      	add	r3, r2
 800da40:	b100      	cbz	r0, 800da44 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x3c>
    return const_cast<mutable_return_type>(IndirectHelper<T>::Read(Data(), i));
  }

  // The raw data in little endian format. Use with care.
  const uint8_t *Data() const {
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800da42:	1d18      	adds	r0, r3, #4
}
 800da44:	bd08      	pop	{r3, pc}
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800da46:	2300      	movs	r3, #0
 800da48:	e7e6      	b.n	800da18 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x10>
  void* out_buffer = nullptr;
 800da4a:	2000      	movs	r0, #0
}
 800da4c:	bd08      	pop	{r3, pc}
 800da4e:	58c3      	ldr	r3, [r0, r3]
 800da50:	e7e2      	b.n	800da18 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x10>
    FLATBUFFERS_ASSERT(i < size());
 800da52:	4b03      	ldr	r3, [pc, #12]	@ (800da60 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x58>)
 800da54:	21b0      	movs	r1, #176	@ 0xb0
 800da56:	4a03      	ldr	r2, [pc, #12]	@ (800da64 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x5c>)
 800da58:	4803      	ldr	r0, [pc, #12]	@ (800da68 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x60>)
 800da5a:	f014 ff8d 	bl	8022978 <__assert_func>
 800da5e:	bf00      	nop
 800da60:	08025f9c 	.word	0x08025f9c
 800da64:	08026a38 	.word	0x08026a38
 800da68:	0802604c 	.word	0x0802604c

0800da6c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
    const Model* model, SubgraphAllocations* subgraph_allocations) {
 800da6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da70:	b089      	sub	sp, #36	@ 0x24
  TFLITE_DCHECK(subgraph_allocations != nullptr);
 800da72:	2a00      	cmp	r2, #0
 800da74:	f000 80db 	beq.w	800dc2e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c2>
 800da78:	468a      	mov	sl, r1
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800da7a:	2700      	movs	r7, #0
    return data_ - ReadScalar<soffset_t>(data_);
 800da7c:	f8da 3000 	ldr.w	r3, [sl]
    for (size_t i = 0; i < alloc_count; ++i) {
 800da80:	463e      	mov	r6, r7
 800da82:	46b8      	mov	r8, r7
 800da84:	ebaa 0303 	sub.w	r3, sl, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800da88:	e9cd 2006 	strd	r2, r0, [sp, #24]
 800da8c:	881a      	ldrh	r2, [r3, #0]
 800da8e:	2a08      	cmp	r2, #8
 800da90:	f240 80bb 	bls.w	800dc0a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x19e>
 800da94:	891a      	ldrh	r2, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800da96:	2a00      	cmp	r2, #0
 800da98:	f000 80b7 	beq.w	800dc0a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x19e>
    auto p = data_ + field_offset;
 800da9c:	eb0a 0302 	add.w	r3, sl, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800daa0:	f85a 2002 	ldr.w	r2, [sl, r2]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800daa4:	5899      	ldr	r1, [r3, r2]
 800daa6:	4413      	add	r3, r2
 800daa8:	4588      	cmp	r8, r1
 800daaa:	f080 80b8 	bcs.w	800dc1e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1b2>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800daae:	f108 0801 	add.w	r8, r8, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800dab2:	eb03 0188 	add.w	r1, r3, r8, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800dab6:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 800daba:	188d      	adds	r5, r1, r2
    return data_ - ReadScalar<soffset_t>(data_);
 800dabc:	588a      	ldr	r2, [r1, r2]
 800dabe:	1aaa      	subs	r2, r5, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800dac0:	8811      	ldrh	r1, [r2, #0]
 800dac2:	2904      	cmp	r1, #4
 800dac4:	f240 80a1 	bls.w	800dc0a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x19e>
 800dac8:	8892      	ldrh	r2, [r2, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800daca:	2a00      	cmp	r2, #0
 800dacc:	f000 809d 	beq.w	800dc0a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x19e>
    auto p = data_ + field_offset;
 800dad0:	18a9      	adds	r1, r5, r2
  SizeT size() const { return EndianScalar(length_); }
 800dad2:	58aa      	ldr	r2, [r5, r2]
 800dad4:	588b      	ldr	r3, [r1, r2]
        persistent_buffer_allocator_->AllocatePersistentBuffer(
 800dad6:	9a07      	ldr	r2, [sp, #28]
 800dad8:	9303      	str	r3, [sp, #12]
 800dada:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800dade:	6890      	ldr	r0, [r2, #8]
 800dae0:	2204      	movs	r2, #4
 800dae2:	009f      	lsls	r7, r3, #2
 800dae4:	6801      	ldr	r1, [r0, #0]
 800dae6:	688c      	ldr	r4, [r1, #8]
 800dae8:	4639      	mov	r1, r7
 800daea:	47a0      	blx	r4
    if (tensors == nullptr) {
 800daec:	4602      	mov	r2, r0
 800daee:	2800      	cmp	r0, #0
 800daf0:	f000 8090 	beq.w	800dc14 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a8>
    for (size_t i = 0; i < alloc_count; ++i) {
 800daf4:	9b03      	ldr	r3, [sp, #12]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d07b      	beq.n	800dbf2 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x186>
 800dafa:	2300      	movs	r3, #0
 800dafc:	f100 0408 	add.w	r4, r0, #8
 800db00:	e9cd 8004 	strd	r8, r0, [sp, #16]
 800db04:	46a8      	mov	r8, r5
 800db06:	9301      	str	r3, [sp, #4]
    return data_ - ReadScalar<soffset_t>(data_);
 800db08:	f8d8 1000 	ldr.w	r1, [r8]
 800db0c:	eba8 0101 	sub.w	r1, r8, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800db10:	8808      	ldrh	r0, [r1, #0]
 800db12:	2804      	cmp	r0, #4
 800db14:	d979      	bls.n	800dc0a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x19e>
 800db16:	8889      	ldrh	r1, [r1, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800db18:	2900      	cmp	r1, #0
 800db1a:	d076      	beq.n	800dc0a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x19e>
    auto p = data_ + field_offset;
 800db1c:	eb08 0001 	add.w	r0, r8, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800db20:	f858 1001 	ldr.w	r1, [r8, r1]
    FLATBUFFERS_ASSERT(i < size());
 800db24:	9b01      	ldr	r3, [sp, #4]
 800db26:	5845      	ldr	r5, [r0, r1]
 800db28:	4408      	add	r0, r1
 800db2a:	42ab      	cmp	r3, r5
 800db2c:	d279      	bcs.n	800dc22 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1b6>
    return data_ - ReadScalar<soffset_t>(data_);
 800db2e:	f8da 1000 	ldr.w	r1, [sl]
 800db32:	1c5f      	adds	r7, r3, #1
 800db34:	ebaa 0101 	sub.w	r1, sl, r1
    const uint8_t *const offset_location = p + i * element_stride;
 800db38:	eb00 0b87 	add.w	fp, r0, r7, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800db3c:	f850 5027 	ldr.w	r5, [r0, r7, lsl #2]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800db40:	8808      	ldrh	r0, [r1, #0]
 800db42:	eb0b 0905 	add.w	r9, fp, r5
 800db46:	280c      	cmp	r0, #12
 800db48:	d947      	bls.n	800dbda <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x16e>
 800db4a:	8989      	ldrh	r1, [r1, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800db4c:	2900      	cmp	r1, #0
 800db4e:	d05f      	beq.n	800dc10 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a4>
    auto p = data_ + field_offset;
 800db50:	eb0a 0001 	add.w	r0, sl, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800db54:	f85a 1001 	ldr.w	r1, [sl, r1]
 800db58:	1843      	adds	r3, r0, r1
 800db5a:	9302      	str	r3, [sp, #8]
    return data_ - ReadScalar<soffset_t>(data_);
 800db5c:	f85b 1005 	ldr.w	r1, [fp, r5]
  *result = {};
 800db60:	6026      	str	r6, [r4, #0]
 800db62:	eba9 0101 	sub.w	r1, r9, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800db66:	8808      	ldrh	r0, [r1, #0]
 800db68:	2806      	cmp	r0, #6
 800db6a:	e944 6602 	strd	r6, r6, [r4, #-8]
 800db6e:	d910      	bls.n	800db92 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x126>
 800db70:	88c8      	ldrh	r0, [r1, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800db72:	b108      	cbz	r0, 800db78 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x10c>
 800db74:	f919 0000 	ldrsb.w	r0, [r9, r0]
  TF_LITE_ENSURE_STATUS(
 800db78:	4621      	mov	r1, r4
 800db7a:	f00a fd37 	bl	80185ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>
 800db7e:	b170      	cbz	r0, 800db9e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x132>
        MicroPrintf("Failed to initialize tensor %d", i);
 800db80:	9a01      	ldr	r2, [sp, #4]
 800db82:	482c      	ldr	r0, [pc, #176]	@ (800dc34 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c8>)
 800db84:	4611      	mov	r1, r2
 800db86:	f001 fbe9 	bl	800f35c <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800db8a:	2001      	movs	r0, #1
}
 800db8c:	b009      	add	sp, #36	@ 0x24
 800db8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db92:	2000      	movs	r0, #0
  TF_LITE_ENSURE_STATUS(
 800db94:	4621      	mov	r1, r4
 800db96:	f00a fd29 	bl	80185ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>
 800db9a:	2800      	cmp	r0, #0
 800db9c:	d1f0      	bne.n	800db80 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x114>
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 800db9e:	9902      	ldr	r1, [sp, #8]
 800dba0:	4648      	mov	r0, r9
 800dba2:	f7ff ff31 	bl	800da08 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE>
    return data_ - ReadScalar<soffset_t>(data_);
 800dba6:	f85b 1005 	ldr.w	r1, [fp, r5]
 800dbaa:	f844 0c08 	str.w	r0, [r4, #-8]
 800dbae:	eba9 0101 	sub.w	r1, r9, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800dbb2:	8808      	ldrh	r0, [r1, #0]
 800dbb4:	2804      	cmp	r0, #4
 800dbb6:	d913      	bls.n	800dbe0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x174>
 800dbb8:	8889      	ldrh	r1, [r1, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dbba:	b189      	cbz	r1, 800dbe0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x174>
    auto p = data_ + field_offset;
 800dbbc:	eb09 0001 	add.w	r0, r9, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dbc0:	f859 1001 	ldr.w	r1, [r9, r1]
    for (size_t i = 0; i < alloc_count; ++i) {
 800dbc4:	340c      	adds	r4, #12
    result->dims = FlatBufferVectorToTfLiteTypeArray(flatbuffer_tensor.shape());
 800dbc6:	4408      	add	r0, r1
 800dbc8:	f7fe fdf2 	bl	800c7b0 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>
    for (size_t i = 0; i < alloc_count; ++i) {
 800dbcc:	9b03      	ldr	r3, [sp, #12]
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 800dbce:	f844 0c10 	str.w	r0, [r4, #-16]
    for (size_t i = 0; i < alloc_count; ++i) {
 800dbd2:	42bb      	cmp	r3, r7
 800dbd4:	d00b      	beq.n	800dbee <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x182>
 800dbd6:	9701      	str	r7, [sp, #4]
 800dbd8:	e796      	b.n	800db08 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x9c>
 800dbda:	2300      	movs	r3, #0
 800dbdc:	9302      	str	r3, [sp, #8]
 800dbde:	e7bd      	b.n	800db5c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xf0>
 800dbe0:	9b03      	ldr	r3, [sp, #12]
 800dbe2:	340c      	adds	r4, #12
 800dbe4:	4814      	ldr	r0, [pc, #80]	@ (800dc38 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1cc>)
 800dbe6:	42bb      	cmp	r3, r7
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 800dbe8:	f844 0c10 	str.w	r0, [r4, #-16]
    for (size_t i = 0; i < alloc_count; ++i) {
 800dbec:	d1f3      	bne.n	800dbd6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x16a>
 800dbee:	e9dd 8204 	ldrd	r8, r2, [sp, #16]
    subgraph_allocations[subgraph_idx].tensors = tensors;
 800dbf2:	9b06      	ldr	r3, [sp, #24]
 800dbf4:	3b04      	subs	r3, #4
 800dbf6:	f843 2038 	str.w	r2, [r3, r8, lsl #3]
    return data_ - ReadScalar<soffset_t>(data_);
 800dbfa:	f8da 3000 	ldr.w	r3, [sl]
 800dbfe:	ebaa 0303 	sub.w	r3, sl, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800dc02:	881a      	ldrh	r2, [r3, #0]
 800dc04:	2a08      	cmp	r2, #8
 800dc06:	f63f af45 	bhi.w	800da94 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x28>
  SizeT size() const { return EndianScalar(length_); }
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	deff      	udf	#255	@ 0xff
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dc10:	9102      	str	r1, [sp, #8]
 800dc12:	e7a3      	b.n	800db5c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xf0>
      MicroPrintf(
 800dc14:	4639      	mov	r1, r7
 800dc16:	4809      	ldr	r0, [pc, #36]	@ (800dc3c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d0>)
 800dc18:	f001 fba0 	bl	800f35c <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800dc1c:	e7b5      	b.n	800db8a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x11e>
  return kTfLiteOk;
 800dc1e:	2000      	movs	r0, #0
 800dc20:	e7b4      	b.n	800db8c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x120>
    FLATBUFFERS_ASSERT(i < size());
 800dc22:	4b07      	ldr	r3, [pc, #28]	@ (800dc40 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d4>)
 800dc24:	21b0      	movs	r1, #176	@ 0xb0
 800dc26:	4a07      	ldr	r2, [pc, #28]	@ (800dc44 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d8>)
 800dc28:	4807      	ldr	r0, [pc, #28]	@ (800dc48 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1dc>)
 800dc2a:	f014 fea5 	bl	8022978 <__assert_func>
  TFLITE_DCHECK(subgraph_allocations != nullptr);
 800dc2e:	f014 fe9b 	bl	8022968 <abort>
 800dc32:	bf00      	nop
 800dc34:	08026d04 	.word	0x08026d04
 800dc38:	08030200 	.word	0x08030200
 800dc3c:	08026cbc 	.word	0x08026cbc
 800dc40:	08025f9c 	.word	0x08025f9c
 800dc44:	08026894 	.word	0x08026894
 800dc48:	0802604c 	.word	0x0802604c

0800dc4c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor>:
    TfLiteTensor* result) {
 800dc4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc50:	b085      	sub	sp, #20
 800dc52:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
  TFLITE_DCHECK(result != nullptr);
 800dc54:	2d00      	cmp	r5, #0
 800dc56:	f000 8151 	beq.w	800defc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2b0>
 800dc5a:	469a      	mov	sl, r3
  *result = {};
 800dc5c:	4606      	mov	r6, r0
 800dc5e:	460f      	mov	r7, r1
 800dc60:	4690      	mov	r8, r2
 800dc62:	2100      	movs	r1, #0
 800dc64:	2240      	movs	r2, #64	@ 0x40
 800dc66:	4628      	mov	r0, r5
 800dc68:	f015 fd68 	bl	802373c <memset>
    return data_ - ReadScalar<soffset_t>(data_);
 800dc6c:	f8da 3000 	ldr.w	r3, [sl]
 800dc70:	ebaa 0303 	sub.w	r3, sl, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800dc74:	881a      	ldrh	r2, [r3, #0]
 800dc76:	2a06      	cmp	r2, #6
 800dc78:	f240 80da 	bls.w	800de30 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1e4>
 800dc7c:	88d8      	ldrh	r0, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800dc7e:	2800      	cmp	r0, #0
 800dc80:	f040 80d8 	bne.w	800de34 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1e8>
  TF_LITE_ENSURE_STATUS(
 800dc84:	4629      	mov	r1, r5
 800dc86:	f00a fcb1 	bl	80185ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>
 800dc8a:	4604      	mov	r4, r0
 800dc8c:	2800      	cmp	r0, #0
 800dc8e:	f040 80cb 	bne.w	800de28 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
    return data_ - ReadScalar<soffset_t>(data_);
 800dc92:	f8da 3000 	ldr.w	r3, [sl]
 800dc96:	ebaa 0303 	sub.w	r3, sl, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800dc9a:	881a      	ldrh	r2, [r3, #0]
 800dc9c:	2a0e      	cmp	r2, #14
 800dc9e:	d906      	bls.n	800dcae <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x62>
 800dca0:	89dc      	ldrh	r4, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800dca2:	b124      	cbz	r4, 800dcae <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x62>
    return GetField<uint8_t>(VT_IS_VARIABLE, 0) != 0;
 800dca4:	f81a 4004 	ldrb.w	r4, [sl, r4]
 800dca8:	3c00      	subs	r4, #0
 800dcaa:	bf18      	it	ne
 800dcac:	2401      	movne	r4, #1
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 800dcae:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800dcb0:	4650      	mov	r0, sl
  result->is_variable = flatbuffer_tensor.is_variable();
 800dcb2:	f885 402d 	strb.w	r4, [r5, #45]	@ 0x2d
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 800dcb6:	f7ff fea7 	bl	800da08 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE>
    result->allocation_type = kTfLiteArenaRw;
 800dcba:	2800      	cmp	r0, #0
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 800dcbc:	6068      	str	r0, [r5, #4]
  TF_LITE_ENSURE_STATUS(
 800dcbe:	aa03      	add	r2, sp, #12
    result->allocation_type = kTfLiteArenaRw;
 800dcc0:	bf14      	ite	ne
 800dcc2:	2301      	movne	r3, #1
 800dcc4:	2302      	moveq	r3, #2
  TF_LITE_ENSURE_STATUS(
 800dcc6:	f105 0118 	add.w	r1, r5, #24
 800dcca:	4650      	mov	r0, sl
 800dccc:	752b      	strb	r3, [r5, #20]
 800dcce:	f7fe fdb9 	bl	800c844 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_>
 800dcd2:	4604      	mov	r4, r0
 800dcd4:	2800      	cmp	r0, #0
 800dcd6:	f040 80a7 	bne.w	800de28 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
    return data_ - ReadScalar<soffset_t>(data_);
 800dcda:	f8da 3000 	ldr.w	r3, [sl]
 800dcde:	ebaa 0303 	sub.w	r3, sl, r3
 800dce2:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800dce4:	2a04      	cmp	r2, #4
 800dce6:	f240 809d 	bls.w	800de24 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1d8>
 800dcea:	8899      	ldrh	r1, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dcec:	2900      	cmp	r1, #0
 800dcee:	f000 80a4 	beq.w	800de3a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1ee>
 800dcf2:	f85a 3001 	ldr.w	r3, [sl, r1]
    auto p = data_ + field_offset;
 800dcf6:	eb0a 0001 	add.w	r0, sl, r1
    result->dims = FlatBufferVectorToTfLiteTypeArray(flatbuffer_tensor.shape());
 800dcfa:	4418      	add	r0, r3
 800dcfc:	f7fe fd58 	bl	800c7b0 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>
    return data_ - ReadScalar<soffset_t>(data_);
 800dd00:	f8da 3000 	ldr.w	r3, [sl]
 800dd04:	60a8      	str	r0, [r5, #8]
 800dd06:	ebaa 0303 	sub.w	r3, sl, r3
 800dd0a:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800dd0c:	2a0c      	cmp	r2, #12
 800dd0e:	f240 808b 	bls.w	800de28 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
 800dd12:	899b      	ldrh	r3, [r3, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	f000 8087 	beq.w	800de28 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
    auto p = data_ + field_offset;
 800dd1a:	eb0a 0903 	add.w	r9, sl, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dd1e:	f85a 3003 	ldr.w	r3, [sl, r3]
 800dd22:	eb09 0a03 	add.w	sl, r9, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800dd26:	f859 2003 	ldr.w	r2, [r9, r3]
 800dd2a:	ebaa 0202 	sub.w	r2, sl, r2
 800dd2e:	8811      	ldrh	r1, [r2, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800dd30:	2908      	cmp	r1, #8
 800dd32:	d979      	bls.n	800de28 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
 800dd34:	8910      	ldrh	r0, [r2, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dd36:	2800      	cmp	r0, #0
 800dd38:	d076      	beq.n	800de28 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
    auto p = data_ + field_offset;
 800dd3a:	eb0a 0c00 	add.w	ip, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dd3e:	f85a 0000 	ldr.w	r0, [sl, r0]
  if (src_quantization && src_quantization->scale() &&
 800dd42:	f85c e000 	ldr.w	lr, [ip, r0]
 800dd46:	4484      	add	ip, r0
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800dd48:	f1be 0f00 	cmp.w	lr, #0
 800dd4c:	d06c      	beq.n	800de28 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
 800dd4e:	290a      	cmp	r1, #10
 800dd50:	d96a      	bls.n	800de28 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
 800dd52:	8952      	ldrh	r2, [r2, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dd54:	2a00      	cmp	r2, #0
 800dd56:	d067      	beq.n	800de28 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
    auto p = data_ + field_offset;
 800dd58:	eb0a 0102 	add.w	r1, sl, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dd5c:	f85a 2002 	ldr.w	r2, [sl, r2]
      src_quantization->zero_point() &&
 800dd60:	5888      	ldr	r0, [r1, r2]
 800dd62:	4411      	add	r1, r2
 800dd64:	2800      	cmp	r0, #0
 800dd66:	d05f      	beq.n	800de28 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
    result->params.zero_point =
 800dd68:	6849      	ldr	r1, [r1, #4]
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800dd6a:	f8dc 2004 	ldr.w	r2, [ip, #4]
 800dd6e:	6129      	str	r1, [r5, #16]
    result->params.scale = src_quantization->scale()->Get(0);
 800dd70:	60ea      	str	r2, [r5, #12]
    return data_ - ReadScalar<soffset_t>(data_);
 800dd72:	f859 2003 	ldr.w	r2, [r9, r3]
 800dd76:	ebaa 0202 	sub.w	r2, sl, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800dd7a:	8811      	ldrh	r1, [r2, #0]
 800dd7c:	2908      	cmp	r1, #8
 800dd7e:	d94e      	bls.n	800de1e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1d2>
 800dd80:	8912      	ldrh	r2, [r2, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dd82:	2a00      	cmp	r2, #0
 800dd84:	d04b      	beq.n	800de1e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1d2>
    auto p = data_ + field_offset;
 800dd86:	eb0a 0102 	add.w	r1, sl, r2
  SizeT size() const { return EndianScalar(length_); }
 800dd8a:	f85a 2002 	ldr.w	r2, [sl, r2]
 800dd8e:	9300      	str	r3, [sp, #0]
    int channels = src_quantization->scale()->size();
 800dd90:	f851 b002 	ldr.w	fp, [r1, r2]
            ? reinterpret_cast<TfLiteAffineQuantization*>(
 800dd94:	f1b8 0f00 	cmp.w	r8, #0
 800dd98:	d063      	beq.n	800de62 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x216>
                  non_persistent_buffer_allocator->AllocateTemp(
 800dd9a:	683a      	ldr	r2, [r7, #0]
 800dd9c:	210c      	movs	r1, #12
 800dd9e:	4638      	mov	r0, r7
 800dda0:	6896      	ldr	r6, [r2, #8]
 800dda2:	2204      	movs	r2, #4
 800dda4:	47b0      	blx	r6
    if (quantization == nullptr) {
 800dda6:	9b00      	ldr	r3, [sp, #0]
 800dda8:	4680      	mov	r8, r0
 800ddaa:	2800      	cmp	r0, #0
 800ddac:	f000 8095 	beq.w	800deda <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x28e>
                  non_persistent_buffer_allocator->AllocateTemp(
 800ddb0:	683a      	ldr	r2, [r7, #0]
 800ddb2:	4658      	mov	r0, fp
 800ddb4:	9300      	str	r3, [sp, #0]
 800ddb6:	6896      	ldr	r6, [r2, #8]
 800ddb8:	f7fd fee8 	bl	800bb8c <TfLiteIntArrayGetSizeInBytes>
 800ddbc:	2204      	movs	r2, #4
 800ddbe:	4601      	mov	r1, r0
 800ddc0:	4638      	mov	r0, r7
 800ddc2:	47b0      	blx	r6
 800ddc4:	9b00      	ldr	r3, [sp, #0]
    quantization->zero_point =
 800ddc6:	f8c8 0004 	str.w	r0, [r8, #4]
    if (quantization->zero_point == nullptr) {
 800ddca:	2800      	cmp	r0, #0
 800ddcc:	f000 808a 	beq.w	800dee4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x298>
    return data_ - ReadScalar<soffset_t>(data_);
 800ddd0:	f859 2003 	ldr.w	r2, [r9, r3]
 800ddd4:	ebaa 0202 	sub.w	r2, sl, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ddd8:	8811      	ldrh	r1, [r2, #0]
 800ddda:	2908      	cmp	r1, #8
 800dddc:	d956      	bls.n	800de8c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x240>
 800ddde:	8910      	ldrh	r0, [r2, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dde0:	b120      	cbz	r0, 800ddec <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1a0>
    auto p = data_ + field_offset;
 800dde2:	eb0a 0200 	add.w	r2, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dde6:	f85a 0000 	ldr.w	r0, [sl, r0]
 800ddea:	4410      	add	r0, r2
 800ddec:	9300      	str	r3, [sp, #0]
        FlatBufferVectorToTfLiteTypeArray(src_quantization->scale());
 800ddee:	f7fe fce1 	bl	800c7b4 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIfmEE>
    for (int i = 0; i < channels; i++) {
 800ddf2:	9b00      	ldr	r3, [sp, #0]
 800ddf4:	f1bb 0f00 	cmp.w	fp, #0
    quantization->scale =
 800ddf8:	f8c8 0000 	str.w	r0, [r8]
    return data_ - ReadScalar<soffset_t>(data_);
 800ddfc:	f859 1003 	ldr.w	r1, [r9, r3]
    quantization->zero_point->size = channels;
 800de00:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800de04:	ebaa 0101 	sub.w	r1, sl, r1
 800de08:	f8c0 b000 	str.w	fp, [r0]
 800de0c:	f8b1 9000 	ldrh.w	r9, [r1]
    for (int i = 0; i < channels; i++) {
 800de10:	dd1a      	ble.n	800de48 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1fc>
 800de12:	f1b9 0f0a 	cmp.w	r9, #10
 800de16:	d902      	bls.n	800de1e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1d2>
 800de18:	894e      	ldrh	r6, [r1, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800de1a:	2e00      	cmp	r6, #0
 800de1c:	d13a      	bne.n	800de94 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x248>
 800de1e:	2300      	movs	r3, #0
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	deff      	udf	#255	@ 0xff
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 800de24:	4b36      	ldr	r3, [pc, #216]	@ (800df00 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2b4>)
 800de26:	60ab      	str	r3, [r5, #8]
}
 800de28:	4620      	mov	r0, r4
 800de2a:	b005      	add	sp, #20
 800de2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800de30:	2000      	movs	r0, #0
 800de32:	e727      	b.n	800dc84 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x38>
 800de34:	f91a 0000 	ldrsb.w	r0, [sl, r0]
 800de38:	e724      	b.n	800dc84 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x38>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 800de3a:	4931      	ldr	r1, [pc, #196]	@ (800df00 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2b4>)
 800de3c:	60a9      	str	r1, [r5, #8]
 800de3e:	e765      	b.n	800dd0c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0xc0>
 800de40:	f8dd 8000 	ldr.w	r8, [sp]
 800de44:	4661      	mov	r1, ip
 800de46:	9c01      	ldr	r4, [sp, #4]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800de48:	f1b9 0f10 	cmp.w	r9, #16
 800de4c:	d920      	bls.n	800de90 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x244>
 800de4e:	8a0b      	ldrh	r3, [r1, #16]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800de50:	b10b      	cbz	r3, 800de56 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x20a>
 800de52:	f85a 3003 	ldr.w	r3, [sl, r3]
    result->quantization = {kTfLiteAffineQuantization, quantization};
 800de56:	2201      	movs	r2, #1
    quantization->quantized_dimension = src_quantization->quantized_dimension();
 800de58:	f8c8 3008 	str.w	r3, [r8, #8]
    result->quantization = {kTfLiteAffineQuantization, quantization};
 800de5c:	e9c5 280c 	strd	r2, r8, [r5, #48]	@ 0x30
 800de60:	e7e2      	b.n	800de28 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
                  persistent_buffer_allocator->AllocatePersistentBuffer(
 800de62:	6832      	ldr	r2, [r6, #0]
 800de64:	210c      	movs	r1, #12
 800de66:	4630      	mov	r0, r6
 800de68:	6897      	ldr	r7, [r2, #8]
 800de6a:	2204      	movs	r2, #4
 800de6c:	47b8      	blx	r7
    if (quantization == nullptr) {
 800de6e:	9b00      	ldr	r3, [sp, #0]
 800de70:	4680      	mov	r8, r0
 800de72:	b390      	cbz	r0, 800deda <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x28e>
                  persistent_buffer_allocator->AllocatePersistentBuffer(
 800de74:	6832      	ldr	r2, [r6, #0]
 800de76:	4658      	mov	r0, fp
 800de78:	9300      	str	r3, [sp, #0]
 800de7a:	6897      	ldr	r7, [r2, #8]
 800de7c:	f7fd fe86 	bl	800bb8c <TfLiteIntArrayGetSizeInBytes>
 800de80:	2204      	movs	r2, #4
 800de82:	4601      	mov	r1, r0
 800de84:	4630      	mov	r0, r6
 800de86:	47b8      	blx	r7
 800de88:	9b00      	ldr	r3, [sp, #0]
 800de8a:	e79c      	b.n	800ddc6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x17a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800de8c:	2000      	movs	r0, #0
 800de8e:	e7ad      	b.n	800ddec <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1a0>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800de90:	2300      	movs	r3, #0
 800de92:	e7e0      	b.n	800de56 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x20a>
 800de94:	f8b1 c008 	ldrh.w	ip, [r1, #8]
    auto p = data_ + field_offset;
 800de98:	4456      	add	r6, sl
 800de9a:	2204      	movs	r2, #4
 800de9c:	6833      	ldr	r3, [r6, #0]
 800de9e:	eb0a 0e0c 	add.w	lr, sl, ip
 800dea2:	e9cd 8400 	strd	r8, r4, [sp]
 800dea6:	4664      	mov	r4, ip
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dea8:	441e      	add	r6, r3
    auto p = data_ + field_offset;
 800deaa:	468c      	mov	ip, r1
 800deac:	2300      	movs	r3, #0
 800deae:	4621      	mov	r1, r4
 800deb0:	e007      	b.n	800dec2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x276>
    FLATBUFFERS_ASSERT(i < size());
 800deb2:	b1df      	cbz	r7, 800deec <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2a0>
      zero_point_data[i] = src_quantization->zero_point()->size() ==
 800deb4:	6877      	ldr	r7, [r6, #4]
    for (int i = 0; i < channels; i++) {
 800deb6:	3301      	adds	r3, #1
 800deb8:	3208      	adds	r2, #8
      zero_point_data[i] = src_quantization->zero_point()->size() ==
 800deba:	f840 7f04 	str.w	r7, [r0, #4]!
    for (int i = 0; i < channels; i++) {
 800debe:	459b      	cmp	fp, r3
 800dec0:	d0be      	beq.n	800de40 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1f4>
  SizeT size() const { return EndianScalar(length_); }
 800dec2:	6837      	ldr	r7, [r6, #0]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dec4:	b1c1      	cbz	r1, 800def8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2ac>
      zero_point_data[i] = src_quantization->zero_point()->size() ==
 800dec6:	f8de 4000 	ldr.w	r4, [lr]
 800deca:	f85e 8004 	ldr.w	r8, [lr, r4]
 800dece:	45b8      	cmp	r8, r7
 800ded0:	d1ef      	bne.n	800deb2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x266>
    FLATBUFFERS_ASSERT(i < size());
 800ded2:	4598      	cmp	r8, r3
 800ded4:	d90a      	bls.n	800deec <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2a0>
 800ded6:	58b7      	ldr	r7, [r6, r2]
 800ded8:	e7ed      	b.n	800deb6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x26a>
      MicroPrintf("Unable to allocate TfLiteAffineQuantization.\n");
 800deda:	480a      	ldr	r0, [pc, #40]	@ (800df04 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2b8>)
 800dedc:	f001 fa3e 	bl	800f35c <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800dee0:	2401      	movs	r4, #1
 800dee2:	e7a1      	b.n	800de28 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
      MicroPrintf("Unable to allocate quantization->zero_point.\n");
 800dee4:	4808      	ldr	r0, [pc, #32]	@ (800df08 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2bc>)
 800dee6:	f001 fa39 	bl	800f35c <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800deea:	e7f9      	b.n	800dee0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x294>
 800deec:	4b07      	ldr	r3, [pc, #28]	@ (800df0c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2c0>)
 800deee:	21b0      	movs	r1, #176	@ 0xb0
 800def0:	4a07      	ldr	r2, [pc, #28]	@ (800df10 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2c4>)
 800def2:	4808      	ldr	r0, [pc, #32]	@ (800df14 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2c8>)
 800def4:	f014 fd40 	bl	8022978 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800def8:	680b      	ldr	r3, [r1, #0]
 800defa:	deff      	udf	#255	@ 0xff
  TFLITE_DCHECK(result != nullptr);
 800defc:	f014 fd34 	bl	8022968 <abort>
 800df00:	08030200 	.word	0x08030200
 800df04:	08026d24 	.word	0x08026d24
 800df08:	08026d54 	.word	0x08026d54
 800df0c:	08025f9c 	.word	0x08025f9c
 800df10:	08026d84 	.word	0x08026d84
 800df14:	0802604c 	.word	0x0802604c

0800df18 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib>:
    int subgraph_idx, bool allocate_temp) {
 800df18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df1c:	468e      	mov	lr, r1
 800df1e:	4601      	mov	r1, r0
 800df20:	4616      	mov	r6, r2
 800df22:	9c08      	ldr	r4, [sp, #32]
    return data_ - ReadScalar<soffset_t>(data_);
 800df24:	f8de 5000 	ldr.w	r5, [lr]
 800df28:	f89d 2024 	ldrb.w	r2, [sp, #36]	@ 0x24
 800df2c:	ebae 0505 	sub.w	r5, lr, r5
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 800df30:	6880      	ldr	r0, [r0, #8]
 800df32:	6849      	ldr	r1, [r1, #4]
 800df34:	882f      	ldrh	r7, [r5, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800df36:	2f08      	cmp	r7, #8
 800df38:	d951      	bls.n	800dfde <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc6>
 800df3a:	f8b5 c008 	ldrh.w	ip, [r5, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800df3e:	f1bc 0f00 	cmp.w	ip, #0
 800df42:	d04c      	beq.n	800dfde <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc6>
    auto p = data_ + field_offset;
 800df44:	eb0e 080c 	add.w	r8, lr, ip
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800df48:	f85e c00c 	ldr.w	ip, [lr, ip]
    FLATBUFFERS_ASSERT(i < size());
 800df4c:	f858 900c 	ldr.w	r9, [r8, ip]
 800df50:	44e0      	add	r8, ip
 800df52:	454c      	cmp	r4, r9
 800df54:	d237      	bcs.n	800dfc6 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xae>
    const uint8_t *const offset_location = p + i * element_stride;
 800df56:	f104 0c01 	add.w	ip, r4, #1
 800df5a:	eb08 098c 	add.w	r9, r8, ip, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800df5e:	f858 402c 	ldr.w	r4, [r8, ip, lsl #2]
 800df62:	eb09 0804 	add.w	r8, r9, r4
    return data_ - ReadScalar<soffset_t>(data_);
 800df66:	f859 4004 	ldr.w	r4, [r9, r4]
 800df6a:	eba8 0404 	sub.w	r4, r8, r4
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800df6e:	f8b4 c000 	ldrh.w	ip, [r4]
 800df72:	f1bc 0f04 	cmp.w	ip, #4
 800df76:	d932      	bls.n	800dfde <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc6>
 800df78:	88a4      	ldrh	r4, [r4, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800df7a:	b384      	cbz	r4, 800dfde <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc6>
    auto p = data_ + field_offset;
 800df7c:	eb08 0c04 	add.w	ip, r8, r4
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800df80:	f858 4004 	ldr.w	r4, [r8, r4]
 800df84:	f85c 8004 	ldr.w	r8, [ip, r4]
 800df88:	44a4      	add	ip, r4
 800df8a:	4543      	cmp	r3, r8
 800df8c:	d221      	bcs.n	800dfd2 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xba>
    const uint8_t *const offset_location = p + i * element_stride;
 800df8e:	3301      	adds	r3, #1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800df90:	2f0c      	cmp	r7, #12
 800df92:	eb0c 0483 	add.w	r4, ip, r3, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800df96:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 800df9a:	4423      	add	r3, r4
 800df9c:	d90c      	bls.n	800dfb8 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xa0>
 800df9e:	89ac      	ldrh	r4, [r5, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dfa0:	b124      	cbz	r4, 800dfac <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x94>
    auto p = data_ + field_offset;
 800dfa2:	eb0e 0504 	add.w	r5, lr, r4
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dfa6:	f85e 4004 	ldr.w	r4, [lr, r4]
 800dfaa:	442c      	add	r4, r5
 800dfac:	e9cd 4608 	strd	r4, r6, [sp, #32]
}
 800dfb0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 800dfb4:	f7ff be4a 	b.w	800dc4c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor>
 800dfb8:	2400      	movs	r4, #0
 800dfba:	e9cd 4608 	strd	r4, r6, [sp, #32]
}
 800dfbe:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 800dfc2:	f7ff be43 	b.w	800dc4c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor>
 800dfc6:	4b07      	ldr	r3, [pc, #28]	@ (800dfe4 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xcc>)
 800dfc8:	21b0      	movs	r1, #176	@ 0xb0
 800dfca:	4a07      	ldr	r2, [pc, #28]	@ (800dfe8 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd0>)
 800dfcc:	4807      	ldr	r0, [pc, #28]	@ (800dfec <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd4>)
 800dfce:	f014 fcd3 	bl	8022978 <__assert_func>
 800dfd2:	4b04      	ldr	r3, [pc, #16]	@ (800dfe4 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xcc>)
 800dfd4:	21b0      	movs	r1, #176	@ 0xb0
 800dfd6:	4a06      	ldr	r2, [pc, #24]	@ (800dff0 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd8>)
 800dfd8:	4804      	ldr	r0, [pc, #16]	@ (800dfec <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd4>)
 800dfda:	f014 fccd 	bl	8022978 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800dfde:	2300      	movs	r3, #0
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	deff      	udf	#255	@ 0xff
 800dfe4:	08025f9c 	.word	0x08025f9c
 800dfe8:	08026674 	.word	0x08026674
 800dfec:	0802604c 	.word	0x0802604c
 800dff0:	08026894 	.word	0x08026894

0800dff4 <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE>:
                                       MemoryPlannerType memory_planner_type) {
 800dff4:	b570      	push	{r4, r5, r6, lr}
 800dff6:	460e      	mov	r6, r1
 800dff8:	4604      	mov	r4, r0
      AlignPointerUp(tensor_arena, MicroArenaBufferAlignment());
 800dffa:	2110      	movs	r1, #16
                                       MemoryPlannerType memory_planner_type) {
 800dffc:	4615      	mov	r5, r2
  size_t aligned_arena_size = tensor_arena + arena_size - aligned_arena;
 800dffe:	4434      	add	r4, r6
      AlignPointerUp(tensor_arena, MicroArenaBufferAlignment());
 800e000:	f7fe fbda 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
      SingleArenaBufferAllocator::Create(aligned_arena, aligned_arena_size);
 800e004:	1a21      	subs	r1, r4, r0
 800e006:	f7fe fb57 	bl	800c6b8 <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj>
      CreateMemoryPlanner(memory_planner_type, memory_allocator);
 800e00a:	4604      	mov	r4, r0
 800e00c:	b1f8      	cbz	r0, 800e04e <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE+0x5a>
 800e00e:	1d06      	adds	r6, r0, #4
  switch (memory_planner_type) {
 800e010:	b30d      	cbz	r5, 800e056 <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE+0x62>
 800e012:	2d01      	cmp	r5, #1
 800e014:	d11d      	bne.n	800e052 <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE+0x5e>
      memory_planner_buffer = memory_allocator->AllocatePersistentBuffer(
 800e016:	6843      	ldr	r3, [r0, #4]
 800e018:	2204      	movs	r2, #4
 800e01a:	f241 010c 	movw	r1, #4108	@ 0x100c
 800e01e:	4630      	mov	r0, r6
 800e020:	689b      	ldr	r3, [r3, #8]
 800e022:	4798      	blx	r3
 800e024:	4605      	mov	r5, r0
      memory_planner = new (memory_planner_buffer) LinearMemoryPlanner();
 800e026:	f00a fad3 	bl	80185d0 <_ZN6tflite19LinearMemoryPlannerC1Ev>
  uint8_t* allocator_buffer = memory_allocator->AllocatePersistentBuffer(
 800e02a:	6823      	ldr	r3, [r4, #0]
 800e02c:	2204      	movs	r2, #4
 800e02e:	2124      	movs	r1, #36	@ 0x24
 800e030:	4620      	mov	r0, r4
 800e032:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e034:	4798      	blx	r3
      model_is_allocating_(false) {}
 800e036:	2200      	movs	r2, #0
    : non_persistent_buffer_allocator_(non_persistent_buffer_allocator),
 800e038:	6044      	str	r4, [r0, #4]
      model_is_allocating_(false) {}
 800e03a:	7502      	strb	r2, [r0, #20]
 800e03c:	6202      	str	r2, [r0, #32]
      persistent_buffer_allocator_(persistent_buffer_allocator),
 800e03e:	6086      	str	r6, [r0, #8]
      model_is_allocating_(false) {}
 800e040:	e9c0 2503 	strd	r2, r5, [r0, #12]
 800e044:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800e048:	4a09      	ldr	r2, [pc, #36]	@ (800e070 <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE+0x7c>)
 800e04a:	6002      	str	r2, [r0, #0]
}
 800e04c:	bd70      	pop	{r4, r5, r6, pc}
  switch (memory_planner_type) {
 800e04e:	2d01      	cmp	r5, #1
 800e050:	d90b      	bls.n	800e06a <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE+0x76>
  TFLITE_DCHECK(memory_allocator != nullptr);
 800e052:	f014 fc89 	bl	8022968 <abort>
      memory_planner_buffer = memory_allocator->AllocatePersistentBuffer(
 800e056:	6843      	ldr	r3, [r0, #4]
 800e058:	2204      	movs	r2, #4
 800e05a:	212c      	movs	r1, #44	@ 0x2c
 800e05c:	4630      	mov	r0, r6
 800e05e:	689b      	ldr	r3, [r3, #8]
 800e060:	4798      	blx	r3
 800e062:	4605      	mov	r5, r0
      memory_planner = new (memory_planner_buffer) GreedyMemoryPlanner();
 800e064:	f009 ff3c 	bl	8017ee0 <_ZN6tflite19GreedyMemoryPlannerC1Ev>
  TFLITE_DCHECK(memory_allocator != nullptr);
 800e068:	e7df      	b.n	800e02a <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE+0x36>
      memory_planner_buffer = memory_allocator->AllocatePersistentBuffer(
 800e06a:	6823      	ldr	r3, [r4, #0]
 800e06c:	deff      	udf	#255	@ 0xff
 800e06e:	bf00      	nop
 800e070:	080301a4 	.word	0x080301a4

0800e074 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>:
SubgraphAllocations* MicroAllocator::StartModelAllocation(const Model* model) {
 800e074:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(model != nullptr);
 800e076:	2900      	cmp	r1, #0
 800e078:	d049      	beq.n	800e10e <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x9a>
  if (model_is_allocating_) {
 800e07a:	7d06      	ldrb	r6, [r0, #20]
 800e07c:	4604      	mov	r4, r0
 800e07e:	2e00      	cmp	r6, #0
 800e080:	d139      	bne.n	800e0f6 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x82>
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800e082:	6880      	ldr	r0, [r0, #8]
  model_is_allocating_ = true;
 800e084:	2301      	movs	r3, #1
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800e086:	2204      	movs	r2, #4
 800e088:	460d      	mov	r5, r1
  model_is_allocating_ = true;
 800e08a:	7523      	strb	r3, [r4, #20]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800e08c:	2108      	movs	r1, #8
 800e08e:	6803      	ldr	r3, [r0, #0]
 800e090:	689b      	ldr	r3, [r3, #8]
 800e092:	4798      	blx	r3
      MicroBuiltinDataAllocator(persistent_buffer_allocator_);
 800e094:	68a2      	ldr	r2, [r4, #8]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800e096:	4603      	mov	r3, r0
      non_persistent_buffer_allocator_->AllocateResizableBuffer(
 800e098:	2190      	movs	r1, #144	@ 0x90
      : persistent_allocator_(persistent_allocator) {}
 800e09a:	6042      	str	r2, [r0, #4]
      non_persistent_buffer_allocator_->AllocateResizableBuffer(
 800e09c:	6860      	ldr	r0, [r4, #4]
      : persistent_allocator_(persistent_allocator) {}
 800e09e:	4a1d      	ldr	r2, [pc, #116]	@ (800e114 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa0>)
 800e0a0:	601a      	str	r2, [r3, #0]
      non_persistent_buffer_allocator_->AllocateResizableBuffer(
 800e0a2:	2204      	movs	r2, #4
  builtin_data_allocator_ = new (data_allocator_buffer)
 800e0a4:	60e3      	str	r3, [r4, #12]
      non_persistent_buffer_allocator_->AllocateResizableBuffer(
 800e0a6:	6803      	ldr	r3, [r0, #0]
  scratch_buffer_request_count_ = 0;
 800e0a8:	61a6      	str	r6, [r4, #24]
      non_persistent_buffer_allocator_->AllocateResizableBuffer(
 800e0aa:	699b      	ldr	r3, [r3, #24]
 800e0ac:	4798      	blx	r3
  scratch_buffer_head_ =
 800e0ae:	61e0      	str	r0, [r4, #28]
  if (scratch_buffer_head_ == nullptr) {
 800e0b0:	b320      	cbz	r0, 800e0fc <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x88>
    return data_ - ReadScalar<soffset_t>(data_);
 800e0b2:	682b      	ldr	r3, [r5, #0]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800e0b4:	68a0      	ldr	r0, [r4, #8]
 800e0b6:	1aeb      	subs	r3, r5, r3
 800e0b8:	6802      	ldr	r2, [r0, #0]
 800e0ba:	6896      	ldr	r6, [r2, #8]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e0bc:	881a      	ldrh	r2, [r3, #0]
 800e0be:	2a08      	cmp	r2, #8
 800e0c0:	d922      	bls.n	800e108 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x94>
 800e0c2:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e0c4:	b303      	cbz	r3, 800e108 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x94>
    auto p = data_ + field_offset;
 800e0c6:	18ea      	adds	r2, r5, r3
 800e0c8:	58eb      	ldr	r3, [r5, r3]
          sizeof(SubgraphAllocations) * model->subgraphs()->size(),
 800e0ca:	58d1      	ldr	r1, [r2, r3]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800e0cc:	2204      	movs	r2, #4
 800e0ce:	00c9      	lsls	r1, r1, #3
 800e0d0:	47b0      	blx	r6
  if (output == nullptr) {
 800e0d2:	4606      	mov	r6, r0
 800e0d4:	b1a0      	cbz	r0, 800e100 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x8c>
      AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
 800e0d6:	6823      	ldr	r3, [r4, #0]
 800e0d8:	4602      	mov	r2, r0
 800e0da:	4629      	mov	r1, r5
 800e0dc:	4620      	mov	r0, r4
 800e0de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0e0:	4798      	blx	r3
 800e0e2:	b958      	cbnz	r0, 800e0fc <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x88>
      AllocateNodeAndRegistrations(model, output) != kTfLiteOk) {
 800e0e4:	6823      	ldr	r3, [r4, #0]
 800e0e6:	4632      	mov	r2, r6
 800e0e8:	4629      	mov	r1, r5
 800e0ea:	4620      	mov	r0, r4
 800e0ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0ee:	4798      	blx	r3
      AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
 800e0f0:	b920      	cbnz	r0, 800e0fc <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x88>
}
 800e0f2:	4630      	mov	r0, r6
 800e0f4:	bd70      	pop	{r4, r5, r6, pc}
    MicroPrintf(
 800e0f6:	4808      	ldr	r0, [pc, #32]	@ (800e118 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa4>)
 800e0f8:	f001 f930 	bl	800f35c <_Z11MicroPrintfPKcz>
    return nullptr;
 800e0fc:	2600      	movs	r6, #0
 800e0fe:	e7f8      	b.n	800e0f2 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x7e>
    MicroPrintf("Failed to allocate memory for model metadata.");
 800e100:	4806      	ldr	r0, [pc, #24]	@ (800e11c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa8>)
 800e102:	f001 f92b 	bl	800f35c <_Z11MicroPrintfPKcz>
    return nullptr;
 800e106:	e7f9      	b.n	800e0fc <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x88>
 800e108:	2300      	movs	r3, #0
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	deff      	udf	#255	@ 0xff
  TFLITE_DCHECK(model != nullptr);
 800e10e:	f014 fc2b 	bl	8022968 <abort>
 800e112:	bf00      	nop
 800e114:	080301f0 	.word	0x080301f0
 800e118:	08026e30 	.word	0x08026e30
 800e11c:	08026e88 	.word	0x08026e88

0800e120 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle** scratch_buffer_handles) {
 800e120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e122:	461d      	mov	r5, r3
  if (!model_is_allocating_) {
 800e124:	7d03      	ldrb	r3, [r0, #20]
 800e126:	b31b      	cbz	r3, 800e170 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x50>
 800e128:	460e      	mov	r6, r1
  TF_LITE_ENSURE_STATUS(AllocateScratchBufferHandles(
 800e12a:	6801      	ldr	r1, [r0, #0]
 800e12c:	f8df c054 	ldr.w	ip, [pc, #84]	@ 800e184 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x64>
 800e130:	4617      	mov	r7, r2
 800e132:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e134:	4604      	mov	r4, r0
 800e136:	6982      	ldr	r2, [r0, #24]
 800e138:	4563      	cmp	r3, ip
 800e13a:	d112      	bne.n	800e162 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x42>
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
 800e13c:	b1ed      	cbz	r5, 800e17a <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x5a>
  if (scratch_buffer_request_count_ == 0) {
 800e13e:	b1aa      	cbz	r2, 800e16c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x4c>
 800e140:	6880      	ldr	r0, [r0, #8]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800e142:	0091      	lsls	r1, r2, #2
 800e144:	2204      	movs	r2, #4
 800e146:	6803      	ldr	r3, [r0, #0]
 800e148:	689b      	ldr	r3, [r3, #8]
 800e14a:	4798      	blx	r3
  TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(model, subgraph_allocations,
 800e14c:	6821      	ldr	r1, [r4, #0]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800e14e:	4603      	mov	r3, r0
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
 800e150:	6028      	str	r0, [r5, #0]
  TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(model, subgraph_allocations,
 800e152:	6bcd      	ldr	r5, [r1, #60]	@ 0x3c
 800e154:	463a      	mov	r2, r7
 800e156:	4631      	mov	r1, r6
 800e158:	4620      	mov	r0, r4
 800e15a:	47a8      	blx	r5
 800e15c:	b900      	cbnz	r0, 800e160 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x40>
  model_is_allocating_ = false;
 800e15e:	7520      	strb	r0, [r4, #20]
}
 800e160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  TF_LITE_ENSURE_STATUS(AllocateScratchBufferHandles(
 800e162:	4629      	mov	r1, r5
 800e164:	4798      	blx	r3
 800e166:	2800      	cmp	r0, #0
 800e168:	d1fa      	bne.n	800e160 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x40>
  TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(model, subgraph_allocations,
 800e16a:	6821      	ldr	r1, [r4, #0]
 800e16c:	682b      	ldr	r3, [r5, #0]
 800e16e:	e7f0      	b.n	800e152 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x32>
    MicroPrintf(
 800e170:	4803      	ldr	r0, [pc, #12]	@ (800e180 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x60>)
 800e172:	f001 f8f3 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800e176:	2001      	movs	r0, #1
}
 800e178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
 800e17a:	f014 fbf5 	bl	8022968 <abort>
 800e17e:	bf00      	nop
 800e180:	08026eb8 	.word	0x08026eb8
 800e184:	0800d6e5 	.word	0x0800d6e5

0800e188 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>:
                                                         int* buffer_idx) {
 800e188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e18c:	4680      	mov	r8, r0
 800e18e:	460f      	mov	r7, r1
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 800e190:	69c0      	ldr	r0, [r0, #28]
 800e192:	2104      	movs	r1, #4
                                                         int* buffer_idx) {
 800e194:	4616      	mov	r6, r2
 800e196:	461d      	mov	r5, r3
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 800e198:	f7fe fb0e 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800e19c:	f8d8 2018 	ldr.w	r2, [r8, #24]
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 800e1a0:	4684      	mov	ip, r0
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800e1a2:	b17a      	cbz	r2, 800e1c4 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x3c>
 800e1a4:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
  size_t current_node_request_count = 0;
 800e1a8:	2300      	movs	r3, #0
 800e1aa:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 800e1ae:	f8dc 4004 	ldr.w	r4, [ip, #4]
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800e1b2:	f10c 0c0c 	add.w	ip, ip, #12
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 800e1b6:	3401      	adds	r4, #1
      ++current_node_request_count;
 800e1b8:	bf08      	it	eq
 800e1ba:	3301      	addeq	r3, #1
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800e1bc:	45f4      	cmp	ip, lr
 800e1be:	d1f6      	bne.n	800e1ae <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x26>
  if (current_node_request_count >= kMaxScratchBuffersPerOp) {
 800e1c0:	2b0b      	cmp	r3, #11
 800e1c2:	d810      	bhi.n	800e1e6 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x5e>
  current_request->node_idx = kUnassignedScratchBufferRequestIndex;
 800e1c4:	f04f 33ff 	mov.w	r3, #4294967295
  current_request->bytes = bytes;
 800e1c8:	f8cc 7000 	str.w	r7, [ip]
  current_request->subgraph_idx = subgraph_idx;
 800e1cc:	f8cc 6008 	str.w	r6, [ip, #8]
  return kTfLiteOk;
 800e1d0:	2000      	movs	r0, #0
  current_request->node_idx = kUnassignedScratchBufferRequestIndex;
 800e1d2:	f8cc 3004 	str.w	r3, [ip, #4]
  *buffer_idx = scratch_buffer_request_count_;
 800e1d6:	602a      	str	r2, [r5, #0]
  ++scratch_buffer_request_count_;
 800e1d8:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800e1dc:	3301      	adds	r3, #1
 800e1de:	f8c8 3018 	str.w	r3, [r8, #24]
}
 800e1e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MicroPrintf("Scratch buffer request exeeds limit per operator (%d)",
 800e1e6:	210c      	movs	r1, #12
 800e1e8:	4802      	ldr	r0, [pc, #8]	@ (800e1f4 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x6c>)
 800e1ea:	f001 f8b7 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800e1ee:	2001      	movs	r0, #1
}
 800e1f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e1f4:	08026f04 	.word	0x08026f04

0800e1f8 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>:
  TF_LITE_ENSURE_STATUS(ResetTempAllocations());
 800e1f8:	6803      	ldr	r3, [r0, #0]
 800e1fa:	4a18      	ldr	r2, [pc, #96]	@ (800e25c <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x64>)
 800e1fc:	695b      	ldr	r3, [r3, #20]
 800e1fe:	4293      	cmp	r3, r2
TfLiteStatus MicroAllocator::FinishPrepareNodeAllocations(int node_id) {
 800e200:	b570      	push	{r4, r5, r6, lr}
 800e202:	4604      	mov	r4, r0
 800e204:	460d      	mov	r5, r1
 800e206:	d124      	bne.n	800e252 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x5a>
  return non_persistent_buffer_allocator_->ResetTempAllocations();
 800e208:	6840      	ldr	r0, [r0, #4]
 800e20a:	6803      	ldr	r3, [r0, #0]
 800e20c:	695b      	ldr	r3, [r3, #20]
 800e20e:	4798      	blx	r3
  TF_LITE_ENSURE_STATUS(ResetTempAllocations());
 800e210:	b100      	cbz	r0, 800e214 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x1c>
}
 800e212:	bd70      	pop	{r4, r5, r6, pc}
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 800e214:	2104      	movs	r1, #4
 800e216:	69e0      	ldr	r0, [r4, #28]
 800e218:	f7fe face 	bl	800c7b8 <_ZN6tflite14AlignPointerUpEPhj>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800e21c:	69a2      	ldr	r2, [r4, #24]
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 800e21e:	4603      	mov	r3, r0
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800e220:	b1ca      	cbz	r2, 800e256 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x5e>
 800e222:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800e226:	0091      	lsls	r1, r2, #2
 800e228:	eb00 0c82 	add.w	ip, r0, r2, lsl #2
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 800e22c:	685a      	ldr	r2, [r3, #4]
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800e22e:	330c      	adds	r3, #12
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 800e230:	3201      	adds	r2, #1
      requests[i].node_idx = node_id;
 800e232:	bf08      	it	eq
 800e234:	f843 5c08 	streq.w	r5, [r3, #-8]
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800e238:	4563      	cmp	r3, ip
 800e23a:	d1f7      	bne.n	800e22c <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x34>
  TF_LITE_ENSURE_STATUS(non_persistent_buffer_allocator_->ResizeBuffer(
 800e23c:	f101 0290 	add.w	r2, r1, #144	@ 0x90
 800e240:	6860      	ldr	r0, [r4, #4]
 800e242:	2304      	movs	r3, #4
 800e244:	69e1      	ldr	r1, [r4, #28]
 800e246:	6804      	ldr	r4, [r0, #0]
 800e248:	69e4      	ldr	r4, [r4, #28]
 800e24a:	46a4      	mov	ip, r4
}
 800e24c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  TF_LITE_ENSURE_STATUS(non_persistent_buffer_allocator_->ResizeBuffer(
 800e250:	4760      	bx	ip
  TF_LITE_ENSURE_STATUS(ResetTempAllocations());
 800e252:	4798      	blx	r3
 800e254:	e7dc      	b.n	800e210 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x18>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800e256:	2290      	movs	r2, #144	@ 0x90
 800e258:	e7f2      	b.n	800e240 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x48>
 800e25a:	bf00      	nop
 800e25c:	0800d43d 	.word	0x0800d43d

0800e260 <_ZNK6tflite14MicroAllocator10used_bytesEv>:
size_t MicroAllocator::used_bytes() const {
 800e260:	b510      	push	{r4, lr}
 800e262:	4604      	mov	r4, r0
  return non_persistent_buffer_allocator_->GetNonPersistentUsedBytes() +
 800e264:	6840      	ldr	r0, [r0, #4]
 800e266:	6803      	ldr	r3, [r0, #0]
 800e268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e26a:	4798      	blx	r3
         persistent_buffer_allocator_->GetPersistentUsedBytes();
 800e26c:	68a3      	ldr	r3, [r4, #8]
  return non_persistent_buffer_allocator_->GetNonPersistentUsedBytes() +
 800e26e:	4604      	mov	r4, r0
         persistent_buffer_allocator_->GetPersistentUsedBytes();
 800e270:	681a      	ldr	r2, [r3, #0]
 800e272:	4618      	mov	r0, r3
 800e274:	68d3      	ldr	r3, [r2, #12]
 800e276:	4798      	blx	r3
}
 800e278:	4420      	add	r0, r4
 800e27a:	bd10      	pop	{r4, pc}

0800e27c <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>:
      scratch_buffer_head_, alignof(internal::ScratchBufferRequest)));
}

TfLiteBridgeBuiltinDataAllocator* MicroAllocator::GetBuiltinDataAllocator() {
  return builtin_data_allocator_;
}
 800e27c:	68c0      	ldr	r0, [r0, #12]
 800e27e:	4770      	bx	lr

0800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>:
}  // namespace

TfLiteTensor* MicroContext::AllocateTempInputTensor(const TfLiteNode* node,
                                                    int index) {
  const int tensor_index =
      GetTensorIndex(index, node->inputs->size, node->inputs->data);
 800e280:	680b      	ldr	r3, [r1, #0]
  if (index >= 0 && index < max_size) {
 800e282:	f853 1b04 	ldr.w	r1, [r3], #4
 800e286:	4291      	cmp	r1, r2
 800e288:	dd08      	ble.n	800e29c <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei+0x1c>
 800e28a:	2a00      	cmp	r2, #0
 800e28c:	db06      	blt.n	800e29c <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei+0x1c>
    const int tensor_index = tensor_indices[index];
 800e28e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  if (tensor_index < 0) {
 800e292:	2900      	cmp	r1, #0
 800e294:	db02      	blt.n	800e29c <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei+0x1c>
    return nullptr;
  }
  return AllocateTempTfLiteTensor(tensor_index);
 800e296:	6803      	ldr	r3, [r0, #0]
 800e298:	695b      	ldr	r3, [r3, #20]
 800e29a:	4718      	bx	r3
}
 800e29c:	2000      	movs	r0, #0
 800e29e:	4770      	bx	lr

0800e2a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>:

TfLiteTensor* MicroContext::AllocateTempOutputTensor(const TfLiteNode* node,
                                                     int index) {
  const int tensor_index =
      GetTensorIndex(index, node->outputs->size, node->outputs->data);
 800e2a0:	684b      	ldr	r3, [r1, #4]
  if (index >= 0 && index < max_size) {
 800e2a2:	f853 1b04 	ldr.w	r1, [r3], #4
 800e2a6:	4291      	cmp	r1, r2
 800e2a8:	dd08      	ble.n	800e2bc <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei+0x1c>
 800e2aa:	2a00      	cmp	r2, #0
 800e2ac:	db06      	blt.n	800e2bc <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei+0x1c>
    const int tensor_index = tensor_indices[index];
 800e2ae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  if (tensor_index < 0) {
 800e2b2:	2900      	cmp	r1, #0
 800e2b4:	db02      	blt.n	800e2bc <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei+0x1c>
    return nullptr;
  }
  return AllocateTempTfLiteTensor(tensor_index);
 800e2b6:	6803      	ldr	r3, [r0, #0]
 800e2b8:	695b      	ldr	r3, [r3, #20]
 800e2ba:	4718      	bx	r3
}
 800e2bc:	2000      	movs	r0, #0
 800e2be:	4770      	bx	lr

0800e2c0 <_ZN6tflite25MicroContextReportOpErrorEP13TfLiteContextPKcz>:
  }
  return AllocateTempTfLiteTensor(tensor_index);
}

void MicroContextReportOpError(struct TfLiteContext* context,
                               const char* format, ...) {
 800e2c0:	b40e      	push	{r1, r2, r3}
 800e2c2:	b500      	push	{lr}
 800e2c4:	b082      	sub	sp, #8
 800e2c6:	a903      	add	r1, sp, #12
 800e2c8:	f851 0b04 	ldr.w	r0, [r1], #4
  va_list args;
  va_start(args, format);
 800e2cc:	9101      	str	r1, [sp, #4]
  VMicroPrintf(format, args);
 800e2ce:	f001 f83b 	bl	800f348 <_Z12VMicroPrintfPKcSt9__va_list>
  va_end(args);
}
 800e2d2:	b002      	add	sp, #8
 800e2d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e2d8:	b003      	add	sp, #12
 800e2da:	4770      	bx	lr

0800e2dc <_ZN6tflite36MicroContextAllocatePersistentBufferEP13TfLiteContextj>:
 private:
  TF_LITE_REMOVE_VIRTUAL_DELETE
};

inline MicroContext* GetMicroContext(const struct TfLiteContext* context) {
  return reinterpret_cast<MicroContext*>(context->impl_);
 800e2dc:	68c0      	ldr	r0, [r0, #12]
// TODO(b/213010668): migrate all existing kernels to use MicroContext, delete
// these functions, and remove corresponding members from the TfLiteContext
// struct for TFLM.
inline void* MicroContextAllocatePersistentBuffer(TfLiteContext* ctx,
                                                  size_t bytes) {
  return GetMicroContext(ctx)->AllocatePersistentBuffer(bytes);
 800e2de:	6803      	ldr	r3, [r0, #0]
 800e2e0:	689b      	ldr	r3, [r3, #8]
 800e2e2:	4718      	bx	r3

0800e2e4 <_ZN6tflite39MicroContextRequestScratchBufferInArenaEP13TfLiteContextjPi>:
  return reinterpret_cast<MicroContext*>(context->impl_);
 800e2e4:	68c0      	ldr	r0, [r0, #12]
}
inline TfLiteStatus MicroContextRequestScratchBufferInArena(TfLiteContext* ctx,
                                                            size_t bytes,
                                                            int* buffer_idx) {
  return GetMicroContext(ctx)->RequestScratchBufferInArena(bytes, buffer_idx);
 800e2e6:	6803      	ldr	r3, [r0, #0]
 800e2e8:	68db      	ldr	r3, [r3, #12]
 800e2ea:	4718      	bx	r3

0800e2ec <_ZN6tflite28MicroContextGetScratchBufferEP13TfLiteContexti>:
  return reinterpret_cast<MicroContext*>(context->impl_);
 800e2ec:	68c0      	ldr	r0, [r0, #12]
}
inline void* MicroContextGetScratchBuffer(TfLiteContext* ctx, int buffer_idx) {
  return GetMicroContext(ctx)->GetScratchBuffer(buffer_idx);
 800e2ee:	6803      	ldr	r3, [r0, #0]
 800e2f0:	691b      	ldr	r3, [r3, #16]
 800e2f2:	4718      	bx	r3

0800e2f4 <_ZN6tflite21MicroContextGetTensorEPK13TfLiteContexti>:
  return reinterpret_cast<MicroContext*>(context->impl_);
 800e2f4:	68c0      	ldr	r0, [r0, #12]
}
inline TfLiteTensor* MicroContextGetTensor(const struct TfLiteContext* context,
                                           int tensor_idx) {
  return GetMicroContext(context)->AllocateTempTfLiteTensor(tensor_idx);
 800e2f6:	6803      	ldr	r3, [r0, #0]
 800e2f8:	695b      	ldr	r3, [r3, #20]
 800e2fa:	4718      	bx	r3

0800e2fc <_ZN6tflite25MicroContextGetEvalTensorEPK13TfLiteContexti>:
  return reinterpret_cast<MicroContext*>(context->impl_);
 800e2fc:	68c0      	ldr	r0, [r0, #12]
}
inline TfLiteEvalTensor* MicroContextGetEvalTensor(
    const struct TfLiteContext* context, int tensor_idx) {
  return GetMicroContext(context)->GetEvalTensor(tensor_idx);
 800e2fe:	6803      	ldr	r3, [r0, #0]
 800e300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e302:	4718      	bx	r3

0800e304 <_ZN6tflite23MicroInterpreterContext16external_contextEv>:
  // Does not take ownership of the pointer and the pointer must refer to valid
  // an object that outlive this class instance.
  // This can only be called once to set one external context.
  TfLiteStatus set_external_context(void* external_context_payload) override;

  void* external_context() override { return external_context_payload_; }
 800e304:	6980      	ldr	r0, [r0, #24]
 800e306:	4770      	bx	lr

0800e308 <_ZN6tflite30MicroContextGetExternalContextEP13TfLiteContext25TfLiteExternalContextType>:
  return reinterpret_cast<MicroContext*>(context->impl_);
 800e308:	68c0      	ldr	r0, [r0, #12]
 800e30a:	4a04      	ldr	r2, [pc, #16]	@ (800e31c <_ZN6tflite30MicroContextGetExternalContextEP13TfLiteContext25TfLiteExternalContextType+0x14>)
}
inline TfLiteExternalContext* MicroContextGetExternalContext(
    TfLiteContext* context, TfLiteExternalContextType unused) {
  return reinterpret_cast<TfLiteExternalContext*>(
      GetMicroContext(context)->external_context());
 800e30c:	6803      	ldr	r3, [r0, #0]
 800e30e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e310:	4293      	cmp	r3, r2
 800e312:	d101      	bne.n	800e318 <_ZN6tflite30MicroContextGetExternalContextEP13TfLiteContext25TfLiteExternalContextType+0x10>
 800e314:	6980      	ldr	r0, [r0, #24]
}
 800e316:	4770      	bx	lr
      GetMicroContext(context)->external_context());
 800e318:	4718      	bx	r3
 800e31a:	bf00      	nop
 800e31c:	0800e305 	.word	0x0800e305

0800e320 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb>:
    return MemoryPlannerType::kGreedy;
  }
}
}  // namespace

MicroInterpreter::MicroInterpreter(const Model* model,
 800e320:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
      graph_(&context_, model, &allocator_, resource_variables),
      tensors_allocated_(false),
      initialization_status_(kTfLiteError),
      input_tensors_(nullptr),
      output_tensors_(nullptr),
      micro_context_(&allocator_, model_, &graph_) {
 800e324:	f100 0808 	add.w	r8, r0, #8
MicroInterpreter::MicroInterpreter(const Model* model,
 800e328:	b083      	sub	sp, #12
 800e32a:	4604      	mov	r4, r0
 800e32c:	461f      	mov	r7, r3
 800e32e:	460e      	mov	r6, r1
 800e330:	f89d 9034 	ldrb.w	r9, [sp, #52]	@ 0x34
      op_resolver_(op_resolver),
 800e334:	6042      	str	r2, [r0, #4]
      micro_context_(&allocator_, model_, &graph_) {
 800e336:	2264      	movs	r2, #100	@ 0x64
    : model_(model),
 800e338:	6001      	str	r1, [r0, #0]
      micro_context_(&allocator_, model_, &graph_) {
 800e33a:	2100      	movs	r1, #0
 800e33c:	4640      	mov	r0, r8
MicroInterpreter::MicroInterpreter(const Model* model,
 800e33e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
      micro_context_(&allocator_, model_, &graph_) {
 800e340:	f015 f9fc 	bl	802373c <memset>
      allocator_(*MicroAllocator::Create(
 800e344:	4638      	mov	r0, r7
      graph_(&context_, model, &allocator_, resource_variables),
 800e346:	f104 0770 	add.w	r7, r4, #112	@ 0x70
      allocator_(*MicroAllocator::Create(
 800e34a:	464a      	mov	r2, r9
 800e34c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e34e:	f7ff fe51 	bl	800dff4 <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE>
      graph_(&context_, model, &allocator_, resource_variables),
 800e352:	9500      	str	r5, [sp, #0]
 800e354:	4632      	mov	r2, r6
      allocator_(*MicroAllocator::Create(
 800e356:	4603      	mov	r3, r0
      graph_(&context_, model, &allocator_, resource_variables),
 800e358:	4641      	mov	r1, r8
      allocator_(*MicroAllocator::Create(
 800e35a:	66e0      	str	r0, [r4, #108]	@ 0x6c
      graph_(&context_, model, &allocator_, resource_variables),
 800e35c:	4638      	mov	r0, r7
      micro_context_(&allocator_, model_, &graph_) {
 800e35e:	2500      	movs	r5, #0
      graph_(&context_, model, &allocator_, resource_variables),
 800e360:	f000 ffc2 	bl	800f2e8 <_ZN6tflite21MicroInterpreterGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE>
      micro_context_(&allocator_, model_, &graph_) {
 800e364:	4626      	mov	r6, r4
      tensors_allocated_(false),
 800e366:	f44f 7380 	mov.w	r3, #256	@ 0x100
      micro_context_(&allocator_, model_, &graph_) {
 800e36a:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
      output_tensors_(nullptr),
 800e36c:	f8c4 50a0 	str.w	r5, [r4, #160]	@ 0xa0
      tensors_allocated_(false),
 800e370:	f8a4 3094 	strh.w	r3, [r4, #148]	@ 0x94
      micro_context_(&allocator_, model_, &graph_) {
 800e374:	463b      	mov	r3, r7
 800e376:	e9c4 5526 	strd	r5, r5, [r4, #152]	@ 0x98
 800e37a:	f856 2ba4 	ldr.w	r2, [r6], #164
 800e37e:	4630      	mov	r0, r6
 800e380:	f000 fc48 	bl	800ec14 <_ZN6tflite23MicroInterpreterContextC1EPNS_14MicroAllocatorEPKNS_5ModelEPNS_21MicroInterpreterGraphE>
    graph_.FreeSubgraphs();
  }
}

void MicroInterpreter::Init(MicroProfilerInterface* profiler) {
  micro_context_.SetInterpreterState(
 800e384:	4629      	mov	r1, r5
 800e386:	4630      	mov	r0, r6
 800e388:	f000 fc54 	bl	800ec34 <_ZN6tflite23MicroInterpreterContext19SetInterpreterStateENS0_16InterpreterStateE>
      MicroInterpreterContext::InterpreterState::kInit);
  context_.impl_ = static_cast<void*>(&micro_context_);
  context_.ReportError = MicroContextReportOpError;
  context_.GetTensor = MicroContextGetTensor;
  context_.GetEvalTensor = MicroContextGetEvalTensor;
  context_.profiler = profiler;
 800e38c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
  context_.ReportError = MicroContextReportOpError;
 800e38e:	4b0b      	ldr	r3, [pc, #44]	@ (800e3bc <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb+0x9c>)
}
 800e390:	4620      	mov	r0, r4
  context_.RequestScratchBufferInArena =
 800e392:	490b      	ldr	r1, [pc, #44]	@ (800e3c0 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb+0xa0>)
  context_.profiler = profiler;
 800e394:	63e2      	str	r2, [r4, #60]	@ 0x3c
  context_.ReportError = MicroContextReportOpError;
 800e396:	61e3      	str	r3, [r4, #28]
      MicroContextRequestScratchBufferInArena;
  context_.GetExternalContext = MicroContextGetExternalContext;
 800e398:	4a0a      	ldr	r2, [pc, #40]	@ (800e3c4 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb+0xa4>)
  context_.GetTensor = MicroContextGetTensor;
 800e39a:	4b0b      	ldr	r3, [pc, #44]	@ (800e3c8 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb+0xa8>)
  context_.RequestScratchBufferInArena =
 800e39c:	64a1      	str	r1, [r4, #72]	@ 0x48
  context_.GetExternalContext = MicroContextGetExternalContext;
 800e39e:	6322      	str	r2, [r4, #48]	@ 0x30
  context_.AllocatePersistentBuffer = MicroContextAllocatePersistentBuffer;
 800e3a0:	490a      	ldr	r1, [pc, #40]	@ (800e3cc <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb+0xac>)
  context_.GetScratchBuffer = MicroContextGetScratchBuffer;
 800e3a2:	4a0b      	ldr	r2, [pc, #44]	@ (800e3d0 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb+0xb0>)
  context_.GetTensor = MicroContextGetTensor;
 800e3a4:	65a3      	str	r3, [r4, #88]	@ 0x58
  context_.GetEvalTensor = MicroContextGetEvalTensor;
 800e3a6:	4b0b      	ldr	r3, [pc, #44]	@ (800e3d4 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb+0xb4>)
  context_.impl_ = static_cast<void*>(&micro_context_);
 800e3a8:	6166      	str	r6, [r4, #20]
  context_.AllocatePersistentBuffer = MicroContextAllocatePersistentBuffer;
 800e3aa:	6421      	str	r1, [r4, #64]	@ 0x40
  context_.GetScratchBuffer = MicroContextGetScratchBuffer;
 800e3ac:	64e2      	str	r2, [r4, #76]	@ 0x4c
  context_.GetEvalTensor = MicroContextGetEvalTensor;
 800e3ae:	65e3      	str	r3, [r4, #92]	@ 0x5c

  initialization_status_ = kTfLiteOk;
 800e3b0:	f884 5095 	strb.w	r5, [r4, #149]	@ 0x95
}
 800e3b4:	b003      	add	sp, #12
 800e3b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e3ba:	bf00      	nop
 800e3bc:	0800e2c1 	.word	0x0800e2c1
 800e3c0:	0800e2e5 	.word	0x0800e2e5
 800e3c4:	0800e309 	.word	0x0800e309
 800e3c8:	0800e2f5 	.word	0x0800e2f5
 800e3cc:	0800e2dd 	.word	0x0800e2dd
 800e3d0:	0800e2ed 	.word	0x0800e2ed
 800e3d4:	0800e2fd 	.word	0x0800e2fd

0800e3d8 <_ZN6tflite16MicroInterpreter5inputEj>:
    TF_LITE_ENSURE_OK(&context_, AllocateTensors());
  }
  return graph_.InvokeSubgraph(0);
}

TfLiteTensor* MicroInterpreter::input(size_t index) {
 800e3d8:	b510      	push	{r4, lr}
 800e3da:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800e3dc:	6823      	ldr	r3, [r4, #0]
 800e3de:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e3e0:	881a      	ldrh	r2, [r3, #0]
 800e3e2:	2a08      	cmp	r2, #8
 800e3e4:	d925      	bls.n	800e432 <_ZN6tflite16MicroInterpreter5inputEj+0x5a>
 800e3e6:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e3e8:	b31b      	cbz	r3, 800e432 <_ZN6tflite16MicroInterpreter5inputEj+0x5a>
    auto p = data_ + field_offset;
 800e3ea:	18e2      	adds	r2, r4, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e3ec:	58e3      	ldr	r3, [r4, r3]
    FLATBUFFERS_ASSERT(i < size());
 800e3ee:	58d4      	ldr	r4, [r2, r3]
 800e3f0:	441a      	add	r2, r3
 800e3f2:	b1c4      	cbz	r4, 800e426 <_ZN6tflite16MicroInterpreter5inputEj+0x4e>
 800e3f4:	6853      	ldr	r3, [r2, #4]
 800e3f6:	3304      	adds	r3, #4
 800e3f8:	18d4      	adds	r4, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800e3fa:	58d3      	ldr	r3, [r2, r3]
 800e3fc:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e3fe:	881a      	ldrh	r2, [r3, #0]
 800e400:	2a06      	cmp	r2, #6
 800e402:	d916      	bls.n	800e432 <_ZN6tflite16MicroInterpreter5inputEj+0x5a>
 800e404:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e406:	b1a3      	cbz	r3, 800e432 <_ZN6tflite16MicroInterpreter5inputEj+0x5a>
    auto p = data_ + field_offset;
 800e408:	18e2      	adds	r2, r4, r3
  SizeT size() const { return EndianScalar(length_); }
 800e40a:	58e3      	ldr	r3, [r4, r3]
 800e40c:	58d2      	ldr	r2, [r2, r3]
  const size_t length = inputs_size();
  if (index >= length) {
 800e40e:	4291      	cmp	r1, r2
 800e410:	d204      	bcs.n	800e41c <_ZN6tflite16MicroInterpreter5inputEj+0x44>
    MicroPrintf("Input index %d out of range (length is %d)", index, length);
    return nullptr;
  }
  return input_tensors_[index];
 800e412:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800e416:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 800e41a:	bd10      	pop	{r4, pc}
    MicroPrintf("Input index %d out of range (length is %d)", index, length);
 800e41c:	4806      	ldr	r0, [pc, #24]	@ (800e438 <_ZN6tflite16MicroInterpreter5inputEj+0x60>)
 800e41e:	f000 ff9d 	bl	800f35c <_Z11MicroPrintfPKcz>
    return nullptr;
 800e422:	2000      	movs	r0, #0
}
 800e424:	bd10      	pop	{r4, pc}
    FLATBUFFERS_ASSERT(i < size());
 800e426:	4b05      	ldr	r3, [pc, #20]	@ (800e43c <_ZN6tflite16MicroInterpreter5inputEj+0x64>)
 800e428:	21b0      	movs	r1, #176	@ 0xb0
 800e42a:	4a05      	ldr	r2, [pc, #20]	@ (800e440 <_ZN6tflite16MicroInterpreter5inputEj+0x68>)
 800e42c:	4805      	ldr	r0, [pc, #20]	@ (800e444 <_ZN6tflite16MicroInterpreter5inputEj+0x6c>)
 800e42e:	f014 faa3 	bl	8022978 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800e432:	2300      	movs	r3, #0
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	deff      	udf	#255	@ 0xff
 800e438:	08026f3c 	.word	0x08026f3c
 800e43c:	08025f9c 	.word	0x08025f9c
 800e440:	08026674 	.word	0x08026674
 800e444:	0802604c 	.word	0x0802604c

0800e448 <_ZN6tflite16MicroInterpreter6outputEj>:

TfLiteTensor* MicroInterpreter::output(size_t index) {
 800e448:	b510      	push	{r4, lr}
 800e44a:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800e44c:	6823      	ldr	r3, [r4, #0]
 800e44e:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e450:	881a      	ldrh	r2, [r3, #0]
 800e452:	2a08      	cmp	r2, #8
 800e454:	d925      	bls.n	800e4a2 <_ZN6tflite16MicroInterpreter6outputEj+0x5a>
 800e456:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e458:	b31b      	cbz	r3, 800e4a2 <_ZN6tflite16MicroInterpreter6outputEj+0x5a>
    auto p = data_ + field_offset;
 800e45a:	18e2      	adds	r2, r4, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e45c:	58e3      	ldr	r3, [r4, r3]
    FLATBUFFERS_ASSERT(i < size());
 800e45e:	58d4      	ldr	r4, [r2, r3]
 800e460:	441a      	add	r2, r3
 800e462:	b1c4      	cbz	r4, 800e496 <_ZN6tflite16MicroInterpreter6outputEj+0x4e>
 800e464:	6853      	ldr	r3, [r2, #4]
 800e466:	3304      	adds	r3, #4
 800e468:	18d4      	adds	r4, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800e46a:	58d3      	ldr	r3, [r2, r3]
 800e46c:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e46e:	881a      	ldrh	r2, [r3, #0]
 800e470:	2a08      	cmp	r2, #8
 800e472:	d916      	bls.n	800e4a2 <_ZN6tflite16MicroInterpreter6outputEj+0x5a>
 800e474:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e476:	b1a3      	cbz	r3, 800e4a2 <_ZN6tflite16MicroInterpreter6outputEj+0x5a>
    auto p = data_ + field_offset;
 800e478:	18e2      	adds	r2, r4, r3
  SizeT size() const { return EndianScalar(length_); }
 800e47a:	58e3      	ldr	r3, [r4, r3]
 800e47c:	58d2      	ldr	r2, [r2, r3]
  const size_t length = outputs_size();
  if (index >= length) {
 800e47e:	4291      	cmp	r1, r2
 800e480:	d204      	bcs.n	800e48c <_ZN6tflite16MicroInterpreter6outputEj+0x44>
    MicroPrintf("Output index %d out of range (length is %d)", index, length);
    return nullptr;
  }
  return output_tensors_[index];
 800e482:	f8d0 30a0 	ldr.w	r3, [r0, #160]	@ 0xa0
 800e486:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 800e48a:	bd10      	pop	{r4, pc}
    MicroPrintf("Output index %d out of range (length is %d)", index, length);
 800e48c:	4806      	ldr	r0, [pc, #24]	@ (800e4a8 <_ZN6tflite16MicroInterpreter6outputEj+0x60>)
 800e48e:	f000 ff65 	bl	800f35c <_Z11MicroPrintfPKcz>
    return nullptr;
 800e492:	2000      	movs	r0, #0
}
 800e494:	bd10      	pop	{r4, pc}
    FLATBUFFERS_ASSERT(i < size());
 800e496:	4b05      	ldr	r3, [pc, #20]	@ (800e4ac <_ZN6tflite16MicroInterpreter6outputEj+0x64>)
 800e498:	21b0      	movs	r1, #176	@ 0xb0
 800e49a:	4a05      	ldr	r2, [pc, #20]	@ (800e4b0 <_ZN6tflite16MicroInterpreter6outputEj+0x68>)
 800e49c:	4805      	ldr	r0, [pc, #20]	@ (800e4b4 <_ZN6tflite16MicroInterpreter6outputEj+0x6c>)
 800e49e:	f014 fa6b 	bl	8022978 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	deff      	udf	#255	@ 0xff
 800e4a8:	08026f68 	.word	0x08026f68
 800e4ac:	08025f9c 	.word	0x08025f9c
 800e4b0:	08026674 	.word	0x08026674
 800e4b4:	0802604c 	.word	0x0802604c

0800e4b8 <_ZN6tflite16MicroInterpreterD1Ev>:
MicroInterpreter::~MicroInterpreter() {
 800e4b8:	b538      	push	{r3, r4, r5, lr}
  if (graph_.GetAllocations() != nullptr) {
 800e4ba:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
MicroInterpreter::~MicroInterpreter() {
 800e4be:	4604      	mov	r4, r0
    graph_.FreeSubgraphs();
 800e4c0:	f100 0570 	add.w	r5, r0, #112	@ 0x70
  if (graph_.GetAllocations() != nullptr) {
 800e4c4:	b113      	cbz	r3, 800e4cc <_ZN6tflite16MicroInterpreterD1Ev+0x14>
    graph_.FreeSubgraphs();
 800e4c6:	4628      	mov	r0, r5
 800e4c8:	f000 fc52 	bl	800ed70 <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv>
}
 800e4cc:	f104 00a4 	add.w	r0, r4, #164	@ 0xa4
 800e4d0:	f000 fb26 	bl	800eb20 <_ZN6tflite23MicroInterpreterContextD1Ev>
 800e4d4:	4628      	mov	r0, r5
 800e4d6:	f000 fbb1 	bl	800ec3c <_ZN6tflite21MicroInterpreterGraphD1Ev>
 800e4da:	4620      	mov	r0, r4
 800e4dc:	bd38      	pop	{r3, r4, r5, pc}
 800e4de:	bf00      	nop

0800e4e0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>:
TfLiteStatus MicroInterpreter::PrepareNodeAndRegistrationDataFromFlatbuffer() {
 800e4e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4e4:	f100 0470 	add.w	r4, r0, #112	@ 0x70
 800e4e8:	b08f      	sub	sp, #60	@ 0x3c
 800e4ea:	4681      	mov	r9, r0
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
 800e4ec:	2604      	movs	r6, #4
 800e4ee:	2500      	movs	r5, #0
 800e4f0:	4620      	mov	r0, r4
 800e4f2:	9409      	str	r4, [sp, #36]	@ 0x24
 800e4f4:	f000 fba4 	bl	800ec40 <_ZN6tflite21MicroInterpreterGraph12NumSubgraphsEv>
 800e4f8:	42a8      	cmp	r0, r5
 800e4fa:	f340 8136 	ble.w	800e76a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x28a>
    const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
 800e4fe:	f8d9 2000 	ldr.w	r2, [r9]
    return data_ - ReadScalar<soffset_t>(data_);
 800e502:	6813      	ldr	r3, [r2, #0]
 800e504:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e506:	8819      	ldrh	r1, [r3, #0]
 800e508:	2908      	cmp	r1, #8
 800e50a:	f240 80fb 	bls.w	800e704 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x224>
 800e50e:	8918      	ldrh	r0, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e510:	2800      	cmp	r0, #0
 800e512:	f000 80f7 	beq.w	800e704 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x224>
    auto p = data_ + field_offset;
 800e516:	1811      	adds	r1, r2, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e518:	5810      	ldr	r0, [r2, r0]
    FLATBUFFERS_ASSERT(i < size());
 800e51a:	580c      	ldr	r4, [r1, r0]
 800e51c:	4401      	add	r1, r0
 800e51e:	42a5      	cmp	r5, r4
 800e520:	f080 812f 	bcs.w	800e782 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2a2>
    const uint8_t *const offset_location = p + i * element_stride;
 800e524:	1988      	adds	r0, r1, r6
        offset_location + ReadScalar<offset_type>(offset_location));
 800e526:	5989      	ldr	r1, [r1, r6]
 800e528:	88db      	ldrh	r3, [r3, #6]
 800e52a:	1841      	adds	r1, r0, r1
 800e52c:	9102      	str	r1, [sp, #8]
 800e52e:	b113      	cbz	r3, 800e536 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x56>
    auto p = data_ + field_offset;
 800e530:	18d1      	adds	r1, r2, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e532:	58d3      	ldr	r3, [r2, r3]
 800e534:	18cb      	adds	r3, r1, r3
        allocator_.GetBuiltinDataAllocator();
 800e536:	f8d9 006c 	ldr.w	r0, [r9, #108]	@ 0x6c
 800e53a:	9301      	str	r3, [sp, #4]
 800e53c:	f7ff fe9e 	bl	800e27c <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>
 800e540:	9008      	str	r0, [sp, #32]
    uint32_t operators_size = NumSubgraphOperators(subgraph);
 800e542:	9802      	ldr	r0, [sp, #8]
 800e544:	f7fe f8f6 	bl	800c734 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
    for (size_t i = 0; i < operators_size; ++i) {
 800e548:	2800      	cmp	r0, #0
 800e54a:	f000 80c1 	beq.w	800e6d0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f0>
 800e54e:	f04f 0b00 	mov.w	fp, #0
 800e552:	00eb      	lsls	r3, r5, #3
 800e554:	9007      	str	r0, [sp, #28]
 800e556:	46da      	mov	sl, fp
 800e558:	9300      	str	r3, [sp, #0]
 800e55a:	e9cd 560a 	strd	r5, r6, [sp, #40]	@ 0x28
    return data_ - ReadScalar<soffset_t>(data_);
 800e55e:	9902      	ldr	r1, [sp, #8]
 800e560:	680b      	ldr	r3, [r1, #0]
 800e562:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e564:	881a      	ldrh	r2, [r3, #0]
 800e566:	2a0a      	cmp	r2, #10
 800e568:	f240 80cc 	bls.w	800e704 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x224>
 800e56c:	895a      	ldrh	r2, [r3, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e56e:	2a00      	cmp	r2, #0
 800e570:	f000 80c8 	beq.w	800e704 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x224>
    auto p = data_ + field_offset;
 800e574:	188b      	adds	r3, r1, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e576:	588a      	ldr	r2, [r1, r2]
 800e578:	5899      	ldr	r1, [r3, r2]
 800e57a:	4413      	add	r3, r2
 800e57c:	458b      	cmp	fp, r1
 800e57e:	f080 80fa 	bcs.w	800e776 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x296>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800e582:	f10b 0b01 	add.w	fp, fp, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800e586:	eb03 058b 	add.w	r5, r3, fp, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800e58a:	f853 602b 	ldr.w	r6, [r3, fp, lsl #2]
 800e58e:	19ac      	adds	r4, r5, r6
    return data_ - ReadScalar<soffset_t>(data_);
 800e590:	59ab      	ldr	r3, [r5, r6]
 800e592:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e594:	881a      	ldrh	r2, [r3, #0]
 800e596:	2a04      	cmp	r2, #4
 800e598:	d941      	bls.n	800e61e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x13e>
 800e59a:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	f000 80af 	beq.w	800e700 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x220>
 800e5a2:	f854 8003 	ldr.w	r8, [r4, r3]
      if (index >= opcodes->size()) {
 800e5a6:	9b01      	ldr	r3, [sp, #4]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	4543      	cmp	r3, r8
 800e5ac:	f240 80b8 	bls.w	800e720 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x240>
                                          .node_and_registrations[i]
 800e5b0:	9900      	ldr	r1, [sp, #0]
    const uint8_t *const offset_location = p + i * element_stride;
 800e5b2:	f108 0301 	add.w	r3, r8, #1
 800e5b6:	f8d9 2080 	ldr.w	r2, [r9, #128]	@ 0x80
 800e5ba:	5852      	ldr	r2, [r2, r1]
 800e5bc:	9901      	ldr	r1, [sp, #4]
 800e5be:	4452      	add	r2, sl
 800e5c0:	eb01 0783 	add.w	r7, r1, r3, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800e5c4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
          GetRegistrationFromOpCode(opcode, op_resolver_,
 800e5c8:	3228      	adds	r2, #40	@ 0x28
 800e5ca:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e5ce:	441f      	add	r7, r3
 800e5d0:	4638      	mov	r0, r7
 800e5d2:	f000 fed7 	bl	800f384 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration>
      if (status != kTfLiteOk) {
 800e5d6:	2800      	cmp	r0, #0
 800e5d8:	f040 80a7 	bne.w	800e72a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x24a>
                                     .node_and_registrations[i]
 800e5dc:	f8d9 3080 	ldr.w	r3, [r9, #128]	@ 0x80
                                     .registration;
 800e5e0:	9a00      	ldr	r2, [sp, #0]
 800e5e2:	589b      	ldr	r3, [r3, r2]
 800e5e4:	4453      	add	r3, sl
 800e5e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (registration == nullptr) {
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	f000 80ac 	beq.w	800e746 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x266>
      BuiltinOperator op_type =
 800e5ee:	695f      	ldr	r7, [r3, #20]
    return data_ - ReadScalar<soffset_t>(data_);
 800e5f0:	59ab      	ldr	r3, [r5, r6]
      if (op_type == BuiltinOperator_CUSTOM) {
 800e5f2:	2f20      	cmp	r7, #32
      unsigned char* builtin_data = nullptr;
 800e5f4:	900d      	str	r0, [sp, #52]	@ 0x34
 800e5f6:	eba4 0303 	sub.w	r3, r4, r3
 800e5fa:	881a      	ldrh	r2, [r3, #0]
      if (op_type == BuiltinOperator_CUSTOM) {
 800e5fc:	d06e      	beq.n	800e6dc <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1fc>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e5fe:	2a0e      	cmp	r2, #14
 800e600:	d910      	bls.n	800e624 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x144>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e602:	89db      	ldrh	r3, [r3, #14]
 800e604:	b173      	cbz	r3, 800e624 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x144>
// Check 'v' is out of closed range [low; high].
// Workaround for GCC warning [-Werror=type-limits]:
// comparison is always true due to limited range of data type.
template<typename T>
inline bool IsOutRange(const T &v, const T &low, const T &high) {
  return (v < low) || (high < v);
 800e606:	2fd1      	cmp	r7, #209	@ 0xd1
 800e608:	f240 8086 	bls.w	800e718 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x238>
  if (::flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_STABLEHLO_CASE)) return "";
 800e60c:	4960      	ldr	r1, [pc, #384]	@ (800e790 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b0>)
          MicroPrintf(
 800e60e:	4861      	ldr	r0, [pc, #388]	@ (800e794 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b4>)
 800e610:	f000 fea4 	bl	800f35c <_Z11MicroPrintfPKcz>
        return kTfLiteError;
 800e614:	2301      	movs	r3, #1
}
 800e616:	4618      	mov	r0, r3
 800e618:	b00f      	add	sp, #60	@ 0x3c
 800e61a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800e61e:	f04f 0800 	mov.w	r8, #0
 800e622:	e7c0      	b.n	800e5a6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc6>
            op_resolver_.GetOpDataParser(op_type);
 800e624:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800e628:	4639      	mov	r1, r7
 800e62a:	6803      	ldr	r3, [r0, #0]
 800e62c:	689b      	ldr	r3, [r3, #8]
 800e62e:	4798      	blx	r3
        if (parser == nullptr) {
 800e630:	2800      	cmp	r0, #0
 800e632:	f000 8091 	beq.w	800e758 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x278>
        TF_LITE_ENSURE_STATUS(CallBuiltinParseFunction(
 800e636:	ab0d      	add	r3, sp, #52	@ 0x34
 800e638:	9a08      	ldr	r2, [sp, #32]
 800e63a:	4621      	mov	r1, r4
 800e63c:	f009 ffe2 	bl	8018604 <_ZN6tflite24CallBuiltinParseFunctionEPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvES3_S7_S9_>
 800e640:	2800      	cmp	r0, #0
 800e642:	f040 8090 	bne.w	800e766 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x286>
    return data_ - ReadScalar<soffset_t>(data_);
 800e646:	59ab      	ldr	r3, [r5, r6]
 800e648:	1ae3      	subs	r3, r4, r3
  return EndianScalar(*reinterpret_cast<const T *>(p));
 800e64a:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e64c:	f04f 0800 	mov.w	r8, #0
 800e650:	2a06      	cmp	r2, #6
 800e652:	f8cd 8018 	str.w	r8, [sp, #24]
 800e656:	d84c      	bhi.n	800e6f2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x212>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e658:	4640      	mov	r0, r8
          FlatBufferVectorToTfLiteTypeArray(op->inputs());
 800e65a:	f7fe f8a9 	bl	800c7b0 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>
    return data_ - ReadScalar<soffset_t>(data_);
 800e65e:	59ab      	ldr	r3, [r5, r6]
 800e660:	9003      	str	r0, [sp, #12]
 800e662:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e664:	881a      	ldrh	r2, [r3, #0]
 800e666:	2a08      	cmp	r2, #8
 800e668:	d936      	bls.n	800e6d8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f8>
 800e66a:	8918      	ldrh	r0, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e66c:	b110      	cbz	r0, 800e674 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x194>
    auto p = data_ + field_offset;
 800e66e:	1823      	adds	r3, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e670:	5820      	ldr	r0, [r4, r0]
 800e672:	4418      	add	r0, r3
          FlatBufferVectorToTfLiteTypeArray(op->outputs());
 800e674:	f7fe f89c 	bl	800c7b0 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>
          graph_.GetAllocations()[subgraph_idx].node_and_registrations[i].node);
 800e678:	9a00      	ldr	r2, [sp, #0]
 800e67a:	f8d9 3080 	ldr.w	r3, [r9, #128]	@ 0x80
      *node = {};
 800e67e:	2100      	movs	r1, #0
          FlatBufferVectorToTfLiteTypeArray(op->outputs());
 800e680:	9004      	str	r0, [sp, #16]
          graph_.GetAllocations()[subgraph_idx].node_and_registrations[i].node);
 800e682:	589b      	ldr	r3, [r3, r2]
      *node = {};
 800e684:	2228      	movs	r2, #40	@ 0x28
          graph_.GetAllocations()[subgraph_idx].node_and_registrations[i].node);
 800e686:	eb03 070a 	add.w	r7, r3, sl
 800e68a:	9305      	str	r3, [sp, #20]
      *node = {};
 800e68c:	4638      	mov	r0, r7
 800e68e:	f015 f855 	bl	802373c <memset>
      node->inputs = inputs_array;
 800e692:	9a03      	ldr	r2, [sp, #12]
 800e694:	9b05      	ldr	r3, [sp, #20]
 800e696:	f843 200a 	str.w	r2, [r3, sl]
      node->outputs = outputs_array;
 800e69a:	9a04      	ldr	r2, [sp, #16]
    return data_ - ReadScalar<soffset_t>(data_);
 800e69c:	59ab      	ldr	r3, [r5, r6]
 800e69e:	607a      	str	r2, [r7, #4]
      node->custom_initial_data = custom_data;
 800e6a0:	9a06      	ldr	r2, [sp, #24]
 800e6a2:	1ae3      	subs	r3, r4, r3
      node->custom_initial_data_size = custom_data_size;
 800e6a4:	e9c7 2806 	strd	r2, r8, [r7, #24]
      node->builtin_data = reinterpret_cast<void*>(builtin_data);
 800e6a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e6aa:	617a      	str	r2, [r7, #20]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e6ac:	881a      	ldrh	r2, [r3, #0]
 800e6ae:	2a14      	cmp	r2, #20
 800e6b0:	d906      	bls.n	800e6c0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e0>
 800e6b2:	8a9b      	ldrh	r3, [r3, #20]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e6b4:	b123      	cbz	r3, 800e6c0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e0>
    auto p = data_ + field_offset;
 800e6b6:	18e0      	adds	r0, r4, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e6b8:	58e3      	ldr	r3, [r4, r3]
      if (op->intermediates() && (op->intermediates()->size() > 0)) {
 800e6ba:	58c2      	ldr	r2, [r0, r3]
 800e6bc:	4418      	add	r0, r3
 800e6be:	bb22      	cbnz	r2, 800e70a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x22a>
    for (size_t i = 0; i < operators_size; ++i) {
 800e6c0:	9b07      	ldr	r3, [sp, #28]
 800e6c2:	f10a 0a2c 	add.w	sl, sl, #44	@ 0x2c
 800e6c6:	455b      	cmp	r3, fp
 800e6c8:	f47f af49 	bne.w	800e55e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x7e>
 800e6cc:	e9dd 560a 	ldrd	r5, r6, [sp, #40]	@ 0x28
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
 800e6d0:	3501      	adds	r5, #1
 800e6d2:	3604      	adds	r6, #4
 800e6d4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e6d6:	e70d      	b.n	800e4f4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x14>
 800e6d8:	2000      	movs	r0, #0
 800e6da:	e7cb      	b.n	800e674 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x194>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e6dc:	2a0e      	cmp	r2, #14
 800e6de:	d9b5      	bls.n	800e64c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x16c>
 800e6e0:	89da      	ldrh	r2, [r3, #14]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e6e2:	b1b2      	cbz	r2, 800e712 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x232>
    auto p = data_ + field_offset;
 800e6e4:	18a1      	adds	r1, r4, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e6e6:	58a2      	ldr	r2, [r4, r2]
 800e6e8:	1888      	adds	r0, r1, r2
      node->custom_initial_data_size = custom_data_size;
 800e6ea:	f851 8002 	ldr.w	r8, [r1, r2]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800e6ee:	1d02      	adds	r2, r0, #4
 800e6f0:	9206      	str	r2, [sp, #24]
 800e6f2:	88d8      	ldrh	r0, [r3, #6]
 800e6f4:	2800      	cmp	r0, #0
 800e6f6:	d0b0      	beq.n	800e65a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x17a>
    auto p = data_ + field_offset;
 800e6f8:	1823      	adds	r3, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e6fa:	5820      	ldr	r0, [r4, r0]
 800e6fc:	4418      	add	r0, r3
 800e6fe:	e7ac      	b.n	800e65a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x17a>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800e700:	4698      	mov	r8, r3
 800e702:	e750      	b.n	800e5a6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc6>
  SizeT size() const { return EndianScalar(length_); }
 800e704:	2300      	movs	r3, #0
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	deff      	udf	#255	@ 0xff
            FlatBufferVectorToTfLiteTypeArray(op->intermediates());
 800e70a:	f7fe f851 	bl	800c7b0 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>
        node->intermediates =
 800e70e:	60b8      	str	r0, [r7, #8]
 800e710:	e7d6      	b.n	800e6c0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e0>
 800e712:	4690      	mov	r8, r2
      const char* custom_data = nullptr;
 800e714:	9206      	str	r2, [sp, #24]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e716:	e7ec      	b.n	800e6f2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x212>
  return EnumNamesBuiltinOperator()[index];
 800e718:	4b1f      	ldr	r3, [pc, #124]	@ (800e798 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b8>)
 800e71a:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 800e71e:	e776      	b.n	800e60e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x12e>
        MicroPrintf("Missing registration for opcode_index %d\n", index);
 800e720:	4641      	mov	r1, r8
 800e722:	481e      	ldr	r0, [pc, #120]	@ (800e79c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2bc>)
 800e724:	f000 fe1a 	bl	800f35c <_Z11MicroPrintfPKcz>
        return kTfLiteError;
 800e728:	e774      	b.n	800e614 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x134>
        MicroPrintf("Failed to get registration from op code %s\n ",
 800e72a:	9000      	str	r0, [sp, #0]
 800e72c:	4638      	mov	r0, r7
 800e72e:	f7fc fe79 	bl	800b424 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
  return (v < low) || (high < v);
 800e732:	28d1      	cmp	r0, #209	@ 0xd1
 800e734:	9b00      	ldr	r3, [sp, #0]
 800e736:	d90b      	bls.n	800e750 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x270>
  if (::flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_STABLEHLO_CASE)) return "";
 800e738:	4915      	ldr	r1, [pc, #84]	@ (800e790 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b0>)
 800e73a:	4819      	ldr	r0, [pc, #100]	@ (800e7a0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2c0>)
 800e73c:	9300      	str	r3, [sp, #0]
 800e73e:	f000 fe0d 	bl	800f35c <_Z11MicroPrintfPKcz>
        return status;
 800e742:	9b00      	ldr	r3, [sp, #0]
 800e744:	e767      	b.n	800e616 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x136>
        MicroPrintf("Skipping op for opcode_index %d\n", index);
 800e746:	4641      	mov	r1, r8
 800e748:	4816      	ldr	r0, [pc, #88]	@ (800e7a4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2c4>)
 800e74a:	f000 fe07 	bl	800f35c <_Z11MicroPrintfPKcz>
        return kTfLiteError;
 800e74e:	e761      	b.n	800e614 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x134>
  return EnumNamesBuiltinOperator()[index];
 800e750:	4a11      	ldr	r2, [pc, #68]	@ (800e798 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b8>)
 800e752:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 800e756:	e7f0      	b.n	800e73a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x25a>
 800e758:	2fd1      	cmp	r7, #209	@ 0xd1
 800e75a:	d908      	bls.n	800e76e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x28e>
  if (::flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_STABLEHLO_CASE)) return "";
 800e75c:	490c      	ldr	r1, [pc, #48]	@ (800e790 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b0>)
          MicroPrintf("Did not find a parser for %s",
 800e75e:	4812      	ldr	r0, [pc, #72]	@ (800e7a8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2c8>)
 800e760:	f000 fdfc 	bl	800f35c <_Z11MicroPrintfPKcz>
          return kTfLiteError;
 800e764:	e756      	b.n	800e614 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x134>
 800e766:	4603      	mov	r3, r0
 800e768:	e755      	b.n	800e616 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x136>
  return kTfLiteOk;
 800e76a:	2300      	movs	r3, #0
 800e76c:	e753      	b.n	800e616 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x136>
  return EnumNamesBuiltinOperator()[index];
 800e76e:	4b0a      	ldr	r3, [pc, #40]	@ (800e798 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b8>)
 800e770:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 800e774:	e7f3      	b.n	800e75e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x27e>
    FLATBUFFERS_ASSERT(i < size());
 800e776:	4b0d      	ldr	r3, [pc, #52]	@ (800e7ac <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2cc>)
 800e778:	21b0      	movs	r1, #176	@ 0xb0
 800e77a:	4a0d      	ldr	r2, [pc, #52]	@ (800e7b0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2d0>)
 800e77c:	480d      	ldr	r0, [pc, #52]	@ (800e7b4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2d4>)
 800e77e:	f014 f8fb 	bl	8022978 <__assert_func>
 800e782:	4b0a      	ldr	r3, [pc, #40]	@ (800e7ac <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2cc>)
 800e784:	21b0      	movs	r1, #176	@ 0xb0
 800e786:	4a0c      	ldr	r2, [pc, #48]	@ (800e7b8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2d8>)
 800e788:	480a      	ldr	r0, [pc, #40]	@ (800e7b4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2d4>)
 800e78a:	f014 f8f5 	bl	8022978 <__assert_func>
 800e78e:	bf00      	nop
 800e790:	08025f98 	.word	0x08025f98
 800e794:	08027014 	.word	0x08027014
 800e798:	08030204 	.word	0x08030204
 800e79c:	08026f94 	.word	0x08026f94
 800e7a0:	08026fc0 	.word	0x08026fc0
 800e7a4:	08026ff0 	.word	0x08026ff0
 800e7a8:	0802705c 	.word	0x0802705c
 800e7ac:	08025f9c 	.word	0x08025f9c
 800e7b0:	08026788 	.word	0x08026788
 800e7b4:	0802604c 	.word	0x0802604c
 800e7b8:	08026674 	.word	0x08026674

0800e7bc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>:
TfLiteStatus MicroInterpreter::AllocateTensors() {
 800e7bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  SubgraphAllocations* allocations = allocator_.StartModelAllocation(model_);
 800e7c0:	6801      	ldr	r1, [r0, #0]
TfLiteStatus MicroInterpreter::AllocateTensors() {
 800e7c2:	b085      	sub	sp, #20
 800e7c4:	4604      	mov	r4, r0
  SubgraphAllocations* allocations = allocator_.StartModelAllocation(model_);
 800e7c6:	6ec0      	ldr	r0, [r0, #108]	@ 0x6c
 800e7c8:	f7ff fc54 	bl	800e074 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>
  if (allocations == nullptr) {
 800e7cc:	2800      	cmp	r0, #0
 800e7ce:	f000 80b3 	beq.w	800e938 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x17c>
  graph_.SetSubgraphAllocations(allocations);
 800e7d2:	f104 0570 	add.w	r5, r4, #112	@ 0x70
 800e7d6:	4601      	mov	r1, r0
 800e7d8:	4628      	mov	r0, r5
 800e7da:	f000 fda3 	bl	800f324 <_ZN6tflite21MicroInterpreterGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>
  TF_LITE_ENSURE_STATUS(PrepareNodeAndRegistrationDataFromFlatbuffer());
 800e7de:	4620      	mov	r0, r4
 800e7e0:	f7ff fe7e 	bl	800e4e0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>
 800e7e4:	4606      	mov	r6, r0
 800e7e6:	b118      	cbz	r0, 800e7f0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x34>
}
 800e7e8:	4630      	mov	r0, r6
 800e7ea:	b005      	add	sp, #20
 800e7ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  micro_context_.SetInterpreterState(
 800e7f0:	f104 07a4 	add.w	r7, r4, #164	@ 0xa4
 800e7f4:	4601      	mov	r1, r0
 800e7f6:	4638      	mov	r0, r7
 800e7f8:	f000 fa1c 	bl	800ec34 <_ZN6tflite23MicroInterpreterContext19SetInterpreterStateENS0_16InterpreterStateE>
  TF_LITE_ENSURE_STATUS(graph_.InitSubgraphs());
 800e7fc:	4628      	mov	r0, r5
 800e7fe:	f000 fa37 	bl	800ec70 <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv>
 800e802:	4606      	mov	r6, r0
 800e804:	2800      	cmp	r0, #0
 800e806:	d1ef      	bne.n	800e7e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c>
  micro_context_.SetInterpreterState(
 800e808:	2101      	movs	r1, #1
 800e80a:	4638      	mov	r0, r7
 800e80c:	f000 fa12 	bl	800ec34 <_ZN6tflite23MicroInterpreterContext19SetInterpreterStateENS0_16InterpreterStateE>
  TF_LITE_ENSURE_STATUS(graph_.PrepareSubgraphs());
 800e810:	4628      	mov	r0, r5
 800e812:	f000 fadf 	bl	800edd4 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv>
 800e816:	4606      	mov	r6, r0
 800e818:	2800      	cmp	r0, #0
 800e81a:	d1e5      	bne.n	800e7e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c>
  micro_context_.SetInterpreterState(
 800e81c:	2102      	movs	r1, #2
 800e81e:	4638      	mov	r0, r7
 800e820:	f000 fa08 	bl	800ec34 <_ZN6tflite23MicroInterpreterContext19SetInterpreterStateENS0_16InterpreterStateE>
  TF_LITE_ENSURE_OK(&context_, allocator_.FinishModelAllocation(
 800e824:	f104 0398 	add.w	r3, r4, #152	@ 0x98
 800e828:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800e82c:	6821      	ldr	r1, [r4, #0]
 800e82e:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800e830:	f7ff fc76 	bl	800e120 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>
 800e834:	4606      	mov	r6, r0
 800e836:	2800      	cmp	r0, #0
 800e838:	d1d6      	bne.n	800e7e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c>
  micro_context_.SetScratchBufferHandles(scratch_buffer_handles_);
 800e83a:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 800e83e:	4638      	mov	r0, r7
 800e840:	f000 f9f6 	bl	800ec30 <_ZN6tflite23MicroInterpreterContext23SetScratchBufferHandlesEPNS_19ScratchBufferHandleE>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
 800e844:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800e846:	6826      	ldr	r6, [r4, #0]
 800e848:	6803      	ldr	r3, [r0, #0]
 800e84a:	69da      	ldr	r2, [r3, #28]
    return data_ - ReadScalar<soffset_t>(data_);
 800e84c:	6833      	ldr	r3, [r6, #0]
 800e84e:	1af3      	subs	r3, r6, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e850:	8819      	ldrh	r1, [r3, #0]
 800e852:	2908      	cmp	r1, #8
 800e854:	f240 8135 	bls.w	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
  return EndianScalar(*reinterpret_cast<const T *>(p));
 800e858:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	f000 8131 	beq.w	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800e860:	18f1      	adds	r1, r6, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e862:	58f3      	ldr	r3, [r6, r3]
 800e864:	58ce      	ldr	r6, [r1, r3]
 800e866:	4419      	add	r1, r3
 800e868:	2e00      	cmp	r6, #0
 800e86a:	f000 8124 	beq.w	800eab6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2fa>
 800e86e:	684b      	ldr	r3, [r1, #4]
 800e870:	3304      	adds	r3, #4
 800e872:	18ce      	adds	r6, r1, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800e874:	58cb      	ldr	r3, [r1, r3]
 800e876:	1af3      	subs	r3, r6, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e878:	8819      	ldrh	r1, [r3, #0]
 800e87a:	2906      	cmp	r1, #6
 800e87c:	f240 8121 	bls.w	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800e880:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e882:	2b00      	cmp	r3, #0
 800e884:	f000 811d 	beq.w	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800e888:	18f1      	adds	r1, r6, r3
  SizeT size() const { return EndianScalar(length_); }
 800e88a:	58f3      	ldr	r3, [r6, r3]
 800e88c:	58c9      	ldr	r1, [r1, r3]
 800e88e:	0089      	lsls	r1, r1, #2
 800e890:	4790      	blx	r2
  input_tensors_ =
 800e892:	f8c4 009c 	str.w	r0, [r4, #156]	@ 0x9c
  if (input_tensors_ == nullptr) {
 800e896:	2800      	cmp	r0, #0
 800e898:	f000 80cd 	beq.w	800ea36 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x27a>
  for (size_t i = 0; i < inputs_size(); ++i) {
 800e89c:	f04f 0800 	mov.w	r8, #0
 800e8a0:	2604      	movs	r6, #4
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800e8a2:	46c3      	mov	fp, r8
 800e8a4:	e9cd 5702 	strd	r5, r7, [sp, #8]
 800e8a8:	e000      	b.n	800e8ac <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf0>
  for (size_t i = 0; i < inputs_size(); ++i) {
 800e8aa:	46d0      	mov	r8, sl
 800e8ac:	6821      	ldr	r1, [r4, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800e8ae:	680b      	ldr	r3, [r1, #0]
 800e8b0:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e8b2:	881a      	ldrh	r2, [r3, #0]
 800e8b4:	2a08      	cmp	r2, #8
 800e8b6:	f240 8104 	bls.w	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800e8ba:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	f000 8100 	beq.w	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800e8c2:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e8c4:	58cb      	ldr	r3, [r1, r3]
    FLATBUFFERS_ASSERT(i < size());
 800e8c6:	58d0      	ldr	r0, [r2, r3]
 800e8c8:	441a      	add	r2, r3
 800e8ca:	2800      	cmp	r0, #0
 800e8cc:	f000 80f3 	beq.w	800eab6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2fa>
 800e8d0:	6853      	ldr	r3, [r2, #4]
 800e8d2:	3304      	adds	r3, #4
 800e8d4:	eb02 0c03 	add.w	ip, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800e8d8:	58d3      	ldr	r3, [r2, r3]
 800e8da:	ebac 0303 	sub.w	r3, ip, r3
 800e8de:	f8b3 e000 	ldrh.w	lr, [r3]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e8e2:	f1be 0f06 	cmp.w	lr, #6
 800e8e6:	f240 80ec 	bls.w	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800e8ea:	88d8      	ldrh	r0, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e8ec:	2800      	cmp	r0, #0
 800e8ee:	f000 80e8 	beq.w	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800e8f2:	f85c 5000 	ldr.w	r5, [ip, r0]
    auto p = data_ + field_offset;
 800e8f6:	eb0c 0200 	add.w	r2, ip, r0
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800e8fa:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
  for (size_t i = 0; i < inputs_size(); ++i) {
 800e8fc:	5957      	ldr	r7, [r2, r5]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e8fe:	442a      	add	r2, r5
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800e900:	6805      	ldr	r5, [r0, #0]
  for (size_t i = 0; i < inputs_size(); ++i) {
 800e902:	45b8      	cmp	r8, r7
 800e904:	d220      	bcs.n	800e948 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x18c>
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800e906:	5993      	ldr	r3, [r2, r6]
 800e908:	f108 0a01 	add.w	sl, r8, #1
 800e90c:	f8cd b000 	str.w	fp, [sp]
 800e910:	f8d5 9000 	ldr.w	r9, [r5]
 800e914:	1f35      	subs	r5, r6, #4
 800e916:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
    if (input_tensors_[i] == nullptr) {
 800e91a:	3604      	adds	r6, #4
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800e91c:	f8d4 709c 	ldr.w	r7, [r4, #156]	@ 0x9c
 800e920:	47c8      	blx	r9
    if (input_tensors_[i] == nullptr) {
 800e922:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800e926:	5178      	str	r0, [r7, r5]
    if (input_tensors_[i] == nullptr) {
 800e928:	595b      	ldr	r3, [r3, r5]
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d1bd      	bne.n	800e8aa <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xee>
      MicroPrintf("Failed to initialize input tensor %d", i);
 800e92e:	4641      	mov	r1, r8
 800e930:	4865      	ldr	r0, [pc, #404]	@ (800eac8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x30c>)
 800e932:	f000 fd13 	bl	800f35c <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800e936:	e005      	b.n	800e944 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x188>
    MicroPrintf("Failed starting model allocation.\n");
 800e938:	4864      	ldr	r0, [pc, #400]	@ (800eacc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x310>)
 800e93a:	f000 fd0f 	bl	800f35c <_Z11MicroPrintfPKcz>
    initialization_status_ = kTfLiteError;
 800e93e:	2301      	movs	r3, #1
 800e940:	f884 3095 	strb.w	r3, [r4, #149]	@ 0x95
    return kTfLiteError;
 800e944:	2601      	movs	r6, #1
 800e946:	e74f      	b.n	800e7e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e948:	f1be 0f08 	cmp.w	lr, #8
 800e94c:	46a9      	mov	r9, r5
 800e94e:	9f03      	ldr	r7, [sp, #12]
 800e950:	9d02      	ldr	r5, [sp, #8]
 800e952:	f240 80b6 	bls.w	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800e956:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e958:	2b00      	cmp	r3, #0
 800e95a:	f000 80b2 	beq.w	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800e95e:	eb0c 0103 	add.w	r1, ip, r3
  SizeT size() const { return EndianScalar(length_); }
 800e962:	f85c 3003 	ldr.w	r3, [ip, r3]
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
 800e966:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800e96a:	58c9      	ldr	r1, [r1, r3]
 800e96c:	0089      	lsls	r1, r1, #2
 800e96e:	4790      	blx	r2
  output_tensors_ =
 800e970:	f8c4 00a0 	str.w	r0, [r4, #160]	@ 0xa0
  if (output_tensors_ == nullptr) {
 800e974:	2800      	cmp	r0, #0
 800e976:	d07f      	beq.n	800ea78 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2bc>
  for (size_t i = 0; i < outputs_size(); ++i) {
 800e978:	f04f 0a00 	mov.w	sl, #0
 800e97c:	2604      	movs	r6, #4
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800e97e:	46d3      	mov	fp, sl
 800e980:	e9cd 5702 	strd	r5, r7, [sp, #8]
 800e984:	e000      	b.n	800e988 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1cc>
  for (size_t i = 0; i < outputs_size(); ++i) {
 800e986:	46ca      	mov	sl, r9
 800e988:	6821      	ldr	r1, [r4, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800e98a:	680b      	ldr	r3, [r1, #0]
 800e98c:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e98e:	881a      	ldrh	r2, [r3, #0]
 800e990:	2a08      	cmp	r2, #8
 800e992:	f240 8096 	bls.w	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800e996:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e998:	2b00      	cmp	r3, #0
 800e99a:	f000 8092 	beq.w	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800e99e:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e9a0:	58cb      	ldr	r3, [r1, r3]
    FLATBUFFERS_ASSERT(i < size());
 800e9a2:	58d0      	ldr	r0, [r2, r3]
 800e9a4:	441a      	add	r2, r3
 800e9a6:	2800      	cmp	r0, #0
 800e9a8:	f000 8085 	beq.w	800eab6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2fa>
 800e9ac:	6853      	ldr	r3, [r2, #4]
 800e9ae:	3304      	adds	r3, #4
 800e9b0:	18d0      	adds	r0, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800e9b2:	58d3      	ldr	r3, [r2, r3]
 800e9b4:	1ac3      	subs	r3, r0, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e9b6:	881a      	ldrh	r2, [r3, #0]
 800e9b8:	2a08      	cmp	r2, #8
 800e9ba:	f240 8082 	bls.w	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800e9be:	891a      	ldrh	r2, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e9c0:	2a00      	cmp	r2, #0
 800e9c2:	d07e      	beq.n	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800e9c4:	1883      	adds	r3, r0, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e9c6:	5882      	ldr	r2, [r0, r2]
 800e9c8:	5898      	ldr	r0, [r3, r2]
 800e9ca:	4413      	add	r3, r2
 800e9cc:	4582      	cmp	sl, r0
 800e9ce:	d21a      	bcs.n	800ea06 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x24a>
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800e9d0:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800e9d2:	f10a 0901 	add.w	r9, sl, #1
 800e9d6:	599b      	ldr	r3, [r3, r6]
 800e9d8:	6805      	ldr	r5, [r0, #0]
 800e9da:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800e9de:	f8cd b000 	str.w	fp, [sp]
 800e9e2:	f8d5 8000 	ldr.w	r8, [r5]
 800e9e6:	1f35      	subs	r5, r6, #4
 800e9e8:	f8d4 70a0 	ldr.w	r7, [r4, #160]	@ 0xa0
 800e9ec:	47c0      	blx	r8
    if (output_tensors_[i] == nullptr) {
 800e9ee:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 800e9f2:	3604      	adds	r6, #4
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800e9f4:	5178      	str	r0, [r7, r5]
    if (output_tensors_[i] == nullptr) {
 800e9f6:	595b      	ldr	r3, [r3, r5]
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d1c4      	bne.n	800e986 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1ca>
      MicroPrintf("Failed to initialize output tensor %d", i);
 800e9fc:	4651      	mov	r1, sl
 800e9fe:	4834      	ldr	r0, [pc, #208]	@ (800ead0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x314>)
 800ea00:	f000 fcac 	bl	800f35c <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800ea04:	e79e      	b.n	800e944 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x188>

TfLiteStatus MicroInterpreter::Reset() {
  TfLiteStatus status = graph_.ResetSubgraphs();
 800ea06:	e9dd 5702 	ldrd	r5, r7, [sp, #8]
 800ea0a:	4628      	mov	r0, r5
 800ea0c:	f000 f97e 	bl	800ed0c <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv>
  if (status != kTfLiteOk) {
 800ea10:	4606      	mov	r6, r0
 800ea12:	2800      	cmp	r0, #0
 800ea14:	f47f aee8 	bne.w	800e7e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c>
    return status;
  }
  return graph_.ResetVariableTensors();
 800ea18:	4628      	mov	r0, r5
 800ea1a:	f000 facf 	bl	800efbc <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv>
  TF_LITE_ENSURE_STATUS(Reset());
 800ea1e:	4606      	mov	r6, r0
 800ea20:	2800      	cmp	r0, #0
 800ea22:	f47f aee1 	bne.w	800e7e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c>
  tensors_allocated_ = true;
 800ea26:	2301      	movs	r3, #1
  micro_context_.SetInterpreterState(
 800ea28:	2103      	movs	r1, #3
 800ea2a:	4638      	mov	r0, r7
  tensors_allocated_ = true;
 800ea2c:	f884 3094 	strb.w	r3, [r4, #148]	@ 0x94
  micro_context_.SetInterpreterState(
 800ea30:	f000 f900 	bl	800ec34 <_ZN6tflite23MicroInterpreterContext19SetInterpreterStateENS0_16InterpreterStateE>
  return kTfLiteOk;
 800ea34:	e6d8      	b.n	800e7e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c>
    MicroPrintf(
 800ea36:	6821      	ldr	r1, [r4, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800ea38:	680b      	ldr	r3, [r1, #0]
 800ea3a:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ea3c:	881a      	ldrh	r2, [r3, #0]
 800ea3e:	2a08      	cmp	r2, #8
 800ea40:	d93f      	bls.n	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800ea42:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d03c      	beq.n	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800ea48:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ea4a:	58cb      	ldr	r3, [r1, r3]
 800ea4c:	58d1      	ldr	r1, [r2, r3]
 800ea4e:	441a      	add	r2, r3
 800ea50:	2900      	cmp	r1, #0
 800ea52:	d030      	beq.n	800eab6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2fa>
 800ea54:	6853      	ldr	r3, [r2, #4]
 800ea56:	3304      	adds	r3, #4
 800ea58:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800ea5a:	58d3      	ldr	r3, [r2, r3]
 800ea5c:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ea5e:	881a      	ldrh	r2, [r3, #0]
 800ea60:	2a06      	cmp	r2, #6
 800ea62:	d92e      	bls.n	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800ea64:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ea66:	b363      	cbz	r3, 800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800ea68:	18ca      	adds	r2, r1, r3
  SizeT size() const { return EndianScalar(length_); }
 800ea6a:	58cb      	ldr	r3, [r1, r3]
 800ea6c:	4819      	ldr	r0, [pc, #100]	@ (800ead4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x318>)
 800ea6e:	58d1      	ldr	r1, [r2, r3]
 800ea70:	0089      	lsls	r1, r1, #2
 800ea72:	f000 fc73 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800ea76:	e765      	b.n	800e944 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x188>
    MicroPrintf(
 800ea78:	6821      	ldr	r1, [r4, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800ea7a:	680b      	ldr	r3, [r1, #0]
 800ea7c:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ea7e:	881a      	ldrh	r2, [r3, #0]
 800ea80:	2a08      	cmp	r2, #8
 800ea82:	d91e      	bls.n	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800ea84:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ea86:	b1e3      	cbz	r3, 800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800ea88:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ea8a:	58cb      	ldr	r3, [r1, r3]
    FLATBUFFERS_ASSERT(i < size());
 800ea8c:	58d1      	ldr	r1, [r2, r3]
 800ea8e:	441a      	add	r2, r3
 800ea90:	b189      	cbz	r1, 800eab6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2fa>
 800ea92:	6853      	ldr	r3, [r2, #4]
 800ea94:	3304      	adds	r3, #4
 800ea96:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800ea98:	58d3      	ldr	r3, [r2, r3]
 800ea9a:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ea9c:	881a      	ldrh	r2, [r3, #0]
 800ea9e:	2a08      	cmp	r2, #8
 800eaa0:	d90f      	bls.n	800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800eaa2:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800eaa4:	b16b      	cbz	r3, 800eac2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800eaa6:	18ca      	adds	r2, r1, r3
  SizeT size() const { return EndianScalar(length_); }
 800eaa8:	58cb      	ldr	r3, [r1, r3]
 800eaaa:	480b      	ldr	r0, [pc, #44]	@ (800ead8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x31c>)
 800eaac:	58d1      	ldr	r1, [r2, r3]
 800eaae:	0089      	lsls	r1, r1, #2
 800eab0:	f000 fc54 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800eab4:	e746      	b.n	800e944 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x188>
    FLATBUFFERS_ASSERT(i < size());
 800eab6:	4b09      	ldr	r3, [pc, #36]	@ (800eadc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x320>)
 800eab8:	21b0      	movs	r1, #176	@ 0xb0
 800eaba:	4a09      	ldr	r2, [pc, #36]	@ (800eae0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x324>)
 800eabc:	4809      	ldr	r0, [pc, #36]	@ (800eae4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x328>)
 800eabe:	f013 ff5b 	bl	8022978 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800eac2:	2300      	movs	r3, #0
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	deff      	udf	#255	@ 0xff
 800eac8:	080270ec 	.word	0x080270ec
 800eacc:	0802707c 	.word	0x0802707c
 800ead0:	08027160 	.word	0x08027160
 800ead4:	080270a0 	.word	0x080270a0
 800ead8:	08027114 	.word	0x08027114
 800eadc:	08025f9c 	.word	0x08025f9c
 800eae0:	08026674 	.word	0x08026674
 800eae4:	0802604c 	.word	0x0802604c

0800eae8 <_ZN6tflite16MicroInterpreter6InvokeEv>:
  if (initialization_status_ != kTfLiteOk) {
 800eae8:	f890 3095 	ldrb.w	r3, [r0, #149]	@ 0x95
TfLiteStatus MicroInterpreter::Invoke() {
 800eaec:	b510      	push	{r4, lr}
  if (initialization_status_ != kTfLiteOk) {
 800eaee:	b96b      	cbnz	r3, 800eb0c <_ZN6tflite16MicroInterpreter6InvokeEv+0x24>
  if (!tensors_allocated_) {
 800eaf0:	f890 3094 	ldrb.w	r3, [r0, #148]	@ 0x94
 800eaf4:	4604      	mov	r4, r0
 800eaf6:	b913      	cbnz	r3, 800eafe <_ZN6tflite16MicroInterpreter6InvokeEv+0x16>
    TF_LITE_ENSURE_OK(&context_, AllocateTensors());
 800eaf8:	f7ff fe60 	bl	800e7bc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
 800eafc:	b950      	cbnz	r0, 800eb14 <_ZN6tflite16MicroInterpreter6InvokeEv+0x2c>
  return graph_.InvokeSubgraph(0);
 800eafe:	f104 0070 	add.w	r0, r4, #112	@ 0x70
 800eb02:	2100      	movs	r1, #0
}
 800eb04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return graph_.InvokeSubgraph(0);
 800eb08:	f000 b9c0 	b.w	800ee8c <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi>
    MicroPrintf("Invoke() called after initialization failed\n");
 800eb0c:	4802      	ldr	r0, [pc, #8]	@ (800eb18 <_ZN6tflite16MicroInterpreter6InvokeEv+0x30>)
 800eb0e:	f000 fc25 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800eb12:	2001      	movs	r0, #1
}
 800eb14:	bd10      	pop	{r4, pc}
 800eb16:	bf00      	nop
 800eb18:	08027188 	.word	0x08027188

0800eb1c <_ZN6tflite23MicroInterpreterContext5graphEv>:

  MicroGraph& graph() override { return graph_; }
 800eb1c:	6880      	ldr	r0, [r0, #8]
 800eb1e:	4770      	bx	lr

0800eb20 <_ZN6tflite23MicroInterpreterContextD1Ev>:
    : allocator_(*allocator),
      graph_(*graph),
      model_(model),
      state_(InterpreterState::kInit) {}

MicroInterpreterContext::~MicroInterpreterContext() {}
 800eb20:	4770      	bx	lr
 800eb22:	bf00      	nop

0800eb24 <_ZN6tflite23MicroInterpreterContext24AllocateTempTfLiteTensorEi>:
  ScratchBufferHandle* handle = scratch_buffer_handles_ + buffer_idx;
  return handle->data;
}

TfLiteTensor* MicroInterpreterContext::AllocateTempTfLiteTensor(
    int tensor_idx) {
 800eb24:	b530      	push	{r4, r5, lr}
 800eb26:	4602      	mov	r2, r0
 800eb28:	b083      	sub	sp, #12
 800eb2a:	460b      	mov	r3, r1
  return allocator_.AllocateTempTfLiteTensor(model_, graph_.GetAllocations(),
 800eb2c:	68d1      	ldr	r1, [r2, #12]
 800eb2e:	e9d0 0401 	ldrd	r0, r4, [r0, #4]
 800eb32:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
 800eb36:	6804      	ldr	r4, [r0, #0]
 800eb38:	9500      	str	r5, [sp, #0]
 800eb3a:	6864      	ldr	r4, [r4, #4]
 800eb3c:	47a0      	blx	r4
                                             tensor_idx,
                                             graph_.GetCurrentSubgraphIndex());
}
 800eb3e:	b003      	add	sp, #12
 800eb40:	bd30      	pop	{r4, r5, pc}
 800eb42:	bf00      	nop

0800eb44 <_ZN6tflite23MicroInterpreterContext26DeallocateTempTfLiteTensorEP12TfLiteTensor>:

void MicroInterpreterContext::DeallocateTempTfLiteTensor(TfLiteTensor* tensor) {
  return allocator_.DeallocateTempTfLiteTensor(tensor);
 800eb44:	6840      	ldr	r0, [r0, #4]
 800eb46:	6803      	ldr	r3, [r0, #0]
 800eb48:	689b      	ldr	r3, [r3, #8]
 800eb4a:	4718      	bx	r3

0800eb4c <_ZN6tflite23MicroInterpreterContext13GetEvalTensorEi>:
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
  allocator_.DeallocateTempBuffer(buffer);
}

TfLiteEvalTensor* MicroInterpreterContext::GetEvalTensor(int tensor_idx) {
  return &graph_.GetAllocations()[graph_.GetCurrentSubgraphIndex()]
 800eb4c:	6883      	ldr	r3, [r0, #8]
              .tensors[tensor_idx];
 800eb4e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800eb52:	e9d3 3204 	ldrd	r3, r2, [r3, #16]
 800eb56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eb5a:	6858      	ldr	r0, [r3, #4]
}
 800eb5c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800eb60:	4770      	bx	lr
 800eb62:	bf00      	nop

0800eb64 <_ZN6tflite23MicroInterpreterContext20SetAlternateProfilerEPNS_22MicroProfilerInterfaceE>:
}

#endif  // USE_TFLM_COMPRESSION

TfLiteStatus MicroInterpreterContext::SetAlternateProfiler(
    tflite::MicroProfilerInterface* alt_profiler) {
 800eb64:	4603      	mov	r3, r0
  alt_profiler_ = alt_profiler;
  return kTfLiteOk;
}
 800eb66:	2000      	movs	r0, #0
  alt_profiler_ = alt_profiler;
 800eb68:	61d9      	str	r1, [r3, #28]
}
 800eb6a:	4770      	bx	lr

0800eb6c <_ZNK6tflite23MicroInterpreterContext20GetAlternateProfilerEv>:

MicroProfilerInterface* MicroInterpreterContext::GetAlternateProfiler() const {
  return alt_profiler_;
}
 800eb6c:	69c0      	ldr	r0, [r0, #28]
 800eb6e:	4770      	bx	lr

0800eb70 <_ZN6tflite23MicroInterpreterContextD0Ev>:
MicroInterpreterContext::~MicroInterpreterContext() {}
 800eb70:	b510      	push	{r4, lr}
 800eb72:	4604      	mov	r4, r0
 800eb74:	2120      	movs	r1, #32
 800eb76:	f013 fe1d 	bl	80227b4 <_ZdlPvj>
 800eb7a:	4620      	mov	r0, r4
 800eb7c:	bd10      	pop	{r4, pc}
 800eb7e:	bf00      	nop

0800eb80 <_ZN6tflite23MicroInterpreterContext24AllocatePersistentBufferEj>:
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare ||
 800eb80:	6903      	ldr	r3, [r0, #16]
 800eb82:	2b01      	cmp	r3, #1
 800eb84:	d803      	bhi.n	800eb8e <_ZN6tflite23MicroInterpreterContext24AllocatePersistentBufferEj+0xe>
  return allocator_.AllocatePersistentBuffer(bytes);
 800eb86:	6840      	ldr	r0, [r0, #4]
 800eb88:	6803      	ldr	r3, [r0, #0]
 800eb8a:	69db      	ldr	r3, [r3, #28]
 800eb8c:	4718      	bx	r3
void* MicroInterpreterContext::AllocatePersistentBuffer(size_t bytes) {
 800eb8e:	b510      	push	{r4, lr}
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare ||
 800eb90:	f013 feea 	bl	8022968 <abort>

0800eb94 <_ZN6tflite23MicroInterpreterContext16GetScratchBufferEi>:
void* MicroInterpreterContext::GetScratchBuffer(int buffer_idx) {
 800eb94:	b508      	push	{r3, lr}
  TFLITE_DCHECK(state_ == InterpreterState::kInvoke);
 800eb96:	6903      	ldr	r3, [r0, #16]
 800eb98:	2b03      	cmp	r3, #3
 800eb9a:	d103      	bne.n	800eba4 <_ZN6tflite23MicroInterpreterContext16GetScratchBufferEi+0x10>
  return handle->data;
 800eb9c:	6943      	ldr	r3, [r0, #20]
}
 800eb9e:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 800eba2:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(state_ == InterpreterState::kInvoke);
 800eba4:	f013 fee0 	bl	8022968 <abort>

0800eba8 <_ZN6tflite23MicroInterpreterContext18AllocateTempBufferEjj>:
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 800eba8:	6903      	ldr	r3, [r0, #16]
 800ebaa:	2b01      	cmp	r3, #1
 800ebac:	d103      	bne.n	800ebb6 <_ZN6tflite23MicroInterpreterContext18AllocateTempBufferEjj+0xe>
  return allocator_.AllocateTempBuffer(size, alignment);
 800ebae:	6840      	ldr	r0, [r0, #4]
 800ebb0:	6803      	ldr	r3, [r0, #0]
 800ebb2:	68db      	ldr	r3, [r3, #12]
 800ebb4:	4718      	bx	r3
                                                     size_t alignment) {
 800ebb6:	b510      	push	{r4, lr}
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 800ebb8:	f013 fed6 	bl	8022968 <abort>

0800ebbc <_ZN6tflite23MicroInterpreterContext20DeallocateTempBufferEPh>:
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 800ebbc:	6903      	ldr	r3, [r0, #16]
 800ebbe:	2b01      	cmp	r3, #1
 800ebc0:	d103      	bne.n	800ebca <_ZN6tflite23MicroInterpreterContext20DeallocateTempBufferEPh+0xe>
  allocator_.DeallocateTempBuffer(buffer);
 800ebc2:	6840      	ldr	r0, [r0, #4]
 800ebc4:	6803      	ldr	r3, [r0, #0]
 800ebc6:	691b      	ldr	r3, [r3, #16]
 800ebc8:	4718      	bx	r3
void MicroInterpreterContext::DeallocateTempBuffer(uint8_t* buffer) {
 800ebca:	b510      	push	{r4, lr}
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 800ebcc:	f013 fecc 	bl	8022968 <abort>

0800ebd0 <_ZN6tflite23MicroInterpreterContext27RequestScratchBufferInArenaEjPi>:
    size_t bytes, int* buffer_idx) {
 800ebd0:	4613      	mov	r3, r2
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 800ebd2:	6902      	ldr	r2, [r0, #16]
 800ebd4:	2a01      	cmp	r2, #1
 800ebd6:	d104      	bne.n	800ebe2 <_ZN6tflite23MicroInterpreterContext27RequestScratchBufferInArenaEjPi+0x12>
  return allocator_.RequestScratchBufferInArena(
 800ebd8:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800ebdc:	6952      	ldr	r2, [r2, #20]
 800ebde:	f7ff bad3 	b.w	800e188 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>
    size_t bytes, int* buffer_idx) {
 800ebe2:	b510      	push	{r4, lr}
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 800ebe4:	f013 fec0 	bl	8022968 <abort>

0800ebe8 <_ZN6tflite23MicroInterpreterContext20set_external_contextEPv>:
  TFLITE_DCHECK(state_ == InterpreterState::kInit ||
 800ebe8:	6902      	ldr	r2, [r0, #16]
 800ebea:	2a01      	cmp	r2, #1
    void* external_context_payload) {
 800ebec:	b508      	push	{r3, lr}
 800ebee:	4603      	mov	r3, r0
  TFLITE_DCHECK(state_ == InterpreterState::kInit ||
 800ebf0:	d901      	bls.n	800ebf6 <_ZN6tflite23MicroInterpreterContext20set_external_contextEPv+0xe>
 800ebf2:	2a03      	cmp	r2, #3
 800ebf4:	d10a      	bne.n	800ec0c <_ZN6tflite23MicroInterpreterContext20set_external_contextEPv+0x24>
  if (external_context_payload == nullptr ||
 800ebf6:	b109      	cbz	r1, 800ebfc <_ZN6tflite23MicroInterpreterContext20set_external_contextEPv+0x14>
 800ebf8:	6998      	ldr	r0, [r3, #24]
 800ebfa:	b128      	cbz	r0, 800ec08 <_ZN6tflite23MicroInterpreterContext20set_external_contextEPv+0x20>
    MicroPrintf(
 800ebfc:	699a      	ldr	r2, [r3, #24]
 800ebfe:	4804      	ldr	r0, [pc, #16]	@ (800ec10 <_ZN6tflite23MicroInterpreterContext20set_external_contextEPv+0x28>)
 800ec00:	f000 fbac 	bl	800f35c <_Z11MicroPrintfPKcz>
 800ec04:	2001      	movs	r0, #1
}
 800ec06:	bd08      	pop	{r3, pc}
  external_context_payload_ = external_context_payload;
 800ec08:	6199      	str	r1, [r3, #24]
}
 800ec0a:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(state_ == InterpreterState::kInit ||
 800ec0c:	f013 feac 	bl	8022968 <abort>
 800ec10:	08027cec 	.word	0x08027cec

0800ec14 <_ZN6tflite23MicroInterpreterContextC1EPNS_14MicroAllocatorEPKNS_5ModelEPNS_21MicroInterpreterGraphE>:
    : allocator_(*allocator),
 800ec14:	6041      	str	r1, [r0, #4]
      state_(InterpreterState::kInit) {}
 800ec16:	2100      	movs	r1, #0
      model_(model),
 800ec18:	e9c0 3202 	strd	r3, r2, [r0, #8]
      state_(InterpreterState::kInit) {}
 800ec1c:	4b03      	ldr	r3, [pc, #12]	@ (800ec2c <_ZN6tflite23MicroInterpreterContextC1EPNS_14MicroAllocatorEPKNS_5ModelEPNS_21MicroInterpreterGraphE+0x18>)
 800ec1e:	e9c0 1104 	strd	r1, r1, [r0, #16]
 800ec22:	e9c0 1106 	strd	r1, r1, [r0, #24]
 800ec26:	6003      	str	r3, [r0, #0]
 800ec28:	4770      	bx	lr
 800ec2a:	bf00      	nop
 800ec2c:	08030558 	.word	0x08030558

0800ec30 <_ZN6tflite23MicroInterpreterContext23SetScratchBufferHandlesEPNS_19ScratchBufferHandleE>:
  scratch_buffer_handles_ = scratch_buffer_handles;
 800ec30:	6141      	str	r1, [r0, #20]
}
 800ec32:	4770      	bx	lr

0800ec34 <_ZN6tflite23MicroInterpreterContext19SetInterpreterStateENS0_16InterpreterStateE>:
  state_ = state;
 800ec34:	6101      	str	r1, [r0, #16]
}
 800ec36:	4770      	bx	lr

0800ec38 <_ZN6tflite21MicroInterpreterGraph20GetResourceVariablesEv>:
  // Gets the list of allocations for each subgraph. This is the source of truth
  // for all per-subgraph allocation data.
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }

  // Get the resource variables for this TFLM graph.
  MicroResourceVariables* GetResourceVariables() { return resource_variables_; }
 800ec38:	69c0      	ldr	r0, [r0, #28]
 800ec3a:	4770      	bx	lr

0800ec3c <_ZN6tflite21MicroInterpreterGraphD1Ev>:
  if (model != nullptr) {
    subgraphs_ = model->subgraphs();
  }
}

MicroInterpreterGraph::~MicroInterpreterGraph() {}
 800ec3c:	4770      	bx	lr
 800ec3e:	bf00      	nop

0800ec40 <_ZN6tflite21MicroInterpreterGraph12NumSubgraphsEv>:

  return kTfLiteOk;
}

int MicroInterpreterGraph::NumSubgraphs() {
  return model_->subgraphs()->size();
 800ec40:	6882      	ldr	r2, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
 800ec42:	6813      	ldr	r3, [r2, #0]
 800ec44:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ec46:	8819      	ldrh	r1, [r3, #0]
 800ec48:	2908      	cmp	r1, #8
 800ec4a:	d905      	bls.n	800ec58 <_ZN6tflite21MicroInterpreterGraph12NumSubgraphsEv+0x18>
 800ec4c:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ec4e:	b11b      	cbz	r3, 800ec58 <_ZN6tflite21MicroInterpreterGraph12NumSubgraphsEv+0x18>
    auto p = data_ + field_offset;
 800ec50:	18d1      	adds	r1, r2, r3
 800ec52:	58d3      	ldr	r3, [r2, r3]
 800ec54:	58c8      	ldr	r0, [r1, r3]
}
 800ec56:	4770      	bx	lr
 800ec58:	2300      	movs	r3, #0
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	deff      	udf	#255	@ 0xff
 800ec5e:	bf00      	nop

0800ec60 <_ZN6tflite21MicroInterpreterGraphD0Ev>:
MicroInterpreterGraph::~MicroInterpreterGraph() {}
 800ec60:	b510      	push	{r4, lr}
 800ec62:	4604      	mov	r4, r0
 800ec64:	2124      	movs	r1, #36	@ 0x24
 800ec66:	f013 fda5 	bl	80227b4 <_ZdlPvj>
 800ec6a:	4620      	mov	r0, r4
 800ec6c:	bd10      	pop	{r4, pc}
 800ec6e:	bf00      	nop

0800ec70 <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv>:
 800ec70:	6a03      	ldr	r3, [r0, #32]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800ec72:	681b      	ldr	r3, [r3, #0]
TfLiteStatus MicroInterpreterGraph::InitSubgraphs() {
 800ec74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec78:	4605      	mov	r5, r0
 800ec7a:	b083      	sub	sp, #12
  uint32_t previous_operator_idx = current_operator_index_;
 800ec7c:	e9d0 a605 	ldrd	sl, r6, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d03c      	beq.n	800ecfe <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x8e>
 800ec84:	f04f 0800 	mov.w	r8, #0
                               .node_and_registrations[current_operator_index_]
 800ec88:	272c      	movs	r7, #44	@ 0x2c
 800ec8a:	f8cd a004 	str.w	sl, [sp, #4]
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800ec8e:	46c1      	mov	r9, r8
                               .node_and_registrations[current_operator_index_]
 800ec90:	46b0      	mov	r8, r6
 800ec92:	464e      	mov	r6, r9
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800ec94:	4631      	mov	r1, r6
 800ec96:	68a8      	ldr	r0, [r5, #8]
    current_subgraph_index_ = subgraph_idx;
 800ec98:	616e      	str	r6, [r5, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800ec9a:	f7fd fd59 	bl	800c750 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800ec9e:	f8c5 9018 	str.w	r9, [r5, #24]
 800eca2:	4682      	mov	sl, r0
 800eca4:	b318      	cbz	r0, 800ecee <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x7e>
 800eca6:	ea4f 0bc6 	mov.w	fp, r6, lsl #3
 800ecaa:	2400      	movs	r4, #0
 800ecac:	6928      	ldr	r0, [r5, #16]
 800ecae:	9600      	str	r6, [sp, #0]
                               .node_and_registrations[current_operator_index_]
 800ecb0:	f850 300b 	ldr.w	r3, [r0, fp]
        init_data_size = 0;
 800ecb4:	2200      	movs	r2, #0
                               .node_and_registrations[current_operator_index_]
 800ecb6:	fb07 3404 	mla	r4, r7, r4, r3
      const TFLMRegistration* registration =
 800ecba:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 800ecbc:	695e      	ldr	r6, [r3, #20]
 800ecbe:	2e20      	cmp	r6, #32
        init_data = reinterpret_cast<const char*>(node->custom_initial_data);
 800ecc0:	e9d4 1c05 	ldrd	r1, ip, [r4, #20]
      if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 800ecc4:	d101      	bne.n	800ecca <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x5a>
        init_data = reinterpret_cast<const char*>(node->custom_initial_data);
 800ecc6:	4661      	mov	r1, ip
        init_data_size = node->custom_initial_data_size;
 800ecc8:	69e2      	ldr	r2, [r4, #28]
      if (registration->init) {
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	b14b      	cbz	r3, 800ece2 <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x72>
            registration->init(context_, init_data, init_data_size);
 800ecce:	6868      	ldr	r0, [r5, #4]
 800ecd0:	4798      	blx	r3
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800ecd2:	69ab      	ldr	r3, [r5, #24]
        node->user_data =
 800ecd4:	6120      	str	r0, [r4, #16]
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800ecd6:	1c5c      	adds	r4, r3, #1
 800ecd8:	45a2      	cmp	sl, r4
 800ecda:	61ac      	str	r4, [r5, #24]
 800ecdc:	d906      	bls.n	800ecec <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x7c>
 800ecde:	6928      	ldr	r0, [r5, #16]
 800ece0:	e7e6      	b.n	800ecb0 <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x40>
 800ece2:	69ac      	ldr	r4, [r5, #24]
 800ece4:	3401      	adds	r4, #1
 800ece6:	4554      	cmp	r4, sl
 800ece8:	61ac      	str	r4, [r5, #24]
 800ecea:	d3e1      	bcc.n	800ecb0 <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x40>
 800ecec:	9e00      	ldr	r6, [sp, #0]
 800ecee:	6a2b      	ldr	r3, [r5, #32]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800ecf0:	3601      	adds	r6, #1
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	42b3      	cmp	r3, r6
 800ecf6:	d8cd      	bhi.n	800ec94 <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x24>
 800ecf8:	f8dd a004 	ldr.w	sl, [sp, #4]
 800ecfc:	4646      	mov	r6, r8
}
 800ecfe:	2000      	movs	r0, #0
  current_operator_index_ = previous_operator_idx;
 800ed00:	e9c5 a605 	strd	sl, r6, [r5, #20]
}
 800ed04:	b003      	add	sp, #12
 800ed06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed0a:	bf00      	nop

0800ed0c <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv>:
TfLiteStatus MicroInterpreterGraph::ResetSubgraphs() {
 800ed0c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed10:	6a03      	ldr	r3, [r0, #32]
 800ed12:	4604      	mov	r4, r0
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800ed14:	681b      	ldr	r3, [r3, #0]
  uint32_t previous_operator_idx = current_operator_index_;
 800ed16:	e9d0 8905 	ldrd	r8, r9, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800ed1a:	b31b      	cbz	r3, 800ed64 <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv+0x58>
 800ed1c:	2600      	movs	r6, #0
                               .node_and_registrations[current_operator_index_]
 800ed1e:	252c      	movs	r5, #44	@ 0x2c
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800ed20:	4637      	mov	r7, r6
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800ed22:	4631      	mov	r1, r6
 800ed24:	68a0      	ldr	r0, [r4, #8]
    current_subgraph_index_ = subgraph_idx;
 800ed26:	6166      	str	r6, [r4, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800ed28:	f7fd fd12 	bl	800c750 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800ed2c:	61a7      	str	r7, [r4, #24]
 800ed2e:	4682      	mov	sl, r0
 800ed30:	b198      	cbz	r0, 800ed5a <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv+0x4e>
 800ed32:	ea4f 0bc6 	mov.w	fp, r6, lsl #3
 800ed36:	2300      	movs	r3, #0
                               .node_and_registrations[current_operator_index_]
 800ed38:	6922      	ldr	r2, [r4, #16]
 800ed3a:	f852 100b 	ldr.w	r1, [r2, fp]
 800ed3e:	fb05 1103 	mla	r1, r5, r3, r1
      const TFLMRegistration* registration =
 800ed42:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
      if (registration != nullptr && registration->reset != nullptr) {
 800ed44:	b12a      	cbz	r2, 800ed52 <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv+0x46>
 800ed46:	6912      	ldr	r2, [r2, #16]
 800ed48:	b11a      	cbz	r2, 800ed52 <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv+0x46>
        registration->reset(context_, node->user_data);
 800ed4a:	6909      	ldr	r1, [r1, #16]
 800ed4c:	6860      	ldr	r0, [r4, #4]
 800ed4e:	4790      	blx	r2
         ++current_operator_index_) {
 800ed50:	69a3      	ldr	r3, [r4, #24]
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800ed52:	3301      	adds	r3, #1
 800ed54:	4553      	cmp	r3, sl
 800ed56:	61a3      	str	r3, [r4, #24]
 800ed58:	d3ee      	bcc.n	800ed38 <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv+0x2c>
 800ed5a:	6a23      	ldr	r3, [r4, #32]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800ed5c:	3601      	adds	r6, #1
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	42b3      	cmp	r3, r6
 800ed62:	d8de      	bhi.n	800ed22 <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv+0x16>
}
 800ed64:	2000      	movs	r0, #0
  current_operator_index_ = previous_operator_idx;
 800ed66:	e9c4 8905 	strd	r8, r9, [r4, #20]
}
 800ed6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed6e:	bf00      	nop

0800ed70 <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv>:
TfLiteStatus MicroInterpreterGraph::FreeSubgraphs() {
 800ed70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed74:	6a03      	ldr	r3, [r0, #32]
 800ed76:	4604      	mov	r4, r0
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800ed78:	681b      	ldr	r3, [r3, #0]
  uint32_t previous_operator_idx = current_operator_index_;
 800ed7a:	e9d0 8905 	ldrd	r8, r9, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800ed7e:	b31b      	cbz	r3, 800edc8 <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv+0x58>
 800ed80:	2600      	movs	r6, #0
                               .node_and_registrations[current_operator_index_]
 800ed82:	252c      	movs	r5, #44	@ 0x2c
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800ed84:	4637      	mov	r7, r6
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800ed86:	4631      	mov	r1, r6
 800ed88:	68a0      	ldr	r0, [r4, #8]
    current_subgraph_index_ = subgraph_idx;
 800ed8a:	6166      	str	r6, [r4, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800ed8c:	f7fd fce0 	bl	800c750 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800ed90:	61a7      	str	r7, [r4, #24]
 800ed92:	4682      	mov	sl, r0
 800ed94:	b198      	cbz	r0, 800edbe <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv+0x4e>
 800ed96:	ea4f 0bc6 	mov.w	fp, r6, lsl #3
 800ed9a:	2300      	movs	r3, #0
                               .node_and_registrations[current_operator_index_]
 800ed9c:	6922      	ldr	r2, [r4, #16]
 800ed9e:	f852 100b 	ldr.w	r1, [r2, fp]
 800eda2:	fb05 1103 	mla	r1, r5, r3, r1
      const TFLMRegistration* registration =
 800eda6:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
      if (registration != nullptr && registration->free != nullptr) {
 800eda8:	b12a      	cbz	r2, 800edb6 <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv+0x46>
 800edaa:	6852      	ldr	r2, [r2, #4]
 800edac:	b11a      	cbz	r2, 800edb6 <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv+0x46>
        registration->free(context_, node->user_data);
 800edae:	6909      	ldr	r1, [r1, #16]
 800edb0:	6860      	ldr	r0, [r4, #4]
 800edb2:	4790      	blx	r2
         ++current_operator_index_) {
 800edb4:	69a3      	ldr	r3, [r4, #24]
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800edb6:	3301      	adds	r3, #1
 800edb8:	4553      	cmp	r3, sl
 800edba:	61a3      	str	r3, [r4, #24]
 800edbc:	d3ee      	bcc.n	800ed9c <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv+0x2c>
 800edbe:	6a23      	ldr	r3, [r4, #32]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800edc0:	3601      	adds	r6, #1
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	42b3      	cmp	r3, r6
 800edc6:	d8de      	bhi.n	800ed86 <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv+0x16>
}
 800edc8:	2000      	movs	r0, #0
  current_operator_index_ = previous_operator_idx;
 800edca:	e9c4 8905 	strd	r8, r9, [r4, #20]
}
 800edce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edd2:	bf00      	nop

0800edd4 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv>:
 800edd4:	6a03      	ldr	r3, [r0, #32]
  int previous_subgraph_idx = current_subgraph_index_;
 800edd6:	6942      	ldr	r2, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800edd8:	681b      	ldr	r3, [r3, #0]
TfLiteStatus MicroInterpreterGraph::PrepareSubgraphs() {
 800edda:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edde:	b083      	sub	sp, #12
 800ede0:	4604      	mov	r4, r0
  uint32_t previous_operator_idx = current_operator_index_;
 800ede2:	f8d0 b018 	ldr.w	fp, [r0, #24]
  int previous_subgraph_idx = current_subgraph_index_;
 800ede6:	9201      	str	r2, [sp, #4]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800ede8:	b363      	cbz	r3, 800ee44 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x70>
 800edea:	f04f 0800 	mov.w	r8, #0
                               .node_and_registrations[current_operator_index_]
 800edee:	272c      	movs	r7, #44	@ 0x2c
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800edf0:	46c1      	mov	r9, r8
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800edf2:	4641      	mov	r1, r8
 800edf4:	68a0      	ldr	r0, [r4, #8]
    current_subgraph_index_ = subgraph_idx;
 800edf6:	f8c4 8014 	str.w	r8, [r4, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800edfa:	f7fd fca9 	bl	800c750 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800edfe:	f8c4 9018 	str.w	r9, [r4, #24]
 800ee02:	4605      	mov	r5, r0
 800ee04:	b1c0      	cbz	r0, 800ee38 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x64>
 800ee06:	ea4f 06c8 	mov.w	r6, r8, lsl #3
 800ee0a:	2000      	movs	r0, #0
                               .node_and_registrations[current_operator_index_]
 800ee0c:	6923      	ldr	r3, [r4, #16]
 800ee0e:	5999      	ldr	r1, [r3, r6]
 800ee10:	fb07 1100 	mla	r1, r7, r0, r1
      const TFLMRegistration* registration =
 800ee14:	f8d1 a028 	ldr.w	sl, [r1, #40]	@ 0x28
      if (registration->prepare != nullptr) {
 800ee18:	f8da 3008 	ldr.w	r3, [sl, #8]
 800ee1c:	b11b      	cbz	r3, 800ee26 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x52>
        TfLiteStatus prepare_status = registration->prepare(context_, node);
 800ee1e:	6860      	ldr	r0, [r4, #4]
 800ee20:	4798      	blx	r3
        if (prepare_status != kTfLiteOk) {
 800ee22:	b9b0      	cbnz	r0, 800ee52 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x7e>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
 800ee24:	69a0      	ldr	r0, [r4, #24]
      allocator_->FinishPrepareNodeAllocations(
 800ee26:	4601      	mov	r1, r0
 800ee28:	68e0      	ldr	r0, [r4, #12]
 800ee2a:	f7ff f9e5 	bl	800e1f8 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800ee2e:	69a0      	ldr	r0, [r4, #24]
 800ee30:	3001      	adds	r0, #1
 800ee32:	42a8      	cmp	r0, r5
 800ee34:	61a0      	str	r0, [r4, #24]
 800ee36:	d3e9      	bcc.n	800ee0c <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x38>
 800ee38:	6a23      	ldr	r3, [r4, #32]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800ee3a:	f108 0801 	add.w	r8, r8, #1
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	4598      	cmp	r8, r3
 800ee42:	d3d6      	bcc.n	800edf2 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x1e>
  return kTfLiteOk;
 800ee44:	2000      	movs	r0, #0
  current_subgraph_index_ = previous_subgraph_idx;
 800ee46:	9b01      	ldr	r3, [sp, #4]
  current_operator_index_ = previous_operator_idx;
 800ee48:	e9c4 3b05 	strd	r3, fp, [r4, #20]
}
 800ee4c:	b003      	add	sp, #12
 800ee4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 800ee52:	f8da 3014 	ldr.w	r3, [sl, #20]
 800ee56:	2b20      	cmp	r3, #32
 800ee58:	d00b      	beq.n	800ee72 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x9e>
  return (v < low) || (high < v);
 800ee5a:	2bd1      	cmp	r3, #209	@ 0xd1
 800ee5c:	d90c      	bls.n	800ee78 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0xa4>
  if (::flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_STABLEHLO_CASE)) return "";
 800ee5e:	4908      	ldr	r1, [pc, #32]	@ (800ee80 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0xac>)
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
 800ee60:	4603      	mov	r3, r0
 800ee62:	69a2      	ldr	r2, [r4, #24]
 800ee64:	4807      	ldr	r0, [pc, #28]	@ (800ee84 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0xb0>)
 800ee66:	f000 fa79 	bl	800f35c <_Z11MicroPrintfPKcz>
          return kTfLiteError;
 800ee6a:	2001      	movs	r0, #1
}
 800ee6c:	b003      	add	sp, #12
 800ee6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return registration->custom_name;
 800ee72:	f8da 1018 	ldr.w	r1, [sl, #24]
 800ee76:	e7f3      	b.n	800ee60 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x8c>
  return EnumNamesBuiltinOperator()[index];
 800ee78:	4a03      	ldr	r2, [pc, #12]	@ (800ee88 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0xb4>)
 800ee7a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800ee7e:	e7ef      	b.n	800ee60 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x8c>
 800ee80:	08025f98 	.word	0x08025f98
 800ee84:	08027d2c 	.word	0x08027d2c
 800ee88:	08030204 	.word	0x08030204

0800ee8c <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi>:
TfLiteStatus MicroInterpreterGraph::InvokeSubgraph(int subgraph_idx) {
 800ee8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int previous_subgraph_idx = current_subgraph_index_;
 800ee90:	6943      	ldr	r3, [r0, #20]
TfLiteStatus MicroInterpreterGraph::InvokeSubgraph(int subgraph_idx) {
 800ee92:	b083      	sub	sp, #12
 800ee94:	4683      	mov	fp, r0
  current_subgraph_index_ = subgraph_idx;
 800ee96:	6141      	str	r1, [r0, #20]
  int previous_subgraph_idx = current_subgraph_index_;
 800ee98:	9300      	str	r3, [sp, #0]
  uint32_t previous_operator_idx = current_operator_index_;
 800ee9a:	6983      	ldr	r3, [r0, #24]
 800ee9c:	9301      	str	r3, [sp, #4]
 800ee9e:	6a03      	ldr	r3, [r0, #32]
 800eea0:	681a      	ldr	r2, [r3, #0]
  if (static_cast<size_t>(subgraph_idx) >= subgraphs_->size()) {
 800eea2:	4291      	cmp	r1, r2
 800eea4:	d259      	bcs.n	800ef5a <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xce>
  for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800eea6:	2400      	movs	r4, #0
  uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800eea8:	6880      	ldr	r0, [r0, #8]
 800eeaa:	460d      	mov	r5, r1
 800eeac:	f7fd fc50 	bl	800c750 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
  for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800eeb0:	f8cb 4018 	str.w	r4, [fp, #24]
 800eeb4:	4681      	mov	r9, r0
 800eeb6:	2800      	cmp	r0, #0
 800eeb8:	d034      	beq.n	800ef24 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x98>
    TfLiteNode* node = &(subgraph_allocations_[subgraph_idx]
 800eeba:	ea4f 08c5 	mov.w	r8, r5, lsl #3
                             .node_and_registrations[current_operator_index_]
 800eebe:	f04f 0a2c 	mov.w	sl, #44	@ 0x2c
 800eec2:	f8db 3010 	ldr.w	r3, [fp, #16]
 800eec6:	f853 3008 	ldr.w	r3, [r3, r8]
 800eeca:	fb0a 3404 	mla	r4, sl, r4, r3
    const TFLMRegistration* registration =
 800eece:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 800eed0:	6973      	ldr	r3, [r6, #20]
 800eed2:	2b20      	cmp	r3, #32
 800eed4:	d03b      	beq.n	800ef4e <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xc2>
 800eed6:	2bd1      	cmp	r3, #209	@ 0xd1
 800eed8:	d93b      	bls.n	800ef52 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xc6>
  if (::flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_STABLEHLO_CASE)) return "";
 800eeda:	4934      	ldr	r1, [pc, #208]	@ (800efac <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x120>)
        reinterpret_cast<MicroProfilerInterface*>(context_->profiler));
 800eedc:	f8db 3004 	ldr.w	r3, [fp, #4]
 800eee0:	6b5d      	ldr	r5, [r3, #52]	@ 0x34
class ScopedMicroProfiler {
 public:
  explicit ScopedMicroProfiler(const char* tag,
                               MicroProfilerInterface* profiler)
      : profiler_(profiler) {
    if (profiler_ != nullptr) {
 800eee2:	b355      	cbz	r5, 800ef3a <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xae>
      event_handle_ = profiler_->BeginEvent(tag);
 800eee4:	682b      	ldr	r3, [r5, #0]
 800eee6:	4628      	mov	r0, r5
 800eee8:	689b      	ldr	r3, [r3, #8]
 800eeea:	4798      	blx	r3
 800eeec:	4607      	mov	r7, r0
    TFLITE_DCHECK(registration->invoke);
 800eeee:	68f3      	ldr	r3, [r6, #12]
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d059      	beq.n	800efa8 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x11c>
    TfLiteStatus invoke_status = registration->invoke(context_, node);
 800eef4:	4621      	mov	r1, r4
 800eef6:	f8db 0004 	ldr.w	r0, [fp, #4]
 800eefa:	4798      	blx	r3
 800eefc:	4604      	mov	r4, r0
    allocator_->ResetTempAllocations();
 800eefe:	f8db 000c 	ldr.w	r0, [fp, #12]
 800ef02:	6803      	ldr	r3, [r0, #0]
 800ef04:	695b      	ldr	r3, [r3, #20]
 800ef06:	4798      	blx	r3
    if (invoke_status != kTfLiteOk) {
 800ef08:	bb7c      	cbnz	r4, 800ef6a <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xde>
    }
  }

  ~ScopedMicroProfiler() {
    if (profiler_ != nullptr) {
 800ef0a:	b1c5      	cbz	r5, 800ef3e <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xb2>
      profiler_->EndEvent(event_handle_);
 800ef0c:	682b      	ldr	r3, [r5, #0]
 800ef0e:	4639      	mov	r1, r7
 800ef10:	4628      	mov	r0, r5
 800ef12:	68db      	ldr	r3, [r3, #12]
 800ef14:	4798      	blx	r3
  for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800ef16:	f8db 4018 	ldr.w	r4, [fp, #24]
 800ef1a:	3401      	adds	r4, #1
 800ef1c:	45a1      	cmp	r9, r4
 800ef1e:	f8cb 4018 	str.w	r4, [fp, #24]
 800ef22:	d8ce      	bhi.n	800eec2 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x36>
  current_subgraph_index_ = previous_subgraph_idx;
 800ef24:	9b00      	ldr	r3, [sp, #0]
  return kTfLiteOk;
 800ef26:	2400      	movs	r4, #0
  current_subgraph_index_ = previous_subgraph_idx;
 800ef28:	f8cb 3014 	str.w	r3, [fp, #20]
  current_operator_index_ = previous_operator_idx;
 800ef2c:	9b01      	ldr	r3, [sp, #4]
 800ef2e:	f8cb 3018 	str.w	r3, [fp, #24]
}
 800ef32:	4620      	mov	r0, r4
 800ef34:	b003      	add	sp, #12
 800ef36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      : profiler_(profiler) {
 800ef3a:	462f      	mov	r7, r5
 800ef3c:	e7d7      	b.n	800eeee <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x62>
  for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800ef3e:	f8db 4018 	ldr.w	r4, [fp, #24]
 800ef42:	3401      	adds	r4, #1
 800ef44:	454c      	cmp	r4, r9
 800ef46:	f8cb 4018 	str.w	r4, [fp, #24]
 800ef4a:	d3ba      	bcc.n	800eec2 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x36>
 800ef4c:	e7ea      	b.n	800ef24 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x98>
    return registration->custom_name;
 800ef4e:	69b1      	ldr	r1, [r6, #24]
 800ef50:	e7c4      	b.n	800eedc <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x50>
  return EnumNamesBuiltinOperator()[index];
 800ef52:	4a17      	ldr	r2, [pc, #92]	@ (800efb0 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x124>)
 800ef54:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800ef58:	e7c0      	b.n	800eedc <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x50>
    return kTfLiteError;
 800ef5a:	2401      	movs	r4, #1
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
 800ef5c:	4815      	ldr	r0, [pc, #84]	@ (800efb4 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x128>)
 800ef5e:	f000 f9fd 	bl	800f35c <_Z11MicroPrintfPKcz>
}
 800ef62:	4620      	mov	r0, r4
 800ef64:	b003      	add	sp, #12
 800ef66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (invoke_status != kTfLiteAbort) {
 800ef6a:	2c0f      	cmp	r4, #15
 800ef6c:	d00b      	beq.n	800ef86 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xfa>
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 800ef6e:	6973      	ldr	r3, [r6, #20]
 800ef70:	2b20      	cmp	r3, #32
 800ef72:	d013      	beq.n	800ef9c <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x110>
 800ef74:	2bd1      	cmp	r3, #209	@ 0xd1
 800ef76:	d913      	bls.n	800efa0 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x114>
  if (::flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_STABLEHLO_CASE)) return "";
 800ef78:	490c      	ldr	r1, [pc, #48]	@ (800efac <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x120>)
        MicroPrintf("Node %s (number %d) failed to invoke with status %d",
 800ef7a:	f8db 2018 	ldr.w	r2, [fp, #24]
 800ef7e:	4623      	mov	r3, r4
 800ef80:	480d      	ldr	r0, [pc, #52]	@ (800efb8 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x12c>)
 800ef82:	f000 f9eb 	bl	800f35c <_Z11MicroPrintfPKcz>
    if (profiler_ != nullptr) {
 800ef86:	2d00      	cmp	r5, #0
 800ef88:	d0d3      	beq.n	800ef32 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xa6>
      profiler_->EndEvent(event_handle_);
 800ef8a:	682b      	ldr	r3, [r5, #0]
 800ef8c:	4628      	mov	r0, r5
 800ef8e:	4639      	mov	r1, r7
 800ef90:	68db      	ldr	r3, [r3, #12]
 800ef92:	4798      	blx	r3
}
 800ef94:	4620      	mov	r0, r4
 800ef96:	b003      	add	sp, #12
 800ef98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return registration->custom_name;
 800ef9c:	69b1      	ldr	r1, [r6, #24]
 800ef9e:	e7ec      	b.n	800ef7a <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xee>
  return EnumNamesBuiltinOperator()[index];
 800efa0:	4903      	ldr	r1, [pc, #12]	@ (800efb0 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x124>)
 800efa2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800efa6:	e7e8      	b.n	800ef7a <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xee>
    TFLITE_DCHECK(registration->invoke);
 800efa8:	f013 fcde 	bl	8022968 <abort>
 800efac:	08025f98 	.word	0x08025f98
 800efb0:	08030204 	.word	0x08030204
 800efb4:	08027d64 	.word	0x08027d64
 800efb8:	08027d98 	.word	0x08027d98

0800efbc <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv>:
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800efbc:	6a03      	ldr	r3, [r0, #32]
 800efbe:	681a      	ldr	r2, [r3, #0]
TfLiteStatus MicroInterpreterGraph::ResetVariableTensors() {
 800efc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efc4:	4680      	mov	r8, r0
 800efc6:	b085      	sub	sp, #20
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800efc8:	2a00      	cmp	r2, #0
 800efca:	d061      	beq.n	800f090 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xd4>
 800efcc:	2700      	movs	r7, #0
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800efce:	3701      	adds	r7, #1
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800efd0:	2400      	movs	r4, #0
    const uint8_t *const offset_location = p + i * element_stride;
 800efd2:	eb03 0287 	add.w	r2, r3, r7, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800efd6:	f853 3027 	ldr.w	r3, [r3, r7, lsl #2]
        TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
 800efda:	00fe      	lsls	r6, r7, #3
 800efdc:	18d5      	adds	r5, r2, r3
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800efde:	58d1      	ldr	r1, [r2, r3]
        TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
 800efe0:	3e08      	subs	r6, #8
    return data_ - ReadScalar<soffset_t>(data_);
 800efe2:	1a6b      	subs	r3, r5, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800efe4:	881a      	ldrh	r2, [r3, #0]
 800efe6:	2a04      	cmp	r2, #4
 800efe8:	d94a      	bls.n	800f080 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xc4>
  return EndianScalar(*reinterpret_cast<const T *>(p));
 800efea:	889a      	ldrh	r2, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800efec:	2a00      	cmp	r2, #0
 800efee:	d047      	beq.n	800f080 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xc4>
    auto p = data_ + field_offset;
 800eff0:	18ab      	adds	r3, r5, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800eff2:	58aa      	ldr	r2, [r5, r2]
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800eff4:	5898      	ldr	r0, [r3, r2]
 800eff6:	4413      	add	r3, r2
 800eff8:	4284      	cmp	r4, r0
 800effa:	d244      	bcs.n	800f086 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xca>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800effc:	3401      	adds	r4, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800effe:	eb03 0984 	add.w	r9, r3, r4, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800f002:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
 800f006:	eb09 0a02 	add.w	sl, r9, r2
    return data_ - ReadScalar<soffset_t>(data_);
 800f00a:	f859 3002 	ldr.w	r3, [r9, r2]
 800f00e:	ebaa 0303 	sub.w	r3, sl, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800f012:	8818      	ldrh	r0, [r3, #0]
 800f014:	280e      	cmp	r0, #14
 800f016:	d9e4      	bls.n	800efe2 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x26>
 800f018:	89db      	ldrh	r3, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d0e1      	beq.n	800efe2 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x26>
      if (tensor->is_variable()) {
 800f01e:	f81a 3003 	ldrb.w	r3, [sl, r3]
 800f022:	2b00      	cmp	r3, #0
 800f024:	d0dd      	beq.n	800efe2 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x26>
        TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
 800f026:	eb04 0b44 	add.w	fp, r4, r4, lsl #1
 800f02a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800f02e:	a903      	add	r1, sp, #12
 800f030:	9201      	str	r2, [sp, #4]
 800f032:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800f036:	4433      	add	r3, r6
 800f038:	f1ab 0b0c 	sub.w	fp, fp, #12
 800f03c:	6858      	ldr	r0, [r3, #4]
 800f03e:	4458      	add	r0, fp
 800f040:	f7fd fc42 	bl	800c8c8 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800f044:	bb50      	cbnz	r0, 800f09c <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xe0>
    return data_ - ReadScalar<soffset_t>(data_);
 800f046:	9a01      	ldr	r2, [sp, #4]
 800f048:	f859 3002 	ldr.w	r3, [r9, r2]
 800f04c:	ebaa 0303 	sub.w	r3, sl, r3
 800f050:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800f052:	2a06      	cmp	r2, #6
 800f054:	d905      	bls.n	800f062 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xa6>
 800f056:	88d9      	ldrh	r1, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800f058:	b121      	cbz	r1, 800f064 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xa8>
        if (tensor->type() == tflite::TensorType_INT8) {
 800f05a:	f91a 1001 	ldrsb.w	r1, [sl, r1]
 800f05e:	2909      	cmp	r1, #9
 800f060:	d01f      	beq.n	800f0a2 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xe6>
        int value = 0;
 800f062:	2100      	movs	r1, #0
        memset(subgraph_allocations_[subgraph_idx].tensors[i].data.raw, value,
 800f064:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800f068:	9a03      	ldr	r2, [sp, #12]
 800f06a:	4433      	add	r3, r6
 800f06c:	685b      	ldr	r3, [r3, #4]
 800f06e:	f853 000b 	ldr.w	r0, [r3, fp]
 800f072:	f014 fb63 	bl	802373c <memset>
 800f076:	6829      	ldr	r1, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800f078:	1a6b      	subs	r3, r5, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800f07a:	881a      	ldrh	r2, [r3, #0]
 800f07c:	2a04      	cmp	r2, #4
 800f07e:	d8b4      	bhi.n	800efea <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x2e>
 800f080:	2300      	movs	r3, #0
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	deff      	udf	#255	@ 0xff
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800f086:	f8d8 3020 	ldr.w	r3, [r8, #32]
 800f08a:	681a      	ldr	r2, [r3, #0]
 800f08c:	42ba      	cmp	r2, r7
 800f08e:	d89e      	bhi.n	800efce <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x12>
  if (resource_variables_ != nullptr) {
 800f090:	f8d8 001c 	ldr.w	r0, [r8, #28]
 800f094:	b108      	cbz	r0, 800f09a <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xde>
    resource_variables_->ResetAll();
 800f096:	f000 f9c7 	bl	800f428 <_ZN6tflite22MicroResourceVariables8ResetAllEv>
  return kTfLiteOk;
 800f09a:	2000      	movs	r0, #0
}
 800f09c:	b005      	add	sp, #20
 800f09e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0a2:	2a0c      	cmp	r2, #12
 800f0a4:	d9ec      	bls.n	800f080 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xc4>
 800f0a6:	899b      	ldrh	r3, [r3, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d0e9      	beq.n	800f080 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xc4>
    auto p = data_ + field_offset;
 800f0ac:	eb0a 0203 	add.w	r2, sl, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f0b0:	f85a 3003 	ldr.w	r3, [sl, r3]
 800f0b4:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800f0b6:	58d3      	ldr	r3, [r2, r3]
 800f0b8:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800f0ba:	881a      	ldrh	r2, [r3, #0]
 800f0bc:	2a0a      	cmp	r2, #10
 800f0be:	d9df      	bls.n	800f080 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xc4>
 800f0c0:	895a      	ldrh	r2, [r3, #10]
    auto p = data_ + field_offset;
 800f0c2:	188b      	adds	r3, r1, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f0c4:	2a00      	cmp	r2, #0
 800f0c6:	d0db      	beq.n	800f080 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xc4>
 800f0c8:	588a      	ldr	r2, [r1, r2]
    FLATBUFFERS_ASSERT(i < size());
 800f0ca:	5899      	ldr	r1, [r3, r2]
 800f0cc:	4413      	add	r3, r2
 800f0ce:	b109      	cbz	r1, 800f0d4 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x118>
          value = tensor->quantization()->zero_point()->Get(0);
 800f0d0:	6859      	ldr	r1, [r3, #4]
 800f0d2:	e7c7      	b.n	800f064 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xa8>
 800f0d4:	4b02      	ldr	r3, [pc, #8]	@ (800f0e0 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x124>)
 800f0d6:	21b0      	movs	r1, #176	@ 0xb0
 800f0d8:	4a02      	ldr	r2, [pc, #8]	@ (800f0e4 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x128>)
 800f0da:	4803      	ldr	r0, [pc, #12]	@ (800f0e8 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x12c>)
 800f0dc:	f013 fc4c 	bl	8022978 <__assert_func>
 800f0e0:	08025f9c 	.word	0x08025f9c
 800f0e4:	08026d84 	.word	0x08026d84
 800f0e8:	0802604c 	.word	0x0802604c

0800f0ec <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi>:
    SubgraphAllocations* subgraph_allocations) {
  subgraph_allocations_ = subgraph_allocations;
}

size_t MicroInterpreterGraph::NumSubgraphInputs(int subgraph_idx) {
  return model_->subgraphs()->Get(subgraph_idx)->inputs()->size();
 800f0ec:	6882      	ldr	r2, [r0, #8]
size_t MicroInterpreterGraph::NumSubgraphInputs(int subgraph_idx) {
 800f0ee:	b508      	push	{r3, lr}
    return data_ - ReadScalar<soffset_t>(data_);
 800f0f0:	6813      	ldr	r3, [r2, #0]
 800f0f2:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800f0f4:	8818      	ldrh	r0, [r3, #0]
 800f0f6:	2808      	cmp	r0, #8
 800f0f8:	d91e      	bls.n	800f138 <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x4c>
 800f0fa:	8918      	ldrh	r0, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f0fc:	b1e0      	cbz	r0, 800f138 <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x4c>
    auto p = data_ + field_offset;
 800f0fe:	1813      	adds	r3, r2, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f100:	5812      	ldr	r2, [r2, r0]
 800f102:	5898      	ldr	r0, [r3, r2]
 800f104:	4413      	add	r3, r2
 800f106:	4281      	cmp	r1, r0
 800f108:	d210      	bcs.n	800f12c <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x40>
    const uint8_t *const offset_location = p + i * element_stride;
 800f10a:	3101      	adds	r1, #1
 800f10c:	eb03 0281 	add.w	r2, r3, r1, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800f110:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f114:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800f116:	58d3      	ldr	r3, [r2, r3]
 800f118:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800f11a:	881a      	ldrh	r2, [r3, #0]
 800f11c:	2a06      	cmp	r2, #6
 800f11e:	d90b      	bls.n	800f138 <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x4c>
 800f120:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f122:	b14b      	cbz	r3, 800f138 <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x4c>
    auto p = data_ + field_offset;
 800f124:	18ca      	adds	r2, r1, r3
  SizeT size() const { return EndianScalar(length_); }
 800f126:	58cb      	ldr	r3, [r1, r3]
  return model_->subgraphs()->Get(subgraph_idx)->inputs()->size();
 800f128:	58d0      	ldr	r0, [r2, r3]
}
 800f12a:	bd08      	pop	{r3, pc}
    FLATBUFFERS_ASSERT(i < size());
 800f12c:	4b04      	ldr	r3, [pc, #16]	@ (800f140 <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x54>)
 800f12e:	21b0      	movs	r1, #176	@ 0xb0
 800f130:	4a04      	ldr	r2, [pc, #16]	@ (800f144 <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x58>)
 800f132:	4805      	ldr	r0, [pc, #20]	@ (800f148 <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x5c>)
 800f134:	f013 fc20 	bl	8022978 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800f138:	2300      	movs	r3, #0
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	deff      	udf	#255	@ 0xff
 800f13e:	bf00      	nop
 800f140:	08025f9c 	.word	0x08025f9c
 800f144:	08026674 	.word	0x08026674
 800f148:	0802604c 	.word	0x0802604c

0800f14c <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii>:
             ? 0
             : model_->subgraphs()->Get(subgraph_idx)->outputs()->size();
}

TfLiteEvalTensor* MicroInterpreterGraph::GetSubgraphOutput(int subgraph_idx,
                                                           int output_idx) {
 800f14c:	b538      	push	{r3, r4, r5, lr}
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->outputs()->Get(output_idx);
 800f14e:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
 800f150:	6823      	ldr	r3, [r4, #0]
 800f152:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800f154:	f8b3 c000 	ldrh.w	ip, [r3]
 800f158:	f1bc 0f08 	cmp.w	ip, #8
 800f15c:	d938      	bls.n	800f1d0 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x84>
 800f15e:	891d      	ldrh	r5, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f160:	2d00      	cmp	r5, #0
 800f162:	d035      	beq.n	800f1d0 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x84>
    auto p = data_ + field_offset;
 800f164:	1963      	adds	r3, r4, r5
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f166:	5964      	ldr	r4, [r4, r5]
    FLATBUFFERS_ASSERT(i < size());
 800f168:	591d      	ldr	r5, [r3, r4]
 800f16a:	4423      	add	r3, r4
 800f16c:	42a9      	cmp	r1, r5
 800f16e:	d223      	bcs.n	800f1b8 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x6c>
    const uint8_t *const offset_location = p + i * element_stride;
 800f170:	f101 0c01 	add.w	ip, r1, #1
 800f174:	eb03 048c 	add.w	r4, r3, ip, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800f178:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800f17c:	eb04 0c03 	add.w	ip, r4, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800f180:	58e3      	ldr	r3, [r4, r3]
 800f182:	ebac 0303 	sub.w	r3, ip, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800f186:	881c      	ldrh	r4, [r3, #0]
 800f188:	2c08      	cmp	r4, #8
 800f18a:	d921      	bls.n	800f1d0 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x84>
 800f18c:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f18e:	b1fb      	cbz	r3, 800f1d0 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x84>
    auto p = data_ + field_offset;
 800f190:	eb0c 0403 	add.w	r4, ip, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f194:	f85c 3003 	ldr.w	r3, [ip, r3]
 800f198:	58e5      	ldr	r5, [r4, r3]
 800f19a:	441c      	add	r4, r3
 800f19c:	42aa      	cmp	r2, r5
 800f19e:	d211      	bcs.n	800f1c4 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x78>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
 800f1a0:	6903      	ldr	r3, [r0, #16]
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800f1a2:	3201      	adds	r2, #1
 800f1a4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800f1a8:	f854 3022 	ldr.w	r3, [r4, r2, lsl #2]
 800f1ac:	6848      	ldr	r0, [r1, #4]
 800f1ae:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f1b2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
}
 800f1b6:	bd38      	pop	{r3, r4, r5, pc}
 800f1b8:	4b07      	ldr	r3, [pc, #28]	@ (800f1d8 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x8c>)
 800f1ba:	21b0      	movs	r1, #176	@ 0xb0
 800f1bc:	4a07      	ldr	r2, [pc, #28]	@ (800f1dc <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x90>)
 800f1be:	4808      	ldr	r0, [pc, #32]	@ (800f1e0 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x94>)
 800f1c0:	f013 fbda 	bl	8022978 <__assert_func>
 800f1c4:	4b04      	ldr	r3, [pc, #16]	@ (800f1d8 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x8c>)
 800f1c6:	21b0      	movs	r1, #176	@ 0xb0
 800f1c8:	4a06      	ldr	r2, [pc, #24]	@ (800f1e4 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x98>)
 800f1ca:	4805      	ldr	r0, [pc, #20]	@ (800f1e0 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x94>)
 800f1cc:	f013 fbd4 	bl	8022978 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800f1d0:	2300      	movs	r3, #0
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	deff      	udf	#255	@ 0xff
 800f1d6:	bf00      	nop
 800f1d8:	08025f9c 	.word	0x08025f9c
 800f1dc:	08026674 	.word	0x08026674
 800f1e0:	0802604c 	.word	0x0802604c
 800f1e4:	08025fa8 	.word	0x08025fa8

0800f1e8 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii>:
                                                          int input_idx) {
 800f1e8:	b538      	push	{r3, r4, r5, lr}
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
 800f1ea:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
 800f1ec:	6823      	ldr	r3, [r4, #0]
 800f1ee:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800f1f0:	f8b3 c000 	ldrh.w	ip, [r3]
 800f1f4:	f1bc 0f08 	cmp.w	ip, #8
 800f1f8:	d938      	bls.n	800f26c <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x84>
 800f1fa:	891d      	ldrh	r5, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f1fc:	2d00      	cmp	r5, #0
 800f1fe:	d035      	beq.n	800f26c <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x84>
    auto p = data_ + field_offset;
 800f200:	1963      	adds	r3, r4, r5
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f202:	5964      	ldr	r4, [r4, r5]
    FLATBUFFERS_ASSERT(i < size());
 800f204:	591d      	ldr	r5, [r3, r4]
 800f206:	4423      	add	r3, r4
 800f208:	42a9      	cmp	r1, r5
 800f20a:	d223      	bcs.n	800f254 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x6c>
    const uint8_t *const offset_location = p + i * element_stride;
 800f20c:	f101 0c01 	add.w	ip, r1, #1
 800f210:	eb03 048c 	add.w	r4, r3, ip, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800f214:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800f218:	eb04 0c03 	add.w	ip, r4, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800f21c:	58e3      	ldr	r3, [r4, r3]
 800f21e:	ebac 0303 	sub.w	r3, ip, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800f222:	881c      	ldrh	r4, [r3, #0]
 800f224:	2c06      	cmp	r4, #6
 800f226:	d921      	bls.n	800f26c <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x84>
 800f228:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f22a:	b1fb      	cbz	r3, 800f26c <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x84>
    auto p = data_ + field_offset;
 800f22c:	eb0c 0403 	add.w	r4, ip, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f230:	f85c 3003 	ldr.w	r3, [ip, r3]
 800f234:	58e5      	ldr	r5, [r4, r3]
 800f236:	441c      	add	r4, r3
 800f238:	42aa      	cmp	r2, r5
 800f23a:	d211      	bcs.n	800f260 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x78>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
 800f23c:	6903      	ldr	r3, [r0, #16]
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800f23e:	3201      	adds	r2, #1
 800f240:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800f244:	f854 3022 	ldr.w	r3, [r4, r2, lsl #2]
 800f248:	6848      	ldr	r0, [r1, #4]
 800f24a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f24e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
}
 800f252:	bd38      	pop	{r3, r4, r5, pc}
 800f254:	4b07      	ldr	r3, [pc, #28]	@ (800f274 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x8c>)
 800f256:	21b0      	movs	r1, #176	@ 0xb0
 800f258:	4a07      	ldr	r2, [pc, #28]	@ (800f278 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x90>)
 800f25a:	4808      	ldr	r0, [pc, #32]	@ (800f27c <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x94>)
 800f25c:	f013 fb8c 	bl	8022978 <__assert_func>
 800f260:	4b04      	ldr	r3, [pc, #16]	@ (800f274 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x8c>)
 800f262:	21b0      	movs	r1, #176	@ 0xb0
 800f264:	4a06      	ldr	r2, [pc, #24]	@ (800f280 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x98>)
 800f266:	4805      	ldr	r0, [pc, #20]	@ (800f27c <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x94>)
 800f268:	f013 fb86 	bl	8022978 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800f26c:	2300      	movs	r3, #0
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	deff      	udf	#255	@ 0xff
 800f272:	bf00      	nop
 800f274:	08025f9c 	.word	0x08025f9c
 800f278:	08026674 	.word	0x08026674
 800f27c:	0802604c 	.word	0x0802604c
 800f280:	08025fa8 	.word	0x08025fa8

0800f284 <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi>:
  return model_->subgraphs()->Get(subgraph_idx)->outputs() == nullptr
 800f284:	6882      	ldr	r2, [r0, #8]
size_t MicroInterpreterGraph::NumSubgraphOutputs(int subgraph_idx) {
 800f286:	b508      	push	{r3, lr}
    return data_ - ReadScalar<soffset_t>(data_);
 800f288:	6813      	ldr	r3, [r2, #0]
 800f28a:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800f28c:	8818      	ldrh	r0, [r3, #0]
 800f28e:	2808      	cmp	r0, #8
 800f290:	d920      	bls.n	800f2d4 <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x50>
 800f292:	8918      	ldrh	r0, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f294:	b1f0      	cbz	r0, 800f2d4 <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x50>
    auto p = data_ + field_offset;
 800f296:	1813      	adds	r3, r2, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f298:	5812      	ldr	r2, [r2, r0]
    FLATBUFFERS_ASSERT(i < size());
 800f29a:	5898      	ldr	r0, [r3, r2]
 800f29c:	4413      	add	r3, r2
 800f29e:	4281      	cmp	r1, r0
 800f2a0:	d212      	bcs.n	800f2c8 <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x44>
    const uint8_t *const offset_location = p + i * element_stride;
 800f2a2:	3101      	adds	r1, #1
 800f2a4:	eb03 0281 	add.w	r2, r3, r1, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800f2a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f2ac:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800f2ae:	58d3      	ldr	r3, [r2, r3]
 800f2b0:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800f2b2:	881a      	ldrh	r2, [r3, #0]
 800f2b4:	2a08      	cmp	r2, #8
 800f2b6:	d905      	bls.n	800f2c4 <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x40>
 800f2b8:	8918      	ldrh	r0, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f2ba:	b110      	cbz	r0, 800f2c2 <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x3e>
    auto p = data_ + field_offset;
 800f2bc:	180a      	adds	r2, r1, r0
  SizeT size() const { return EndianScalar(length_); }
 800f2be:	580b      	ldr	r3, [r1, r0]
 800f2c0:	58d0      	ldr	r0, [r2, r3]
}
 800f2c2:	bd08      	pop	{r3, pc}
             ? 0
 800f2c4:	2000      	movs	r0, #0
}
 800f2c6:	bd08      	pop	{r3, pc}
    FLATBUFFERS_ASSERT(i < size());
 800f2c8:	4b04      	ldr	r3, [pc, #16]	@ (800f2dc <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x58>)
 800f2ca:	21b0      	movs	r1, #176	@ 0xb0
 800f2cc:	4a04      	ldr	r2, [pc, #16]	@ (800f2e0 <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x5c>)
 800f2ce:	4805      	ldr	r0, [pc, #20]	@ (800f2e4 <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x60>)
 800f2d0:	f013 fb52 	bl	8022978 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800f2d4:	2300      	movs	r3, #0
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	deff      	udf	#255	@ 0xff
 800f2da:	bf00      	nop
 800f2dc:	08025f9c 	.word	0x08025f9c
 800f2e0:	08026674 	.word	0x08026674
 800f2e4:	0802604c 	.word	0x0802604c

0800f2e8 <_ZN6tflite21MicroInterpreterGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE>:
    : context_(context),
 800f2e8:	6041      	str	r1, [r0, #4]
      resource_variables_(resource_variables) {
 800f2ea:	2100      	movs	r1, #0
      model_(model),
 800f2ec:	6082      	str	r2, [r0, #8]
      resource_variables_(resource_variables) {
 800f2ee:	e9c0 3103 	strd	r3, r1, [r0, #12]
 800f2f2:	9b00      	ldr	r3, [sp, #0]
 800f2f4:	e9c0 3107 	strd	r3, r1, [r0, #28]
 800f2f8:	4b09      	ldr	r3, [pc, #36]	@ (800f320 <_ZN6tflite21MicroInterpreterGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE+0x38>)
      current_operator_index_(0),
 800f2fa:	e9c0 1105 	strd	r1, r1, [r0, #20]
      resource_variables_(resource_variables) {
 800f2fe:	6003      	str	r3, [r0, #0]
  if (model != nullptr) {
 800f300:	b162      	cbz	r2, 800f31c <_ZN6tflite21MicroInterpreterGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE+0x34>
    return data_ - ReadScalar<soffset_t>(data_);
 800f302:	6813      	ldr	r3, [r2, #0]
 800f304:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800f306:	f8b3 c000 	ldrh.w	ip, [r3]
 800f30a:	f1bc 0f08 	cmp.w	ip, #8
 800f30e:	d904      	bls.n	800f31a <_ZN6tflite21MicroInterpreterGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE+0x32>
 800f310:	8919      	ldrh	r1, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f312:	b111      	cbz	r1, 800f31a <_ZN6tflite21MicroInterpreterGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE+0x32>
    auto p = data_ + field_offset;
 800f314:	1853      	adds	r3, r2, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f316:	5851      	ldr	r1, [r2, r1]
 800f318:	4419      	add	r1, r3
    subgraphs_ = model->subgraphs();
 800f31a:	6201      	str	r1, [r0, #32]
}
 800f31c:	4770      	bx	lr
 800f31e:	bf00      	nop
 800f320:	0803059c 	.word	0x0803059c

0800f324 <_ZN6tflite21MicroInterpreterGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>:
  subgraph_allocations_ = subgraph_allocations;
 800f324:	6101      	str	r1, [r0, #16]
}
 800f326:	4770      	bx	lr

0800f328 <_ZN12_GLOBAL__N_19VDebugLogEPKcz.constprop.0>:
#endif

#if !defined(TF_LITE_STRIP_ERROR_STRINGS)
namespace {

void VDebugLog(const char* format, ...) {
 800f328:	b40f      	push	{r0, r1, r2, r3}
 800f32a:	b500      	push	{lr}
 800f32c:	b083      	sub	sp, #12
  va_list args;
  va_start(args, format);
  DebugLog(format, args);
 800f32e:	4805      	ldr	r0, [pc, #20]	@ (800f344 <_ZN12_GLOBAL__N_19VDebugLogEPKcz.constprop.0+0x1c>)
  va_start(args, format);
 800f330:	a905      	add	r1, sp, #20
 800f332:	9101      	str	r1, [sp, #4]
  DebugLog(format, args);
 800f334:	f7fd f9ea 	bl	800c70c <DebugLog>
  va_end(args);
}
 800f338:	b003      	add	sp, #12
 800f33a:	f85d eb04 	ldr.w	lr, [sp], #4
 800f33e:	b004      	add	sp, #16
 800f340:	4770      	bx	lr
 800f342:	bf00      	nop
 800f344:	08027dcc 	.word	0x08027dcc

0800f348 <_Z12VMicroPrintfPKcSt9__va_list>:

}  // namespace

void VMicroPrintf(const char* format, va_list args) {
 800f348:	b508      	push	{r3, lr}
  DebugLog(format, args);
 800f34a:	f7fd f9df 	bl	800c70c <DebugLog>
  // TODO(b/290051015): remove "\r\n"
  VDebugLog("\r\n");
 800f34e:	4802      	ldr	r0, [pc, #8]	@ (800f358 <_Z12VMicroPrintfPKcSt9__va_list+0x10>)
}
 800f350:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  VDebugLog("\r\n");
 800f354:	f7ff bfe8 	b.w	800f328 <_ZN12_GLOBAL__N_19VDebugLogEPKcz.constprop.0>
 800f358:	08027dcc 	.word	0x08027dcc

0800f35c <_Z11MicroPrintfPKcz>:

void MicroPrintf(const char* format, ...) {
 800f35c:	b40f      	push	{r0, r1, r2, r3}
 800f35e:	b500      	push	{lr}
 800f360:	b083      	sub	sp, #12
 800f362:	a904      	add	r1, sp, #16
 800f364:	f851 0b04 	ldr.w	r0, [r1], #4
  va_list args;
  va_start(args, format);
 800f368:	9101      	str	r1, [sp, #4]
  DebugLog(format, args);
 800f36a:	f7fd f9cf 	bl	800c70c <DebugLog>
  VDebugLog("\r\n");
 800f36e:	4804      	ldr	r0, [pc, #16]	@ (800f380 <_Z11MicroPrintfPKcz+0x24>)
 800f370:	f7ff ffda 	bl	800f328 <_ZN12_GLOBAL__N_19VDebugLogEPKcz.constprop.0>
  VMicroPrintf(format, args);
  va_end(args);
}
 800f374:	b003      	add	sp, #12
 800f376:	f85d eb04 	ldr.w	lr, [sp], #4
 800f37a:	b004      	add	sp, #16
 800f37c:	4770      	bx	lr
 800f37e:	bf00      	nop
 800f380:	08027dcc 	.word	0x08027dcc

0800f384 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration>:

namespace tflite {

TfLiteStatus GetRegistrationFromOpCode(const OperatorCode* opcode,
                                       const MicroOpResolver& op_resolver,
                                       const TFLMRegistration** registration) {
 800f384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TfLiteStatus status = kTfLiteOk;
  *registration = nullptr;
 800f388:	2700      	movs	r7, #0
                                       const TFLMRegistration** registration) {
 800f38a:	4615      	mov	r5, r2
 800f38c:	4680      	mov	r8, r0
 800f38e:	460e      	mov	r6, r1
  *registration = nullptr;
 800f390:	6017      	str	r7, [r2, #0]
  auto builtin_code = GetBuiltinCode(opcode);
 800f392:	f7fc f847 	bl	800b424 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>

  if (builtin_code > BuiltinOperator_MAX) {
 800f396:	28d1      	cmp	r0, #209	@ 0xd1
  auto builtin_code = GetBuiltinCode(opcode);
 800f398:	4604      	mov	r4, r0
  if (builtin_code > BuiltinOperator_MAX) {
 800f39a:	dc24      	bgt.n	800f3e6 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x62>
    MicroPrintf("Op builtin_code out of range: %d.", builtin_code);
    status = kTfLiteError;
  } else if (builtin_code != BuiltinOperator_CUSTOM) {
 800f39c:	2820      	cmp	r0, #32
 800f39e:	d009      	beq.n	800f3b4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x30>
    *registration = op_resolver.FindOp(builtin_code);
 800f3a0:	6833      	ldr	r3, [r6, #0]
 800f3a2:	4630      	mov	r0, r6
 800f3a4:	4621      	mov	r1, r4
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	4798      	blx	r3
 800f3aa:	6028      	str	r0, [r5, #0]
    if (*registration == nullptr) {
 800f3ac:	b330      	cbz	r0, 800f3fc <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x78>
  TfLiteStatus status = kTfLiteOk;
 800f3ae:	4638      	mov	r0, r7
      // while preparing ops.
      status = kTfLiteError;
    }
  }
  return status;
}
 800f3b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return data_ - ReadScalar<soffset_t>(data_);
 800f3b4:	f8d8 3000 	ldr.w	r3, [r8]
 800f3b8:	eba8 0303 	sub.w	r3, r8, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800f3bc:	881a      	ldrh	r2, [r3, #0]
 800f3be:	2a06      	cmp	r2, #6
 800f3c0:	d918      	bls.n	800f3f4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x70>
 800f3c2:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800f3c4:	b1b3      	cbz	r3, 800f3f4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x70>
    auto p = data_ + field_offset;
 800f3c6:	eb08 0103 	add.w	r1, r8, r3
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800f3ca:	f858 3003 	ldr.w	r3, [r8, r3]
    *registration = op_resolver.FindOp(name);
 800f3ce:	6832      	ldr	r2, [r6, #0]
 800f3d0:	4630      	mov	r0, r6
 800f3d2:	3304      	adds	r3, #4
 800f3d4:	6852      	ldr	r2, [r2, #4]
 800f3d6:	4419      	add	r1, r3
 800f3d8:	4790      	blx	r2
 800f3da:	4603      	mov	r3, r0
    if (*registration == nullptr) {
 800f3dc:	fab0 f080 	clz	r0, r0
    *registration = op_resolver.FindOp(name);
 800f3e0:	602b      	str	r3, [r5, #0]
    if (*registration == nullptr) {
 800f3e2:	0940      	lsrs	r0, r0, #5
 800f3e4:	e7e4      	b.n	800f3b0 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x2c>
    MicroPrintf("Op builtin_code out of range: %d.", builtin_code);
 800f3e6:	4601      	mov	r1, r0
 800f3e8:	480a      	ldr	r0, [pc, #40]	@ (800f414 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x90>)
 800f3ea:	f7ff ffb7 	bl	800f35c <_Z11MicroPrintfPKcz>
    status = kTfLiteError;
 800f3ee:	2001      	movs	r0, #1
}
 800f3f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MicroPrintf("Operator with CUSTOM builtin_code has no custom_code.\n");
 800f3f4:	4808      	ldr	r0, [pc, #32]	@ (800f418 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x94>)
 800f3f6:	f7ff ffb1 	bl	800f35c <_Z11MicroPrintfPKcz>
    status = kTfLiteError;
 800f3fa:	e7f8      	b.n	800f3ee <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x6a>
  return (v < low) || (high < v);
 800f3fc:	2c00      	cmp	r4, #0
 800f3fe:	db06      	blt.n	800f40e <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x8a>
 800f400:	4b06      	ldr	r3, [pc, #24]	@ (800f41c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x98>)
 800f402:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
      MicroPrintf("Didn't find op for builtin opcode '%s'",
 800f406:	4806      	ldr	r0, [pc, #24]	@ (800f420 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x9c>)
 800f408:	f7ff ffa8 	bl	800f35c <_Z11MicroPrintfPKcz>
      status = kTfLiteError;
 800f40c:	e7ef      	b.n	800f3ee <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x6a>
  if (::flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_STABLEHLO_CASE)) return "";
 800f40e:	4905      	ldr	r1, [pc, #20]	@ (800f424 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0xa0>)
 800f410:	e7f9      	b.n	800f406 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x82>
 800f412:	bf00      	nop
 800f414:	08027dd0 	.word	0x08027dd0
 800f418:	08027e1c 	.word	0x08027e1c
 800f41c:	08030204 	.word	0x08030204
 800f420:	08027df4 	.word	0x08027df4
 800f424:	08025f98 	.word	0x08025f98

0800f428 <_ZN6tflite22MicroResourceVariables8ResetAllEv>:
  memcpy(variable.resource_buffer, input_buffer, variable.bytes);
  return kTfLiteOk;
}

TfLiteStatus MicroResourceVariables::ResetAll() {
  for (int i = 0; i < num_resource_variables_; i++) {
 800f428:	6883      	ldr	r3, [r0, #8]
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	dd12      	ble.n	800f454 <_ZN6tflite22MicroResourceVariables8ResetAllEv+0x2c>
TfLiteStatus MicroResourceVariables::ResetAll() {
 800f42e:	b570      	push	{r4, r5, r6, lr}
  for (int i = 0; i < num_resource_variables_; i++) {
 800f430:	2400      	movs	r4, #0
 800f432:	4606      	mov	r6, r0
 800f434:	4625      	mov	r5, r4
    MicroResourceVariable variable = resource_variables_[i];
 800f436:	6833      	ldr	r3, [r6, #0]
  for (int i = 0; i < num_resource_variables_; i++) {
 800f438:	3501      	adds	r5, #1
    MicroResourceVariable variable = resource_variables_[i];
 800f43a:	4423      	add	r3, r4
  for (int i = 0; i < num_resource_variables_; i++) {
 800f43c:	3414      	adds	r4, #20
    // TODO(b/269669735): Explains why casting zero_point to int8 and memset.
    memset(variable.resource_buffer, variable.default_value, variable.bytes);
 800f43e:	68da      	ldr	r2, [r3, #12]
 800f440:	f993 1010 	ldrsb.w	r1, [r3, #16]
 800f444:	6898      	ldr	r0, [r3, #8]
 800f446:	f014 f979 	bl	802373c <memset>
  for (int i = 0; i < num_resource_variables_; i++) {
 800f44a:	68b3      	ldr	r3, [r6, #8]
 800f44c:	42ab      	cmp	r3, r5
 800f44e:	dcf2      	bgt.n	800f436 <_ZN6tflite22MicroResourceVariables8ResetAllEv+0xe>
  }
  return kTfLiteOk;
}
 800f450:	2000      	movs	r0, #0
 800f452:	bd70      	pop	{r4, r5, r6, pc}
 800f454:	2000      	movs	r0, #0
 800f456:	4770      	bx	lr

0800f458 <_ZN6tflite12ElementCountERK14TfLiteIntArray>:
#include "tensorflow/lite/micro/memory_helpers.h"
#include "tensorflow/lite/micro/micro_log.h"

namespace tflite {

int ElementCount(const TfLiteIntArray& dims) {
 800f458:	b410      	push	{r4}
  int result = 1;
  for (int i = 0; i < dims.size; ++i) {
 800f45a:	6804      	ldr	r4, [r0, #0]
 800f45c:	2c00      	cmp	r4, #0
 800f45e:	dd0c      	ble.n	800f47a <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x22>
 800f460:	4602      	mov	r2, r0
 800f462:	2300      	movs	r3, #0
  int result = 1;
 800f464:	2001      	movs	r0, #1
  for (int i = 0; i < dims.size; ++i) {
 800f466:	3301      	adds	r3, #1
    result *= dims.data[i];
 800f468:	f852 1f04 	ldr.w	r1, [r2, #4]!
  for (int i = 0; i < dims.size; ++i) {
 800f46c:	42a3      	cmp	r3, r4
    result *= dims.data[i];
 800f46e:	fb01 f000 	mul.w	r0, r1, r0
  for (int i = 0; i < dims.size; ++i) {
 800f472:	d1f8      	bne.n	800f466 <_ZN6tflite12ElementCountERK14TfLiteIntArray+0xe>
  }
  return result;
}
 800f474:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f478:	4770      	bx	lr
  int result = 1;
 800f47a:	2001      	movs	r0, #1
}
 800f47c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f480:	4770      	bx	lr
 800f482:	bf00      	nop

0800f484 <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE>:
// Returns a ConvParams struct with all the parameters needed for a
// float computation.
ConvParams ConvParamsFloat(const TfLiteConvParams& params,
                           const OpDataConv& data) {
  ConvParams op_params;
  CalculateActivationRange(params.activation, &op_params.float_activation_min,
 800f484:	7b0b      	ldrb	r3, [r1, #12]
// Calculates the useful range of an activation layer given its activation
// tensor.a
template <typename T>
void CalculateActivationRange(TfLiteFusedActivation activation,
                              T* activation_min, T* activation_max) {
  if (activation == kTfLiteActRelu) {
 800f486:	2b01      	cmp	r3, #1
                           const OpDataConv& data) {
 800f488:	b570      	push	{r4, r5, r6, lr}
 800f48a:	460d      	mov	r5, r1
 800f48c:	4604      	mov	r4, r0
 800f48e:	4616      	mov	r6, r2
 800f490:	d033      	beq.n	800f4fa <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE+0x76>
    *activation_min = 0;
    *activation_max = std::numeric_limits<T>::max();
  } else if (activation == kTfLiteActRelu6) {
 800f492:	2b03      	cmp	r3, #3
 800f494:	d02c      	beq.n	800f4f0 <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE+0x6c>
    *activation_min = 0;
    *activation_max = 6;
  } else if (activation == kTfLiteActReluN1To1) {
 800f496:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800f49a:	2b02      	cmp	r3, #2
 800f49c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f4a0:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800f504 <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE+0x80>
 800f4a4:	eddf 6a18 	vldr	s13, [pc, #96]	@ 800f508 <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE+0x84>
 800f4a8:	fe07 7a06 	vseleq.f32	s14, s14, s12
 800f4ac:	fe47 7aa6 	vseleq.f32	s15, s15, s13
                           &op_params.float_activation_max);
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
 800f4b0:	7828      	ldrb	r0, [r5, #0]
    *activation_min = 0;
 800f4b2:	ed84 7a0c 	vstr	s14, [r4, #48]	@ 0x30
    *activation_max = std::numeric_limits<T>::max();
 800f4b6:	edc4 7a0d 	vstr	s15, [r4, #52]	@ 0x34
 800f4ba:	f000 fcc1 	bl	800fe40 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
  op_params.padding_values.width = data.padding.width;
 800f4be:	6832      	ldr	r2, [r6, #0]
  op_params.padding_values.height = data.padding.height;
  op_params.stride_width = params.stride_width;
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	6869      	ldr	r1, [r5, #4]
  op_params.padding_values.width = data.padding.width;
 800f4c4:	8062      	strh	r2, [r4, #2]
  op_params.padding_values.height = data.padding.height;
 800f4c6:	6872      	ldr	r2, [r6, #4]
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
 800f4c8:	7020      	strb	r0, [r4, #0]
  op_params.padding_values.height = data.padding.height;
 800f4ca:	80a2      	strh	r2, [r4, #4]
  op_params.stride_width = params.stride_width;
 800f4cc:	461a      	mov	r2, r3
 800f4ce:	f361 030f 	bfi	r3, r1, #0, #16
  op_params.stride_height = params.stride_height;
 800f4d2:	68a9      	ldr	r1, [r5, #8]
  op_params.stride_width = params.stride_width;
 800f4d4:	f361 431f 	bfi	r3, r1, #16, #16
  op_params.dilation_width_factor = params.dilation_width_factor;
  op_params.dilation_height_factor = params.dilation_height_factor;
 800f4d8:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
  op_params.stride_width = params.stride_width;
 800f4dc:	f8c4 300a 	str.w	r3, [r4, #10]
 800f4e0:	f360 020f 	bfi	r2, r0, #0, #16
  return op_params;
}
 800f4e4:	4620      	mov	r0, r4
  op_params.stride_width = params.stride_width;
 800f4e6:	f361 421f 	bfi	r2, r1, #16, #16
 800f4ea:	f8c4 200e 	str.w	r2, [r4, #14]
}
 800f4ee:	bd70      	pop	{r4, r5, r6, pc}
 800f4f0:	eef1 7a08 	vmov.f32	s15, #24	@ 0x40c00000  6.0
 800f4f4:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800f50c <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE+0x88>
 800f4f8:	e7da      	b.n	800f4b0 <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE+0x2c>
 800f4fa:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 800f50c <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE+0x88>
 800f4fe:	eddf 7a02 	vldr	s15, [pc, #8]	@ 800f508 <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE+0x84>
 800f502:	e7d5      	b.n	800f4b0 <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE+0x2c>
 800f504:	ff7fffff 	.word	0xff7fffff
 800f508:	7f7fffff 	.word	0x7f7fffff
 800f50c:	00000000 	.word	0x00000000

0800f510 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>:
TfLiteStatus CalculateOpDataConv(TfLiteContext* context, TfLiteNode* node,
                                 const TfLiteConvParams& params, int width,
                                 int height, int filter_width,
                                 int filter_height, int out_width,
                                 int out_height, const TfLiteType data_type,
                                 OpDataConv* data) {
 800f510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f514:	461f      	mov	r7, r3
  bool has_bias = node->inputs->size == 3;
 800f516:	680b      	ldr	r3, [r1, #0]
                                 OpDataConv* data) {
 800f518:	4615      	mov	r5, r2
 800f51a:	b08d      	sub	sp, #52	@ 0x34
  // Check number of inputs/outputs
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
 800f51c:	681a      	ldr	r2, [r3, #0]
                                 OpDataConv* data) {
 800f51e:	4604      	mov	r4, r0
 800f520:	f89d b06c 	ldrb.w	fp, [sp, #108]	@ 0x6c
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
 800f524:	3a02      	subs	r2, #2
                                 OpDataConv* data) {
 800f526:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
 800f528:	2a01      	cmp	r2, #1
 800f52a:	d836      	bhi.n	800f59a <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x8a>
  TF_LITE_ENSURE_EQ(context, node->outputs->size, 1);
 800f52c:	684a      	ldr	r2, [r1, #4]
 800f52e:	468a      	mov	sl, r1
 800f530:	6812      	ldr	r2, [r2, #0]
 800f532:	2a01      	cmp	r2, #1
 800f534:	d00f      	beq.n	800f556 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x46>
 800f536:	2301      	movs	r3, #1
 800f538:	4977      	ldr	r1, [pc, #476]	@ (800f718 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
 800f53a:	6944      	ldr	r4, [r0, #20]
 800f53c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f540:	4a76      	ldr	r2, [pc, #472]	@ (800f71c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x20c>)
 800f542:	2359      	movs	r3, #89	@ 0x59
 800f544:	e9cd 2100 	strd	r2, r1, [sp]
 800f548:	4a75      	ldr	r2, [pc, #468]	@ (800f720 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x210>)
 800f54a:	4976      	ldr	r1, [pc, #472]	@ (800f724 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x214>)
 800f54c:	47a0      	blx	r4
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
 800f54e:	2001      	movs	r0, #1
  if (bias != nullptr) {
    micro_context->DeallocateTempTfLiteTensor(bias);
  }

  return kTfLiteOk;
}
 800f550:	b00d      	add	sp, #52	@ 0x34
 800f552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
}

// Matching GetWindowedOutputSize in TensorFlow.
inline int ComputeOutSize(TfLitePadding padding, int image_size,
                          int filter_size, int stride, int dilation_rate = 1) {
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
 800f556:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f558:	692a      	ldr	r2, [r5, #16]
 800f55a:	1e58      	subs	r0, r3, #1
 800f55c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
      params.stride_height, params.stride_width, params.dilation_height_factor,
 800f55e:	f8d5 8008 	ldr.w	r8, [r5, #8]
 800f562:	fb02 f000 	mul.w	r0, r2, r0
 800f566:	1e59      	subs	r1, r3, #1
 800f568:	696a      	ldr	r2, [r5, #20]
 800f56a:	686b      	ldr	r3, [r5, #4]
 800f56c:	3001      	adds	r0, #1
 800f56e:	fb02 f101 	mul.w	r1, r2, r1
  auto padding = params.padding;
 800f572:	782a      	ldrb	r2, [r5, #0]
 800f574:	f101 0e01 	add.w	lr, r1, #1

  // TODO(b/186448822): This uses 0 since the function has no other way to
  // report error case
  if (stride == 0) return 0;
 800f578:	b1bb      	cbz	r3, 800f5aa <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x9a>

  switch (padding) {
 800f57a:	2a01      	cmp	r2, #1
 800f57c:	f000 80ae 	beq.w	800f6dc <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1cc>
 800f580:	2a02      	cmp	r2, #2
 800f582:	d126      	bne.n	800f5d2 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xc2>
    case kTfLitePaddingSame:
      return (image_size + stride - 1) / stride;
    case kTfLitePaddingValid:
      return (image_size + stride - effective_filter_size) / stride;
 800f584:	19da      	adds	r2, r3, r7
 800f586:	1a12      	subs	r2, r2, r0
 800f588:	fb92 f2f3 	sdiv	r2, r2, r3
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800f58c:	3a01      	subs	r2, #1
  if (stride == 0) return 0;
 800f58e:	f1b8 0f00 	cmp.w	r8, #0
 800f592:	d114      	bne.n	800f5be <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xae>
 800f594:	f04f 3cff 	mov.w	ip, #4294967295
 800f598:	e01e      	b.n	800f5d8 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xc8>
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
 800f59a:	4963      	ldr	r1, [pc, #396]	@ (800f728 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x218>)
 800f59c:	2358      	movs	r3, #88	@ 0x58
 800f59e:	6944      	ldr	r4, [r0, #20]
 800f5a0:	4a5f      	ldr	r2, [pc, #380]	@ (800f720 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x210>)
 800f5a2:	9100      	str	r1, [sp, #0]
 800f5a4:	4961      	ldr	r1, [pc, #388]	@ (800f72c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x21c>)
 800f5a6:	47a0      	blx	r4
 800f5a8:	e7d1      	b.n	800f54e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x3e>
 800f5aa:	f1b8 0f00 	cmp.w	r8, #0
 800f5ae:	d010      	beq.n	800f5d2 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xc2>
  switch (padding) {
 800f5b0:	2a01      	cmp	r2, #1
 800f5b2:	f000 80ae 	beq.w	800f712 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x202>
 800f5b6:	2a02      	cmp	r2, #2
 800f5b8:	f04f 32ff 	mov.w	r2, #4294967295
 800f5bc:	d10b      	bne.n	800f5d6 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xc6>
      return (image_size + stride - effective_filter_size) / stride;
 800f5be:	9916      	ldr	r1, [sp, #88]	@ 0x58
 800f5c0:	eb08 0c01 	add.w	ip, r8, r1
 800f5c4:	ebac 0c0e 	sub.w	ip, ip, lr
 800f5c8:	fb9c fcf8 	sdiv	ip, ip, r8
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800f5cc:	f10c 3cff 	add.w	ip, ip, #4294967295
      return (image_size + stride - effective_filter_size) / stride;
 800f5d0:	e002      	b.n	800f5d8 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xc8>
 800f5d2:	f04f 32ff 	mov.w	r2, #4294967295
 800f5d6:	4694      	mov	ip, r2
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800f5d8:	fb02 0003 	mla	r0, r2, r3, r0
  int total_padding =
 800f5dc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800f5de:	fb0c e108 	mla	r1, ip, r8, lr
      micro_context->AllocateTempInputTensor(node, kConvInputTensor);
 800f5e2:	2200      	movs	r2, #0
  int total_padding =
 800f5e4:	1bc0      	subs	r0, r0, r7
  return reinterpret_cast<MicroContext*>(context->impl_);
 800f5e6:	68e7      	ldr	r7, [r4, #12]
 800f5e8:	1ac9      	subs	r1, r1, r3
  total_padding = total_padding > 0 ? total_padding : 0;
 800f5ea:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800f5ee:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  return total_padding / 2;
 800f5f2:	1043      	asrs	r3, r0, #1
  *offset = total_padding % 2;
 800f5f4:	f000 0001 	and.w	r0, r0, #1
  data->padding = ComputePaddingHeightWidth(
 800f5f8:	60b0      	str	r0, [r6, #8]
  return total_padding / 2;
 800f5fa:	1048      	asrs	r0, r1, #1
  *offset = total_padding % 2;
 800f5fc:	f001 0101 	and.w	r1, r1, #1
 800f600:	6033      	str	r3, [r6, #0]
 800f602:	6070      	str	r0, [r6, #4]
      micro_context->AllocateTempInputTensor(node, kConvInputTensor);
 800f604:	4638      	mov	r0, r7
  data->padding = ComputePaddingHeightWidth(
 800f606:	60f1      	str	r1, [r6, #12]
      micro_context->AllocateTempInputTensor(node, kConvInputTensor);
 800f608:	4651      	mov	r1, sl
 800f60a:	f7fe fe39 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
 800f60e:	4680      	mov	r8, r0
 800f610:	2800      	cmp	r0, #0
 800f612:	d039      	beq.n	800f688 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x178>
      micro_context->AllocateTempInputTensor(node, kConvWeightsTensor);
 800f614:	2201      	movs	r2, #1
 800f616:	4651      	mov	r1, sl
 800f618:	4638      	mov	r0, r7
 800f61a:	f7fe fe31 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
 800f61e:	4681      	mov	r9, r0
 800f620:	2800      	cmp	r0, #0
 800f622:	d06e      	beq.n	800f702 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1f2>
      micro_context->AllocateTempInputTensor(node, kConvBiasTensor);
 800f624:	4651      	mov	r1, sl
 800f626:	2202      	movs	r2, #2
 800f628:	4638      	mov	r0, r7
 800f62a:	f7fe fe29 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
      micro_context->AllocateTempOutputTensor(node, kConvOutputTensor);
 800f62e:	4651      	mov	r1, sl
      micro_context->AllocateTempInputTensor(node, kConvBiasTensor);
 800f630:	900b      	str	r0, [sp, #44]	@ 0x2c
      micro_context->AllocateTempOutputTensor(node, kConvOutputTensor);
 800f632:	2200      	movs	r2, #0
 800f634:	4638      	mov	r0, r7
 800f636:	f7fe fe33 	bl	800e2a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
 800f63a:	4682      	mov	sl, r0
 800f63c:	2800      	cmp	r0, #0
 800f63e:	d064      	beq.n	800f70a <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fa>
  if (data_type != kTfLiteFloat32) {
 800f640:	f1bb 0f01 	cmp.w	fp, #1
 800f644:	d129      	bne.n	800f69a <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x18a>
  data->input_zero_point = input->params.zero_point;
 800f646:	f8d8 3010 	ldr.w	r3, [r8, #16]
  micro_context->DeallocateTempTfLiteTensor(output);
 800f64a:	4651      	mov	r1, sl
 800f64c:	4638      	mov	r0, r7
  data->input_zero_point = input->params.zero_point;
 800f64e:	6133      	str	r3, [r6, #16]
  data->filter_zero_point = filter->params.zero_point;
 800f650:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f654:	6173      	str	r3, [r6, #20]
  data->output_zero_point = output->params.zero_point;
 800f656:	f8da 3010 	ldr.w	r3, [sl, #16]
 800f65a:	61b3      	str	r3, [r6, #24]
  micro_context->DeallocateTempTfLiteTensor(output);
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	699b      	ldr	r3, [r3, #24]
 800f660:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(input);
 800f662:	683b      	ldr	r3, [r7, #0]
 800f664:	4641      	mov	r1, r8
 800f666:	4638      	mov	r0, r7
 800f668:	699b      	ldr	r3, [r3, #24]
 800f66a:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(filter);
 800f66c:	683b      	ldr	r3, [r7, #0]
 800f66e:	4649      	mov	r1, r9
 800f670:	4638      	mov	r0, r7
 800f672:	699b      	ldr	r3, [r3, #24]
 800f674:	4798      	blx	r3
  if (bias != nullptr) {
 800f676:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f678:	b123      	cbz	r3, 800f684 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x174>
 800f67a:	4619      	mov	r1, r3
    micro_context->DeallocateTempTfLiteTensor(bias);
 800f67c:	683b      	ldr	r3, [r7, #0]
 800f67e:	4638      	mov	r0, r7
 800f680:	699b      	ldr	r3, [r3, #24]
 800f682:	4798      	blx	r3
  return kTfLiteOk;
 800f684:	2000      	movs	r0, #0
 800f686:	e763      	b.n	800f550 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x40>
  TF_LITE_ENSURE(context, input != nullptr);
 800f688:	4929      	ldr	r1, [pc, #164]	@ (800f730 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x220>)
 800f68a:	2366      	movs	r3, #102	@ 0x66
 800f68c:	6965      	ldr	r5, [r4, #20]
  TF_LITE_ENSURE(context, output != nullptr);
 800f68e:	9100      	str	r1, [sp, #0]
 800f690:	4620      	mov	r0, r4
 800f692:	4a23      	ldr	r2, [pc, #140]	@ (800f720 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x210>)
 800f694:	4925      	ldr	r1, [pc, #148]	@ (800f72c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x21c>)
 800f696:	47a8      	blx	r5
 800f698:	e759      	b.n	800f54e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x3e>
    int output_channels = filter->dims->data[kConvQuantizedDimension];
 800f69a:	f8d9 3008 	ldr.w	r3, [r9, #8]
    TF_LITE_ENSURE_STATUS(tflite::PopulateConvolutionQuantizationParams(
 800f69e:	350c      	adds	r5, #12
 800f6a0:	4620      	mov	r0, r4
 800f6a2:	464a      	mov	r2, r9
 800f6a4:	685b      	ldr	r3, [r3, #4]
 800f6a6:	4641      	mov	r1, r8
 800f6a8:	9501      	str	r5, [sp, #4]
 800f6aa:	9308      	str	r3, [sp, #32]
 800f6ac:	f8cd a000 	str.w	sl, [sp]
 800f6b0:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 800f6b2:	9307      	str	r3, [sp, #28]
 800f6b4:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 800f6b6:	9306      	str	r3, [sp, #24]
 800f6b8:	f106 0330 	add.w	r3, r6, #48	@ 0x30
 800f6bc:	9305      	str	r3, [sp, #20]
 800f6be:	f106 032c 	add.w	r3, r6, #44	@ 0x2c
 800f6c2:	9304      	str	r3, [sp, #16]
 800f6c4:	f106 0320 	add.w	r3, r6, #32
 800f6c8:	9303      	str	r3, [sp, #12]
 800f6ca:	f106 031c 	add.w	r3, r6, #28
 800f6ce:	9302      	str	r3, [sp, #8]
 800f6d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f6d2:	f7fc fcc9 	bl	800c068 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i>
 800f6d6:	2800      	cmp	r0, #0
 800f6d8:	d0b5      	beq.n	800f646 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x136>
 800f6da:	e739      	b.n	800f550 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x40>
      return (image_size + stride - 1) / stride;
 800f6dc:	19da      	adds	r2, r3, r7
 800f6de:	3a01      	subs	r2, #1
 800f6e0:	fb92 f2f3 	sdiv	r2, r2, r3
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800f6e4:	3a01      	subs	r2, #1
  if (stride == 0) return 0;
 800f6e6:	f1b8 0f00 	cmp.w	r8, #0
 800f6ea:	f43f af53 	beq.w	800f594 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x84>
      return (image_size + stride - 1) / stride;
 800f6ee:	9916      	ldr	r1, [sp, #88]	@ 0x58
 800f6f0:	eb08 0c01 	add.w	ip, r8, r1
 800f6f4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f6f8:	fb9c fcf8 	sdiv	ip, ip, r8
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800f6fc:	f10c 3cff 	add.w	ip, ip, #4294967295
      return (image_size + stride - 1) / stride;
 800f700:	e76a      	b.n	800f5d8 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xc8>
  TF_LITE_ENSURE(context, filter != nullptr);
 800f702:	490c      	ldr	r1, [pc, #48]	@ (800f734 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x224>)
 800f704:	2369      	movs	r3, #105	@ 0x69
 800f706:	6965      	ldr	r5, [r4, #20]
 800f708:	e7c1      	b.n	800f68e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x17e>
  TF_LITE_ENSURE(context, output != nullptr);
 800f70a:	490b      	ldr	r1, [pc, #44]	@ (800f738 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x228>)
 800f70c:	236e      	movs	r3, #110	@ 0x6e
 800f70e:	6965      	ldr	r5, [r4, #20]
 800f710:	e7bd      	b.n	800f68e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x17e>
  switch (padding) {
 800f712:	f04f 32ff 	mov.w	r2, #4294967295
 800f716:	e7ea      	b.n	800f6ee <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1de>
 800f718:	080282b4 	.word	0x080282b4
 800f71c:	08027eb0 	.word	0x08027eb0
 800f720:	08027e54 	.word	0x08027e54
 800f724:	08026310 	.word	0x08026310
 800f728:	08027e8c 	.word	0x08027e8c
 800f72c:	08026288 	.word	0x08026288
 800f730:	08027ec4 	.word	0x08027ec4
 800f734:	08027ed8 	.word	0x08027ed8
 800f738:	08027eec 	.word	0x08027eec

0800f73c <_ZN6tflite14DequantizeInitEP13TfLiteContextPKcj>:

namespace tflite {

void* DequantizeInit(TfLiteContext* context, const char* buffer,
                     size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 800f73c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800f73e:	b10b      	cbz	r3, 800f744 <_ZN6tflite14DequantizeInitEP13TfLiteContextPKcj+0x8>
  return context->AllocatePersistentBuffer(context, sizeof(DequantizeOpData));
 800f740:	2120      	movs	r1, #32
 800f742:	4718      	bx	r3
                     size_t length) {
 800f744:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 800f746:	f013 f90f 	bl	8022968 <abort>
 800f74a:	bf00      	nop

0800f74c <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode>:
}

TfLiteStatus DequantizeEval(TfLiteContext* context, TfLiteNode* node) {
 800f74c:	b5f0      	push	{r4, r5, r6, r7, lr}
  TFLITE_DCHECK(node->user_data != nullptr);
 800f74e:	690f      	ldr	r7, [r1, #16]
TfLiteStatus DequantizeEval(TfLiteContext* context, TfLiteNode* node) {
 800f750:	b0ab      	sub	sp, #172	@ 0xac
  TFLITE_DCHECK(node->user_data != nullptr);
 800f752:	2f00      	cmp	r7, #0
 800f754:	f000 8189 	beq.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
 800f758:	460c      	mov	r4, r1
 800f75a:	4605      	mov	r5, r0
  DequantizeOpData* data = static_cast<DequantizeOpData*>(node->user_data);

  const TfLiteEvalTensor* input = tflite::micro::GetEvalInput(context, node, 0);
 800f75c:	2200      	movs	r2, #0
 800f75e:	f000 fb33 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  TfLiteEvalTensor* output = tflite::micro::GetEvalOutput(context, node, 0);
 800f762:	4621      	mov	r1, r4
  const TfLiteEvalTensor* input = tflite::micro::GetEvalInput(context, node, 0);
 800f764:	4606      	mov	r6, r0
  TfLiteEvalTensor* output = tflite::micro::GetEvalOutput(context, node, 0);
 800f766:	2200      	movs	r2, #0
 800f768:	4628      	mov	r0, r5
 800f76a:	f000 fb47 	bl	800fdfc <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>

  // Output type ensured to be kTfLiteFloat32 at the Prepare stage
  TFLITE_DCHECK(output->type == kTfLiteFloat32);
 800f76e:	7a04      	ldrb	r4, [r0, #8]
  TfLiteEvalTensor* output = tflite::micro::GetEvalOutput(context, node, 0);
 800f770:	4605      	mov	r5, r0
  TFLITE_DCHECK(output->type == kTfLiteFloat32);
 800f772:	2c01      	cmp	r4, #1
 800f774:	f040 8179 	bne.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>

  switch (input->type) {
 800f778:	7a30      	ldrb	r0, [r6, #8]
 800f77a:	2807      	cmp	r0, #7
 800f77c:	d07e      	beq.n	800f87c <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x130>
 800f77e:	2809      	cmp	r0, #9
 800f780:	d011      	beq.n	800f7a6 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x5a>
 800f782:	2803      	cmp	r0, #3
 800f784:	f000 80e2 	beq.w	800f94c <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x200>
                                tflite::micro::GetTensorData<uint8_t>(input),
                                tflite::micro::GetTensorShape(output),
                                tflite::micro::GetTensorData<float>(output));
      break;
    default:
      MicroPrintf("Input %s, output %s not supported.",
 800f788:	f7fc fa04 	bl	800bb94 <TfLiteTypeGetName>
 800f78c:	4601      	mov	r1, r0
 800f78e:	7a28      	ldrb	r0, [r5, #8]
 800f790:	460d      	mov	r5, r1
 800f792:	f7fc f9ff 	bl	800bb94 <TfLiteTypeGetName>
 800f796:	4602      	mov	r2, r0
 800f798:	48af      	ldr	r0, [pc, #700]	@ (800fa58 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x30c>)
 800f79a:	4629      	mov	r1, r5
 800f79c:	f7ff fdde 	bl	800f35c <_Z11MicroPrintfPKcz>
                  TfLiteTypeGetName(output->type));
      return kTfLiteError;
  }

  return kTfLiteOk;
}
 800f7a0:	4620      	mov	r0, r4
 800f7a2:	b02b      	add	sp, #172	@ 0xac
 800f7a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                tflite::micro::GetTensorShape(input),
 800f7a6:	4631      	mov	r1, r6
 800f7a8:	4668      	mov	r0, sp
 800f7aa:	f000 fb33 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
                                tflite::micro::GetTensorShape(output),
 800f7ae:	4629      	mov	r1, r5
 800f7b0:	a807      	add	r0, sp, #28

// Returns const data for a TfLiteEvalTensor struct that are expected to exist.
template <typename T>
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
  TFLITE_DCHECK(tensor != nullptr);
  return reinterpret_cast<const T*>(tensor->data.raw);
 800f7b2:	6836      	ldr	r6, [r6, #0]
 800f7b4:	f000 fb2e 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  int32_t DimensionsCount() const { return size_; }
 800f7b8:	9b00      	ldr	r3, [sp, #0]

// Flat size calculation, checking that dimensions match with one or more other
// arrays.
inline int MatchingFlatSize(const RuntimeShape& shape,
                            const RuntimeShape& check_shape_0) {
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
 800f7ba:	9a07      	ldr	r2, [sp, #28]
  return reinterpret_cast<T*>(tensor->data.raw);
 800f7bc:	6828      	ldr	r0, [r5, #0]
 800f7be:	4293      	cmp	r3, r2
template <typename InputT, typename OutputT>
inline void Dequantize(const tflite::DequantizationParams& op_params,
                       const RuntimeShape& input_shape,
                       const InputT* input_data,
                       const RuntimeShape& output_shape, OutputT* output_data) {
  int32_t zero_point = op_params.zero_point;
 800f7c0:	68bd      	ldr	r5, [r7, #8]
  const double scale = op_params.scale;
 800f7c2:	ed97 6b00 	vldr	d6, [r7]
 800f7c6:	f040 8150 	bne.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  const int dims_count = shape.DimensionsCount();
  for (int i = 0; i < dims_count; ++i) {
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	dd3f      	ble.n	800f84e <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x102>
    return dims_[i];
 800f7ce:	9c01      	ldr	r4, [sp, #4]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f7d0:	9a08      	ldr	r2, [sp, #32]
 800f7d2:	4294      	cmp	r4, r2
 800f7d4:	f040 8149 	bne.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f7d8:	2b01      	cmp	r3, #1
 800f7da:	d036      	beq.n	800f84a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0xfe>
 800f7dc:	9a02      	ldr	r2, [sp, #8]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f7de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f7e0:	428a      	cmp	r2, r1
 800f7e2:	f040 8142 	bne.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f7e6:	2b02      	cmp	r3, #2
 800f7e8:	f000 8110 	beq.w	800fa0c <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x2c0>
 800f7ec:	f8dd c00c 	ldr.w	ip, [sp, #12]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f7f0:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800f7f2:	45bc      	cmp	ip, r7
 800f7f4:	f040 8139 	bne.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f7f8:	2b03      	cmp	r3, #3
 800f7fa:	f000 8110 	beq.w	800fa1e <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x2d2>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f7fe:	f8dd e010 	ldr.w	lr, [sp, #16]
 800f802:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f804:	458e      	cmp	lr, r1
 800f806:	f040 8130 	bne.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f80a:	2b04      	cmp	r3, #4
 800f80c:	d00c      	beq.n	800f828 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0xdc>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f80e:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f810:	9f05      	ldr	r7, [sp, #20]
 800f812:	42b9      	cmp	r1, r7
 800f814:	f040 8129 	bne.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f818:	2b05      	cmp	r3, #5
 800f81a:	f000 811f 	beq.w	800fa5c <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x310>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f81e:	9f06      	ldr	r7, [sp, #24]
 800f820:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800f822:	428f      	cmp	r7, r1
 800f824:	f040 8121 	bne.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  // vector.
  int FlatSize() const {
    int buffer_size = 1;
    const int* dims_data = reinterpret_cast<const int*>(DimsData());
    for (int i = 0; i < size_; i++) {
      buffer_size *= dims_data[i];
 800f828:	fb04 f202 	mul.w	r2, r4, r2
    for (int i = 0; i < size_; i++) {
 800f82c:	2b04      	cmp	r3, #4
      buffer_size *= dims_data[i];
 800f82e:	9c04      	ldr	r4, [sp, #16]
 800f830:	fb0c fc02 	mul.w	ip, ip, r2
 800f834:	fb04 f40c 	mul.w	r4, r4, ip
    for (int i = 0; i < size_; i++) {
 800f838:	d007      	beq.n	800f84a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0xfe>
      buffer_size *= dims_data[i];
 800f83a:	9a05      	ldr	r2, [sp, #20]
    for (int i = 0; i < size_; i++) {
 800f83c:	2b05      	cmp	r3, #5
      buffer_size *= dims_data[i];
 800f83e:	fb02 f404 	mul.w	r4, r2, r4
    for (int i = 0; i < size_; i++) {
 800f842:	d002      	beq.n	800f84a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0xfe>
      buffer_size *= dims_data[i];
 800f844:	9b06      	ldr	r3, [sp, #24]
 800f846:	fb03 f404 	mul.w	r4, r3, r4
  const int flat_size = MatchingFlatSize(input_shape, output_shape);

  for (int i = 0; i < flat_size; i++) {
 800f84a:	2c00      	cmp	r4, #0
 800f84c:	dd12      	ble.n	800f874 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x128>
 800f84e:	1e71      	subs	r1, r6, #1
 800f850:	460a      	mov	r2, r1
    const int32_t val = input_data[i];
 800f852:	f911 3f01 	ldrsb.w	r3, [r1, #1]!
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
 800f856:	1b5b      	subs	r3, r3, r5
 800f858:	ee07 3a10 	vmov	s14, r3
  for (int i = 0; i < flat_size; i++) {
 800f85c:	1c93      	adds	r3, r2, #2
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
 800f85e:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
  for (int i = 0; i < flat_size; i++) {
 800f862:	1b9b      	subs	r3, r3, r6
 800f864:	429c      	cmp	r4, r3
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
 800f866:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f86a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 800f86e:	eca0 7a01 	vstmia	r0!, {s14}
  for (int i = 0; i < flat_size; i++) {
 800f872:	dced      	bgt.n	800f850 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x104>
  return kTfLiteOk;
 800f874:	2400      	movs	r4, #0
}
 800f876:	4620      	mov	r0, r4
 800f878:	b02b      	add	sp, #172	@ 0xac
 800f87a:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                tflite::micro::GetTensorShape(input),
 800f87c:	4631      	mov	r1, r6
 800f87e:	a80e      	add	r0, sp, #56	@ 0x38
 800f880:	f000 fac8 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
                                tflite::micro::GetTensorShape(output),
 800f884:	4629      	mov	r1, r5
 800f886:	a815      	add	r0, sp, #84	@ 0x54
  return reinterpret_cast<const T*>(tensor->data.raw);
 800f888:	6836      	ldr	r6, [r6, #0]
 800f88a:	f000 fac3 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  int32_t DimensionsCount() const { return size_; }
 800f88e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
 800f890:	9a15      	ldr	r2, [sp, #84]	@ 0x54
  return reinterpret_cast<T*>(tensor->data.raw);
 800f892:	6829      	ldr	r1, [r5, #0]
 800f894:	4293      	cmp	r3, r2
  int32_t zero_point = op_params.zero_point;
 800f896:	68bd      	ldr	r5, [r7, #8]
  const double scale = op_params.scale;
 800f898:	ed97 6b00 	vldr	d6, [r7]
 800f89c:	f040 80e5 	bne.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	dd3f      	ble.n	800f924 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1d8>
    return dims_[i];
 800f8a4:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f8a6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f8a8:	4294      	cmp	r4, r2
 800f8aa:	f040 80de 	bne.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f8ae:	2b01      	cmp	r3, #1
 800f8b0:	d036      	beq.n	800f920 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1d4>
 800f8b2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f8b4:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800f8b6:	4282      	cmp	r2, r0
 800f8b8:	f040 80d7 	bne.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f8bc:	2b02      	cmp	r3, #2
 800f8be:	f000 80a8 	beq.w	800fa12 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x2c6>
 800f8c2:	f8dd c044 	ldr.w	ip, [sp, #68]	@ 0x44
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f8c6:	9818      	ldr	r0, [sp, #96]	@ 0x60
 800f8c8:	4584      	cmp	ip, r0
 800f8ca:	f040 80ce 	bne.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f8ce:	2b03      	cmp	r3, #3
 800f8d0:	f000 80aa 	beq.w	800fa28 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x2dc>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f8d4:	f8dd e048 	ldr.w	lr, [sp, #72]	@ 0x48
 800f8d8:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 800f8da:	45be      	cmp	lr, r7
 800f8dc:	f040 80c5 	bne.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f8e0:	2b04      	cmp	r3, #4
 800f8e2:	d00c      	beq.n	800f8fe <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1b2>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f8e4:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800f8e6:	981a      	ldr	r0, [sp, #104]	@ 0x68
 800f8e8:	4287      	cmp	r7, r0
 800f8ea:	f040 80be 	bne.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f8ee:	2b05      	cmp	r3, #5
 800f8f0:	f000 80a4 	beq.w	800fa3c <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x2f0>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f8f4:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 800f8f6:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 800f8f8:	4287      	cmp	r7, r0
 800f8fa:	f040 80b6 	bne.w	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
      buffer_size *= dims_data[i];
 800f8fe:	fb04 f202 	mul.w	r2, r4, r2
    for (int i = 0; i < size_; i++) {
 800f902:	2b04      	cmp	r3, #4
      buffer_size *= dims_data[i];
 800f904:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 800f906:	fb0c f202 	mul.w	r2, ip, r2
 800f90a:	fb02 f404 	mul.w	r4, r2, r4
    for (int i = 0; i < size_; i++) {
 800f90e:	d007      	beq.n	800f920 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1d4>
      buffer_size *= dims_data[i];
 800f910:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
    for (int i = 0; i < size_; i++) {
 800f912:	2b05      	cmp	r3, #5
      buffer_size *= dims_data[i];
 800f914:	fb02 f404 	mul.w	r4, r2, r4
    for (int i = 0; i < size_; i++) {
 800f918:	d002      	beq.n	800f920 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1d4>
      buffer_size *= dims_data[i];
 800f91a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f91c:	fb03 f404 	mul.w	r4, r3, r4
  for (int i = 0; i < flat_size; i++) {
 800f920:	2c00      	cmp	r4, #0
 800f922:	dda7      	ble.n	800f874 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x128>
 800f924:	1eb0      	subs	r0, r6, #2
 800f926:	2200      	movs	r2, #0
    const int32_t val = input_data[i];
 800f928:	f930 3f02 	ldrsh.w	r3, [r0, #2]!
  for (int i = 0; i < flat_size; i++) {
 800f92c:	3201      	adds	r2, #1
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
 800f92e:	1b5b      	subs	r3, r3, r5
  for (int i = 0; i < flat_size; i++) {
 800f930:	42a2      	cmp	r2, r4
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
 800f932:	ee07 3a10 	vmov	s14, r3
 800f936:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800f93a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f93e:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 800f942:	eca1 7a01 	vstmia	r1!, {s14}
  for (int i = 0; i < flat_size; i++) {
 800f946:	dbef      	blt.n	800f928 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1dc>
  return kTfLiteOk;
 800f948:	2400      	movs	r4, #0
 800f94a:	e794      	b.n	800f876 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x12a>
                                tflite::micro::GetTensorShape(input),
 800f94c:	4631      	mov	r1, r6
 800f94e:	a81c      	add	r0, sp, #112	@ 0x70
 800f950:	f000 fa60 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
                                tflite::micro::GetTensorShape(output),
 800f954:	4629      	mov	r1, r5
 800f956:	a823      	add	r0, sp, #140	@ 0x8c
  return reinterpret_cast<const T*>(tensor->data.raw);
 800f958:	6836      	ldr	r6, [r6, #0]
 800f95a:	f000 fa5b 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  int32_t DimensionsCount() const { return size_; }
 800f95e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
 800f960:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
  return reinterpret_cast<T*>(tensor->data.raw);
 800f962:	6828      	ldr	r0, [r5, #0]
 800f964:	4293      	cmp	r3, r2
  int32_t zero_point = op_params.zero_point;
 800f966:	68bd      	ldr	r5, [r7, #8]
  const double scale = op_params.scale;
 800f968:	ed97 6b00 	vldr	d6, [r7]
 800f96c:	d17d      	bne.n	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f96e:	2b00      	cmp	r3, #0
 800f970:	dd37      	ble.n	800f9e2 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x296>
    return dims_[i];
 800f972:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f974:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800f976:	42a2      	cmp	r2, r4
 800f978:	d177      	bne.n	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f97a:	2b01      	cmp	r3, #1
 800f97c:	d02e      	beq.n	800f9dc <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x290>
 800f97e:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f980:	9925      	ldr	r1, [sp, #148]	@ 0x94
 800f982:	4291      	cmp	r1, r2
 800f984:	d171      	bne.n	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f986:	2b02      	cmp	r3, #2
 800f988:	d046      	beq.n	800fa18 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x2cc>
 800f98a:	991f      	ldr	r1, [sp, #124]	@ 0x7c
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f98c:	f8dd c098 	ldr.w	ip, [sp, #152]	@ 0x98
 800f990:	458c      	cmp	ip, r1
 800f992:	d16a      	bne.n	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f994:	2b03      	cmp	r3, #3
 800f996:	d04c      	beq.n	800fa32 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x2e6>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f998:	f8dd e09c 	ldr.w	lr, [sp, #156]	@ 0x9c
 800f99c:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 800f99e:	45be      	cmp	lr, r7
 800f9a0:	d163      	bne.n	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f9a2:	2b04      	cmp	r3, #4
 800f9a4:	d009      	beq.n	800f9ba <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x26e>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f9a6:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 800f9a8:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 800f9aa:	428f      	cmp	r7, r1
 800f9ac:	d15d      	bne.n	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
  for (int i = 0; i < dims_count; ++i) {
 800f9ae:	2b05      	cmp	r3, #5
 800f9b0:	d04b      	beq.n	800fa4a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x2fe>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800f9b2:	9929      	ldr	r1, [sp, #164]	@ 0xa4
 800f9b4:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 800f9b6:	428f      	cmp	r7, r1
 800f9b8:	d157      	bne.n	800fa6a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x31e>
      buffer_size *= dims_data[i];
 800f9ba:	fb04 f202 	mul.w	r2, r4, r2
    for (int i = 0; i < size_; i++) {
 800f9be:	2b04      	cmp	r3, #4
      buffer_size *= dims_data[i];
 800f9c0:	9c20      	ldr	r4, [sp, #128]	@ 0x80
 800f9c2:	fb0c f202 	mul.w	r2, ip, r2
 800f9c6:	fb02 f404 	mul.w	r4, r2, r4
    for (int i = 0; i < size_; i++) {
 800f9ca:	d007      	beq.n	800f9dc <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x290>
      buffer_size *= dims_data[i];
 800f9cc:	9a21      	ldr	r2, [sp, #132]	@ 0x84
    for (int i = 0; i < size_; i++) {
 800f9ce:	2b05      	cmp	r3, #5
      buffer_size *= dims_data[i];
 800f9d0:	fb02 f404 	mul.w	r4, r2, r4
    for (int i = 0; i < size_; i++) {
 800f9d4:	d002      	beq.n	800f9dc <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x290>
      buffer_size *= dims_data[i];
 800f9d6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800f9d8:	fb03 f404 	mul.w	r4, r3, r4
  for (int i = 0; i < flat_size; i++) {
 800f9dc:	2c00      	cmp	r4, #0
 800f9de:	f77f af49 	ble.w	800f874 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x128>
 800f9e2:	1e71      	subs	r1, r6, #1
 800f9e4:	460a      	mov	r2, r1
    const int32_t val = input_data[i];
 800f9e6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
 800f9ea:	1b5b      	subs	r3, r3, r5
 800f9ec:	ee07 3a10 	vmov	s14, r3
  for (int i = 0; i < flat_size; i++) {
 800f9f0:	1c93      	adds	r3, r2, #2
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
 800f9f2:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
  for (int i = 0; i < flat_size; i++) {
 800f9f6:	1b9b      	subs	r3, r3, r6
 800f9f8:	429c      	cmp	r4, r3
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
 800f9fa:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f9fe:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 800fa02:	eca0 7a01 	vstmia	r0!, {s14}
  for (int i = 0; i < flat_size; i++) {
 800fa06:	dced      	bgt.n	800f9e4 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x298>
  return kTfLiteOk;
 800fa08:	2400      	movs	r4, #0
 800fa0a:	e734      	b.n	800f876 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x12a>
 800fa0c:	fb02 f404 	mul.w	r4, r2, r4
    for (int i = 0; i < size_; i++) {
 800fa10:	e71b      	b.n	800f84a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0xfe>
      buffer_size *= dims_data[i];
 800fa12:	fb02 f404 	mul.w	r4, r2, r4
    for (int i = 0; i < size_; i++) {
 800fa16:	e783      	b.n	800f920 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1d4>
      buffer_size *= dims_data[i];
 800fa18:	fb02 f404 	mul.w	r4, r2, r4
    for (int i = 0; i < size_; i++) {
 800fa1c:	e7de      	b.n	800f9dc <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x290>
      buffer_size *= dims_data[i];
 800fa1e:	fb04 f202 	mul.w	r2, r4, r2
 800fa22:	fb0c f402 	mul.w	r4, ip, r2
    for (int i = 0; i < size_; i++) {
 800fa26:	e710      	b.n	800f84a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0xfe>
      buffer_size *= dims_data[i];
 800fa28:	fb04 f202 	mul.w	r2, r4, r2
 800fa2c:	fb02 f40c 	mul.w	r4, r2, ip
    for (int i = 0; i < size_; i++) {
 800fa30:	e776      	b.n	800f920 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1d4>
      buffer_size *= dims_data[i];
 800fa32:	fb04 f202 	mul.w	r2, r4, r2
 800fa36:	fb02 f40c 	mul.w	r4, r2, ip
    for (int i = 0; i < size_; i++) {
 800fa3a:	e7cf      	b.n	800f9dc <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x290>
      buffer_size *= dims_data[i];
 800fa3c:	fb04 f202 	mul.w	r2, r4, r2
 800fa40:	fb0c f202 	mul.w	r2, ip, r2
 800fa44:	fb0e f402 	mul.w	r4, lr, r2
    for (int i = 0; i < size_; i++) {
 800fa48:	e762      	b.n	800f910 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1c4>
      buffer_size *= dims_data[i];
 800fa4a:	fb04 f202 	mul.w	r2, r4, r2
 800fa4e:	fb0c f202 	mul.w	r2, ip, r2
 800fa52:	fb0e f402 	mul.w	r4, lr, r2
    for (int i = 0; i < size_; i++) {
 800fa56:	e7b9      	b.n	800f9cc <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x280>
 800fa58:	08027f00 	.word	0x08027f00
      buffer_size *= dims_data[i];
 800fa5c:	fb04 f202 	mul.w	r2, r4, r2
 800fa60:	fb0c f202 	mul.w	r2, ip, r2
 800fa64:	fb0e f402 	mul.w	r4, lr, r2
    for (int i = 0; i < size_; i++) {
 800fa68:	e6e7      	b.n	800f83a <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0xee>
  TFLITE_DCHECK(node->user_data != nullptr);
 800fa6a:	f012 ff7d 	bl	8022968 <abort>
 800fa6e:	bf00      	nop

0800fa70 <_ZN6tflite19Register_DEQUANTIZEEv>:

TFLMRegistration Register_DEQUANTIZE() {
 800fa70:	b510      	push	{r4, lr}
  return tflite::micro::RegisterOp(DequantizeInit, DequantizePrepare,
 800fa72:	2100      	movs	r1, #0
TFLMRegistration Register_DEQUANTIZE() {
 800fa74:	b082      	sub	sp, #8
 800fa76:	4604      	mov	r4, r0
  return tflite::micro::RegisterOp(DequantizeInit, DequantizePrepare,
 800fa78:	4b04      	ldr	r3, [pc, #16]	@ (800fa8c <_ZN6tflite19Register_DEQUANTIZEEv+0x1c>)
 800fa7a:	4a05      	ldr	r2, [pc, #20]	@ (800fa90 <_ZN6tflite19Register_DEQUANTIZEEv+0x20>)
 800fa7c:	e9cd 1100 	strd	r1, r1, [sp]
 800fa80:	4904      	ldr	r1, [pc, #16]	@ (800fa94 <_ZN6tflite19Register_DEQUANTIZEEv+0x24>)
 800fa82:	f000 f995 	bl	800fdb0 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_ESE_>
                                   DequantizeEval);
}
 800fa86:	4620      	mov	r0, r4
 800fa88:	b002      	add	sp, #8
 800fa8a:	bd10      	pop	{r4, pc}
 800fa8c:	0800f74d 	.word	0x0800f74d
 800fa90:	0800fa99 	.word	0x0800fa99
 800fa94:	0800f73d 	.word	0x0800f73d

0800fa98 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode>:
#include "tensorflow/lite/micro/kernels/dequantize.h"
#include "tensorflow/lite/micro/kernels/kernel_util.h"

namespace tflite {

TfLiteStatus DequantizePrepare(TfLiteContext* context, TfLiteNode* node) {
 800fa98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(node->user_data != nullptr);
 800fa9c:	690d      	ldr	r5, [r1, #16]
TfLiteStatus DequantizePrepare(TfLiteContext* context, TfLiteNode* node) {
 800fa9e:	b084      	sub	sp, #16
  TFLITE_DCHECK(node->user_data != nullptr);
 800faa0:	2d00      	cmp	r5, #0
 800faa2:	d06b      	beq.n	800fb7c <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0xe4>
  return node->inputs == nullptr ? 0 : node->inputs->size;
 800faa4:	680b      	ldr	r3, [r1, #0]
 800faa6:	460c      	mov	r4, r1
 800faa8:	4606      	mov	r6, r0
 800faaa:	b113      	cbz	r3, 800fab2 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x1a>
 800faac:	681b      	ldr	r3, [r3, #0]
  DequantizeOpData* data = static_cast<DequantizeOpData*>(node->user_data);

  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
 800faae:	2b01      	cmp	r3, #1
 800fab0:	d010      	beq.n	800fad4 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x3c>
 800fab2:	2201      	movs	r2, #1
 800fab4:	6974      	ldr	r4, [r6, #20]
 800fab6:	4932      	ldr	r1, [pc, #200]	@ (800fb80 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0xe8>)
 800fab8:	4630      	mov	r0, r6
 800faba:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800fabe:	4a31      	ldr	r2, [pc, #196]	@ (800fb84 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0xec>)
 800fac0:	2320      	movs	r3, #32
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 800fac2:	e9cd 2100 	strd	r2, r1, [sp]
 800fac6:	4a30      	ldr	r2, [pc, #192]	@ (800fb88 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0xf0>)
 800fac8:	4930      	ldr	r1, [pc, #192]	@ (800fb8c <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0xf4>)
 800faca:	47a0      	blx	r4
  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
 800facc:	2001      	movs	r0, #1

  micro_context->DeallocateTempTfLiteTensor(input);
  micro_context->DeallocateTempTfLiteTensor(output);

  return kTfLiteOk;
}
 800face:	b004      	add	sp, #16
 800fad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return node->outputs == nullptr ? 0 : node->outputs->size;
 800fad4:	684b      	ldr	r3, [r1, #4]
 800fad6:	b113      	cbz	r3, 800fade <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x46>
 800fad8:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 800fada:	2b01      	cmp	r3, #1
 800fadc:	d008      	beq.n	800faf0 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x58>
 800fade:	2201      	movs	r2, #1
 800fae0:	6974      	ldr	r4, [r6, #20]
 800fae2:	4927      	ldr	r1, [pc, #156]	@ (800fb80 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0xe8>)
 800fae4:	4630      	mov	r0, r6
 800fae6:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800faea:	4a29      	ldr	r2, [pc, #164]	@ (800fb90 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0xf8>)
 800faec:	2321      	movs	r3, #33	@ 0x21
 800faee:	e7e8      	b.n	800fac2 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x2a>
 800faf0:	f8d0 800c 	ldr.w	r8, [r0, #12]
  TfLiteTensor* input = micro_context->AllocateTempInputTensor(node, 0);
 800faf4:	2200      	movs	r2, #0
 800faf6:	4640      	mov	r0, r8
 800faf8:	f7fe fbc2 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
 800fafc:	4607      	mov	r7, r0
 800fafe:	b1e8      	cbz	r0, 800fb3c <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0xa4>
  TfLiteTensor* output = micro_context->AllocateTempOutputTensor(node, 0);
 800fb00:	4621      	mov	r1, r4
 800fb02:	2200      	movs	r2, #0
 800fb04:	4640      	mov	r0, r8
 800fb06:	f7fe fbcb 	bl	800e2a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
 800fb0a:	4604      	mov	r4, r0
 800fb0c:	b190      	cbz	r0, 800fb34 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x9c>
  TF_LITE_ENSURE(context, input->type == kTfLiteInt8 ||
 800fb0e:	783b      	ldrb	r3, [r7, #0]
 800fb10:	f003 02fb 	and.w	r2, r3, #251	@ 0xfb
 800fb14:	2a03      	cmp	r2, #3
 800fb16:	d001      	beq.n	800fb1c <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x84>
 800fb18:	2b09      	cmp	r3, #9
 800fb1a:	d12b      	bne.n	800fb74 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0xdc>
  TF_LITE_ENSURE(context, output->type == kTfLiteFloat32);
 800fb1c:	7823      	ldrb	r3, [r4, #0]
 800fb1e:	2b01      	cmp	r3, #1
 800fb20:	d010      	beq.n	800fb44 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0xac>
 800fb22:	491c      	ldr	r1, [pc, #112]	@ (800fb94 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0xfc>)
 800fb24:	232e      	movs	r3, #46	@ 0x2e
 800fb26:	6974      	ldr	r4, [r6, #20]
 800fb28:	9100      	str	r1, [sp, #0]
 800fb2a:	4630      	mov	r0, r6
 800fb2c:	4a16      	ldr	r2, [pc, #88]	@ (800fb88 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0xf0>)
 800fb2e:	491a      	ldr	r1, [pc, #104]	@ (800fb98 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x100>)
 800fb30:	47a0      	blx	r4
 800fb32:	e7cb      	b.n	800facc <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x34>
  TF_LITE_ENSURE(context, output != nullptr);
 800fb34:	4919      	ldr	r1, [pc, #100]	@ (800fb9c <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x104>)
 800fb36:	2329      	movs	r3, #41	@ 0x29
 800fb38:	6974      	ldr	r4, [r6, #20]
 800fb3a:	e7f5      	b.n	800fb28 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x90>
  TF_LITE_ENSURE(context, input != nullptr);
 800fb3c:	4918      	ldr	r1, [pc, #96]	@ (800fba0 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x108>)
 800fb3e:	2327      	movs	r3, #39	@ 0x27
 800fb40:	6974      	ldr	r4, [r6, #20]
 800fb42:	e7f1      	b.n	800fb28 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x90>
  data->quantization_params.zero_point = input->params.zero_point;
 800fb44:	693b      	ldr	r3, [r7, #16]
  micro_context->DeallocateTempTfLiteTensor(input);
 800fb46:	4639      	mov	r1, r7
  data->quantization_params.scale = static_cast<double>(input->params.scale);
 800fb48:	ed97 7a03 	vldr	s14, [r7, #12]
  micro_context->DeallocateTempTfLiteTensor(input);
 800fb4c:	4640      	mov	r0, r8
  data->quantization_params.zero_point = input->params.zero_point;
 800fb4e:	60ab      	str	r3, [r5, #8]
  data->output_zero_point = output->params.zero_point;
 800fb50:	6923      	ldr	r3, [r4, #16]
  data->quantization_params.scale = static_cast<double>(input->params.scale);
 800fb52:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
  data->output_zero_point = output->params.zero_point;
 800fb56:	61ab      	str	r3, [r5, #24]
  micro_context->DeallocateTempTfLiteTensor(input);
 800fb58:	f8d8 3000 	ldr.w	r3, [r8]
  data->quantization_params.scale = static_cast<double>(input->params.scale);
 800fb5c:	ed85 7b00 	vstr	d7, [r5]
  micro_context->DeallocateTempTfLiteTensor(input);
 800fb60:	699b      	ldr	r3, [r3, #24]
 800fb62:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(output);
 800fb64:	f8d8 3000 	ldr.w	r3, [r8]
 800fb68:	4640      	mov	r0, r8
 800fb6a:	4621      	mov	r1, r4
 800fb6c:	699b      	ldr	r3, [r3, #24]
 800fb6e:	4798      	blx	r3
  return kTfLiteOk;
 800fb70:	2000      	movs	r0, #0
 800fb72:	e7ac      	b.n	800face <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x36>
  TF_LITE_ENSURE(context, input->type == kTfLiteInt8 ||
 800fb74:	490b      	ldr	r1, [pc, #44]	@ (800fba4 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
 800fb76:	232b      	movs	r3, #43	@ 0x2b
 800fb78:	6974      	ldr	r4, [r6, #20]
 800fb7a:	e7d5      	b.n	800fb28 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x90>
  TFLITE_DCHECK(node->user_data != nullptr);
 800fb7c:	f012 fef4 	bl	8022968 <abort>
 800fb80:	080282b4 	.word	0x080282b4
 800fb84:	08027f60 	.word	0x08027f60
 800fb88:	08027f24 	.word	0x08027f24
 800fb8c:	08026310 	.word	0x08026310
 800fb90:	08027f70 	.word	0x08027f70
 800fb94:	08027fe0 	.word	0x08027fe0
 800fb98:	08026288 	.word	0x08026288
 800fb9c:	08027eec 	.word	0x08027eec
 800fba0:	08027ec4 	.word	0x08027ec4
 800fba4:	08027f84 	.word	0x08027f84

0800fba8 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>:
  if (activation == kTfLiteActRelu) {
 800fba8:	2901      	cmp	r1, #1
 800fbaa:	d01c      	beq.n	800fbe6 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x3e>
  } else if (activation == kTfLiteActRelu6) {
 800fbac:	2903      	cmp	r1, #3
 800fbae:	d011      	beq.n	800fbd4 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x2c>
  } else if (activation == kTfLiteActReluN1To1) {
 800fbb0:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800fbb4:	2902      	cmp	r1, #2
 800fbb6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800fbba:	ed9f 6a0f 	vldr	s12, [pc, #60]	@ 800fbf8 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x50>
 800fbbe:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 800fbfc <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x54>
 800fbc2:	fe07 7a06 	vseleq.f32	s14, s14, s12
    *activation_min = 0;
 800fbc6:	ed80 7a07 	vstr	s14, [r0, #28]
  } else if (activation == kTfLiteActReluN1To1) {
 800fbca:	fe47 7aa6 	vseleq.f32	s15, s15, s13
    *activation_max = std::numeric_limits<T>::max();
 800fbce:	edc0 7a08 	vstr	s15, [r0, #32]
    TfLiteFusedActivation activation) {
  FullyConnectedParams op_params;
  CalculateActivationRange(activation, &op_params.float_activation_min,
                           &op_params.float_activation_max);
  return op_params;
}
 800fbd2:	4770      	bx	lr
 800fbd4:	eef1 7a08 	vmov.f32	s15, #24	@ 0x40c00000  6.0
 800fbd8:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800fc00 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x58>
    *activation_min = 0;
 800fbdc:	ed80 7a07 	vstr	s14, [r0, #28]
    *activation_max = std::numeric_limits<T>::max();
 800fbe0:	edc0 7a08 	vstr	s15, [r0, #32]
 800fbe4:	4770      	bx	lr
 800fbe6:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800fc00 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x58>
 800fbea:	eddf 7a04 	vldr	s15, [pc, #16]	@ 800fbfc <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x54>
    *activation_min = 0;
 800fbee:	ed80 7a07 	vstr	s14, [r0, #28]
    *activation_max = std::numeric_limits<T>::max();
 800fbf2:	edc0 7a08 	vstr	s15, [r0, #32]
 800fbf6:	4770      	bx	lr
 800fbf8:	ff7fffff 	.word	0xff7fffff
 800fbfc:	7f7fffff 	.word	0x7f7fffff
 800fc00:	00000000 	.word	0x00000000

0800fc04 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>:

TfLiteStatus CalculateOpDataFullyConnected(
    TfLiteContext* context, TfLiteFusedActivation activation,
    TfLiteType data_type, const TfLiteTensor* input, const TfLiteTensor* filter,
    const TfLiteTensor* bias, TfLiteTensor* output,
    OpDataFullyConnected* data) {
 800fc04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc08:	ed2d 8b04 	vpush	{d8-d9}
 800fc0c:	b08b      	sub	sp, #44	@ 0x2c
#ifndef HEXAGON
  data->is_per_channel = false;
 800fc0e:	f04f 0c00 	mov.w	ip, #0
#endif

  if (data_type == kTfLiteFloat32) {
 800fc12:	2a01      	cmp	r2, #1
    OpDataFullyConnected* data) {
 800fc14:	461e      	mov	r6, r3
 800fc16:	9c1b      	ldr	r4, [sp, #108]	@ 0x6c
 800fc18:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
  data->is_per_channel = false;
 800fc1c:	f884 c02c 	strb.w	ip, [r4, #44]	@ 0x2c
    OpDataFullyConnected* data) {
 800fc20:	e9dd 9318 	ldrd	r9, r3, [sp, #96]	@ 0x60
  if (data_type == kTfLiteFloat32) {
 800fc24:	d058      	beq.n	800fcd8 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0xd4>
 800fc26:	460f      	mov	r7, r1
    return kTfLiteOk;
  }

  bool is_per_channel = false;
  if (filter->quantization.type == kTfLiteAffineQuantization &&
 800fc28:	f8d9 1030 	ldr.w	r1, [r9, #48]	@ 0x30
 800fc2c:	4605      	mov	r5, r0
 800fc2e:	2901      	cmp	r1, #1
 800fc30:	d122      	bne.n	800fc78 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x74>
      filter->quantization.params != nullptr) {
 800fc32:	f8d9 2034 	ldr.w	r2, [r9, #52]	@ 0x34
  if (filter->quantization.type == kTfLiteAffineQuantization &&
 800fc36:	b1fa      	cbz	r2, 800fc78 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x74>
    const auto* affine_quantization =
        reinterpret_cast<TfLiteAffineQuantization*>(
            filter->quantization.params);
    TF_LITE_ENSURE(context, affine_quantization);
    TF_LITE_ENSURE(context, affine_quantization->scale);
 800fc38:	f8d2 c000 	ldr.w	ip, [r2]
 800fc3c:	f1bc 0f00 	cmp.w	ip, #0
 800fc40:	f000 8091 	beq.w	800fd66 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x162>
    is_per_channel = affine_quantization->scale->size > 1;
 800fc44:	f8dc a000 	ldr.w	sl, [ip]
  }

  if (is_per_channel) {
 800fc48:	f1ba 0f01 	cmp.w	sl, #1
 800fc4c:	dd14      	ble.n	800fc78 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x74>
        reinterpret_cast<TfLiteAffineQuantization*>(
            filter->quantization.params);
    const int per_channel_quantization_size = affine_quantization->scale->size;

    //  Currently only Int8/Int16 are supported for per channel quantization.
    TF_LITE_ENSURE(
 800fc4e:	7833      	ldrb	r3, [r6, #0]
    data->is_per_channel = is_per_channel;
 800fc50:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
    TF_LITE_ENSURE(
 800fc54:	2b09      	cmp	r3, #9
 800fc56:	d045      	beq.n	800fce4 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0xe0>
 800fc58:	2b07      	cmp	r3, #7
 800fc5a:	d043      	beq.n	800fce4 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0xe0>
 800fc5c:	494d      	ldr	r1, [pc, #308]	@ (800fd94 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x190>)
 800fc5e:	2363      	movs	r3, #99	@ 0x63
 800fc60:	696c      	ldr	r4, [r5, #20]
 800fc62:	4628      	mov	r0, r5
 800fc64:	9100      	str	r1, [sp, #0]
 800fc66:	4a4c      	ldr	r2, [pc, #304]	@ (800fd98 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x194>)
 800fc68:	494c      	ldr	r1, [pc, #304]	@ (800fd9c <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x198>)
 800fc6a:	47a0      	blx	r4
    TF_LITE_ENSURE(context, affine_quantization->scale);
 800fc6c:	2001      	movs	r0, #1
  data->output_zero_point = output->params.zero_point;

  return CalculateActivationRangeQuantized(context, activation, output,
                                           &data->output_activation_min,
                                           &data->output_activation_max);
}
 800fc6e:	b00b      	add	sp, #44	@ 0x2c
 800fc70:	ecbd 8b04 	vpop	{d8-d9}
 800fc74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 800fc78:	aa08      	add	r2, sp, #32
    double real_multiplier = 0.0;
 800fc7a:	f04f 0a00 	mov.w	sl, #0
 800fc7e:	f04f 0b00 	mov.w	fp, #0
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 800fc82:	4631      	mov	r1, r6
 800fc84:	9201      	str	r2, [sp, #4]
 800fc86:	4628      	mov	r0, r5
 800fc88:	464a      	mov	r2, r9
 800fc8a:	f8cd 8000 	str.w	r8, [sp]
    double real_multiplier = 0.0;
 800fc8e:	e9cd ab08 	strd	sl, fp, [sp, #32]
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 800fc92:	f7fc f8b9 	bl	800be08 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
 800fc96:	2800      	cmp	r0, #0
 800fc98:	d1e9      	bne.n	800fc6e <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x6a>
    QuantizeMultiplier(real_multiplier, &data->output_multiplier,
 800fc9a:	1d21      	adds	r1, r4, #4
 800fc9c:	4620      	mov	r0, r4
 800fc9e:	ed9d 0b08 	vldr	d0, [sp, #32]
 800fca2:	f7fb ffd5 	bl	800bc50 <_ZN6tflite18QuantizeMultiplierEdPlPi>
  TFLITE_DCHECK(filter->params.zero_point == 0);
 800fca6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d170      	bne.n	800fd90 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x18c>
  data->input_zero_point = input->params.zero_point;
 800fcae:	6932      	ldr	r2, [r6, #16]
  return CalculateActivationRangeQuantized(context, activation, output,
 800fcb0:	4628      	mov	r0, r5
 800fcb2:	4639      	mov	r1, r7
 800fcb4:	f104 050c 	add.w	r5, r4, #12
  data->input_zero_point = input->params.zero_point;
 800fcb8:	e9c4 2305 	strd	r2, r3, [r4, #20]
  data->output_zero_point = output->params.zero_point;
 800fcbc:	f8d8 3010 	ldr.w	r3, [r8, #16]
  return CalculateActivationRangeQuantized(context, activation, output,
 800fcc0:	4642      	mov	r2, r8
  data->output_zero_point = output->params.zero_point;
 800fcc2:	61e3      	str	r3, [r4, #28]
  return CalculateActivationRangeQuantized(context, activation, output,
 800fcc4:	f104 0308 	add.w	r3, r4, #8
 800fcc8:	9518      	str	r5, [sp, #96]	@ 0x60
}
 800fcca:	b00b      	add	sp, #44	@ 0x2c
 800fccc:	ecbd 8b04 	vpop	{d8-d9}
 800fcd0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  return CalculateActivationRangeQuantized(context, activation, output,
 800fcd4:	f7fc b8f0 	b.w	800beb8 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
    return kTfLiteOk;
 800fcd8:	4660      	mov	r0, ip
}
 800fcda:	b00b      	add	sp, #44	@ 0x2c
 800fcdc:	ecbd 8b04 	vpop	{d8-d9}
 800fce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TF_LITE_ENSURE(
 800fce4:	f899 3000 	ldrb.w	r3, [r9]
 800fce8:	2b12      	cmp	r3, #18
 800fcea:	d0b7      	beq.n	800fc5c <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x58>
    TF_LITE_ENSURE_EQ(
 800fcec:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800fcf0:	6891      	ldr	r1, [r2, #8]
 800fcf2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800fcf6:	685b      	ldr	r3, [r3, #4]
 800fcf8:	459a      	cmp	sl, r3
 800fcfa:	d13c      	bne.n	800fd76 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x172>
        static_cast<int32_t*>(context->AllocatePersistentBuffer(
 800fcfc:	ea4f 0b8a 	mov.w	fp, sl, lsl #2
 800fd00:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 800fd02:	4628      	mov	r0, r5
 800fd04:	9205      	str	r2, [sp, #20]
 800fd06:	4659      	mov	r1, fp
 800fd08:	4798      	blx	r3
        static_cast<int32_t*>(context->AllocatePersistentBuffer(
 800fd0a:	4659      	mov	r1, fp
 800fd0c:	6bab      	ldr	r3, [r5, #56]	@ 0x38
    for (int i = 0; i < per_channel_quantization_size; ++i) {
 800fd0e:	f04f 0b00 	mov.w	fp, #0
    data->per_channel_output_multiplier =
 800fd12:	6260      	str	r0, [r4, #36]	@ 0x24
        static_cast<int32_t*>(context->AllocatePersistentBuffer(
 800fd14:	4628      	mov	r0, r5
 800fd16:	4798      	blx	r3
 800fd18:	9a05      	ldr	r2, [sp, #20]
      const double effective_output_scale = static_cast<double>(input_scale) *
 800fd1a:	ed96 9a03 	vldr	s18, [r6, #12]
                                            static_cast<double>(output_scale);
 800fd1e:	ed98 8a03 	vldr	s16, [r8, #12]
 800fd22:	6813      	ldr	r3, [r2, #0]
      const double effective_output_scale = static_cast<double>(input_scale) *
 800fd24:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
                                            static_cast<double>(output_scale);
 800fd28:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
    data->per_channel_output_shift =
 800fd2c:	62a0      	str	r0, [r4, #40]	@ 0x28
    for (int i = 0; i < per_channel_quantization_size; ++i) {
 800fd2e:	3304      	adds	r3, #4
      const float scale = filter_scales[i];
 800fd30:	ecb3 0a01 	vldmia	r3!, {s0}
      QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
 800fd34:	a908      	add	r1, sp, #32
 800fd36:	a807      	add	r0, sp, #28
      const double filter_scale = static_cast<double>(scale);
 800fd38:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
      const float scale = filter_scales[i];
 800fd3c:	9305      	str	r3, [sp, #20]
      const double effective_output_scale = static_cast<double>(input_scale) *
 800fd3e:	ee20 0b09 	vmul.f64	d0, d0, d9
      QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
 800fd42:	ee80 0b08 	vdiv.f64	d0, d0, d8
 800fd46:	f7fb ff83 	bl	800bc50 <_ZN6tflite18QuantizeMultiplierEdPlPi>
      data->per_channel_output_multiplier[i] = significand;
 800fd4a:	9907      	ldr	r1, [sp, #28]
 800fd4c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    for (int i = 0; i < per_channel_quantization_size; ++i) {
 800fd4e:	9b05      	ldr	r3, [sp, #20]
      data->per_channel_output_multiplier[i] = significand;
 800fd50:	f842 102b 	str.w	r1, [r2, fp, lsl #2]
      data->per_channel_output_shift[i] = channel_shift;
 800fd54:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800fd56:	9908      	ldr	r1, [sp, #32]
 800fd58:	f842 102b 	str.w	r1, [r2, fp, lsl #2]
    for (int i = 0; i < per_channel_quantization_size; ++i) {
 800fd5c:	f10b 0b01 	add.w	fp, fp, #1
 800fd60:	45da      	cmp	sl, fp
 800fd62:	d1e5      	bne.n	800fd30 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x12c>
 800fd64:	e79f      	b.n	800fca6 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0xa2>
    TF_LITE_ENSURE(context, affine_quantization->scale);
 800fd66:	490e      	ldr	r1, [pc, #56]	@ (800fda0 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x19c>)
 800fd68:	234b      	movs	r3, #75	@ 0x4b
 800fd6a:	6944      	ldr	r4, [r0, #20]
 800fd6c:	4a0a      	ldr	r2, [pc, #40]	@ (800fd98 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x194>)
 800fd6e:	9100      	str	r1, [sp, #0]
 800fd70:	490a      	ldr	r1, [pc, #40]	@ (800fd9c <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x198>)
 800fd72:	47a0      	blx	r4
 800fd74:	e77a      	b.n	800fc6c <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x68>
    TF_LITE_ENSURE_EQ(
 800fd76:	490b      	ldr	r1, [pc, #44]	@ (800fda4 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x1a0>)
 800fd78:	4628      	mov	r0, r5
 800fd7a:	4a0b      	ldr	r2, [pc, #44]	@ (800fda8 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x1a4>)
 800fd7c:	e9cd a302 	strd	sl, r3, [sp, #8]
 800fd80:	236b      	movs	r3, #107	@ 0x6b
 800fd82:	696c      	ldr	r4, [r5, #20]
 800fd84:	e9cd 2100 	strd	r2, r1, [sp]
 800fd88:	4a03      	ldr	r2, [pc, #12]	@ (800fd98 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x194>)
 800fd8a:	4908      	ldr	r1, [pc, #32]	@ (800fdac <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x1a8>)
 800fd8c:	47a0      	blx	r4
 800fd8e:	e76d      	b.n	800fc6c <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x68>
  TFLITE_DCHECK(filter->params.zero_point == 0);
 800fd90:	f012 fdea 	bl	8022968 <abort>
 800fd94:	08028040 	.word	0x08028040
 800fd98:	08028000 	.word	0x08028000
 800fd9c:	08026288 	.word	0x08026288
 800fda0:	08026394 	.word	0x08026394
 800fda4:	0802645c 	.word	0x0802645c
 800fda8:	080280bc 	.word	0x080280bc
 800fdac:	08026310 	.word	0x08026310

0800fdb0 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_ESE_>:
          /*free=*/free,
          /*prepare=*/prepare,
          /*invoke=*/invoke,
          /*reset*/ reset,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr};
 800fdb0:	6001      	str	r1, [r0, #0]
 800fdb2:	2100      	movs	r1, #0
 800fdb4:	e9c0 2302 	strd	r2, r3, [r0, #8]
    void (*reset)(TfLiteContext* context, void* buffer)) {
 800fdb8:	e9dd 2300 	ldrd	r2, r3, [sp]
          /*custom_name=*/nullptr};
 800fdbc:	e9c0 1105 	strd	r1, r1, [r0, #20]
 800fdc0:	6042      	str	r2, [r0, #4]
 800fdc2:	6103      	str	r3, [r0, #16]
}
 800fdc4:	4770      	bx	lr
 800fdc6:	bf00      	nop

0800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>:
  return context->GetEvalTensor(context, node->inputs->data[index]);
}

// Returns the TfLiteEvalTensor struct for a given input index in a node.
const TfLiteEvalTensor* GetEvalInput(const TfLiteContext* context,
                                     const TfLiteNode* node, int index) {
 800fdc8:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context != nullptr);
 800fdca:	b1a8      	cbz	r0, 800fdf8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x30>
  TFLITE_DCHECK(node != nullptr);
 800fdcc:	b1a1      	cbz	r1, 800fdf8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x30>
      context, index, node->inputs->size, node->inputs->data);
 800fdce:	6809      	ldr	r1, [r1, #0]
 800fdd0:	468c      	mov	ip, r1
  if (index >= 0 && index < max_size) {
 800fdd2:	f85c 4b04 	ldr.w	r4, [ip], #4
 800fdd6:	42a2      	cmp	r2, r4
 800fdd8:	da0c      	bge.n	800fdf4 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x2c>
 800fdda:	2a00      	cmp	r2, #0
 800fddc:	db0a      	blt.n	800fdf4 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x2c>
  if (tensor_index < 0) {
 800fdde:	f85c 4022 	ldr.w	r4, [ip, r2, lsl #2]
 800fde2:	2c00      	cmp	r4, #0
 800fde4:	db06      	blt.n	800fdf4 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x2c>
  return context->GetEvalTensor(context, node->inputs->data[index]);
 800fde6:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fdea:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800fdec:	6849      	ldr	r1, [r1, #4]
  return GetMutableEvalInput(context, node, index);
}
 800fdee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return context->GetEvalTensor(context, node->inputs->data[index]);
 800fdf2:	4718      	bx	r3
}
 800fdf4:	2000      	movs	r0, #0
 800fdf6:	bd10      	pop	{r4, pc}
  TFLITE_DCHECK(context != nullptr);
 800fdf8:	f012 fdb6 	bl	8022968 <abort>

0800fdfc <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>:

// Returns the TfLiteEvalTensor struct for a given output index in a node.
TfLiteEvalTensor* GetEvalOutput(const TfLiteContext* context,
                                const TfLiteNode* node, int index) {
  TFLITE_DCHECK(context != nullptr);
 800fdfc:	b130      	cbz	r0, 800fe0c <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei+0x10>
  TFLITE_DCHECK(node != nullptr);
 800fdfe:	b129      	cbz	r1, 800fe0c <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei+0x10>
  return context->GetEvalTensor(context, node->outputs->data[index]);
 800fe00:	6849      	ldr	r1, [r1, #4]
 800fe02:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800fe04:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800fe08:	6851      	ldr	r1, [r2, #4]
 800fe0a:	4718      	bx	r3
                                const TfLiteNode* node, int index) {
 800fe0c:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context != nullptr);
 800fe0e:	f012 fdab 	bl	8022968 <abort>
 800fe12:	bf00      	nop

0800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>:
  TFLITE_DCHECK(input1 != nullptr);
  TFLITE_DCHECK(input2 != nullptr);
  return TfLiteIntArrayEqual(input1->dims, input2->dims);
}

const RuntimeShape GetTensorShape(const TfLiteEvalTensor* tensor) {
 800fe14:	b510      	push	{r4, lr}
 800fe16:	4604      	mov	r4, r0
  if (tensor == nullptr || tensor->dims == nullptr) {
 800fe18:	b161      	cbz	r1, 800fe34 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x20>
 800fe1a:	6849      	ldr	r1, [r1, #4]
 800fe1c:	b151      	cbz	r1, 800fe34 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x20>
    return RuntimeShape();
  }
  TfLiteIntArray* dims = tensor->dims;
  const int dims_size = dims->size;
 800fe1e:	f851 2b04 	ldr.w	r2, [r1], #4
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 800fe22:	2a06      	cmp	r2, #6
      : size_(dimensions_count) {
 800fe24:	6002      	str	r2, [r0, #0]
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 800fe26:	dc09      	bgt.n	800fe3c <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x28>
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 800fe28:	0092      	lsls	r2, r2, #2
 800fe2a:	3004      	adds	r0, #4
 800fe2c:	f013 fd11 	bl	8023852 <memcpy>
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
  return RuntimeShape(dims_size, dims_data);
}
 800fe30:	4620      	mov	r0, r4
 800fe32:	bd10      	pop	{r4, pc}
  RuntimeShape() : size_(0) {}
 800fe34:	2300      	movs	r3, #0
 800fe36:	4620      	mov	r0, r4
 800fe38:	6023      	str	r3, [r4, #0]
 800fe3a:	bd10      	pop	{r4, pc}
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 800fe3c:	f012 fd94 	bl	8022968 <abort>

0800fe40 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>:

PaddingType RuntimePaddingType(TfLitePadding padding) {
  switch (padding) {
 800fe40:	2801      	cmp	r0, #1
 800fe42:	d005      	beq.n	800fe50 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0x10>
 800fe44:	f1a0 0002 	sub.w	r0, r0, #2
 800fe48:	fab0 f080 	clz	r0, r0
 800fe4c:	0940      	lsrs	r0, r0, #5
 800fe4e:	0040      	lsls	r0, r0, #1
      return PaddingType::kValid;
    case TfLitePadding::kTfLitePaddingUnknown:
    default:
      return PaddingType::kNone;
  }
}
 800fe50:	4770      	bx	lr
 800fe52:	bf00      	nop

0800fe54 <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor>:
// The old dims data is copied to the new storage area.
// The tensor and eval_tensor must be the same tensor.
// Only use during Prepare phase.
TfLiteStatus CreateWritableTensorDimsWithCopy(TfLiteContext* context,
                                              TfLiteTensor* tensor,
                                              TfLiteEvalTensor* eval_tensor) {
 800fe54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fe56:	4605      	mov	r5, r0
 800fe58:	b083      	sub	sp, #12
  TF_LITE_ENSURE(context, tensor != nullptr);
 800fe5a:	b331      	cbz	r1, 800feaa <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor+0x56>
  TF_LITE_ENSURE(context, eval_tensor != nullptr);
 800fe5c:	4617      	mov	r7, r2
 800fe5e:	2a00      	cmp	r2, #0
 800fe60:	d02b      	beq.n	800feba <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor+0x66>
  TF_LITE_ENSURE(context, context->AllocatePersistentBuffer != nullptr);
 800fe62:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800fe64:	b1bb      	cbz	r3, 800fe96 <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor+0x42>
  int ranks = tensor->dims->size;
 800fe66:	688b      	ldr	r3, [r1, #8]
 800fe68:	460c      	mov	r4, r1
 800fe6a:	681e      	ldr	r6, [r3, #0]
  size_t alloc_size = TfLiteIntArrayGetSizeInBytes(ranks);
 800fe6c:	4630      	mov	r0, r6
 800fe6e:	f7fb fe8d 	bl	800bb8c <TfLiteIntArrayGetSizeInBytes>
  TfLiteIntArray* new_dims = static_cast<TfLiteIntArray*>(
      context->AllocatePersistentBuffer(context, alloc_size));
 800fe72:	6bab      	ldr	r3, [r5, #56]	@ 0x38
  size_t alloc_size = TfLiteIntArrayGetSizeInBytes(ranks);
 800fe74:	4601      	mov	r1, r0
      context->AllocatePersistentBuffer(context, alloc_size));
 800fe76:	4628      	mov	r0, r5
 800fe78:	4798      	blx	r3
  TfLiteIntArray* old_dims = tensor->dims;
  new_dims->size = ranks;
  tensor->dims = new_dims;
  eval_tensor->dims = new_dims;
  for (int i = 0; i < ranks; i++) {
 800fe7a:	2e00      	cmp	r6, #0
  TfLiteIntArray* old_dims = tensor->dims;
 800fe7c:	68a1      	ldr	r1, [r4, #8]
  new_dims->size = ranks;
 800fe7e:	6006      	str	r6, [r0, #0]
  tensor->dims = new_dims;
 800fe80:	60a0      	str	r0, [r4, #8]
  eval_tensor->dims = new_dims;
 800fe82:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < ranks; i++) {
 800fe84:	dd04      	ble.n	800fe90 <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor+0x3c>
    new_dims->data[i] = old_dims->data[i];
 800fe86:	00b2      	lsls	r2, r6, #2
 800fe88:	3104      	adds	r1, #4
 800fe8a:	3004      	adds	r0, #4
 800fe8c:	f013 fc3c 	bl	8023708 <memmove>
  }

  return kTfLiteOk;
 800fe90:	2000      	movs	r0, #0
}
 800fe92:	b003      	add	sp, #12
 800fe94:	bdf0      	pop	{r4, r5, r6, r7, pc}
  TF_LITE_ENSURE(context, context->AllocatePersistentBuffer != nullptr);
 800fe96:	490d      	ldr	r1, [pc, #52]	@ (800fecc <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor+0x78>)
 800fe98:	2385      	movs	r3, #133	@ 0x85
 800fe9a:	6944      	ldr	r4, [r0, #20]
 800fe9c:	4a0c      	ldr	r2, [pc, #48]	@ (800fed0 <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor+0x7c>)
 800fe9e:	9100      	str	r1, [sp, #0]
 800fea0:	490c      	ldr	r1, [pc, #48]	@ (800fed4 <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor+0x80>)
 800fea2:	47a0      	blx	r4
  TF_LITE_ENSURE(context, tensor != nullptr);
 800fea4:	2001      	movs	r0, #1
}
 800fea6:	b003      	add	sp, #12
 800fea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  TF_LITE_ENSURE(context, tensor != nullptr);
 800feaa:	490b      	ldr	r1, [pc, #44]	@ (800fed8 <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor+0x84>)
 800feac:	2383      	movs	r3, #131	@ 0x83
 800feae:	6944      	ldr	r4, [r0, #20]
 800feb0:	4a07      	ldr	r2, [pc, #28]	@ (800fed0 <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor+0x7c>)
 800feb2:	9100      	str	r1, [sp, #0]
 800feb4:	4907      	ldr	r1, [pc, #28]	@ (800fed4 <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor+0x80>)
 800feb6:	47a0      	blx	r4
 800feb8:	e7f4      	b.n	800fea4 <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor+0x50>
  TF_LITE_ENSURE(context, eval_tensor != nullptr);
 800feba:	4908      	ldr	r1, [pc, #32]	@ (800fedc <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor+0x88>)
 800febc:	2384      	movs	r3, #132	@ 0x84
 800febe:	6944      	ldr	r4, [r0, #20]
 800fec0:	4a03      	ldr	r2, [pc, #12]	@ (800fed0 <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor+0x7c>)
 800fec2:	9100      	str	r1, [sp, #0]
 800fec4:	4903      	ldr	r1, [pc, #12]	@ (800fed4 <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor+0x80>)
 800fec6:	47a0      	blx	r4
 800fec8:	e7ec      	b.n	800fea4 <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor+0x50>
 800feca:	bf00      	nop
 800fecc:	08028140 	.word	0x08028140
 800fed0:	080280dc 	.word	0x080280dc
 800fed4:	08026288 	.word	0x08026288
 800fed8:	08028114 	.word	0x08028114
 800fedc:	08028128 	.word	0x08028128

0800fee0 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode>:
  }

  return kTfLiteOk;
}

TfLiteStatus PackEval(TfLiteContext* context, TfLiteNode* node) {
 800fee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fee4:	b091      	sub	sp, #68	@ 0x44
  const TfLitePackParams* data =
      reinterpret_cast<TfLitePackParams*>(node->builtin_data);

  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 800fee6:	2200      	movs	r2, #0
  const TfLitePackParams* data =
 800fee8:	694d      	ldr	r5, [r1, #20]
TfLiteStatus PackEval(TfLiteContext* context, TfLiteNode* node) {
 800feea:	e9cd 0107 	strd	r0, r1, [sp, #28]
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 800feee:	f7ff ff85 	bl	800fdfc <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 800fef2:	4604      	mov	r4, r0

  switch (output->type) {
 800fef4:	7a00      	ldrb	r0, [r0, #8]
 800fef6:	1e43      	subs	r3, r0, #1
 800fef8:	2b08      	cmp	r3, #8
 800fefa:	d80a      	bhi.n	800ff12 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x32>
 800fefc:	e8df f013 	tbh	[pc, r3, lsl #1]
 800ff00:	012e01d0 	.word	0x012e01d0
 800ff04:	00b00009 	.word	0x00b00009
 800ff08:	00090009 	.word	0x00090009
 800ff0c:	00090009 	.word	0x00090009
 800ff10:	0013      	.short	0x0013
    case kTfLiteInt64: {
      return PackImpl<int64_t>(context, node, output, data->values_count,
                               data->axis);
    }
    default: {
      MicroPrintf("Type '%s' is not supported by pack.",
 800ff12:	f7fb fe3f 	bl	800bb94 <TfLiteTypeGetName>
 800ff16:	4601      	mov	r1, r0
 800ff18:	488f      	ldr	r0, [pc, #572]	@ (8010158 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x278>)
 800ff1a:	f7ff fa1f 	bl	800f35c <_Z11MicroPrintfPKcz>
                  TfLiteTypeGetName(output->type));
      return kTfLiteError;
 800ff1e:	2001      	movs	r0, #1
    }
  }

  return kTfLiteOk;
}
 800ff20:	b011      	add	sp, #68	@ 0x44
 800ff22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return PackImpl<int8_t>(context, node, output, data->values_count,
 800ff26:	682b      	ldr	r3, [r5, #0]
      tflite::micro::GetEvalInput(context, node, 0);
 800ff28:	2200      	movs	r2, #0
                              data->axis);
 800ff2a:	686d      	ldr	r5, [r5, #4]
      return PackImpl<int8_t>(context, node, output, data->values_count,
 800ff2c:	930e      	str	r3, [sp, #56]	@ 0x38
      tflite::micro::GetEvalInput(context, node, 0);
 800ff2e:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 800ff32:	f7ff ff49 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  const int dimensions = output->dims->size;
 800ff36:	6861      	ldr	r1, [r4, #4]
  if (axis < 0) {
 800ff38:	2d00      	cmp	r5, #0
  const TfLiteIntArray* input_dims = input0->dims;
 800ff3a:	6840      	ldr	r0, [r0, #4]
  const int dimensions = output->dims->size;
 800ff3c:	f8d1 c000 	ldr.w	ip, [r1]
  for (int i = 0; i < input_dims->size; ++i) {
 800ff40:	f8d0 e000 	ldr.w	lr, [r0]
    axis += dimensions;
 800ff44:	bfb8      	it	lt
 800ff46:	4465      	addlt	r5, ip
  for (int i = axis + 1; i < dimensions; ++i) {
 800ff48:	f105 0801 	add.w	r8, r5, #1
  for (int i = 0; i < axis; ++i) {
 800ff4c:	2d00      	cmp	r5, #0
  for (int i = axis + 1; i < dimensions; ++i) {
 800ff4e:	4643      	mov	r3, r8
  for (int i = 0; i < axis; ++i) {
 800ff50:	f340 8265 	ble.w	801041e <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x53e>
 800ff54:	460e      	mov	r6, r1
  int outer_size = 1;
 800ff56:	f04f 0b01 	mov.w	fp, #1
  for (int i = 0; i < axis; ++i) {
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	3201      	adds	r2, #1
    outer_size *= output_dims->data[i];
 800ff5e:	f856 7f04 	ldr.w	r7, [r6, #4]!
  for (int i = 0; i < axis; ++i) {
 800ff62:	42aa      	cmp	r2, r5
    outer_size *= output_dims->data[i];
 800ff64:	fb07 fb0b 	mul.w	fp, r7, fp
  for (int i = 0; i < axis; ++i) {
 800ff68:	d1f8      	bne.n	800ff5c <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x7c>
  for (int i = axis + 1; i < dimensions; ++i) {
 800ff6a:	45c4      	cmp	ip, r8
 800ff6c:	f340 8273 	ble.w	8010456 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x576>
 800ff70:	eb01 0188 	add.w	r1, r1, r8, lsl #2
  int copy_size = 1;
 800ff74:	2601      	movs	r6, #1
  for (int i = axis + 1; i < dimensions; ++i) {
 800ff76:	3301      	adds	r3, #1
    copy_size *= output_dims->data[i];
 800ff78:	f851 2f04 	ldr.w	r2, [r1, #4]!
  for (int i = axis + 1; i < dimensions; ++i) {
 800ff7c:	459c      	cmp	ip, r3
    copy_size *= output_dims->data[i];
 800ff7e:	fb02 f606 	mul.w	r6, r2, r6
  for (int i = axis + 1; i < dimensions; ++i) {
 800ff82:	dcf8      	bgt.n	800ff76 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x96>
  TFLITE_DCHECK_EQ(input_size, copy_size * outer_size);
 800ff84:	fb0b f506 	mul.w	r5, fp, r6
  for (int i = 0; i < input_dims->size; ++i) {
 800ff88:	f1be 0f00 	cmp.w	lr, #0
 800ff8c:	f340 825b 	ble.w	8010446 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x566>
  int input_size = 1;
 800ff90:	2201      	movs	r2, #1
  for (int i = 0; i < input_dims->size; ++i) {
 800ff92:	2300      	movs	r3, #0
 800ff94:	3301      	adds	r3, #1
    input_size *= input_dims->data[i];
 800ff96:	f850 1f04 	ldr.w	r1, [r0, #4]!
  for (int i = 0; i < input_dims->size; ++i) {
 800ff9a:	4573      	cmp	r3, lr
    input_size *= input_dims->data[i];
 800ff9c:	fb01 f202 	mul.w	r2, r1, r2
  for (int i = 0; i < input_dims->size; ++i) {
 800ffa0:	dbf8      	blt.n	800ff94 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0xb4>
  TFLITE_DCHECK_EQ(input_size, copy_size * outer_size);
 800ffa2:	42aa      	cmp	r2, r5
 800ffa4:	f040 8291 	bne.w	80104ca <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x5ea>
  for (int i = 0; i < values_count; ++i) {
 800ffa8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ffaa:	6823      	ldr	r3, [r4, #0]
 800ffac:	2a00      	cmp	r2, #0
 800ffae:	9301      	str	r3, [sp, #4]
 800ffb0:	f340 81f0 	ble.w	8010394 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x4b4>
 800ffb4:	f026 0103 	bic.w	r1, r6, #3
 800ffb8:	fb06 f902 	mul.w	r9, r6, r2
      for (int j = 0; j < copy_size; ++j) output_ptr[j] = input_ptr[j];
 800ffbc:	2700      	movs	r7, #0
 800ffbe:	f106 3aff 	add.w	sl, r6, #4294967295
 800ffc2:	1c4a      	adds	r2, r1, #1
 800ffc4:	1c88      	adds	r0, r1, #2
 800ffc6:	4688      	mov	r8, r1
 800ffc8:	9706      	str	r7, [sp, #24]
 800ffca:	9004      	str	r0, [sp, #16]
 800ffcc:	1858      	adds	r0, r3, r1
 800ffce:	4413      	add	r3, r2
 800ffd0:	9202      	str	r2, [sp, #8]
 800ffd2:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ffd4:	930c      	str	r3, [sp, #48]	@ 0x30
 800ffd6:	910f      	str	r1, [sp, #60]	@ 0x3c
    const TfLiteEvalTensor* t = tflite::micro::GetEvalInput(context, node, i);
 800ffd8:	463a      	mov	r2, r7
 800ffda:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 800ffde:	f7ff fef3 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  TFLITE_DCHECK(tensor != nullptr);
 800ffe2:	2800      	cmp	r0, #0
 800ffe4:	f000 8271 	beq.w	80104ca <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x5ea>
    for (int k = 0; k < outer_size; ++k) {
 800ffe8:	f1bb 0f00 	cmp.w	fp, #0
 800ffec:	dd30      	ble.n	8010050 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x170>
 800ffee:	2e00      	cmp	r6, #0
 800fff0:	dd2e      	ble.n	8010050 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x170>
 800fff2:	9a06      	ldr	r2, [sp, #24]
 800fff4:	f04f 0c00 	mov.w	ip, #0
 800fff8:	9b01      	ldr	r3, [sp, #4]
      for (int j = 0; j < copy_size; ++j) output_ptr[j] = input_ptr[j];
 800fffa:	9904      	ldr	r1, [sp, #16]
 800fffc:	18d4      	adds	r4, r2, r3
  return reinterpret_cast<const T*>(tensor->data.raw);
 800fffe:	f8d0 e000 	ldr.w	lr, [r0]
 8010002:	440b      	add	r3, r1
 8010004:	970d      	str	r7, [sp, #52]	@ 0x34
 8010006:	eb0e 0206 	add.w	r2, lr, r6
 801000a:	4675      	mov	r5, lr
 801000c:	930a      	str	r3, [sp, #40]	@ 0x28
 801000e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010010:	4473      	add	r3, lr
 8010012:	9303      	str	r3, [sp, #12]
 8010014:	9b02      	ldr	r3, [sp, #8]
 8010016:	4473      	add	r3, lr
 8010018:	9305      	str	r3, [sp, #20]
 801001a:	eb0e 0301 	add.w	r3, lr, r1
 801001e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010020:	f1ba 0f05 	cmp.w	sl, #5
 8010024:	d904      	bls.n	8010030 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x150>
 8010026:	1c6b      	adds	r3, r5, #1
 8010028:	1ae3      	subs	r3, r4, r3
 801002a:	2b02      	cmp	r3, #2
 801002c:	f200 81b6 	bhi.w	801039c <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x4bc>
 8010030:	1e61      	subs	r1, r4, #1
    for (int k = 0; k < outer_size; ++k) {
 8010032:	462b      	mov	r3, r5
      for (int j = 0; j < copy_size; ++j) output_ptr[j] = input_ptr[j];
 8010034:	f913 0b01 	ldrsb.w	r0, [r3], #1
 8010038:	4293      	cmp	r3, r2
 801003a:	f801 0f01 	strb.w	r0, [r1, #1]!
 801003e:	d1f9      	bne.n	8010034 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x154>
    for (int k = 0; k < outer_size; ++k) {
 8010040:	f10c 0c01 	add.w	ip, ip, #1
 8010044:	4435      	add	r5, r6
 8010046:	444c      	add	r4, r9
 8010048:	4432      	add	r2, r6
 801004a:	45dc      	cmp	ip, fp
 801004c:	d1e8      	bne.n	8010020 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x140>
 801004e:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
  for (int i = 0; i < values_count; ++i) {
 8010050:	9b06      	ldr	r3, [sp, #24]
 8010052:	3701      	adds	r7, #1
 8010054:	4433      	add	r3, r6
 8010056:	9306      	str	r3, [sp, #24]
 8010058:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801005a:	42bb      	cmp	r3, r7
 801005c:	d1bc      	bne.n	800ffd8 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0xf8>
 801005e:	e199      	b.n	8010394 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x4b4>
      return PackImpl<int64_t>(context, node, output, data->values_count,
 8010060:	682b      	ldr	r3, [r5, #0]
      tflite::micro::GetEvalInput(context, node, 0);
 8010062:	2200      	movs	r2, #0
                               data->axis);
 8010064:	686d      	ldr	r5, [r5, #4]
      return PackImpl<int64_t>(context, node, output, data->values_count,
 8010066:	9301      	str	r3, [sp, #4]
      tflite::micro::GetEvalInput(context, node, 0);
 8010068:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 801006c:	f7ff feac 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  const int dimensions = output->dims->size;
 8010070:	6861      	ldr	r1, [r4, #4]
  if (axis < 0) {
 8010072:	2d00      	cmp	r5, #0
  const TfLiteIntArray* input_dims = input0->dims;
 8010074:	6840      	ldr	r0, [r0, #4]
  const int dimensions = output->dims->size;
 8010076:	f8d1 e000 	ldr.w	lr, [r1]
  for (int i = 0; i < input_dims->size; ++i) {
 801007a:	f8d0 8000 	ldr.w	r8, [r0]
    axis += dimensions;
 801007e:	bfb8      	it	lt
 8010080:	4475      	addlt	r5, lr
  for (int i = axis + 1; i < dimensions; ++i) {
 8010082:	f105 0c01 	add.w	ip, r5, #1
  for (int i = 0; i < axis; ++i) {
 8010086:	2d00      	cmp	r5, #0
  for (int i = axis + 1; i < dimensions; ++i) {
 8010088:	4663      	mov	r3, ip
  for (int i = 0; i < axis; ++i) {
 801008a:	f340 81cd 	ble.w	8010428 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x548>
 801008e:	460e      	mov	r6, r1
  int outer_size = 1;
 8010090:	f04f 0901 	mov.w	r9, #1
  for (int i = 0; i < axis; ++i) {
 8010094:	2200      	movs	r2, #0
 8010096:	3201      	adds	r2, #1
    outer_size *= output_dims->data[i];
 8010098:	f856 7f04 	ldr.w	r7, [r6, #4]!
  for (int i = 0; i < axis; ++i) {
 801009c:	42aa      	cmp	r2, r5
    outer_size *= output_dims->data[i];
 801009e:	fb07 f909 	mul.w	r9, r7, r9
  for (int i = 0; i < axis; ++i) {
 80100a2:	d1f8      	bne.n	8010096 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x1b6>
  for (int i = axis + 1; i < dimensions; ++i) {
 80100a4:	45e6      	cmp	lr, ip
 80100a6:	f340 81d2 	ble.w	801044e <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x56e>
 80100aa:	eb01 018c 	add.w	r1, r1, ip, lsl #2
  int copy_size = 1;
 80100ae:	f04f 0b01 	mov.w	fp, #1
  for (int i = axis + 1; i < dimensions; ++i) {
 80100b2:	3301      	adds	r3, #1
    copy_size *= output_dims->data[i];
 80100b4:	f851 2f04 	ldr.w	r2, [r1, #4]!
  for (int i = axis + 1; i < dimensions; ++i) {
 80100b8:	459e      	cmp	lr, r3
    copy_size *= output_dims->data[i];
 80100ba:	fb02 fb0b 	mul.w	fp, r2, fp
  for (int i = axis + 1; i < dimensions; ++i) {
 80100be:	dcf8      	bgt.n	80100b2 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x1d2>
  TFLITE_DCHECK_EQ(input_size, copy_size * outer_size);
 80100c0:	fb0b f509 	mul.w	r5, fp, r9
  for (int i = 0; i < input_dims->size; ++i) {
 80100c4:	f1b8 0f00 	cmp.w	r8, #0
 80100c8:	f340 81bf 	ble.w	801044a <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x56a>
  int input_size = 1;
 80100cc:	2201      	movs	r2, #1
  for (int i = 0; i < input_dims->size; ++i) {
 80100ce:	2300      	movs	r3, #0
 80100d0:	3301      	adds	r3, #1
    input_size *= input_dims->data[i];
 80100d2:	f850 1f04 	ldr.w	r1, [r0, #4]!
  for (int i = 0; i < input_dims->size; ++i) {
 80100d6:	4543      	cmp	r3, r8
    input_size *= input_dims->data[i];
 80100d8:	fb01 f202 	mul.w	r2, r1, r2
  for (int i = 0; i < input_dims->size; ++i) {
 80100dc:	dbf8      	blt.n	80100d0 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x1f0>
  TFLITE_DCHECK_EQ(input_size, copy_size * outer_size);
 80100de:	42aa      	cmp	r2, r5
 80100e0:	f040 81f3 	bne.w	80104ca <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x5ea>
  for (int i = 0; i < values_count; ++i) {
 80100e4:	9a01      	ldr	r2, [sp, #4]
  return reinterpret_cast<T*>(tensor->data.raw);
 80100e6:	6827      	ldr	r7, [r4, #0]
 80100e8:	2a00      	cmp	r2, #0
 80100ea:	f340 8153 	ble.w	8010394 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x4b4>
 80100ee:	2300      	movs	r3, #0
 80100f0:	3f08      	subs	r7, #8
 80100f2:	fb0b f802 	mul.w	r8, fp, r2
 80100f6:	ea4f 06cb 	mov.w	r6, fp, lsl #3
 80100fa:	469a      	mov	sl, r3
 80100fc:	461d      	mov	r5, r3
    const TfLiteEvalTensor* t = tflite::micro::GetEvalInput(context, node, i);
 80100fe:	4652      	mov	r2, sl
 8010100:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 8010104:	f7ff fe60 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  TFLITE_DCHECK(tensor != nullptr);
 8010108:	2800      	cmp	r0, #0
 801010a:	f000 81de 	beq.w	80104ca <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x5ea>
    for (int k = 0; k < outer_size; ++k) {
 801010e:	f1b9 0f00 	cmp.w	r9, #0
 8010112:	dd1a      	ble.n	801014a <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x26a>
 8010114:	f1bb 0f00 	cmp.w	fp, #0
 8010118:	dd17      	ble.n	801014a <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x26a>
 801011a:	f8d0 e000 	ldr.w	lr, [r0]
  return reinterpret_cast<const T*>(tensor->data.raw);
 801011e:	2300      	movs	r3, #0
 8010120:	46ac      	mov	ip, r5
 8010122:	eb06 040e 	add.w	r4, r6, lr
 8010126:	461a      	mov	r2, r3
      for (int j = 0; j < copy_size; ++j) output_ptr[j] = input_ptr[j];
 8010128:	eb0e 01c3 	add.w	r1, lr, r3, lsl #3
 801012c:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
 8010130:	3008      	adds	r0, #8
 8010132:	ecb1 7b02 	vldmia	r1!, {d7}
 8010136:	42a1      	cmp	r1, r4
 8010138:	ed80 7b00 	vstr	d7, [r0]
 801013c:	d1f8      	bne.n	8010130 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x250>
    for (int k = 0; k < outer_size; ++k) {
 801013e:	3201      	adds	r2, #1
 8010140:	445b      	add	r3, fp
 8010142:	44c4      	add	ip, r8
 8010144:	4434      	add	r4, r6
 8010146:	4591      	cmp	r9, r2
 8010148:	d1ee      	bne.n	8010128 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x248>
  for (int i = 0; i < values_count; ++i) {
 801014a:	f10a 0a01 	add.w	sl, sl, #1
 801014e:	9b01      	ldr	r3, [sp, #4]
 8010150:	445d      	add	r5, fp
 8010152:	4553      	cmp	r3, sl
 8010154:	d1d3      	bne.n	80100fe <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x21e>
 8010156:	e11d      	b.n	8010394 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x4b4>
 8010158:	08028170 	.word	0x08028170
      return PackImpl<int32_t>(context, node, output, data->values_count,
 801015c:	682b      	ldr	r3, [r5, #0]
      tflite::micro::GetEvalInput(context, node, 0);
 801015e:	2200      	movs	r2, #0
                               data->axis);
 8010160:	686d      	ldr	r5, [r5, #4]
      return PackImpl<int32_t>(context, node, output, data->values_count,
 8010162:	930d      	str	r3, [sp, #52]	@ 0x34
      tflite::micro::GetEvalInput(context, node, 0);
 8010164:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 8010168:	f7ff fe2e 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  const int dimensions = output->dims->size;
 801016c:	6861      	ldr	r1, [r4, #4]
  if (axis < 0) {
 801016e:	2d00      	cmp	r5, #0
  const TfLiteIntArray* input_dims = input0->dims;
 8010170:	6840      	ldr	r0, [r0, #4]
  const int dimensions = output->dims->size;
 8010172:	f8d1 c000 	ldr.w	ip, [r1]
  for (int i = 0; i < input_dims->size; ++i) {
 8010176:	f8d0 e000 	ldr.w	lr, [r0]
    axis += dimensions;
 801017a:	bfb8      	it	lt
 801017c:	4465      	addlt	r5, ip
  for (int i = axis + 1; i < dimensions; ++i) {
 801017e:	f105 0801 	add.w	r8, r5, #1
  for (int i = 0; i < axis; ++i) {
 8010182:	2d00      	cmp	r5, #0
  for (int i = axis + 1; i < dimensions; ++i) {
 8010184:	4643      	mov	r3, r8
  for (int i = 0; i < axis; ++i) {
 8010186:	f340 8154 	ble.w	8010432 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x552>
 801018a:	460e      	mov	r6, r1
  int outer_size = 1;
 801018c:	2701      	movs	r7, #1
  for (int i = 0; i < axis; ++i) {
 801018e:	2200      	movs	r2, #0
 8010190:	46c1      	mov	r9, r8
 8010192:	3201      	adds	r2, #1
    outer_size *= output_dims->data[i];
 8010194:	f856 3f04 	ldr.w	r3, [r6, #4]!
  for (int i = 0; i < axis; ++i) {
 8010198:	42aa      	cmp	r2, r5
    outer_size *= output_dims->data[i];
 801019a:	fb03 f707 	mul.w	r7, r3, r7
  for (int i = 0; i < axis; ++i) {
 801019e:	d1f8      	bne.n	8010192 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x2b2>
  for (int i = axis + 1; i < dimensions; ++i) {
 80101a0:	45c4      	cmp	ip, r8
 80101a2:	464b      	mov	r3, r9
 80101a4:	9702      	str	r7, [sp, #8]
 80101a6:	f340 815b 	ble.w	8010460 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x580>
 80101aa:	eb01 0188 	add.w	r1, r1, r8, lsl #2
  int copy_size = 1;
 80101ae:	2201      	movs	r2, #1
  for (int i = axis + 1; i < dimensions; ++i) {
 80101b0:	3301      	adds	r3, #1
    copy_size *= output_dims->data[i];
 80101b2:	f851 5f04 	ldr.w	r5, [r1, #4]!
  for (int i = axis + 1; i < dimensions; ++i) {
 80101b6:	459c      	cmp	ip, r3
    copy_size *= output_dims->data[i];
 80101b8:	fb05 f202 	mul.w	r2, r5, r2
  for (int i = axis + 1; i < dimensions; ++i) {
 80101bc:	dcf8      	bgt.n	80101b0 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x2d0>
  TFLITE_DCHECK_EQ(input_size, copy_size * outer_size);
 80101be:	4613      	mov	r3, r2
 80101c0:	9201      	str	r2, [sp, #4]
 80101c2:	9a02      	ldr	r2, [sp, #8]
 80101c4:	fb02 f503 	mul.w	r5, r2, r3
  for (int i = 0; i < input_dims->size; ++i) {
 80101c8:	f1be 0f00 	cmp.w	lr, #0
 80101cc:	f340 8146 	ble.w	801045c <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x57c>
  int input_size = 1;
 80101d0:	2201      	movs	r2, #1
  for (int i = 0; i < input_dims->size; ++i) {
 80101d2:	2300      	movs	r3, #0
 80101d4:	3301      	adds	r3, #1
    input_size *= input_dims->data[i];
 80101d6:	f850 1f04 	ldr.w	r1, [r0, #4]!
  for (int i = 0; i < input_dims->size; ++i) {
 80101da:	4573      	cmp	r3, lr
    input_size *= input_dims->data[i];
 80101dc:	fb01 f202 	mul.w	r2, r1, r2
  for (int i = 0; i < input_dims->size; ++i) {
 80101e0:	dbf8      	blt.n	80101d4 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x2f4>
  TFLITE_DCHECK_EQ(input_size, copy_size * outer_size);
 80101e2:	42aa      	cmp	r2, r5
 80101e4:	f040 8171 	bne.w	80104ca <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x5ea>
  for (int i = 0; i < values_count; ++i) {
 80101e8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
  return reinterpret_cast<T*>(tensor->data.raw);
 80101ea:	6825      	ldr	r5, [r4, #0]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	f340 80d1 	ble.w	8010394 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x4b4>
 80101f2:	9a01      	ldr	r2, [sp, #4]
 80101f4:	fb02 f103 	mul.w	r1, r2, r3
 80101f8:	0853      	lsrs	r3, r2, #1
 80101fa:	0096      	lsls	r6, r2, #2
 80101fc:	f022 0401 	bic.w	r4, r2, #1
 8010200:	00db      	lsls	r3, r3, #3
 8010202:	9103      	str	r1, [sp, #12]
 8010204:	0089      	lsls	r1, r1, #2
 8010206:	9309      	str	r3, [sp, #36]	@ 0x24
 8010208:	2300      	movs	r3, #0
 801020a:	9105      	str	r1, [sp, #20]
 801020c:	1e51      	subs	r1, r2, #1
 801020e:	4699      	mov	r9, r3
 8010210:	f002 0201 	and.w	r2, r2, #1
 8010214:	9104      	str	r1, [sp, #16]
 8010216:	920a      	str	r2, [sp, #40]	@ 0x28
    const TfLiteEvalTensor* t = tflite::micro::GetEvalInput(context, node, i);
 8010218:	464a      	mov	r2, r9
 801021a:	9306      	str	r3, [sp, #24]
 801021c:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 8010220:	f7ff fdd2 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  TFLITE_DCHECK(tensor != nullptr);
 8010224:	2800      	cmp	r0, #0
 8010226:	f000 8150 	beq.w	80104ca <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x5ea>
    for (int k = 0; k < outer_size; ++k) {
 801022a:	9b02      	ldr	r3, [sp, #8]
 801022c:	2b00      	cmp	r3, #0
 801022e:	9b06      	ldr	r3, [sp, #24]
 8010230:	dd2e      	ble.n	8010290 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x3b0>
 8010232:	9a01      	ldr	r2, [sp, #4]
 8010234:	2a00      	cmp	r2, #0
 8010236:	dd2b      	ble.n	8010290 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x3b0>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8010238:	f8d0 b000 	ldr.w	fp, [r0]
 801023c:	2700      	movs	r7, #0
 801023e:	eb05 0e83 	add.w	lr, r5, r3, lsl #2
 8010242:	469c      	mov	ip, r3
 8010244:	46d8      	mov	r8, fp
 8010246:	eb06 010b 	add.w	r1, r6, fp
 801024a:	46ba      	mov	sl, r7
 801024c:	e9cd 930b 	strd	r9, r3, [sp, #44]	@ 0x2c
      for (int j = 0; j < copy_size; ++j) output_ptr[j] = input_ptr[j];
 8010250:	9b04      	ldr	r3, [sp, #16]
 8010252:	2b06      	cmp	r3, #6
 8010254:	d904      	bls.n	8010260 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x380>
 8010256:	f108 0304 	add.w	r3, r8, #4
 801025a:	4573      	cmp	r3, lr
 801025c:	f040 80c4 	bne.w	80103e8 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x508>
 8010260:	f1ae 0204 	sub.w	r2, lr, #4
    for (int k = 0; k < outer_size; ++k) {
 8010264:	4643      	mov	r3, r8
      for (int j = 0; j < copy_size; ++j) output_ptr[j] = input_ptr[j];
 8010266:	f853 0b04 	ldr.w	r0, [r3], #4
 801026a:	428b      	cmp	r3, r1
 801026c:	f842 0f04 	str.w	r0, [r2, #4]!
 8010270:	d1f9      	bne.n	8010266 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x386>
    for (int k = 0; k < outer_size; ++k) {
 8010272:	9b05      	ldr	r3, [sp, #20]
 8010274:	f10a 0a01 	add.w	sl, sl, #1
 8010278:	44b0      	add	r8, r6
 801027a:	4431      	add	r1, r6
 801027c:	449e      	add	lr, r3
 801027e:	9b01      	ldr	r3, [sp, #4]
 8010280:	441f      	add	r7, r3
 8010282:	9b03      	ldr	r3, [sp, #12]
 8010284:	449c      	add	ip, r3
 8010286:	9b02      	ldr	r3, [sp, #8]
 8010288:	4553      	cmp	r3, sl
 801028a:	d1e1      	bne.n	8010250 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x370>
 801028c:	e9dd 930b 	ldrd	r9, r3, [sp, #44]	@ 0x2c
  for (int i = 0; i < values_count; ++i) {
 8010290:	9a01      	ldr	r2, [sp, #4]
 8010292:	f109 0901 	add.w	r9, r9, #1
 8010296:	4413      	add	r3, r2
 8010298:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801029a:	454a      	cmp	r2, r9
 801029c:	d1bc      	bne.n	8010218 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x338>
 801029e:	e079      	b.n	8010394 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x4b4>
      return PackImpl<float>(context, node, output, data->values_count,
 80102a0:	682b      	ldr	r3, [r5, #0]
      tflite::micro::GetEvalInput(context, node, 0);
 80102a2:	2200      	movs	r2, #0
                             data->axis);
 80102a4:	686d      	ldr	r5, [r5, #4]
      return PackImpl<float>(context, node, output, data->values_count,
 80102a6:	9301      	str	r3, [sp, #4]
      tflite::micro::GetEvalInput(context, node, 0);
 80102a8:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 80102ac:	f7ff fd8c 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  const int dimensions = output->dims->size;
 80102b0:	6861      	ldr	r1, [r4, #4]
  if (axis < 0) {
 80102b2:	2d00      	cmp	r5, #0
  const TfLiteIntArray* input_dims = input0->dims;
 80102b4:	6840      	ldr	r0, [r0, #4]
  const int dimensions = output->dims->size;
 80102b6:	f8d1 e000 	ldr.w	lr, [r1]
  for (int i = 0; i < input_dims->size; ++i) {
 80102ba:	f8d0 8000 	ldr.w	r8, [r0]
    axis += dimensions;
 80102be:	bfb8      	it	lt
 80102c0:	4475      	addlt	r5, lr
  for (int i = axis + 1; i < dimensions; ++i) {
 80102c2:	f105 0c01 	add.w	ip, r5, #1
  for (int i = 0; i < axis; ++i) {
 80102c6:	2d00      	cmp	r5, #0
  for (int i = axis + 1; i < dimensions; ++i) {
 80102c8:	4663      	mov	r3, ip
  for (int i = 0; i < axis; ++i) {
 80102ca:	f340 80b7 	ble.w	801043c <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x55c>
 80102ce:	460e      	mov	r6, r1
  int outer_size = 1;
 80102d0:	f04f 0901 	mov.w	r9, #1
  for (int i = 0; i < axis; ++i) {
 80102d4:	2200      	movs	r2, #0
 80102d6:	3201      	adds	r2, #1
    outer_size *= output_dims->data[i];
 80102d8:	f856 7f04 	ldr.w	r7, [r6, #4]!
  for (int i = 0; i < axis; ++i) {
 80102dc:	42aa      	cmp	r2, r5
    outer_size *= output_dims->data[i];
 80102de:	fb07 f909 	mul.w	r9, r7, r9
  for (int i = 0; i < axis; ++i) {
 80102e2:	d1f8      	bne.n	80102d6 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x3f6>
  for (int i = axis + 1; i < dimensions; ++i) {
 80102e4:	45e6      	cmp	lr, ip
 80102e6:	f340 80c1 	ble.w	801046c <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x58c>
 80102ea:	eb01 018c 	add.w	r1, r1, ip, lsl #2
  int copy_size = 1;
 80102ee:	f04f 0b01 	mov.w	fp, #1
  for (int i = axis + 1; i < dimensions; ++i) {
 80102f2:	3301      	adds	r3, #1
    copy_size *= output_dims->data[i];
 80102f4:	f851 2f04 	ldr.w	r2, [r1, #4]!
  for (int i = axis + 1; i < dimensions; ++i) {
 80102f8:	459e      	cmp	lr, r3
    copy_size *= output_dims->data[i];
 80102fa:	fb02 fb0b 	mul.w	fp, r2, fp
  for (int i = axis + 1; i < dimensions; ++i) {
 80102fe:	dcf8      	bgt.n	80102f2 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x412>
  TFLITE_DCHECK_EQ(input_size, copy_size * outer_size);
 8010300:	fb09 f50b 	mul.w	r5, r9, fp
  for (int i = 0; i < input_dims->size; ++i) {
 8010304:	f1b8 0f00 	cmp.w	r8, #0
 8010308:	f340 80ae 	ble.w	8010468 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x588>
  int input_size = 1;
 801030c:	2201      	movs	r2, #1
  for (int i = 0; i < input_dims->size; ++i) {
 801030e:	2300      	movs	r3, #0
 8010310:	3301      	adds	r3, #1
    input_size *= input_dims->data[i];
 8010312:	f850 1f04 	ldr.w	r1, [r0, #4]!
  for (int i = 0; i < input_dims->size; ++i) {
 8010316:	4543      	cmp	r3, r8
    input_size *= input_dims->data[i];
 8010318:	fb01 f202 	mul.w	r2, r1, r2
  for (int i = 0; i < input_dims->size; ++i) {
 801031c:	dbf8      	blt.n	8010310 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x430>
  TFLITE_DCHECK_EQ(input_size, copy_size * outer_size);
 801031e:	42aa      	cmp	r2, r5
 8010320:	f040 80d3 	bne.w	80104ca <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x5ea>
  for (int i = 0; i < values_count; ++i) {
 8010324:	9b01      	ldr	r3, [sp, #4]
  return reinterpret_cast<T*>(tensor->data.raw);
 8010326:	f8d4 8000 	ldr.w	r8, [r4]
 801032a:	2b00      	cmp	r3, #0
 801032c:	dd32      	ble.n	8010394 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x4b4>
 801032e:	461a      	mov	r2, r3
 8010330:	2300      	movs	r3, #0
 8010332:	ea4f 068b 	mov.w	r6, fp, lsl #2
 8010336:	fb0b f702 	mul.w	r7, fp, r2
 801033a:	469a      	mov	sl, r3
 801033c:	461d      	mov	r5, r3
    const TfLiteEvalTensor* t = tflite::micro::GetEvalInput(context, node, i);
 801033e:	4652      	mov	r2, sl
 8010340:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 8010344:	f7ff fd40 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  TFLITE_DCHECK(tensor != nullptr);
 8010348:	2800      	cmp	r0, #0
 801034a:	f000 80be 	beq.w	80104ca <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x5ea>
    for (int k = 0; k < outer_size; ++k) {
 801034e:	f1b9 0f00 	cmp.w	r9, #0
 8010352:	dd19      	ble.n	8010388 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x4a8>
 8010354:	f1bb 0f00 	cmp.w	fp, #0
 8010358:	dd16      	ble.n	8010388 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x4a8>
 801035a:	f8d0 e000 	ldr.w	lr, [r0]
  return reinterpret_cast<const T*>(tensor->data.raw);
 801035e:	2300      	movs	r3, #0
 8010360:	46ac      	mov	ip, r5
 8010362:	eb0e 0406 	add.w	r4, lr, r6
 8010366:	461a      	mov	r2, r3
      for (int j = 0; j < copy_size; ++j) output_ptr[j] = input_ptr[j];
 8010368:	eb0e 0183 	add.w	r1, lr, r3, lsl #2
 801036c:	eb08 008c 	add.w	r0, r8, ip, lsl #2
 8010370:	ecf1 7a01 	vldmia	r1!, {s15}
 8010374:	42a1      	cmp	r1, r4
 8010376:	ece0 7a01 	vstmia	r0!, {s15}
 801037a:	d1f9      	bne.n	8010370 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x490>
    for (int k = 0; k < outer_size; ++k) {
 801037c:	3201      	adds	r2, #1
 801037e:	445b      	add	r3, fp
 8010380:	44bc      	add	ip, r7
 8010382:	4434      	add	r4, r6
 8010384:	454a      	cmp	r2, r9
 8010386:	d1ef      	bne.n	8010368 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x488>
  for (int i = 0; i < values_count; ++i) {
 8010388:	f10a 0a01 	add.w	sl, sl, #1
 801038c:	9b01      	ldr	r3, [sp, #4]
 801038e:	445d      	add	r5, fp
 8010390:	4553      	cmp	r3, sl
 8010392:	d1d4      	bne.n	801033e <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x45e>
      return PackImpl<float>(context, node, output, data->values_count,
 8010394:	2000      	movs	r0, #0
}
 8010396:	b011      	add	sp, #68	@ 0x44
 8010398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801039c:	eb08 0704 	add.w	r7, r8, r4
    for (int k = 0; k < outer_size; ++k) {
 80103a0:	4629      	mov	r1, r5
 80103a2:	4623      	mov	r3, r4
      for (int j = 0; j < copy_size; ++j) output_ptr[j] = input_ptr[j];
 80103a4:	f851 0b04 	ldr.w	r0, [r1], #4
 80103a8:	f843 0b04 	str.w	r0, [r3], #4
 80103ac:	42bb      	cmp	r3, r7
 80103ae:	d1f9      	bne.n	80103a4 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x4c4>
 80103b0:	45b0      	cmp	r8, r6
 80103b2:	f43f ae45 	beq.w	8010040 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x160>
 80103b6:	eba5 010e 	sub.w	r1, r5, lr
 80103ba:	9b01      	ldr	r3, [sp, #4]
 80103bc:	9803      	ldr	r0, [sp, #12]
 80103be:	1ae3      	subs	r3, r4, r3
 80103c0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80103c2:	5640      	ldrsb	r0, [r0, r1]
 80103c4:	54f8      	strb	r0, [r7, r3]
 80103c6:	9802      	ldr	r0, [sp, #8]
 80103c8:	4286      	cmp	r6, r0
 80103ca:	f77f ae39 	ble.w	8010040 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x160>
 80103ce:	9805      	ldr	r0, [sp, #20]
 80103d0:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 80103d2:	5640      	ldrsb	r0, [r0, r1]
 80103d4:	54f8      	strb	r0, [r7, r3]
 80103d6:	9804      	ldr	r0, [sp, #16]
 80103d8:	4286      	cmp	r6, r0
 80103da:	f77f ae31 	ble.w	8010040 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x160>
 80103de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80103e0:	5641      	ldrsb	r1, [r0, r1]
 80103e2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80103e4:	54c1      	strb	r1, [r0, r3]
 80103e6:	e62b      	b.n	8010040 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x160>
 80103e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    for (int k = 0; k < outer_size; ++k) {
 80103ea:	4642      	mov	r2, r8
 80103ec:	9106      	str	r1, [sp, #24]
 80103ee:	eb03 090e 	add.w	r9, r3, lr
 80103f2:	4673      	mov	r3, lr
      for (int j = 0; j < copy_size; ++j) output_ptr[j] = input_ptr[j];
 80103f4:	e9d2 1000 	ldrd	r1, r0, [r2]
 80103f8:	3208      	adds	r2, #8
 80103fa:	e9c3 1000 	strd	r1, r0, [r3]
 80103fe:	3308      	adds	r3, #8
 8010400:	454b      	cmp	r3, r9
 8010402:	d1f7      	bne.n	80103f4 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x514>
 8010404:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010406:	9906      	ldr	r1, [sp, #24]
 8010408:	2b00      	cmp	r3, #0
 801040a:	f43f af32 	beq.w	8010272 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x392>
 801040e:	19e3      	adds	r3, r4, r7
 8010410:	f85b 2023 	ldr.w	r2, [fp, r3, lsl #2]
 8010414:	eb04 030c 	add.w	r3, r4, ip
 8010418:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
 801041c:	e729      	b.n	8010272 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x392>
  for (int i = axis + 1; i < dimensions; ++i) {
 801041e:	45c4      	cmp	ip, r8
 8010420:	dd28      	ble.n	8010474 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x594>
  int outer_size = 1;
 8010422:	f04f 0b01 	mov.w	fp, #1
 8010426:	e5a3      	b.n	800ff70 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x90>
  for (int i = axis + 1; i < dimensions; ++i) {
 8010428:	45e6      	cmp	lr, ip
 801042a:	dd31      	ble.n	8010490 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x5b0>
  int outer_size = 1;
 801042c:	f04f 0901 	mov.w	r9, #1
 8010430:	e63b      	b.n	80100aa <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x1ca>
  for (int i = axis + 1; i < dimensions; ++i) {
 8010432:	45c4      	cmp	ip, r8
 8010434:	dd36      	ble.n	80104a4 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x5c4>
  int outer_size = 1;
 8010436:	2201      	movs	r2, #1
 8010438:	9202      	str	r2, [sp, #8]
 801043a:	e6b6      	b.n	80101aa <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x2ca>
  for (int i = axis + 1; i < dimensions; ++i) {
 801043c:	45e6      	cmp	lr, ip
 801043e:	dd20      	ble.n	8010482 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x5a2>
  int outer_size = 1;
 8010440:	f04f 0901 	mov.w	r9, #1
 8010444:	e751      	b.n	80102ea <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x40a>
  int input_size = 1;
 8010446:	2201      	movs	r2, #1
 8010448:	e5ab      	b.n	800ffa2 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0xc2>
 801044a:	2201      	movs	r2, #1
 801044c:	e647      	b.n	80100de <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x1fe>
  for (int i = axis + 1; i < dimensions; ++i) {
 801044e:	464d      	mov	r5, r9
  int copy_size = 1;
 8010450:	f04f 0b01 	mov.w	fp, #1
 8010454:	e636      	b.n	80100c4 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x1e4>
  for (int i = axis + 1; i < dimensions; ++i) {
 8010456:	465d      	mov	r5, fp
  int copy_size = 1;
 8010458:	2601      	movs	r6, #1
 801045a:	e595      	b.n	800ff88 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0xa8>
  int input_size = 1;
 801045c:	2201      	movs	r2, #1
 801045e:	e6c0      	b.n	80101e2 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x302>
  int copy_size = 1;
 8010460:	2301      	movs	r3, #1
 8010462:	463d      	mov	r5, r7
 8010464:	9301      	str	r3, [sp, #4]
 8010466:	e6af      	b.n	80101c8 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x2e8>
  int input_size = 1;
 8010468:	2201      	movs	r2, #1
 801046a:	e758      	b.n	801031e <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x43e>
  for (int i = axis + 1; i < dimensions; ++i) {
 801046c:	464d      	mov	r5, r9
  int copy_size = 1;
 801046e:	f04f 0b01 	mov.w	fp, #1
 8010472:	e747      	b.n	8010304 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x424>
  for (int i = 0; i < input_dims->size; ++i) {
 8010474:	f1be 0f00 	cmp.w	lr, #0
 8010478:	dd11      	ble.n	801049e <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x5be>
 801047a:	2501      	movs	r5, #1
  int copy_size = 1;
 801047c:	462e      	mov	r6, r5
  int outer_size = 1;
 801047e:	46ab      	mov	fp, r5
 8010480:	e586      	b.n	800ff90 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0xb0>
  for (int i = 0; i < input_dims->size; ++i) {
 8010482:	f1b8 0f00 	cmp.w	r8, #0
 8010486:	dd14      	ble.n	80104b2 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x5d2>
 8010488:	2501      	movs	r5, #1
  int copy_size = 1;
 801048a:	46ab      	mov	fp, r5
  int outer_size = 1;
 801048c:	46a9      	mov	r9, r5
 801048e:	e73d      	b.n	801030c <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x42c>
  for (int i = 0; i < input_dims->size; ++i) {
 8010490:	f1b8 0f00 	cmp.w	r8, #0
 8010494:	dd15      	ble.n	80104c2 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x5e2>
 8010496:	2501      	movs	r5, #1
  int copy_size = 1;
 8010498:	46ab      	mov	fp, r5
  int outer_size = 1;
 801049a:	46a9      	mov	r9, r5
 801049c:	e616      	b.n	80100cc <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x1ec>
  int copy_size = 1;
 801049e:	2601      	movs	r6, #1
  int outer_size = 1;
 80104a0:	46b3      	mov	fp, r6
 80104a2:	e581      	b.n	800ffa8 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0xc8>
  for (int i = 0; i < input_dims->size; ++i) {
 80104a4:	f1be 0f00 	cmp.w	lr, #0
 80104a8:	dd07      	ble.n	80104ba <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x5da>
 80104aa:	2501      	movs	r5, #1
  int outer_size = 1;
 80104ac:	e9cd 5501 	strd	r5, r5, [sp, #4]
 80104b0:	e68e      	b.n	80101d0 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x2f0>
  int copy_size = 1;
 80104b2:	f04f 0b01 	mov.w	fp, #1
  int outer_size = 1;
 80104b6:	46d9      	mov	r9, fp
 80104b8:	e734      	b.n	8010324 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x444>
  int copy_size = 1;
 80104ba:	2301      	movs	r3, #1
  int outer_size = 1;
 80104bc:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80104c0:	e692      	b.n	80101e8 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x308>
  int copy_size = 1;
 80104c2:	f04f 0b01 	mov.w	fp, #1
  int outer_size = 1;
 80104c6:	46d9      	mov	r9, fp
 80104c8:	e60c      	b.n	80100e4 <_ZN6tflite12_GLOBAL__N_18PackEvalEP13TfLiteContextP10TfLiteNode+0x204>
  TFLITE_DCHECK_EQ(input_size, copy_size * outer_size);
 80104ca:	f012 fa4d 	bl	8022968 <abort>
 80104ce:	bf00      	nop

080104d0 <_ZN6tflite13Register_PACKEv>:

}  // namespace

TFLMRegistration Register_PACK() {
 80104d0:	b510      	push	{r4, lr}
  return tflite::micro::RegisterOp(nullptr, nullptr, PackEval);
 80104d2:	2200      	movs	r2, #0
TFLMRegistration Register_PACK() {
 80104d4:	b082      	sub	sp, #8
 80104d6:	4604      	mov	r4, r0
  return tflite::micro::RegisterOp(nullptr, nullptr, PackEval);
 80104d8:	4b04      	ldr	r3, [pc, #16]	@ (80104ec <_ZN6tflite13Register_PACKEv+0x1c>)
 80104da:	4611      	mov	r1, r2
 80104dc:	e9cd 2200 	strd	r2, r2, [sp]
 80104e0:	f7ff fc66 	bl	800fdb0 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_ESE_>
}
 80104e4:	4620      	mov	r0, r4
 80104e6:	b002      	add	sp, #8
 80104e8:	bd10      	pop	{r4, pc}
 80104ea:	bf00      	nop
 80104ec:	0800fee1 	.word	0x0800fee1

080104f0 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE>:

TfLiteStatus CalculateOpDataPooling(const TfLiteContext* context,
                                    const TfLitePoolParams* params,
                                    const TfLiteTensor* input,
                                    const TfLiteTensor* output,
                                    OpDataPooling* data) {
 80104f0:	b4f0      	push	{r4, r5, r6, r7}
  return t->dims->data[dim];
 80104f2:	6893      	ldr	r3, [r2, #8]
 80104f4:	9c04      	ldr	r4, [sp, #16]
  int width = SizeOfDimension(input, 2);

  int out_height, out_width;

  data->padding = ComputePaddingHeightWidth(
      params->stride_height, params->stride_width,
 80104f6:	e9d1 7c01 	ldrd	r7, ip, [r1, #4]
 80104fa:	e9d3 6502 	ldrd	r6, r5, [r3, #8]
      /*dilation_rate_height=*/1,
      /*dilation_rate_width=*/1, height, width, params->filter_height,
      params->filter_width, params->padding, &out_height, &out_width);
 80104fe:	e9d1 2303 	ldrd	r2, r3, [r1, #12]
 8010502:	7809      	ldrb	r1, [r1, #0]
  if (stride == 0) return 0;
 8010504:	b3bf      	cbz	r7, 8010576 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x86>
  switch (padding) {
 8010506:	2901      	cmp	r1, #1
 8010508:	d010      	beq.n	801052c <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x3c>
 801050a:	2902      	cmp	r1, #2
 801050c:	d13e      	bne.n	801058c <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x9c>
      return (image_size + stride - effective_filter_size) / stride;
 801050e:	1979      	adds	r1, r7, r5
 8010510:	1a89      	subs	r1, r1, r2
 8010512:	fb91 f1f7 	sdiv	r1, r1, r7
      ((out_size - 1) * stride + effective_filter_size - in_size);
 8010516:	3901      	subs	r1, #1
  if (stride == 0) return 0;
 8010518:	f1bc 0f00 	cmp.w	ip, #0
 801051c:	d03a      	beq.n	8010594 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0xa4>
      return (image_size + stride - effective_filter_size) / stride;
 801051e:	eb0c 0006 	add.w	r0, ip, r6
 8010522:	1ac0      	subs	r0, r0, r3
 8010524:	fb90 f0fc 	sdiv	r0, r0, ip
      ((out_size - 1) * stride + effective_filter_size - in_size);
 8010528:	3801      	subs	r0, #1
      return (image_size + stride - effective_filter_size) / stride;
 801052a:	e00d      	b.n	8010548 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x58>
      return (image_size + stride - 1) / stride;
 801052c:	1979      	adds	r1, r7, r5
 801052e:	3901      	subs	r1, #1
 8010530:	fb91 f1f7 	sdiv	r1, r1, r7
      ((out_size - 1) * stride + effective_filter_size - in_size);
 8010534:	3901      	subs	r1, #1
  if (stride == 0) return 0;
 8010536:	f1bc 0f00 	cmp.w	ip, #0
 801053a:	d02b      	beq.n	8010594 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0xa4>
      return (image_size + stride - 1) / stride;
 801053c:	eb0c 0006 	add.w	r0, ip, r6
 8010540:	3801      	subs	r0, #1
 8010542:	fb90 f0fc 	sdiv	r0, r0, ip
      ((out_size - 1) * stride + effective_filter_size - in_size);
 8010546:	3801      	subs	r0, #1
 8010548:	fb01 2207 	mla	r2, r1, r7, r2
 801054c:	fb00 330c 	mla	r3, r0, ip, r3

  return kTfLiteOk;
}
 8010550:	2000      	movs	r0, #0
  int total_padding =
 8010552:	1b52      	subs	r2, r2, r5
 8010554:	1b9b      	subs	r3, r3, r6
  total_padding = total_padding > 0 ? total_padding : 0;
 8010556:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 801055a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  return total_padding / 2;
 801055e:	1051      	asrs	r1, r2, #1
  *offset = total_padding % 2;
 8010560:	f002 0201 	and.w	r2, r2, #1
  return total_padding / 2;
 8010564:	105d      	asrs	r5, r3, #1
  *offset = total_padding % 2;
 8010566:	f003 0301 	and.w	r3, r3, #1
  data->padding = ComputePaddingHeightWidth(
 801056a:	e9c4 1500 	strd	r1, r5, [r4]
 801056e:	e9c4 2302 	strd	r2, r3, [r4, #8]
}
 8010572:	bcf0      	pop	{r4, r5, r6, r7}
 8010574:	4770      	bx	lr
  if (stride == 0) return 0;
 8010576:	f1bc 0f00 	cmp.w	ip, #0
 801057a:	d007      	beq.n	801058c <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x9c>
  switch (padding) {
 801057c:	2901      	cmp	r1, #1
 801057e:	d00c      	beq.n	801059a <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0xaa>
 8010580:	2902      	cmp	r1, #2
 8010582:	f04f 31ff 	mov.w	r1, #4294967295
 8010586:	d0ca      	beq.n	801051e <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x2e>
 8010588:	4608      	mov	r0, r1
 801058a:	e7dd      	b.n	8010548 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x58>
 801058c:	f04f 31ff 	mov.w	r1, #4294967295
 8010590:	4608      	mov	r0, r1
 8010592:	e7d9      	b.n	8010548 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x58>
  if (stride == 0) return 0;
 8010594:	f04f 30ff 	mov.w	r0, #4294967295
 8010598:	e7d6      	b.n	8010548 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x58>
  switch (padding) {
 801059a:	f04f 31ff 	mov.w	r1, #4294967295
 801059e:	e7cd      	b.n	801053c <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x4c>

080105a0 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus PoolingPrepare(TfLiteContext* context, TfLiteNode* node) {
 80105a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  TFLITE_DCHECK(node->builtin_data != nullptr);
 80105a4:	f8d1 a014 	ldr.w	sl, [r1, #20]
TfLiteStatus PoolingPrepare(TfLiteContext* context, TfLiteNode* node) {
 80105a8:	b082      	sub	sp, #8
  TFLITE_DCHECK(node->builtin_data != nullptr);
 80105aa:	f1ba 0f00 	cmp.w	sl, #0
 80105ae:	f000 809d 	beq.w	80106ec <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x14c>
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);

  TFLITE_DCHECK(node->user_data != nullptr);
 80105b2:	f8d1 9010 	ldr.w	r9, [r1, #16]
 80105b6:	460d      	mov	r5, r1
 80105b8:	f1b9 0f00 	cmp.w	r9, #0
 80105bc:	f000 8096 	beq.w	80106ec <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x14c>
 80105c0:	68c7      	ldr	r7, [r0, #12]
  OpDataPooling* data = static_cast<OpDataPooling*>(node->user_data);

  MicroContext* micro_context = GetMicroContext(context);

  TfLiteTensor* input =
 80105c2:	4604      	mov	r4, r0
      micro_context->AllocateTempInputTensor(node, kPoolingInputTensor);
 80105c4:	2200      	movs	r2, #0
 80105c6:	4638      	mov	r0, r7
 80105c8:	f7fd fe5a 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
 80105cc:	4606      	mov	r6, r0
 80105ce:	b368      	cbz	r0, 801062c <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x8c>
  TfLiteTensor* output =
      micro_context->AllocateTempOutputTensor(node, kPoolingOutputTensor);
 80105d0:	4629      	mov	r1, r5
 80105d2:	2200      	movs	r2, #0
 80105d4:	4638      	mov	r0, r7
 80105d6:	f7fd fe63 	bl	800e2a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
 80105da:	4605      	mov	r5, r0
 80105dc:	b1c0      	cbz	r0, 8010610 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x70>

  TF_LITE_ENSURE_STATUS(
 80105de:	4603      	mov	r3, r0
 80105e0:	4632      	mov	r2, r6
 80105e2:	4651      	mov	r1, sl
 80105e4:	4620      	mov	r0, r4
 80105e6:	f8cd 9000 	str.w	r9, [sp]
 80105ea:	f7ff ff81 	bl	80104f0 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE>
 80105ee:	4680      	mov	r8, r0
 80105f0:	b9c0      	cbnz	r0, 8010624 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x84>
      CalculateOpDataPooling(context, params, input, output, data));

  // check if input, output quantization params are same.
  if (input->type == kTfLiteInt8 || input->type == kTfLiteInt16) {
 80105f2:	7830      	ldrb	r0, [r6, #0]
 80105f4:	2809      	cmp	r0, #9
 80105f6:	d01d      	beq.n	8010634 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x94>
 80105f8:	2807      	cmp	r0, #7
 80105fa:	d01b      	beq.n	8010634 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x94>
    TF_LITE_ENSURE(context, scale_diff <= 1.0e-6);
    TF_LITE_ENSURE(context,
                   input->params.zero_point == output->params.zero_point);
  }

  if (input->type == kTfLiteFloat32) {
 80105fc:	2801      	cmp	r0, #1
 80105fe:	d04b      	beq.n	8010698 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xf8>
  } else if (input->type == kTfLiteInt8 || input->type == kTfLiteInt16) {
    CalculateActivationRangeQuantized(context, params->activation, output,
                                      &data->activation_min,
                                      &data->activation_max);
  } else {
    MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
 8010600:	f7fb fac8 	bl	800bb94 <TfLiteTypeGetName>
 8010604:	7832      	ldrb	r2, [r6, #0]
 8010606:	4601      	mov	r1, r0
 8010608:	483b      	ldr	r0, [pc, #236]	@ (80106f8 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x158>)
 801060a:	f7fe fea7 	bl	800f35c <_Z11MicroPrintfPKcz>
                input->type);
    return kTfLiteError;
 801060e:	e007      	b.n	8010620 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x80>
  TF_LITE_ENSURE(context, output != nullptr);
 8010610:	493a      	ldr	r1, [pc, #232]	@ (80106fc <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x15c>)
 8010612:	2340      	movs	r3, #64	@ 0x40
 8010614:	6965      	ldr	r5, [r4, #20]
 8010616:	9100      	str	r1, [sp, #0]
 8010618:	4620      	mov	r0, r4
 801061a:	4a39      	ldr	r2, [pc, #228]	@ (8010700 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x160>)
 801061c:	4939      	ldr	r1, [pc, #228]	@ (8010704 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x164>)
 801061e:	47a8      	blx	r5
  TF_LITE_ENSURE(context, input != nullptr);
 8010620:	f04f 0801 	mov.w	r8, #1

  micro_context->DeallocateTempTfLiteTensor(input);
  micro_context->DeallocateTempTfLiteTensor(output);

  return kTfLiteOk;
}
 8010624:	4640      	mov	r0, r8
 8010626:	b002      	add	sp, #8
 8010628:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TF_LITE_ENSURE(context, input != nullptr);
 801062c:	4936      	ldr	r1, [pc, #216]	@ (8010708 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x168>)
 801062e:	233d      	movs	r3, #61	@ 0x3d
 8010630:	6965      	ldr	r5, [r4, #20]
 8010632:	e7f0      	b.n	8010616 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x76>
        std::abs(input->params.scale - output->params.scale));
 8010634:	edd5 7a03 	vldr	s15, [r5, #12]
 8010638:	ed96 7a03 	vldr	s14, [r6, #12]
 801063c:	ee37 7a67 	vsub.f32	s14, s14, s15
    TF_LITE_ENSURE(context, scale_diff <= 1.0e-6);
 8010640:	ed9f 6b2b 	vldr	d6, [pc, #172]	@ 80106f0 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x150>

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8010644:	eeb0 7ac7 	vabs.f32	s14, s14
        std::abs(input->params.scale - output->params.scale));
 8010648:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
    TF_LITE_ENSURE(context, scale_diff <= 1.0e-6);
 801064c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8010650:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010654:	d830      	bhi.n	80106b8 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x118>
    TF_LITE_ENSURE(context,
 8010656:	6932      	ldr	r2, [r6, #16]
 8010658:	692b      	ldr	r3, [r5, #16]
 801065a:	429a      	cmp	r2, r3
 801065c:	d003      	beq.n	8010666 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xc6>
 801065e:	492b      	ldr	r1, [pc, #172]	@ (801070c <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x16c>)
 8010660:	234a      	movs	r3, #74	@ 0x4a
 8010662:	6965      	ldr	r5, [r4, #20]
 8010664:	e7d7      	b.n	8010616 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x76>
    CalculateActivationRangeQuantized(context, params->activation, output,
 8010666:	f109 0314 	add.w	r3, r9, #20
 801066a:	f89a 1014 	ldrb.w	r1, [sl, #20]
 801066e:	4620      	mov	r0, r4
 8010670:	462a      	mov	r2, r5
 8010672:	9300      	str	r3, [sp, #0]
 8010674:	f109 0310 	add.w	r3, r9, #16
 8010678:	f7fb fc1e 	bl	800beb8 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
  micro_context->DeallocateTempTfLiteTensor(input);
 801067c:	683b      	ldr	r3, [r7, #0]
 801067e:	4631      	mov	r1, r6
 8010680:	4638      	mov	r0, r7
 8010682:	699b      	ldr	r3, [r3, #24]
 8010684:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(output);
 8010686:	683b      	ldr	r3, [r7, #0]
 8010688:	4638      	mov	r0, r7
 801068a:	4629      	mov	r1, r5
 801068c:	699b      	ldr	r3, [r3, #24]
 801068e:	4798      	blx	r3
}
 8010690:	4640      	mov	r0, r8
 8010692:	b002      	add	sp, #8
 8010694:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    CalculateActivationRange(params->activation, &data->activation_min_f32,
 8010698:	f89a 3014 	ldrb.w	r3, [sl, #20]
  if (activation == kTfLiteActRelu) {
 801069c:	2b01      	cmp	r3, #1
 801069e:	d00f      	beq.n	80106c0 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x120>
  } else if (activation == kTfLiteActRelu6) {
 80106a0:	2b03      	cmp	r3, #3
 80106a2:	d014      	beq.n	80106ce <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x12e>
  } else if (activation == kTfLiteActReluN1To1) {
 80106a4:	2b02      	cmp	r3, #2
 80106a6:	d019      	beq.n	80106dc <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x13c>
    *activation_min = -1;
    *activation_max = 1;
  } else {
    *activation_min = std::numeric_limits<T>::lowest();
 80106a8:	f46f 0300 	mvn.w	r3, #8388608	@ 0x800000
 80106ac:	f8c9 3018 	str.w	r3, [r9, #24]
    *activation_max = std::numeric_limits<T>::max();
 80106b0:	4b17      	ldr	r3, [pc, #92]	@ (8010710 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x170>)
 80106b2:	f8c9 301c 	str.w	r3, [r9, #28]
 80106b6:	e7e1      	b.n	801067c <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xdc>
    TF_LITE_ENSURE(context, scale_diff <= 1.0e-6);
 80106b8:	4916      	ldr	r1, [pc, #88]	@ (8010714 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x174>)
 80106ba:	2349      	movs	r3, #73	@ 0x49
 80106bc:	6965      	ldr	r5, [r4, #20]
 80106be:	e7aa      	b.n	8010616 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x76>
    *activation_min = 0;
 80106c0:	2300      	movs	r3, #0
 80106c2:	f8c9 3018 	str.w	r3, [r9, #24]
    *activation_max = std::numeric_limits<T>::max();
 80106c6:	4b12      	ldr	r3, [pc, #72]	@ (8010710 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x170>)
 80106c8:	f8c9 301c 	str.w	r3, [r9, #28]
 80106cc:	e7d6      	b.n	801067c <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xdc>
    *activation_max = 6;
 80106ce:	4b12      	ldr	r3, [pc, #72]	@ (8010718 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x178>)
 80106d0:	f8c9 301c 	str.w	r3, [r9, #28]
    *activation_min = 0;
 80106d4:	2300      	movs	r3, #0
 80106d6:	f8c9 3018 	str.w	r3, [r9, #24]
 80106da:	e7cf      	b.n	801067c <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xdc>
    *activation_min = -1;
 80106dc:	4b0f      	ldr	r3, [pc, #60]	@ (801071c <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x17c>)
 80106de:	f8c9 3018 	str.w	r3, [r9, #24]
    *activation_max = 1;
 80106e2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80106e6:	f8c9 301c 	str.w	r3, [r9, #28]
 80106ea:	e7c7      	b.n	801067c <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xdc>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 80106ec:	f012 f93c 	bl	8022968 <abort>
 80106f0:	a0b5ed8d 	.word	0xa0b5ed8d
 80106f4:	3eb0c6f7 	.word	0x3eb0c6f7
 80106f8:	0802821c 	.word	0x0802821c
 80106fc:	08027eec 	.word	0x08027eec
 8010700:	08028194 	.word	0x08028194
 8010704:	08026288 	.word	0x08026288
 8010708:	08027ec4 	.word	0x08027ec4
 801070c:	080281e4 	.word	0x080281e4
 8010710:	7f7fffff 	.word	0x7f7fffff
 8010714:	080281cc 	.word	0x080281cc
 8010718:	40c00000 	.word	0x40c00000
 801071c:	bf800000 	.word	0xbf800000

08010720 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>:
}

void MaxPoolingEvalFloat(TfLiteContext* context, TfLiteNode* node,
                         TfLitePoolParams* params, const OpDataPooling* data,
                         const TfLiteEvalTensor* input,
                         TfLiteEvalTensor* output) {
 8010720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  tflite::PoolParams op_params;
  op_params.stride_height = params->stride_height;
  op_params.stride_width = params->stride_width;
 8010724:	6857      	ldr	r7, [r2, #4]
  op_params.stride_height = params->stride_height;
 8010726:	6896      	ldr	r6, [r2, #8]
                         TfLiteEvalTensor* output) {
 8010728:	ed2d 8b02 	vpush	{d8}
 801072c:	b0af      	sub	sp, #188	@ 0xbc
  op_params.filter_height = params->filter_height;
  op_params.filter_width = params->filter_width;
  op_params.padding_values.height = data->padding.height;
  op_params.padding_values.width = data->padding.width;
  op_params.float_activation_min = data->activation_min_f32;
 801072e:	ed93 8a06 	vldr	s16, [r3, #24]
  op_params.float_activation_max = data->activation_max_f32;
 8010732:	edd3 8a07 	vldr	s17, [r3, #28]
  op_params.stride_width = params->stride_width;
 8010736:	970d      	str	r7, [sp, #52]	@ 0x34
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
 8010738:	a820      	add	r0, sp, #128	@ 0x80
  op_params.filter_height = params->filter_height;
 801073a:	6917      	ldr	r7, [r2, #16]
  op_params.filter_width = params->filter_width;
 801073c:	68d2      	ldr	r2, [r2, #12]
  op_params.filter_height = params->filter_height;
 801073e:	970e      	str	r7, [sp, #56]	@ 0x38
  op_params.padding_values.height = data->padding.height;
 8010740:	f9b3 7004 	ldrsh.w	r7, [r3, #4]
  op_params.padding_values.width = data->padding.width;
 8010744:	f9b3 3000 	ldrsh.w	r3, [r3]
  op_params.filter_width = params->filter_width;
 8010748:	920f      	str	r2, [sp, #60]	@ 0x3c
  op_params.padding_values.width = data->padding.width;
 801074a:	9310      	str	r3, [sp, #64]	@ 0x40
                         TfLiteEvalTensor* output) {
 801074c:	e9dd 543a 	ldrd	r5, r4, [sp, #232]	@ 0xe8
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
 8010750:	4629      	mov	r1, r5
 8010752:	f7ff fb5f 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 8010756:	2d00      	cmp	r5, #0
 8010758:	f000 8156 	beq.w	8010a08 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2e8>
  return reinterpret_cast<const T*>(tensor->data.raw);
 801075c:	682b      	ldr	r3, [r5, #0]
                         tflite::micro::GetTensorData<float>(input),
                         tflite::micro::GetTensorShape(output),
 801075e:	4621      	mov	r1, r4
 8010760:	a827      	add	r0, sp, #156	@ 0x9c
 8010762:	9311      	str	r3, [sp, #68]	@ 0x44
 8010764:	f7ff fb56 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 8010768:	2c00      	cmp	r4, #0
 801076a:	f000 814d 	beq.w	8010a08 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2e8>
  return reinterpret_cast<T*>(tensor->data.raw);
 801076e:	6823      	ldr	r3, [r4, #0]
 8010770:	9312      	str	r3, [sp, #72]	@ 0x48
}

inline void MaxPool(const PoolParams& params, const RuntimeShape& input_shape,
                    const float* input_data, const RuntimeShape& output_shape,
                    float* output_data) {
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 8010772:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010774:	2b04      	cmp	r3, #4
 8010776:	f040 8147 	bne.w	8010a08 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2e8>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 801077a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801077c:	2b04      	cmp	r3, #4
 801077e:	f040 8143 	bne.w	8010a08 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2e8>
    return dims_[i];
 8010782:	9821      	ldr	r0, [sp, #132]	@ 0x84
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8010784:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8010786:	4298      	cmp	r0, r3
 8010788:	f040 813e 	bne.w	8010a08 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2e8>
 801078c:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 801078e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8010790:	42ab      	cmp	r3, r5
 8010792:	f040 8139 	bne.w	8010a08 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2e8>
 8010796:	9b22      	ldr	r3, [sp, #136]	@ 0x88
  const int input_width = input_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  const int stride_height = params.stride_height;
  const int stride_width = params.stride_width;
  for (int batch = 0; batch < batches; ++batch) {
 8010798:	2800      	cmp	r0, #0
 801079a:	f8dd b08c 	ldr.w	fp, [sp, #140]	@ 0x8c
 801079e:	9302      	str	r3, [sp, #8]
 80107a0:	e9dd e229 	ldrd	lr, r2, [sp, #164]	@ 0xa4
 80107a4:	9207      	str	r2, [sp, #28]
 80107a6:	f340 8104 	ble.w	80109b2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x292>
 80107aa:	fb02 f30e 	mul.w	r3, r2, lr
    for (int out_y = 0; out_y < output_height; ++out_y) {
 80107ae:	f1be 0f00 	cmp.w	lr, #0
 80107b2:	fb05 fa02 	mul.w	sl, r5, r2
 80107b6:	fb05 f903 	mul.w	r9, r5, r3
 80107ba:	fb05 f30b 	mul.w	r3, r5, fp
 80107be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80107c2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80107c4:	ea4f 0385 	mov.w	r3, r5, lsl #2
 80107c8:	9300      	str	r3, [sp, #0]
 80107ca:	f340 80f2 	ble.w	80109b2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x292>
 80107ce:	f04f 0800 	mov.w	r8, #0
 80107d2:	427a      	negs	r2, r7
 80107d4:	4654      	mov	r4, sl
 80107d6:	46bc      	mov	ip, r7
 80107d8:	46f2      	mov	sl, lr
 80107da:	4607      	mov	r7, r0
 80107dc:	4643      	mov	r3, r8
 80107de:	4648      	mov	r0, r9
 80107e0:	4611      	mov	r1, r2
 80107e2:	46c1      	mov	r9, r8
 80107e4:	46a6      	mov	lr, r4
 80107e6:	9504      	str	r5, [sp, #16]
 80107e8:	4662      	mov	r2, ip
	return __b;
 80107ea:	461c      	mov	r4, r3
 80107ec:	2500      	movs	r5, #0
 80107ee:	9101      	str	r1, [sp, #4]
 80107f0:	9305      	str	r3, [sp, #20]
      for (int out_x = 0; out_x < output_width; ++out_x) {
 80107f2:	9b07      	ldr	r3, [sp, #28]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	f340 80fb 	ble.w	80109f0 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2d0>
 80107fa:	970c      	str	r7, [sp, #48]	@ 0x30
 80107fc:	4607      	mov	r7, r0
 80107fe:	f8cd 9018 	str.w	r9, [sp, #24]
 8010802:	4650      	mov	r0, sl
 8010804:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8010808:	9101      	str	r1, [sp, #4]
 801080a:	4671      	mov	r1, lr
 801080c:	e9cd c80a 	strd	ip, r8, [sp, #40]	@ 0x28
        for (int channel = 0; channel < depth; ++channel) {
 8010810:	9b04      	ldr	r3, [sp, #16]
 8010812:	2b00      	cmp	r3, #0
 8010814:	f340 80b2 	ble.w	801097c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x25c>
      if (__b < __a)
 8010818:	9b02      	ldr	r3, [sp, #8]
      if (__a < __b)
 801081a:	ea22 78e2 	bic.w	r8, r2, r2, asr #31
 801081e:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
      if (__b < __a)
 8010822:	eb02 0c03 	add.w	ip, r2, r3
 8010826:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010828:	f1ce 0a00 	rsb	sl, lr, #0
 801082c:	921a      	str	r2, [sp, #104]	@ 0x68
 801082e:	459c      	cmp	ip, r3
 8010830:	9a01      	ldr	r2, [sp, #4]
 8010832:	9403      	str	r4, [sp, #12]
 8010834:	bfa8      	it	ge
 8010836:	469c      	movge	ip, r3
 8010838:	9b06      	ldr	r3, [sp, #24]
 801083a:	f8cd c020 	str.w	ip, [sp, #32]
 801083e:	eb03 0c09 	add.w	ip, r3, r9
 8010842:	9b08      	ldr	r3, [sp, #32]
 8010844:	44c4      	add	ip, r8
 8010846:	444b      	add	r3, r9
 8010848:	fb0b fc0c 	mul.w	ip, fp, ip
 801084c:	e9cd 3616 	strd	r3, r6, [sp, #88]	@ 0x58
 8010850:	f8cd c054 	str.w	ip, [sp, #84]	@ 0x54
 8010854:	460e      	mov	r6, r1
 8010856:	46f4      	mov	ip, lr
 8010858:	f04f 0e00 	mov.w	lr, #0
 801085c:	e9cd 0518 	strd	r0, r5, [sp, #96]	@ 0x60
 8010860:	f8cd e024 	str.w	lr, [sp, #36]	@ 0x24
              (out_y * stride_height) - params.padding_values.height;
          // Compute the boundaries of the filter region clamped so as to
          // ensure that the filter window fits in the input array.
          const int filter_x_start = std::max(0, -in_x_origin);
          const int filter_x_end =
              std::min(params.filter_width, input_width - in_x_origin);
 8010864:	eb0b 030c 	add.w	r3, fp, ip
 8010868:	990f      	ldr	r1, [sp, #60]	@ 0x3c
      if (__a < __b)
 801086a:	ea2c 70ec 	bic.w	r0, ip, ip, asr #31
 801086e:	9d00      	ldr	r5, [sp, #0]
      if (__b < __a)
 8010870:	4299      	cmp	r1, r3
 8010872:	f8cd c06c 	str.w	ip, [sp, #108]	@ 0x6c
 8010876:	46bc      	mov	ip, r7
 8010878:	4637      	mov	r7, r6
 801087a:	bfa8      	it	ge
 801087c:	4619      	movge	r1, r3
 801087e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010880:	4453      	add	r3, sl
 8010882:	468e      	mov	lr, r1
 8010884:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8010886:	4403      	add	r3, r0
 8010888:	fb05 1303 	mla	r3, r5, r3, r1
 801088c:	9d03      	ldr	r5, [sp, #12]
 801088e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010890:	9314      	str	r3, [sp, #80]	@ 0x50
 8010892:	eb0e 030a 	add.w	r3, lr, sl
 8010896:	eb01 0185 	add.w	r1, r1, r5, lsl #2
        for (int channel = 0; channel < depth; ++channel) {
 801089a:	2500      	movs	r5, #0
 801089c:	9301      	str	r3, [sp, #4]
 801089e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80108a0:	9414      	str	r4, [sp, #80]	@ 0x50
 80108a2:	4614      	mov	r4, r2
          const int filter_y_start = std::max(0, -in_y_origin);
          const int filter_y_end =
              std::min(params.filter_height, input_height - in_y_origin);
          float max = std::numeric_limits<float>::lowest();
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 80108a4:	9a08      	ldr	r2, [sp, #32]
          float max = std::numeric_limits<float>::lowest();
 80108a6:	eddf 7a67 	vldr	s15, [pc, #412]	@ 8010a44 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x324>
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 80108aa:	4542      	cmp	r2, r8
 80108ac:	dd37      	ble.n	801091e <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1fe>
 80108ae:	eb08 0209 	add.w	r2, r8, r9
 80108b2:	461e      	mov	r6, r3
 80108b4:	911e      	str	r1, [sp, #120]	@ 0x78
 80108b6:	e9cd 581c 	strd	r5, r8, [sp, #112]	@ 0x70
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
 80108ba:	4586      	cmp	lr, r0
 80108bc:	dd26      	ble.n	801090c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ec>
 80108be:	9d02      	ldr	r5, [sp, #8]
 80108c0:	2a00      	cmp	r2, #0
 80108c2:	ea45 0102 	orr.w	r1, r5, r2
 80108c6:	f2c0 809e 	blt.w	8010a06 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2e6>
 80108ca:	4295      	cmp	r5, r2
 80108cc:	f340 809b 	ble.w	8010a06 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2e6>
 80108d0:	2900      	cmp	r1, #0
 80108d2:	d073      	beq.n	80109bc <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x29c>
 80108d4:	eb0a 0100 	add.w	r1, sl, r0
inline int Offset(const RuntimeShape& shape, int i0, int i1, int i2, int i3) {
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
  const int* dims_data = reinterpret_cast<const int*>(shape.DimsData());
  TFLITE_DCHECK((dims_data[0] == 0 && i0 == 0) ||
                (i0 >= 0 && i0 < dims_data[0]));
  TFLITE_DCHECK((dims_data[1] == 0 && i1 == 0) ||
 80108d8:	4635      	mov	r5, r6
 80108da:	931f      	str	r3, [sp, #124]	@ 0x7c
                (i1 >= 0 && i1 < dims_data[1]));
  TFLITE_DCHECK((dims_data[2] == 0 && i2 == 0) ||
 80108dc:	ea51 080b 	orrs.w	r8, r1, fp
 80108e0:	d005      	beq.n	80108ee <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ce>
 80108e2:	2900      	cmp	r1, #0
 80108e4:	f2c0 8090 	blt.w	8010a08 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2e8>
 80108e8:	4559      	cmp	r1, fp
 80108ea:	f280 808d 	bge.w	8010a08 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2e8>
      if (__a < __b)
 80108ee:	ed95 7a00 	vldr	s14, [r5]
 80108f2:	3101      	adds	r1, #1
 80108f4:	9b00      	ldr	r3, [sp, #0]
 80108f6:	eeb4 7a67 	vcmp.f32	s14, s15
 80108fa:	441d      	add	r5, r3
 80108fc:	9b01      	ldr	r3, [sp, #4]
 80108fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010902:	fe77 7a27 	vselgt.f32	s15, s14, s15
 8010906:	4299      	cmp	r1, r3
 8010908:	d1e8      	bne.n	80108dc <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1bc>
 801090a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 801090c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801090e:	3201      	adds	r2, #1
 8010910:	440e      	add	r6, r1
 8010912:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8010914:	428a      	cmp	r2, r1
 8010916:	d1d0      	bne.n	80108ba <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x19a>
 8010918:	991e      	ldr	r1, [sp, #120]	@ 0x78
 801091a:	e9dd 581c 	ldrd	r5, r8, [sp, #112]	@ 0x70
	return __b;
 801091e:	eeb4 8a67 	vcmp.f32	s16, s15
        for (int channel = 0; channel < depth; ++channel) {
 8010922:	3501      	adds	r5, #1
 8010924:	9a04      	ldr	r2, [sp, #16]
 8010926:	3304      	adds	r3, #4
 8010928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801092c:	fe78 7a27 	vselgt.f32	s15, s16, s15
	return __b;
 8010930:	eef4 8a67 	vcmp.f32	s17, s15
 8010934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010938:	bf48      	it	mi
 801093a:	eef0 7a68 	vmovmi.f32	s15, s17
 801093e:	4295      	cmp	r5, r2
              max = std::max(
                  max,
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)]);
            }
          }
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
 8010940:	ece1 7a01 	vstmia	r1!, {s15}
        for (int channel = 0; channel < depth; ++channel) {
 8010944:	d1ae      	bne.n	80108a4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x184>
 8010946:	4610      	mov	r0, r2
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8010948:	9903      	ldr	r1, [sp, #12]
 801094a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801094c:	463e      	mov	r6, r7
 801094e:	4401      	add	r1, r0
 8010950:	4667      	mov	r7, ip
 8010952:	f8dd c06c 	ldr.w	ip, [sp, #108]	@ 0x6c
 8010956:	3301      	adds	r3, #1
 8010958:	9103      	str	r1, [sp, #12]
 801095a:	4622      	mov	r2, r4
 801095c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801095e:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 8010960:	ebac 0c01 	sub.w	ip, ip, r1
 8010964:	448a      	add	sl, r1
 8010966:	9907      	ldr	r1, [sp, #28]
 8010968:	9309      	str	r3, [sp, #36]	@ 0x24
 801096a:	4299      	cmp	r1, r3
 801096c:	f47f af7a 	bne.w	8010864 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x144>
 8010970:	4631      	mov	r1, r6
 8010972:	9201      	str	r2, [sp, #4]
 8010974:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 8010976:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010978:	e9dd 0518 	ldrd	r0, r5, [sp, #96]	@ 0x60
    for (int out_y = 0; out_y < output_height; ++out_y) {
 801097c:	3501      	adds	r5, #1
 801097e:	440c      	add	r4, r1
 8010980:	1b92      	subs	r2, r2, r6
 8010982:	44b1      	add	r9, r6
 8010984:	42a8      	cmp	r0, r5
 8010986:	f47f af43 	bne.w	8010810 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xf0>
 801098a:	4682      	mov	sl, r0
 801098c:	468e      	mov	lr, r1
 801098e:	4638      	mov	r0, r7
 8010990:	f8dd c028 	ldr.w	ip, [sp, #40]	@ 0x28
 8010994:	f8dd 802c 	ldr.w	r8, [sp, #44]	@ 0x2c
 8010998:	f8dd 9018 	ldr.w	r9, [sp, #24]
 801099c:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 801099e:	9901      	ldr	r1, [sp, #4]
 80109a0:	9b05      	ldr	r3, [sp, #20]
  for (int batch = 0; batch < batches; ++batch) {
 80109a2:	f108 0801 	add.w	r8, r8, #1
 80109a6:	9a02      	ldr	r2, [sp, #8]
 80109a8:	4403      	add	r3, r0
 80109aa:	45b8      	cmp	r8, r7
 80109ac:	4491      	add	r9, r2
 80109ae:	f47f af1b 	bne.w	80107e8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xc8>
                         tflite::micro::GetTensorData<float>(output));
}
 80109b2:	b02f      	add	sp, #188	@ 0xbc
 80109b4:	ecbd 8b02 	vpop	{d8}
 80109b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109bc:	eb0a 0100 	add.w	r1, sl, r0
  TFLITE_DCHECK((dims_data[1] == 0 && i1 == 0) ||
 80109c0:	4635      	mov	r5, r6
 80109c2:	931f      	str	r3, [sp, #124]	@ 0x7c
  TFLITE_DCHECK((dims_data[2] == 0 && i2 == 0) ||
 80109c4:	ea5b 0801 	orrs.w	r8, fp, r1
 80109c8:	d003      	beq.n	80109d2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2b2>
 80109ca:	2900      	cmp	r1, #0
 80109cc:	db1c      	blt.n	8010a08 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2e8>
 80109ce:	458b      	cmp	fp, r1
 80109d0:	dd1a      	ble.n	8010a08 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2e8>
      if (__a < __b)
 80109d2:	ed95 7a00 	vldr	s14, [r5]
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
 80109d6:	3101      	adds	r1, #1
 80109d8:	9b00      	ldr	r3, [sp, #0]
 80109da:	eeb4 7a67 	vcmp.f32	s14, s15
 80109de:	441d      	add	r5, r3
 80109e0:	9b01      	ldr	r3, [sp, #4]
 80109e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109e6:	fe77 7a27 	vselgt.f32	s15, s14, s15
 80109ea:	4299      	cmp	r1, r3
 80109ec:	d1ea      	bne.n	80109c4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2a4>
 80109ee:	e78c      	b.n	801090a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ea>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 80109f0:	9b01      	ldr	r3, [sp, #4]
 80109f2:	3501      	adds	r5, #1
 80109f4:	4474      	add	r4, lr
 80109f6:	1b92      	subs	r2, r2, r6
 80109f8:	4433      	add	r3, r6
 80109fa:	45aa      	cmp	sl, r5
 80109fc:	9301      	str	r3, [sp, #4]
 80109fe:	f47f aef8 	bne.w	80107f2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xd2>
 8010a02:	9b05      	ldr	r3, [sp, #20]
 8010a04:	e7cd      	b.n	80109a2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x282>
 8010a06:	b109      	cbz	r1, 8010a0c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2ec>
  TFLITE_DCHECK(tensor != nullptr);
 8010a08:	f011 ffae 	bl	8022968 <abort>
 8010a0c:	eb0a 0100 	add.w	r1, sl, r0
 8010a10:	eb0e 080a 	add.w	r8, lr, sl
  TFLITE_DCHECK((dims_data[1] == 0 && i1 == 0) ||
 8010a14:	4635      	mov	r5, r6
 8010a16:	931f      	str	r3, [sp, #124]	@ 0x7c
  TFLITE_DCHECK((dims_data[2] == 0 && i2 == 0) ||
 8010a18:	ea5b 0301 	orrs.w	r3, fp, r1
 8010a1c:	d003      	beq.n	8010a26 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x306>
 8010a1e:	2900      	cmp	r1, #0
 8010a20:	dbf2      	blt.n	8010a08 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2e8>
 8010a22:	458b      	cmp	fp, r1
 8010a24:	ddf0      	ble.n	8010a08 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2e8>
 8010a26:	ed95 7a00 	vldr	s14, [r5]
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
 8010a2a:	3101      	adds	r1, #1
 8010a2c:	9b00      	ldr	r3, [sp, #0]
 8010a2e:	eeb4 7a67 	vcmp.f32	s14, s15
 8010a32:	441d      	add	r5, r3
 8010a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a38:	fe77 7a27 	vselgt.f32	s15, s14, s15
 8010a3c:	4541      	cmp	r1, r8
 8010a3e:	d1eb      	bne.n	8010a18 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2f8>
 8010a40:	e763      	b.n	801090a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ea>
 8010a42:	bf00      	nop
 8010a44:	ff7fffff 	.word	0xff7fffff

08010a48 <_ZN6tflite12_GLOBAL__N_121InitQuantizeReferenceEP13TfLiteContextPKcj>:
namespace tflite {
namespace {

void* InitQuantizeReference(TfLiteContext* context, const char* buffer,
                            size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8010a48:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8010a4a:	b10b      	cbz	r3, 8010a50 <_ZN6tflite12_GLOBAL__N_121InitQuantizeReferenceEP13TfLiteContextPKcj+0x8>
  return context->AllocatePersistentBuffer(context,
 8010a4c:	2120      	movs	r1, #32
 8010a4e:	4718      	bx	r3
                            size_t length) {
 8010a50:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8010a52:	f011 ff89 	bl	8022968 <abort>
 8010a56:	bf00      	nop

08010a58 <_ZN6tflite17Register_QUANTIZEEv>:
                                           sizeof(OpDataQuantizeReference));
}

}  // namespace

TFLMRegistration Register_QUANTIZE() {
 8010a58:	b510      	push	{r4, lr}
  return tflite::micro::RegisterOp(
 8010a5a:	2100      	movs	r1, #0
TFLMRegistration Register_QUANTIZE() {
 8010a5c:	b082      	sub	sp, #8
 8010a5e:	4604      	mov	r4, r0
  return tflite::micro::RegisterOp(
 8010a60:	4b04      	ldr	r3, [pc, #16]	@ (8010a74 <_ZN6tflite17Register_QUANTIZEEv+0x1c>)
 8010a62:	4a05      	ldr	r2, [pc, #20]	@ (8010a78 <_ZN6tflite17Register_QUANTIZEEv+0x20>)
 8010a64:	e9cd 1100 	strd	r1, r1, [sp]
 8010a68:	4904      	ldr	r1, [pc, #16]	@ (8010a7c <_ZN6tflite17Register_QUANTIZEEv+0x24>)
 8010a6a:	f7ff f9a1 	bl	800fdb0 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_ESE_>
      InitQuantizeReference, PrepareQuantizeReference, EvalQuantizeReference);
}
 8010a6e:	4620      	mov	r0, r4
 8010a70:	b002      	add	sp, #8
 8010a72:	bd10      	pop	{r4, pc}
 8010a74:	08010c4d 	.word	0x08010c4d
 8010a78:	08010a81 	.word	0x08010a81
 8010a7c:	08010a49 	.word	0x08010a49

08010a80 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode>:
#include "tensorflow/lite/micro/micro_utils.h"

namespace tflite {

TfLiteStatus PrepareQuantizeReference(TfLiteContext* context,
                                      TfLiteNode* node) {
 8010a80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  TFLITE_DCHECK(node->user_data != nullptr);
 8010a84:	690d      	ldr	r5, [r1, #16]
                                      TfLiteNode* node) {
 8010a86:	b085      	sub	sp, #20
  TFLITE_DCHECK(node->user_data != nullptr);
 8010a88:	2d00      	cmp	r5, #0
 8010a8a:	f000 80bd 	beq.w	8010c08 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x188>
  return node->inputs == nullptr ? 0 : node->inputs->size;
 8010a8e:	680b      	ldr	r3, [r1, #0]
 8010a90:	460c      	mov	r4, r1
 8010a92:	4606      	mov	r6, r0
 8010a94:	b113      	cbz	r3, 8010a9c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c>
 8010a96:	681b      	ldr	r3, [r3, #0]
  auto* data = static_cast<OpDataQuantizeReference*>(node->user_data);

  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
 8010a98:	2b01      	cmp	r3, #1
 8010a9a:	d010      	beq.n	8010abe <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3e>
 8010a9c:	2201      	movs	r2, #1
 8010a9e:	6974      	ldr	r4, [r6, #20]
 8010aa0:	495a      	ldr	r1, [pc, #360]	@ (8010c0c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x18c>)
 8010aa2:	4630      	mov	r0, r6
 8010aa4:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8010aa8:	4a59      	ldr	r2, [pc, #356]	@ (8010c10 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x190>)
 8010aaa:	2324      	movs	r3, #36	@ 0x24
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 8010aac:	e9cd 2100 	strd	r2, r1, [sp]
 8010ab0:	4a58      	ldr	r2, [pc, #352]	@ (8010c14 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x194>)
 8010ab2:	4959      	ldr	r1, [pc, #356]	@ (8010c18 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x198>)
 8010ab4:	47a0      	blx	r4
  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
 8010ab6:	2001      	movs	r0, #1
  data->input_zero_point = input->params.zero_point;

  micro_context->DeallocateTempTfLiteTensor(input);
  micro_context->DeallocateTempTfLiteTensor(output);
  return kTfLiteOk;
}
 8010ab8:	b005      	add	sp, #20
 8010aba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return node->outputs == nullptr ? 0 : node->outputs->size;
 8010abe:	684f      	ldr	r7, [r1, #4]
 8010ac0:	b117      	cbz	r7, 8010ac8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x48>
 8010ac2:	683f      	ldr	r7, [r7, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 8010ac4:	2f01      	cmp	r7, #1
 8010ac6:	d008      	beq.n	8010ada <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5a>
 8010ac8:	2301      	movs	r3, #1
 8010aca:	6974      	ldr	r4, [r6, #20]
 8010acc:	494f      	ldr	r1, [pc, #316]	@ (8010c0c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x18c>)
 8010ace:	4630      	mov	r0, r6
 8010ad0:	4a52      	ldr	r2, [pc, #328]	@ (8010c1c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x19c>)
 8010ad2:	e9cd 7302 	strd	r7, r3, [sp, #8]
 8010ad6:	2325      	movs	r3, #37	@ 0x25
 8010ad8:	e7e8      	b.n	8010aac <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2c>
 8010ada:	f8d0 900c 	ldr.w	r9, [r0, #12]
  TfLiteTensor* input = micro_context->AllocateTempInputTensor(node, 0);
 8010ade:	2200      	movs	r2, #0
 8010ae0:	4648      	mov	r0, r9
 8010ae2:	f7fd fbcd 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
 8010ae6:	4680      	mov	r8, r0
 8010ae8:	b1d0      	cbz	r0, 8010b20 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa0>
  TfLiteTensor* output = micro_context->AllocateTempOutputTensor(node, 0);
 8010aea:	4621      	mov	r1, r4
 8010aec:	2200      	movs	r2, #0
 8010aee:	4648      	mov	r0, r9
 8010af0:	f7fd fbd6 	bl	800e2a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
 8010af4:	4604      	mov	r4, r0
 8010af6:	b150      	cbz	r0, 8010b0e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8e>
  TF_LITE_ENSURE_EQ(context, output->quantization.type,
 8010af8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8010afa:	2b01      	cmp	r3, #1
 8010afc:	d014      	beq.n	8010b28 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa8>
 8010afe:	4948      	ldr	r1, [pc, #288]	@ (8010c20 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1a0>)
 8010b00:	4630      	mov	r0, r6
 8010b02:	4a48      	ldr	r2, [pc, #288]	@ (8010c24 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1a4>)
 8010b04:	e9cd 3702 	strd	r3, r7, [sp, #8]
 8010b08:	2330      	movs	r3, #48	@ 0x30
 8010b0a:	6974      	ldr	r4, [r6, #20]
 8010b0c:	e7ce      	b.n	8010aac <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2c>
  TF_LITE_ENSURE(context, output != nullptr);
 8010b0e:	4946      	ldr	r1, [pc, #280]	@ (8010c28 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1a8>)
 8010b10:	232c      	movs	r3, #44	@ 0x2c
 8010b12:	6974      	ldr	r4, [r6, #20]
  TF_LITE_ENSURE(context, output->type == kTfLiteInt8 ||
 8010b14:	9100      	str	r1, [sp, #0]
 8010b16:	4630      	mov	r0, r6
 8010b18:	4a3e      	ldr	r2, [pc, #248]	@ (8010c14 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x194>)
 8010b1a:	4944      	ldr	r1, [pc, #272]	@ (8010c2c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1ac>)
 8010b1c:	47a0      	blx	r4
 8010b1e:	e7ca      	b.n	8010ab6 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x36>
  TF_LITE_ENSURE(context, input != nullptr);
 8010b20:	4943      	ldr	r1, [pc, #268]	@ (8010c30 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1b0>)
 8010b22:	232a      	movs	r3, #42	@ 0x2a
 8010b24:	6974      	ldr	r4, [r6, #20]
 8010b26:	e7f5      	b.n	8010b14 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x94>
  const auto* affine_quantization =
 8010b28:	6b43      	ldr	r3, [r0, #52]	@ 0x34
  TF_LITE_ENSURE(context, affine_quantization);
 8010b2a:	b193      	cbz	r3, 8010b52 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xd2>
  TF_LITE_ENSURE(context, affine_quantization->scale);
 8010b2c:	681b      	ldr	r3, [r3, #0]
 8010b2e:	b333      	cbz	r3, 8010b7e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xfe>
  TF_LITE_ENSURE(context, affine_quantization->scale->size == 1);
 8010b30:	681b      	ldr	r3, [r3, #0]
 8010b32:	2b01      	cmp	r3, #1
 8010b34:	d003      	beq.n	8010b3e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xbe>
 8010b36:	493f      	ldr	r1, [pc, #252]	@ (8010c34 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1b4>)
 8010b38:	2336      	movs	r3, #54	@ 0x36
 8010b3a:	6974      	ldr	r4, [r6, #20]
 8010b3c:	e7ea      	b.n	8010b14 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x94>
  TF_LITE_ENSURE(
 8010b3e:	f898 2000 	ldrb.w	r2, [r8]
 8010b42:	1e53      	subs	r3, r2, #1
 8010b44:	b2db      	uxtb	r3, r3
 8010b46:	2b08      	cmp	r3, #8
 8010b48:	d907      	bls.n	8010b5a <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xda>
 8010b4a:	493b      	ldr	r1, [pc, #236]	@ (8010c38 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1b8>)
 8010b4c:	2338      	movs	r3, #56	@ 0x38
 8010b4e:	6974      	ldr	r4, [r6, #20]
 8010b50:	e7e0      	b.n	8010b14 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x94>
  TF_LITE_ENSURE(context, affine_quantization);
 8010b52:	493a      	ldr	r1, [pc, #232]	@ (8010c3c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1bc>)
 8010b54:	2334      	movs	r3, #52	@ 0x34
 8010b56:	6974      	ldr	r4, [r6, #20]
 8010b58:	e7dc      	b.n	8010b14 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x94>
  TF_LITE_ENSURE(
 8010b5a:	4939      	ldr	r1, [pc, #228]	@ (8010c40 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c0>)
 8010b5c:	fa41 f303 	asr.w	r3, r1, r3
 8010b60:	07db      	lsls	r3, r3, #31
 8010b62:	d4f2      	bmi.n	8010b4a <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca>
  TF_LITE_ENSURE(context, output->type == kTfLiteInt8 ||
 8010b64:	7803      	ldrb	r3, [r0, #0]
 8010b66:	2b09      	cmp	r3, #9
 8010b68:	d00d      	beq.n	8010b86 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x106>
 8010b6a:	2b07      	cmp	r3, #7
 8010b6c:	d00b      	beq.n	8010b86 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x106>
 8010b6e:	2b02      	cmp	r3, #2
 8010b70:	d03e      	beq.n	8010bf0 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x170>
 8010b72:	2b03      	cmp	r3, #3
 8010b74:	d041      	beq.n	8010bfa <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x17a>
 8010b76:	4933      	ldr	r1, [pc, #204]	@ (8010c44 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c4>)
 8010b78:	233c      	movs	r3, #60	@ 0x3c
 8010b7a:	6974      	ldr	r4, [r6, #20]
 8010b7c:	e7ca      	b.n	8010b14 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x94>
  TF_LITE_ENSURE(context, affine_quantization->scale);
 8010b7e:	4932      	ldr	r1, [pc, #200]	@ (8010c48 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
 8010b80:	2335      	movs	r3, #53	@ 0x35
 8010b82:	6974      	ldr	r4, [r6, #20]
 8010b84:	e7c6      	b.n	8010b14 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x94>
  if ((input->type == kTfLiteInt16 && output->type == kTfLiteInt8) ||
 8010b86:	2a07      	cmp	r2, #7
 8010b88:	d009      	beq.n	8010b9e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x11e>
 8010b8a:	2a09      	cmp	r2, #9
 8010b8c:	d007      	beq.n	8010b9e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x11e>
      (input->type == kTfLiteInt8 && output->type == kTfLiteUInt8) ||
 8010b8e:	2a03      	cmp	r2, #3
 8010b90:	d003      	beq.n	8010b9a <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x11a>
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt32) ||
 8010b92:	2a02      	cmp	r2, #2
 8010b94:	d113      	bne.n	8010bbe <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x13e>
      (input->type == kTfLiteInt32 && output->type == kTfLiteInt16)) {
 8010b96:	2b07      	cmp	r3, #7
 8010b98:	d001      	beq.n	8010b9e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x11e>
 8010b9a:	2b09      	cmp	r3, #9
 8010b9c:	d10f      	bne.n	8010bbe <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x13e>
    double effective_scale = static_cast<double>(input->params.scale) /
 8010b9e:	ed98 0a03 	vldr	s0, [r8, #12]
    QuantizeMultiplier(effective_scale, &data->requantize_output_multiplier,
 8010ba2:	f105 0114 	add.w	r1, r5, #20
                             static_cast<double>(output->params.scale);
 8010ba6:	ed94 7a03 	vldr	s14, [r4, #12]
    QuantizeMultiplier(effective_scale, &data->requantize_output_multiplier,
 8010baa:	f105 0010 	add.w	r0, r5, #16
    double effective_scale = static_cast<double>(input->params.scale) /
 8010bae:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
                             static_cast<double>(output->params.scale);
 8010bb2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
    QuantizeMultiplier(effective_scale, &data->requantize_output_multiplier,
 8010bb6:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8010bba:	f7fb f849 	bl	800bc50 <_ZN6tflite18QuantizeMultiplierEdPlPi>
  data->quantization_params.zero_point = output->params.zero_point;
 8010bbe:	6923      	ldr	r3, [r4, #16]
  micro_context->DeallocateTempTfLiteTensor(input);
 8010bc0:	4641      	mov	r1, r8
  data->quantization_params.scale = static_cast<double>(output->params.scale);
 8010bc2:	ed94 7a03 	vldr	s14, [r4, #12]
  micro_context->DeallocateTempTfLiteTensor(input);
 8010bc6:	4648      	mov	r0, r9
  data->quantization_params.zero_point = output->params.zero_point;
 8010bc8:	602b      	str	r3, [r5, #0]
  data->input_zero_point = input->params.zero_point;
 8010bca:	f8d8 3010 	ldr.w	r3, [r8, #16]
  data->quantization_params.scale = static_cast<double>(output->params.scale);
 8010bce:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
  data->input_zero_point = input->params.zero_point;
 8010bd2:	61ab      	str	r3, [r5, #24]
  micro_context->DeallocateTempTfLiteTensor(input);
 8010bd4:	f8d9 3000 	ldr.w	r3, [r9]
  data->quantization_params.scale = static_cast<double>(output->params.scale);
 8010bd8:	ed85 7b02 	vstr	d7, [r5, #8]
  micro_context->DeallocateTempTfLiteTensor(input);
 8010bdc:	699b      	ldr	r3, [r3, #24]
 8010bde:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(output);
 8010be0:	f8d9 3000 	ldr.w	r3, [r9]
 8010be4:	4648      	mov	r0, r9
 8010be6:	4621      	mov	r1, r4
 8010be8:	699b      	ldr	r3, [r3, #24]
 8010bea:	4798      	blx	r3
  return kTfLiteOk;
 8010bec:	2000      	movs	r0, #0
 8010bee:	e763      	b.n	8010ab8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x38>
  if ((input->type == kTfLiteInt16 && output->type == kTfLiteInt8) ||
 8010bf0:	2a09      	cmp	r2, #9
 8010bf2:	d0d4      	beq.n	8010b9e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x11e>
 8010bf4:	2a07      	cmp	r2, #7
 8010bf6:	d1e2      	bne.n	8010bbe <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x13e>
 8010bf8:	e7d1      	b.n	8010b9e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x11e>
 8010bfa:	2a09      	cmp	r2, #9
 8010bfc:	d0cf      	beq.n	8010b9e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x11e>
 8010bfe:	2a07      	cmp	r2, #7
 8010c00:	d1dd      	bne.n	8010bbe <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x13e>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt8) ||
 8010c02:	2a09      	cmp	r2, #9
 8010c04:	d1db      	bne.n	8010bbe <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x13e>
 8010c06:	e7ca      	b.n	8010b9e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x11e>
  TFLITE_DCHECK(node->user_data != nullptr);
 8010c08:	f011 feae 	bl	8022968 <abort>
 8010c0c:	080282b4 	.word	0x080282b4
 8010c10:	08027f60 	.word	0x08027f60
 8010c14:	08028238 	.word	0x08028238
 8010c18:	08026310 	.word	0x08026310
 8010c1c:	08027f70 	.word	0x08027f70
 8010c20:	0802632c 	.word	0x0802632c
 8010c24:	08028274 	.word	0x08028274
 8010c28:	08027eec 	.word	0x08027eec
 8010c2c:	08026288 	.word	0x08026288
 8010c30:	08027ec4 	.word	0x08027ec4
 8010c34:	08028290 	.word	0x08028290
 8010c38:	080282b8 	.word	0x080282b8
 8010c3c:	08026380 	.word	0x08026380
 8010c40:	fffffeb8 	.word	0xfffffeb8
 8010c44:	08028354 	.word	0x08028354
 8010c48:	08026394 	.word	0x08026394

08010c4c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus EvalQuantizeReference(TfLiteContext* context, TfLiteNode* node) {
 8010c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TFLITE_DCHECK(node->user_data != nullptr);
 8010c50:	f8d1 9010 	ldr.w	r9, [r1, #16]
TfLiteStatus EvalQuantizeReference(TfLiteContext* context, TfLiteNode* node) {
 8010c54:	b09f      	sub	sp, #124	@ 0x7c
  TFLITE_DCHECK(node->user_data != nullptr);
 8010c56:	f1b9 0f00 	cmp.w	r9, #0
 8010c5a:	f000 836b 	beq.w	8011334 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6e8>
 8010c5e:	460d      	mov	r5, r1
 8010c60:	4606      	mov	r6, r0
  auto* data = static_cast<OpDataQuantizeReference*>(node->user_data);

  const TfLiteEvalTensor* input = tflite::micro::GetEvalInput(context, node, 0);
 8010c62:	2200      	movs	r2, #0
 8010c64:	f7ff f8b0 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8010c68:	4604      	mov	r4, r0
  TfLiteEvalTensor* output = tflite::micro::GetEvalOutput(context, node, 0);
 8010c6a:	2200      	movs	r2, #0
 8010c6c:	4629      	mov	r1, r5
 8010c6e:	4630      	mov	r0, r6
 8010c70:	f7ff f8c4 	bl	800fdfc <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>

  if (input->type == kTfLiteFloat32) {
 8010c74:	7a22      	ldrb	r2, [r4, #8]
  TfLiteEvalTensor* output = tflite::micro::GetEvalOutput(context, node, 0);
 8010c76:	4605      	mov	r5, r0
  if (input->type == kTfLiteFloat32) {
 8010c78:	1e53      	subs	r3, r2, #1
 8010c7a:	2b08      	cmp	r3, #8
 8010c7c:	d80a      	bhi.n	8010c94 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x48>
 8010c7e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8010c82:	0019      	.short	0x0019
 8010c84:	00c60098 	.word	0x00c60098
 8010c88:	00090009 	.word	0x00090009
 8010c8c:	00f40009 	.word	0x00f40009
 8010c90:	011d0009 	.word	0x011d0009
                    TfLiteTypeGetName(input->type),
                    TfLiteTypeGetName(output->type));
        return kTfLiteError;
    }
  } else {
    MicroPrintf("Input %s, output %s not supported.",
 8010c94:	4610      	mov	r0, r2
        MicroPrintf("Input %s, output %s not supported.",
 8010c96:	f7fa ff7d 	bl	800bb94 <TfLiteTypeGetName>
 8010c9a:	4604      	mov	r4, r0
 8010c9c:	7a28      	ldrb	r0, [r5, #8]
 8010c9e:	f7fa ff79 	bl	800bb94 <TfLiteTypeGetName>
 8010ca2:	4621      	mov	r1, r4
 8010ca4:	4602      	mov	r2, r0
 8010ca6:	48b2      	ldr	r0, [pc, #712]	@ (8010f70 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x324>)
 8010ca8:	f7fe fb58 	bl	800f35c <_Z11MicroPrintfPKcz>
        return kTfLiteError;
 8010cac:	2001      	movs	r0, #1
                TfLiteTypeGetName(output->type));
    return kTfLiteError;
  }

  return kTfLiteOk;
}
 8010cae:	b01f      	add	sp, #124	@ 0x7c
 8010cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    switch (output->type) {
 8010cb4:	7a03      	ldrb	r3, [r0, #8]
 8010cb6:	2b07      	cmp	r3, #7
 8010cb8:	f000 815e 	beq.w	8010f78 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x32c>
 8010cbc:	2b09      	cmp	r3, #9
 8010cbe:	f040 8155 	bne.w	8010f6c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x320>
            data->quantization_params, tflite::micro::GetTensorShape(input),
 8010cc2:	4621      	mov	r1, r4
 8010cc4:	a802      	add	r0, sp, #8
 8010cc6:	f7ff f8a5 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
            tflite::micro::GetTensorShape(output),
 8010cca:	4629      	mov	r1, r5
 8010ccc:	a809      	add	r0, sp, #36	@ 0x24
  return reinterpret_cast<const T*>(tensor->data.raw);
 8010cce:	6824      	ldr	r4, [r4, #0]
 8010cd0:	f7ff f8a0 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  int32_t DimensionsCount() const { return size_; }
 8010cd4:	9b02      	ldr	r3, [sp, #8]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
 8010cd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
  return reinterpret_cast<T*>(tensor->data.raw);
 8010cd8:	682e      	ldr	r6, [r5, #0]
 8010cda:	4293      	cmp	r3, r2
inline void AffineQuantize(const tflite::QuantizationParams& op_params,
                           const RuntimeShape& input_shape,
                           const InputT* input_data,
                           const RuntimeShape& output_shape,
                           OutputT* output_data) {
  const int32_t zero_point = op_params.zero_point;
 8010cdc:	f8d9 7000 	ldr.w	r7, [r9]
  const double scale = op_params.scale;
 8010ce0:	ed99 7b02 	vldr	d7, [r9, #8]
 8010ce4:	f040 8326 	bne.w	8011334 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6e8>
  for (int i = 0; i < dims_count; ++i) {
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	f340 824f 	ble.w	801118c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x540>
    return dims_[i];
 8010cee:	9d03      	ldr	r5, [sp, #12]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8010cf0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010cf2:	4295      	cmp	r5, r2
 8010cf4:	f040 831e 	bne.w	8011334 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6e8>
  for (int i = 0; i < dims_count; ++i) {
 8010cf8:	2b01      	cmp	r3, #1
 8010cfa:	d036      	beq.n	8010d6a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x11e>
 8010cfc:	9904      	ldr	r1, [sp, #16]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8010cfe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010d00:	4291      	cmp	r1, r2
 8010d02:	f040 8317 	bne.w	8011334 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6e8>
  for (int i = 0; i < dims_count; ++i) {
 8010d06:	2b02      	cmp	r3, #2
 8010d08:	f000 8290 	beq.w	801122c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5e0>
 8010d0c:	f8dd c014 	ldr.w	ip, [sp, #20]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8010d10:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8010d12:	4560      	cmp	r0, ip
 8010d14:	f040 830e 	bne.w	8011334 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6e8>
  for (int i = 0; i < dims_count; ++i) {
 8010d18:	2b03      	cmp	r3, #3
 8010d1a:	f000 8292 	beq.w	8011242 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5f6>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8010d1e:	f8dd e018 	ldr.w	lr, [sp, #24]
 8010d22:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010d24:	4596      	cmp	lr, r2
 8010d26:	f040 8305 	bne.w	8011334 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6e8>
  for (int i = 0; i < dims_count; ++i) {
 8010d2a:	2b04      	cmp	r3, #4
 8010d2c:	d00c      	beq.n	8010d48 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xfc>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8010d2e:	9a07      	ldr	r2, [sp, #28]
 8010d30:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8010d32:	4282      	cmp	r2, r0
 8010d34:	f040 82fe 	bne.w	8011334 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6e8>
  for (int i = 0; i < dims_count; ++i) {
 8010d38:	2b05      	cmp	r3, #5
 8010d3a:	f000 828f 	beq.w	801125c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x610>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8010d3e:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8010d40:	9a08      	ldr	r2, [sp, #32]
 8010d42:	4282      	cmp	r2, r0
 8010d44:	f040 82f6 	bne.w	8011334 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6e8>
      buffer_size *= dims_data[i];
 8010d48:	fb05 f101 	mul.w	r1, r5, r1
    for (int i = 0; i < size_; i++) {
 8010d4c:	2b04      	cmp	r3, #4
      buffer_size *= dims_data[i];
 8010d4e:	9d06      	ldr	r5, [sp, #24]
 8010d50:	fb01 f20c 	mul.w	r2, r1, ip
 8010d54:	fb02 f505 	mul.w	r5, r2, r5
    for (int i = 0; i < size_; i++) {
 8010d58:	d007      	beq.n	8010d6a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x11e>
      buffer_size *= dims_data[i];
 8010d5a:	9a07      	ldr	r2, [sp, #28]
    for (int i = 0; i < size_; i++) {
 8010d5c:	2b05      	cmp	r3, #5
      buffer_size *= dims_data[i];
 8010d5e:	fb02 f505 	mul.w	r5, r2, r5
    for (int i = 0; i < size_; i++) {
 8010d62:	d002      	beq.n	8010d6a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x11e>
      buffer_size *= dims_data[i];
 8010d64:	9b08      	ldr	r3, [sp, #32]
 8010d66:	fb03 f505 	mul.w	r5, r3, r5
  const int flat_size = MatchingFlatSize(input_shape, output_shape);
  static constexpr int32_t min_val = std::numeric_limits<OutputT>::min();
  static constexpr int32_t max_val = std::numeric_limits<OutputT>::max();

  for (int i = 0; i < flat_size; i++) {
 8010d6a:	2d00      	cmp	r5, #0
 8010d6c:	dd1d      	ble.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
    const InputT val = input_data[i];
    int32_t unclamped =
        static_cast<int32_t>(TfLiteRound(val / static_cast<float>(scale))) +
 8010d6e:	eef7 6bc7 	vcvt.f32.f64	s13, d7
 8010d72:	4620      	mov	r0, r4
 8010d74:	1e71      	subs	r1, r6, #1
        zero_point;
    int32_t clamped = std::min(std::max(unclamped, min_val), max_val);
    output_data[i] = clamped;
 8010d76:	f06f 047f 	mvn.w	r4, #127	@ 0x7f
    const InputT val = input_data[i];
 8010d7a:	ecb0 7a01 	vldmia	r0!, {s14}
 8010d7e:	460a      	mov	r2, r1
        static_cast<int32_t>(TfLiteRound(val / static_cast<float>(scale))) +
 8010d80:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010d84:	fef8 7a67 	vrinta.f32	s15, s15
 8010d88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010d8c:	ee17 3a90 	vmov	r3, s15
 8010d90:	443b      	add	r3, r7
      if (__b < __a)
 8010d92:	2b7f      	cmp	r3, #127	@ 0x7f
 8010d94:	bfa8      	it	ge
 8010d96:	237f      	movge	r3, #127	@ 0x7f
    output_data[i] = clamped;
 8010d98:	42a3      	cmp	r3, r4
 8010d9a:	bfb8      	it	lt
 8010d9c:	4623      	movlt	r3, r4
 8010d9e:	f801 3f01 	strb.w	r3, [r1, #1]!
  for (int i = 0; i < flat_size; i++) {
 8010da2:	1c93      	adds	r3, r2, #2
 8010da4:	1b9b      	subs	r3, r3, r6
 8010da6:	429d      	cmp	r5, r3
 8010da8:	dce7      	bgt.n	8010d7a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x12e>
        return kTfLiteOk;
 8010daa:	2000      	movs	r0, #0
}
 8010dac:	b01f      	add	sp, #124	@ 0x7c
 8010dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    size_t size = ElementCount(*input->dims);
 8010db2:	6860      	ldr	r0, [r4, #4]
 8010db4:	f7fe fb50 	bl	800f458 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
    switch (output->type) {
 8010db8:	7a2b      	ldrb	r3, [r5, #8]
 8010dba:	2b07      	cmp	r3, #7
 8010dbc:	f000 80ae 	beq.w	8010f1c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2d0>
 8010dc0:	2b09      	cmp	r3, #9
 8010dc2:	f040 808c 	bne.w	8010ede <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x292>
      return;
    }
  }
  static constexpr int32_t kMinOutput = std::numeric_limits<output_type>::min();
  static constexpr int32_t kMaxOutput = std::numeric_limits<output_type>::max();
  for (int i = 0; i < size; ++i) {
 8010dc6:	2800      	cmp	r0, #0
        reference_ops::Requantize(
 8010dc8:	f8d9 6010 	ldr.w	r6, [r9, #16]
  return reinterpret_cast<const T*>(tensor->data.raw);
 8010dcc:	6823      	ldr	r3, [r4, #0]
  return reinterpret_cast<T*>(tensor->data.raw);
 8010dce:	682d      	ldr	r5, [r5, #0]
 8010dd0:	e9d9 7805 	ldrd	r7, r8, [r9, #20]
 8010dd4:	f8d9 9000 	ldr.w	r9, [r9]
 8010dd8:	dde7      	ble.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 8010dda:	3d01      	subs	r5, #1
 8010ddc:	f1a3 0b04 	sub.w	fp, r3, #4
      if (__a < __b)
 8010de0:	f06f 0a7f 	mvn.w	sl, #127	@ 0x7f
 8010de4:	182c      	adds	r4, r5, r0
    const int32_t input = input_data[i] - input_zeropoint;
 8010de6:	f85b 0f04 	ldr.w	r0, [fp, #4]!
    const int32_t output =
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 8010dea:	463a      	mov	r2, r7
 8010dec:	4631      	mov	r1, r6
 8010dee:	eba0 0008 	sub.w	r0, r0, r8
 8010df2:	f7fa fedb 	bl	800bbac <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
                                      effective_scale_shift) +
 8010df6:	4448      	add	r0, r9
 8010df8:	4550      	cmp	r0, sl
 8010dfa:	bfb8      	it	lt
 8010dfc:	4650      	movlt	r0, sl
        output_zeropoint;
    const int32_t clamped_output =
        std::max(std::min(output, kMaxOutput), kMinOutput);
    output_data[i] = static_cast<output_type>(clamped_output);
 8010dfe:	287f      	cmp	r0, #127	@ 0x7f
 8010e00:	bfa8      	it	ge
 8010e02:	207f      	movge	r0, #127	@ 0x7f
 8010e04:	f805 0f01 	strb.w	r0, [r5, #1]!
  for (int i = 0; i < size; ++i) {
 8010e08:	42a5      	cmp	r5, r4
 8010e0a:	d1ec      	bne.n	8010de6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x19a>
 8010e0c:	e7cd      	b.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
    size_t size = ElementCount(*input->dims);
 8010e0e:	6860      	ldr	r0, [r4, #4]
 8010e10:	f7fe fb22 	bl	800f458 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
    switch (output->type) {
 8010e14:	7a2b      	ldrb	r3, [r5, #8]
 8010e16:	2b09      	cmp	r3, #9
 8010e18:	d161      	bne.n	8010ede <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x292>
        reference_ops::Requantize(
 8010e1a:	f8d9 6010 	ldr.w	r6, [r9, #16]
  return reinterpret_cast<const T*>(tensor->data.raw);
 8010e1e:	6824      	ldr	r4, [r4, #0]
  if (same_scale) {
 8010e20:	f1b6 4f80 	cmp.w	r6, #1073741824	@ 0x40000000
  return reinterpret_cast<T*>(tensor->data.raw);
 8010e24:	682b      	ldr	r3, [r5, #0]
 8010e26:	e9d9 7805 	ldrd	r7, r8, [r9, #20]
 8010e2a:	f8d9 9000 	ldr.w	r9, [r9]
 8010e2e:	d158      	bne.n	8010ee2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x296>
 8010e30:	2f01      	cmp	r7, #1
 8010e32:	d156      	bne.n	8010ee2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x296>
    const int32_t zero_point_diff = input_zeropoint - output_zeropoint;
 8010e34:	eba8 0209 	sub.w	r2, r8, r9
    if ((mixed_type_int8_uint8 && zero_point_diff == -128) ||
 8010e38:	2a80      	cmp	r2, #128	@ 0x80
 8010e3a:	d152      	bne.n	8010ee2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x296>
      for (int i = 0; i < size; ++i) {
 8010e3c:	2800      	cmp	r0, #0
 8010e3e:	ddb4      	ble.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 8010e40:	1e42      	subs	r2, r0, #1
 8010e42:	2a04      	cmp	r2, #4
 8010e44:	d904      	bls.n	8010e50 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x204>
 8010e46:	1c62      	adds	r2, r4, #1
 8010e48:	1a9a      	subs	r2, r3, r2
 8010e4a:	2a02      	cmp	r2, #2
 8010e4c:	f200 8224 	bhi.w	8011298 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x64c>
 8010e50:	3c01      	subs	r4, #1
 8010e52:	f103 3bff 	add.w	fp, r3, #4294967295
 8010e56:	4420      	add	r0, r4
        output_data[i] = input_data[i] ^ 0x80;
 8010e58:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8010e5c:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
      for (int i = 0; i < size; ++i) {
 8010e60:	4284      	cmp	r4, r0
        output_data[i] = input_data[i] ^ 0x80;
 8010e62:	f80b 3f01 	strb.w	r3, [fp, #1]!
      for (int i = 0; i < size; ++i) {
 8010e66:	d1f7      	bne.n	8010e58 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x20c>
 8010e68:	e79f      	b.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
    size_t size = ElementCount(*input->dims);
 8010e6a:	6860      	ldr	r0, [r4, #4]
 8010e6c:	f7fe faf4 	bl	800f458 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
    switch (output->type) {
 8010e70:	7a2b      	ldrb	r3, [r5, #8]
 8010e72:	2b07      	cmp	r3, #7
 8010e74:	f000 818c 	beq.w	8011190 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x544>
 8010e78:	2b09      	cmp	r3, #9
 8010e7a:	f000 81b1 	beq.w	80111e0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x594>
 8010e7e:	2b02      	cmp	r3, #2
 8010e80:	d12d      	bne.n	8010ede <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x292>
  for (int i = 0; i < size; ++i) {
 8010e82:	2800      	cmp	r0, #0
        reference_ops::Requantize(
 8010e84:	f8d9 6010 	ldr.w	r6, [r9, #16]
  return reinterpret_cast<const T*>(tensor->data.raw);
 8010e88:	6822      	ldr	r2, [r4, #0]
  return reinterpret_cast<T*>(tensor->data.raw);
 8010e8a:	682b      	ldr	r3, [r5, #0]
 8010e8c:	e9d9 7805 	ldrd	r7, r8, [r9, #20]
 8010e90:	f8d9 9000 	ldr.w	r9, [r9]
 8010e94:	dd89      	ble.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 8010e96:	1e95      	subs	r5, r2, #2
 8010e98:	f1a3 0a04 	sub.w	sl, r3, #4
 8010e9c:	eb05 0440 	add.w	r4, r5, r0, lsl #1
    const int32_t input = input_data[i] - input_zeropoint;
 8010ea0:	f935 0f02 	ldrsh.w	r0, [r5, #2]!
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 8010ea4:	463a      	mov	r2, r7
 8010ea6:	4631      	mov	r1, r6
 8010ea8:	eba0 0008 	sub.w	r0, r0, r8
 8010eac:	f7fa fe7e 	bl	800bbac <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
  for (int i = 0; i < size; ++i) {
 8010eb0:	42ac      	cmp	r4, r5
                                      effective_scale_shift) +
 8010eb2:	4448      	add	r0, r9
    output_data[i] = static_cast<output_type>(clamped_output);
 8010eb4:	f84a 0f04 	str.w	r0, [sl, #4]!
  for (int i = 0; i < size; ++i) {
 8010eb8:	d1f2      	bne.n	8010ea0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x254>
 8010eba:	e776      	b.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
    size_t size = ElementCount(*input->dims);
 8010ebc:	6860      	ldr	r0, [r4, #4]
 8010ebe:	f7fe facb 	bl	800f458 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
    switch (output->type) {
 8010ec2:	7a2b      	ldrb	r3, [r5, #8]
 8010ec4:	3b02      	subs	r3, #2
 8010ec6:	2b07      	cmp	r3, #7
 8010ec8:	d809      	bhi.n	8010ede <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x292>
 8010eca:	e8df f013 	tbh	[pc, r3, lsl #1]
 8010ece:	0140      	.short	0x0140
 8010ed0:	000800cb 	.word	0x000800cb
 8010ed4:	00080008 	.word	0x00080008
 8010ed8:	00080119 	.word	0x00080119
 8010edc:	00f4      	.short	0x00f4
        MicroPrintf("Input %s, output %s not supported.",
 8010ede:	7a20      	ldrb	r0, [r4, #8]
 8010ee0:	e6d9      	b.n	8010c96 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4a>
 8010ee2:	2800      	cmp	r0, #0
 8010ee4:	f77f af61 	ble.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 8010ee8:	3c01      	subs	r4, #1
 8010eea:	f103 3bff 	add.w	fp, r3, #4294967295
 8010eee:	f06f 0a7f 	mvn.w	sl, #127	@ 0x7f
 8010ef2:	1825      	adds	r5, r4, r0
    const int32_t input = input_data[i] - input_zeropoint;
 8010ef4:	f814 0f01 	ldrb.w	r0, [r4, #1]!
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 8010ef8:	463a      	mov	r2, r7
 8010efa:	4631      	mov	r1, r6
 8010efc:	eba0 0008 	sub.w	r0, r0, r8
 8010f00:	f7fa fe54 	bl	800bbac <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
                                      effective_scale_shift) +
 8010f04:	4448      	add	r0, r9
 8010f06:	4550      	cmp	r0, sl
 8010f08:	bfb8      	it	lt
 8010f0a:	4650      	movlt	r0, sl
    output_data[i] = static_cast<output_type>(clamped_output);
 8010f0c:	287f      	cmp	r0, #127	@ 0x7f
 8010f0e:	bfa8      	it	ge
 8010f10:	207f      	movge	r0, #127	@ 0x7f
  for (int i = 0; i < size; ++i) {
 8010f12:	42ac      	cmp	r4, r5
    output_data[i] = static_cast<output_type>(clamped_output);
 8010f14:	f80b 0f01 	strb.w	r0, [fp, #1]!
  for (int i = 0; i < size; ++i) {
 8010f18:	d1ec      	bne.n	8010ef4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2a8>
 8010f1a:	e746      	b.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
        reference_ops::Requantize(
 8010f1c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010f20:	2800      	cmp	r0, #0
  return reinterpret_cast<const T*>(tensor->data.raw);
 8010f22:	6826      	ldr	r6, [r4, #0]
  return reinterpret_cast<T*>(tensor->data.raw);
 8010f24:	682d      	ldr	r5, [r5, #0]
 8010f26:	9301      	str	r3, [sp, #4]
 8010f28:	e9d9 7805 	ldrd	r7, r8, [r9, #20]
 8010f2c:	f8d9 9000 	ldr.w	r9, [r9]
 8010f30:	f77f af3b 	ble.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 8010f34:	3d02      	subs	r5, #2
 8010f36:	3e04      	subs	r6, #4
 8010f38:	f8df b038 	ldr.w	fp, [pc, #56]	@ 8010f74 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x328>
    output_data[i] = static_cast<output_type>(clamped_output);
 8010f3c:	f647 7aff 	movw	sl, #32767	@ 0x7fff
 8010f40:	eb05 0440 	add.w	r4, r5, r0, lsl #1
    const int32_t input = input_data[i] - input_zeropoint;
 8010f44:	f856 0f04 	ldr.w	r0, [r6, #4]!
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 8010f48:	463a      	mov	r2, r7
 8010f4a:	9901      	ldr	r1, [sp, #4]
 8010f4c:	eba0 0008 	sub.w	r0, r0, r8
 8010f50:	f7fa fe2c 	bl	800bbac <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
                                      effective_scale_shift) +
 8010f54:	4448      	add	r0, r9
 8010f56:	4558      	cmp	r0, fp
 8010f58:	bfb8      	it	lt
 8010f5a:	4658      	movlt	r0, fp
    output_data[i] = static_cast<output_type>(clamped_output);
 8010f5c:	4550      	cmp	r0, sl
 8010f5e:	bfa8      	it	ge
 8010f60:	4650      	movge	r0, sl
 8010f62:	f825 0f02 	strh.w	r0, [r5, #2]!
  for (int i = 0; i < size; ++i) {
 8010f66:	42a5      	cmp	r5, r4
 8010f68:	d1ec      	bne.n	8010f44 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2f8>
 8010f6a:	e71e      	b.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
        MicroPrintf("Input %s, output %s not supported.",
 8010f6c:	2001      	movs	r0, #1
 8010f6e:	e692      	b.n	8010c96 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4a>
 8010f70:	08027f00 	.word	0x08027f00
 8010f74:	ffff8000 	.word	0xffff8000
            data->quantization_params, tflite::micro::GetTensorShape(input),
 8010f78:	4621      	mov	r1, r4
 8010f7a:	a810      	add	r0, sp, #64	@ 0x40
 8010f7c:	f7fe ff4a 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
            tflite::micro::GetTensorShape(output),
 8010f80:	4629      	mov	r1, r5
 8010f82:	a817      	add	r0, sp, #92	@ 0x5c
  return reinterpret_cast<const T*>(tensor->data.raw);
 8010f84:	6824      	ldr	r4, [r4, #0]
 8010f86:	f7fe ff45 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  int32_t DimensionsCount() const { return size_; }
 8010f8a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
 8010f8c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
  return reinterpret_cast<T*>(tensor->data.raw);
 8010f8e:	f8d5 e000 	ldr.w	lr, [r5]
 8010f92:	4293      	cmp	r3, r2
  const int32_t zero_point = op_params.zero_point;
 8010f94:	f8d9 7000 	ldr.w	r7, [r9]
  const double scale = op_params.scale;
 8010f98:	ed99 7b02 	vldr	d7, [r9, #8]
 8010f9c:	f040 81ca 	bne.w	8011334 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6e8>
  for (int i = 0; i < dims_count; ++i) {
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	f340 80f1 	ble.w	8011188 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x53c>
    return dims_[i];
 8010fa6:	9d11      	ldr	r5, [sp, #68]	@ 0x44
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8010fa8:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8010faa:	42aa      	cmp	r2, r5
 8010fac:	f040 81c2 	bne.w	8011334 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6e8>
  for (int i = 0; i < dims_count; ++i) {
 8010fb0:	2b01      	cmp	r3, #1
 8010fb2:	d034      	beq.n	801101e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3d2>
 8010fb4:	9812      	ldr	r0, [sp, #72]	@ 0x48
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8010fb6:	9e19      	ldr	r6, [sp, #100]	@ 0x64
 8010fb8:	4286      	cmp	r6, r0
 8010fba:	f040 81bb 	bne.w	8011334 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6e8>
  for (int i = 0; i < dims_count; ++i) {
 8010fbe:	2b02      	cmp	r3, #2
 8010fc0:	f000 8137 	beq.w	8011232 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5e6>
 8010fc4:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8010fc6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010fc8:	428a      	cmp	r2, r1
 8010fca:	f040 81b3 	bne.w	8011334 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6e8>
  for (int i = 0; i < dims_count; ++i) {
 8010fce:	2b03      	cmp	r3, #3
 8010fd0:	f000 8132 	beq.w	8011238 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5ec>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8010fd4:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8010fd6:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8010fd8:	42b1      	cmp	r1, r6
 8010fda:	f040 81ab 	bne.w	8011334 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6e8>
  for (int i = 0; i < dims_count; ++i) {
 8010fde:	2b04      	cmp	r3, #4
 8010fe0:	d00c      	beq.n	8010ffc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3b0>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8010fe2:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8010fe4:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8010fe6:	42b1      	cmp	r1, r6
 8010fe8:	f040 81a4 	bne.w	8011334 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6e8>
  for (int i = 0; i < dims_count; ++i) {
 8010fec:	2b05      	cmp	r3, #5
 8010fee:	f000 812d 	beq.w	801124c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x600>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8010ff2:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
 8010ff4:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8010ff6:	42b1      	cmp	r1, r6
 8010ff8:	f040 819c 	bne.w	8011334 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6e8>
      buffer_size *= dims_data[i];
 8010ffc:	fb05 f000 	mul.w	r0, r5, r0
    for (int i = 0; i < size_; i++) {
 8011000:	2b04      	cmp	r3, #4
      buffer_size *= dims_data[i];
 8011002:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8011004:	fb00 f202 	mul.w	r2, r0, r2
 8011008:	fb02 f505 	mul.w	r5, r2, r5
    for (int i = 0; i < size_; i++) {
 801100c:	d007      	beq.n	801101e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3d2>
      buffer_size *= dims_data[i];
 801100e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
    for (int i = 0; i < size_; i++) {
 8011010:	2b05      	cmp	r3, #5
      buffer_size *= dims_data[i];
 8011012:	fb02 f505 	mul.w	r5, r2, r5
    for (int i = 0; i < size_; i++) {
 8011016:	d002      	beq.n	801101e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3d2>
      buffer_size *= dims_data[i];
 8011018:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801101a:	fb03 f505 	mul.w	r5, r3, r5
  for (int i = 0; i < flat_size; i++) {
 801101e:	2d00      	cmp	r5, #0
 8011020:	f77f aec3 	ble.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
        static_cast<int32_t>(TfLiteRound(val / static_cast<float>(scale))) +
 8011024:	eef7 6bc7 	vcvt.f32.f64	s13, d7
 8011028:	4620      	mov	r0, r4
 801102a:	f1ae 0102 	sub.w	r1, lr, #2
  for (int i = 0; i < flat_size; i++) {
 801102e:	2200      	movs	r2, #0
      if (__b < __a)
 8011030:	f647 76ff 	movw	r6, #32767	@ 0x7fff
    output_data[i] = clamped;
 8011034:	4cc0      	ldr	r4, [pc, #768]	@ (8011338 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6ec>)
    const InputT val = input_data[i];
 8011036:	ecb0 7a01 	vldmia	r0!, {s14}
  for (int i = 0; i < flat_size; i++) {
 801103a:	3201      	adds	r2, #1
        static_cast<int32_t>(TfLiteRound(val / static_cast<float>(scale))) +
 801103c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8011040:	fef8 7a67 	vrinta.f32	s15, s15
 8011044:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011048:	ee17 3a90 	vmov	r3, s15
 801104c:	443b      	add	r3, r7
 801104e:	42b3      	cmp	r3, r6
 8011050:	bfa8      	it	ge
 8011052:	4633      	movge	r3, r6
    output_data[i] = clamped;
 8011054:	42a3      	cmp	r3, r4
 8011056:	bfb8      	it	lt
 8011058:	4623      	movlt	r3, r4
  for (int i = 0; i < flat_size; i++) {
 801105a:	42aa      	cmp	r2, r5
    output_data[i] = clamped;
 801105c:	f821 3f02 	strh.w	r3, [r1, #2]!
  for (int i = 0; i < flat_size; i++) {
 8011060:	dbe9      	blt.n	8011036 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3ea>
 8011062:	e6a2      	b.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
        reference_ops::Requantize(
 8011064:	f8d9 6010 	ldr.w	r6, [r9, #16]
  return reinterpret_cast<const T*>(tensor->data.raw);
 8011068:	6823      	ldr	r3, [r4, #0]
  if (same_scale) {
 801106a:	f1b6 4f80 	cmp.w	r6, #1073741824	@ 0x40000000
  return reinterpret_cast<T*>(tensor->data.raw);
 801106e:	682a      	ldr	r2, [r5, #0]
 8011070:	e9d9 7805 	ldrd	r7, r8, [r9, #20]
 8011074:	f8d9 9000 	ldr.w	r9, [r9]
 8011078:	d106      	bne.n	8011088 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x43c>
 801107a:	2f01      	cmp	r7, #1
 801107c:	d104      	bne.n	8011088 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x43c>
    const int32_t zero_point_diff = input_zeropoint - output_zeropoint;
 801107e:	eba8 0109 	sub.w	r1, r8, r9
    if ((mixed_type_int8_uint8 && zero_point_diff == -128) ||
 8011082:	3180      	adds	r1, #128	@ 0x80
 8011084:	f000 80f1 	beq.w	801126a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x61e>
  for (int i = 0; i < size; ++i) {
 8011088:	2800      	cmp	r0, #0
 801108a:	f77f ae8e 	ble.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 801108e:	1e5d      	subs	r5, r3, #1
 8011090:	f102 3aff 	add.w	sl, r2, #4294967295
 8011094:	182c      	adds	r4, r5, r0
    const int32_t input = input_data[i] - input_zeropoint;
 8011096:	f915 0f01 	ldrsb.w	r0, [r5, #1]!
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 801109a:	463a      	mov	r2, r7
 801109c:	4631      	mov	r1, r6
 801109e:	eba0 0008 	sub.w	r0, r0, r8
 80110a2:	f7fa fd83 	bl	800bbac <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
                                      effective_scale_shift) +
 80110a6:	4448      	add	r0, r9
  for (int i = 0; i < size; ++i) {
 80110a8:	42a5      	cmp	r5, r4
    output_data[i] = static_cast<output_type>(clamped_output);
 80110aa:	f380 0008 	usat	r0, #8, r0
 80110ae:	f80a 0f01 	strb.w	r0, [sl, #1]!
  for (int i = 0; i < size; ++i) {
 80110b2:	d1f0      	bne.n	8011096 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x44a>
 80110b4:	e679      	b.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 80110b6:	2800      	cmp	r0, #0
        reference_ops::Requantize(
 80110b8:	f8d9 6010 	ldr.w	r6, [r9, #16]
  return reinterpret_cast<const T*>(tensor->data.raw);
 80110bc:	6822      	ldr	r2, [r4, #0]
  return reinterpret_cast<T*>(tensor->data.raw);
 80110be:	682b      	ldr	r3, [r5, #0]
 80110c0:	e9d9 7805 	ldrd	r7, r8, [r9, #20]
 80110c4:	f8d9 9000 	ldr.w	r9, [r9]
 80110c8:	f77f ae6f 	ble.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 80110cc:	1e55      	subs	r5, r2, #1
 80110ce:	f103 3bff 	add.w	fp, r3, #4294967295
      if (__a < __b)
 80110d2:	f06f 0a7f 	mvn.w	sl, #127	@ 0x7f
 80110d6:	182c      	adds	r4, r5, r0
    const int32_t input = input_data[i] - input_zeropoint;
 80110d8:	f915 0f01 	ldrsb.w	r0, [r5, #1]!
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 80110dc:	463a      	mov	r2, r7
 80110de:	4631      	mov	r1, r6
 80110e0:	eba0 0008 	sub.w	r0, r0, r8
 80110e4:	f7fa fd62 	bl	800bbac <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
                                      effective_scale_shift) +
 80110e8:	4448      	add	r0, r9
 80110ea:	4550      	cmp	r0, sl
 80110ec:	bfb8      	it	lt
 80110ee:	4650      	movlt	r0, sl
    output_data[i] = static_cast<output_type>(clamped_output);
 80110f0:	287f      	cmp	r0, #127	@ 0x7f
 80110f2:	bfa8      	it	ge
 80110f4:	207f      	movge	r0, #127	@ 0x7f
  for (int i = 0; i < size; ++i) {
 80110f6:	42a5      	cmp	r5, r4
    output_data[i] = static_cast<output_type>(clamped_output);
 80110f8:	f80b 0f01 	strb.w	r0, [fp, #1]!
  for (int i = 0; i < size; ++i) {
 80110fc:	d1ec      	bne.n	80110d8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x48c>
 80110fe:	e654      	b.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
        reference_ops::Requantize(
 8011100:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011104:	2800      	cmp	r0, #0
  return reinterpret_cast<const T*>(tensor->data.raw);
 8011106:	6822      	ldr	r2, [r4, #0]
  return reinterpret_cast<T*>(tensor->data.raw);
 8011108:	682e      	ldr	r6, [r5, #0]
 801110a:	9301      	str	r3, [sp, #4]
 801110c:	e9d9 7805 	ldrd	r7, r8, [r9, #20]
 8011110:	f8d9 9000 	ldr.w	r9, [r9]
 8011114:	f77f ae49 	ble.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 8011118:	1e55      	subs	r5, r2, #1
 801111a:	3e02      	subs	r6, #2
 801111c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8011338 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6ec>
    output_data[i] = static_cast<output_type>(clamped_output);
 8011120:	f647 7aff 	movw	sl, #32767	@ 0x7fff
 8011124:	182c      	adds	r4, r5, r0
    const int32_t input = input_data[i] - input_zeropoint;
 8011126:	f915 0f01 	ldrsb.w	r0, [r5, #1]!
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 801112a:	463a      	mov	r2, r7
 801112c:	9901      	ldr	r1, [sp, #4]
 801112e:	eba0 0008 	sub.w	r0, r0, r8
 8011132:	f7fa fd3b 	bl	800bbac <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
                                      effective_scale_shift) +
 8011136:	4448      	add	r0, r9
 8011138:	4558      	cmp	r0, fp
 801113a:	bfb8      	it	lt
 801113c:	4658      	movlt	r0, fp
    output_data[i] = static_cast<output_type>(clamped_output);
 801113e:	4550      	cmp	r0, sl
 8011140:	bfa8      	it	ge
 8011142:	4650      	movge	r0, sl
  for (int i = 0; i < size; ++i) {
 8011144:	42a5      	cmp	r5, r4
    output_data[i] = static_cast<output_type>(clamped_output);
 8011146:	f826 0f02 	strh.w	r0, [r6, #2]!
  for (int i = 0; i < size; ++i) {
 801114a:	d1ec      	bne.n	8011126 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4da>
 801114c:	e62d      	b.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 801114e:	2800      	cmp	r0, #0
        reference_ops::Requantize(
 8011150:	f8d9 6010 	ldr.w	r6, [r9, #16]
  return reinterpret_cast<const T*>(tensor->data.raw);
 8011154:	6822      	ldr	r2, [r4, #0]
  return reinterpret_cast<T*>(tensor->data.raw);
 8011156:	682b      	ldr	r3, [r5, #0]
 8011158:	e9d9 7805 	ldrd	r7, r8, [r9, #20]
 801115c:	f8d9 9000 	ldr.w	r9, [r9]
 8011160:	f77f ae23 	ble.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 8011164:	1e55      	subs	r5, r2, #1
 8011166:	f1a3 0a04 	sub.w	sl, r3, #4
 801116a:	182c      	adds	r4, r5, r0
    const int32_t input = input_data[i] - input_zeropoint;
 801116c:	f915 0f01 	ldrsb.w	r0, [r5, #1]!
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 8011170:	463a      	mov	r2, r7
 8011172:	4631      	mov	r1, r6
 8011174:	eba0 0008 	sub.w	r0, r0, r8
 8011178:	f7fa fd18 	bl	800bbac <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
  for (int i = 0; i < size; ++i) {
 801117c:	42ac      	cmp	r4, r5
                                      effective_scale_shift) +
 801117e:	4448      	add	r0, r9
    output_data[i] = static_cast<output_type>(clamped_output);
 8011180:	f84a 0f04 	str.w	r0, [sl, #4]!
  for (int i = 0; i < size; ++i) {
 8011184:	d1f2      	bne.n	801116c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x520>
 8011186:	e610      	b.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
  for (int i = 0; i < dims_count; ++i) {
 8011188:	2501      	movs	r5, #1
 801118a:	e74b      	b.n	8011024 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3d8>
    int buffer_size = 1;
 801118c:	2501      	movs	r5, #1
 801118e:	e5ee      	b.n	8010d6e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x122>
        reference_ops::Requantize(
 8011190:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011194:	2800      	cmp	r0, #0
  return reinterpret_cast<const T*>(tensor->data.raw);
 8011196:	6822      	ldr	r2, [r4, #0]
  return reinterpret_cast<T*>(tensor->data.raw);
 8011198:	682e      	ldr	r6, [r5, #0]
 801119a:	9301      	str	r3, [sp, #4]
 801119c:	e9d9 7805 	ldrd	r7, r8, [r9, #20]
 80111a0:	f8d9 9000 	ldr.w	r9, [r9]
 80111a4:	f77f ae01 	ble.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 80111a8:	1e95      	subs	r5, r2, #2
 80111aa:	3e02      	subs	r6, #2
 80111ac:	f8df b188 	ldr.w	fp, [pc, #392]	@ 8011338 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6ec>
    output_data[i] = static_cast<output_type>(clamped_output);
 80111b0:	f647 7aff 	movw	sl, #32767	@ 0x7fff
 80111b4:	eb05 0440 	add.w	r4, r5, r0, lsl #1
    const int32_t input = input_data[i] - input_zeropoint;
 80111b8:	f935 0f02 	ldrsh.w	r0, [r5, #2]!
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 80111bc:	463a      	mov	r2, r7
 80111be:	9901      	ldr	r1, [sp, #4]
 80111c0:	eba0 0008 	sub.w	r0, r0, r8
 80111c4:	f7fa fcf2 	bl	800bbac <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
                                      effective_scale_shift) +
 80111c8:	4448      	add	r0, r9
 80111ca:	4558      	cmp	r0, fp
 80111cc:	bfb8      	it	lt
 80111ce:	4658      	movlt	r0, fp
    output_data[i] = static_cast<output_type>(clamped_output);
 80111d0:	4550      	cmp	r0, sl
 80111d2:	bfa8      	it	ge
 80111d4:	4650      	movge	r0, sl
  for (int i = 0; i < size; ++i) {
 80111d6:	42a5      	cmp	r5, r4
    output_data[i] = static_cast<output_type>(clamped_output);
 80111d8:	f826 0f02 	strh.w	r0, [r6, #2]!
  for (int i = 0; i < size; ++i) {
 80111dc:	d1ec      	bne.n	80111b8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x56c>
 80111de:	e5e4      	b.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 80111e0:	2800      	cmp	r0, #0
        reference_ops::Requantize(
 80111e2:	f8d9 6010 	ldr.w	r6, [r9, #16]
  return reinterpret_cast<const T*>(tensor->data.raw);
 80111e6:	6822      	ldr	r2, [r4, #0]
  return reinterpret_cast<T*>(tensor->data.raw);
 80111e8:	682b      	ldr	r3, [r5, #0]
 80111ea:	e9d9 7805 	ldrd	r7, r8, [r9, #20]
 80111ee:	f8d9 9000 	ldr.w	r9, [r9]
 80111f2:	f77f adda 	ble.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 80111f6:	1e95      	subs	r5, r2, #2
 80111f8:	f103 3bff 	add.w	fp, r3, #4294967295
 80111fc:	f06f 0a7f 	mvn.w	sl, #127	@ 0x7f
 8011200:	eb05 0440 	add.w	r4, r5, r0, lsl #1
    const int32_t input = input_data[i] - input_zeropoint;
 8011204:	f935 0f02 	ldrsh.w	r0, [r5, #2]!
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 8011208:	463a      	mov	r2, r7
 801120a:	4631      	mov	r1, r6
 801120c:	eba0 0008 	sub.w	r0, r0, r8
 8011210:	f7fa fccc 	bl	800bbac <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
                                      effective_scale_shift) +
 8011214:	4448      	add	r0, r9
 8011216:	4550      	cmp	r0, sl
 8011218:	bfb8      	it	lt
 801121a:	4650      	movlt	r0, sl
    output_data[i] = static_cast<output_type>(clamped_output);
 801121c:	287f      	cmp	r0, #127	@ 0x7f
 801121e:	bfa8      	it	ge
 8011220:	207f      	movge	r0, #127	@ 0x7f
  for (int i = 0; i < size; ++i) {
 8011222:	42a5      	cmp	r5, r4
    output_data[i] = static_cast<output_type>(clamped_output);
 8011224:	f80b 0f01 	strb.w	r0, [fp, #1]!
  for (int i = 0; i < size; ++i) {
 8011228:	d1ec      	bne.n	8011204 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5b8>
 801122a:	e5be      	b.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
      buffer_size *= dims_data[i];
 801122c:	fb01 f505 	mul.w	r5, r1, r5
    for (int i = 0; i < size_; i++) {
 8011230:	e59b      	b.n	8010d6a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x11e>
      buffer_size *= dims_data[i];
 8011232:	fb06 f505 	mul.w	r5, r6, r5
    for (int i = 0; i < size_; i++) {
 8011236:	e6f2      	b.n	801101e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3d2>
      buffer_size *= dims_data[i];
 8011238:	fb05 fc06 	mul.w	ip, r5, r6
 801123c:	fb02 f50c 	mul.w	r5, r2, ip
    for (int i = 0; i < size_; i++) {
 8011240:	e6ed      	b.n	801101e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3d2>
      buffer_size *= dims_data[i];
 8011242:	fb01 f305 	mul.w	r3, r1, r5
 8011246:	fb0c f503 	mul.w	r5, ip, r3
    for (int i = 0; i < size_; i++) {
 801124a:	e58e      	b.n	8010d6a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x11e>
      buffer_size *= dims_data[i];
 801124c:	fb05 f000 	mul.w	r0, r5, r0
 8011250:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8011252:	fb00 f202 	mul.w	r2, r0, r2
 8011256:	fb02 f505 	mul.w	r5, r2, r5
    for (int i = 0; i < size_; i++) {
 801125a:	e6d8      	b.n	801100e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3c2>
      buffer_size *= dims_data[i];
 801125c:	fb05 f101 	mul.w	r1, r5, r1
 8011260:	fb01 f20c 	mul.w	r2, r1, ip
 8011264:	fb0e f502 	mul.w	r5, lr, r2
    for (int i = 0; i < size_; i++) {
 8011268:	e577      	b.n	8010d5a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x10e>
      for (int i = 0; i < size; ++i) {
 801126a:	2800      	cmp	r0, #0
 801126c:	f77f ad9d 	ble.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 8011270:	1e41      	subs	r1, r0, #1
 8011272:	2904      	cmp	r1, #4
 8011274:	d903      	bls.n	801127e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x632>
 8011276:	1c59      	adds	r1, r3, #1
 8011278:	1a51      	subs	r1, r2, r1
 801127a:	2902      	cmp	r1, #2
 801127c:	d833      	bhi.n	80112e6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x69a>
 801127e:	3b01      	subs	r3, #1
 8011280:	f102 3aff 	add.w	sl, r2, #4294967295
 8011284:	181c      	adds	r4, r3, r0
        output_data[i] = input_data[i] ^ 0x80;
 8011286:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 801128a:	f082 0280 	eor.w	r2, r2, #128	@ 0x80
      for (int i = 0; i < size; ++i) {
 801128e:	42a3      	cmp	r3, r4
        output_data[i] = input_data[i] ^ 0x80;
 8011290:	f80a 2f01 	strb.w	r2, [sl, #1]!
      for (int i = 0; i < size; ++i) {
 8011294:	d1f7      	bne.n	8011286 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x63a>
 8011296:	e588      	b.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 8011298:	f020 0703 	bic.w	r7, r0, #3
 801129c:	4619      	mov	r1, r3
 801129e:	4625      	mov	r5, r4
 80112a0:	19de      	adds	r6, r3, r7
        output_data[i] = input_data[i] ^ 0x80;
 80112a2:	f855 2b04 	ldr.w	r2, [r5], #4
 80112a6:	f082 3280 	eor.w	r2, r2, #2155905152	@ 0x80808080
 80112aa:	f841 2b04 	str.w	r2, [r1], #4
      for (int i = 0; i < size; ++i) {
 80112ae:	42b1      	cmp	r1, r6
 80112b0:	d1f7      	bne.n	80112a2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x656>
 80112b2:	42b8      	cmp	r0, r7
 80112b4:	f43f ad79 	beq.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
        output_data[i] = input_data[i] ^ 0x80;
 80112b8:	f020 0203 	bic.w	r2, r0, #3
      for (int i = 0; i < size; ++i) {
 80112bc:	1c79      	adds	r1, r7, #1
        output_data[i] = input_data[i] ^ 0x80;
 80112be:	5ca5      	ldrb	r5, [r4, r2]
      for (int i = 0; i < size; ++i) {
 80112c0:	4288      	cmp	r0, r1
        output_data[i] = input_data[i] ^ 0x80;
 80112c2:	f085 0580 	eor.w	r5, r5, #128	@ 0x80
 80112c6:	549d      	strb	r5, [r3, r2]
      for (int i = 0; i < size; ++i) {
 80112c8:	f77f ad6f 	ble.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
        output_data[i] = input_data[i] ^ 0x80;
 80112cc:	5c62      	ldrb	r2, [r4, r1]
      for (int i = 0; i < size; ++i) {
 80112ce:	3702      	adds	r7, #2
        output_data[i] = input_data[i] ^ 0x80;
 80112d0:	f082 0280 	eor.w	r2, r2, #128	@ 0x80
      for (int i = 0; i < size; ++i) {
 80112d4:	42b8      	cmp	r0, r7
        output_data[i] = input_data[i] ^ 0x80;
 80112d6:	545a      	strb	r2, [r3, r1]
      for (int i = 0; i < size; ++i) {
 80112d8:	f77f ad67 	ble.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
        output_data[i] = input_data[i] ^ 0x80;
 80112dc:	5de2      	ldrb	r2, [r4, r7]
 80112de:	f082 0280 	eor.w	r2, r2, #128	@ 0x80
 80112e2:	55da      	strb	r2, [r3, r7]
      for (int i = 0; i < size; ++i) {
 80112e4:	e561      	b.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
 80112e6:	f020 0603 	bic.w	r6, r0, #3
 80112ea:	4614      	mov	r4, r2
 80112ec:	461d      	mov	r5, r3
 80112ee:	1997      	adds	r7, r2, r6
        output_data[i] = input_data[i] ^ 0x80;
 80112f0:	f855 1b04 	ldr.w	r1, [r5], #4
 80112f4:	f081 3180 	eor.w	r1, r1, #2155905152	@ 0x80808080
 80112f8:	f844 1b04 	str.w	r1, [r4], #4
      for (int i = 0; i < size; ++i) {
 80112fc:	42bc      	cmp	r4, r7
 80112fe:	d1f7      	bne.n	80112f0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6a4>
 8011300:	42b0      	cmp	r0, r6
 8011302:	f43f ad52 	beq.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
        output_data[i] = input_data[i] ^ 0x80;
 8011306:	f020 0103 	bic.w	r1, r0, #3
      for (int i = 0; i < size; ++i) {
 801130a:	1c74      	adds	r4, r6, #1
        output_data[i] = input_data[i] ^ 0x80;
 801130c:	5c5d      	ldrb	r5, [r3, r1]
      for (int i = 0; i < size; ++i) {
 801130e:	42a0      	cmp	r0, r4
        output_data[i] = input_data[i] ^ 0x80;
 8011310:	f085 0580 	eor.w	r5, r5, #128	@ 0x80
 8011314:	5455      	strb	r5, [r2, r1]
      for (int i = 0; i < size; ++i) {
 8011316:	f77f ad48 	ble.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
        output_data[i] = input_data[i] ^ 0x80;
 801131a:	5d19      	ldrb	r1, [r3, r4]
      for (int i = 0; i < size; ++i) {
 801131c:	3602      	adds	r6, #2
        output_data[i] = input_data[i] ^ 0x80;
 801131e:	f081 0180 	eor.w	r1, r1, #128	@ 0x80
      for (int i = 0; i < size; ++i) {
 8011322:	42b0      	cmp	r0, r6
        output_data[i] = input_data[i] ^ 0x80;
 8011324:	5511      	strb	r1, [r2, r4]
      for (int i = 0; i < size; ++i) {
 8011326:	f77f ad40 	ble.w	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
        output_data[i] = input_data[i] ^ 0x80;
 801132a:	5d9b      	ldrb	r3, [r3, r6]
 801132c:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 8011330:	5593      	strb	r3, [r2, r6]
      for (int i = 0; i < size; ++i) {
 8011332:	e53a      	b.n	8010daa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15e>
  TFLITE_DCHECK(node->user_data != nullptr);
 8011334:	f011 fb18 	bl	8022968 <abort>
 8011338:	ffff8000 	.word	0xffff8000

0801133c <_ZN6tflite12_GLOBAL__N_120EvalReshapeReferenceEP13TfLiteContextP10TfLiteNode>:
#include "tensorflow/lite/micro/micro_utils.h"

namespace tflite {
namespace {

TfLiteStatus EvalReshapeReference(TfLiteContext* context, TfLiteNode* node) {
 801133c:	b570      	push	{r4, r5, r6, lr}
  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kReshapeInputTensor);
 801133e:	2200      	movs	r2, #0
TfLiteStatus EvalReshapeReference(TfLiteContext* context, TfLiteNode* node) {
 8011340:	b082      	sub	sp, #8
 8011342:	4604      	mov	r4, r0
 8011344:	460e      	mov	r6, r1
      tflite::micro::GetEvalInput(context, node, kReshapeInputTensor);
 8011346:	f7fe fd3f 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 801134a:	4605      	mov	r5, r0
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kReshapeOutputTensor);
 801134c:	4631      	mov	r1, r6
 801134e:	2200      	movs	r2, #0
 8011350:	4620      	mov	r0, r4
 8011352:	f7fe fd53 	bl	800fdfc <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>

  // TODO(b/162522304): storing input bytes in OpData increases some models
  // significantly, possibly due to alignment issues.
  size_t input_bytes;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(input->type, &input_bytes));
 8011356:	a901      	add	r1, sp, #4
      tflite::micro::GetEvalOutput(context, node, kReshapeOutputTensor);
 8011358:	4606      	mov	r6, r0
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(input->type, &input_bytes));
 801135a:	7a28      	ldrb	r0, [r5, #8]
 801135c:	f7fb fa42 	bl	800c7e4 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
 8011360:	4604      	mov	r4, r0
 8011362:	b110      	cbz	r0, 801136a <_ZN6tflite12_GLOBAL__N_120EvalReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  if (input->data.raw != output->data.raw) {
    // Otherwise perform reshape with copy.
    memcpy(output->data.raw, input->data.raw, input_bytes);
  }
  return kTfLiteOk;
}
 8011364:	4620      	mov	r0, r4
 8011366:	b002      	add	sp, #8
 8011368:	bd70      	pop	{r4, r5, r6, pc}
  input_bytes *= ElementCount(*input->dims);
 801136a:	6868      	ldr	r0, [r5, #4]
 801136c:	f7fe f874 	bl	800f458 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
 8011370:	9a01      	ldr	r2, [sp, #4]
  if (input->data.raw != output->data.raw) {
 8011372:	6829      	ldr	r1, [r5, #0]
 8011374:	6833      	ldr	r3, [r6, #0]
  input_bytes *= ElementCount(*input->dims);
 8011376:	fb00 f202 	mul.w	r2, r0, r2
  if (input->data.raw != output->data.raw) {
 801137a:	4299      	cmp	r1, r3
  input_bytes *= ElementCount(*input->dims);
 801137c:	9201      	str	r2, [sp, #4]
  if (input->data.raw != output->data.raw) {
 801137e:	d0f1      	beq.n	8011364 <_ZN6tflite12_GLOBAL__N_120EvalReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x28>
    memcpy(output->data.raw, input->data.raw, input_bytes);
 8011380:	4618      	mov	r0, r3
 8011382:	f012 fa66 	bl	8023852 <memcpy>
}
 8011386:	4620      	mov	r0, r4
 8011388:	b002      	add	sp, #8
 801138a:	bd70      	pop	{r4, r5, r6, pc}

0801138c <_ZN6tflite16Register_RESHAPEEv>:

}  // namespace

TFLMRegistration Register_RESHAPE() {
 801138c:	b510      	push	{r4, lr}
  return tflite::micro::RegisterOp(nullptr, PrepareReshapeReference,
 801138e:	2100      	movs	r1, #0
TFLMRegistration Register_RESHAPE() {
 8011390:	b082      	sub	sp, #8
 8011392:	4604      	mov	r4, r0
  return tflite::micro::RegisterOp(nullptr, PrepareReshapeReference,
 8011394:	4b04      	ldr	r3, [pc, #16]	@ (80113a8 <_ZN6tflite16Register_RESHAPEEv+0x1c>)
 8011396:	4a05      	ldr	r2, [pc, #20]	@ (80113ac <_ZN6tflite16Register_RESHAPEEv+0x20>)
 8011398:	e9cd 1100 	strd	r1, r1, [sp]
 801139c:	f7fe fd08 	bl	800fdb0 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_ESE_>
                                   EvalReshapeReference);
}
 80113a0:	4620      	mov	r0, r4
 80113a2:	b002      	add	sp, #8
 80113a4:	bd10      	pop	{r4, pc}
 80113a6:	bf00      	nop
 80113a8:	0801133d 	.word	0x0801133d
 80113ac:	080115cd 	.word	0x080115cd

080113b0 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode>:

namespace tflite {

namespace {

TfLiteStatus ReshapeOutput(TfLiteContext* context, TfLiteNode* node) {
 80113b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113b4:	68c4      	ldr	r4, [r0, #12]
 80113b6:	b089      	sub	sp, #36	@ 0x24
  MicroContext* micro_context = GetMicroContext(context);

  TfLiteTensor* input =
      micro_context->AllocateTempInputTensor(node, kReshapeInputTensor);
 80113b8:	2200      	movs	r2, #0
TfLiteStatus ReshapeOutput(TfLiteContext* context, TfLiteNode* node) {
 80113ba:	4681      	mov	r9, r0
      micro_context->AllocateTempInputTensor(node, kReshapeInputTensor);
 80113bc:	4620      	mov	r0, r4
TfLiteStatus ReshapeOutput(TfLiteContext* context, TfLiteNode* node) {
 80113be:	460e      	mov	r6, r1
      micro_context->AllocateTempInputTensor(node, kReshapeInputTensor);
 80113c0:	f7fc ff5e 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
 80113c4:	9004      	str	r0, [sp, #16]
 80113c6:	2800      	cmp	r0, #0
 80113c8:	f000 809b 	beq.w	8011502 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x152>
  TfLiteTensor* output =
      micro_context->AllocateTempOutputTensor(node, kReshapeOutputTensor);
 80113cc:	2200      	movs	r2, #0
 80113ce:	4631      	mov	r1, r6
 80113d0:	4620      	mov	r0, r4
 80113d2:	f7fc ff65 	bl	800e2a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
 80113d6:	9005      	str	r0, [sp, #20]
 80113d8:	2800      	cmp	r0, #0
 80113da:	f000 8085 	beq.w	80114e8 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x138>
  return NumElements(t->dims);
 80113de:	9b04      	ldr	r3, [sp, #16]
 80113e0:	689b      	ldr	r3, [r3, #8]
  return NumElements(dims->data, dims->size);
 80113e2:	f8d3 a000 	ldr.w	sl, [r3]
    if (count <= 0) {
 80113e6:	f1ba 0f00 	cmp.w	sl, #0
 80113ea:	f340 80c9 	ble.w	8011580 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d0>
  int64_t count = 1;
 80113ee:	f04f 0b01 	mov.w	fp, #1
  for (int i = 0; i < num_dims; ++i) {
 80113f2:	2700      	movs	r7, #0
  int64_t count = 1;
 80113f4:	9406      	str	r4, [sp, #24]
 80113f6:	4654      	mov	r4, sl
 80113f8:	469a      	mov	sl, r3
 80113fa:	465b      	mov	r3, fp
 80113fc:	f8cd 901c 	str.w	r9, [sp, #28]
 8011400:	46b3      	mov	fp, r6
 8011402:	46b8      	mov	r8, r7
 8011404:	46b9      	mov	r9, r7
 8011406:	461e      	mov	r6, r3
 8011408:	e003      	b.n	8011412 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x62>
    if (count <= 0) {
 801140a:	2e01      	cmp	r6, #1
 801140c:	f179 0100 	sbcs.w	r1, r9, #0
 8011410:	db19      	blt.n	8011446 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x96>
    TF_LITE_ASSERT(dims[i] < std::numeric_limits<int>::max() / count);
 8011412:	f85a 7f04 	ldr.w	r7, [sl, #4]!
 8011416:	4632      	mov	r2, r6
 8011418:	464b      	mov	r3, r9
 801141a:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 801141e:	2100      	movs	r1, #0
 8011420:	17fd      	asrs	r5, r7, #31
 8011422:	f7ef f981 	bl	8000728 <__aeabi_ldivmod>
 8011426:	4287      	cmp	r7, r0
 8011428:	eb75 0101 	sbcs.w	r1, r5, r1
 801142c:	f280 80ab 	bge.w	8011586 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d6>
    count *= dims[i];
 8011430:	fb06 f505 	mul.w	r5, r6, r5
  for (int i = 0; i < num_dims; ++i) {
 8011434:	f108 0801 	add.w	r8, r8, #1
    count *= dims[i];
 8011438:	fb07 5509 	mla	r5, r7, r9, r5
    if (count <= 0) {
 801143c:	4544      	cmp	r4, r8
    count *= dims[i];
 801143e:	fba6 6907 	umull	r6, r9, r6, r7
 8011442:	44a9      	add	r9, r5
    if (count <= 0) {
 8011444:	dce1      	bgt.n	801140a <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x5a>
  // Tensorflow's Reshape allows one of the shape components to have the
  // special -1 value, meaning it will be calculated automatically based on the
  // input. Here we calculate what that dimension should be so that the number
  // of output elements in the same as the number of input elements.
  int num_input_elements = NumElements(input);
 8011446:	4633      	mov	r3, r6
 8011448:	465e      	mov	r6, fp
 801144a:	e9dd 4906 	ldrd	r4, r9, [sp, #24]
 801144e:	4698      	mov	r8, r3
  TfLiteIntArray* output_shape = output->dims;
 8011450:	9b05      	ldr	r3, [sp, #20]
 8011452:	6899      	ldr	r1, [r3, #8]
  return node->inputs == nullptr ? 0 : node->inputs->size;
 8011454:	6833      	ldr	r3, [r6, #0]

  if (NumInputs(node) == 1 &&  // Legacy scalar supported with params.
      output_shape->size == 1 && output_shape->data[0] == 0) {
 8011456:	6808      	ldr	r0, [r1, #0]
 8011458:	b113      	cbz	r3, 8011460 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xb0>
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	2b01      	cmp	r3, #1
 801145e:	d071      	beq.n	8011544 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x194>
    output_shape->size = 0;
  }

  int num_output_elements = 1;
  int stretch_dim = -1;
  for (int i = 0; i < output_shape->size; ++i) {
 8011460:	2800      	cmp	r0, #0
 8011462:	dd75      	ble.n	8011550 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1a0>
 8011464:	2300      	movs	r3, #0
  int stretch_dim = -1;
 8011466:	f04f 37ff 	mov.w	r7, #4294967295
  int num_output_elements = 1;
 801146a:	2501      	movs	r5, #1
 801146c:	e004      	b.n	8011478 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xc8>
  for (int i = 0; i < output_shape->size; ++i) {
 801146e:	3301      	adds	r3, #1
    int value = output_shape->data[i];
    if (value == -1) {
      TF_LITE_ENSURE_EQ(context, stretch_dim, -1);
      stretch_dim = i;
    } else {
      num_output_elements *= value;
 8011470:	fb02 f505 	mul.w	r5, r2, r5
  for (int i = 0; i < output_shape->size; ++i) {
 8011474:	4283      	cmp	r3, r0
 8011476:	d00b      	beq.n	8011490 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xe0>
    int value = output_shape->data[i];
 8011478:	f851 2f04 	ldr.w	r2, [r1, #4]!
    if (value == -1) {
 801147c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011480:	d1f5      	bne.n	801146e <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xbe>
      TF_LITE_ENSURE_EQ(context, stretch_dim, -1);
 8011482:	f1b7 3fff 	cmp.w	r7, #4294967295
 8011486:	d14f      	bne.n	8011528 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x178>
      stretch_dim = i;
 8011488:	461f      	mov	r7, r3
  for (int i = 0; i < output_shape->size; ++i) {
 801148a:	3301      	adds	r3, #1
 801148c:	4283      	cmp	r3, r0
 801148e:	d1f3      	bne.n	8011478 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xc8>
    }
  }
  if (stretch_dim != -1) {
 8011490:	1c7b      	adds	r3, r7, #1
 8011492:	d013      	beq.n	80114bc <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x10c>
    TfLiteEvalTensor* output_eval =
        tflite::micro::GetEvalOutput(context, node, kReshapeOutputTensor);
 8011494:	4631      	mov	r1, r6
 8011496:	2200      	movs	r2, #0
 8011498:	4648      	mov	r0, r9
 801149a:	f7fe fcaf 	bl	800fdfc <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
    TF_LITE_ENSURE_STATUS(tflite::micro::CreateWritableTensorDimsWithCopy(
 801149e:	9e05      	ldr	r6, [sp, #20]
        tflite::micro::GetEvalOutput(context, node, kReshapeOutputTensor);
 80114a0:	4602      	mov	r2, r0
    TF_LITE_ENSURE_STATUS(tflite::micro::CreateWritableTensorDimsWithCopy(
 80114a2:	4648      	mov	r0, r9
 80114a4:	4631      	mov	r1, r6
 80114a6:	f7fe fcd5 	bl	800fe54 <_ZN6tflite5micro32CreateWritableTensorDimsWithCopyEP13TfLiteContextP12TfLiteTensorP16TfLiteEvalTensor>
 80114aa:	bb38      	cbnz	r0, 80114fc <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x14c>
        context, output, output_eval));
    output_shape = output->dims;  // output tensor dims were moved
    output_shape->data[stretch_dim] = num_input_elements / num_output_elements;
 80114ac:	68b3      	ldr	r3, [r6, #8]
 80114ae:	fb98 f2f5 	sdiv	r2, r8, r5
 80114b2:	eb03 0387 	add.w	r3, r3, r7, lsl #2
    num_output_elements *= output_shape->data[stretch_dim];
 80114b6:	fb02 f505 	mul.w	r5, r2, r5
    output_shape->data[stretch_dim] = num_input_elements / num_output_elements;
 80114ba:	605a      	str	r2, [r3, #4]
  }

  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
 80114bc:	9b04      	ldr	r3, [sp, #16]
 80114be:	7818      	ldrb	r0, [r3, #0]
 80114c0:	9b05      	ldr	r3, [sp, #20]
 80114c2:	781b      	ldrb	r3, [r3, #0]
 80114c4:	4283      	cmp	r3, r0
 80114c6:	d145      	bne.n	8011554 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1a4>
  TF_LITE_ENSURE_EQ(context, num_input_elements, num_output_elements);
 80114c8:	4545      	cmp	r5, r8
 80114ca:	d01f      	beq.n	801150c <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x15c>
 80114cc:	4931      	ldr	r1, [pc, #196]	@ (8011594 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1e4>)
 80114ce:	234e      	movs	r3, #78	@ 0x4e
 80114d0:	4a31      	ldr	r2, [pc, #196]	@ (8011598 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1e8>)
 80114d2:	4648      	mov	r0, r9
 80114d4:	e9cd 8502 	strd	r8, r5, [sp, #8]
 80114d8:	f8d9 4014 	ldr.w	r4, [r9, #20]
 80114dc:	e9cd 2100 	strd	r2, r1, [sp]
 80114e0:	4a2e      	ldr	r2, [pc, #184]	@ (801159c <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1ec>)
 80114e2:	492f      	ldr	r1, [pc, #188]	@ (80115a0 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1f0>)
 80114e4:	47a0      	blx	r4
 80114e6:	e008      	b.n	80114fa <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x14a>
  TF_LITE_ENSURE(context, output != nullptr);
 80114e8:	492e      	ldr	r1, [pc, #184]	@ (80115a4 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1f4>)
 80114ea:	2328      	movs	r3, #40	@ 0x28
 80114ec:	f8d9 4014 	ldr.w	r4, [r9, #20]
 80114f0:	9100      	str	r1, [sp, #0]
 80114f2:	4648      	mov	r0, r9
 80114f4:	4a29      	ldr	r2, [pc, #164]	@ (801159c <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1ec>)
 80114f6:	492c      	ldr	r1, [pc, #176]	@ (80115a8 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1f8>)
 80114f8:	47a0      	blx	r4
  TF_LITE_ENSURE(context, input != nullptr);
 80114fa:	2001      	movs	r0, #1

  micro_context->DeallocateTempTfLiteTensor(input);
  micro_context->DeallocateTempTfLiteTensor(output);
  return kTfLiteOk;
}
 80114fc:	b009      	add	sp, #36	@ 0x24
 80114fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE(context, input != nullptr);
 8011502:	492a      	ldr	r1, [pc, #168]	@ (80115ac <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1fc>)
 8011504:	2325      	movs	r3, #37	@ 0x25
 8011506:	f8d9 4014 	ldr.w	r4, [r9, #20]
 801150a:	e7f1      	b.n	80114f0 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x140>
  micro_context->DeallocateTempTfLiteTensor(input);
 801150c:	6823      	ldr	r3, [r4, #0]
 801150e:	4620      	mov	r0, r4
 8011510:	9904      	ldr	r1, [sp, #16]
 8011512:	699b      	ldr	r3, [r3, #24]
 8011514:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(output);
 8011516:	6823      	ldr	r3, [r4, #0]
 8011518:	4620      	mov	r0, r4
 801151a:	9905      	ldr	r1, [sp, #20]
 801151c:	699b      	ldr	r3, [r3, #24]
 801151e:	4798      	blx	r3
  return kTfLiteOk;
 8011520:	2000      	movs	r0, #0
}
 8011522:	b009      	add	sp, #36	@ 0x24
 8011524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      TF_LITE_ENSURE_EQ(context, stretch_dim, -1);
 8011528:	4d21      	ldr	r5, [pc, #132]	@ (80115b0 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x200>)
 801152a:	233d      	movs	r3, #61	@ 0x3d
 801152c:	4921      	ldr	r1, [pc, #132]	@ (80115b4 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x204>)
 801152e:	4648      	mov	r0, r9
 8011530:	e9cd 7202 	strd	r7, r2, [sp, #8]
 8011534:	4a19      	ldr	r2, [pc, #100]	@ (801159c <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1ec>)
 8011536:	f8d9 4014 	ldr.w	r4, [r9, #20]
 801153a:	e9cd 1500 	strd	r1, r5, [sp]
 801153e:	4918      	ldr	r1, [pc, #96]	@ (80115a0 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1f0>)
 8011540:	47a0      	blx	r4
 8011542:	e7da      	b.n	80114fa <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x14a>
  if (NumInputs(node) == 1 &&  // Legacy scalar supported with params.
 8011544:	2801      	cmp	r0, #1
 8011546:	d18b      	bne.n	8011460 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xb0>
      output_shape->size == 1 && output_shape->data[0] == 0) {
 8011548:	684b      	ldr	r3, [r1, #4]
 801154a:	2b00      	cmp	r3, #0
 801154c:	d18a      	bne.n	8011464 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xb4>
    output_shape->size = 0;
 801154e:	600b      	str	r3, [r1, #0]
  int num_output_elements = 1;
 8011550:	2501      	movs	r5, #1
 8011552:	e7b3      	b.n	80114bc <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x10c>
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
 8011554:	f8d9 5014 	ldr.w	r5, [r9, #20]
 8011558:	f7fa fb1c 	bl	800bb94 <TfLiteTypeGetName>
 801155c:	9b05      	ldr	r3, [sp, #20]
 801155e:	4604      	mov	r4, r0
 8011560:	7818      	ldrb	r0, [r3, #0]
 8011562:	f7fa fb17 	bl	800bb94 <TfLiteTypeGetName>
 8011566:	4914      	ldr	r1, [pc, #80]	@ (80115b8 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x208>)
 8011568:	4603      	mov	r3, r0
 801156a:	4a14      	ldr	r2, [pc, #80]	@ (80115bc <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x20c>)
 801156c:	4648      	mov	r0, r9
 801156e:	e9cd 2100 	strd	r2, r1, [sp]
 8011572:	e9cd 4302 	strd	r4, r3, [sp, #8]
 8011576:	4a09      	ldr	r2, [pc, #36]	@ (801159c <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1ec>)
 8011578:	234d      	movs	r3, #77	@ 0x4d
 801157a:	4911      	ldr	r1, [pc, #68]	@ (80115c0 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x210>)
 801157c:	47a8      	blx	r5
 801157e:	e7bc      	b.n	80114fa <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x14a>
    if (count <= 0) {
 8011580:	f04f 0801 	mov.w	r8, #1
 8011584:	e764      	b.n	8011450 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xa0>
    TF_LITE_ASSERT(dims[i] < std::numeric_limits<int>::max() / count);
 8011586:	490f      	ldr	r1, [pc, #60]	@ (80115c4 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x214>)
 8011588:	480f      	ldr	r0, [pc, #60]	@ (80115c8 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x218>)
 801158a:	f7fd fee7 	bl	800f35c <_Z11MicroPrintfPKcz>
 801158e:	f011 f9eb 	bl	8022968 <abort>
 8011592:	bf00      	nop
 8011594:	08028488 	.word	0x08028488
 8011598:	0802849c 	.word	0x0802849c
 801159c:	080283d0 	.word	0x080283d0
 80115a0:	08026310 	.word	0x08026310
 80115a4:	08027eec 	.word	0x08027eec
 80115a8:	08026288 	.word	0x08026288
 80115ac:	08027ec4 	.word	0x08027ec4
 80115b0:	08028440 	.word	0x08028440
 80115b4:	08028444 	.word	0x08028444
 80115b8:	0802846c 	.word	0x0802846c
 80115bc:	0802847c 	.word	0x0802847c
 80115c0:	08028450 	.word	0x08028450
 80115c4:	08028408 	.word	0x08028408
 80115c8:	0802843c 	.word	0x0802843c

080115cc <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode>:
  return node->inputs == nullptr ? 0 : node->inputs->size;
 80115cc:	680b      	ldr	r3, [r1, #0]

}  // namespace

TfLiteStatus PrepareReshapeReference(TfLiteContext* context, TfLiteNode* node) {
 80115ce:	b530      	push	{r4, r5, lr}
 80115d0:	4604      	mov	r4, r0
 80115d2:	b085      	sub	sp, #20
 80115d4:	b11b      	cbz	r3, 80115de <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x12>
  TF_LITE_ENSURE(context, NumInputs(node) == 1 || NumInputs(node) == 2);
 80115d6:	681b      	ldr	r3, [r3, #0]
 80115d8:	3b01      	subs	r3, #1
 80115da:	2b01      	cmp	r3, #1
 80115dc:	d90a      	bls.n	80115f4 <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x28>
 80115de:	4918      	ldr	r1, [pc, #96]	@ (8011640 <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x74>)
 80115e0:	2358      	movs	r3, #88	@ 0x58
 80115e2:	6965      	ldr	r5, [r4, #20]
 80115e4:	4620      	mov	r0, r4
 80115e6:	9100      	str	r1, [sp, #0]
 80115e8:	4a16      	ldr	r2, [pc, #88]	@ (8011644 <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x78>)
 80115ea:	4917      	ldr	r1, [pc, #92]	@ (8011648 <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x7c>)
 80115ec:	47a8      	blx	r5
 80115ee:	2001      	movs	r0, #1
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
  TF_LITE_ENSURE_EQ(context, ReshapeOutput(context, node), kTfLiteOk);
  return kTfLiteOk;
}
 80115f0:	b005      	add	sp, #20
 80115f2:	bd30      	pop	{r4, r5, pc}
  return node->outputs == nullptr ? 0 : node->outputs->size;
 80115f4:	684b      	ldr	r3, [r1, #4]
 80115f6:	460d      	mov	r5, r1
 80115f8:	b113      	cbz	r3, 8011600 <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x34>
 80115fa:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 80115fc:	2b01      	cmp	r3, #1
 80115fe:	d00d      	beq.n	801161c <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x50>
 8011600:	2201      	movs	r2, #1
 8011602:	6965      	ldr	r5, [r4, #20]
 8011604:	4911      	ldr	r1, [pc, #68]	@ (801164c <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x80>)
 8011606:	4620      	mov	r0, r4
 8011608:	e9cd 3202 	strd	r3, r2, [sp, #8]
 801160c:	4a10      	ldr	r2, [pc, #64]	@ (8011650 <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x84>)
 801160e:	2359      	movs	r3, #89	@ 0x59
 8011610:	e9cd 2100 	strd	r2, r1, [sp]
 8011614:	4a0b      	ldr	r2, [pc, #44]	@ (8011644 <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x78>)
 8011616:	490f      	ldr	r1, [pc, #60]	@ (8011654 <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x88>)
 8011618:	47a8      	blx	r5
 801161a:	e7e8      	b.n	80115ee <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x22>
  TF_LITE_ENSURE_EQ(context, ReshapeOutput(context, node), kTfLiteOk);
 801161c:	f7ff fec8 	bl	80113b0 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode>
 8011620:	2800      	cmp	r0, #0
 8011622:	d0e5      	beq.n	80115f0 <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x24>
 8011624:	4629      	mov	r1, r5
 8011626:	4620      	mov	r0, r4
 8011628:	6965      	ldr	r5, [r4, #20]
 801162a:	f7ff fec1 	bl	80113b0 <_ZN6tflite12_GLOBAL__N_113ReshapeOutputEP13TfLiteContextP10TfLiteNode>
 801162e:	2200      	movs	r2, #0
 8011630:	4603      	mov	r3, r0
 8011632:	4909      	ldr	r1, [pc, #36]	@ (8011658 <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x8c>)
 8011634:	4620      	mov	r0, r4
 8011636:	e9cd 3202 	strd	r3, r2, [sp, #8]
 801163a:	4a08      	ldr	r2, [pc, #32]	@ (801165c <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x90>)
 801163c:	235a      	movs	r3, #90	@ 0x5a
 801163e:	e7e7      	b.n	8011610 <_ZN6tflite23PrepareReshapeReferenceEP13TfLiteContextP10TfLiteNode+0x44>
 8011640:	080284b0 	.word	0x080284b0
 8011644:	080283d0 	.word	0x080283d0
 8011648:	08026288 	.word	0x08026288
 801164c:	080282b4 	.word	0x080282b4
 8011650:	08027f70 	.word	0x08027f70
 8011654:	08026310 	.word	0x08026310
 8011658:	080284e0 	.word	0x080284e0
 801165c:	080284ec 	.word	0x080284ec

08011660 <_ZN6tflite12_GLOBAL__N_112ShapePrepareEP13TfLiteContextP10TfLiteNode>:
  return node->inputs == nullptr ? 0 : node->inputs->size;
 8011660:	680b      	ldr	r3, [r1, #0]
  for (int i = 0; i < input->dims->size; ++i) {
    output_data[i] = input->dims->data[i];
  }
}

TfLiteStatus ShapePrepare(TfLiteContext* context, TfLiteNode* node) {
 8011662:	b510      	push	{r4, lr}
 8011664:	b084      	sub	sp, #16
 8011666:	b113      	cbz	r3, 801166e <_ZN6tflite12_GLOBAL__N_112ShapePrepareEP13TfLiteContextP10TfLiteNode+0xe>
 8011668:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
 801166a:	2b01      	cmp	r3, #1
 801166c:	d00e      	beq.n	801168c <_ZN6tflite12_GLOBAL__N_112ShapePrepareEP13TfLiteContextP10TfLiteNode+0x2c>
 801166e:	2201      	movs	r2, #1
 8011670:	6944      	ldr	r4, [r0, #20]
 8011672:	490e      	ldr	r1, [pc, #56]	@ (80116ac <_ZN6tflite12_GLOBAL__N_112ShapePrepareEP13TfLiteContextP10TfLiteNode+0x4c>)
 8011674:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8011678:	4a0d      	ldr	r2, [pc, #52]	@ (80116b0 <_ZN6tflite12_GLOBAL__N_112ShapePrepareEP13TfLiteContextP10TfLiteNode+0x50>)
 801167a:	2327      	movs	r3, #39	@ 0x27
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 801167c:	e9cd 2100 	strd	r2, r1, [sp]
 8011680:	4a0c      	ldr	r2, [pc, #48]	@ (80116b4 <_ZN6tflite12_GLOBAL__N_112ShapePrepareEP13TfLiteContextP10TfLiteNode+0x54>)
 8011682:	490d      	ldr	r1, [pc, #52]	@ (80116b8 <_ZN6tflite12_GLOBAL__N_112ShapePrepareEP13TfLiteContextP10TfLiteNode+0x58>)
 8011684:	47a0      	blx	r4
  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
 8011686:	2001      	movs	r0, #1

  return kTfLiteOk;
}
 8011688:	b004      	add	sp, #16
 801168a:	bd10      	pop	{r4, pc}
  return node->outputs == nullptr ? 0 : node->outputs->size;
 801168c:	684b      	ldr	r3, [r1, #4]
 801168e:	b113      	cbz	r3, 8011696 <_ZN6tflite12_GLOBAL__N_112ShapePrepareEP13TfLiteContextP10TfLiteNode+0x36>
 8011690:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 8011692:	2b01      	cmp	r3, #1
 8011694:	d007      	beq.n	80116a6 <_ZN6tflite12_GLOBAL__N_112ShapePrepareEP13TfLiteContextP10TfLiteNode+0x46>
 8011696:	2201      	movs	r2, #1
 8011698:	6944      	ldr	r4, [r0, #20]
 801169a:	4904      	ldr	r1, [pc, #16]	@ (80116ac <_ZN6tflite12_GLOBAL__N_112ShapePrepareEP13TfLiteContextP10TfLiteNode+0x4c>)
 801169c:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80116a0:	4a06      	ldr	r2, [pc, #24]	@ (80116bc <_ZN6tflite12_GLOBAL__N_112ShapePrepareEP13TfLiteContextP10TfLiteNode+0x5c>)
 80116a2:	2328      	movs	r3, #40	@ 0x28
 80116a4:	e7ea      	b.n	801167c <_ZN6tflite12_GLOBAL__N_112ShapePrepareEP13TfLiteContextP10TfLiteNode+0x1c>
  return kTfLiteOk;
 80116a6:	2000      	movs	r0, #0
}
 80116a8:	b004      	add	sp, #16
 80116aa:	bd10      	pop	{r4, pc}
 80116ac:	080282b4 	.word	0x080282b4
 80116b0:	08027f60 	.word	0x08027f60
 80116b4:	0802850c 	.word	0x0802850c
 80116b8:	08026310 	.word	0x08026310
 80116bc:	08027f70 	.word	0x08027f70

080116c0 <_ZN6tflite12_GLOBAL__N_19ShapeEvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus ShapeEval(TfLiteContext* context, TfLiteNode* node) {
 80116c0:	b570      	push	{r4, r5, r6, lr}
  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kInputTensor);
 80116c2:	2200      	movs	r2, #0
TfLiteStatus ShapeEval(TfLiteContext* context, TfLiteNode* node) {
 80116c4:	4604      	mov	r4, r0
 80116c6:	460d      	mov	r5, r1
      tflite::micro::GetEvalInput(context, node, kInputTensor);
 80116c8:	f7fe fb7e 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 80116cc:	4603      	mov	r3, r0
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 80116ce:	2200      	movs	r2, #0
 80116d0:	4629      	mov	r1, r5
 80116d2:	4620      	mov	r0, r4
      tflite::micro::GetEvalInput(context, node, kInputTensor);
 80116d4:	461d      	mov	r5, r3
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 80116d6:	f7fe fb91 	bl	800fdfc <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 80116da:	4604      	mov	r4, r0
  if (output->type != kTfLiteInt32) {
 80116dc:	7a00      	ldrb	r0, [r0, #8]
 80116de:	2802      	cmp	r0, #2
 80116e0:	d11f      	bne.n	8011722 <_ZN6tflite12_GLOBAL__N_19ShapeEvalEP13TfLiteContextP10TfLiteNode+0x62>
  for (int i = 0; i < input->dims->size; ++i) {
 80116e2:	6869      	ldr	r1, [r5, #4]
 80116e4:	6825      	ldr	r5, [r4, #0]
 80116e6:	680e      	ldr	r6, [r1, #0]
 80116e8:	2e00      	cmp	r6, #0
 80116ea:	dd18      	ble.n	801171e <_ZN6tflite12_GLOBAL__N_19ShapeEvalEP13TfLiteContextP10TfLiteNode+0x5e>
 80116ec:	2e01      	cmp	r6, #1
 80116ee:	d021      	beq.n	8011734 <_ZN6tflite12_GLOBAL__N_19ShapeEvalEP13TfLiteContextP10TfLiteNode+0x74>
 80116f0:	1d0b      	adds	r3, r1, #4
 80116f2:	ea4f 0c56 	mov.w	ip, r6, lsr #1
 80116f6:	462a      	mov	r2, r5
 80116f8:	eb03 0ccc 	add.w	ip, r3, ip, lsl #3
    output_data[i] = input->dims->data[i];
 80116fc:	3208      	adds	r2, #8
 80116fe:	e9d3 4000 	ldrd	r4, r0, [r3]
 8011702:	3308      	adds	r3, #8
 8011704:	4563      	cmp	r3, ip
 8011706:	e942 4002 	strd	r4, r0, [r2, #-8]
  for (int i = 0; i < input->dims->size; ++i) {
 801170a:	d1f7      	bne.n	80116fc <_ZN6tflite12_GLOBAL__N_19ShapeEvalEP13TfLiteContextP10TfLiteNode+0x3c>
 801170c:	07f3      	lsls	r3, r6, #31
 801170e:	f026 0201 	bic.w	r2, r6, #1
 8011712:	d504      	bpl.n	801171e <_ZN6tflite12_GLOBAL__N_19ShapeEvalEP13TfLiteContextP10TfLiteNode+0x5e>
    output_data[i] = input->dims->data[i];
 8011714:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8011718:	685b      	ldr	r3, [r3, #4]
 801171a:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
    return kTfLiteError;
  } else {
    ExtractShape(input, tflite::micro::GetTensorData<int32_t>(output));
  }

  return kTfLiteOk;
 801171e:	2000      	movs	r0, #0
}
 8011720:	bd70      	pop	{r4, r5, r6, pc}
    MicroPrintf("Output type %s (%d) not supported.",
 8011722:	f7fa fa37 	bl	800bb94 <TfLiteTypeGetName>
 8011726:	7a22      	ldrb	r2, [r4, #8]
 8011728:	4601      	mov	r1, r0
 801172a:	4803      	ldr	r0, [pc, #12]	@ (8011738 <_ZN6tflite12_GLOBAL__N_19ShapeEvalEP13TfLiteContextP10TfLiteNode+0x78>)
 801172c:	f7fd fe16 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 8011730:	2001      	movs	r0, #1
}
 8011732:	bd70      	pop	{r4, r5, r6, pc}
  for (int i = 0; i < input->dims->size; ++i) {
 8011734:	2200      	movs	r2, #0
 8011736:	e7ed      	b.n	8011714 <_ZN6tflite12_GLOBAL__N_19ShapeEvalEP13TfLiteContextP10TfLiteNode+0x54>
 8011738:	0802853c 	.word	0x0802853c

0801173c <_ZN6tflite14Register_SHAPEEv>:

}  // namespace

TFLMRegistration Register_SHAPE() {
 801173c:	b510      	push	{r4, lr}
  return tflite::micro::RegisterOp(nullptr, ShapePrepare, ShapeEval);
 801173e:	2100      	movs	r1, #0
TFLMRegistration Register_SHAPE() {
 8011740:	b082      	sub	sp, #8
 8011742:	4604      	mov	r4, r0
  return tflite::micro::RegisterOp(nullptr, ShapePrepare, ShapeEval);
 8011744:	4b04      	ldr	r3, [pc, #16]	@ (8011758 <_ZN6tflite14Register_SHAPEEv+0x1c>)
 8011746:	4a05      	ldr	r2, [pc, #20]	@ (801175c <_ZN6tflite14Register_SHAPEEv+0x20>)
 8011748:	e9cd 1100 	strd	r1, r1, [sp]
 801174c:	f7fe fb30 	bl	800fdb0 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_ESE_>
}
 8011750:	4620      	mov	r0, r4
 8011752:	b002      	add	sp, #8
 8011754:	bd10      	pop	{r4, pc}
 8011756:	bf00      	nop
 8011758:	080116c1 	.word	0x080116c1
 801175c:	08011661 	.word	0x08011661

08011760 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE>:

TfLiteStatus CalculateSoftmaxParams(TfLiteContext* context,
                                    const TfLiteTensor* input,
                                    TfLiteTensor* output,
                                    const TfLiteSoftmaxParams* params,
                                    SoftmaxParams* op_data) {
 8011760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011764:	4698      	mov	r8, r3
  if (input->type == kTfLiteInt16) {
 8011766:	780b      	ldrb	r3, [r1, #0]
                                    SoftmaxParams* op_data) {
 8011768:	460e      	mov	r6, r1
 801176a:	4605      	mov	r5, r0
  if (input->type == kTfLiteInt16) {
 801176c:	2b07      	cmp	r3, #7
                                    SoftmaxParams* op_data) {
 801176e:	4617      	mov	r7, r2
 8011770:	ed2d 8b0a 	vpush	{d8-d12}
 8011774:	b089      	sub	sp, #36	@ 0x24
  if (input->type == kTfLiteInt16) {
 8011776:	d023      	beq.n	80117c0 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x60>
  if (output->type == kTfLiteInt16) {
 8011778:	783a      	ldrb	r2, [r7, #0]
 801177a:	2a07      	cmp	r2, #7
 801177c:	d037      	beq.n	80117ee <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x8e>
    TF_LITE_ENSURE_EQ(context, input->type, output->type);
 801177e:	429a      	cmp	r2, r3
 8011780:	d011      	beq.n	80117a6 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x46>
 8011782:	4ea6      	ldr	r6, [pc, #664]	@ (8011a1c <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2bc>)
 8011784:	49a6      	ldr	r1, [pc, #664]	@ (8011a20 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2c0>)
 8011786:	e9cd 3202 	strd	r3, r2, [sp, #8]
 801178a:	2334      	movs	r3, #52	@ 0x34
 801178c:	696c      	ldr	r4, [r5, #20]
      TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 32768,
                          (0.001f * 1.f / 32768));
    } else {  // input->type == kTfLiteInt8
      TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteInt8);
      if (output->type == kTfLiteInt16) {
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -32768);
 801178e:	4628      	mov	r0, r5
 8011790:	4aa4      	ldr	r2, [pc, #656]	@ (8011a24 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2c4>)
 8011792:	e9cd 1600 	strd	r1, r6, [sp]
 8011796:	49a4      	ldr	r1, [pc, #656]	@ (8011a28 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2c8>)
 8011798:	47a0      	blx	r4
    return kTfLiteError;
 801179a:	2001      	movs	r0, #1
    TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteFloat32);
    TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteFloat32);
    op_data->beta = static_cast<double>(params->beta);
  }
  return kTfLiteOk;
}
 801179c:	b009      	add	sp, #36	@ 0x24
 801179e:	ecbd 8b0a 	vpop	{d8-d12}
 80117a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (input->type == kTfLiteInt8 || input->type == kTfLiteInt16) {
 80117a6:	2b09      	cmp	r3, #9
 80117a8:	d02e      	beq.n	8011808 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0xa8>
    TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteFloat32);
 80117aa:	2b01      	cmp	r3, #1
 80117ac:	d170      	bne.n	8011890 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x130>
    op_data->beta = static_cast<double>(params->beta);
 80117ae:	ed98 7a00 	vldr	s14, [r8]
 80117b2:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80117b4:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80117b8:	ed83 7b00 	vstr	d7, [r3]
  return kTfLiteOk;
 80117bc:	2000      	movs	r0, #0
 80117be:	e7ed      	b.n	801179c <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x3c>
    void* raw_exp_lut = context->AllocatePersistentBuffer(
 80117c0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80117c2:	f240 4102 	movw	r1, #1026	@ 0x402
 80117c6:	4798      	blx	r3
    TF_LITE_ENSURE(context, raw_exp_lut != nullptr);
 80117c8:	2800      	cmp	r0, #0
 80117ca:	f000 81e7 	beq.w	8011b9c <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x43c>
    op_data->exp_lut = reinterpret_cast<int16_t*>(raw_exp_lut);
 80117ce:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
    void* one_over_one_plus_x_lut = context->AllocatePersistentBuffer(
 80117d0:	f240 4102 	movw	r1, #1026	@ 0x402
    op_data->exp_lut = reinterpret_cast<int16_t*>(raw_exp_lut);
 80117d4:	6298      	str	r0, [r3, #40]	@ 0x28
    void* one_over_one_plus_x_lut = context->AllocatePersistentBuffer(
 80117d6:	4628      	mov	r0, r5
 80117d8:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 80117da:	4798      	blx	r3
    TF_LITE_ENSURE(context, one_over_one_plus_x_lut != nullptr);
 80117dc:	2800      	cmp	r0, #0
 80117de:	f000 81e1 	beq.w	8011ba4 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x444>
  if (output->type == kTfLiteInt16) {
 80117e2:	783a      	ldrb	r2, [r7, #0]
    op_data->one_over_one_plus_x_lut =
 80117e4:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
  if (output->type == kTfLiteInt16) {
 80117e6:	2a07      	cmp	r2, #7
    op_data->one_over_one_plus_x_lut =
 80117e8:	62d8      	str	r0, [r3, #44]	@ 0x2c
    TF_LITE_ENSURE(context,
 80117ea:	7833      	ldrb	r3, [r6, #0]
  if (output->type == kTfLiteInt16) {
 80117ec:	d1c7      	bne.n	801177e <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1e>
    TF_LITE_ENSURE(context,
 80117ee:	2b09      	cmp	r3, #9
 80117f0:	d03b      	beq.n	801186a <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x10a>
 80117f2:	2b07      	cmp	r3, #7
 80117f4:	d03b      	beq.n	801186e <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x10e>
 80117f6:	498d      	ldr	r1, [pc, #564]	@ (8011a2c <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2cc>)
 80117f8:	2331      	movs	r3, #49	@ 0x31
 80117fa:	696c      	ldr	r4, [r5, #20]
 80117fc:	9100      	str	r1, [sp, #0]
 80117fe:	4628      	mov	r0, r5
 8011800:	4a88      	ldr	r2, [pc, #544]	@ (8011a24 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2c4>)
 8011802:	498b      	ldr	r1, [pc, #556]	@ (8011a30 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d0>)
 8011804:	47a0      	blx	r4
 8011806:	e7c8      	b.n	801179a <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x3a>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -128);
 8011808:	693b      	ldr	r3, [r7, #16]
 801180a:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 801180e:	f040 81cd 	bne.w	8011bac <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x44c>
        TF_LITE_ENSURE(context, output->params.scale == 1.f / 256);
 8011812:	eddf 7a88 	vldr	s15, [pc, #544]	@ 8011a34 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d4>
 8011816:	ed97 7a03 	vldr	s14, [r7, #12]
 801181a:	eeb4 7a67 	vcmp.f32	s14, s15
 801181e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011822:	f040 81e9 	bne.w	8011bf8 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x498>
      tflite::PreprocessSoftmaxScaling(
 8011826:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8011828:	aa07      	add	r2, sp, #28
 801182a:	ed96 1a03 	vldr	s2, [r6, #12]
 801182e:	2005      	movs	r0, #5
 8011830:	ed98 0a00 	vldr	s0, [r8]
 8011834:	f103 0108 	add.w	r1, r3, #8
 8011838:	eeb7 1ac1 	vcvt.f64.f32	d1, s2
 801183c:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8011840:	f7fa fa42 	bl	800bcc8 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi>
      op_data->input_left_shift = input_left_shift;
 8011844:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8011846:	9907      	ldr	r1, [sp, #28]
          -1.0 * tflite::CalculateInputRadius(kScaledDiffIntegerBits,
 8011848:	221f      	movs	r2, #31
 801184a:	2005      	movs	r0, #5
      op_data->input_left_shift = input_left_shift;
 801184c:	60d9      	str	r1, [r3, #12]
          -1.0 * tflite::CalculateInputRadius(kScaledDiffIntegerBits,
 801184e:	f7fa fa8f 	bl	800bd70 <_ZN6tflite20CalculateInputRadiusEiii>
 8011852:	ee07 0a10 	vmov	s14, r0
      op_data->diff_min =
 8011856:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
          -1.0 * tflite::CalculateInputRadius(kScaledDiffIntegerBits,
 8011858:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 801185c:	eeb1 7b47 	vneg.f64	d7, d7
      op_data->diff_min =
 8011860:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8011864:	ed83 7a06 	vstr	s14, [r3, #24]
 8011868:	e7a8      	b.n	80117bc <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x5c>
  if (input->type == kTfLiteInt16) {
 801186a:	2b07      	cmp	r3, #7
 801186c:	d125      	bne.n	80118ba <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x15a>
    TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
 801186e:	693c      	ldr	r4, [r7, #16]
 8011870:	2c00      	cmp	r4, #0
 8011872:	d04e      	beq.n	8011912 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1b2>
 8011874:	4b70      	ldr	r3, [pc, #448]	@ (8011a38 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d8>)
 8011876:	2200      	movs	r2, #0
 8011878:	4970      	ldr	r1, [pc, #448]	@ (8011a3c <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2dc>)
 801187a:	9301      	str	r3, [sp, #4]
 801187c:	2339      	movs	r3, #57	@ 0x39
 801187e:	e9cd 4202 	strd	r4, r2, [sp, #8]
 8011882:	696c      	ldr	r4, [r5, #20]
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -128);
 8011884:	9100      	str	r1, [sp, #0]
 8011886:	4628      	mov	r0, r5
 8011888:	4a66      	ldr	r2, [pc, #408]	@ (8011a24 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2c4>)
 801188a:	4967      	ldr	r1, [pc, #412]	@ (8011a28 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2c8>)
 801188c:	47a0      	blx	r4
 801188e:	e784      	b.n	801179a <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x3a>
    TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteFloat32);
 8011890:	4618      	mov	r0, r3
 8011892:	696e      	ldr	r6, [r5, #20]
 8011894:	f7fa f97e 	bl	800bb94 <TfLiteTypeGetName>
 8011898:	4604      	mov	r4, r0
 801189a:	2001      	movs	r0, #1
 801189c:	f7fa f97a 	bl	800bb94 <TfLiteTypeGetName>
 80118a0:	4967      	ldr	r1, [pc, #412]	@ (8011a40 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e0>)
 80118a2:	4603      	mov	r3, r0
 80118a4:	4a5e      	ldr	r2, [pc, #376]	@ (8011a20 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2c0>)
 80118a6:	4628      	mov	r0, r5
 80118a8:	e9cd 2100 	strd	r2, r1, [sp]
 80118ac:	e9cd 4302 	strd	r4, r3, [sp, #8]
 80118b0:	4a5c      	ldr	r2, [pc, #368]	@ (8011a24 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2c4>)
 80118b2:	2385      	movs	r3, #133	@ 0x85
 80118b4:	4963      	ldr	r1, [pc, #396]	@ (8011a44 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e4>)
 80118b6:	47b0      	blx	r6
 80118b8:	e76f      	b.n	801179a <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x3a>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -32768);
 80118ba:	693b      	ldr	r3, [r7, #16]
 80118bc:	4a62      	ldr	r2, [pc, #392]	@ (8011a48 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
 80118be:	4293      	cmp	r3, r2
 80118c0:	f040 817e 	bne.w	8011bc0 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x460>
        TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 65536,
 80118c4:	eddf 7a61 	vldr	s15, [pc, #388]	@ 8011a4c <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ec>
 80118c8:	ed97 7a03 	vldr	s14, [r7, #12]
 80118cc:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8011a50 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f0>
 80118d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80118d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118d8:	bfcc      	ite	gt
 80118da:	ee77 7a67 	vsubgt.f32	s15, s14, s15
 80118de:	ee77 7ac7 	vsuble.f32	s15, s15, s14
 80118e2:	eef4 7ae6 	vcmpe.f32	s15, s13
 80118e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118ea:	dd9c      	ble.n	8011826 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0xc6>
 80118ec:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80118f0:	2600      	movs	r6, #0
 80118f2:	4f58      	ldr	r7, [pc, #352]	@ (8011a54 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f4>)
 80118f4:	2363      	movs	r3, #99	@ 0x63
 80118f6:	4958      	ldr	r1, [pc, #352]	@ (8011a58 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f8>)
 80118f8:	4a58      	ldr	r2, [pc, #352]	@ (8011a5c <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2fc>)
 80118fa:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80118fe:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011902:	696c      	ldr	r4, [r5, #20]
 8011904:	4628      	mov	r0, r5
 8011906:	e9cd 2100 	strd	r2, r1, [sp]
 801190a:	4a46      	ldr	r2, [pc, #280]	@ (8011a24 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2c4>)
 801190c:	4954      	ldr	r1, [pc, #336]	@ (8011a60 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x300>)
 801190e:	47a0      	blx	r4
 8011910:	e743      	b.n	801179a <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x3a>
    LUTPopulate<int16_t>(
 8011912:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8011914:	ee07 4a90 	vmov	s15, r4
  const FloatT table_max =
      static_cast<FloatT>(std::numeric_limits<int16_t>::max());

  for (int i = 0; i < nb_steps; i++) {
    const FloatT val =
        LUTTransform<FloatT>(transform, transform_params, input_min + i * step);
 8011918:	eddf 8a52 	vldr	s17, [pc, #328]	@ 8011a64 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x304>
 801191c:	f8d3 b028 	ldr.w	fp, [r3, #40]	@ 0x28
  for (int i = 0; i < nb_steps; i++) {
 8011920:	eef8 bae7 	vcvt.f32.s32	s23, s15
    const FloatT val_midpoint = LUTTransform<FloatT>(
 8011924:	eddf 9a50 	vldr	s19, [pc, #320]	@ 8011a68 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x308>
        transform, transform_params, input_min + i * step + half_step);
    const FloatT val_next = LUTTransform<FloatT>(transform, transform_params,
                                                 input_min + (i + 1) * step);

    const FloatT sample_val = TfLiteRound(val * output_scaling_inv);
 8011928:	ed9f ba50 	vldr	s22, [pc, #320]	@ 8011a6c <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>
 801192c:	f1ab 0902 	sub.w	r9, fp, #2
 8011930:	ed9f 9a4f 	vldr	s18, [pc, #316]	@ 8011a70 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x310>
      if (__b < __a)
 8011934:	ed9f aa4f 	vldr	s20, [pc, #316]	@ 8011a74 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x314>
 8011938:	f8df a10c 	ldr.w	sl, [pc, #268]	@ 8011a48 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>
 801193c:	e009      	b.n	8011952 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1f2>
 801193e:	eef4 7aca 	vcmpe.f32	s15, s20
 8011942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011946:	dd44      	ble.n	80119d2 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x272>
  for (int i = 0; i < nb_steps; i++) {
 8011948:	f5b4 7f00 	cmp.w	r4, #512	@ 0x200
                    2);
    const FloatT midpoint_val = TfLiteRound(val_midpoint * output_scaling_inv);
    const FloatT midpoint_err = midpoint_interp_val - midpoint_val;
    const FloatT bias = TfLiteRound(midpoint_err / 2);

    lut[i] = static_cast<int16_t>(std::min<FloatT>(
 801194c:	f829 3f02 	strh.w	r3, [r9, #2]!
  for (int i = 0; i < nb_steps; i++) {
 8011950:	d045      	beq.n	80119de <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x27e>
        LUTTransform<FloatT>(transform, transform_params, input_min + i * step);
 8011952:	eeba ca04 	vmov.f32	s24, #164	@ 0xc1200000 -10.0
                                                 input_min + (i + 1) * step);
 8011956:	3401      	adds	r4, #1
        LUTTransform<FloatT>(transform, transform_params, input_min + i * step);
 8011958:	eef0 aa4c 	vmov.f32	s21, s24
 801195c:	eeeb aaa8 	vfma.f32	s21, s23, s17
  { return __builtin_expf(__x); }
 8011960:	eeb0 0a6a 	vmov.f32	s0, s21
 8011964:	f010 ff60 	bl	8022828 <expf>
 8011968:	eeb0 8a40 	vmov.f32	s16, s0
 801196c:	ee3a 0aa9 	vadd.f32	s0, s21, s19
 8011970:	f010 ff5a 	bl	8022828 <expf>
                                                 input_min + (i + 1) * step);
 8011974:	ee07 4a90 	vmov	s15, r4
 8011978:	eef0 aa40 	vmov.f32	s21, s0
 801197c:	eef8 bae7 	vcvt.f32.s32	s23, s15
 8011980:	eeb0 0a4c 	vmov.f32	s0, s24
 8011984:	eeab 0aa8 	vfma.f32	s0, s23, s17
 8011988:	f010 ff4e 	bl	8022828 <expf>
    const FloatT sample_val = TfLiteRound(val * output_scaling_inv);
 801198c:	ee68 7a0b 	vmul.f32	s15, s16, s22
        TfLiteRound((val_next * output_scaling_inv +
 8011990:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8011994:	f647 73ff 	movw	r3, #32767	@ 0x7fff
    const FloatT midpoint_val = TfLiteRound(val_midpoint * output_scaling_inv);
 8011998:	ee6a aa8b 	vmul.f32	s21, s21, s22
  { return __builtin_roundf(__x); }
 801199c:	fef8 7a67 	vrinta.f32	s15, s15
        TfLiteRound((val_next * output_scaling_inv +
 80119a0:	eeb0 7a67 	vmov.f32	s14, s15
 80119a4:	fef8 aa6a 	vrinta.f32	s21, s21
 80119a8:	eea0 7a0b 	vfma.f32	s14, s0, s22
 80119ac:	ee27 7a26 	vmul.f32	s14, s14, s13
 80119b0:	feb8 7a47 	vrinta.f32	s14, s14
    const FloatT midpoint_err = midpoint_interp_val - midpoint_val;
 80119b4:	ee37 7a6a 	vsub.f32	s14, s14, s21
    const FloatT bias = TfLiteRound(midpoint_err / 2);
 80119b8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80119bc:	feb8 7a47 	vrinta.f32	s14, s14
        std::max<FloatT>(sample_val - bias, table_min), table_max));
 80119c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
      if (__a < __b)
 80119c4:	eef4 7ac9 	vcmpe.f32	s15, s18
 80119c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119cc:	d5b7      	bpl.n	801193e <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1de>
 80119ce:	4653      	mov	r3, sl
 80119d0:	e7ba      	b.n	8011948 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1e8>
    lut[i] = static_cast<int16_t>(std::min<FloatT>(
 80119d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80119d6:	ee17 3a90 	vmov	r3, s15
 80119da:	b21b      	sxth	r3, r3
 80119dc:	e7b4      	b.n	8011948 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1e8>
    LUTPopulate<int16_t>(
 80119de:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80119e0:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 80119e4:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8011a78 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x318>
 80119e8:	2401      	movs	r4, #1
 80119ea:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
  }

  lut[nb_steps] = static_cast<int16_t>(std::min<FloatT>(
 80119ec:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80119f0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8011a6c <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>
    const FloatT val_next = LUTTransform<FloatT>(transform, transform_params,
 80119f4:	eef0 3a67 	vmov.f32	s7, s15
  lut[nb_steps] = static_cast<int16_t>(std::min<FloatT>(
 80119f8:	f8ab 3400 	strh.w	r3, [fp, #1024]	@ 0x400
        [](float value) { return 1.0f / (1.0f + value); },
 80119fc:	eeb0 6a45 	vmov.f32	s12, s10
        TfLiteRound((val_next * output_scaling_inv +
 8011a00:	eef0 4a66 	vmov.f32	s9, s13
    const FloatT val_next = LUTTransform<FloatT>(transform, transform_params,
 8011a04:	ed9f 3a1d 	vldr	s6, [pc, #116]	@ 8011a7c <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x31c>
 8011a08:	eddf 2a19 	vldr	s5, [pc, #100]	@ 8011a70 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x310>
 8011a0c:	1e83      	subs	r3, r0, #2
      if (__b < __a)
 8011a0e:	eddf 1a19 	vldr	s3, [pc, #100]	@ 8011a74 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x314>
    const FloatT val_midpoint = LUTTransform<FloatT>(
 8011a12:	ed9f 2a1b 	vldr	s4, [pc, #108]	@ 8011a80 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x320>
 8011a16:	490c      	ldr	r1, [pc, #48]	@ (8011a48 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
 8011a18:	e06c      	b.n	8011af4 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x394>
 8011a1a:	bf00      	nop
 8011a1c:	0802846c 	.word	0x0802846c
 8011a20:	0802847c 	.word	0x0802847c
 8011a24:	08028560 	.word	0x08028560
 8011a28:	08026310 	.word	0x08026310
 8011a2c:	080263b0 	.word	0x080263b0
 8011a30:	08026288 	.word	0x08026288
 8011a34:	3b800000 	.word	0x3b800000
 8011a38:	08028938 	.word	0x08028938
 8011a3c:	08028200 	.word	0x08028200
 8011a40:	08027ff0 	.word	0x08027ff0
 8011a44:	08028450 	.word	0x08028450
 8011a48:	ffff8000 	.word	0xffff8000
 8011a4c:	37800000 	.word	0x37800000
 8011a50:	3283126f 	.word	0x3283126f
 8011a54:	3ef00000 	.word	0x3ef00000
 8011a58:	0802863c 	.word	0x0802863c
 8011a5c:	0802861c 	.word	0x0802861c
 8011a60:	080285f0 	.word	0x080285f0
 8011a64:	3ca00000 	.word	0x3ca00000
 8011a68:	3c200000 	.word	0x3c200000
 8011a6c:	47000000 	.word	0x47000000
 8011a70:	c7000000 	.word	0xc7000000
 8011a74:	46fffe00 	.word	0x46fffe00
 8011a78:	00000000 	.word	0x00000000
 8011a7c:	3b000000 	.word	0x3b000000
 8011a80:	3a800000 	.word	0x3a800000
 8011a84:	38000000 	.word	0x38000000
 8011a88:	3303126f 	.word	0x3303126f
 8011a8c:	eef4 6ae1 	vcmpe.f32	s13, s3
 8011a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a94:	dd43      	ble.n	8011b1e <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x3be>
  for (int i = 0; i < nb_steps; i++) {
 8011a96:	3401      	adds	r4, #1
 8011a98:	f240 2201 	movw	r2, #513	@ 0x201
        TfLiteRound((val_next * output_scaling_inv +
 8011a9c:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
    lut[i] = static_cast<int16_t>(std::min<FloatT>(
 8011aa0:	f823 cf02 	strh.w	ip, [r3, #2]!
  for (int i = 0; i < nb_steps; i++) {
 8011aa4:	4294      	cmp	r4, r2
 8011aa6:	d041      	beq.n	8011b2c <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x3cc>
                                                 input_min + (i + 1) * step);
 8011aa8:	ee06 4a90 	vmov	s13, r4
    const FloatT val_next = LUTTransform<FloatT>(transform, transform_params,
 8011aac:	eef0 5a63 	vmov.f32	s11, s7
    const FloatT val_midpoint = LUTTransform<FloatT>(
 8011ab0:	ee37 7a02 	vadd.f32	s14, s14, s4
                                                 input_min + (i + 1) * step);
 8011ab4:	eeb8 5ae6 	vcvt.f32.s32	s10, s13
 8011ab8:	fef8 6a67 	vrinta.f32	s13, s15
 8011abc:	ee37 7a06 	vadd.f32	s14, s14, s12
    const FloatT val_next = LUTTransform<FloatT>(transform, transform_params,
 8011ac0:	eee5 5a03 	vfma.f32	s11, s10, s6
 8011ac4:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8011ac8:	ee35 7a86 	vadd.f32	s14, s11, s12
 8011acc:	eec6 5a07 	vdiv.f32	s11, s12, s14
    const FloatT midpoint_val = TfLiteRound(val_midpoint * output_scaling_inv);
 8011ad0:	ee27 7aa4 	vmul.f32	s14, s15, s9
        TfLiteRound((val_next * output_scaling_inv +
 8011ad4:	eef0 7a66 	vmov.f32	s15, s13
 8011ad8:	feb8 7a47 	vrinta.f32	s14, s14
 8011adc:	eee5 7aa4 	vfma.f32	s15, s11, s9
 8011ae0:	ee67 7a84 	vmul.f32	s15, s15, s8
 8011ae4:	fef8 7a67 	vrinta.f32	s15, s15
    const FloatT midpoint_err = midpoint_interp_val - midpoint_val;
 8011ae8:	ee77 7ac7 	vsub.f32	s15, s15, s14
    const FloatT bias = TfLiteRound(midpoint_err / 2);
 8011aec:	ee67 7a84 	vmul.f32	s15, s15, s8
 8011af0:	fef8 7a67 	vrinta.f32	s15, s15
    const FloatT val_next = LUTTransform<FloatT>(transform, transform_params,
 8011af4:	eeb0 7a63 	vmov.f32	s14, s7
 8011af8:	f647 7cff 	movw	ip, #32767	@ 0x7fff
        std::max<FloatT>(sample_val - bias, table_min), table_max));
 8011afc:	ee76 6ae7 	vsub.f32	s13, s13, s15
    const FloatT val_next = LUTTransform<FloatT>(transform, transform_params,
 8011b00:	eea5 7a03 	vfma.f32	s14, s10, s6
      if (__a < __b)
 8011b04:	eef4 6ae2 	vcmpe.f32	s13, s5
 8011b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b0c:	ee77 5a06 	vadd.f32	s11, s14, s12
 8011b10:	eec6 7a25 	vdiv.f32	s15, s12, s11
        TfLiteRound((val_next * output_scaling_inv +
 8011b14:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8011b18:	d5b8      	bpl.n	8011a8c <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32c>
 8011b1a:	468c      	mov	ip, r1
 8011b1c:	e7bb      	b.n	8011a96 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x336>
    lut[i] = static_cast<int16_t>(std::min<FloatT>(
 8011b1e:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8011b22:	ee16 2a90 	vmov	r2, s13
 8011b26:	fa0f fc82 	sxth.w	ip, r2
 8011b2a:	e7b4      	b.n	8011a96 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x336>
  lut[nb_steps] = static_cast<int16_t>(std::min<FloatT>(
 8011b2c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
    op_data->scale = output->params.scale;
 8011b30:	ed97 7a03 	vldr	s14, [r7, #12]
    op_data->zero_point = output->params.zero_point;
 8011b34:	2200      	movs	r2, #0
 8011b36:	f8a0 3400 	strh.w	r3, [r0, #1024]	@ 0x400
    op_data->scale = output->params.scale;
 8011b3a:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8011b3c:	ed83 7a08 	vstr	s14, [r3, #32]
    op_data->zero_point = output->params.zero_point;
 8011b40:	61da      	str	r2, [r3, #28]
      TF_LITE_ENSURE_EQ(context, input->params.zero_point, 0);
 8011b42:	6933      	ldr	r3, [r6, #16]
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d150      	bne.n	8011bea <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x48a>
      TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 32768,
 8011b48:	ed5f 7a32 	vldr	s15, [pc, #-200]	@ 8011a84 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x324>
 8011b4c:	ed5f 6a32 	vldr	s13, [pc, #-200]	@ 8011a88 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x328>
 8011b50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b58:	bfcc      	ite	gt
 8011b5a:	ee77 7a67 	vsubgt.f32	s15, s14, s15
 8011b5e:	ee77 7ac7 	vsuble.f32	s15, s15, s14
 8011b62:	eef4 7ae6 	vcmpe.f32	s15, s13
 8011b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b6a:	dc30      	bgt.n	8011bce <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x46e>
          static_cast<double>(input->params.scale) *
 8011b6c:	ed96 7a03 	vldr	s14, [r6, #12]
      QuantizeMultiplier(input_scale_beta_rescale, &op_data->input_multiplier,
 8011b70:	a907      	add	r1, sp, #28
          static_cast<double>(params->beta) /
 8011b72:	ed98 6a00 	vldr	s12, [r8]
          static_cast<double>(input->params.scale) *
 8011b76:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
      QuantizeMultiplier(input_scale_beta_rescale, &op_data->input_multiplier,
 8011b7a:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
          static_cast<double>(params->beta) /
 8011b7c:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
      QuantizeMultiplier(input_scale_beta_rescale, &op_data->input_multiplier,
 8011b80:	f103 0008 	add.w	r0, r3, #8
          static_cast<double>(input->params.scale) *
 8011b84:	ee27 7b06 	vmul.f64	d7, d7, d6
      double input_scale_beta_rescale =
 8011b88:	ed9f 0b1d 	vldr	d0, [pc, #116]	@ 8011c00 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4a0>
      QuantizeMultiplier(input_scale_beta_rescale, &op_data->input_multiplier,
 8011b8c:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8011b90:	f7fa f85e 	bl	800bc50 <_ZN6tflite18QuantizeMultiplierEdPlPi>
      op_data->input_left_shift = input_left_shift;
 8011b94:	9b07      	ldr	r3, [sp, #28]
 8011b96:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8011b98:	60d3      	str	r3, [r2, #12]
 8011b9a:	e60f      	b.n	80117bc <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x5c>
    TF_LITE_ENSURE(context, raw_exp_lut != nullptr);
 8011b9c:	491a      	ldr	r1, [pc, #104]	@ (8011c08 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4a8>)
 8011b9e:	2327      	movs	r3, #39	@ 0x27
 8011ba0:	696c      	ldr	r4, [r5, #20]
 8011ba2:	e62b      	b.n	80117fc <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x9c>
    TF_LITE_ENSURE(context, one_over_one_plus_x_lut != nullptr);
 8011ba4:	4919      	ldr	r1, [pc, #100]	@ (8011c0c <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4ac>)
 8011ba6:	232b      	movs	r3, #43	@ 0x2b
 8011ba8:	696c      	ldr	r4, [r5, #20]
 8011baa:	e627      	b.n	80117fc <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x9c>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -128);
 8011bac:	f06f 007f 	mvn.w	r0, #127	@ 0x7f
 8011bb0:	4a17      	ldr	r2, [pc, #92]	@ (8011c10 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4b0>)
 8011bb2:	4918      	ldr	r1, [pc, #96]	@ (8011c14 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4b4>)
 8011bb4:	9201      	str	r2, [sp, #4]
 8011bb6:	e9cd 3002 	strd	r3, r0, [sp, #8]
 8011bba:	2367      	movs	r3, #103	@ 0x67
 8011bbc:	696c      	ldr	r4, [r5, #20]
 8011bbe:	e661      	b.n	8011884 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x124>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -32768);
 8011bc0:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8011bc4:	4e14      	ldr	r6, [pc, #80]	@ (8011c18 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4b8>)
 8011bc6:	2362      	movs	r3, #98	@ 0x62
 8011bc8:	4912      	ldr	r1, [pc, #72]	@ (8011c14 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4b4>)
 8011bca:	696c      	ldr	r4, [r5, #20]
 8011bcc:	e5df      	b.n	801178e <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e>
      TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 32768,
 8011bce:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8011bd2:	2600      	movs	r6, #0
 8011bd4:	f04f 577c 	mov.w	r7, #1056964608	@ 0x3f000000
 8011bd8:	4910      	ldr	r1, [pc, #64]	@ (8011c1c <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4bc>)
 8011bda:	4a11      	ldr	r2, [pc, #68]	@ (8011c20 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4c0>)
 8011bdc:	235d      	movs	r3, #93	@ 0x5d
 8011bde:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8011be2:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011be6:	696c      	ldr	r4, [r5, #20]
 8011be8:	e68c      	b.n	8011904 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1a4>
      TF_LITE_ENSURE_EQ(context, input->params.zero_point, 0);
 8011bea:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8011bee:	4e0d      	ldr	r6, [pc, #52]	@ (8011c24 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4c4>)
 8011bf0:	235b      	movs	r3, #91	@ 0x5b
 8011bf2:	490d      	ldr	r1, [pc, #52]	@ (8011c28 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4c8>)
 8011bf4:	696c      	ldr	r4, [r5, #20]
 8011bf6:	e5ca      	b.n	801178e <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e>
        TF_LITE_ENSURE(context, output->params.scale == 1.f / 256);
 8011bf8:	490c      	ldr	r1, [pc, #48]	@ (8011c2c <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4cc>)
 8011bfa:	2368      	movs	r3, #104	@ 0x68
 8011bfc:	696c      	ldr	r4, [r5, #20]
 8011bfe:	e5fd      	b.n	80117fc <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x9c>
 8011c00:	00140014 	.word	0x00140014
 8011c04:	3f240014 	.word	0x3f240014
 8011c08:	08028598 	.word	0x08028598
 8011c0c:	080285b0 	.word	0x080285b0
 8011c10:	08028648 	.word	0x08028648
 8011c14:	08028200 	.word	0x08028200
 8011c18:	08028634 	.word	0x08028634
 8011c1c:	08028610 	.word	0x08028610
 8011c20:	0802861c 	.word	0x0802861c
 8011c24:	08028938 	.word	0x08028938
 8011c28:	080285d4 	.word	0x080285d4
 8011c2c:	08028650 	.word	0x08028650

08011c30 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi>:
}

inline void StridedSlicePadIndices(tflite::StridedSliceParams* p,
                                   int dim_count) {
  // Add indices and mask bits to fully include extra dimensions
  TFLITE_CHECK_LE(dim_count, 5);
 8011c30:	2905      	cmp	r1, #5
                                   int dim_count) {
 8011c32:	b570      	push	{r4, r5, r6, lr}
  TFLITE_CHECK_LE(dim_count, 5);
 8011c34:	f300 809b 	bgt.w	8011d6e <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x13e>
  TFLITE_CHECK_GE(dim_count, p->start_indices_count);
 8011c38:	f990 3000 	ldrsb.w	r3, [r0]
 8011c3c:	460d      	mov	r5, r1
 8011c3e:	4604      	mov	r4, r0
 8011c40:	428b      	cmp	r3, r1
 8011c42:	f300 8094 	bgt.w	8011d6e <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x13e>
  TFLITE_CHECK_EQ(p->start_indices_count, p->stop_indices_count);
 8011c46:	f990 2018 	ldrsb.w	r2, [r0, #24]
 8011c4a:	4293      	cmp	r3, r2
 8011c4c:	f040 808f 	bne.w	8011d6e <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x13e>
  TFLITE_CHECK_EQ(p->stop_indices_count, p->strides_count);
 8011c50:	f990 1030 	ldrsb.w	r1, [r0, #48]	@ 0x30
 8011c54:	4299      	cmp	r1, r3
 8011c56:	f040 808a 	bne.w	8011d6e <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x13e>

  const int pad_count = dim_count - p->start_indices_count;

  // Pad indices at start, so move arrays by pad_count.
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8011c5a:	2900      	cmp	r1, #0
  const int pad_count = dim_count - p->start_indices_count;
 8011c5c:	eba5 0601 	sub.w	r6, r5, r1
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8011c60:	dd5c      	ble.n	8011d1c <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0xec>
    p->strides[i + pad_count] = p->strides[i];
 8011c62:	eb00 0281 	add.w	r2, r0, r1, lsl #2
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8011c66:	2901      	cmp	r1, #1
 8011c68:	eb00 0385 	add.w	r3, r0, r5, lsl #2
    p->strides[i + pad_count] = p->strides[i];
 8011c6c:	6b10      	ldr	r0, [r2, #48]	@ 0x30
 8011c6e:	6318      	str	r0, [r3, #48]	@ 0x30
    p->start_indices[i + pad_count] = p->start_indices[i];
 8011c70:	f854 0021 	ldr.w	r0, [r4, r1, lsl #2]
 8011c74:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
    p->stop_indices[i + pad_count] = p->stop_indices[i];
 8011c78:	6990      	ldr	r0, [r2, #24]
 8011c7a:	6198      	str	r0, [r3, #24]
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8011c7c:	d04e      	beq.n	8011d1c <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0xec>
    p->strides[i + pad_count] = p->strides[i];
 8011c7e:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8011c80:	2902      	cmp	r1, #2
    p->strides[i + pad_count] = p->strides[i];
 8011c82:	62d8      	str	r0, [r3, #44]	@ 0x2c
    p->start_indices[i + pad_count] = p->start_indices[i];
 8011c84:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8011c88:	f843 0c04 	str.w	r0, [r3, #-4]
    p->stop_indices[i + pad_count] = p->stop_indices[i];
 8011c8c:	6950      	ldr	r0, [r2, #20]
 8011c8e:	6158      	str	r0, [r3, #20]
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8011c90:	d044      	beq.n	8011d1c <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0xec>
    p->strides[i + pad_count] = p->strides[i];
 8011c92:	6a90      	ldr	r0, [r2, #40]	@ 0x28
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8011c94:	2903      	cmp	r1, #3
    p->strides[i + pad_count] = p->strides[i];
 8011c96:	6298      	str	r0, [r3, #40]	@ 0x28
    p->start_indices[i + pad_count] = p->start_indices[i];
 8011c98:	f852 0c08 	ldr.w	r0, [r2, #-8]
 8011c9c:	f843 0c08 	str.w	r0, [r3, #-8]
    p->stop_indices[i + pad_count] = p->stop_indices[i];
 8011ca0:	6910      	ldr	r0, [r2, #16]
 8011ca2:	6118      	str	r0, [r3, #16]
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8011ca4:	d03a      	beq.n	8011d1c <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0xec>
    p->strides[i + pad_count] = p->strides[i];
 8011ca6:	6a50      	ldr	r0, [r2, #36]	@ 0x24
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8011ca8:	2904      	cmp	r1, #4
    p->strides[i + pad_count] = p->strides[i];
 8011caa:	6258      	str	r0, [r3, #36]	@ 0x24
    p->start_indices[i + pad_count] = p->start_indices[i];
 8011cac:	f852 0c0c 	ldr.w	r0, [r2, #-12]
 8011cb0:	f843 0c0c 	str.w	r0, [r3, #-12]
    p->stop_indices[i + pad_count] = p->stop_indices[i];
 8011cb4:	68d0      	ldr	r0, [r2, #12]
 8011cb6:	60d8      	str	r0, [r3, #12]
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8011cb8:	d030      	beq.n	8011d1c <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0xec>
    p->strides[i + pad_count] = p->strides[i];
 8011cba:	6a11      	ldr	r1, [r2, #32]
 8011cbc:	6219      	str	r1, [r3, #32]
    p->start_indices[i + pad_count] = p->start_indices[i];
 8011cbe:	f852 1c10 	ldr.w	r1, [r2, #-16]
 8011cc2:	f843 1c10 	str.w	r1, [r3, #-16]
    p->stop_indices[i + pad_count] = p->stop_indices[i];
 8011cc6:	6892      	ldr	r2, [r2, #8]
 8011cc8:	609a      	str	r2, [r3, #8]
    p->stop_indices[i] = 1;
    p->strides[i] = 1;
  }

  // Pad masks with 0s or 1s as required.
  p->shrink_axis_mask <<= pad_count;
 8011cca:	f8b4 2050 	ldrh.w	r2, [r4, #80]	@ 0x50
  p->ellipsis_mask <<= pad_count;
  p->new_axis_mask <<= pad_count;
  p->begin_mask <<= pad_count;
  p->end_mask <<= pad_count;
  p->begin_mask |= (1 << pad_count) - 1;
 8011cce:	2301      	movs	r3, #1
  p->end_mask <<= pad_count;
 8011cd0:	f8b4 004c 	ldrh.w	r0, [r4, #76]	@ 0x4c
  p->begin_mask |= (1 << pad_count) - 1;
 8011cd4:	2100      	movs	r1, #0
  p->shrink_axis_mask <<= pad_count;
 8011cd6:	40b2      	lsls	r2, r6
  p->begin_mask |= (1 << pad_count) - 1;
 8011cd8:	40b3      	lsls	r3, r6
  p->end_mask <<= pad_count;
 8011cda:	40b0      	lsls	r0, r6
  p->end_mask |= (1 << pad_count) - 1;

  p->start_indices_count = dim_count;
 8011cdc:	b26d      	sxtb	r5, r5
  p->begin_mask |= (1 << pad_count) - 1;
 8011cde:	3b01      	subs	r3, #1
  p->shrink_axis_mask <<= pad_count;
 8011ce0:	f8a4 2050 	strh.w	r2, [r4, #80]	@ 0x50
  p->begin_mask <<= pad_count;
 8011ce4:	f8b4 2048 	ldrh.w	r2, [r4, #72]	@ 0x48
  p->begin_mask |= (1 << pad_count) - 1;
 8011ce8:	b29b      	uxth	r3, r3
  p->start_indices_count = dim_count;
 8011cea:	7025      	strb	r5, [r4, #0]
  p->begin_mask <<= pad_count;
 8011cec:	40b2      	lsls	r2, r6
  p->stop_indices_count = dim_count;
 8011cee:	7625      	strb	r5, [r4, #24]
  p->strides_count = dim_count;
 8011cf0:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
  p->begin_mask |= (1 << pad_count) - 1;
 8011cf4:	431a      	orrs	r2, r3
 8011cf6:	4303      	orrs	r3, r0
 8011cf8:	4608      	mov	r0, r1
 8011cfa:	f362 010f 	bfi	r1, r2, #0, #16
 8011cfe:	f363 000f 	bfi	r0, r3, #0, #16
  p->new_axis_mask <<= pad_count;
 8011d02:	f8b4 304e 	ldrh.w	r3, [r4, #78]	@ 0x4e
 8011d06:	40b3      	lsls	r3, r6
  p->begin_mask |= (1 << pad_count) - 1;
 8011d08:	f363 401f 	bfi	r0, r3, #16, #16
  p->ellipsis_mask <<= pad_count;
 8011d0c:	f8b4 304a 	ldrh.w	r3, [r4, #74]	@ 0x4a
 8011d10:	40b3      	lsls	r3, r6
  p->begin_mask |= (1 << pad_count) - 1;
 8011d12:	64e0      	str	r0, [r4, #76]	@ 0x4c
 8011d14:	f363 411f 	bfi	r1, r3, #16, #16
 8011d18:	64a1      	str	r1, [r4, #72]	@ 0x48
}
 8011d1a:	bd70      	pop	{r4, r5, r6, pc}
  for (int i = 0; i < pad_count; ++i) {
 8011d1c:	2e00      	cmp	r6, #0
 8011d1e:	d0d4      	beq.n	8011cca <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x9a>
    p->start_indices[i] = 0;
 8011d20:	00b2      	lsls	r2, r6, #2
 8011d22:	2100      	movs	r1, #0
 8011d24:	1d20      	adds	r0, r4, #4
 8011d26:	f011 fd09 	bl	802373c <memset>
    p->stop_indices[i] = 1;
 8011d2a:	2301      	movs	r3, #1
  for (int i = 0; i < pad_count; ++i) {
 8011d2c:	429e      	cmp	r6, r3
    p->stop_indices[i] = 1;
 8011d2e:	61e3      	str	r3, [r4, #28]
  for (int i = 0; i < pad_count; ++i) {
 8011d30:	d013      	beq.n	8011d5a <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x12a>
 8011d32:	2e02      	cmp	r6, #2
    p->stop_indices[i] = 1;
 8011d34:	6223      	str	r3, [r4, #32]
  for (int i = 0; i < pad_count; ++i) {
 8011d36:	d012      	beq.n	8011d5e <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x12e>
 8011d38:	2e03      	cmp	r6, #3
    p->stop_indices[i] = 1;
 8011d3a:	6263      	str	r3, [r4, #36]	@ 0x24
  for (int i = 0; i < pad_count; ++i) {
 8011d3c:	d009      	beq.n	8011d52 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x122>
 8011d3e:	2e04      	cmp	r6, #4
    p->stop_indices[i] = 1;
 8011d40:	62a3      	str	r3, [r4, #40]	@ 0x28
  for (int i = 0; i < pad_count; ++i) {
 8011d42:	d00f      	beq.n	8011d64 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x134>
    p->stop_indices[i] = 1;
 8011d44:	62e3      	str	r3, [r4, #44]	@ 0x2c
    p->strides[i] = 1;
 8011d46:	6463      	str	r3, [r4, #68]	@ 0x44
 8011d48:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 8011d4c:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
  for (int i = 0; i < pad_count; ++i) {
 8011d50:	e7bb      	b.n	8011cca <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x9a>
    p->strides[i] = 1;
 8011d52:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 8011d56:	63e3      	str	r3, [r4, #60]	@ 0x3c
  for (int i = 0; i < pad_count; ++i) {
 8011d58:	e7b7      	b.n	8011cca <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x9a>
    p->strides[i] = 1;
 8011d5a:	6366      	str	r6, [r4, #52]	@ 0x34
  for (int i = 0; i < pad_count; ++i) {
 8011d5c:	e7b5      	b.n	8011cca <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x9a>
    p->strides[i] = 1;
 8011d5e:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
  for (int i = 0; i < pad_count; ++i) {
 8011d62:	e7b2      	b.n	8011cca <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x9a>
    p->strides[i] = 1;
 8011d64:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 8011d68:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
  for (int i = 0; i < pad_count; ++i) {
 8011d6c:	e7ad      	b.n	8011cca <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x9a>
  TFLITE_CHECK_LE(dim_count, 5);
 8011d6e:	f010 fdfb 	bl	8022968 <abort>
 8011d72:	bf00      	nop

08011d74 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode>:

namespace tflite {

namespace {

TfLiteStatus StridedSliceEval(TfLiteContext* context, TfLiteNode* node) {
 8011d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TFLITE_DCHECK(node->user_data != nullptr);
 8011d78:	690c      	ldr	r4, [r1, #16]
TfLiteStatus StridedSliceEval(TfLiteContext* context, TfLiteNode* node) {
 8011d7a:	f2ad 4d74 	subw	sp, sp, #1140	@ 0x474
  TFLITE_DCHECK(node->user_data != nullptr);
 8011d7e:	2c00      	cmp	r4, #0
 8011d80:	f001 844a 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
 8011d84:	460e      	mov	r6, r1
 8011d86:	4607      	mov	r7, r0
  const StridedSliceParams& op_params =
      *(static_cast<const StridedSliceParams*>(node->user_data));

  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kStridedSliceInputTensor);
 8011d88:	2200      	movs	r2, #0
 8011d8a:	f7fe f81d 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kStridedSliceOutputTensor);
 8011d8e:	4631      	mov	r1, r6
      tflite::micro::GetEvalInput(context, node, kStridedSliceInputTensor);
 8011d90:	4605      	mov	r5, r0
      tflite::micro::GetEvalOutput(context, node, kStridedSliceOutputTensor);
 8011d92:	2200      	movs	r2, #0
 8011d94:	4638      	mov	r0, r7
 8011d96:	f7fe f831 	bl	800fdfc <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
  switch (output->type) {
 8011d9a:	7a03      	ldrb	r3, [r0, #8]
      tflite::micro::GetEvalOutput(context, node, kStridedSliceOutputTensor);
 8011d9c:	4606      	mov	r6, r0
  switch (output->type) {
 8011d9e:	3b01      	subs	r3, #1
 8011da0:	2b08      	cmp	r3, #8
 8011da2:	f200 81b0 	bhi.w	8012106 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x392>
 8011da6:	e8df f013 	tbh	[pc, r3, lsl #1]
 8011daa:	01bb      	.short	0x01bb
 8011dac:	01ae023b 	.word	0x01ae023b
 8011db0:	01ae01ae 	.word	0x01ae01ae
 8011db4:	033e02bb 	.word	0x033e02bb
 8011db8:	000901ae 	.word	0x000901ae
                                  tflite::micro::GetTensorShape(output),
                                  tflite::micro::GetTensorData<float>(output));
      break;
    case kTfLiteInt8:
      reference_ops::StridedSlice(op_params,
                                  tflite::micro::GetTensorShape(input),
 8011dbc:	4629      	mov	r1, r5
 8011dbe:	a835      	add	r0, sp, #212	@ 0xd4
 8011dc0:	f7fe f828 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 8011dc4:	2d00      	cmp	r5, #0
 8011dc6:	f001 8427 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
                                  tflite::micro::GetTensorData<int8_t>(input),
                                  tflite::micro::GetTensorShape(output),
 8011dca:	4631      	mov	r1, r6
 8011dcc:	a83c      	add	r0, sp, #240	@ 0xf0
  return reinterpret_cast<const T*>(tensor->data.raw);
 8011dce:	f8d5 a000 	ldr.w	sl, [r5]
 8011dd2:	f7fe f81f 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<T*>(tensor->data.raw);
 8011dd6:	6833      	ldr	r3, [r6, #0]
                         const RuntimeShape& unextended_output_shape,
                         SequentialTensorWriter<T>* writer) {
  ruy::profiler::ScopeLabel label("StridedSlice");

  // Note that the output_shape is not used herein.
  tflite::StridedSliceParams params_copy = op_params;
 8011dd8:	2254      	movs	r2, #84	@ 0x54
 8011dda:	4621      	mov	r1, r4
 8011ddc:	a8c8      	add	r0, sp, #800	@ 0x320
 8011dde:	930c      	str	r3, [sp, #48]	@ 0x30
 8011de0:	f011 fd37 	bl	8023852 <memcpy>
  int32_t DimensionsCount() const { return size_; }
 8011de4:	9a35      	ldr	r2, [sp, #212]	@ 0xd4

  TFLITE_DCHECK_LE(unextended_input_shape.DimensionsCount(), 5);
 8011de6:	2a05      	cmp	r2, #5
 8011de8:	f301 8416 	bgt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
 8011dec:	9c3c      	ldr	r4, [sp, #240]	@ 0xf0
  TFLITE_DCHECK_LE(unextended_output_shape.DimensionsCount(), 5);
 8011dee:	2c05      	cmp	r4, #5
 8011df0:	f301 8412 	bgt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
      : size_(new_shape_size) {
 8011df4:	2305      	movs	r3, #5
    for (int i = 0; i < size_increase; ++i) {
 8011df6:	1a98      	subs	r0, r3, r2
      : size_(new_shape_size) {
 8011df8:	937b      	str	r3, [sp, #492]	@ 0x1ec
    for (int i = 0; i < size_increase; ++i) {
 8011dfa:	d010      	beq.n	8011e1e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xaa>
    dims_[i] = val;
 8011dfc:	2301      	movs	r3, #1
    for (int i = 0; i < size_increase; ++i) {
 8011dfe:	4298      	cmp	r0, r3
    dims_[i] = val;
 8011e00:	937c      	str	r3, [sp, #496]	@ 0x1f0
    for (int i = 0; i < size_increase; ++i) {
 8011e02:	d00c      	beq.n	8011e1e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xaa>
 8011e04:	2802      	cmp	r0, #2
    dims_[i] = val;
 8011e06:	937d      	str	r3, [sp, #500]	@ 0x1f4
    for (int i = 0; i < size_increase; ++i) {
 8011e08:	d009      	beq.n	8011e1e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xaa>
 8011e0a:	2803      	cmp	r0, #3
    dims_[i] = val;
 8011e0c:	937e      	str	r3, [sp, #504]	@ 0x1f8
    for (int i = 0; i < size_increase; ++i) {
 8011e0e:	d006      	beq.n	8011e1e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xaa>
 8011e10:	2804      	cmp	r0, #4
    dims_[i] = val;
 8011e12:	937f      	str	r3, [sp, #508]	@ 0x1fc
    for (int i = 0; i < size_increase; ++i) {
 8011e14:	d003      	beq.n	8011e1e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xaa>
 8011e16:	2805      	cmp	r0, #5
    dims_[i] = val;
 8011e18:	9380      	str	r3, [sp, #512]	@ 0x200
    for (int i = 0; i < size_increase; ++i) {
 8011e1a:	f041 83fd 	bne.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 8011e1e:	ab7c      	add	r3, sp, #496	@ 0x1f0
 8011e20:	0092      	lsls	r2, r2, #2
 8011e22:	a936      	add	r1, sp, #216	@ 0xd8
 8011e24:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011e28:	f011 fd13 	bl	8023852 <memcpy>
      : size_(new_shape_size) {
 8011e2c:	2305      	movs	r3, #5
    for (int i = 0; i < size_increase; ++i) {
 8011e2e:	1b18      	subs	r0, r3, r4
      : size_(new_shape_size) {
 8011e30:	9382      	str	r3, [sp, #520]	@ 0x208
    for (int i = 0; i < size_increase; ++i) {
 8011e32:	d010      	beq.n	8011e56 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xe2>
    dims_[i] = val;
 8011e34:	2301      	movs	r3, #1
    for (int i = 0; i < size_increase; ++i) {
 8011e36:	4298      	cmp	r0, r3
    dims_[i] = val;
 8011e38:	9383      	str	r3, [sp, #524]	@ 0x20c
    for (int i = 0; i < size_increase; ++i) {
 8011e3a:	d00c      	beq.n	8011e56 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xe2>
 8011e3c:	2802      	cmp	r0, #2
    dims_[i] = val;
 8011e3e:	9384      	str	r3, [sp, #528]	@ 0x210
    for (int i = 0; i < size_increase; ++i) {
 8011e40:	d009      	beq.n	8011e56 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xe2>
 8011e42:	2803      	cmp	r0, #3
    dims_[i] = val;
 8011e44:	9385      	str	r3, [sp, #532]	@ 0x214
    for (int i = 0; i < size_increase; ++i) {
 8011e46:	d006      	beq.n	8011e56 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xe2>
 8011e48:	2804      	cmp	r0, #4
    dims_[i] = val;
 8011e4a:	9386      	str	r3, [sp, #536]	@ 0x218
    for (int i = 0; i < size_increase; ++i) {
 8011e4c:	d003      	beq.n	8011e56 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xe2>
 8011e4e:	2805      	cmp	r0, #5
    dims_[i] = val;
 8011e50:	9387      	str	r3, [sp, #540]	@ 0x21c
    for (int i = 0; i < size_increase; ++i) {
 8011e52:	f041 83e1 	bne.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 8011e56:	ab83      	add	r3, sp, #524	@ 0x20c
 8011e58:	00a2      	lsls	r2, r4, #2
 8011e5a:	a93d      	add	r1, sp, #244	@ 0xf4
 8011e5c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011e60:	f011 fcf7 	bl	8023852 <memcpy>
  const RuntimeShape output_shape =
      RuntimeShape::ExtendedShape(5, unextended_output_shape);

  // Reverse and pad to 5 dimensions because that is what the runtime code
  // requires (ie. all shapes must be 5D and are given backwards).
  strided_slice::StridedSlicePadIndices(&params_copy, 5);
 8011e64:	2105      	movs	r1, #5
 8011e66:	a8c8      	add	r0, sp, #800	@ 0x320
 8011e68:	f7ff fee2 	bl	8011c30 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi>
    TFLITE_DCHECK_LT(i, size_);
 8011e6c:	997b      	ldr	r1, [sp, #492]	@ 0x1ec
 8011e6e:	2900      	cmp	r1, #0
 8011e70:	f341 83d2 	ble.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
// that can be used to index directly into the data.
inline int StridedSliceStartForAxis(const tflite::StridedSliceParams& params,
                                    const RuntimeShape& input_shape,
                                    int32_t axis) {
  const int32_t axis_size = input_shape.Dims(axis);
  int32_t start = params.start_indices[axis];
 8011e74:	9bc9      	ldr	r3, [sp, #804]	@ 0x324
  const int32_t stride = params.strides[axis];
  const int32_t begin_mask = (params.begin_mask & 1 << axis);
 8011e76:	f8bd e368 	ldrh.w	lr, [sp, #872]	@ 0x368
    return dims_[i];
 8011e7a:	987c      	ldr	r0, [sp, #496]	@ 0x1f0
  if (start < 0) {
 8011e7c:	2b00      	cmp	r3, #0
  const int32_t stride = params.strides[axis];
 8011e7e:	9cd5      	ldr	r4, [sp, #852]	@ 0x354
 8011e80:	f00e 0201 	and.w	r2, lr, #1
 8011e84:	9018      	str	r0, [sp, #96]	@ 0x60
 8011e86:	941e      	str	r4, [sp, #120]	@ 0x78
  if (start < 0) {
 8011e88:	f2c0 83e2 	blt.w	8012650 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x8dc>
    start += axis_size;
  }
  if (stride > 0) {
 8011e8c:	2c00      	cmp	r4, #0
 8011e8e:	f340 83eb 	ble.w	8012668 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x8f4>
  TFLITE_DCHECK(!(hi < lo));
 8011e92:	9818      	ldr	r0, [sp, #96]	@ 0x60
 8011e94:	2800      	cmp	r0, #0
 8011e96:	f2c1 83bf 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8011e9a:	4298      	cmp	r0, r3
 8011e9c:	f280 83de 	bge.w	801265c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x8e8>
    start = Clamp(start, 0, axis_size);
  } else {
    start = Clamp(start, -1, axis_size - 1);
  }
  if (begin_mask) {
 8011ea0:	2a00      	cmp	r2, #0
 8011ea2:	f040 83de 	bne.w	8012662 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x8ee>
}

inline int StridedSliceEndForAxis(const tflite::StridedSliceParams& params,
                                  const RuntimeShape& input_shape, int axis,
                                  int start) {
  const auto shrink_axis_mask = params.shrink_axis_mask;
 8011ea6:	f8bd 0370 	ldrh.w	r0, [sp, #880]	@ 0x370
  const bool shrink_axis = shrink_axis_mask & (1 << axis);
  const int axis_size = input_shape.Dims(axis);
  const bool offset = params.offset;
 8011eaa:	f89d 8372 	ldrb.w	r8, [sp, #882]	@ 0x372
  if (shrink_axis) {
 8011eae:	07c7      	lsls	r7, r0, #31
 8011eb0:	f141 84d2 	bpl.w	8013858 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1ae4>
  if (hi < v) return hi;
 8011eb4:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8011eb6:	9319      	str	r3, [sp, #100]	@ 0x64
    TFLITE_DCHECK_LT(i, size_);
 8011eb8:	2901      	cmp	r1, #1
 8011eba:	f001 83ad 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8011ebe:	9bca      	ldr	r3, [sp, #808]	@ 0x328
 8011ec0:	f00e 0202 	and.w	r2, lr, #2
  const int32_t stride = params.strides[axis];
 8011ec4:	9cd6      	ldr	r4, [sp, #856]	@ 0x358
  if (start < 0) {
 8011ec6:	2b00      	cmp	r3, #0
    return dims_[i];
 8011ec8:	9e7d      	ldr	r6, [sp, #500]	@ 0x1f4
  const int32_t stride = params.strides[axis];
 8011eca:	941d      	str	r4, [sp, #116]	@ 0x74
  if (start < 0) {
 8011ecc:	f2c1 849e 	blt.w	801380c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a98>
  if (stride > 0) {
 8011ed0:	2c00      	cmp	r4, #0
 8011ed2:	f341 84a6 	ble.w	8013822 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1aae>
  TFLITE_DCHECK(!(hi < lo));
 8011ed6:	2e00      	cmp	r6, #0
 8011ed8:	f2c1 839e 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8011edc:	429e      	cmp	r6, r3
 8011ede:	f281 849b 	bge.w	8013818 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1aa4>
  if (begin_mask) {
 8011ee2:	2a00      	cmp	r2, #0
 8011ee4:	f041 8453 	bne.w	801378e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a1a>
  if (shrink_axis) {
 8011ee8:	0783      	lsls	r3, r0, #30
 8011eea:	f141 843a 	bpl.w	8013762 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x19ee>
  if (hi < v) return hi;
 8011eee:	46b1      	mov	r9, r6
    if (start >= axis_size) {
      return start;
 8011ef0:	961b      	str	r6, [sp, #108]	@ 0x6c
    TFLITE_DCHECK_LT(i, size_);
 8011ef2:	2902      	cmp	r1, #2
 8011ef4:	f001 8390 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8011ef8:	9bcb      	ldr	r3, [sp, #812]	@ 0x32c
 8011efa:	f00e 0204 	and.w	r2, lr, #4
  const int32_t stride = params.strides[axis];
 8011efe:	9cd7      	ldr	r4, [sp, #860]	@ 0x35c
  if (start < 0) {
 8011f00:	2b00      	cmp	r3, #0
    return dims_[i];
 8011f02:	9d7e      	ldr	r5, [sp, #504]	@ 0x1f8
  const int32_t stride = params.strides[axis];
 8011f04:	9410      	str	r4, [sp, #64]	@ 0x40
  if (start < 0) {
 8011f06:	f2c1 8405 	blt.w	8013714 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x19a0>
  if (stride > 0) {
 8011f0a:	2c00      	cmp	r4, #0
 8011f0c:	f341 841b 	ble.w	8013746 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x19d2>
  TFLITE_DCHECK(!(hi < lo));
 8011f10:	2d00      	cmp	r5, #0
 8011f12:	f2c1 8381 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8011f16:	429d      	cmp	r5, r3
 8011f18:	f281 8402 	bge.w	8013720 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x19ac>
  if (begin_mask) {
 8011f1c:	2a00      	cmp	r2, #0
 8011f1e:	f041 83ef 	bne.w	8013700 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x198c>
  if (shrink_axis) {
 8011f22:	0742      	lsls	r2, r0, #29
 8011f24:	f141 83a1 	bpl.w	801366a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18f6>
  if (hi < v) return hi;
 8011f28:	46ab      	mov	fp, r5
      return start;
 8011f2a:	9516      	str	r5, [sp, #88]	@ 0x58
    TFLITE_DCHECK_LT(i, size_);
 8011f2c:	2903      	cmp	r1, #3
 8011f2e:	f001 8373 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8011f32:	9bcc      	ldr	r3, [sp, #816]	@ 0x330
 8011f34:	f00e 0208 	and.w	r2, lr, #8
    return dims_[i];
 8011f38:	9c7f      	ldr	r4, [sp, #508]	@ 0x1fc
  if (start < 0) {
 8011f3a:	2b00      	cmp	r3, #0
  const int32_t stride = params.strides[axis];
 8011f3c:	f8dd c360 	ldr.w	ip, [sp, #864]	@ 0x360
  if (start < 0) {
 8011f40:	f2c1 8379 	blt.w	8013636 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18c2>
  if (stride > 0) {
 8011f44:	f1bc 0f00 	cmp.w	ip, #0
 8011f48:	f341 8381 	ble.w	801364e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18da>
  TFLITE_DCHECK(!(hi < lo));
 8011f4c:	2c00      	cmp	r4, #0
 8011f4e:	f2c1 8363 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8011f52:	429c      	cmp	r4, r3
 8011f54:	f281 8375 	bge.w	8013642 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18ce>
  if (begin_mask) {
 8011f58:	2a00      	cmp	r2, #0
 8011f5a:	f041 831e 	bne.w	801359a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1826>
  if (shrink_axis) {
 8011f5e:	0703      	lsls	r3, r0, #28
 8011f60:	f141 8305 	bpl.w	801356e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17fa>
  if (hi < v) return hi;
 8011f64:	9402      	str	r4, [sp, #8]
      return start;
 8011f66:	9413      	str	r4, [sp, #76]	@ 0x4c
    TFLITE_DCHECK_LT(i, size_);
 8011f68:	2904      	cmp	r1, #4
 8011f6a:	f001 8355 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8011f6e:	99cd      	ldr	r1, [sp, #820]	@ 0x334
 8011f70:	f00e 0210 	and.w	r2, lr, #16
  const int32_t stride = params.strides[axis];
 8011f74:	9bd9      	ldr	r3, [sp, #868]	@ 0x364
  if (start < 0) {
 8011f76:	2900      	cmp	r1, #0
    return dims_[i];
 8011f78:	9f80      	ldr	r7, [sp, #512]	@ 0x200
  const int32_t stride = params.strides[axis];
 8011f7a:	9314      	str	r3, [sp, #80]	@ 0x50
  if (start < 0) {
 8011f7c:	f2c1 8187 	blt.w	801328e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x151a>
  if (stride > 0) {
 8011f80:	2b00      	cmp	r3, #0
 8011f82:	f341 82dc 	ble.w	801353e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17ca>
  TFLITE_DCHECK(!(hi < lo));
 8011f86:	2f00      	cmp	r7, #0
 8011f88:	f2c1 8346 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8011f8c:	428f      	cmp	r7, r1
 8011f8e:	f281 8185 	bge.w	801329c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1528>
  if (begin_mask) {
 8011f92:	2a00      	cmp	r2, #0
 8011f94:	f041 816e 	bne.w	8013274 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1500>
  if (shrink_axis) {
 8011f98:	06c3      	lsls	r3, r0, #27
 8011f9a:	f141 8152 	bpl.w	8013242 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x14ce>
 8011f9e:	4696      	mov	lr, r2
 8011fa0:	920f      	str	r2, [sp, #60]	@ 0x3c
      return start;
 8011fa2:	e9cd 770d 	strd	r7, r7, [sp, #52]	@ 0x34
 8011fa6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011fa8:	9a02      	ldr	r2, [sp, #8]
 8011faa:	fb03 9306 	mla	r3, r3, r6, r9
 8011fae:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8011fb0:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 8011fb4:	fb05 b303 	mla	r3, r5, r3, fp
 8011fb8:	f8cd c054 	str.w	ip, [sp, #84]	@ 0x54
 8011fbc:	fb04 2303 	mla	r3, r4, r3, r2
 8011fc0:	fb07 f204 	mul.w	r2, r7, r4
 8011fc4:	fb07 1303 	mla	r3, r7, r3, r1
 8011fc8:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8011fcc:	eb0a 0103 	add.w	r1, sl, r3
 8011fd0:	fb05 f306 	mul.w	r3, r5, r6
 8011fd4:	f8cd e05c 	str.w	lr, [sp, #92]	@ 0x5c
 8011fd8:	9106      	str	r1, [sp, #24]
 8011fda:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8011fdc:	fb04 f303 	mul.w	r3, r4, r3
 8011fe0:	fb06 f001 	mul.w	r0, r6, r1
 8011fe4:	fb07 f303 	mul.w	r3, r7, r3
 8011fe8:	fb05 f000 	mul.w	r0, r5, r0
 8011fec:	fb04 f105 	mul.w	r1, r4, r5
 8011ff0:	fb04 f000 	mul.w	r0, r4, r0
 8011ff4:	fb07 f101 	mul.w	r1, r7, r1
 8011ff8:	fb07 f400 	mul.w	r4, r7, r0
 8011ffc:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8011ffe:	fb00 f503 	mul.w	r5, r0, r3
 8012002:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012004:	9420      	str	r4, [sp, #128]	@ 0x80
 8012006:	fb01 f303 	mul.w	r3, r1, r3
 801200a:	fb09 f401 	mul.w	r4, r9, r1
 801200e:	931f      	str	r3, [sp, #124]	@ 0x7c
 8012010:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012012:	940b      	str	r4, [sp, #44]	@ 0x2c
  const int start_4 =
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 4);
  const int stop_4 = strided_slice::StridedSliceEndForAxis(
      params_copy, input_shape, 4, start_4);

  auto lc = [&](int end, int stride, int index) {
 8012014:	fb02 f303 	mul.w	r3, r2, r3
 8012018:	931a      	str	r3, [sp, #104]	@ 0x68
 801201a:	fb0b f302 	mul.w	r3, fp, r2
 801201e:	9a02      	ldr	r2, [sp, #8]
 8012020:	9308      	str	r3, [sp, #32]
 8012022:	fb07 f30c 	mul.w	r3, r7, ip
 8012026:	931c      	str	r3, [sp, #112]	@ 0x70
 8012028:	fb02 f307 	mul.w	r3, r2, r7
 801202c:	9307      	str	r3, [sp, #28]
    if (stride < 0) {
 801202e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8012030:	2b00      	cmp	r3, #0
      return index > end;
 8012032:	e9dd 3218 	ldrd	r3, r2, [sp, #96]	@ 0x60
    if (stride < 0) {
 8012036:	f2c1 80f9 	blt.w	801322c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x14b8>
    } else {
      return index < end;
 801203a:	4293      	cmp	r3, r2
 801203c:	bfd4      	ite	le
 801203e:	2200      	movle	r2, #0
 8012040:	2201      	movgt	r2, #1
  // reinterpret_cast is required to handle this casting.
  const int* shape = reinterpret_cast<const int*>(input_shape.DimsData());
  const int* stride = reinterpret_cast<const int*>(params_copy.strides);
  const bool inner_stride_is_1 = params_copy.strides[4] == 1;

  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 8012042:	2a00      	cmp	r2, #0
 8012044:	f001 80f8 	beq.w	8013238 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x14c4>
 8012048:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801204a:	46c8      	mov	r8, r9
 801204c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801204e:	195f      	adds	r7, r3, r5
    if (stride < 0) {
 8012050:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 8012052:	f8dd a018 	ldr.w	sl, [sp, #24]
    if (stride < 0) {
 8012056:	2b00      	cmp	r3, #0
      return index > end;
 8012058:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
    if (stride < 0) {
 801205a:	f2c1 80d2 	blt.w	8013202 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x148e>
      return index < end;
 801205e:	4543      	cmp	r3, r8
 8012060:	bfd4      	ite	le
 8012062:	2200      	movle	r2, #0
 8012064:	2201      	movgt	r2, #1
       offset_0 += stride[0]) {
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8012066:	2a00      	cmp	r2, #0
 8012068:	f001 80d1 	beq.w	801320e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x149a>
         offset_1 += stride[1]) {
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 801206c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 801206e:	4653      	mov	r3, sl
 8012070:	9c08      	ldr	r4, [sp, #32]
    output_ptr_ = GetTensorData<T>(output);
  }
  SequentialTensorWriter(const T* input_data, T* output_data)
      : input_data_(input_data), output_ptr_(output_data) {}

  void Write(int position) { *output_ptr_++ = input_data_[position]; }
 8012072:	eb07 0b06 	add.w	fp, r7, r6
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8012076:	9203      	str	r2, [sp, #12]
 8012078:	9a10      	ldr	r2, [sp, #64]	@ 0x40
    if (stride < 0) {
 801207a:	2a00      	cmp	r2, #0
 801207c:	f2c1 8097 	blt.w	80131ae <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x143a>
      return index < end;
 8012080:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8012082:	9903      	ldr	r1, [sp, #12]
 8012084:	428a      	cmp	r2, r1
 8012086:	bfd4      	ite	le
 8012088:	2200      	movle	r2, #0
 801208a:	2201      	movgt	r2, #1
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 801208c:	2a00      	cmp	r2, #0
 801208e:	f001 80ae 	beq.w	80131ee <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x147a>
 8012092:	9a07      	ldr	r2, [sp, #28]
 8012094:	4619      	mov	r1, r3
 8012096:	9204      	str	r2, [sp, #16]
           offset_2 += stride[2]) {
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8012098:	9a02      	ldr	r2, [sp, #8]
 801209a:	9201      	str	r2, [sp, #4]
 801209c:	eb0b 0204 	add.w	r2, fp, r4
 80120a0:	9205      	str	r2, [sp, #20]
    if (stride < 0) {
 80120a2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80120a4:	2a00      	cmp	r2, #0
 80120a6:	db27      	blt.n	80120f8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x384>
      return index < end;
 80120a8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80120aa:	9801      	ldr	r0, [sp, #4]
 80120ac:	4282      	cmp	r2, r0
 80120ae:	bfd4      	ite	le
 80120b0:	2200      	movle	r2, #0
 80120b2:	2201      	movgt	r2, #1
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 80120b4:	2a00      	cmp	r2, #0
 80120b6:	f001 806f 	beq.w	8013198 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1424>
             offset_3 += stride[3]) {
          // When the stride is 1, the inner loop is equivalent to the
          // optimized slice inner loop. Otherwise, it is identical to the
          // strided_slice reference implementation inner loop.
          if (inner_stride_is_1) {
 80120ba:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80120bc:	2a01      	cmp	r2, #1
 80120be:	f041 807e 	bne.w	80131be <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x144a>
            const int len = stop_4 - start_4;
            int index = start_4 + offset_3 * shape[4] +
                        offset_2 * shape[3] * shape[4] +
                        offset_1 * shape[2] * shape[3] * shape[4] +
                        offset_0 * shape[1] * shape[2] * shape[3] * shape[4];
            if (len > 0) {
 80120c2:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80120c4:	2a00      	cmp	r2, #0
 80120c6:	dd0b      	ble.n	80120e0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x36c>
  void WriteN(int position, int len) {
    memcpy(output_ptr_, &input_data_[position], sizeof(T) * len);
 80120c8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80120ca:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80120cc:	9312      	str	r3, [sp, #72]	@ 0x48
 80120ce:	9111      	str	r1, [sp, #68]	@ 0x44
 80120d0:	f011 fbbf 	bl	8023852 <memcpy>
    output_ptr_ += len;
 80120d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80120d6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80120d8:	4413      	add	r3, r2
 80120da:	930c      	str	r3, [sp, #48]	@ 0x30
 80120dc:	e9dd 1311 	ldrd	r1, r3, [sp, #68]	@ 0x44
             offset_3 += stride[3]) {
 80120e0:	9a01      	ldr	r2, [sp, #4]
 80120e2:	9815      	ldr	r0, [sp, #84]	@ 0x54
 80120e4:	4402      	add	r2, r0
 80120e6:	9804      	ldr	r0, [sp, #16]
 80120e8:	9201      	str	r2, [sp, #4]
 80120ea:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80120ec:	4410      	add	r0, r2
 80120ee:	4411      	add	r1, r2
    if (stride < 0) {
 80120f0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80120f2:	9004      	str	r0, [sp, #16]
 80120f4:	2a00      	cmp	r2, #0
 80120f6:	dad7      	bge.n	80120a8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x334>
      return index > end;
 80120f8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80120fa:	9801      	ldr	r0, [sp, #4]
 80120fc:	4282      	cmp	r2, r0
 80120fe:	bfac      	ite	ge
 8012100:	2200      	movge	r2, #0
 8012102:	2201      	movlt	r2, #1
 8012104:	e7d6      	b.n	80120b4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x340>
                                  tflite::micro::GetTensorData<bool>(input),
                                  tflite::micro::GetTensorShape(output),
                                  tflite::micro::GetTensorData<bool>(output));
      break;
    default:
      MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
 8012106:	7a28      	ldrb	r0, [r5, #8]
 8012108:	f7f9 fd44 	bl	800bb94 <TfLiteTypeGetName>
 801210c:	7a2a      	ldrb	r2, [r5, #8]
 801210e:	4601      	mov	r1, r0
 8012110:	4882      	ldr	r0, [pc, #520]	@ (801231c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x5a8>)
 8012112:	f7fd f923 	bl	800f35c <_Z11MicroPrintfPKcz>
                  input->type);
      return kTfLiteError;
 8012116:	2001      	movs	r0, #1
  }
  return kTfLiteOk;
}
 8012118:	f20d 4d74 	addw	sp, sp, #1140	@ 0x474
 801211c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                                  tflite::micro::GetTensorShape(input),
 8012120:	4629      	mov	r1, r5
 8012122:	a827      	add	r0, sp, #156	@ 0x9c
 8012124:	f7fd fe76 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 8012128:	2d00      	cmp	r5, #0
 801212a:	f001 8275 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
                                  tflite::micro::GetTensorShape(output),
 801212e:	4631      	mov	r1, r6
 8012130:	a82e      	add	r0, sp, #184	@ 0xb8
  return reinterpret_cast<const T*>(tensor->data.raw);
 8012132:	f8d5 b000 	ldr.w	fp, [r5]
 8012136:	f7fd fe6d 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<T*>(tensor->data.raw);
 801213a:	6833      	ldr	r3, [r6, #0]
  tflite::StridedSliceParams params_copy = op_params;
 801213c:	2254      	movs	r2, #84	@ 0x54
 801213e:	4621      	mov	r1, r4
 8012140:	a8b3      	add	r0, sp, #716	@ 0x2cc
 8012142:	930c      	str	r3, [sp, #48]	@ 0x30
 8012144:	f011 fb85 	bl	8023852 <memcpy>
  int32_t DimensionsCount() const { return size_; }
 8012148:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
  TFLITE_DCHECK_LE(unextended_input_shape.DimensionsCount(), 5);
 801214a:	2a05      	cmp	r2, #5
 801214c:	f301 8264 	bgt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
 8012150:	9c2e      	ldr	r4, [sp, #184]	@ 0xb8
  TFLITE_DCHECK_LE(unextended_output_shape.DimensionsCount(), 5);
 8012152:	2c05      	cmp	r4, #5
 8012154:	f301 8260 	bgt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
      : size_(new_shape_size) {
 8012158:	2305      	movs	r3, #5
    for (int i = 0; i < size_increase; ++i) {
 801215a:	1a98      	subs	r0, r3, r2
      : size_(new_shape_size) {
 801215c:	936d      	str	r3, [sp, #436]	@ 0x1b4
    for (int i = 0; i < size_increase; ++i) {
 801215e:	d010      	beq.n	8012182 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x40e>
    dims_[i] = val;
 8012160:	2301      	movs	r3, #1
    for (int i = 0; i < size_increase; ++i) {
 8012162:	4298      	cmp	r0, r3
    dims_[i] = val;
 8012164:	936e      	str	r3, [sp, #440]	@ 0x1b8
    for (int i = 0; i < size_increase; ++i) {
 8012166:	d00c      	beq.n	8012182 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x40e>
 8012168:	2802      	cmp	r0, #2
    dims_[i] = val;
 801216a:	936f      	str	r3, [sp, #444]	@ 0x1bc
    for (int i = 0; i < size_increase; ++i) {
 801216c:	d009      	beq.n	8012182 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x40e>
 801216e:	2803      	cmp	r0, #3
    dims_[i] = val;
 8012170:	9370      	str	r3, [sp, #448]	@ 0x1c0
    for (int i = 0; i < size_increase; ++i) {
 8012172:	d006      	beq.n	8012182 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x40e>
 8012174:	2804      	cmp	r0, #4
    dims_[i] = val;
 8012176:	9371      	str	r3, [sp, #452]	@ 0x1c4
    for (int i = 0; i < size_increase; ++i) {
 8012178:	d003      	beq.n	8012182 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x40e>
 801217a:	2805      	cmp	r0, #5
    dims_[i] = val;
 801217c:	9372      	str	r3, [sp, #456]	@ 0x1c8
    for (int i = 0; i < size_increase; ++i) {
 801217e:	f041 824b 	bne.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 8012182:	ab6e      	add	r3, sp, #440	@ 0x1b8
 8012184:	0092      	lsls	r2, r2, #2
 8012186:	a928      	add	r1, sp, #160	@ 0xa0
 8012188:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801218c:	f011 fb61 	bl	8023852 <memcpy>
      : size_(new_shape_size) {
 8012190:	2305      	movs	r3, #5
    for (int i = 0; i < size_increase; ++i) {
 8012192:	1b18      	subs	r0, r3, r4
      : size_(new_shape_size) {
 8012194:	9374      	str	r3, [sp, #464]	@ 0x1d0
    for (int i = 0; i < size_increase; ++i) {
 8012196:	d010      	beq.n	80121ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x446>
    dims_[i] = val;
 8012198:	2301      	movs	r3, #1
    for (int i = 0; i < size_increase; ++i) {
 801219a:	4298      	cmp	r0, r3
    dims_[i] = val;
 801219c:	9375      	str	r3, [sp, #468]	@ 0x1d4
    for (int i = 0; i < size_increase; ++i) {
 801219e:	d00c      	beq.n	80121ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x446>
 80121a0:	2802      	cmp	r0, #2
    dims_[i] = val;
 80121a2:	9376      	str	r3, [sp, #472]	@ 0x1d8
    for (int i = 0; i < size_increase; ++i) {
 80121a4:	d009      	beq.n	80121ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x446>
 80121a6:	2803      	cmp	r0, #3
    dims_[i] = val;
 80121a8:	9377      	str	r3, [sp, #476]	@ 0x1dc
    for (int i = 0; i < size_increase; ++i) {
 80121aa:	d006      	beq.n	80121ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x446>
 80121ac:	2804      	cmp	r0, #4
    dims_[i] = val;
 80121ae:	9378      	str	r3, [sp, #480]	@ 0x1e0
    for (int i = 0; i < size_increase; ++i) {
 80121b0:	d003      	beq.n	80121ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x446>
 80121b2:	2805      	cmp	r0, #5
    dims_[i] = val;
 80121b4:	9379      	str	r3, [sp, #484]	@ 0x1e4
    for (int i = 0; i < size_increase; ++i) {
 80121b6:	f041 822f 	bne.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 80121ba:	ab75      	add	r3, sp, #468	@ 0x1d4
 80121bc:	00a2      	lsls	r2, r4, #2
 80121be:	a92f      	add	r1, sp, #188	@ 0xbc
 80121c0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80121c4:	f011 fb45 	bl	8023852 <memcpy>
  strided_slice::StridedSlicePadIndices(&params_copy, 5);
 80121c8:	2105      	movs	r1, #5
 80121ca:	a8b3      	add	r0, sp, #716	@ 0x2cc
 80121cc:	f7ff fd30 	bl	8011c30 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi>
    TFLITE_DCHECK_LT(i, size_);
 80121d0:	996d      	ldr	r1, [sp, #436]	@ 0x1b4
 80121d2:	2900      	cmp	r1, #0
 80121d4:	f341 8220 	ble.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 80121d8:	9bb4      	ldr	r3, [sp, #720]	@ 0x2d0
  const int32_t begin_mask = (params.begin_mask & 1 << axis);
 80121da:	f8bd c314 	ldrh.w	ip, [sp, #788]	@ 0x314
    return dims_[i];
 80121de:	986e      	ldr	r0, [sp, #440]	@ 0x1b8
  if (start < 0) {
 80121e0:	2b00      	cmp	r3, #0
  const int32_t stride = params.strides[axis];
 80121e2:	9cc0      	ldr	r4, [sp, #768]	@ 0x300
 80121e4:	f00c 0201 	and.w	r2, ip, #1
 80121e8:	9019      	str	r0, [sp, #100]	@ 0x64
 80121ea:	9420      	str	r4, [sp, #128]	@ 0x80
  if (start < 0) {
 80121ec:	f2c0 83bd 	blt.w	801296a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xbf6>
  if (stride > 0) {
 80121f0:	2c00      	cmp	r4, #0
 80121f2:	f340 83be 	ble.w	8012972 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xbfe>
  TFLITE_DCHECK(!(hi < lo));
 80121f6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80121f8:	2800      	cmp	r0, #0
 80121fa:	f2c1 820d 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 80121fe:	4298      	cmp	r0, r3
 8012200:	f280 850d 	bge.w	8012c1e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xeaa>
  if (begin_mask) {
 8012204:	2a00      	cmp	r2, #0
 8012206:	f040 850d 	bne.w	8012c24 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xeb0>
  const auto shrink_axis_mask = params.shrink_axis_mask;
 801220a:	f8bd 031c 	ldrh.w	r0, [sp, #796]	@ 0x31c
  const bool offset = params.offset;
 801220e:	f89d 531e 	ldrb.w	r5, [sp, #798]	@ 0x31e
  if (shrink_axis) {
 8012212:	07c3      	lsls	r3, r0, #31
 8012214:	f143 8364 	bpl.w	80158e0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b6c>
  if (hi < v) return hi;
 8012218:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801221a:	9318      	str	r3, [sp, #96]	@ 0x60
 801221c:	f000 be85 	b.w	8012f2a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11b6>
          op_params, tflite::micro::GetTensorShape(input),
 8012220:	4629      	mov	r1, r5
 8012222:	a851      	add	r0, sp, #324	@ 0x144
 8012224:	f7fd fdf6 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 8012228:	2d00      	cmp	r5, #0
 801222a:	f001 81f5 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
          tflite::micro::GetTensorShape(output),
 801222e:	4631      	mov	r1, r6
 8012230:	a858      	add	r0, sp, #352	@ 0x160
  return reinterpret_cast<const T*>(tensor->data.raw);
 8012232:	f8d5 9000 	ldr.w	r9, [r5]
 8012236:	f7fd fded 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<T*>(tensor->data.raw);
 801223a:	6833      	ldr	r3, [r6, #0]
  tflite::StridedSliceParams params_copy = op_params;
 801223c:	2254      	movs	r2, #84	@ 0x54
 801223e:	4621      	mov	r1, r4
 8012240:	a8f2      	add	r0, sp, #968	@ 0x3c8
 8012242:	930a      	str	r3, [sp, #40]	@ 0x28
 8012244:	f011 fb05 	bl	8023852 <memcpy>
  int32_t DimensionsCount() const { return size_; }
 8012248:	9a51      	ldr	r2, [sp, #324]	@ 0x144
  TFLITE_DCHECK_LE(unextended_input_shape.DimensionsCount(), 5);
 801224a:	2a05      	cmp	r2, #5
 801224c:	f301 81e4 	bgt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
 8012250:	9c58      	ldr	r4, [sp, #352]	@ 0x160
  TFLITE_DCHECK_LE(unextended_output_shape.DimensionsCount(), 5);
 8012252:	2c05      	cmp	r4, #5
 8012254:	f301 81e0 	bgt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
      : size_(new_shape_size) {
 8012258:	2305      	movs	r3, #5
    for (int i = 0; i < size_increase; ++i) {
 801225a:	1a98      	subs	r0, r3, r2
      : size_(new_shape_size) {
 801225c:	9397      	str	r3, [sp, #604]	@ 0x25c
    for (int i = 0; i < size_increase; ++i) {
 801225e:	d010      	beq.n	8012282 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x50e>
    dims_[i] = val;
 8012260:	2301      	movs	r3, #1
    for (int i = 0; i < size_increase; ++i) {
 8012262:	4298      	cmp	r0, r3
    dims_[i] = val;
 8012264:	9398      	str	r3, [sp, #608]	@ 0x260
    for (int i = 0; i < size_increase; ++i) {
 8012266:	d00c      	beq.n	8012282 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x50e>
 8012268:	2802      	cmp	r0, #2
    dims_[i] = val;
 801226a:	9399      	str	r3, [sp, #612]	@ 0x264
    for (int i = 0; i < size_increase; ++i) {
 801226c:	d009      	beq.n	8012282 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x50e>
 801226e:	2803      	cmp	r0, #3
    dims_[i] = val;
 8012270:	939a      	str	r3, [sp, #616]	@ 0x268
    for (int i = 0; i < size_increase; ++i) {
 8012272:	d006      	beq.n	8012282 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x50e>
 8012274:	2804      	cmp	r0, #4
    dims_[i] = val;
 8012276:	939b      	str	r3, [sp, #620]	@ 0x26c
    for (int i = 0; i < size_increase; ++i) {
 8012278:	d003      	beq.n	8012282 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x50e>
 801227a:	2805      	cmp	r0, #5
    dims_[i] = val;
 801227c:	939c      	str	r3, [sp, #624]	@ 0x270
    for (int i = 0; i < size_increase; ++i) {
 801227e:	f041 81cb 	bne.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 8012282:	ab98      	add	r3, sp, #608	@ 0x260
 8012284:	0092      	lsls	r2, r2, #2
 8012286:	a952      	add	r1, sp, #328	@ 0x148
 8012288:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801228c:	f011 fae1 	bl	8023852 <memcpy>
      : size_(new_shape_size) {
 8012290:	2305      	movs	r3, #5
    for (int i = 0; i < size_increase; ++i) {
 8012292:	1b18      	subs	r0, r3, r4
      : size_(new_shape_size) {
 8012294:	939e      	str	r3, [sp, #632]	@ 0x278
    for (int i = 0; i < size_increase; ++i) {
 8012296:	d010      	beq.n	80122ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x546>
    dims_[i] = val;
 8012298:	2301      	movs	r3, #1
    for (int i = 0; i < size_increase; ++i) {
 801229a:	4298      	cmp	r0, r3
    dims_[i] = val;
 801229c:	939f      	str	r3, [sp, #636]	@ 0x27c
    for (int i = 0; i < size_increase; ++i) {
 801229e:	d00c      	beq.n	80122ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x546>
 80122a0:	2802      	cmp	r0, #2
    dims_[i] = val;
 80122a2:	93a0      	str	r3, [sp, #640]	@ 0x280
    for (int i = 0; i < size_increase; ++i) {
 80122a4:	d009      	beq.n	80122ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x546>
 80122a6:	2803      	cmp	r0, #3
    dims_[i] = val;
 80122a8:	93a1      	str	r3, [sp, #644]	@ 0x284
    for (int i = 0; i < size_increase; ++i) {
 80122aa:	d006      	beq.n	80122ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x546>
 80122ac:	2804      	cmp	r0, #4
    dims_[i] = val;
 80122ae:	93a2      	str	r3, [sp, #648]	@ 0x288
    for (int i = 0; i < size_increase; ++i) {
 80122b0:	d003      	beq.n	80122ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x546>
 80122b2:	2805      	cmp	r0, #5
    dims_[i] = val;
 80122b4:	93a3      	str	r3, [sp, #652]	@ 0x28c
    for (int i = 0; i < size_increase; ++i) {
 80122b6:	f041 81af 	bne.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 80122ba:	ab9f      	add	r3, sp, #636	@ 0x27c
 80122bc:	00a2      	lsls	r2, r4, #2
 80122be:	a959      	add	r1, sp, #356	@ 0x164
 80122c0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80122c4:	f011 fac5 	bl	8023852 <memcpy>
  strided_slice::StridedSlicePadIndices(&params_copy, 5);
 80122c8:	2105      	movs	r1, #5
 80122ca:	a8f2      	add	r0, sp, #968	@ 0x3c8
 80122cc:	f7ff fcb0 	bl	8011c30 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi>
    TFLITE_DCHECK_LT(i, size_);
 80122d0:	9997      	ldr	r1, [sp, #604]	@ 0x25c
 80122d2:	2900      	cmp	r1, #0
 80122d4:	f341 81a0 	ble.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 80122d8:	9bf3      	ldr	r3, [sp, #972]	@ 0x3cc
    return dims_[i];
 80122da:	9898      	ldr	r0, [sp, #608]	@ 0x260
  const int32_t begin_mask = (params.begin_mask & 1 << axis);
 80122dc:	f8bd e410 	ldrh.w	lr, [sp, #1040]	@ 0x410
  if (start < 0) {
 80122e0:	2b00      	cmp	r3, #0
  const int32_t stride = params.strides[axis];
 80122e2:	9cff      	ldr	r4, [sp, #1020]	@ 0x3fc
 80122e4:	f00e 0201 	and.w	r2, lr, #1
 80122e8:	9012      	str	r0, [sp, #72]	@ 0x48
 80122ea:	941c      	str	r4, [sp, #112]	@ 0x70
  if (start < 0) {
 80122ec:	f2c0 81dc 	blt.w	80126a8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x934>
  if (stride > 0) {
 80122f0:	2c00      	cmp	r4, #0
 80122f2:	f340 834f 	ble.w	8012994 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc20>
  TFLITE_DCHECK(!(hi < lo));
 80122f6:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80122f8:	2800      	cmp	r0, #0
 80122fa:	f2c1 818d 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 80122fe:	4298      	cmp	r0, r3
 8012300:	f280 81d9 	bge.w	80126b6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x942>
  if (begin_mask) {
 8012304:	2a00      	cmp	r2, #0
 8012306:	f040 81d9 	bne.w	80126bc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x948>
  const auto shrink_axis_mask = params.shrink_axis_mask;
 801230a:	f8bd 6418 	ldrh.w	r6, [sp, #1048]	@ 0x418
  const bool offset = params.offset;
 801230e:	f89d b41a 	ldrb.w	fp, [sp, #1050]	@ 0x41a
  if (shrink_axis) {
 8012312:	07f7      	lsls	r7, r6, #31
 8012314:	f142 86e9 	bpl.w	80150ea <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3376>
  if (hi < v) return hi;
 8012318:	9011      	str	r0, [sp, #68]	@ 0x44
 801231a:	e358      	b.n	80129ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc5a>
 801231c:	0802821c 	.word	0x0802821c
                                  tflite::micro::GetTensorShape(input),
 8012320:	4629      	mov	r1, r5
 8012322:	a85f      	add	r0, sp, #380	@ 0x17c
 8012324:	f7fd fd76 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 8012328:	2d00      	cmp	r5, #0
 801232a:	f001 8175 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
                                  tflite::micro::GetTensorShape(output),
 801232e:	4631      	mov	r1, r6
 8012330:	a866      	add	r0, sp, #408	@ 0x198
  return reinterpret_cast<const T*>(tensor->data.raw);
 8012332:	f8d5 a000 	ldr.w	sl, [r5]
 8012336:	f7fd fd6d 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<T*>(tensor->data.raw);
 801233a:	6833      	ldr	r3, [r6, #0]
  tflite::StridedSliceParams params_copy = op_params;
 801233c:	2254      	movs	r2, #84	@ 0x54
 801233e:	4621      	mov	r1, r4
 8012340:	f20d 401c 	addw	r0, sp, #1052	@ 0x41c
 8012344:	930c      	str	r3, [sp, #48]	@ 0x30
 8012346:	f011 fa84 	bl	8023852 <memcpy>
  int32_t DimensionsCount() const { return size_; }
 801234a:	9a5f      	ldr	r2, [sp, #380]	@ 0x17c
  TFLITE_DCHECK_LE(unextended_input_shape.DimensionsCount(), 5);
 801234c:	2a05      	cmp	r2, #5
 801234e:	f301 8163 	bgt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
 8012352:	9c66      	ldr	r4, [sp, #408]	@ 0x198
  TFLITE_DCHECK_LE(unextended_output_shape.DimensionsCount(), 5);
 8012354:	2c05      	cmp	r4, #5
 8012356:	f301 815f 	bgt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
      : size_(new_shape_size) {
 801235a:	2305      	movs	r3, #5
    for (int i = 0; i < size_increase; ++i) {
 801235c:	1a98      	subs	r0, r3, r2
      : size_(new_shape_size) {
 801235e:	93a5      	str	r3, [sp, #660]	@ 0x294
    for (int i = 0; i < size_increase; ++i) {
 8012360:	d010      	beq.n	8012384 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x610>
    dims_[i] = val;
 8012362:	2301      	movs	r3, #1
    for (int i = 0; i < size_increase; ++i) {
 8012364:	4298      	cmp	r0, r3
    dims_[i] = val;
 8012366:	93a6      	str	r3, [sp, #664]	@ 0x298
    for (int i = 0; i < size_increase; ++i) {
 8012368:	d00c      	beq.n	8012384 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x610>
 801236a:	2802      	cmp	r0, #2
    dims_[i] = val;
 801236c:	93a7      	str	r3, [sp, #668]	@ 0x29c
    for (int i = 0; i < size_increase; ++i) {
 801236e:	d009      	beq.n	8012384 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x610>
 8012370:	2803      	cmp	r0, #3
    dims_[i] = val;
 8012372:	93a8      	str	r3, [sp, #672]	@ 0x2a0
    for (int i = 0; i < size_increase; ++i) {
 8012374:	d006      	beq.n	8012384 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x610>
 8012376:	2804      	cmp	r0, #4
    dims_[i] = val;
 8012378:	93a9      	str	r3, [sp, #676]	@ 0x2a4
    for (int i = 0; i < size_increase; ++i) {
 801237a:	d003      	beq.n	8012384 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x610>
 801237c:	2805      	cmp	r0, #5
    dims_[i] = val;
 801237e:	93aa      	str	r3, [sp, #680]	@ 0x2a8
    for (int i = 0; i < size_increase; ++i) {
 8012380:	f041 814a 	bne.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 8012384:	aba6      	add	r3, sp, #664	@ 0x298
 8012386:	0092      	lsls	r2, r2, #2
 8012388:	a960      	add	r1, sp, #384	@ 0x180
 801238a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801238e:	f011 fa60 	bl	8023852 <memcpy>
      : size_(new_shape_size) {
 8012392:	2305      	movs	r3, #5
    for (int i = 0; i < size_increase; ++i) {
 8012394:	1b18      	subs	r0, r3, r4
      : size_(new_shape_size) {
 8012396:	93ac      	str	r3, [sp, #688]	@ 0x2b0
    for (int i = 0; i < size_increase; ++i) {
 8012398:	d010      	beq.n	80123bc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x648>
    dims_[i] = val;
 801239a:	2301      	movs	r3, #1
    for (int i = 0; i < size_increase; ++i) {
 801239c:	4298      	cmp	r0, r3
    dims_[i] = val;
 801239e:	93ad      	str	r3, [sp, #692]	@ 0x2b4
    for (int i = 0; i < size_increase; ++i) {
 80123a0:	d00c      	beq.n	80123bc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x648>
 80123a2:	2802      	cmp	r0, #2
    dims_[i] = val;
 80123a4:	93ae      	str	r3, [sp, #696]	@ 0x2b8
    for (int i = 0; i < size_increase; ++i) {
 80123a6:	d009      	beq.n	80123bc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x648>
 80123a8:	2803      	cmp	r0, #3
    dims_[i] = val;
 80123aa:	93af      	str	r3, [sp, #700]	@ 0x2bc
    for (int i = 0; i < size_increase; ++i) {
 80123ac:	d006      	beq.n	80123bc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x648>
 80123ae:	2804      	cmp	r0, #4
    dims_[i] = val;
 80123b0:	93b0      	str	r3, [sp, #704]	@ 0x2c0
    for (int i = 0; i < size_increase; ++i) {
 80123b2:	d003      	beq.n	80123bc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x648>
 80123b4:	2805      	cmp	r0, #5
    dims_[i] = val;
 80123b6:	93b1      	str	r3, [sp, #708]	@ 0x2c4
    for (int i = 0; i < size_increase; ++i) {
 80123b8:	f041 812e 	bne.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 80123bc:	abad      	add	r3, sp, #692	@ 0x2b4
 80123be:	00a2      	lsls	r2, r4, #2
 80123c0:	a967      	add	r1, sp, #412	@ 0x19c
 80123c2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80123c6:	f011 fa44 	bl	8023852 <memcpy>
  strided_slice::StridedSlicePadIndices(&params_copy, 5);
 80123ca:	2105      	movs	r1, #5
 80123cc:	f20d 401c 	addw	r0, sp, #1052	@ 0x41c
 80123d0:	f7ff fc2e 	bl	8011c30 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi>
    TFLITE_DCHECK_LT(i, size_);
 80123d4:	9fa5      	ldr	r7, [sp, #660]	@ 0x294
 80123d6:	2f00      	cmp	r7, #0
 80123d8:	f341 811e 	ble.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 80123dc:	f8dd 3420 	ldr.w	r3, [sp, #1056]	@ 0x420
    return dims_[i];
 80123e0:	99a6      	ldr	r1, [sp, #664]	@ 0x298
  const int32_t begin_mask = (params.begin_mask & 1 << axis);
 80123e2:	f8bd 8464 	ldrh.w	r8, [sp, #1124]	@ 0x464
  if (start < 0) {
 80123e6:	2b00      	cmp	r3, #0
  const int32_t stride = params.strides[axis];
 80123e8:	f8dd 0450 	ldr.w	r0, [sp, #1104]	@ 0x450
 80123ec:	f008 0201 	and.w	r2, r8, #1
 80123f0:	9118      	str	r1, [sp, #96]	@ 0x60
 80123f2:	901e      	str	r0, [sp, #120]	@ 0x78
  if (start < 0) {
 80123f4:	f2c0 8165 	blt.w	80126c2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x94e>
  if (stride > 0) {
 80123f8:	2800      	cmp	r0, #0
 80123fa:	f340 816e 	ble.w	80126da <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x966>
  TFLITE_DCHECK(!(hi < lo));
 80123fe:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8012400:	2900      	cmp	r1, #0
 8012402:	f2c1 8109 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8012406:	4299      	cmp	r1, r3
 8012408:	f280 8161 	bge.w	80126ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x95a>
  if (begin_mask) {
 801240c:	2a00      	cmp	r2, #0
 801240e:	f040 8161 	bne.w	80126d4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x960>
  const auto shrink_axis_mask = params.shrink_axis_mask;
 8012412:	f8bd 046c 	ldrh.w	r0, [sp, #1132]	@ 0x46c
  const bool offset = params.offset;
 8012416:	f89d 346e 	ldrb.w	r3, [sp, #1134]	@ 0x46e
  if (shrink_axis) {
 801241a:	07c6      	lsls	r6, r0, #31
  const bool offset = params.offset;
 801241c:	9301      	str	r3, [sp, #4]
  if (shrink_axis) {
 801241e:	f143 821f 	bpl.w	8015860 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3aec>
  if (hi < v) return hi;
 8012422:	911a      	str	r1, [sp, #104]	@ 0x68
 8012424:	e177      	b.n	8012716 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9a2>
          op_params, tflite::micro::GetTensorShape(input),
 8012426:	4629      	mov	r1, r5
 8012428:	a843      	add	r0, sp, #268	@ 0x10c
 801242a:	f7fd fcf3 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 801242e:	2d00      	cmp	r5, #0
 8012430:	f001 80f2 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8012434:	682b      	ldr	r3, [r5, #0]
          tflite::micro::GetTensorShape(output),
 8012436:	4631      	mov	r1, r6
 8012438:	a84a      	add	r0, sp, #296	@ 0x128
 801243a:	9302      	str	r3, [sp, #8]
 801243c:	f7fd fcea 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<T*>(tensor->data.raw);
 8012440:	6833      	ldr	r3, [r6, #0]
  tflite::StridedSliceParams params_copy = op_params;
 8012442:	2254      	movs	r2, #84	@ 0x54
 8012444:	4621      	mov	r1, r4
 8012446:	a8dd      	add	r0, sp, #884	@ 0x374
 8012448:	930c      	str	r3, [sp, #48]	@ 0x30
 801244a:	f011 fa02 	bl	8023852 <memcpy>
  int32_t DimensionsCount() const { return size_; }
 801244e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8012450:	f994 b000 	ldrsb.w	fp, [r4]
  TFLITE_DCHECK_LE(unextended_input_shape.DimensionsCount(), 5);
 8012454:	2a05      	cmp	r2, #5
  tflite::StridedSliceParams params_copy = op_params;
 8012456:	f994 9018 	ldrsb.w	r9, [r4, #24]
 801245a:	f994 a030 	ldrsb.w	sl, [r4, #48]	@ 0x30
 801245e:	f8b4 5048 	ldrh.w	r5, [r4, #72]	@ 0x48
 8012462:	f8b4 704c 	ldrh.w	r7, [r4, #76]	@ 0x4c
 8012466:	f8b4 6050 	ldrh.w	r6, [r4, #80]	@ 0x50
 801246a:	f894 8052 	ldrb.w	r8, [r4, #82]	@ 0x52
  TFLITE_DCHECK_LE(unextended_input_shape.DimensionsCount(), 5);
 801246e:	f301 80d3 	bgt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
 8012472:	9c4a      	ldr	r4, [sp, #296]	@ 0x128
  TFLITE_DCHECK_LE(unextended_output_shape.DimensionsCount(), 5);
 8012474:	2c05      	cmp	r4, #5
 8012476:	f301 80cf 	bgt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
      : size_(new_shape_size) {
 801247a:	2305      	movs	r3, #5
    for (int i = 0; i < size_increase; ++i) {
 801247c:	1a98      	subs	r0, r3, r2
      : size_(new_shape_size) {
 801247e:	9389      	str	r3, [sp, #548]	@ 0x224
    for (int i = 0; i < size_increase; ++i) {
 8012480:	d010      	beq.n	80124a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x730>
    dims_[i] = val;
 8012482:	2301      	movs	r3, #1
    for (int i = 0; i < size_increase; ++i) {
 8012484:	4298      	cmp	r0, r3
    dims_[i] = val;
 8012486:	938a      	str	r3, [sp, #552]	@ 0x228
    for (int i = 0; i < size_increase; ++i) {
 8012488:	d00c      	beq.n	80124a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x730>
 801248a:	2802      	cmp	r0, #2
    dims_[i] = val;
 801248c:	938b      	str	r3, [sp, #556]	@ 0x22c
    for (int i = 0; i < size_increase; ++i) {
 801248e:	d009      	beq.n	80124a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x730>
 8012490:	2803      	cmp	r0, #3
    dims_[i] = val;
 8012492:	938c      	str	r3, [sp, #560]	@ 0x230
    for (int i = 0; i < size_increase; ++i) {
 8012494:	d006      	beq.n	80124a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x730>
 8012496:	2804      	cmp	r0, #4
    dims_[i] = val;
 8012498:	938d      	str	r3, [sp, #564]	@ 0x234
    for (int i = 0; i < size_increase; ++i) {
 801249a:	d003      	beq.n	80124a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x730>
 801249c:	2805      	cmp	r0, #5
    dims_[i] = val;
 801249e:	938e      	str	r3, [sp, #568]	@ 0x238
    for (int i = 0; i < size_increase; ++i) {
 80124a0:	f041 80ba 	bne.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 80124a4:	ab8a      	add	r3, sp, #552	@ 0x228
 80124a6:	0092      	lsls	r2, r2, #2
 80124a8:	a944      	add	r1, sp, #272	@ 0x110
 80124aa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80124ae:	f011 f9d0 	bl	8023852 <memcpy>
      : size_(new_shape_size) {
 80124b2:	2305      	movs	r3, #5
    for (int i = 0; i < size_increase; ++i) {
 80124b4:	1b18      	subs	r0, r3, r4
      : size_(new_shape_size) {
 80124b6:	9390      	str	r3, [sp, #576]	@ 0x240
    for (int i = 0; i < size_increase; ++i) {
 80124b8:	d010      	beq.n	80124dc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x768>
    dims_[i] = val;
 80124ba:	2301      	movs	r3, #1
    for (int i = 0; i < size_increase; ++i) {
 80124bc:	4298      	cmp	r0, r3
    dims_[i] = val;
 80124be:	9391      	str	r3, [sp, #580]	@ 0x244
    for (int i = 0; i < size_increase; ++i) {
 80124c0:	d00c      	beq.n	80124dc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x768>
 80124c2:	2802      	cmp	r0, #2
    dims_[i] = val;
 80124c4:	9392      	str	r3, [sp, #584]	@ 0x248
    for (int i = 0; i < size_increase; ++i) {
 80124c6:	d009      	beq.n	80124dc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x768>
 80124c8:	2803      	cmp	r0, #3
    dims_[i] = val;
 80124ca:	9393      	str	r3, [sp, #588]	@ 0x24c
    for (int i = 0; i < size_increase; ++i) {
 80124cc:	d006      	beq.n	80124dc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x768>
 80124ce:	2804      	cmp	r0, #4
    dims_[i] = val;
 80124d0:	9394      	str	r3, [sp, #592]	@ 0x250
    for (int i = 0; i < size_increase; ++i) {
 80124d2:	d003      	beq.n	80124dc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x768>
 80124d4:	2805      	cmp	r0, #5
    dims_[i] = val;
 80124d6:	9395      	str	r3, [sp, #596]	@ 0x254
    for (int i = 0; i < size_increase; ++i) {
 80124d8:	f041 809e 	bne.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 80124dc:	ab91      	add	r3, sp, #580	@ 0x244
 80124de:	00a2      	lsls	r2, r4, #2
 80124e0:	a94b      	add	r1, sp, #300	@ 0x12c
 80124e2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80124e6:	f011 f9b4 	bl	8023852 <memcpy>
  TFLITE_CHECK_GE(dim_count, p->start_indices_count);
 80124ea:	f1bb 0f05 	cmp.w	fp, #5
 80124ee:	f301 8093 	bgt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  TFLITE_CHECK_EQ(p->start_indices_count, p->stop_indices_count);
 80124f2:	45d9      	cmp	r9, fp
 80124f4:	f041 8090 	bne.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  TFLITE_CHECK_EQ(p->stop_indices_count, p->strides_count);
 80124f8:	45ca      	cmp	sl, r9
 80124fa:	f041 808d 	bne.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 80124fe:	f1ba 0301 	subs.w	r3, sl, #1
  const int pad_count = dim_count - p->start_indices_count;
 8012502:	f1ca 0405 	rsb	r4, sl, #5
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8012506:	f100 8086 	bmi.w	8012616 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x8a2>
    p->start_indices[i + pad_count] = p->start_indices[i];
 801250a:	f50d 628e 	add.w	r2, sp, #1136	@ 0x470
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 801250e:	f1ba 0f01 	cmp.w	sl, #1
    p->start_indices[i + pad_count] = p->start_indices[i];
 8012512:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012516:	f853 3cf8 	ldr.w	r3, [r3, #-248]
 801251a:	93e2      	str	r3, [sp, #904]	@ 0x388
    p->strides[i + pad_count] = p->strides[i];
 801251c:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8012520:	f853 3ccc 	ldr.w	r3, [r3, #-204]
 8012524:	93ee      	str	r3, [sp, #952]	@ 0x3b8
    p->stop_indices[i + pad_count] = p->stop_indices[i];
 8012526:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 801252a:	f853 3ce4 	ldr.w	r3, [r3, #-228]
 801252e:	93e8      	str	r3, [sp, #928]	@ 0x3a0
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8012530:	f1aa 0302 	sub.w	r3, sl, #2
 8012534:	d06f      	beq.n	8012616 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x8a2>
    p->start_indices[i + pad_count] = p->start_indices[i];
 8012536:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 801253a:	f1ba 0f02 	cmp.w	sl, #2
    p->start_indices[i + pad_count] = p->start_indices[i];
 801253e:	f853 3cf8 	ldr.w	r3, [r3, #-248]
 8012542:	93e1      	str	r3, [sp, #900]	@ 0x384
    p->strides[i + pad_count] = p->strides[i];
 8012544:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8012548:	f853 3cd0 	ldr.w	r3, [r3, #-208]
 801254c:	93ed      	str	r3, [sp, #948]	@ 0x3b4
    p->stop_indices[i + pad_count] = p->stop_indices[i];
 801254e:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8012552:	f853 3ce8 	ldr.w	r3, [r3, #-232]
 8012556:	93e7      	str	r3, [sp, #924]	@ 0x39c
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8012558:	f1aa 0303 	sub.w	r3, sl, #3
 801255c:	d05b      	beq.n	8012616 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x8a2>
    p->start_indices[i + pad_count] = p->start_indices[i];
 801255e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8012562:	f1ba 0f03 	cmp.w	sl, #3
    p->start_indices[i + pad_count] = p->start_indices[i];
 8012566:	f853 3cf8 	ldr.w	r3, [r3, #-248]
 801256a:	93e0      	str	r3, [sp, #896]	@ 0x380
    p->strides[i + pad_count] = p->strides[i];
 801256c:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8012570:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 8012574:	93ec      	str	r3, [sp, #944]	@ 0x3b0
    p->stop_indices[i + pad_count] = p->stop_indices[i];
 8012576:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 801257a:	f853 3cec 	ldr.w	r3, [r3, #-236]
 801257e:	93e6      	str	r3, [sp, #920]	@ 0x398
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8012580:	f1aa 0304 	sub.w	r3, sl, #4
 8012584:	d047      	beq.n	8012616 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x8a2>
    p->start_indices[i + pad_count] = p->start_indices[i];
 8012586:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 801258a:	f1ba 0f04 	cmp.w	sl, #4
    p->start_indices[i + pad_count] = p->start_indices[i];
 801258e:	f853 3cf8 	ldr.w	r3, [r3, #-248]
 8012592:	93df      	str	r3, [sp, #892]	@ 0x37c
    p->strides[i + pad_count] = p->strides[i];
 8012594:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8012598:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 801259c:	93eb      	str	r3, [sp, #940]	@ 0x3ac
    p->stop_indices[i + pad_count] = p->stop_indices[i];
 801259e:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80125a2:	f853 3cf0 	ldr.w	r3, [r3, #-240]
 80125a6:	93e5      	str	r3, [sp, #916]	@ 0x394
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 80125a8:	d035      	beq.n	8012616 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x8a2>
  p->shrink_axis_mask <<= pad_count;
 80125aa:	40a6      	lsls	r6, r4
  p->end_mask <<= pad_count;
 80125ac:	40a7      	lsls	r7, r4
  p->begin_mask <<= pad_count;
 80125ae:	fa05 f204 	lsl.w	r2, r5, r4
    TFLITE_DCHECK_LT(i, size_);
 80125b2:	f8dd e224 	ldr.w	lr, [sp, #548]	@ 0x224
  p->shrink_axis_mask <<= pad_count;
 80125b6:	b2b3      	uxth	r3, r6
 80125b8:	f1be 0f00 	cmp.w	lr, #0
 80125bc:	9301      	str	r3, [sp, #4]
  p->begin_mask |= (1 << pad_count) - 1;
 80125be:	f04f 0301 	mov.w	r3, #1
 80125c2:	fa03 f304 	lsl.w	r3, r3, r4
 80125c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80125ca:	b29b      	uxth	r3, r3
 80125cc:	ea42 0203 	orr.w	r2, r2, r3
 80125d0:	ea43 0307 	orr.w	r3, r3, r7
 80125d4:	b290      	uxth	r0, r2
  p->end_mask |= (1 << pad_count) - 1;
 80125d6:	b29f      	uxth	r7, r3
 80125d8:	f341 801e 	ble.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 80125dc:	9bde      	ldr	r3, [sp, #888]	@ 0x378
 80125de:	f000 0201 	and.w	r2, r0, #1
    return dims_[i];
 80125e2:	998a      	ldr	r1, [sp, #552]	@ 0x228
  const int32_t stride = params.strides[axis];
 80125e4:	9cea      	ldr	r4, [sp, #936]	@ 0x3a8
  if (start < 0) {
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	9118      	str	r1, [sp, #96]	@ 0x60
  const int32_t stride = params.strides[axis];
 80125ea:	9420      	str	r4, [sp, #128]	@ 0x80
  if (start < 0) {
 80125ec:	f2c0 832b 	blt.w	8012c46 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xed2>
  if (stride > 0) {
 80125f0:	2c00      	cmp	r4, #0
 80125f2:	f340 8334 	ble.w	8012c5e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xeea>
  TFLITE_DCHECK(!(hi < lo));
 80125f6:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80125f8:	2900      	cmp	r1, #0
 80125fa:	f2c1 800d 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 80125fe:	4299      	cmp	r1, r3
 8012600:	f280 8327 	bge.w	8012c52 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xede>
  if (begin_mask) {
 8012604:	2a00      	cmp	r2, #0
 8012606:	f040 8327 	bne.w	8012c58 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xee4>
  if (shrink_axis) {
 801260a:	9b01      	ldr	r3, [sp, #4]
 801260c:	07db      	lsls	r3, r3, #31
 801260e:	f143 817b 	bpl.w	8015908 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b94>
  if (hi < v) return hi;
 8012612:	9119      	str	r1, [sp, #100]	@ 0x64
 8012614:	e33c      	b.n	8012c90 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf1c>
    p->start_indices[i] = 0;
 8012616:	00a2      	lsls	r2, r4, #2
 8012618:	2100      	movs	r1, #0
 801261a:	a8de      	add	r0, sp, #888	@ 0x378
 801261c:	f011 f88e 	bl	802373c <memset>
    p->stop_indices[i] = 1;
 8012620:	2301      	movs	r3, #1
  for (int i = 0; i < pad_count; ++i) {
 8012622:	429c      	cmp	r4, r3
    p->stop_indices[i] = 1;
 8012624:	93e4      	str	r3, [sp, #912]	@ 0x390
  for (int i = 0; i < pad_count; ++i) {
 8012626:	f343 8158 	ble.w	80158da <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b66>
 801262a:	2c02      	cmp	r4, #2
    p->stop_indices[i] = 1;
 801262c:	93e5      	str	r3, [sp, #916]	@ 0x394
  for (int i = 0; i < pad_count; ++i) {
 801262e:	f003 8150 	beq.w	80158d2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b5e>
 8012632:	2c03      	cmp	r4, #3
    p->stop_indices[i] = 1;
 8012634:	93e6      	str	r3, [sp, #920]	@ 0x398
  for (int i = 0; i < pad_count; ++i) {
 8012636:	f003 80ae 	beq.w	8015796 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a22>
 801263a:	2c04      	cmp	r4, #4
    p->stop_indices[i] = 1;
 801263c:	93e7      	str	r3, [sp, #924]	@ 0x39c
  for (int i = 0; i < pad_count; ++i) {
 801263e:	f003 80a4 	beq.w	801578a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a16>
    p->stop_indices[i] = 1;
 8012642:	93e8      	str	r3, [sp, #928]	@ 0x3a0
    p->strides[i] = 1;
 8012644:	93ee      	str	r3, [sp, #952]	@ 0x3b8
 8012646:	e9cd 33ea 	strd	r3, r3, [sp, #936]	@ 0x3a8
 801264a:	e9cd 33ec 	strd	r3, r3, [sp, #944]	@ 0x3b0
  for (int i = 0; i < pad_count; ++i) {
 801264e:	e7ac      	b.n	80125aa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x836>
  if (stride > 0) {
 8012650:	2c00      	cmp	r4, #0
    start += axis_size;
 8012652:	4403      	add	r3, r0
  if (stride > 0) {
 8012654:	dd08      	ble.n	8012668 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x8f4>
  TFLITE_DCHECK(!(hi < lo));
 8012656:	2800      	cmp	r0, #0
 8012658:	f2c0 87de 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 801265c:	2a00      	cmp	r2, #0
 801265e:	f003 815e 	beq.w	801591e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3baa>
      start = 0;
 8012662:	2300      	movs	r3, #0
 8012664:	9319      	str	r3, [sp, #100]	@ 0x64
 8012666:	e00f      	b.n	8012688 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x914>
    start = Clamp(start, -1, axis_size - 1);
 8012668:	9818      	ldr	r0, [sp, #96]	@ 0x60
 801266a:	3801      	subs	r0, #1
  TFLITE_DCHECK(!(hi < lo));
 801266c:	1c46      	adds	r6, r0, #1
    start = Clamp(start, -1, axis_size - 1);
 801266e:	4604      	mov	r4, r0
 8012670:	9019      	str	r0, [sp, #100]	@ 0x64
  TFLITE_DCHECK(!(hi < lo));
 8012672:	f2c0 87d1 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8012676:	4298      	cmp	r0, r3
 8012678:	f2c1 8438 	blt.w	8013eec <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2178>
  if (begin_mask) {
 801267c:	2a00      	cmp	r2, #0
 801267e:	f041 8438 	bne.w	8013ef2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x217e>
  if (v < lo) return lo;
 8012682:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012686:	9319      	str	r3, [sp, #100]	@ 0x64
  const auto shrink_axis_mask = params.shrink_axis_mask;
 8012688:	f8bd 0370 	ldrh.w	r0, [sp, #880]	@ 0x370
  const bool offset = params.offset;
 801268c:	f89d 8372 	ldrb.w	r8, [sp, #882]	@ 0x372
  if (shrink_axis) {
 8012690:	07c2      	lsls	r2, r0, #31
 8012692:	f143 8156 	bpl.w	8015942 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3bce>
    if (start >= axis_size) {
 8012696:	e9dd 3218 	ldrd	r3, r2, [sp, #96]	@ 0x60
 801269a:	4293      	cmp	r3, r2
 801269c:	4613      	mov	r3, r2
 801269e:	f341 8492 	ble.w	8013fc6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2252>
    } else {
      return start + 1;
 80126a2:	3301      	adds	r3, #1
 80126a4:	9318      	str	r3, [sp, #96]	@ 0x60
 80126a6:	e407      	b.n	8011eb8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x144>
  if (stride > 0) {
 80126a8:	2c00      	cmp	r4, #0
    start += axis_size;
 80126aa:	4403      	add	r3, r0
  if (stride > 0) {
 80126ac:	f340 8172 	ble.w	8012994 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc20>
  TFLITE_DCHECK(!(hi < lo));
 80126b0:	2800      	cmp	r0, #0
 80126b2:	f2c0 87b1 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 80126b6:	2a00      	cmp	r2, #0
 80126b8:	f002 87f9 	beq.w	80156ae <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x393a>
      start = 0;
 80126bc:	2300      	movs	r3, #0
 80126be:	9311      	str	r3, [sp, #68]	@ 0x44
 80126c0:	e177      	b.n	80129b2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc3e>
  if (stride > 0) {
 80126c2:	2800      	cmp	r0, #0
    start += axis_size;
 80126c4:	440b      	add	r3, r1
  if (stride > 0) {
 80126c6:	dd08      	ble.n	80126da <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x966>
  TFLITE_DCHECK(!(hi < lo));
 80126c8:	2900      	cmp	r1, #0
 80126ca:	f2c0 87a5 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 80126ce:	2a00      	cmp	r2, #0
 80126d0:	f003 80b5 	beq.w	801583e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3aca>
      start = 0;
 80126d4:	2300      	movs	r3, #0
 80126d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80126d8:	e00e      	b.n	80126f8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x984>
    start = Clamp(start, -1, axis_size - 1);
 80126da:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80126dc:	3901      	subs	r1, #1
  TFLITE_DCHECK(!(hi < lo));
 80126de:	1c4d      	adds	r5, r1, #1
    start = Clamp(start, -1, axis_size - 1);
 80126e0:	911a      	str	r1, [sp, #104]	@ 0x68
  TFLITE_DCHECK(!(hi < lo));
 80126e2:	f2c0 8799 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 80126e6:	4299      	cmp	r1, r3
 80126e8:	f2c3 808b 	blt.w	8015802 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a8e>
  if (begin_mask) {
 80126ec:	2a00      	cmp	r2, #0
 80126ee:	f043 808b 	bne.w	8015808 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a94>
  if (v < lo) return lo;
 80126f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80126f6:	931a      	str	r3, [sp, #104]	@ 0x68
  const auto shrink_axis_mask = params.shrink_axis_mask;
 80126f8:	f8bd 046c 	ldrh.w	r0, [sp, #1132]	@ 0x46c
  const bool offset = params.offset;
 80126fc:	f89d 346e 	ldrb.w	r3, [sp, #1134]	@ 0x46e
  if (shrink_axis) {
 8012700:	07c2      	lsls	r2, r0, #31
  const bool offset = params.offset;
 8012702:	9301      	str	r3, [sp, #4]
  if (shrink_axis) {
 8012704:	f143 80c8 	bpl.w	8015898 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b24>
    if (start >= axis_size) {
 8012708:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801270a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801270c:	4293      	cmp	r3, r2
 801270e:	4613      	mov	r3, r2
 8012710:	f303 80db 	bgt.w	80158ca <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b56>
  }
  if (end_mask) {
    if (stride > 0) {
      end = axis_size;
    } else {
      end = -1;
 8012714:	9318      	str	r3, [sp, #96]	@ 0x60
    TFLITE_DCHECK_LT(i, size_);
 8012716:	2f01      	cmp	r7, #1
 8012718:	f000 877e 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 801271c:	f8dd 3424 	ldr.w	r3, [sp, #1060]	@ 0x424
 8012720:	f008 0202 	and.w	r2, r8, #2
  const int32_t stride = params.strides[axis];
 8012724:	f8dd 1454 	ldr.w	r1, [sp, #1108]	@ 0x454
  if (start < 0) {
 8012728:	2b00      	cmp	r3, #0
    return dims_[i];
 801272a:	9da7      	ldr	r5, [sp, #668]	@ 0x29c
  const int32_t stride = params.strides[axis];
 801272c:	911d      	str	r1, [sp, #116]	@ 0x74
  if (start < 0) {
 801272e:	f2c2 87d7 	blt.w	80156e0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x396c>
  if (stride > 0) {
 8012732:	2900      	cmp	r1, #0
 8012734:	f342 87c0 	ble.w	80156b8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3944>
  TFLITE_DCHECK(!(hi < lo));
 8012738:	2d00      	cmp	r5, #0
 801273a:	f2c0 876d 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 801273e:	429d      	cmp	r5, r3
 8012740:	f282 87d4 	bge.w	80156ec <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3978>
  if (begin_mask) {
 8012744:	2a00      	cmp	r2, #0
 8012746:	f043 8046 	bne.w	80157d6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a62>
  if (shrink_axis) {
 801274a:	0783      	lsls	r3, r0, #30
 801274c:	f143 8034 	bpl.w	80157b8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a44>
  if (hi < v) return hi;
 8012750:	46a9      	mov	r9, r5
      return start;
 8012752:	951b      	str	r5, [sp, #108]	@ 0x6c
    TFLITE_DCHECK_LT(i, size_);
 8012754:	2f02      	cmp	r7, #2
 8012756:	f000 875f 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 801275a:	f8dd 3428 	ldr.w	r3, [sp, #1064]	@ 0x428
 801275e:	f008 0204 	and.w	r2, r8, #4
  const int32_t stride = params.strides[axis];
 8012762:	f8dd 4458 	ldr.w	r4, [sp, #1112]	@ 0x458
  if (start < 0) {
 8012766:	2b00      	cmp	r3, #0
    return dims_[i];
 8012768:	99a8      	ldr	r1, [sp, #672]	@ 0x2a0
  const int32_t stride = params.strides[axis];
 801276a:	9410      	str	r4, [sp, #64]	@ 0x40
  if (start < 0) {
 801276c:	f2c3 8018 	blt.w	80157a0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a2c>
  if (stride > 0) {
 8012770:	2c00      	cmp	r4, #0
 8012772:	f343 8036 	ble.w	80157e2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a6e>
  TFLITE_DCHECK(!(hi < lo));
 8012776:	2900      	cmp	r1, #0
 8012778:	f2c0 874e 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 801277c:	4299      	cmp	r1, r3
 801277e:	f283 8015 	bge.w	80157ac <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a38>
  if (begin_mask) {
 8012782:	2a00      	cmp	r2, #0
 8012784:	f042 8750 	bne.w	8015628 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x38b4>
  if (shrink_axis) {
 8012788:	0742      	lsls	r2, r0, #29
 801278a:	f142 8736 	bpl.w	80155fa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3886>
  if (hi < v) return hi;
 801278e:	468b      	mov	fp, r1
      return start;
 8012790:	9116      	str	r1, [sp, #88]	@ 0x58
    TFLITE_DCHECK_LT(i, size_);
 8012792:	2f03      	cmp	r7, #3
 8012794:	f000 8740 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8012798:	f8dd 342c 	ldr.w	r3, [sp, #1068]	@ 0x42c
 801279c:	f008 0208 	and.w	r2, r8, #8
    return dims_[i];
 80127a0:	9ca9      	ldr	r4, [sp, #676]	@ 0x2a4
  if (start < 0) {
 80127a2:	2b00      	cmp	r3, #0
  const int32_t stride = params.strides[axis];
 80127a4:	f8dd c45c 	ldr.w	ip, [sp, #1116]	@ 0x45c
  if (start < 0) {
 80127a8:	f2c2 86d5 	blt.w	8015556 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x37e2>
  if (stride > 0) {
 80127ac:	f1bc 0f00 	cmp.w	ip, #0
 80127b0:	f342 86c3 	ble.w	801553a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x37c6>
  TFLITE_DCHECK(!(hi < lo));
 80127b4:	2c00      	cmp	r4, #0
 80127b6:	f2c0 872f 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 80127ba:	429c      	cmp	r4, r3
 80127bc:	f282 86d2 	bge.w	8015564 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x37f0>
  if (begin_mask) {
 80127c0:	2a00      	cmp	r2, #0
 80127c2:	f042 86b0 	bne.w	8015526 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x37b2>
  if (shrink_axis) {
 80127c6:	0703      	lsls	r3, r0, #28
 80127c8:	f142 8696 	bpl.w	80154f8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3784>
  if (hi < v) return hi;
 80127cc:	9402      	str	r4, [sp, #8]
      return start;
 80127ce:	9413      	str	r4, [sp, #76]	@ 0x4c
    TFLITE_DCHECK_LT(i, size_);
 80127d0:	2f04      	cmp	r7, #4
 80127d2:	f000 8721 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 80127d6:	f8dd 2430 	ldr.w	r2, [sp, #1072]	@ 0x430
 80127da:	f008 0310 	and.w	r3, r8, #16
  const int32_t stride = params.strides[axis];
 80127de:	f8dd 6460 	ldr.w	r6, [sp, #1120]	@ 0x460
  if (start < 0) {
 80127e2:	2a00      	cmp	r2, #0
    return dims_[i];
 80127e4:	9faa      	ldr	r7, [sp, #680]	@ 0x2a8
  const int32_t stride = params.strides[axis];
 80127e6:	9614      	str	r6, [sp, #80]	@ 0x50
  if (start < 0) {
 80127e8:	f2c2 864c 	blt.w	8015484 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3710>
  if (stride > 0) {
 80127ec:	2e00      	cmp	r6, #0
 80127ee:	f342 865d 	ble.w	80154ac <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3738>
  TFLITE_DCHECK(!(hi < lo));
 80127f2:	2f00      	cmp	r7, #0
 80127f4:	f2c0 8710 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 80127f8:	4297      	cmp	r7, r2
 80127fa:	f282 8649 	bge.w	8015490 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x371c>
  if (begin_mask) {
 80127fe:	2b00      	cmp	r3, #0
 8012800:	f042 84fb 	bne.w	80151fa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3486>
  if (shrink_axis) {
 8012804:	06c2      	lsls	r2, r0, #27
 8012806:	f142 84e1 	bpl.w	80151cc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3458>
 801280a:	469e      	mov	lr, r3
 801280c:	930f      	str	r3, [sp, #60]	@ 0x3c
      return start;
 801280e:	e9cd 770d 	strd	r7, r7, [sp, #52]	@ 0x34
 8012812:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8012814:	9a02      	ldr	r2, [sp, #8]
 8012816:	fb06 9305 	mla	r3, r6, r5, r9
 801281a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801281c:	f8cd c054 	str.w	ip, [sp, #84]	@ 0x54
 8012820:	fb01 b303 	mla	r3, r1, r3, fp
 8012824:	f8cd e05c 	str.w	lr, [sp, #92]	@ 0x5c
 8012828:	fb04 2303 	mla	r3, r4, r3, r2
 801282c:	fb07 f204 	mul.w	r2, r7, r4
 8012830:	fb07 0303 	mla	r3, r7, r3, r0
 8012834:	4453      	add	r3, sl
 8012836:	9306      	str	r3, [sp, #24]
 8012838:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801283a:	fb05 f003 	mul.w	r0, r5, r3
 801283e:	fb01 f305 	mul.w	r3, r1, r5
 8012842:	fb01 f000 	mul.w	r0, r1, r0
 8012846:	fb04 f303 	mul.w	r3, r4, r3
 801284a:	fb04 f101 	mul.w	r1, r4, r1
 801284e:	fb07 f303 	mul.w	r3, r7, r3
 8012852:	fb07 f101 	mul.w	r1, r7, r1
 8012856:	fb06 f503 	mul.w	r5, r6, r3
 801285a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801285c:	fb04 f000 	mul.w	r0, r4, r0
 8012860:	fb01 f303 	mul.w	r3, r1, r3
 8012864:	fb07 f000 	mul.w	r0, r7, r0
 8012868:	931f      	str	r3, [sp, #124]	@ 0x7c
 801286a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801286c:	fb09 f401 	mul.w	r4, r9, r1
 8012870:	9020      	str	r0, [sp, #128]	@ 0x80
 8012872:	fb02 f303 	mul.w	r3, r2, r3
 8012876:	940b      	str	r4, [sp, #44]	@ 0x2c
  auto lc = [&](int end, int stride, int index) {
 8012878:	9319      	str	r3, [sp, #100]	@ 0x64
 801287a:	fb0b f302 	mul.w	r3, fp, r2
 801287e:	9a02      	ldr	r2, [sp, #8]
 8012880:	9308      	str	r3, [sp, #32]
 8012882:	fb07 f30c 	mul.w	r3, r7, ip
 8012886:	931c      	str	r3, [sp, #112]	@ 0x70
 8012888:	fb02 f307 	mul.w	r3, r2, r7
      return index > end;
 801288c:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801288e:	9307      	str	r3, [sp, #28]
    if (stride < 0) {
 8012890:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8012892:	2b00      	cmp	r3, #0
      return index > end;
 8012894:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8012896:	e9cd ab09 	strd	sl, fp, [sp, #36]	@ 0x24
    if (stride < 0) {
 801289a:	f2c2 8491 	blt.w	80151c0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x344c>
      return index < end;
 801289e:	4293      	cmp	r3, r2
 80128a0:	bfac      	ite	ge
 80128a2:	2200      	movge	r2, #0
 80128a4:	2201      	movlt	r2, #1
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 80128a6:	2a00      	cmp	r2, #0
 80128a8:	f000 84c6 	beq.w	8013238 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x14c4>
 80128ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80128ae:	46c8      	mov	r8, r9
 80128b0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80128b2:	195f      	adds	r7, r3, r5
    if (stride < 0) {
 80128b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 80128b6:	f8dd a018 	ldr.w	sl, [sp, #24]
    if (stride < 0) {
 80128ba:	2b00      	cmp	r3, #0
      return index > end;
 80128bc:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
    if (stride < 0) {
 80128be:	f2c2 846a 	blt.w	8015196 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3422>
      return index < end;
 80128c2:	4598      	cmp	r8, r3
 80128c4:	bfac      	ite	ge
 80128c6:	2200      	movge	r2, #0
 80128c8:	2201      	movlt	r2, #1
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 80128ca:	2a00      	cmp	r2, #0
 80128cc:	f002 8469 	beq.w	80151a2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x342e>
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 80128d0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 80128d2:	4653      	mov	r3, sl
 80128d4:	9c08      	ldr	r4, [sp, #32]
  void Write(int position) { *output_ptr_++ = input_data_[position]; }
 80128d6:	eb07 0b06 	add.w	fp, r7, r6
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 80128da:	9203      	str	r2, [sp, #12]
 80128dc:	9a10      	ldr	r2, [sp, #64]	@ 0x40
    if (stride < 0) {
 80128de:	2a00      	cmp	r2, #0
 80128e0:	f2c2 842f 	blt.w	8015142 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x33ce>
      return index < end;
 80128e4:	9a03      	ldr	r2, [sp, #12]
 80128e6:	9916      	ldr	r1, [sp, #88]	@ 0x58
 80128e8:	428a      	cmp	r2, r1
 80128ea:	bfac      	ite	ge
 80128ec:	2200      	movge	r2, #0
 80128ee:	2201      	movlt	r2, #1
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 80128f0:	2a00      	cmp	r2, #0
 80128f2:	f002 8446 	beq.w	8015182 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x340e>
 80128f6:	9a07      	ldr	r2, [sp, #28]
 80128f8:	4619      	mov	r1, r3
 80128fa:	9204      	str	r2, [sp, #16]
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 80128fc:	9a02      	ldr	r2, [sp, #8]
 80128fe:	9201      	str	r2, [sp, #4]
 8012900:	eb0b 0204 	add.w	r2, fp, r4
 8012904:	9205      	str	r2, [sp, #20]
    if (stride < 0) {
 8012906:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8012908:	2a00      	cmp	r2, #0
 801290a:	db27      	blt.n	801295c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xbe8>
      return index < end;
 801290c:	9a01      	ldr	r2, [sp, #4]
 801290e:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8012910:	4282      	cmp	r2, r0
 8012912:	bfac      	ite	ge
 8012914:	2200      	movge	r2, #0
 8012916:	2201      	movlt	r2, #1
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8012918:	2a00      	cmp	r2, #0
 801291a:	f002 8407 	beq.w	801512c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x33b8>
          if (inner_stride_is_1) {
 801291e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012920:	2a01      	cmp	r2, #1
 8012922:	f042 8416 	bne.w	8015152 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x33de>
            if (len > 0) {
 8012926:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8012928:	2a00      	cmp	r2, #0
 801292a:	dd0b      	ble.n	8012944 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xbd0>
    memcpy(output_ptr_, &input_data_[position], sizeof(T) * len);
 801292c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801292e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8012930:	9312      	str	r3, [sp, #72]	@ 0x48
 8012932:	9111      	str	r1, [sp, #68]	@ 0x44
 8012934:	f010 ff8d 	bl	8023852 <memcpy>
    output_ptr_ += len;
 8012938:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801293a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801293c:	4413      	add	r3, r2
 801293e:	930c      	str	r3, [sp, #48]	@ 0x30
 8012940:	e9dd 1311 	ldrd	r1, r3, [sp, #68]	@ 0x44
             offset_3 += stride[3]) {
 8012944:	9a01      	ldr	r2, [sp, #4]
 8012946:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8012948:	4402      	add	r2, r0
 801294a:	9804      	ldr	r0, [sp, #16]
 801294c:	9201      	str	r2, [sp, #4]
 801294e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8012950:	4410      	add	r0, r2
 8012952:	4411      	add	r1, r2
    if (stride < 0) {
 8012954:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8012956:	9004      	str	r0, [sp, #16]
 8012958:	2a00      	cmp	r2, #0
 801295a:	dad7      	bge.n	801290c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xb98>
      return index > end;
 801295c:	9a01      	ldr	r2, [sp, #4]
 801295e:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8012960:	4282      	cmp	r2, r0
 8012962:	bfd4      	ite	le
 8012964:	2200      	movle	r2, #0
 8012966:	2201      	movgt	r2, #1
 8012968:	e7d6      	b.n	8012918 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xba4>
  if (stride > 0) {
 801296a:	2c00      	cmp	r4, #0
    start += axis_size;
 801296c:	4403      	add	r3, r0
  if (stride > 0) {
 801296e:	f300 8153 	bgt.w	8012c18 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xea4>
    start = Clamp(start, -1, axis_size - 1);
 8012972:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8012974:	3801      	subs	r0, #1
  TFLITE_DCHECK(!(hi < lo));
 8012976:	1c47      	adds	r7, r0, #1
    start = Clamp(start, -1, axis_size - 1);
 8012978:	4604      	mov	r4, r0
 801297a:	9018      	str	r0, [sp, #96]	@ 0x60
  TFLITE_DCHECK(!(hi < lo));
 801297c:	f2c0 864c 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8012980:	4298      	cmp	r0, r3
 8012982:	f2c1 82ec 	blt.w	8013f5e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x21ea>
  if (begin_mask) {
 8012986:	2a00      	cmp	r2, #0
 8012988:	f041 82ec 	bne.w	8013f64 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x21f0>
  if (v < lo) return lo;
 801298c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012990:	9318      	str	r3, [sp, #96]	@ 0x60
 8012992:	e149      	b.n	8012c28 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xeb4>
    start = Clamp(start, -1, axis_size - 1);
 8012994:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8012996:	3801      	subs	r0, #1
  TFLITE_DCHECK(!(hi < lo));
 8012998:	1c45      	adds	r5, r0, #1
    start = Clamp(start, -1, axis_size - 1);
 801299a:	9011      	str	r0, [sp, #68]	@ 0x44
  TFLITE_DCHECK(!(hi < lo));
 801299c:	f2c0 863c 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 80129a0:	4298      	cmp	r0, r3
 80129a2:	f2c2 8383 	blt.w	80150ac <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3338>
  if (begin_mask) {
 80129a6:	2a00      	cmp	r2, #0
 80129a8:	f042 8383 	bne.w	80150b2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x333e>
  if (v < lo) return lo;
 80129ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80129b0:	9311      	str	r3, [sp, #68]	@ 0x44
  const auto shrink_axis_mask = params.shrink_axis_mask;
 80129b2:	f8bd 6418 	ldrh.w	r6, [sp, #1048]	@ 0x418
  const bool offset = params.offset;
 80129b6:	f89d b41a 	ldrb.w	fp, [sp, #1050]	@ 0x41a
  if (shrink_axis) {
 80129ba:	07f2      	lsls	r2, r6, #31
 80129bc:	f142 8359 	bpl.w	8015072 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x32fe>
    if (start >= axis_size) {
 80129c0:	e9dd 2311 	ldrd	r2, r3, [sp, #68]	@ 0x44
 80129c4:	4293      	cmp	r3, r2
 80129c6:	4613      	mov	r3, r2
 80129c8:	f302 834f 	bgt.w	801506a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x32f6>
      end = -1;
 80129cc:	9312      	str	r3, [sp, #72]	@ 0x48
    TFLITE_DCHECK_LT(i, size_);
 80129ce:	2901      	cmp	r1, #1
 80129d0:	f000 8622 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 80129d4:	9bf4      	ldr	r3, [sp, #976]	@ 0x3d0
 80129d6:	f00e 0202 	and.w	r2, lr, #2
  const int32_t stride = params.strides[axis];
 80129da:	f8dd 0400 	ldr.w	r0, [sp, #1024]	@ 0x400
  if (start < 0) {
 80129de:	2b00      	cmp	r3, #0
    return dims_[i];
 80129e0:	9f99      	ldr	r7, [sp, #612]	@ 0x264
  const int32_t stride = params.strides[axis];
 80129e2:	901a      	str	r0, [sp, #104]	@ 0x68
  if (start < 0) {
 80129e4:	f2c2 831a 	blt.w	801501c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x32a8>
  if (stride > 0) {
 80129e8:	2800      	cmp	r0, #0
 80129ea:	f342 8330 	ble.w	801504e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x32da>
  TFLITE_DCHECK(!(hi < lo));
 80129ee:	2f00      	cmp	r7, #0
 80129f0:	f2c0 8612 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 80129f4:	429f      	cmp	r7, r3
 80129f6:	f282 8317 	bge.w	8015028 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x32b4>
  if (begin_mask) {
 80129fa:	2a00      	cmp	r2, #0
 80129fc:	f042 8304 	bne.w	8015008 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3294>
  if (shrink_axis) {
 8012a00:	07b3      	lsls	r3, r6, #30
 8012a02:	f142 82b2 	bpl.w	8014f6a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x31f6>
  if (hi < v) return hi;
 8012a06:	46b8      	mov	r8, r7
      return start;
 8012a08:	9719      	str	r7, [sp, #100]	@ 0x64
    TFLITE_DCHECK_LT(i, size_);
 8012a0a:	2902      	cmp	r1, #2
 8012a0c:	f000 8604 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8012a10:	9bf5      	ldr	r3, [sp, #980]	@ 0x3d4
 8012a12:	f00e 0204 	and.w	r2, lr, #4
  const int32_t stride = params.strides[axis];
 8012a16:	f8dd 0404 	ldr.w	r0, [sp, #1028]	@ 0x404
  if (start < 0) {
 8012a1a:	2b00      	cmp	r3, #0
    return dims_[i];
 8012a1c:	9d9a      	ldr	r5, [sp, #616]	@ 0x268
  const int32_t stride = params.strides[axis];
 8012a1e:	900e      	str	r0, [sp, #56]	@ 0x38
  if (start < 0) {
 8012a20:	f2c2 8287 	blt.w	8014f32 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x31be>
  if (stride > 0) {
 8012a24:	2800      	cmp	r0, #0
 8012a26:	f342 8290 	ble.w	8014f4a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x31d6>
  TFLITE_DCHECK(!(hi < lo));
 8012a2a:	2d00      	cmp	r5, #0
 8012a2c:	f2c0 85f4 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8012a30:	429d      	cmp	r5, r3
 8012a32:	f282 8284 	bge.w	8014f3e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x31ca>
  if (begin_mask) {
 8012a36:	2a00      	cmp	r2, #0
 8012a38:	f042 81ba 	bne.w	8014db0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x303c>
  if (shrink_axis) {
 8012a3c:	0772      	lsls	r2, r6, #29
 8012a3e:	f142 81a1 	bpl.w	8014d84 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3010>
  if (hi < v) return hi;
 8012a42:	46ac      	mov	ip, r5
      return start;
 8012a44:	9510      	str	r5, [sp, #64]	@ 0x40
    TFLITE_DCHECK_LT(i, size_);
 8012a46:	2903      	cmp	r1, #3
 8012a48:	f000 85e6 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8012a4c:	9bf6      	ldr	r3, [sp, #984]	@ 0x3d8
 8012a4e:	f00e 0208 	and.w	r2, lr, #8
    return dims_[i];
 8012a52:	989b      	ldr	r0, [sp, #620]	@ 0x26c
  if (start < 0) {
 8012a54:	2b00      	cmp	r3, #0
  const int32_t stride = params.strides[axis];
 8012a56:	f8dd a408 	ldr.w	sl, [sp, #1032]	@ 0x408
  if (start < 0) {
 8012a5a:	f2c2 8149 	blt.w	8014cf0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f7c>
  if (stride > 0) {
 8012a5e:	f1ba 0f00 	cmp.w	sl, #0
 8012a62:	f342 812f 	ble.w	8014cc4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f50>
  TFLITE_DCHECK(!(hi < lo));
 8012a66:	2800      	cmp	r0, #0
 8012a68:	f2c0 85d6 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8012a6c:	4298      	cmp	r0, r3
 8012a6e:	f282 8146 	bge.w	8014cfe <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f8a>
  if (begin_mask) {
 8012a72:	2a00      	cmp	r2, #0
 8012a74:	f042 8225 	bne.w	8014ec2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x314e>
  if (shrink_axis) {
 8012a78:	0733      	lsls	r3, r6, #28
 8012a7a:	f142 820a 	bpl.w	8014e92 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x311e>
  if (hi < v) return hi;
 8012a7e:	9013      	str	r0, [sp, #76]	@ 0x4c
      return start;
 8012a80:	9008      	str	r0, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
 8012a82:	2904      	cmp	r1, #4
 8012a84:	f000 85c8 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8012a88:	99f7      	ldr	r1, [sp, #988]	@ 0x3dc
 8012a8a:	f00e 0210 	and.w	r2, lr, #16
  const int32_t stride = params.strides[axis];
 8012a8e:	f8dd 340c 	ldr.w	r3, [sp, #1036]	@ 0x40c
  if (start < 0) {
 8012a92:	2900      	cmp	r1, #0
    return dims_[i];
 8012a94:	9c9c      	ldr	r4, [sp, #624]	@ 0x270
  const int32_t stride = params.strides[axis];
 8012a96:	930f      	str	r3, [sp, #60]	@ 0x3c
  if (start < 0) {
 8012a98:	f2c2 81e2 	blt.w	8014e60 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x30ec>
  if (stride > 0) {
 8012a9c:	2b00      	cmp	r3, #0
 8012a9e:	f342 8213 	ble.w	8014ec8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3154>
  TFLITE_DCHECK(!(hi < lo));
 8012aa2:	2c00      	cmp	r4, #0
 8012aa4:	f2c0 85b8 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8012aa8:	428c      	cmp	r4, r1
 8012aaa:	f282 81df 	bge.w	8014e6c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x30f8>
  if (begin_mask) {
 8012aae:	2a00      	cmp	r2, #0
 8012ab0:	f041 87ca 	bne.w	8014a48 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2cd4>
  if (shrink_axis) {
 8012ab4:	06f3      	lsls	r3, r6, #27
 8012ab6:	f141 87ae 	bpl.w	8014a16 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ca2>
 8012aba:	9218      	str	r2, [sp, #96]	@ 0x60
  if (hi < v) return hi;
 8012abc:	9407      	str	r4, [sp, #28]
      return start;
 8012abe:	9405      	str	r4, [sp, #20]
  if (shrink_axis) {
 8012ac0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8012ac2:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8012ac4:	fb07 f105 	mul.w	r1, r7, r5
 8012ac8:	fb00 f205 	mul.w	r2, r0, r5
 8012acc:	fb07 f303 	mul.w	r3, r7, r3
 8012ad0:	fb00 f101 	mul.w	r1, r0, r1
 8012ad4:	fb05 f303 	mul.w	r3, r5, r3
 8012ad8:	fb04 f101 	mul.w	r1, r4, r1
 8012adc:	fb00 f303 	mul.w	r3, r0, r3
 8012ae0:	fb04 f202 	mul.w	r2, r4, r2
 8012ae4:	fb04 f603 	mul.w	r6, r4, r3
 8012ae8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012aea:	fb02 fe08 	mul.w	lr, r2, r8
 8012aee:	fb07 8303 	mla	r3, r7, r3, r8
 8012af2:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8012af4:	9625      	str	r6, [sp, #148]	@ 0x94
 8012af6:	fb05 c303 	mla	r3, r5, r3, ip
 8012afa:	fb04 f500 	mul.w	r5, r4, r0
 8012afe:	fb00 7303 	mla	r3, r0, r3, r7
 8012b02:	9807      	ldr	r0, [sp, #28]
 8012b04:	fb04 0303 	mla	r3, r4, r3, r0
 8012b08:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8012b0a:	fb00 f001 	mul.w	r0, r0, r1
 8012b0e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012b10:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 8012b14:	fb01 f102 	mul.w	r1, r1, r2
 8012b18:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012b1a:	fb02 f205 	mul.w	r2, r2, r5
 8012b1e:	9120      	str	r1, [sp, #128]	@ 0x80
 8012b20:	920b      	str	r2, [sp, #44]	@ 0x2c
 8012b22:	fb0c f205 	mul.w	r2, ip, r5
 8012b26:	fb04 f50a 	mul.w	r5, r4, sl
 8012b2a:	fb04 f407 	mul.w	r4, r4, r7
 8012b2e:	9523      	str	r5, [sp, #140]	@ 0x8c
 8012b30:	9422      	str	r4, [sp, #136]	@ 0x88
 8012b32:	00b4      	lsls	r4, r6, #2
 8012b34:	9421      	str	r4, [sp, #132]	@ 0x84
 8012b36:	008c      	lsls	r4, r1, #2
 8012b38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012b3a:	941f      	str	r4, [sp, #124]	@ 0x7c
 8012b3c:	0089      	lsls	r1, r1, #2
 8012b3e:	910c      	str	r1, [sp, #48]	@ 0x30
 8012b40:	00a9      	lsls	r1, r5, #2
 8012b42:	9124      	str	r1, [sp, #144]	@ 0x90
 8012b44:	4611      	mov	r1, r2
 8012b46:	464a      	mov	r2, r9
 8012b48:	4699      	mov	r9, r3
 8012b4a:	4643      	mov	r3, r8
 8012b4c:	4680      	mov	r8, r0
 8012b4e:	981c      	ldr	r0, [sp, #112]	@ 0x70
    if (stride < 0) {
 8012b50:	2800      	cmp	r0, #0
      return index > end;
 8012b52:	e9dd 4011 	ldrd	r4, r0, [sp, #68]	@ 0x44
    if (stride < 0) {
 8012b56:	f2c1 8712 	blt.w	801497e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2c0a>
      return index < end;
 8012b5a:	42a0      	cmp	r0, r4
 8012b5c:	bfd4      	ite	le
 8012b5e:	2000      	movle	r0, #0
 8012b60:	2001      	movgt	r0, #1
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 8012b62:	2800      	cmp	r0, #0
 8012b64:	f000 8368 	beq.w	8013238 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x14c4>
    if (stride < 0) {
 8012b68:	981a      	ldr	r0, [sp, #104]	@ 0x68
 8012b6a:	eb02 0688 	add.w	r6, r2, r8, lsl #2
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 8012b6e:	4675      	mov	r5, lr
 8012b70:	464c      	mov	r4, r9
    if (stride < 0) {
 8012b72:	2800      	cmp	r0, #0
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8012b74:	469b      	mov	fp, r3
      return index > end;
 8012b76:	9819      	ldr	r0, [sp, #100]	@ 0x64
    if (stride < 0) {
 8012b78:	f2c1 86b1 	blt.w	80148de <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2b6a>
      return index < end;
 8012b7c:	4583      	cmp	fp, r0
 8012b7e:	bfac      	ite	ge
 8012b80:	2000      	movge	r0, #0
 8012b82:	2001      	movlt	r0, #1
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8012b84:	2800      	cmp	r0, #0
 8012b86:	f001 86ec 	beq.w	8014962 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2bee>
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8012b8a:	4617      	mov	r7, r2
    if (stride < 0) {
 8012b8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012b8e:	eb06 0085 	add.w	r0, r6, r5, lsl #2
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8012b92:	9402      	str	r4, [sp, #8]
    if (stride < 0) {
 8012b94:	2a00      	cmp	r2, #0
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8012b96:	f8cd c004 	str.w	ip, [sp, #4]
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8012b9a:	e9cd 1003 	strd	r1, r0, [sp, #12]
    if (stride < 0) {
 8012b9e:	f2c1 86d3 	blt.w	8014948 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2bd4>
      return index < end;
 8012ba2:	9a01      	ldr	r2, [sp, #4]
 8012ba4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8012ba6:	4282      	cmp	r2, r0
 8012ba8:	bfac      	ite	ge
 8012baa:	2200      	movge	r2, #0
 8012bac:	2201      	movlt	r2, #1
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8012bae:	2a00      	cmp	r2, #0
 8012bb0:	f001 8689 	beq.w	80148c6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2b52>
    if (stride < 0) {
 8012bb4:	f1ba 0f00 	cmp.w	sl, #0
 8012bb8:	f2c1 86e7 	blt.w	801498a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2c16>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8012bbc:	9a08      	ldr	r2, [sp, #32]
 8012bbe:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8012bc0:	4282      	cmp	r2, r0
 8012bc2:	f341 86b1 	ble.w	8014928 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2bb4>
          if (inner_stride_is_1) {
 8012bc6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8012bc8:	2a01      	cmp	r2, #1
 8012bca:	f041 86e4 	bne.w	8014996 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2c22>
 8012bce:	9a02      	ldr	r2, [sp, #8]
 8012bd0:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8012bd2:	9606      	str	r6, [sp, #24]
 8012bd4:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 8012bd8:	46b9      	mov	r9, r7
 8012bda:	950d      	str	r5, [sp, #52]	@ 0x34
 8012bdc:	4605      	mov	r5, r0
 8012bde:	f8cd b058 	str.w	fp, [sp, #88]	@ 0x58
 8012be2:	468b      	mov	fp, r1
 8012be4:	931d      	str	r3, [sp, #116]	@ 0x74
 8012be6:	941e      	str	r4, [sp, #120]	@ 0x78
 8012be8:	4614      	mov	r4, r2
 8012bea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012bec:	f8cd c06c 	str.w	ip, [sp, #108]	@ 0x6c
 8012bf0:	e9cd e814 	strd	lr, r8, [sp, #80]	@ 0x50
 8012bf4:	e9dd 7617 	ldrd	r7, r6, [sp, #92]	@ 0x5c
 8012bf8:	f8dd 8090 	ldr.w	r8, [sp, #144]	@ 0x90
            if (len > 0) {
 8012bfc:	2f00      	cmp	r7, #0
 8012bfe:	f301 8674 	bgt.w	80148ea <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2b76>
    if (stride < 0) {
 8012c02:	f1ba 0f00 	cmp.w	sl, #0
             offset_3 += stride[3]) {
 8012c06:	4455      	add	r5, sl
 8012c08:	4444      	add	r4, r8
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8012c0a:	9a08      	ldr	r2, [sp, #32]
    if (stride < 0) {
 8012c0c:	f2c1 86ff 	blt.w	8014a0e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2c9a>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8012c10:	42aa      	cmp	r2, r5
 8012c12:	dcf3      	bgt.n	8012bfc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xe88>
 8012c14:	f001 be79 	b.w	801490a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2b96>
  TFLITE_DCHECK(!(hi < lo));
 8012c18:	2800      	cmp	r0, #0
 8012c1a:	f2c0 84fd 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8012c1e:	2a00      	cmp	r2, #0
 8012c20:	f001 864c 	beq.w	80148bc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2b48>
      start = 0;
 8012c24:	2300      	movs	r3, #0
 8012c26:	9318      	str	r3, [sp, #96]	@ 0x60
  const auto shrink_axis_mask = params.shrink_axis_mask;
 8012c28:	f8bd 031c 	ldrh.w	r0, [sp, #796]	@ 0x31c
  const bool offset = params.offset;
 8012c2c:	f89d 531e 	ldrb.w	r5, [sp, #798]	@ 0x31e
  if (shrink_axis) {
 8012c30:	07c2      	lsls	r2, r0, #31
 8012c32:	f140 8166 	bpl.w	8012f02 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x118e>
    if (start >= axis_size) {
 8012c36:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 8012c3a:	4293      	cmp	r3, r2
 8012c3c:	4613      	mov	r3, r2
 8012c3e:	f301 81bc 	bgt.w	8013fba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2246>
      end = -1;
 8012c42:	9319      	str	r3, [sp, #100]	@ 0x64
 8012c44:	e171      	b.n	8012f2a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11b6>
  if (stride > 0) {
 8012c46:	2c00      	cmp	r4, #0
    start += axis_size;
 8012c48:	440b      	add	r3, r1
  if (stride > 0) {
 8012c4a:	dd08      	ble.n	8012c5e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xeea>
  TFLITE_DCHECK(!(hi < lo));
 8012c4c:	2900      	cmp	r1, #0
 8012c4e:	f2c0 84e3 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8012c52:	2a00      	cmp	r2, #0
 8012c54:	f001 862d 	beq.w	80148b2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2b3e>
      start = 0;
 8012c58:	2300      	movs	r3, #0
 8012c5a:	9319      	str	r3, [sp, #100]	@ 0x64
 8012c5c:	e00e      	b.n	8012c7c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf08>
    start = Clamp(start, -1, axis_size - 1);
 8012c5e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8012c60:	3901      	subs	r1, #1
  TFLITE_DCHECK(!(hi < lo));
 8012c62:	1c4e      	adds	r6, r1, #1
    start = Clamp(start, -1, axis_size - 1);
 8012c64:	9119      	str	r1, [sp, #100]	@ 0x64
  TFLITE_DCHECK(!(hi < lo));
 8012c66:	f2c0 84d7 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8012c6a:	4299      	cmp	r1, r3
 8012c6c:	f2c1 85b9 	blt.w	80147e2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a6e>
  if (begin_mask) {
 8012c70:	2a00      	cmp	r2, #0
 8012c72:	f041 860f 	bne.w	8014894 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2b20>
  if (v < lo) return lo;
 8012c76:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012c7a:	9319      	str	r3, [sp, #100]	@ 0x64
  if (shrink_axis) {
 8012c7c:	9b01      	ldr	r3, [sp, #4]
 8012c7e:	07da      	lsls	r2, r3, #31
 8012c80:	f141 85b9 	bpl.w	80147f6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a82>
    if (start >= axis_size) {
 8012c84:	e9dd 3218 	ldrd	r3, r2, [sp, #96]	@ 0x60
 8012c88:	4293      	cmp	r3, r2
 8012c8a:	f301 85af 	bgt.w	80147ec <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a78>
      return start;
 8012c8e:	9218      	str	r2, [sp, #96]	@ 0x60
    TFLITE_DCHECK_LT(i, size_);
 8012c90:	f1be 0f01 	cmp.w	lr, #1
 8012c94:	f000 84c0 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8012c98:	9bdf      	ldr	r3, [sp, #892]	@ 0x37c
 8012c9a:	f000 0202 	and.w	r2, r0, #2
  const int32_t stride = params.strides[axis];
 8012c9e:	99eb      	ldr	r1, [sp, #940]	@ 0x3ac
  if (start < 0) {
 8012ca0:	2b00      	cmp	r3, #0
    return dims_[i];
 8012ca2:	9e8b      	ldr	r6, [sp, #556]	@ 0x22c
  const int32_t stride = params.strides[axis];
 8012ca4:	911f      	str	r1, [sp, #124]	@ 0x7c
  if (start < 0) {
 8012ca6:	f2c1 8498 	blt.w	80145da <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2866>
  if (stride > 0) {
 8012caa:	2900      	cmp	r1, #0
 8012cac:	f341 84f9 	ble.w	80146a2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x292e>
  TFLITE_DCHECK(!(hi < lo));
 8012cb0:	2e00      	cmp	r6, #0
 8012cb2:	f2c0 84b1 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8012cb6:	429e      	cmp	r6, r3
 8012cb8:	f281 8495 	bge.w	80145e6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2872>
  if (begin_mask) {
 8012cbc:	2a00      	cmp	r2, #0
 8012cbe:	f041 847f 	bne.w	80145c0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x284c>
  if (shrink_axis) {
 8012cc2:	9b01      	ldr	r3, [sp, #4]
 8012cc4:	079b      	lsls	r3, r3, #30
 8012cc6:	f141 8465 	bpl.w	8014594 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2820>
  if (hi < v) return hi;
 8012cca:	46b2      	mov	sl, r6
      return start;
 8012ccc:	961c      	str	r6, [sp, #112]	@ 0x70
    TFLITE_DCHECK_LT(i, size_);
 8012cce:	f1be 0f02 	cmp.w	lr, #2
 8012cd2:	f000 84a1 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8012cd6:	9be0      	ldr	r3, [sp, #896]	@ 0x380
 8012cd8:	f000 0104 	and.w	r1, r0, #4
  const int32_t stride = params.strides[axis];
 8012cdc:	9aec      	ldr	r2, [sp, #944]	@ 0x3b0
  if (start < 0) {
 8012cde:	2b00      	cmp	r3, #0
    return dims_[i];
 8012ce0:	9c8c      	ldr	r4, [sp, #560]	@ 0x230
  const int32_t stride = params.strides[axis];
 8012ce2:	9210      	str	r2, [sp, #64]	@ 0x40
  if (start < 0) {
 8012ce4:	f2c1 844b 	blt.w	801457e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x280a>
  if (stride > 0) {
 8012ce8:	2a00      	cmp	r2, #0
 8012cea:	f341 84cb 	ble.w	8014684 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2910>
  TFLITE_DCHECK(!(hi < lo));
 8012cee:	2c00      	cmp	r4, #0
 8012cf0:	f2c0 8492 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8012cf4:	429c      	cmp	r4, r3
 8012cf6:	f281 8448 	bge.w	801458a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2816>
  if (begin_mask) {
 8012cfa:	2900      	cmp	r1, #0
 8012cfc:	f041 848d 	bne.w	801461a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x28a6>
  if (shrink_axis) {
 8012d00:	9b01      	ldr	r3, [sp, #4]
 8012d02:	0759      	lsls	r1, r3, #29
 8012d04:	f141 8474 	bpl.w	80145f0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x287c>
  if (hi < v) return hi;
 8012d08:	46a3      	mov	fp, r4
      return start;
 8012d0a:	9416      	str	r4, [sp, #88]	@ 0x58
    TFLITE_DCHECK_LT(i, size_);
 8012d0c:	f1be 0f03 	cmp.w	lr, #3
 8012d10:	f000 8482 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8012d14:	9be1      	ldr	r3, [sp, #900]	@ 0x384
 8012d16:	f000 0108 	and.w	r1, r0, #8
    return dims_[i];
 8012d1a:	9d8d      	ldr	r5, [sp, #564]	@ 0x234
  if (start < 0) {
 8012d1c:	2b00      	cmp	r3, #0
  const int32_t stride = params.strides[axis];
 8012d1e:	f8dd c3b4 	ldr.w	ip, [sp, #948]	@ 0x3b4
  if (start < 0) {
 8012d22:	f2c1 8407 	blt.w	8014534 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x27c0>
  if (stride > 0) {
 8012d26:	f1bc 0f00 	cmp.w	ip, #0
 8012d2a:	f341 850d 	ble.w	8014748 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x29d4>
  TFLITE_DCHECK(!(hi < lo));
 8012d2e:	2d00      	cmp	r5, #0
 8012d30:	f2c0 8472 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8012d34:	429d      	cmp	r5, r3
 8012d36:	f281 8405 	bge.w	8014544 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x27d0>
  if (begin_mask) {
 8012d3a:	2900      	cmp	r1, #0
 8012d3c:	f041 83ef 	bne.w	801451e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x27aa>
  if (shrink_axis) {
 8012d40:	9b01      	ldr	r3, [sp, #4]
 8012d42:	0719      	lsls	r1, r3, #28
 8012d44:	f141 83be 	bpl.w	80144c4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2750>
  if (hi < v) return hi;
 8012d48:	46a9      	mov	r9, r5
      return start;
 8012d4a:	9513      	str	r5, [sp, #76]	@ 0x4c
    TFLITE_DCHECK_LT(i, size_);
 8012d4c:	f1be 0f04 	cmp.w	lr, #4
 8012d50:	f000 8462 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8012d54:	99e2      	ldr	r1, [sp, #904]	@ 0x388
 8012d56:	f000 0010 	and.w	r0, r0, #16
  const int32_t stride = params.strides[axis];
 8012d5a:	9aee      	ldr	r2, [sp, #952]	@ 0x3b8
  if (start < 0) {
 8012d5c:	2900      	cmp	r1, #0
    return dims_[i];
 8012d5e:	9b8e      	ldr	r3, [sp, #568]	@ 0x238
  const int32_t stride = params.strides[axis];
 8012d60:	9214      	str	r2, [sp, #80]	@ 0x50
  if (start < 0) {
 8012d62:	f2c1 8355 	blt.w	8014410 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x269c>
  if (stride > 0) {
 8012d66:	2a00      	cmp	r2, #0
 8012d68:	f341 8375 	ble.w	8014456 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x26e2>
  TFLITE_DCHECK(!(hi < lo));
 8012d6c:	2b00      	cmp	r3, #0
 8012d6e:	f2c0 8453 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8012d72:	428b      	cmp	r3, r1
 8012d74:	f281 8352 	bge.w	801441c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x26a8>
  if (shrink_axis) {
 8012d78:	9a01      	ldr	r2, [sp, #4]
  if (begin_mask) {
 8012d7a:	2800      	cmp	r0, #0
 8012d7c:	f041 81fa 	bne.w	8014174 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2400>
  if (shrink_axis) {
 8012d80:	06d2      	lsls	r2, r2, #27
 8012d82:	f141 81de 	bpl.w	8014142 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x23ce>
 8012d86:	4686      	mov	lr, r0
 8012d88:	900f      	str	r0, [sp, #60]	@ 0x3c
      return start;
 8012d8a:	e9cd 330d 	strd	r3, r3, [sp, #52]	@ 0x34
 8012d8e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012d90:	fb04 f006 	mul.w	r0, r4, r6
 8012d94:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8012d98:	fb06 f202 	mul.w	r2, r6, r2
 8012d9c:	fb05 f000 	mul.w	r0, r5, r0
 8012da0:	fb04 f202 	mul.w	r2, r4, r2
 8012da4:	fb03 f000 	mul.w	r0, r3, r0
 8012da8:	fb05 f202 	mul.w	r2, r5, r2
 8012dac:	f8cd e05c 	str.w	lr, [sp, #92]	@ 0x5c
 8012db0:	fb03 f702 	mul.w	r7, r3, r2
 8012db4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012db6:	f8cd c054 	str.w	ip, [sp, #84]	@ 0x54
 8012dba:	fb02 a106 	mla	r1, r2, r6, sl
 8012dbe:	fb03 f605 	mul.w	r6, r3, r5
 8012dc2:	fb04 b101 	mla	r1, r4, r1, fp
 8012dc6:	fb05 f204 	mul.w	r2, r5, r4
 8012dca:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8012dcc:	fb05 9101 	mla	r1, r5, r1, r9
 8012dd0:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8012dd2:	fb03 f202 	mul.w	r2, r3, r2
 8012dd6:	fb03 5101 	mla	r1, r3, r1, r5
 8012dda:	fb04 f500 	mul.w	r5, r4, r0
 8012dde:	9802      	ldr	r0, [sp, #8]
 8012de0:	9724      	str	r7, [sp, #144]	@ 0x90
 8012de2:	eb00 0441 	add.w	r4, r0, r1, lsl #1
 8012de6:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8012de8:	fb01 f102 	mul.w	r1, r1, r2
 8012dec:	fb0a f202 	mul.w	r2, sl, r2
 8012df0:	9122      	str	r1, [sp, #136]	@ 0x88
 8012df2:	9209      	str	r2, [sp, #36]	@ 0x24
 8012df4:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8012df6:	fb02 f006 	mul.w	r0, r2, r6
 8012dfa:	fb0b f206 	mul.w	r2, fp, r6
 8012dfe:	901b      	str	r0, [sp, #108]	@ 0x6c
 8012e00:	9208      	str	r2, [sp, #32]
 8012e02:	fb03 f20c 	mul.w	r2, r3, ip
 8012e06:	fb09 f303 	mul.w	r3, r9, r3
 8012e0a:	921d      	str	r2, [sp, #116]	@ 0x74
 8012e0c:	9307      	str	r3, [sp, #28]
 8012e0e:	007b      	lsls	r3, r7, #1
 8012e10:	9323      	str	r3, [sp, #140]	@ 0x8c
 8012e12:	004b      	lsls	r3, r1, #1
 8012e14:	9321      	str	r3, [sp, #132]	@ 0x84
 8012e16:	0043      	lsls	r3, r0, #1
 8012e18:	931a      	str	r3, [sp, #104]	@ 0x68
 8012e1a:	0053      	lsls	r3, r2, #1
 8012e1c:	931e      	str	r3, [sp, #120]	@ 0x78
 8012e1e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
    if (stride < 0) {
 8012e20:	2b00      	cmp	r3, #0
 8012e22:	e9cd 9b0a 	strd	r9, fp, [sp, #40]	@ 0x28
      return index > end;
 8012e26:	e9dd 3218 	ldrd	r3, r2, [sp, #96]	@ 0x60
    if (stride < 0) {
 8012e2a:	f2c1 8184 	blt.w	8014136 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x23c2>
      return index < end;
 8012e2e:	4293      	cmp	r3, r2
 8012e30:	bfd4      	ite	le
 8012e32:	2300      	movle	r3, #0
 8012e34:	2301      	movgt	r3, #1
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	f000 81fe 	beq.w	8013238 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x14c4>
 8012e3c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
  auto lc = [&](int end, int stride, int index) {
 8012e3e:	eb08 0745 	add.w	r7, r8, r5, lsl #1
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8012e42:	f8cd a018 	str.w	sl, [sp, #24]
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 8012e46:	46a3      	mov	fp, r4
    if (stride < 0) {
 8012e48:	2b00      	cmp	r3, #0
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 8012e4a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
      return index > end;
 8012e4c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8012e4e:	9a06      	ldr	r2, [sp, #24]
    if (stride < 0) {
 8012e50:	f2c1 815d 	blt.w	801410e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x239a>
      return index < end;
 8012e54:	4293      	cmp	r3, r2
 8012e56:	bfd4      	ite	le
 8012e58:	2200      	movle	r2, #0
 8012e5a:	2201      	movgt	r2, #1
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8012e5c:	2a00      	cmp	r2, #0
 8012e5e:	f001 815c 	beq.w	801411a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x23a6>
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8012e62:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012e64:	eb07 0346 	add.w	r3, r7, r6, lsl #1
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8012e68:	46d9      	mov	r9, fp
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8012e6a:	9203      	str	r2, [sp, #12]
 8012e6c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
  auto lc = [&](int end, int stride, int index) {
 8012e6e:	9301      	str	r3, [sp, #4]
    if (stride < 0) {
 8012e70:	2a00      	cmp	r2, #0
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8012e72:	9b08      	ldr	r3, [sp, #32]
    if (stride < 0) {
 8012e74:	f2c1 811d 	blt.w	80140b2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x233e>
      return index < end;
 8012e78:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8012e7a:	9903      	ldr	r1, [sp, #12]
 8012e7c:	428a      	cmp	r2, r1
 8012e7e:	bfd4      	ite	le
 8012e80:	2200      	movle	r2, #0
 8012e82:	2201      	movgt	r2, #1
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8012e84:	2a00      	cmp	r2, #0
 8012e86:	f001 8134 	beq.w	80140f2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x237e>
 8012e8a:	9a01      	ldr	r2, [sp, #4]
 8012e8c:	4649      	mov	r1, r9
 8012e8e:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8012e92:	9205      	str	r2, [sp, #20]
 8012e94:	9a07      	ldr	r2, [sp, #28]
 8012e96:	9204      	str	r2, [sp, #16]
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8012e98:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012e9a:	9202      	str	r2, [sp, #8]
    if (stride < 0) {
 8012e9c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8012e9e:	2a00      	cmp	r2, #0
 8012ea0:	db28      	blt.n	8012ef4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1180>
      return index < end;
 8012ea2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012ea4:	9802      	ldr	r0, [sp, #8]
 8012ea6:	4282      	cmp	r2, r0
 8012ea8:	bfd4      	ite	le
 8012eaa:	2200      	movle	r2, #0
 8012eac:	2201      	movgt	r2, #1
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8012eae:	2a00      	cmp	r2, #0
 8012eb0:	f001 80f3 	beq.w	801409a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2326>
          if (inner_stride_is_1) {
 8012eb4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012eb6:	2a01      	cmp	r2, #1
 8012eb8:	f041 8103 	bne.w	80140c2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x234e>
            if (len > 0) {
 8012ebc:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8012ebe:	2a00      	cmp	r2, #0
 8012ec0:	dd0b      	ble.n	8012eda <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1166>
    memcpy(output_ptr_, &input_data_[position], sizeof(T) * len);
 8012ec2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8012ec4:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8012ec6:	9312      	str	r3, [sp, #72]	@ 0x48
 8012ec8:	9111      	str	r1, [sp, #68]	@ 0x44
 8012eca:	f010 fcc2 	bl	8023852 <memcpy>
    output_ptr_ += len;
 8012ece:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012ed0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8012ed2:	4413      	add	r3, r2
 8012ed4:	930c      	str	r3, [sp, #48]	@ 0x30
 8012ed6:	e9dd 1311 	ldrd	r1, r3, [sp, #68]	@ 0x44
             offset_3 += stride[3]) {
 8012eda:	9a02      	ldr	r2, [sp, #8]
 8012edc:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8012ede:	4402      	add	r2, r0
 8012ee0:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8012ee2:	9202      	str	r2, [sp, #8]
 8012ee4:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8012ee6:	4411      	add	r1, r2
 8012ee8:	9a04      	ldr	r2, [sp, #16]
 8012eea:	4402      	add	r2, r0
 8012eec:	9204      	str	r2, [sp, #16]
    if (stride < 0) {
 8012eee:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8012ef0:	2a00      	cmp	r2, #0
 8012ef2:	dad6      	bge.n	8012ea2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x112e>
      return index > end;
 8012ef4:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012ef6:	9802      	ldr	r0, [sp, #8]
 8012ef8:	4282      	cmp	r2, r0
 8012efa:	bfac      	ite	ge
 8012efc:	2200      	movge	r2, #0
 8012efe:	2201      	movlt	r2, #1
 8012f00:	e7d5      	b.n	8012eae <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x113a>
  int end = indices[axis];
 8012f02:	9bba      	ldr	r3, [sp, #744]	@ 0x2e8
  if (offset) {
 8012f04:	b115      	cbz	r5, 8012f0c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1198>
    end += start;
 8012f06:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8012f08:	2501      	movs	r5, #1
 8012f0a:	4413      	add	r3, r2
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8012f0c:	f8bd 2318 	ldrh.w	r2, [sp, #792]	@ 0x318
  if (end < 0) {
 8012f10:	2b00      	cmp	r3, #0
 8012f12:	f002 0201 	and.w	r2, r2, #1
 8012f16:	f2c1 8036 	blt.w	8013f86 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2212>
  if (stride > 0) {
 8012f1a:	9c20      	ldr	r4, [sp, #128]	@ 0x80
 8012f1c:	2c00      	cmp	r4, #0
 8012f1e:	f341 8042 	ble.w	8013fa6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2232>
  if (hi < v) return hi;
 8012f22:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8012f24:	429c      	cmp	r4, r3
 8012f26:	f281 8036 	bge.w	8013f96 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2222>
    TFLITE_DCHECK_LT(i, size_);
 8012f2a:	2901      	cmp	r1, #1
 8012f2c:	f000 8374 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8012f30:	9bb5      	ldr	r3, [sp, #724]	@ 0x2d4
 8012f32:	f00c 0202 	and.w	r2, ip, #2
  const int32_t stride = params.strides[axis];
 8012f36:	9cc1      	ldr	r4, [sp, #772]	@ 0x304
  if (start < 0) {
 8012f38:	2b00      	cmp	r3, #0
    return dims_[i];
 8012f3a:	f8dd 91bc 	ldr.w	r9, [sp, #444]	@ 0x1bc
  const int32_t stride = params.strides[axis];
 8012f3e:	941f      	str	r4, [sp, #124]	@ 0x7c
  if (start < 0) {
 8012f40:	f2c0 87c7 	blt.w	8013ed2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x215e>
  if (stride > 0) {
 8012f44:	2c00      	cmp	r4, #0
 8012f46:	f341 8055 	ble.w	8013ff4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2280>
  TFLITE_DCHECK(!(hi < lo));
 8012f4a:	f1b9 0f00 	cmp.w	r9, #0
 8012f4e:	f2c0 8363 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8012f52:	4599      	cmp	r9, r3
 8012f54:	f280 87c5 	bge.w	8013ee2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x216e>
  if (begin_mask) {
 8012f58:	2a00      	cmp	r2, #0
 8012f5a:	f040 87ae 	bne.w	8013eba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2146>
  if (shrink_axis) {
 8012f5e:	0783      	lsls	r3, r0, #30
 8012f60:	f140 8794 	bpl.w	8013e8c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2118>
  if (hi < v) return hi;
 8012f64:	46c8      	mov	r8, r9
      return start;
 8012f66:	f8cd 9074 	str.w	r9, [sp, #116]	@ 0x74
    TFLITE_DCHECK_LT(i, size_);
 8012f6a:	2902      	cmp	r1, #2
 8012f6c:	f000 8354 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8012f70:	9bb6      	ldr	r3, [sp, #728]	@ 0x2d8
 8012f72:	f00c 0204 	and.w	r2, ip, #4
  const int32_t stride = params.strides[axis];
 8012f76:	9cc2      	ldr	r4, [sp, #776]	@ 0x308
  if (start < 0) {
 8012f78:	2b00      	cmp	r3, #0
    return dims_[i];
 8012f7a:	9f70      	ldr	r7, [sp, #448]	@ 0x1c0
  const int32_t stride = params.strides[axis];
 8012f7c:	940f      	str	r4, [sp, #60]	@ 0x3c
  if (start < 0) {
 8012f7e:	f2c0 875f 	blt.w	8013e40 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x20cc>
  if (stride > 0) {
 8012f82:	2c00      	cmp	r4, #0
 8012f84:	f340 8767 	ble.w	8013e56 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x20e2>
  TFLITE_DCHECK(!(hi < lo));
 8012f88:	2f00      	cmp	r7, #0
 8012f8a:	f2c0 8345 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8012f8e:	429f      	cmp	r7, r3
 8012f90:	f280 875c 	bge.w	8013e4c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x20d8>
  if (begin_mask) {
 8012f94:	2a00      	cmp	r2, #0
 8012f96:	f040 8717 	bne.w	8013dc8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2054>
  if (shrink_axis) {
 8012f9a:	0742      	lsls	r2, r0, #29
 8012f9c:	f140 86ff 	bpl.w	8013d9e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x202a>
  if (hi < v) return hi;
 8012fa0:	46ba      	mov	sl, r7
      return start;
 8012fa2:	9715      	str	r7, [sp, #84]	@ 0x54
    TFLITE_DCHECK_LT(i, size_);
 8012fa4:	2903      	cmp	r1, #3
 8012fa6:	f000 8337 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8012faa:	9bb7      	ldr	r3, [sp, #732]	@ 0x2dc
 8012fac:	f00c 0208 	and.w	r2, ip, #8
    return dims_[i];
 8012fb0:	9c71      	ldr	r4, [sp, #452]	@ 0x1c4
  if (start < 0) {
 8012fb2:	2b00      	cmp	r3, #0
  const int32_t stride = params.strides[axis];
 8012fb4:	f8dd e30c 	ldr.w	lr, [sp, #780]	@ 0x30c
  if (start < 0) {
 8012fb8:	f2c0 86cd 	blt.w	8013d56 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1fe2>
  if (stride > 0) {
 8012fbc:	f1be 0f00 	cmp.w	lr, #0
 8012fc0:	f340 86de 	ble.w	8013d80 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x200c>
  TFLITE_DCHECK(!(hi < lo));
 8012fc4:	2c00      	cmp	r4, #0
 8012fc6:	f2c0 8327 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8012fca:	429c      	cmp	r4, r3
 8012fcc:	f280 86ca 	bge.w	8013d64 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1ff0>
  if (begin_mask) {
 8012fd0:	2a00      	cmp	r2, #0
 8012fd2:	f040 86b4 	bne.w	8013d3e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1fca>
  if (shrink_axis) {
 8012fd6:	0703      	lsls	r3, r0, #28
 8012fd8:	f140 864e 	bpl.w	8013c78 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f04>
  if (hi < v) return hi;
 8012fdc:	9403      	str	r4, [sp, #12]
      return start;
 8012fde:	9412      	str	r4, [sp, #72]	@ 0x48
    TFLITE_DCHECK_LT(i, size_);
 8012fe0:	2904      	cmp	r1, #4
 8012fe2:	f000 8319 	beq.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  int32_t start = params.start_indices[axis];
 8012fe6:	99b8      	ldr	r1, [sp, #736]	@ 0x2e0
 8012fe8:	f00c 0210 	and.w	r2, ip, #16
  const int32_t stride = params.strides[axis];
 8012fec:	9bc4      	ldr	r3, [sp, #784]	@ 0x310
  if (start < 0) {
 8012fee:	2900      	cmp	r1, #0
    return dims_[i];
 8012ff0:	9e72      	ldr	r6, [sp, #456]	@ 0x1c8
  const int32_t stride = params.strides[axis];
 8012ff2:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (start < 0) {
 8012ff4:	f2c0 861a 	blt.w	8013c2c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1eb8>
  if (stride > 0) {
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	f340 862f 	ble.w	8013c5c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1ee8>
  TFLITE_DCHECK(!(hi < lo));
 8012ffe:	2e00      	cmp	r6, #0
 8013000:	f2c0 830a 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8013004:	428e      	cmp	r6, r1
 8013006:	f280 8617 	bge.w	8013c38 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1ec4>
  if (begin_mask) {
 801300a:	2a00      	cmp	r2, #0
 801300c:	f040 84a9 	bne.w	8013962 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1bee>
  if (shrink_axis) {
 8013010:	06c3      	lsls	r3, r0, #27
 8013012:	f140 848d 	bpl.w	8013930 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1bbc>
 8013016:	4694      	mov	ip, r2
      return start;
 8013018:	9617      	str	r6, [sp, #92]	@ 0x5c
  if (hi < v) return hi;
 801301a:	e9cd 620d 	strd	r6, r2, [sp, #52]	@ 0x34
 801301e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8013020:	fb09 f007 	mul.w	r0, r9, r7
 8013024:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8013026:	fb04 f207 	mul.w	r2, r4, r7
 801302a:	fb09 f303 	mul.w	r3, r9, r3
 801302e:	fb09 8105 	mla	r1, r9, r5, r8
 8013032:	fb07 f303 	mul.w	r3, r7, r3
 8013036:	fb07 a101 	mla	r1, r7, r1, sl
 801303a:	9f03      	ldr	r7, [sp, #12]
 801303c:	fb04 f303 	mul.w	r3, r4, r3
 8013040:	fb04 7101 	mla	r1, r4, r1, r7
 8013044:	fb06 f303 	mul.w	r3, r6, r3
 8013048:	fb04 f000 	mul.w	r0, r4, r0
 801304c:	9323      	str	r3, [sp, #140]	@ 0x8c
 801304e:	fb04 f306 	mul.w	r3, r4, r6
 8013052:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8013054:	fb06 f000 	mul.w	r0, r6, r0
 8013058:	fb06 4101 	mla	r1, r6, r1, r4
 801305c:	fb06 f202 	mul.w	r2, r6, r2
 8013060:	fb05 f700 	mul.w	r7, r5, r0
 8013064:	eb0b 0981 	add.w	r9, fp, r1, lsl #2
 8013068:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 801306a:	eb0b 0584 	add.w	r5, fp, r4, lsl #2
 801306e:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8013070:	fb02 f408 	mul.w	r4, r2, r8
 8013074:	fb03 f000 	mul.w	r0, r3, r0
 8013078:	fb02 f101 	mul.w	r1, r2, r1
 801307c:	fb03 f20a 	mul.w	r2, r3, sl
 8013080:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013082:	f8cd e050 	str.w	lr, [sp, #80]	@ 0x50
 8013086:	009b      	lsls	r3, r3, #2
 8013088:	9208      	str	r2, [sp, #32]
 801308a:	fb06 f20e 	mul.w	r2, r6, lr
 801308e:	9325      	str	r3, [sp, #148]	@ 0x94
 8013090:	008b      	lsls	r3, r1, #2
 8013092:	921c      	str	r2, [sp, #112]	@ 0x70
 8013094:	9a03      	ldr	r2, [sp, #12]
 8013096:	9322      	str	r3, [sp, #136]	@ 0x88
 8013098:	0083      	lsls	r3, r0, #2
 801309a:	fb02 f606 	mul.w	r6, r2, r6
 801309e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80130a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80130a2:	0093      	lsls	r3, r2, #2
 80130a4:	9609      	str	r6, [sp, #36]	@ 0x24
 80130a6:	f8cd c058 	str.w	ip, [sp, #88]	@ 0x58
 80130aa:	931e      	str	r3, [sp, #120]	@ 0x78
 80130ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80130ae:	9124      	str	r1, [sp, #144]	@ 0x90
 80130b0:	009b      	lsls	r3, r3, #2
 80130b2:	901b      	str	r0, [sp, #108]	@ 0x6c
 80130b4:	9321      	str	r3, [sp, #132]	@ 0x84
 80130b6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
    if (stride < 0) {
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	e9cd 840a 	strd	r8, r4, [sp, #40]	@ 0x28
      return index > end;
 80130be:	e9dd 3218 	ldrd	r3, r2, [sp, #96]	@ 0x60
 80130c2:	463c      	mov	r4, r7
 80130c4:	462f      	mov	r7, r5
 80130c6:	464d      	mov	r5, r9
 80130c8:	46d1      	mov	r9, sl
    if (stride < 0) {
 80130ca:	f2c0 842b 	blt.w	8013924 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1bb0>
      return index < end;
 80130ce:	4293      	cmp	r3, r2
 80130d0:	bfac      	ite	ge
 80130d2:	2300      	movge	r3, #0
 80130d4:	2301      	movlt	r3, #1
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 80130d6:	2b00      	cmp	r3, #0
 80130d8:	f000 80ae 	beq.w	8013238 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x14c4>
 80130dc:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
  auto lc = [&](int end, int stride, int index) {
 80130de:	eb07 0184 	add.w	r1, r7, r4, lsl #2
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 80130e2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 80130e6:	462e      	mov	r6, r5
    if (stride < 0) {
 80130e8:	2b00      	cmp	r3, #0
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 80130ea:	f8dd b02c 	ldr.w	fp, [sp, #44]	@ 0x2c
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 80130ee:	f8cd a010 	str.w	sl, [sp, #16]
 80130f2:	468a      	mov	sl, r1
      return index > end;
 80130f4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80130f6:	9a04      	ldr	r2, [sp, #16]
    if (stride < 0) {
 80130f8:	f2c0 83ea 	blt.w	80138d0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b5c>
      return index < end;
 80130fc:	4293      	cmp	r3, r2
 80130fe:	bfd4      	ite	le
 8013100:	2300      	movle	r3, #0
 8013102:	2301      	movgt	r3, #1
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8013104:	2b00      	cmp	r3, #0
 8013106:	f000 83ff 	beq.w	8013908 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b94>
 801310a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
  auto lc = [&](int end, int stride, int index) {
 801310c:	eb0a 038b 	add.w	r3, sl, fp, lsl #2
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8013110:	f8dd 8020 	ldr.w	r8, [sp, #32]
    if (stride < 0) {
 8013114:	2a00      	cmp	r2, #0
 8013116:	9301      	str	r3, [sp, #4]
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8013118:	f8cd 9008 	str.w	r9, [sp, #8]
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 801311c:	4633      	mov	r3, r6
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 801311e:	9607      	str	r6, [sp, #28]
 8013120:	e9cd 4505 	strd	r4, r5, [sp, #20]
    if (stride < 0) {
 8013124:	f2c0 83be 	blt.w	80138a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b30>
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8013128:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801312a:	9902      	ldr	r1, [sp, #8]
 801312c:	428a      	cmp	r2, r1
 801312e:	f340 83be 	ble.w	80138ae <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b3a>
 8013132:	9a01      	ldr	r2, [sp, #4]
 8013134:	4619      	mov	r1, r3
 8013136:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8013138:	eb02 0688 	add.w	r6, r2, r8, lsl #2
    if (stride < 0) {
 801313c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 801313e:	9c03      	ldr	r4, [sp, #12]
    if (stride < 0) {
 8013140:	2a00      	cmp	r2, #0
 8013142:	db23      	blt.n	801318c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1418>
      return index < end;
 8013144:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013146:	42a2      	cmp	r2, r4
 8013148:	bfd4      	ite	le
 801314a:	2200      	movle	r2, #0
 801314c:	2201      	movgt	r2, #1
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 801314e:	2a00      	cmp	r2, #0
 8013150:	f000 839c 	beq.w	801388c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b18>
          if (inner_stride_is_1) {
 8013154:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8013156:	2a01      	cmp	r2, #1
 8013158:	f040 83bf 	bne.w	80138da <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b66>
            if (len > 0) {
 801315c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801315e:	2a00      	cmp	r2, #0
 8013160:	dd0b      	ble.n	801317a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1406>
    memcpy(output_ptr_, &input_data_[position], sizeof(T) * len);
 8013162:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013164:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8013166:	9311      	str	r3, [sp, #68]	@ 0x44
 8013168:	9110      	str	r1, [sp, #64]	@ 0x40
 801316a:	f010 fb72 	bl	8023852 <memcpy>
    output_ptr_ += len;
 801316e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013170:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013172:	4413      	add	r3, r2
 8013174:	930c      	str	r3, [sp, #48]	@ 0x30
 8013176:	e9dd 1310 	ldrd	r1, r3, [sp, #64]	@ 0x40
             offset_3 += stride[3]) {
 801317a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801317c:	4414      	add	r4, r2
 801317e:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8013180:	4411      	add	r1, r2
 8013182:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8013184:	4415      	add	r5, r2
    if (stride < 0) {
 8013186:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8013188:	2a00      	cmp	r2, #0
 801318a:	dadb      	bge.n	8013144 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x13d0>
      return index > end;
 801318c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801318e:	42a2      	cmp	r2, r4
 8013190:	bfac      	ite	ge
 8013192:	2200      	movge	r2, #0
 8013194:	2201      	movlt	r2, #1
 8013196:	e7da      	b.n	801314e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x13da>
           offset_2 += stride[2]) {
 8013198:	9a03      	ldr	r2, [sp, #12]
 801319a:	9910      	ldr	r1, [sp, #64]	@ 0x40
 801319c:	440a      	add	r2, r1
 801319e:	9203      	str	r2, [sp, #12]
 80131a0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80131a2:	4413      	add	r3, r2
 80131a4:	4414      	add	r4, r2
 80131a6:	460a      	mov	r2, r1
    if (stride < 0) {
 80131a8:	2a00      	cmp	r2, #0
 80131aa:	f6be af69 	bge.w	8012080 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x30c>
      return index > end;
 80131ae:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80131b0:	9903      	ldr	r1, [sp, #12]
 80131b2:	428a      	cmp	r2, r1
 80131b4:	bfac      	ite	ge
 80131b6:	2200      	movge	r2, #0
 80131b8:	2201      	movlt	r2, #1
 80131ba:	f7fe bf67 	b.w	801208c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x318>
              writer->WriteN(index, len);
            }
          } else {
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80131be:	e9dd 200d 	ldrd	r2, r0, [sp, #52]	@ 0x34
 80131c2:	4290      	cmp	r0, r2
 80131c4:	f77e af8c 	ble.w	80120e0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x36c>
 80131c8:	4694      	mov	ip, r2
  void Write(int position) { *output_ptr_++ = input_data_[position]; }
 80131ca:	e9dd 2004 	ldrd	r2, r0, [sp, #16]
 80131ce:	4410      	add	r0, r2
 80131d0:	4662      	mov	r2, ip
 80131d2:	4686      	mov	lr, r0
 80131d4:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80131d6:	f91e c002 	ldrsb.w	ip, [lr, r2]
 80131da:	f800 cb01 	strb.w	ip, [r0], #1
 80131de:	900c      	str	r0, [sp, #48]	@ 0x30
                 offset_4 += stride[4]) {
 80131e0:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80131e2:	4402      	add	r2, r0
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80131e4:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80131e6:	4290      	cmp	r0, r2
 80131e8:	dcf4      	bgt.n	80131d4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1460>
 80131ea:	f7fe bf79 	b.w	80120e0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x36c>
         offset_1 += stride[1]) {
 80131ee:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80131f0:	4498      	add	r8, r3
 80131f2:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80131f4:	449a      	add	sl, r3
 80131f6:	441e      	add	r6, r3
    if (stride < 0) {
 80131f8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80131fa:	2b00      	cmp	r3, #0
      return index > end;
 80131fc:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
    if (stride < 0) {
 80131fe:	f6be af2e 	bge.w	801205e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ea>
      return index > end;
 8013202:	4543      	cmp	r3, r8
 8013204:	bfac      	ite	ge
 8013206:	2200      	movge	r2, #0
 8013208:	2201      	movlt	r2, #1
 801320a:	f7fe bf2c 	b.w	8012066 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f2>
       offset_0 += stride[0]) {
 801320e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013210:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8013212:	4413      	add	r3, r2
 8013214:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8013216:	9319      	str	r3, [sp, #100]	@ 0x64
 8013218:	4415      	add	r5, r2
  auto lc = [&](int end, int stride, int index) {
 801321a:	9b06      	ldr	r3, [sp, #24]
 801321c:	4413      	add	r3, r2
 801321e:	9306      	str	r3, [sp, #24]
    if (stride < 0) {
 8013220:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8013222:	2b00      	cmp	r3, #0
      return index > end;
 8013224:	e9dd 3218 	ldrd	r3, r2, [sp, #96]	@ 0x60
    if (stride < 0) {
 8013228:	f6be af07 	bge.w	801203a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2c6>
      return index > end;
 801322c:	4293      	cmp	r3, r2
 801322e:	bfac      	ite	ge
 8013230:	2200      	movge	r2, #0
 8013232:	2201      	movlt	r2, #1
 8013234:	f7fe bf05 	b.w	8012042 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ce>
  return kTfLiteOk;
 8013238:	2000      	movs	r0, #0
}
 801323a:	f20d 4d74 	addw	sp, sp, #1140	@ 0x474
 801323e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  int end = indices[axis];
 8013242:	9bd3      	ldr	r3, [sp, #844]	@ 0x34c
 8013244:	930e      	str	r3, [sp, #56]	@ 0x38
  if (offset) {
 8013246:	f1b8 0f00 	cmp.w	r8, #0
 801324a:	f040 815d 	bne.w	8013508 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1794>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 801324e:	f8bd 236c 	ldrh.w	r2, [sp, #876]	@ 0x36c
  if (end < 0) {
 8013252:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 8013254:	970d      	str	r7, [sp, #52]	@ 0x34
 8013256:	f002 0210 	and.w	r2, r2, #16
  if (end < 0) {
 801325a:	f2c0 8140 	blt.w	80134de <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x176a>
  if (hi < v) return hi;
 801325e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013260:	429f      	cmp	r7, r3
 8013262:	f280 8109 	bge.w	8013478 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1704>
            const int len = stop_4 - start_4;
 8013266:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013268:	1afb      	subs	r3, r7, r3
 801326a:	469e      	mov	lr, r3
      end = axis_size;
 801326c:	e9cd 730e 	strd	r7, r3, [sp, #56]	@ 0x38
 8013270:	f7fe be99 	b.w	8011fa6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x232>
  if (shrink_axis) {
 8013274:	f010 0310 	ands.w	r3, r0, #16
 8013278:	f000 8107 	beq.w	801348a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1716>
    if (start >= axis_size) {
 801327c:	2f00      	cmp	r7, #0
 801327e:	f040 8145 	bne.w	801350c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1798>
 8013282:	46be      	mov	lr, r7
      start = 0;
 8013284:	970d      	str	r7, [sp, #52]	@ 0x34
    if (start >= axis_size) {
 8013286:	970f      	str	r7, [sp, #60]	@ 0x3c
      return start;
 8013288:	970e      	str	r7, [sp, #56]	@ 0x38
 801328a:	f7fe be8c 	b.w	8011fa6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x232>
  if (stride > 0) {
 801328e:	2b00      	cmp	r3, #0
    start += axis_size;
 8013290:	4439      	add	r1, r7
  if (stride > 0) {
 8013292:	f340 8154 	ble.w	801353e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17ca>
  TFLITE_DCHECK(!(hi < lo));
 8013296:	2f00      	cmp	r7, #0
 8013298:	f2c0 81be 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 801329c:	2a00      	cmp	r2, #0
 801329e:	f000 80dd 	beq.w	801345c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x16e8>
  if (shrink_axis) {
 80132a2:	f010 0310 	ands.w	r3, r0, #16
 80132a6:	f000 80f0 	beq.w	801348a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1716>
    if (start >= axis_size) {
 80132aa:	2f00      	cmp	r7, #0
 80132ac:	d0e9      	beq.n	8013282 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x150e>
      start = 0;
 80132ae:	2300      	movs	r3, #0
 80132b0:	930d      	str	r3, [sp, #52]	@ 0x34
      return start + 1;
 80132b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80132b4:	3301      	adds	r3, #1
 80132b6:	930e      	str	r3, [sp, #56]	@ 0x38
 80132b8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80132ba:	1a9b      	subs	r3, r3, r2
 80132bc:	469e      	mov	lr, r3
 80132be:	930f      	str	r3, [sp, #60]	@ 0x3c
 80132c0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80132c2:	2b00      	cmp	r3, #0
 80132c4:	f6be ae6f 	bge.w	8011fa6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x232>
 80132c8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80132ca:	fb07 f204 	mul.w	r2, r7, r4
 80132ce:	fb04 f105 	mul.w	r1, r4, r5
 80132d2:	fb06 f003 	mul.w	r0, r6, r3
 80132d6:	fb05 f306 	mul.w	r3, r5, r6
 80132da:	fb05 f000 	mul.w	r0, r5, r0
 80132de:	fb04 f303 	mul.w	r3, r4, r3
 80132e2:	fb04 f000 	mul.w	r0, r4, r0
 80132e6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80132e8:	fb07 f303 	mul.w	r3, r7, r3
 80132ec:	fb07 f101 	mul.w	r1, r7, r1
 80132f0:	fb04 f603 	mul.w	r6, r4, r3
 80132f4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80132f6:	fb07 f800 	mul.w	r8, r7, r0
 80132fa:	fb01 f303 	mul.w	r3, r1, r3
 80132fe:	fb01 f009 	mul.w	r0, r1, r9
 8013302:	9311      	str	r3, [sp, #68]	@ 0x44
 8013304:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013306:	fb07 f10c 	mul.w	r1, r7, ip
 801330a:	fb02 fe0b 	mul.w	lr, r2, fp
 801330e:	fb02 f303 	mul.w	r3, r2, r3
 8013312:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013314:	9b02      	ldr	r3, [sp, #8]
 8013316:	fb07 f303 	mul.w	r3, r7, r3
 801331a:	4647      	mov	r7, r8
 801331c:	46a0      	mov	r8, r4
 801331e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013320:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
    if (stride < 0) {
 8013322:	2b00      	cmp	r3, #0
      return index > end;
 8013324:	9b18      	ldr	r3, [sp, #96]	@ 0x60
    if (stride < 0) {
 8013326:	f2c0 8094 	blt.w	8013452 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x16de>
      return index < end;
 801332a:	4598      	cmp	r8, r3
 801332c:	bfac      	ite	ge
 801332e:	2300      	movge	r3, #0
 8013330:	2301      	movlt	r3, #1
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 8013332:	2b00      	cmp	r3, #0
 8013334:	d080      	beq.n	8013238 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x14c4>
 8013336:	eb0a 0406 	add.w	r4, sl, r6
 801333a:	f8cd 9020 	str.w	r9, [sp, #32]
 801333e:	4602      	mov	r2, r0
      return index > end;
 8013340:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8013342:	4623      	mov	r3, r4
 8013344:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
    if (stride < 0) {
 8013346:	2c00      	cmp	r4, #0
      return index > end;
 8013348:	9c08      	ldr	r4, [sp, #32]
    if (stride < 0) {
 801334a:	db76      	blt.n	801343a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x16c6>
      return index < end;
 801334c:	42ac      	cmp	r4, r5
 801334e:	bfac      	ite	ge
 8013350:	2400      	movge	r4, #0
 8013352:	2401      	movlt	r4, #1
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8013354:	2c00      	cmp	r4, #0
 8013356:	d075      	beq.n	8013444 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x16d0>
 8013358:	189c      	adds	r4, r3, r2
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 801335a:	f8cd b018 	str.w	fp, [sp, #24]
      return index > end;
 801335e:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 8013360:	9405      	str	r4, [sp, #20]
    if (stride < 0) {
 8013362:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8013364:	f8cd e004 	str.w	lr, [sp, #4]
 8013368:	2c00      	cmp	r4, #0
      return index > end;
 801336a:	9c06      	ldr	r4, [sp, #24]
    if (stride < 0) {
 801336c:	db52      	blt.n	8013414 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x16a0>
      return index < end;
 801336e:	42ac      	cmp	r4, r5
 8013370:	bfac      	ite	ge
 8013372:	2400      	movge	r4, #0
 8013374:	2401      	movlt	r4, #1
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8013376:	2c00      	cmp	r4, #0
 8013378:	d054      	beq.n	8013424 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x16b0>
 801337a:	9c09      	ldr	r4, [sp, #36]	@ 0x24
    if (stride < 0) {
 801337c:	f1bc 0f00 	cmp.w	ip, #0
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8013380:	9d02      	ldr	r5, [sp, #8]
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8013382:	9404      	str	r4, [sp, #16]
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8013384:	9503      	str	r5, [sp, #12]
 8013386:	9c05      	ldr	r4, [sp, #20]
 8013388:	9d01      	ldr	r5, [sp, #4]
 801338a:	442c      	add	r4, r5
 801338c:	9407      	str	r4, [sp, #28]
 801338e:	e9dd 5403 	ldrd	r5, r4, [sp, #12]
 8013392:	9303      	str	r3, [sp, #12]
  auto lc = [&](int end, int stride, int index) {
 8013394:	9204      	str	r2, [sp, #16]
    if (stride < 0) {
 8013396:	db22      	blt.n	80133de <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x166a>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8013398:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801339a:	42ab      	cmp	r3, r5
 801339c:	dd2b      	ble.n	80133f6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1682>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 801339e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	@ 0x34
 80133a2:	4293      	cmp	r3, r2
 80133a4:	da3b      	bge.n	801341e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x16aa>
 80133a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80133a8:	9a04      	ldr	r2, [sp, #16]
 80133aa:	9304      	str	r3, [sp, #16]
 80133ac:	9b07      	ldr	r3, [sp, #28]
 80133ae:	4423      	add	r3, r4
 80133b0:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 80133b4:	9b04      	ldr	r3, [sp, #16]
 80133b6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80133b8:	56d2      	ldrsb	r2, [r2, r3]
 80133ba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80133bc:	f803 2b01 	strb.w	r2, [r3], #1
                 offset_4 += stride[4]) {
 80133c0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80133c2:	930c      	str	r3, [sp, #48]	@ 0x30
 80133c4:	9b04      	ldr	r3, [sp, #16]
 80133c6:	4413      	add	r3, r2
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80133c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80133ca:	4293      	cmp	r3, r2
                 offset_4 += stride[4]) {
 80133cc:	9304      	str	r3, [sp, #16]
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80133ce:	dcf1      	bgt.n	80133b4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1640>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 80133d0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    if (stride < 0) {
 80133d2:	f1bc 0f00 	cmp.w	ip, #0
             offset_3 += stride[3]) {
 80133d6:	4465      	add	r5, ip
 80133d8:	440c      	add	r4, r1
  auto lc = [&](int end, int stride, int index) {
 80133da:	9204      	str	r2, [sp, #16]
    if (stride < 0) {
 80133dc:	dadc      	bge.n	8013398 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1624>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 80133de:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80133e0:	42ab      	cmp	r3, r5
 80133e2:	da08      	bge.n	80133f6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1682>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80133e4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	@ 0x34
 80133e8:	4293      	cmp	r3, r2
 80133ea:	dbdc      	blt.n	80133a6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1632>
             offset_3 += stride[3]) {
 80133ec:	4465      	add	r5, ip
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 80133ee:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80133f0:	440c      	add	r4, r1
 80133f2:	42ab      	cmp	r3, r5
 80133f4:	dbf6      	blt.n	80133e4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1670>
           offset_2 += stride[2]) {
 80133f6:	9c06      	ldr	r4, [sp, #24]
 80133f8:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80133fa:	442c      	add	r4, r5
 80133fc:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 80133fe:	9406      	str	r4, [sp, #24]
 8013400:	9c01      	ldr	r4, [sp, #4]
 8013402:	442c      	add	r4, r5
      return index > end;
 8013404:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 8013406:	9401      	str	r4, [sp, #4]
    if (stride < 0) {
 8013408:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 801340a:	2c00      	cmp	r4, #0
      return index > end;
 801340c:	9c06      	ldr	r4, [sp, #24]
 801340e:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
    if (stride < 0) {
 8013412:	daac      	bge.n	801336e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x15fa>
      return index > end;
 8013414:	42ac      	cmp	r4, r5
 8013416:	bfd4      	ite	le
 8013418:	2400      	movle	r4, #0
 801341a:	2401      	movgt	r4, #1
 801341c:	e7ab      	b.n	8013376 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1602>
             offset_3 += stride[3]) {
 801341e:	4465      	add	r5, ip
 8013420:	440c      	add	r4, r1
  auto lc = [&](int end, int stride, int index) {
 8013422:	e7b9      	b.n	8013398 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1624>
         offset_1 += stride[1]) {
 8013424:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8013426:	9c08      	ldr	r4, [sp, #32]
 8013428:	442c      	add	r4, r5
 801342a:	9408      	str	r4, [sp, #32]
 801342c:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 801342e:	4422      	add	r2, r4
 8013430:	462c      	mov	r4, r5
      return index > end;
 8013432:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
    if (stride < 0) {
 8013434:	2c00      	cmp	r4, #0
      return index > end;
 8013436:	9c08      	ldr	r4, [sp, #32]
    if (stride < 0) {
 8013438:	da88      	bge.n	801334c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x15d8>
      return index > end;
 801343a:	42ac      	cmp	r4, r5
 801343c:	bfd4      	ite	le
 801343e:	2400      	movle	r4, #0
 8013440:	2401      	movgt	r4, #1
 8013442:	e787      	b.n	8013354 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x15e0>
       offset_0 += stride[0]) {
 8013444:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8013446:	443e      	add	r6, r7
    if (stride < 0) {
 8013448:	2b00      	cmp	r3, #0
       offset_0 += stride[0]) {
 801344a:	4498      	add	r8, r3
      return index > end;
 801344c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
    if (stride < 0) {
 801344e:	f6bf af6c 	bge.w	801332a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x15b6>
      return index > end;
 8013452:	4598      	cmp	r8, r3
 8013454:	bfd4      	ite	le
 8013456:	2300      	movle	r3, #0
 8013458:	2301      	movgt	r3, #1
 801345a:	e76a      	b.n	8013332 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x15be>
  if (v < lo) return lo;
 801345c:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
 8013460:	930d      	str	r3, [sp, #52]	@ 0x34
  if (shrink_axis) {
 8013462:	06c2      	lsls	r2, r0, #27
 8013464:	d512      	bpl.n	801348c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1718>
    if (start >= axis_size) {
 8013466:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013468:	429f      	cmp	r7, r3
 801346a:	f73f af22 	bgt.w	80132b2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x153e>
 801346e:	f04f 0e00 	mov.w	lr, #0
 8013472:	e9cd 3e0e 	strd	r3, lr, [sp, #56]	@ 0x38
 8013476:	e723      	b.n	80132c0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x154c>
  if (end_mask) {
 8013478:	2a00      	cmp	r2, #0
 801347a:	f47f aef4 	bne.w	8013266 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x14f2>
            const int len = stop_4 - start_4;
 801347e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013480:	1a9b      	subs	r3, r3, r2
 8013482:	469e      	mov	lr, r3
 8013484:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013486:	f7fe bd8e 	b.w	8011fa6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x232>
      start = 0;
 801348a:	930d      	str	r3, [sp, #52]	@ 0x34
  int end = indices[axis];
 801348c:	9bd3      	ldr	r3, [sp, #844]	@ 0x34c
 801348e:	930e      	str	r3, [sp, #56]	@ 0x38
  if (offset) {
 8013490:	f1b8 0f00 	cmp.w	r8, #0
 8013494:	d003      	beq.n	801349e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x172a>
    end += start;
 8013496:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	@ 0x34
 801349a:	4413      	add	r3, r2
 801349c:	930e      	str	r3, [sp, #56]	@ 0x38
  if (end < 0) {
 801349e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80134a0:	f8bd 236c 	ldrh.w	r2, [sp, #876]	@ 0x36c
 80134a4:	2b00      	cmp	r3, #0
 80134a6:	f002 0210 	and.w	r2, r2, #16
 80134aa:	db18      	blt.n	80134de <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x176a>
  if (stride > 0) {
 80134ac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80134ae:	2b00      	cmp	r3, #0
 80134b0:	f73f aed5 	bgt.w	801325e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x14ea>
 80134b4:	f107 3eff 	add.w	lr, r7, #4294967295
  if (hi < v) return hi;
 80134b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80134ba:	459e      	cmp	lr, r3
 80134bc:	db36      	blt.n	801352c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17b8>
  if (end_mask) {
 80134be:	bb6a      	cbnz	r2, 801351c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17a8>
  if (v < lo) return lo;
 80134c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80134c4:	930e      	str	r3, [sp, #56]	@ 0x38
 80134c6:	e6f7      	b.n	80132b8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1544>
  int end = indices[axis];
 80134c8:	9bd3      	ldr	r3, [sp, #844]	@ 0x34c
 80134ca:	930e      	str	r3, [sp, #56]	@ 0x38
  if (offset) {
 80134cc:	f1b8 0f00 	cmp.w	r8, #0
 80134d0:	d1e1      	bne.n	8013496 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1722>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 80134d2:	f8bd 236c 	ldrh.w	r2, [sp, #876]	@ 0x36c
  if (end < 0) {
 80134d6:	2b00      	cmp	r3, #0
 80134d8:	f002 0210 	and.w	r2, r2, #16
 80134dc:	daec      	bge.n	80134b8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1744>
    end += axis_size;
 80134de:	443b      	add	r3, r7
 80134e0:	930e      	str	r3, [sp, #56]	@ 0x38
  if (stride > 0) {
 80134e2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	dde5      	ble.n	80134b4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1740>
  TFLITE_DCHECK(!(hi < lo));
 80134e8:	2f00      	cmp	r7, #0
 80134ea:	f2c0 8095 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (end_mask) {
 80134ee:	2a00      	cmp	r2, #0
 80134f0:	f47f aeb9 	bne.w	8013266 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x14f2>
  if (v < lo) return lo;
 80134f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80134f6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80134f8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80134fc:	930e      	str	r3, [sp, #56]	@ 0x38
 80134fe:	1a9b      	subs	r3, r3, r2
 8013500:	469e      	mov	lr, r3
 8013502:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013504:	f7fe bd4f 	b.w	8011fa6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x232>
  if (hi < v) return hi;
 8013508:	970d      	str	r7, [sp, #52]	@ 0x34
 801350a:	e7c4      	b.n	8013496 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1722>
 801350c:	2301      	movs	r3, #1
      start = 0;
 801350e:	2200      	movs	r2, #0
    if (start >= axis_size) {
 8013510:	469e      	mov	lr, r3
 8013512:	930f      	str	r3, [sp, #60]	@ 0x3c
      start = 0;
 8013514:	920d      	str	r2, [sp, #52]	@ 0x34
      return start + 1;
 8013516:	930e      	str	r3, [sp, #56]	@ 0x38
 8013518:	f7fe bd45 	b.w	8011fa6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x232>
    if (stride > 0) {
 801351c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801351e:	43db      	mvns	r3, r3
      end = -1;
 8013520:	f04f 32ff 	mov.w	r2, #4294967295
 8013524:	469e      	mov	lr, r3
 8013526:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013528:	920e      	str	r2, [sp, #56]	@ 0x38
 801352a:	e6c9      	b.n	80132c0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x154c>
  if (end_mask) {
 801352c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801352e:	2a00      	cmp	r2, #0
 8013530:	d1f5      	bne.n	801351e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17aa>
 8013532:	ebae 0303 	sub.w	r3, lr, r3
  if (hi < v) return hi;
 8013536:	e9cd e30e 	strd	lr, r3, [sp, #56]	@ 0x38
 801353a:	469e      	mov	lr, r3
 801353c:	e6c0      	b.n	80132c0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x154c>
    start = Clamp(start, -1, axis_size - 1);
 801353e:	1e7b      	subs	r3, r7, #1
  TFLITE_DCHECK(!(hi < lo));
 8013540:	f1b3 3fff 	cmp.w	r3, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 8013544:	469e      	mov	lr, r3
 8013546:	930d      	str	r3, [sp, #52]	@ 0x34
  TFLITE_DCHECK(!(hi < lo));
 8013548:	db66      	blt.n	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 801354a:	428b      	cmp	r3, r1
 801354c:	db09      	blt.n	8013562 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17ee>
  if (begin_mask) {
 801354e:	b91a      	cbnz	r2, 8013558 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17e4>
  if (v < lo) return lo;
 8013550:	ea41 73e1 	orr.w	r3, r1, r1, asr #31
 8013554:	930d      	str	r3, [sp, #52]	@ 0x34
 8013556:	e784      	b.n	8013462 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x16ee>
  if (shrink_axis) {
 8013558:	06c1      	lsls	r1, r0, #27
 801355a:	d5b5      	bpl.n	80134c8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1754>
 801355c:	463b      	mov	r3, r7
 801355e:	970e      	str	r7, [sp, #56]	@ 0x38
 8013560:	e6aa      	b.n	80132b8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1544>
  if (begin_mask) {
 8013562:	2a00      	cmp	r2, #0
 8013564:	d1f8      	bne.n	8013558 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17e4>
  if (shrink_axis) {
 8013566:	06c0      	lsls	r0, r0, #27
 8013568:	f53f aea3 	bmi.w	80132b2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x153e>
 801356c:	e78e      	b.n	801348c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1718>
  int end = indices[axis];
 801356e:	9bd2      	ldr	r3, [sp, #840]	@ 0x348
  if (offset) {
 8013570:	f1b8 0f00 	cmp.w	r8, #0
 8013574:	d152      	bne.n	801361c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a8>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013576:	f8bd 236c 	ldrh.w	r2, [sp, #876]	@ 0x36c
  if (end < 0) {
 801357a:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 801357c:	9402      	str	r4, [sp, #8]
 801357e:	f002 0208 	and.w	r2, r2, #8
  if (end < 0) {
 8013582:	db43      	blt.n	801360c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1898>
  if (hi < v) return hi;
 8013584:	429c      	cmp	r4, r3
 8013586:	f6fe acee 	blt.w	8011f66 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f2>
  if (end_mask) {
 801358a:	2a00      	cmp	r2, #0
 801358c:	f47e aceb 	bne.w	8011f66 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f2>
  if (v < lo) return lo;
 8013590:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013594:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013596:	f7fe bce7 	b.w	8011f68 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f4>
      start = 0;
 801359a:	2300      	movs	r3, #0
 801359c:	9302      	str	r3, [sp, #8]
  if (shrink_axis) {
 801359e:	0702      	lsls	r2, r0, #28
 80135a0:	d50d      	bpl.n	80135be <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x184a>
    if (start >= axis_size) {
 80135a2:	9b02      	ldr	r3, [sp, #8]
 80135a4:	429c      	cmp	r4, r3
 80135a6:	dc05      	bgt.n	80135b4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1840>
      end = -1;
 80135a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80135aa:	f7fe bcdd 	b.w	8011f68 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f4>
  if (begin_mask) {
 80135ae:	bb02      	cbnz	r2, 80135f2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x187e>
  if (shrink_axis) {
 80135b0:	0703      	lsls	r3, r0, #28
 80135b2:	d504      	bpl.n	80135be <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x184a>
      return start + 1;
 80135b4:	9b02      	ldr	r3, [sp, #8]
 80135b6:	3301      	adds	r3, #1
 80135b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80135ba:	f7fe bcd5 	b.w	8011f68 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f4>
  int end = indices[axis];
 80135be:	9bd2      	ldr	r3, [sp, #840]	@ 0x348
  if (offset) {
 80135c0:	f1b8 0f00 	cmp.w	r8, #0
 80135c4:	d001      	beq.n	80135ca <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1856>
    end += start;
 80135c6:	9a02      	ldr	r2, [sp, #8]
 80135c8:	4413      	add	r3, r2
  const int32_t end_mask = (params.end_mask & 1 << axis);
 80135ca:	f8bd 236c 	ldrh.w	r2, [sp, #876]	@ 0x36c
  if (end < 0) {
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	f002 0208 	and.w	r2, r2, #8
 80135d4:	db1a      	blt.n	801360c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1898>
  if (stride > 0) {
 80135d6:	f1bc 0f00 	cmp.w	ip, #0
 80135da:	dcd3      	bgt.n	8013584 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1810>
 80135dc:	1e67      	subs	r7, r4, #1
 80135de:	9701      	str	r7, [sp, #4]
  if (hi < v) return hi;
 80135e0:	9f01      	ldr	r7, [sp, #4]
 80135e2:	429f      	cmp	r7, r3
 80135e4:	db1f      	blt.n	8013626 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18b2>
  if (end_mask) {
 80135e6:	b9da      	cbnz	r2, 8013620 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18ac>
  if (v < lo) return lo;
 80135e8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80135ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 80135ee:	f7fe bcbb 	b.w	8011f68 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f4>
  if (shrink_axis) {
 80135f2:	0707      	lsls	r7, r0, #28
 80135f4:	f53e acb7 	bmi.w	8011f66 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f2>
  int end = indices[axis];
 80135f8:	9bd2      	ldr	r3, [sp, #840]	@ 0x348
  if (offset) {
 80135fa:	f1b8 0f00 	cmp.w	r8, #0
 80135fe:	d1e2      	bne.n	80135c6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1852>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013600:	f8bd 236c 	ldrh.w	r2, [sp, #876]	@ 0x36c
  if (end < 0) {
 8013604:	2b00      	cmp	r3, #0
 8013606:	f002 0208 	and.w	r2, r2, #8
 801360a:	dae9      	bge.n	80135e0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x186c>
  if (stride > 0) {
 801360c:	f1bc 0f00 	cmp.w	ip, #0
    end += axis_size;
 8013610:	4423      	add	r3, r4
  if (stride > 0) {
 8013612:	dde3      	ble.n	80135dc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1868>
  TFLITE_DCHECK(!(hi < lo));
 8013614:	2c00      	cmp	r4, #0
 8013616:	dab8      	bge.n	801358a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1816>
  TFLITE_DCHECK(node->user_data != nullptr);
 8013618:	f00f f9a6 	bl	8022968 <abort>
  if (hi < v) return hi;
 801361c:	9402      	str	r4, [sp, #8]
 801361e:	e7d2      	b.n	80135c6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1852>
      end = -1;
 8013620:	f04f 33ff 	mov.w	r3, #4294967295
 8013624:	e7c0      	b.n	80135a8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1834>
 8013626:	2a00      	cmp	r2, #0
 8013628:	463b      	mov	r3, r7
 801362a:	bf18      	it	ne
 801362c:	f04f 33ff 	movne.w	r3, #4294967295
 8013630:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013632:	f7fe bc99 	b.w	8011f68 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f4>
  if (stride > 0) {
 8013636:	f1bc 0f00 	cmp.w	ip, #0
    start += axis_size;
 801363a:	4423      	add	r3, r4
  if (stride > 0) {
 801363c:	dd07      	ble.n	801364e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18da>
  TFLITE_DCHECK(!(hi < lo));
 801363e:	2c00      	cmp	r4, #0
 8013640:	dbea      	blt.n	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8013642:	2a00      	cmp	r2, #0
 8013644:	d1a9      	bne.n	801359a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1826>
  if (v < lo) return lo;
 8013646:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801364a:	9302      	str	r3, [sp, #8]
 801364c:	e7a7      	b.n	801359e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x182a>
    start = Clamp(start, -1, axis_size - 1);
 801364e:	1e67      	subs	r7, r4, #1
  TFLITE_DCHECK(!(hi < lo));
 8013650:	f1b7 3fff 	cmp.w	r7, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 8013654:	e9cd 7701 	strd	r7, r7, [sp, #4]
  TFLITE_DCHECK(!(hi < lo));
 8013658:	dbde      	blt.n	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 801365a:	429f      	cmp	r7, r3
 801365c:	dba7      	blt.n	80135ae <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x183a>
  if (begin_mask) {
 801365e:	2a00      	cmp	r2, #0
 8013660:	d1c7      	bne.n	80135f2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x187e>
  if (v < lo) return lo;
 8013662:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013666:	9302      	str	r3, [sp, #8]
 8013668:	e799      	b.n	801359e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x182a>
  int end = indices[axis];
 801366a:	9bd1      	ldr	r3, [sp, #836]	@ 0x344
  if (offset) {
 801366c:	f1b8 0f00 	cmp.w	r8, #0
 8013670:	d125      	bne.n	80136be <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x194a>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013672:	f8bd 236c 	ldrh.w	r2, [sp, #876]	@ 0x36c
  if (end < 0) {
 8013676:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 8013678:	46ab      	mov	fp, r5
 801367a:	f002 0204 	and.w	r2, r2, #4
  if (end < 0) {
 801367e:	db17      	blt.n	80136b0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x193c>
  if (hi < v) return hi;
 8013680:	429d      	cmp	r5, r3
 8013682:	f6fe ac52 	blt.w	8011f2a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b6>
  if (end_mask) {
 8013686:	2a00      	cmp	r2, #0
 8013688:	f47e ac4f 	bne.w	8011f2a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b6>
  if (v < lo) return lo;
 801368c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013690:	9316      	str	r3, [sp, #88]	@ 0x58
 8013692:	f7fe bc4b 	b.w	8011f2c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b8>
  if (shrink_axis) {
 8013696:	0747      	lsls	r7, r0, #29
 8013698:	f53e ac47 	bmi.w	8011f2a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b6>
  int end = indices[axis];
 801369c:	9bd1      	ldr	r3, [sp, #836]	@ 0x344
  if (offset) {
 801369e:	f1b8 0f00 	cmp.w	r8, #0
 80136a2:	d10d      	bne.n	80136c0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x194c>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 80136a4:	f8bd 236c 	ldrh.w	r2, [sp, #876]	@ 0x36c
  if (end < 0) {
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	f002 0204 	and.w	r2, r2, #4
 80136ae:	da12      	bge.n	80136d6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1962>
  if (stride > 0) {
 80136b0:	9c10      	ldr	r4, [sp, #64]	@ 0x40
    end += axis_size;
 80136b2:	442b      	add	r3, r5
  if (stride > 0) {
 80136b4:	2c00      	cmp	r4, #0
 80136b6:	dd0d      	ble.n	80136d4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1960>
  TFLITE_DCHECK(!(hi < lo));
 80136b8:	2d00      	cmp	r5, #0
 80136ba:	dae4      	bge.n	8013686 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1912>
 80136bc:	e7ac      	b.n	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 80136be:	46ab      	mov	fp, r5
    end += start;
 80136c0:	445b      	add	r3, fp
  const int32_t end_mask = (params.end_mask & 1 << axis);
 80136c2:	f8bd 236c 	ldrh.w	r2, [sp, #876]	@ 0x36c
  if (end < 0) {
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	f002 0204 	and.w	r2, r2, #4
 80136cc:	dbf0      	blt.n	80136b0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x193c>
  if (stride > 0) {
 80136ce:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 80136d0:	2c00      	cmp	r4, #0
 80136d2:	dcd5      	bgt.n	8013680 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x190c>
 80136d4:	1e6c      	subs	r4, r5, #1
  if (hi < v) return hi;
 80136d6:	429c      	cmp	r4, r3
 80136d8:	db0a      	blt.n	80136f0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x197c>
  if (end_mask) {
 80136da:	b922      	cbnz	r2, 80136e6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1972>
  if (v < lo) return lo;
 80136dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80136e0:	9316      	str	r3, [sp, #88]	@ 0x58
 80136e2:	f7fe bc23 	b.w	8011f2c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b8>
      end = -1;
 80136e6:	f04f 33ff 	mov.w	r3, #4294967295
 80136ea:	9316      	str	r3, [sp, #88]	@ 0x58
 80136ec:	f7fe bc1e 	b.w	8011f2c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b8>
 80136f0:	2a00      	cmp	r2, #0
 80136f2:	bf0c      	ite	eq
 80136f4:	4623      	moveq	r3, r4
 80136f6:	f04f 33ff 	movne.w	r3, #4294967295
 80136fa:	9316      	str	r3, [sp, #88]	@ 0x58
 80136fc:	f7fe bc16 	b.w	8011f2c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b8>
      start = 0;
 8013700:	f04f 0b00 	mov.w	fp, #0
  if (shrink_axis) {
 8013704:	0742      	lsls	r2, r0, #29
 8013706:	d519      	bpl.n	801373c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x19c8>
    if (start >= axis_size) {
 8013708:	455d      	cmp	r5, fp
 801370a:	dc12      	bgt.n	8013732 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x19be>
      return start;
 801370c:	f8cd b058 	str.w	fp, [sp, #88]	@ 0x58
 8013710:	f7fe bc0c 	b.w	8011f2c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b8>
  if (stride > 0) {
 8013714:	2c00      	cmp	r4, #0
    start += axis_size;
 8013716:	442b      	add	r3, r5
  if (stride > 0) {
 8013718:	dd15      	ble.n	8013746 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x19d2>
  TFLITE_DCHECK(!(hi < lo));
 801371a:	2d00      	cmp	r5, #0
 801371c:	f6ff af7c 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8013720:	2a00      	cmp	r2, #0
 8013722:	d1ed      	bne.n	8013700 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x198c>
  if (v < lo) return lo;
 8013724:	ea23 7be3 	bic.w	fp, r3, r3, asr #31
 8013728:	e7ec      	b.n	8013704 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1990>
  if (begin_mask) {
 801372a:	2a00      	cmp	r2, #0
 801372c:	d1b3      	bne.n	8013696 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1922>
  if (shrink_axis) {
 801372e:	0743      	lsls	r3, r0, #29
 8013730:	d504      	bpl.n	801373c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x19c8>
      return start + 1;
 8013732:	f10b 0301 	add.w	r3, fp, #1
 8013736:	9316      	str	r3, [sp, #88]	@ 0x58
 8013738:	f7fe bbf8 	b.w	8011f2c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b8>
  int end = indices[axis];
 801373c:	9bd1      	ldr	r3, [sp, #836]	@ 0x344
  if (offset) {
 801373e:	f1b8 0f00 	cmp.w	r8, #0
 8013742:	d0be      	beq.n	80136c2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x194e>
 8013744:	e7bc      	b.n	80136c0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x194c>
    start = Clamp(start, -1, axis_size - 1);
 8013746:	f105 3bff 	add.w	fp, r5, #4294967295
  TFLITE_DCHECK(!(hi < lo));
 801374a:	f1bb 3fff 	cmp.w	fp, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 801374e:	465c      	mov	r4, fp
  TFLITE_DCHECK(!(hi < lo));
 8013750:	f6ff af62 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8013754:	459b      	cmp	fp, r3
 8013756:	dbe8      	blt.n	801372a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x19b6>
  if (begin_mask) {
 8013758:	2a00      	cmp	r2, #0
 801375a:	d19c      	bne.n	8013696 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1922>
  if (v < lo) return lo;
 801375c:	ea43 7be3 	orr.w	fp, r3, r3, asr #31
 8013760:	e7d0      	b.n	8013704 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1990>
  int end = indices[axis];
 8013762:	9bd0      	ldr	r3, [sp, #832]	@ 0x340
  if (offset) {
 8013764:	f1b8 0f00 	cmp.w	r8, #0
 8013768:	d14d      	bne.n	8013806 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a92>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 801376a:	f8bd 236c 	ldrh.w	r2, [sp, #876]	@ 0x36c
  if (end < 0) {
 801376e:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 8013770:	46b1      	mov	r9, r6
 8013772:	f002 0202 	and.w	r2, r2, #2
  if (end < 0) {
 8013776:	db3f      	blt.n	80137f8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a84>
  if (hi < v) return hi;
 8013778:	429e      	cmp	r6, r3
 801377a:	f6fe abb9 	blt.w	8011ef0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17c>
  if (end_mask) {
 801377e:	2a00      	cmp	r2, #0
 8013780:	f47e abb6 	bne.w	8011ef0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17c>
  if (v < lo) return lo;
 8013784:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013788:	931b      	str	r3, [sp, #108]	@ 0x6c
 801378a:	f7fe bbb2 	b.w	8011ef2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17e>
      start = 0;
 801378e:	f04f 0900 	mov.w	r9, #0
  if (shrink_axis) {
 8013792:	0784      	lsls	r4, r0, #30
 8013794:	d50d      	bpl.n	80137b2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a3e>
    if (start >= axis_size) {
 8013796:	454e      	cmp	r6, r9
 8013798:	dc06      	bgt.n	80137a8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a34>
      return start;
 801379a:	f8cd 906c 	str.w	r9, [sp, #108]	@ 0x6c
 801379e:	f7fe bba8 	b.w	8011ef2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17e>
  if (begin_mask) {
 80137a2:	b9e2      	cbnz	r2, 80137de <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a6a>
  if (shrink_axis) {
 80137a4:	0787      	lsls	r7, r0, #30
 80137a6:	d504      	bpl.n	80137b2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a3e>
      return start + 1;
 80137a8:	f109 0301 	add.w	r3, r9, #1
 80137ac:	931b      	str	r3, [sp, #108]	@ 0x6c
 80137ae:	f7fe bba0 	b.w	8011ef2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17e>
  int end = indices[axis];
 80137b2:	9bd0      	ldr	r3, [sp, #832]	@ 0x340
  if (offset) {
 80137b4:	f1b8 0f00 	cmp.w	r8, #0
 80137b8:	d126      	bne.n	8013808 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a94>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 80137ba:	f8bd 236c 	ldrh.w	r2, [sp, #876]	@ 0x36c
  if (end < 0) {
 80137be:	2b00      	cmp	r3, #0
 80137c0:	f002 0202 	and.w	r2, r2, #2
 80137c4:	db18      	blt.n	80137f8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a84>
  if (stride > 0) {
 80137c6:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
 80137c8:	2c00      	cmp	r4, #0
 80137ca:	dcd5      	bgt.n	8013778 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a04>
 80137cc:	1e74      	subs	r4, r6, #1
  if (hi < v) return hi;
 80137ce:	429c      	cmp	r4, r3
 80137d0:	db3a      	blt.n	8013848 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1ad4>
  if (end_mask) {
 80137d2:	bba2      	cbnz	r2, 801383e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1aca>
  if (v < lo) return lo;
 80137d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80137d8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80137da:	f7fe bb8a 	b.w	8011ef2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17e>
  if (shrink_axis) {
 80137de:	0785      	lsls	r5, r0, #30
 80137e0:	f53e ab86 	bmi.w	8011ef0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17c>
  int end = indices[axis];
 80137e4:	9bd0      	ldr	r3, [sp, #832]	@ 0x340
  if (offset) {
 80137e6:	f1b8 0f00 	cmp.w	r8, #0
 80137ea:	d10d      	bne.n	8013808 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a94>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 80137ec:	f8bd 236c 	ldrh.w	r2, [sp, #876]	@ 0x36c
  if (end < 0) {
 80137f0:	2b00      	cmp	r3, #0
 80137f2:	f002 0202 	and.w	r2, r2, #2
 80137f6:	daea      	bge.n	80137ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a5a>
  if (stride > 0) {
 80137f8:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
    end += axis_size;
 80137fa:	4433      	add	r3, r6
  if (stride > 0) {
 80137fc:	2c00      	cmp	r4, #0
 80137fe:	dde5      	ble.n	80137cc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a58>
  TFLITE_DCHECK(!(hi < lo));
 8013800:	2e00      	cmp	r6, #0
 8013802:	dabc      	bge.n	801377e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a0a>
 8013804:	e708      	b.n	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8013806:	46b1      	mov	r9, r6
    end += start;
 8013808:	444b      	add	r3, r9
 801380a:	e7d6      	b.n	80137ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a46>
  if (stride > 0) {
 801380c:	2c00      	cmp	r4, #0
    start += axis_size;
 801380e:	4433      	add	r3, r6
  if (stride > 0) {
 8013810:	dd07      	ble.n	8013822 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1aae>
  TFLITE_DCHECK(!(hi < lo));
 8013812:	2e00      	cmp	r6, #0
 8013814:	f6ff af00 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8013818:	2a00      	cmp	r2, #0
 801381a:	d1b8      	bne.n	801378e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a1a>
  if (v < lo) return lo;
 801381c:	ea23 79e3 	bic.w	r9, r3, r3, asr #31
 8013820:	e7b7      	b.n	8013792 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a1e>
    start = Clamp(start, -1, axis_size - 1);
 8013822:	f106 39ff 	add.w	r9, r6, #4294967295
  TFLITE_DCHECK(!(hi < lo));
 8013826:	f1b9 3fff 	cmp.w	r9, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 801382a:	464c      	mov	r4, r9
  TFLITE_DCHECK(!(hi < lo));
 801382c:	f6ff aef4 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8013830:	4599      	cmp	r9, r3
 8013832:	dbb6      	blt.n	80137a2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a2e>
  if (begin_mask) {
 8013834:	2a00      	cmp	r2, #0
 8013836:	d1d2      	bne.n	80137de <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a6a>
  if (v < lo) return lo;
 8013838:	ea43 79e3 	orr.w	r9, r3, r3, asr #31
 801383c:	e7a9      	b.n	8013792 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1a1e>
      end = -1;
 801383e:	f04f 33ff 	mov.w	r3, #4294967295
 8013842:	931b      	str	r3, [sp, #108]	@ 0x6c
 8013844:	f7fe bb55 	b.w	8011ef2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17e>
 8013848:	2a00      	cmp	r2, #0
 801384a:	bf0c      	ite	eq
 801384c:	4623      	moveq	r3, r4
 801384e:	f04f 33ff 	movne.w	r3, #4294967295
 8013852:	931b      	str	r3, [sp, #108]	@ 0x6c
 8013854:	f7fe bb4d 	b.w	8011ef2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x17e>
  int end = indices[axis];
 8013858:	9bcf      	ldr	r3, [sp, #828]	@ 0x33c
  if (offset) {
 801385a:	f1b8 0f00 	cmp.w	r8, #0
 801385e:	f040 8363 	bne.w	8013f28 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x21b4>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013862:	f8bd 236c 	ldrh.w	r2, [sp, #876]	@ 0x36c
  if (end < 0) {
 8013866:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 8013868:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 801386a:	f002 0201 	and.w	r2, r2, #1
 801386e:	9419      	str	r4, [sp, #100]	@ 0x64
  if (end < 0) {
 8013870:	f2c0 8350 	blt.w	8013f14 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x21a0>
  if (hi < v) return hi;
 8013874:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 8013876:	429c      	cmp	r4, r3
 8013878:	f6fe ab1e 	blt.w	8011eb8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x144>
  if (end_mask) {
 801387c:	2a00      	cmp	r2, #0
 801387e:	f47e ab1b 	bne.w	8011eb8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x144>
  if (v < lo) return lo;
 8013882:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013886:	9318      	str	r3, [sp, #96]	@ 0x60
 8013888:	f7fe bb16 	b.w	8011eb8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x144>
           offset_2 += stride[2]) {
 801388c:	9a02      	ldr	r2, [sp, #8]
 801388e:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8013890:	440a      	add	r2, r1
 8013892:	9202      	str	r2, [sp, #8]
 8013894:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8013896:	4413      	add	r3, r2
 8013898:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801389a:	4490      	add	r8, r2
 801389c:	460a      	mov	r2, r1
    if (stride < 0) {
 801389e:	2a00      	cmp	r2, #0
 80138a0:	f6bf ac42 	bge.w	8013128 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x13b4>
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 80138a4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80138a6:	9902      	ldr	r1, [sp, #8]
 80138a8:	428a      	cmp	r2, r1
 80138aa:	f6ff ac42 	blt.w	8013132 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x13be>
         offset_1 += stride[1]) {
 80138ae:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 80138b0:	9b04      	ldr	r3, [sp, #16]
 80138b2:	9e07      	ldr	r6, [sp, #28]
 80138b4:	4413      	add	r3, r2
 80138b6:	9304      	str	r3, [sp, #16]
 80138b8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80138ba:	441e      	add	r6, r3
 80138bc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80138be:	449b      	add	fp, r3
 80138c0:	4613      	mov	r3, r2
      return index > end;
 80138c2:	9a04      	ldr	r2, [sp, #16]
    if (stride < 0) {
 80138c4:	2b00      	cmp	r3, #0
      return index > end;
 80138c6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80138c8:	e9dd 4505 	ldrd	r4, r5, [sp, #20]
    if (stride < 0) {
 80138cc:	f6bf ac16 	bge.w	80130fc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1388>
      return index > end;
 80138d0:	4293      	cmp	r3, r2
 80138d2:	bfac      	ite	ge
 80138d4:	2300      	movge	r3, #0
 80138d6:	2301      	movlt	r3, #1
 80138d8:	e414      	b.n	8013104 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1390>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80138da:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80138dc:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80138de:	4282      	cmp	r2, r0
 80138e0:	f6bf ac4b 	bge.w	801317a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1406>
 80138e4:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 80138e8:	469e      	mov	lr, r3
                 offset_4 += stride[4]) {
 80138ea:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80138ec:	f8d0 c000 	ldr.w	ip, [r0]
 80138f0:	441a      	add	r2, r3
 80138f2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80138f4:	f843 cb04 	str.w	ip, [r3], #4
 80138f8:	930c      	str	r3, [sp, #48]	@ 0x30
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80138fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80138fc:	4418      	add	r0, r3
 80138fe:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013900:	429a      	cmp	r2, r3
 8013902:	dbf2      	blt.n	80138ea <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b76>
 8013904:	4673      	mov	r3, lr
 8013906:	e438      	b.n	801317a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1406>
       offset_0 += stride[0]) {
 8013908:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801390a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801390c:	4413      	add	r3, r2
 801390e:	9318      	str	r3, [sp, #96]	@ 0x60
 8013910:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8013912:	441d      	add	r5, r3
 8013914:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013916:	441c      	add	r4, r3
 8013918:	4613      	mov	r3, r2
    if (stride < 0) {
 801391a:	2b00      	cmp	r3, #0
      return index > end;
 801391c:	e9dd 3218 	ldrd	r3, r2, [sp, #96]	@ 0x60
    if (stride < 0) {
 8013920:	f6bf abd5 	bge.w	80130ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x135a>
      return index > end;
 8013924:	4293      	cmp	r3, r2
 8013926:	bfd4      	ite	le
 8013928:	2300      	movle	r3, #0
 801392a:	2301      	movgt	r3, #1
 801392c:	f7ff bbd3 	b.w	80130d6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1362>
  int end = indices[axis];
 8013930:	99be      	ldr	r1, [sp, #760]	@ 0x2f8
 8013932:	9117      	str	r1, [sp, #92]	@ 0x5c
  if (offset) {
 8013934:	2d00      	cmp	r5, #0
 8013936:	f040 8163 	bne.w	8013c00 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1e8c>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 801393a:	f8bd 3318 	ldrh.w	r3, [sp, #792]	@ 0x318
  if (end < 0) {
 801393e:	2900      	cmp	r1, #0
  if (hi < v) return hi;
 8013940:	960d      	str	r6, [sp, #52]	@ 0x34
 8013942:	f003 0210 	and.w	r2, r3, #16
  if (end < 0) {
 8013946:	f2c0 8144 	blt.w	8013bd2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1e5e>
  if (hi < v) return hi;
 801394a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801394c:	429e      	cmp	r6, r3
 801394e:	da13      	bge.n	8013978 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1c04>
            const int len = stop_4 - start_4;
 8013950:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
      end = axis_size;
 8013952:	9617      	str	r6, [sp, #92]	@ 0x5c
 8013954:	eba6 0c03 	sub.w	ip, r6, r3
    memcpy(output_ptr_, &input_data_[position], sizeof(T) * len);
 8013958:	ea4f 038c 	mov.w	r3, ip, lsl #2
 801395c:	930e      	str	r3, [sp, #56]	@ 0x38
 801395e:	f7ff bb5e 	b.w	801301e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x12aa>
  if (shrink_axis) {
 8013962:	f010 0310 	ands.w	r3, r0, #16
 8013966:	f000 810d 	beq.w	8013b84 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1e10>
    if (start >= axis_size) {
 801396a:	b97e      	cbnz	r6, 801398c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1c18>
 801396c:	46b4      	mov	ip, r6
      start = 0;
 801396e:	960d      	str	r6, [sp, #52]	@ 0x34
      return start;
 8013970:	9617      	str	r6, [sp, #92]	@ 0x5c
    if (start >= axis_size) {
 8013972:	960e      	str	r6, [sp, #56]	@ 0x38
 8013974:	f7ff bb53 	b.w	801301e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x12aa>
  if (end_mask) {
 8013978:	2a00      	cmp	r2, #0
 801397a:	d1e9      	bne.n	8013950 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1bdc>
 801397c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801397e:	eba3 0c02 	sub.w	ip, r3, r2
 8013982:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8013986:	930e      	str	r3, [sp, #56]	@ 0x38
 8013988:	f7ff bb49 	b.w	801301e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x12aa>
      start = 0;
 801398c:	2300      	movs	r3, #0
 801398e:	930d      	str	r3, [sp, #52]	@ 0x34
      return start + 1;
 8013990:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013992:	3301      	adds	r3, #1
 8013994:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013996:	930d      	str	r3, [sp, #52]	@ 0x34
 8013998:	eba3 0c02 	sub.w	ip, r3, r2
 801399c:	9208      	str	r2, [sp, #32]
 801399e:	ea4f 038c 	mov.w	r3, ip, lsl #2
 80139a2:	930e      	str	r3, [sp, #56]	@ 0x38
 80139a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80139a6:	2b00      	cmp	r3, #0
 80139a8:	f280 80e6 	bge.w	8013b78 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1e04>
 80139ac:	9a08      	ldr	r2, [sp, #32]
 80139ae:	fb09 f307 	mul.w	r3, r9, r7
 80139b2:	eb0b 0582 	add.w	r5, fp, r2, lsl #2
 80139b6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80139b8:	fb04 f303 	mul.w	r3, r4, r3
 80139bc:	fb09 f102 	mul.w	r1, r9, r2
 80139c0:	fb06 f303 	mul.w	r3, r6, r3
 80139c4:	fb07 f101 	mul.w	r1, r7, r1
 80139c8:	fb07 f204 	mul.w	r2, r7, r4
 80139cc:	fb04 f101 	mul.w	r1, r4, r1
 80139d0:	fb06 f202 	mul.w	r2, r6, r2
 80139d4:	fb06 f101 	mul.w	r1, r6, r1
 80139d8:	fb04 f706 	mul.w	r7, r4, r6
 80139dc:	9c03      	ldr	r4, [sp, #12]
 80139de:	9110      	str	r1, [sp, #64]	@ 0x40
 80139e0:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80139e2:	fb06 f904 	mul.w	r9, r6, r4
 80139e6:	4644      	mov	r4, r8
 80139e8:	fb01 f003 	mul.w	r0, r1, r3
 80139ec:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 80139ee:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80139f0:	fb02 f101 	mul.w	r1, r2, r1
 80139f4:	009b      	lsls	r3, r3, #2
 80139f6:	fb02 f208 	mul.w	r2, r2, r8
 80139fa:	9111      	str	r1, [sp, #68]	@ 0x44
 80139fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80139fe:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8013a00:	9b20      	ldr	r3, [sp, #128]	@ 0x80
  auto lc = [&](int end, int stride, int index) {
 8013a02:	fb07 fb01 	mul.w	fp, r7, r1
    if (stride < 0) {
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	fb07 f70a 	mul.w	r7, r7, sl
 8013a0c:	fb06 f10e 	mul.w	r1, r6, lr
 8013a10:	4606      	mov	r6, r0
 8013a12:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8013a16:	4628      	mov	r0, r5
 8013a18:	46b8      	mov	r8, r7
 8013a1a:	f8dd b00c 	ldr.w	fp, [sp, #12]
      return index > end;
 8013a1e:	e9dd 3518 	ldrd	r3, r5, [sp, #96]	@ 0x60
    if (stride < 0) {
 8013a22:	f2c0 80a4 	blt.w	8013b6e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1dfa>
      return index < end;
 8013a26:	42ab      	cmp	r3, r5
 8013a28:	bfac      	ite	ge
 8013a2a:	2300      	movge	r3, #0
 8013a2c:	2301      	movlt	r3, #1
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	f43f ac02 	beq.w	8013238 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x14c4>
    if (stride < 0) {
 8013a34:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8013a36:	eb00 0586 	add.w	r5, r0, r6, lsl #2
 8013a3a:	9406      	str	r4, [sp, #24]
 8013a3c:	4617      	mov	r7, r2
 8013a3e:	2b00      	cmp	r3, #0
 8013a40:	46ac      	mov	ip, r5
      return index > end;
 8013a42:	9b06      	ldr	r3, [sp, #24]
 8013a44:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
    if (stride < 0) {
 8013a46:	f2c0 8081 	blt.w	8013b4c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1dd8>
      return index < end;
 8013a4a:	42ab      	cmp	r3, r5
 8013a4c:	bfac      	ite	ge
 8013a4e:	2500      	movge	r5, #0
 8013a50:	2501      	movlt	r5, #1
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8013a52:	2d00      	cmp	r5, #0
 8013a54:	d07f      	beq.n	8013b56 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1de2>
 8013a56:	eb0c 0587 	add.w	r5, ip, r7, lsl #2
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8013a5a:	f8cd a00c 	str.w	sl, [sp, #12]
 8013a5e:	4663      	mov	r3, ip
 8013a60:	f8cd 8004 	str.w	r8, [sp, #4]
 8013a64:	9502      	str	r5, [sp, #8]
 8013a66:	46d4      	mov	ip, sl
    if (stride < 0) {
 8013a68:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8013a6a:	46b2      	mov	sl, r6
      return index > end;
 8013a6c:	9e15      	ldr	r6, [sp, #84]	@ 0x54
    if (stride < 0) {
 8013a6e:	2d00      	cmp	r5, #0
      return index > end;
 8013a70:	9d03      	ldr	r5, [sp, #12]
    if (stride < 0) {
 8013a72:	db54      	blt.n	8013b1e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1daa>
      return index < end;
 8013a74:	42b5      	cmp	r5, r6
 8013a76:	bfac      	ite	ge
 8013a78:	2500      	movge	r5, #0
 8013a7a:	2501      	movlt	r5, #1
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8013a7c:	2d00      	cmp	r5, #0
 8013a7e:	d056      	beq.n	8013b2e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1dba>
    if (stride < 0) {
 8013a80:	f1be 0f00 	cmp.w	lr, #0
 8013a84:	9305      	str	r3, [sp, #20]
 8013a86:	9207      	str	r2, [sp, #28]
 8013a88:	e9dd 6501 	ldrd	r6, r5, [sp, #4]
 8013a8c:	eb05 0586 	add.w	r5, r5, r6, lsl #2
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8013a90:	465e      	mov	r6, fp
  auto lc = [&](int end, int stride, int index) {
 8013a92:	9504      	str	r5, [sp, #16]
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8013a94:	464d      	mov	r5, r9
    if (stride < 0) {
 8013a96:	db27      	blt.n	8013ae8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1d74>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8013a98:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013a9a:	42b3      	cmp	r3, r6
 8013a9c:	dd30      	ble.n	8013b00 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1d8c>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 8013a9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013aa0:	9a08      	ldr	r2, [sp, #32]
 8013aa2:	4293      	cmp	r3, r2
 8013aa4:	da40      	bge.n	8013b28 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1db4>
 8013aa6:	9b04      	ldr	r3, [sp, #16]
 8013aa8:	9a07      	ldr	r2, [sp, #28]
 8013aaa:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8013aae:	920a      	str	r2, [sp, #40]	@ 0x28
 8013ab0:	9309      	str	r3, [sp, #36]	@ 0x24
 8013ab2:	9b08      	ldr	r3, [sp, #32]
 8013ab4:	9307      	str	r3, [sp, #28]
                 offset_4 += stride[4]) {
 8013ab6:	9b07      	ldr	r3, [sp, #28]
 8013ab8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8013aba:	4413      	add	r3, r2
  void Write(int position) { *output_ptr_++ = input_data_[position]; }
 8013abc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013abe:	9307      	str	r3, [sp, #28]
 8013ac0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ac2:	edd3 7a00 	vldr	s15, [r3]
 8013ac6:	ece2 7a01 	vstmia	r2!, {s15}
 8013aca:	920c      	str	r2, [sp, #48]	@ 0x30
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 8013acc:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8013ace:	189a      	adds	r2, r3, r2
 8013ad0:	9b07      	ldr	r3, [sp, #28]
 8013ad2:	9209      	str	r2, [sp, #36]	@ 0x24
 8013ad4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013ad6:	4293      	cmp	r3, r2
 8013ad8:	dced      	bgt.n	8013ab6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1d42>
 8013ada:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    if (stride < 0) {
 8013adc:	f1be 0f00 	cmp.w	lr, #0
             offset_3 += stride[3]) {
 8013ae0:	4476      	add	r6, lr
 8013ae2:	440d      	add	r5, r1
  auto lc = [&](int end, int stride, int index) {
 8013ae4:	9207      	str	r2, [sp, #28]
    if (stride < 0) {
 8013ae6:	dad7      	bge.n	8013a98 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1d24>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8013ae8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013aea:	42b3      	cmp	r3, r6
 8013aec:	da08      	bge.n	8013b00 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1d8c>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 8013aee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013af0:	9a08      	ldr	r2, [sp, #32]
 8013af2:	4293      	cmp	r3, r2
 8013af4:	dbd7      	blt.n	8013aa6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1d32>
             offset_3 += stride[3]) {
 8013af6:	4476      	add	r6, lr
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8013af8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013afa:	440d      	add	r5, r1
 8013afc:	42b3      	cmp	r3, r6
 8013afe:	dbf6      	blt.n	8013aee <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1d7a>
           offset_2 += stride[2]) {
 8013b00:	9d03      	ldr	r5, [sp, #12]
 8013b02:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 8013b04:	9b05      	ldr	r3, [sp, #20]
 8013b06:	4435      	add	r5, r6
 8013b08:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 8013b0a:	9a07      	ldr	r2, [sp, #28]
 8013b0c:	9503      	str	r5, [sp, #12]
 8013b0e:	9d01      	ldr	r5, [sp, #4]
 8013b10:	4435      	add	r5, r6
      return index > end;
 8013b12:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8013b14:	9501      	str	r5, [sp, #4]
    if (stride < 0) {
 8013b16:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8013b18:	2d00      	cmp	r5, #0
      return index > end;
 8013b1a:	9d03      	ldr	r5, [sp, #12]
    if (stride < 0) {
 8013b1c:	daaa      	bge.n	8013a74 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1d00>
      return index > end;
 8013b1e:	42b5      	cmp	r5, r6
 8013b20:	bfd4      	ite	le
 8013b22:	2500      	movle	r5, #0
 8013b24:	2501      	movgt	r5, #1
 8013b26:	e7a9      	b.n	8013a7c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1d08>
             offset_3 += stride[3]) {
 8013b28:	4476      	add	r6, lr
 8013b2a:	440d      	add	r5, r1
  auto lc = [&](int end, int stride, int index) {
 8013b2c:	e7b4      	b.n	8013a98 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1d24>
         offset_1 += stride[1]) {
 8013b2e:	9d06      	ldr	r5, [sp, #24]
 8013b30:	4656      	mov	r6, sl
 8013b32:	46e2      	mov	sl, ip
 8013b34:	469c      	mov	ip, r3
 8013b36:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8013b38:	441d      	add	r5, r3
 8013b3a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013b3c:	441f      	add	r7, r3
    if (stride < 0) {
 8013b3e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
         offset_1 += stride[1]) {
 8013b40:	9506      	str	r5, [sp, #24]
    if (stride < 0) {
 8013b42:	2b00      	cmp	r3, #0
      return index > end;
 8013b44:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8013b46:	9b06      	ldr	r3, [sp, #24]
    if (stride < 0) {
 8013b48:	f6bf af7f 	bge.w	8013a4a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1cd6>
      return index > end;
 8013b4c:	42ab      	cmp	r3, r5
 8013b4e:	bfd4      	ite	le
 8013b50:	2500      	movle	r5, #0
 8013b52:	2501      	movgt	r5, #1
 8013b54:	e77d      	b.n	8013a52 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1cde>
       offset_0 += stride[0]) {
 8013b56:	9d20      	ldr	r5, [sp, #128]	@ 0x80
 8013b58:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8013b5a:	442b      	add	r3, r5
 8013b5c:	9318      	str	r3, [sp, #96]	@ 0x60
 8013b5e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013b60:	441e      	add	r6, r3
 8013b62:	462b      	mov	r3, r5
    if (stride < 0) {
 8013b64:	2b00      	cmp	r3, #0
      return index > end;
 8013b66:	e9dd 3518 	ldrd	r3, r5, [sp, #96]	@ 0x60
    if (stride < 0) {
 8013b6a:	f6bf af5c 	bge.w	8013a26 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1cb2>
      return index > end;
 8013b6e:	42ab      	cmp	r3, r5
 8013b70:	bfd4      	ite	le
 8013b72:	2300      	movle	r3, #0
 8013b74:	2301      	movgt	r3, #1
 8013b76:	e75a      	b.n	8013a2e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1cba>
      end = -1;
 8013b78:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013b7a:	9317      	str	r3, [sp, #92]	@ 0x5c
 8013b7c:	9b08      	ldr	r3, [sp, #32]
 8013b7e:	930d      	str	r3, [sp, #52]	@ 0x34
 8013b80:	f7ff ba4d 	b.w	801301e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x12aa>
      start = 0;
 8013b84:	930d      	str	r3, [sp, #52]	@ 0x34
  int end = indices[axis];
 8013b86:	9bbe      	ldr	r3, [sp, #760]	@ 0x2f8
 8013b88:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (offset) {
 8013b8a:	b11d      	cbz	r5, 8013b94 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1e20>
    end += start;
 8013b8c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013b8e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013b90:	4413      	add	r3, r2
 8013b92:	9317      	str	r3, [sp, #92]	@ 0x5c
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013b94:	f8bd 3318 	ldrh.w	r3, [sp, #792]	@ 0x318
 8013b98:	f003 0210 	and.w	r2, r3, #16
  if (end < 0) {
 8013b9c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013b9e:	2b00      	cmp	r3, #0
 8013ba0:	db17      	blt.n	8013bd2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1e5e>
  if (stride > 0) {
 8013ba2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013ba4:	2b00      	cmp	r3, #0
 8013ba6:	f73f aed0 	bgt.w	801394a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1bd6>
 8013baa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013bac:	f106 3cff 	add.w	ip, r6, #4294967295
 8013bb0:	9308      	str	r3, [sp, #32]
  if (hi < v) return hi;
 8013bb2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
    end = Clamp(end, -1, axis_size - 1);
 8013bb4:	f8cd c034 	str.w	ip, [sp, #52]	@ 0x34
  if (hi < v) return hi;
 8013bb8:	459c      	cmp	ip, r3
 8013bba:	db2d      	blt.n	8013c18 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1ea4>
  if (end_mask) {
 8013bbc:	bb12      	cbnz	r2, 8013c04 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1e90>
  if (v < lo) return lo;
 8013bbe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
            const int len = stop_4 - start_4;
 8013bc2:	9a08      	ldr	r2, [sp, #32]
 8013bc4:	eba3 0c02 	sub.w	ip, r3, r2
 8013bc8:	930d      	str	r3, [sp, #52]	@ 0x34
    memcpy(output_ptr_, &input_data_[position], sizeof(T) * len);
 8013bca:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8013bce:	930e      	str	r3, [sp, #56]	@ 0x38
 8013bd0:	e6e8      	b.n	80139a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1c30>
    end += axis_size;
 8013bd2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
  if (stride > 0) {
 8013bd4:	9913      	ldr	r1, [sp, #76]	@ 0x4c
    end += axis_size;
 8013bd6:	4433      	add	r3, r6
  if (stride > 0) {
 8013bd8:	2900      	cmp	r1, #0
    end += axis_size;
 8013bda:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (stride > 0) {
 8013bdc:	dde5      	ble.n	8013baa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1e36>
  TFLITE_DCHECK(!(hi < lo));
 8013bde:	2e00      	cmp	r6, #0
 8013be0:	f6ff ad1a 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (end_mask) {
 8013be4:	2a00      	cmp	r2, #0
 8013be6:	f47f aeb3 	bne.w	8013950 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1bdc>
  if (v < lo) return lo;
 8013bea:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013bee:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013bf0:	eba3 0c02 	sub.w	ip, r3, r2
 8013bf4:	9317      	str	r3, [sp, #92]	@ 0x5c
 8013bf6:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8013bfa:	930e      	str	r3, [sp, #56]	@ 0x38
 8013bfc:	f7ff ba0f 	b.w	801301e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x12aa>
  if (hi < v) return hi;
 8013c00:	960d      	str	r6, [sp, #52]	@ 0x34
 8013c02:	e7c3      	b.n	8013b8c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1e18>
    if (stride > 0) {
 8013c04:	9b08      	ldr	r3, [sp, #32]
 8013c06:	ea6f 0c03 	mvn.w	ip, r3
      end = -1;
 8013c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8013c0e:	930d      	str	r3, [sp, #52]	@ 0x34
 8013c10:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8013c14:	930e      	str	r3, [sp, #56]	@ 0x38
 8013c16:	e6c5      	b.n	80139a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1c30>
  if (end_mask) {
 8013c18:	2a00      	cmp	r2, #0
 8013c1a:	d1f3      	bne.n	8013c04 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1e90>
 8013c1c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013c1e:	9a08      	ldr	r2, [sp, #32]
 8013c20:	eba3 0c02 	sub.w	ip, r3, r2
 8013c24:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8013c28:	930e      	str	r3, [sp, #56]	@ 0x38
 8013c2a:	e6bb      	b.n	80139a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1c30>
  if (stride > 0) {
 8013c2c:	2b00      	cmp	r3, #0
    start += axis_size;
 8013c2e:	4431      	add	r1, r6
  if (stride > 0) {
 8013c30:	dd14      	ble.n	8013c5c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1ee8>
  TFLITE_DCHECK(!(hi < lo));
 8013c32:	2e00      	cmp	r6, #0
 8013c34:	f6ff acf0 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8013c38:	2a00      	cmp	r2, #0
 8013c3a:	f47f ae92 	bne.w	8013962 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1bee>
  if (v < lo) return lo;
 8013c3e:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
 8013c42:	930d      	str	r3, [sp, #52]	@ 0x34
  if (shrink_axis) {
 8013c44:	06c3      	lsls	r3, r0, #27
 8013c46:	d59e      	bpl.n	8013b86 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1e12>
    if (start >= axis_size) {
 8013c48:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013c4a:	429e      	cmp	r6, r3
 8013c4c:	f73f aea0 	bgt.w	8013990 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1c1c>
 8013c50:	461a      	mov	r2, r3
 8013c52:	2300      	movs	r3, #0
 8013c54:	9208      	str	r2, [sp, #32]
 8013c56:	469c      	mov	ip, r3
 8013c58:	930e      	str	r3, [sp, #56]	@ 0x38
 8013c5a:	e6a3      	b.n	80139a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1c30>
    start = Clamp(start, -1, axis_size - 1);
 8013c5c:	1e73      	subs	r3, r6, #1
  TFLITE_DCHECK(!(hi < lo));
 8013c5e:	f1b3 3fff 	cmp.w	r3, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 8013c62:	469c      	mov	ip, r3
 8013c64:	930d      	str	r3, [sp, #52]	@ 0x34
  TFLITE_DCHECK(!(hi < lo));
 8013c66:	f6ff acd7 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8013c6a:	428b      	cmp	r3, r1
 8013c6c:	db1c      	blt.n	8013ca8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f34>
  if (begin_mask) {
 8013c6e:	b9ba      	cbnz	r2, 8013ca0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f2c>
  if (v < lo) return lo;
 8013c70:	ea41 73e1 	orr.w	r3, r1, r1, asr #31
 8013c74:	930d      	str	r3, [sp, #52]	@ 0x34
 8013c76:	e7e5      	b.n	8013c44 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1ed0>
  int end = indices[axis];
 8013c78:	9bbd      	ldr	r3, [sp, #756]	@ 0x2f4
  if (offset) {
 8013c7a:	bb6d      	cbnz	r5, 8013cd8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f64>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013c7c:	f8bd 2318 	ldrh.w	r2, [sp, #792]	@ 0x318
  if (end < 0) {
 8013c80:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 8013c82:	9403      	str	r4, [sp, #12]
 8013c84:	f002 0208 	and.w	r2, r2, #8
  if (end < 0) {
 8013c88:	db1f      	blt.n	8013cca <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f56>
  if (hi < v) return hi;
 8013c8a:	429c      	cmp	r4, r3
 8013c8c:	f6ff a9a7 	blt.w	8012fde <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x126a>
  if (end_mask) {
 8013c90:	2a00      	cmp	r2, #0
 8013c92:	f47f a9a4 	bne.w	8012fde <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x126a>
  if (v < lo) return lo;
 8013c96:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013c9a:	9312      	str	r3, [sp, #72]	@ 0x48
 8013c9c:	f7ff b9a0 	b.w	8012fe0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x126c>
  if (shrink_axis) {
 8013ca0:	06c2      	lsls	r2, r0, #27
 8013ca2:	d530      	bpl.n	8013d06 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f92>
 8013ca4:	4633      	mov	r3, r6
 8013ca6:	e675      	b.n	8013994 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1c20>
  if (begin_mask) {
 8013ca8:	2a00      	cmp	r2, #0
 8013caa:	d1f9      	bne.n	8013ca0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f2c>
  if (shrink_axis) {
 8013cac:	06c1      	lsls	r1, r0, #27
 8013cae:	f53f ae6f 	bmi.w	8013990 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1c1c>
 8013cb2:	e768      	b.n	8013b86 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1e12>
 8013cb4:	0706      	lsls	r6, r0, #28
 8013cb6:	f53f a992 	bmi.w	8012fde <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x126a>
  int end = indices[axis];
 8013cba:	9bbd      	ldr	r3, [sp, #756]	@ 0x2f4
  if (offset) {
 8013cbc:	b96d      	cbnz	r5, 8013cda <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f66>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013cbe:	f8bd 2318 	ldrh.w	r2, [sp, #792]	@ 0x318
  if (end < 0) {
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	f002 0208 	and.w	r2, r2, #8
 8013cc8:	da14      	bge.n	8013cf4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f80>
  if (stride > 0) {
 8013cca:	f1be 0f00 	cmp.w	lr, #0
    end += axis_size;
 8013cce:	4423      	add	r3, r4
  if (stride > 0) {
 8013cd0:	dd0e      	ble.n	8013cf0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f7c>
  TFLITE_DCHECK(!(hi < lo));
 8013cd2:	2c00      	cmp	r4, #0
 8013cd4:	dadc      	bge.n	8013c90 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f1c>
 8013cd6:	e49f      	b.n	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8013cd8:	9403      	str	r4, [sp, #12]
    end += start;
 8013cda:	9a03      	ldr	r2, [sp, #12]
 8013cdc:	4413      	add	r3, r2
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013cde:	f8bd 2318 	ldrh.w	r2, [sp, #792]	@ 0x318
  if (end < 0) {
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	f002 0208 	and.w	r2, r2, #8
 8013ce8:	dbef      	blt.n	8013cca <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f56>
  if (stride > 0) {
 8013cea:	f1be 0f00 	cmp.w	lr, #0
 8013cee:	dccc      	bgt.n	8013c8a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f16>
 8013cf0:	1e66      	subs	r6, r4, #1
 8013cf2:	9601      	str	r6, [sp, #4]
  if (hi < v) return hi;
 8013cf4:	9e01      	ldr	r6, [sp, #4]
 8013cf6:	429e      	cmp	r6, r3
 8013cf8:	db19      	blt.n	8013d2e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1fba>
  if (end_mask) {
 8013cfa:	b99a      	cbnz	r2, 8013d24 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1fb0>
  if (v < lo) return lo;
 8013cfc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013d00:	9312      	str	r3, [sp, #72]	@ 0x48
 8013d02:	f7ff b96d 	b.w	8012fe0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x126c>
  int end = indices[axis];
 8013d06:	9bbe      	ldr	r3, [sp, #760]	@ 0x2f8
 8013d08:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (offset) {
 8013d0a:	2d00      	cmp	r5, #0
 8013d0c:	f47f af3e 	bne.w	8013b8c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1e18>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013d10:	f8bd 2318 	ldrh.w	r2, [sp, #792]	@ 0x318
  if (end < 0) {
 8013d14:	2b00      	cmp	r3, #0
 8013d16:	f002 0210 	and.w	r2, r2, #16
 8013d1a:	f6ff af5a 	blt.w	8013bd2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1e5e>
      start = axis_size - 1;
 8013d1e:	f8cd c020 	str.w	ip, [sp, #32]
 8013d22:	e746      	b.n	8013bb2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1e3e>
      end = -1;
 8013d24:	f04f 33ff 	mov.w	r3, #4294967295
 8013d28:	9312      	str	r3, [sp, #72]	@ 0x48
 8013d2a:	f7ff b959 	b.w	8012fe0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x126c>
 8013d2e:	2a00      	cmp	r2, #0
 8013d30:	4633      	mov	r3, r6
 8013d32:	bf18      	it	ne
 8013d34:	f04f 33ff 	movne.w	r3, #4294967295
 8013d38:	9312      	str	r3, [sp, #72]	@ 0x48
 8013d3a:	f7ff b951 	b.w	8012fe0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x126c>
      start = 0;
 8013d3e:	2300      	movs	r3, #0
 8013d40:	9303      	str	r3, [sp, #12]
  if (shrink_axis) {
 8013d42:	0702      	lsls	r2, r0, #28
 8013d44:	d518      	bpl.n	8013d78 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2004>
    if (start >= axis_size) {
 8013d46:	9b03      	ldr	r3, [sp, #12]
 8013d48:	429c      	cmp	r4, r3
 8013d4a:	dded      	ble.n	8013d28 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1fb4>
      return start + 1;
 8013d4c:	9b03      	ldr	r3, [sp, #12]
 8013d4e:	3301      	adds	r3, #1
 8013d50:	9312      	str	r3, [sp, #72]	@ 0x48
 8013d52:	f7ff b945 	b.w	8012fe0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x126c>
  if (stride > 0) {
 8013d56:	f1be 0f00 	cmp.w	lr, #0
    start += axis_size;
 8013d5a:	4423      	add	r3, r4
  if (stride > 0) {
 8013d5c:	dd10      	ble.n	8013d80 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x200c>
  TFLITE_DCHECK(!(hi < lo));
 8013d5e:	2c00      	cmp	r4, #0
 8013d60:	f6ff ac5a 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8013d64:	2a00      	cmp	r2, #0
 8013d66:	d1ea      	bne.n	8013d3e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1fca>
  if (v < lo) return lo;
 8013d68:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013d6c:	9303      	str	r3, [sp, #12]
 8013d6e:	e7e8      	b.n	8013d42 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1fce>
  if (begin_mask) {
 8013d70:	2a00      	cmp	r2, #0
 8013d72:	d19f      	bne.n	8013cb4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f40>
  if (shrink_axis) {
 8013d74:	0703      	lsls	r3, r0, #28
 8013d76:	d4e9      	bmi.n	8013d4c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1fd8>
  int end = indices[axis];
 8013d78:	9bbd      	ldr	r3, [sp, #756]	@ 0x2f4
  if (offset) {
 8013d7a:	2d00      	cmp	r5, #0
 8013d7c:	d0af      	beq.n	8013cde <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f6a>
 8013d7e:	e7ac      	b.n	8013cda <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f66>
    start = Clamp(start, -1, axis_size - 1);
 8013d80:	1e66      	subs	r6, r4, #1
  TFLITE_DCHECK(!(hi < lo));
 8013d82:	f1b6 3fff 	cmp.w	r6, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 8013d86:	9603      	str	r6, [sp, #12]
 8013d88:	9601      	str	r6, [sp, #4]
  TFLITE_DCHECK(!(hi < lo));
 8013d8a:	f6ff ac45 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8013d8e:	429e      	cmp	r6, r3
 8013d90:	dbee      	blt.n	8013d70 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1ffc>
  if (begin_mask) {
 8013d92:	2a00      	cmp	r2, #0
 8013d94:	d18e      	bne.n	8013cb4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1f40>
  if (v < lo) return lo;
 8013d96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013d9a:	9303      	str	r3, [sp, #12]
 8013d9c:	e7d1      	b.n	8013d42 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1fce>
  int end = indices[axis];
 8013d9e:	9bbc      	ldr	r3, [sp, #752]	@ 0x2f0
  if (offset) {
 8013da0:	2d00      	cmp	r5, #0
 8013da2:	d14a      	bne.n	8013e3a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x20c6>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013da4:	f8bd 2318 	ldrh.w	r2, [sp, #792]	@ 0x318
  if (end < 0) {
 8013da8:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 8013daa:	46ba      	mov	sl, r7
 8013dac:	f002 0204 	and.w	r2, r2, #4
  if (end < 0) {
 8013db0:	db3b      	blt.n	8013e2a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x20b6>
  if (hi < v) return hi;
 8013db2:	429f      	cmp	r7, r3
 8013db4:	f6ff a8f5 	blt.w	8012fa2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x122e>
  if (end_mask) {
 8013db8:	2a00      	cmp	r2, #0
 8013dba:	f47f a8f2 	bne.w	8012fa2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x122e>
  if (v < lo) return lo;
 8013dbe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013dc2:	9315      	str	r3, [sp, #84]	@ 0x54
 8013dc4:	f7ff b8ee 	b.w	8012fa4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1230>
      start = 0;
 8013dc8:	f04f 0a00 	mov.w	sl, #0
  if (shrink_axis) {
 8013dcc:	0742      	lsls	r2, r0, #29
 8013dce:	d50d      	bpl.n	8013dec <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2078>
    if (start >= axis_size) {
 8013dd0:	4557      	cmp	r7, sl
 8013dd2:	dc06      	bgt.n	8013de2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x206e>
      return start;
 8013dd4:	f8cd a054 	str.w	sl, [sp, #84]	@ 0x54
 8013dd8:	f7ff b8e4 	b.w	8012fa4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1230>
  if (begin_mask) {
 8013ddc:	b9d2      	cbnz	r2, 8013e14 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x20a0>
  if (shrink_axis) {
 8013dde:	0743      	lsls	r3, r0, #29
 8013de0:	d504      	bpl.n	8013dec <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2078>
      return start + 1;
 8013de2:	f10a 0301 	add.w	r3, sl, #1
 8013de6:	9315      	str	r3, [sp, #84]	@ 0x54
 8013de8:	f7ff b8dc 	b.w	8012fa4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1230>
  int end = indices[axis];
 8013dec:	9bbc      	ldr	r3, [sp, #752]	@ 0x2f0
  if (offset) {
 8013dee:	bb2d      	cbnz	r5, 8013e3c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x20c8>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013df0:	f8bd 2318 	ldrh.w	r2, [sp, #792]	@ 0x318
  if (end < 0) {
 8013df4:	2b00      	cmp	r3, #0
 8013df6:	f002 0204 	and.w	r2, r2, #4
 8013dfa:	db16      	blt.n	8013e2a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x20b6>
  if (stride > 0) {
 8013dfc:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 8013dfe:	2c00      	cmp	r4, #0
 8013e00:	dcd7      	bgt.n	8013db2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x203e>
 8013e02:	1e7c      	subs	r4, r7, #1
  if (hi < v) return hi;
 8013e04:	429c      	cmp	r4, r3
 8013e06:	db39      	blt.n	8013e7c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2108>
  if (end_mask) {
 8013e08:	bb9a      	cbnz	r2, 8013e72 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x20fe>
  if (v < lo) return lo;
 8013e0a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013e0e:	9315      	str	r3, [sp, #84]	@ 0x54
 8013e10:	f7ff b8c8 	b.w	8012fa4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1230>
  if (shrink_axis) {
 8013e14:	0746      	lsls	r6, r0, #29
 8013e16:	f53f a8c4 	bmi.w	8012fa2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x122e>
  int end = indices[axis];
 8013e1a:	9bbc      	ldr	r3, [sp, #752]	@ 0x2f0
  if (offset) {
 8013e1c:	b975      	cbnz	r5, 8013e3c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x20c8>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013e1e:	f8bd 2318 	ldrh.w	r2, [sp, #792]	@ 0x318
  if (end < 0) {
 8013e22:	2b00      	cmp	r3, #0
 8013e24:	f002 0204 	and.w	r2, r2, #4
 8013e28:	daec      	bge.n	8013e04 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2090>
  if (stride > 0) {
 8013e2a:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
    end += axis_size;
 8013e2c:	443b      	add	r3, r7
  if (stride > 0) {
 8013e2e:	2c00      	cmp	r4, #0
 8013e30:	dde7      	ble.n	8013e02 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x208e>
  TFLITE_DCHECK(!(hi < lo));
 8013e32:	2f00      	cmp	r7, #0
 8013e34:	dac0      	bge.n	8013db8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2044>
 8013e36:	f7ff bbef 	b.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8013e3a:	46ba      	mov	sl, r7
    end += start;
 8013e3c:	4453      	add	r3, sl
 8013e3e:	e7d7      	b.n	8013df0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x207c>
  if (stride > 0) {
 8013e40:	2c00      	cmp	r4, #0
    start += axis_size;
 8013e42:	443b      	add	r3, r7
  if (stride > 0) {
 8013e44:	dd07      	ble.n	8013e56 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x20e2>
  TFLITE_DCHECK(!(hi < lo));
 8013e46:	2f00      	cmp	r7, #0
 8013e48:	f6ff abe6 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8013e4c:	2a00      	cmp	r2, #0
 8013e4e:	d1bb      	bne.n	8013dc8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2054>
  if (v < lo) return lo;
 8013e50:	ea23 7ae3 	bic.w	sl, r3, r3, asr #31
 8013e54:	e7ba      	b.n	8013dcc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2058>
    start = Clamp(start, -1, axis_size - 1);
 8013e56:	f107 3aff 	add.w	sl, r7, #4294967295
  TFLITE_DCHECK(!(hi < lo));
 8013e5a:	f1ba 3fff 	cmp.w	sl, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 8013e5e:	4654      	mov	r4, sl
  TFLITE_DCHECK(!(hi < lo));
 8013e60:	f6ff abda 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8013e64:	459a      	cmp	sl, r3
 8013e66:	dbb9      	blt.n	8013ddc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2068>
  if (begin_mask) {
 8013e68:	2a00      	cmp	r2, #0
 8013e6a:	d1d3      	bne.n	8013e14 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x20a0>
  if (v < lo) return lo;
 8013e6c:	ea43 7ae3 	orr.w	sl, r3, r3, asr #31
 8013e70:	e7ac      	b.n	8013dcc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2058>
      end = -1;
 8013e72:	f04f 33ff 	mov.w	r3, #4294967295
 8013e76:	9315      	str	r3, [sp, #84]	@ 0x54
 8013e78:	f7ff b894 	b.w	8012fa4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1230>
 8013e7c:	2a00      	cmp	r2, #0
 8013e7e:	bf0c      	ite	eq
 8013e80:	4623      	moveq	r3, r4
 8013e82:	f04f 33ff 	movne.w	r3, #4294967295
 8013e86:	9315      	str	r3, [sp, #84]	@ 0x54
 8013e88:	f7ff b88c 	b.w	8012fa4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1230>
  int end = indices[axis];
 8013e8c:	9bbb      	ldr	r3, [sp, #748]	@ 0x2ec
  if (offset) {
 8013e8e:	2d00      	cmp	r5, #0
 8013e90:	f040 80d2 	bne.w	8014038 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x22c4>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013e94:	f8bd 2318 	ldrh.w	r2, [sp, #792]	@ 0x318
  if (end < 0) {
 8013e98:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 8013e9a:	46c8      	mov	r8, r9
 8013e9c:	f002 0202 	and.w	r2, r2, #2
  if (end < 0) {
 8013ea0:	f2c0 80c0 	blt.w	8014024 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x22b0>
  if (hi < v) return hi;
 8013ea4:	4599      	cmp	r9, r3
 8013ea6:	f6ff a85e 	blt.w	8012f66 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11f2>
  if (end_mask) {
 8013eaa:	2a00      	cmp	r2, #0
 8013eac:	f47f a85b 	bne.w	8012f66 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11f2>
  if (v < lo) return lo;
 8013eb0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013eb4:	931d      	str	r3, [sp, #116]	@ 0x74
 8013eb6:	f7ff b858 	b.w	8012f6a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11f6>
      start = 0;
 8013eba:	f04f 0800 	mov.w	r8, #0
  if (shrink_axis) {
 8013ebe:	0784      	lsls	r4, r0, #30
 8013ec0:	f140 80d9 	bpl.w	8014076 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2302>
    if (start >= axis_size) {
 8013ec4:	45c1      	cmp	r9, r8
 8013ec6:	f300 80d1 	bgt.w	801406c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x22f8>
      return start;
 8013eca:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
 8013ece:	f7ff b84c 	b.w	8012f6a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11f6>
  if (stride > 0) {
 8013ed2:	2c00      	cmp	r4, #0
    start += axis_size;
 8013ed4:	444b      	add	r3, r9
  if (stride > 0) {
 8013ed6:	f340 808d 	ble.w	8013ff4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2280>
  TFLITE_DCHECK(!(hi < lo));
 8013eda:	f1b9 0f00 	cmp.w	r9, #0
 8013ede:	f6ff ab9b 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8013ee2:	2a00      	cmp	r2, #0
 8013ee4:	d1e9      	bne.n	8013eba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2146>
  if (v < lo) return lo;
 8013ee6:	ea23 78e3 	bic.w	r8, r3, r3, asr #31
 8013eea:	e7e8      	b.n	8013ebe <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x214a>
  if (begin_mask) {
 8013eec:	2a00      	cmp	r2, #0
 8013eee:	f43e abcb 	beq.w	8012688 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x914>
  const auto shrink_axis_mask = params.shrink_axis_mask;
 8013ef2:	f8bd 0370 	ldrh.w	r0, [sp, #880]	@ 0x370
  const bool offset = params.offset;
 8013ef6:	f89d 8372 	ldrb.w	r8, [sp, #882]	@ 0x372
  if (shrink_axis) {
 8013efa:	07c5      	lsls	r5, r0, #31
 8013efc:	f53d afdc 	bmi.w	8011eb8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x144>
  int end = indices[axis];
 8013f00:	9bcf      	ldr	r3, [sp, #828]	@ 0x33c
  if (offset) {
 8013f02:	f1b8 0f00 	cmp.w	r8, #0
 8013f06:	d111      	bne.n	8013f2c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x21b8>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013f08:	f8bd 236c 	ldrh.w	r2, [sp, #876]	@ 0x36c
  if (end < 0) {
 8013f0c:	2b00      	cmp	r3, #0
 8013f0e:	f002 0201 	and.w	r2, r2, #1
 8013f12:	da1b      	bge.n	8013f4c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x21d8>
  if (stride > 0) {
 8013f14:	9d1e      	ldr	r5, [sp, #120]	@ 0x78
    end += axis_size;
 8013f16:	9c18      	ldr	r4, [sp, #96]	@ 0x60
  if (stride > 0) {
 8013f18:	2d00      	cmp	r5, #0
    end += axis_size;
 8013f1a:	4423      	add	r3, r4
  if (stride > 0) {
 8013f1c:	dd15      	ble.n	8013f4a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x21d6>
  TFLITE_DCHECK(!(hi < lo));
 8013f1e:	2c00      	cmp	r4, #0
 8013f20:	f6bf acac 	bge.w	801387c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b08>
 8013f24:	f7ff bb78 	b.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8013f28:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8013f2a:	9219      	str	r2, [sp, #100]	@ 0x64
    end += start;
 8013f2c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013f2e:	f04f 0801 	mov.w	r8, #1
 8013f32:	4413      	add	r3, r2
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013f34:	f8bd 236c 	ldrh.w	r2, [sp, #876]	@ 0x36c
  if (end < 0) {
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	f002 0201 	and.w	r2, r2, #1
 8013f3e:	dbe9      	blt.n	8013f14 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x21a0>
  if (stride > 0) {
 8013f40:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
 8013f42:	2c00      	cmp	r4, #0
 8013f44:	f73f ac96 	bgt.w	8013874 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1b00>
 8013f48:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 8013f4a:	3c01      	subs	r4, #1
  if (hi < v) return hi;
 8013f4c:	429c      	cmp	r4, r3
 8013f4e:	db3d      	blt.n	8013fcc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2258>
  if (end_mask) {
 8013f50:	2a00      	cmp	r2, #0
 8013f52:	d136      	bne.n	8013fc2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x224e>
  if (v < lo) return lo;
 8013f54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013f58:	9318      	str	r3, [sp, #96]	@ 0x60
 8013f5a:	f7fd bfad 	b.w	8011eb8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x144>
  if (begin_mask) {
 8013f5e:	2a00      	cmp	r2, #0
 8013f60:	f43e ae62 	beq.w	8012c28 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xeb4>
  const auto shrink_axis_mask = params.shrink_axis_mask;
 8013f64:	f8bd 031c 	ldrh.w	r0, [sp, #796]	@ 0x31c
  const bool offset = params.offset;
 8013f68:	f89d 531e 	ldrb.w	r5, [sp, #798]	@ 0x31e
  if (shrink_axis) {
 8013f6c:	07c6      	lsls	r6, r0, #31
 8013f6e:	f53e afdc 	bmi.w	8012f2a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11b6>
  int end = indices[axis];
 8013f72:	9bba      	ldr	r3, [sp, #744]	@ 0x2e8
  if (offset) {
 8013f74:	2d00      	cmp	r5, #0
 8013f76:	f47e afc6 	bne.w	8012f06 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1192>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8013f7a:	f8bd 2318 	ldrh.w	r2, [sp, #792]	@ 0x318
  if (end < 0) {
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	f002 0201 	and.w	r2, r2, #1
 8013f84:	da11      	bge.n	8013faa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2236>
  if (stride > 0) {
 8013f86:	9e20      	ldr	r6, [sp, #128]	@ 0x80
    end += axis_size;
 8013f88:	9c19      	ldr	r4, [sp, #100]	@ 0x64
  if (stride > 0) {
 8013f8a:	2e00      	cmp	r6, #0
    end += axis_size;
 8013f8c:	4423      	add	r3, r4
  if (stride > 0) {
 8013f8e:	dd0b      	ble.n	8013fa8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2234>
  TFLITE_DCHECK(!(hi < lo));
 8013f90:	2c00      	cmp	r4, #0
 8013f92:	f6ff ab41 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (end_mask) {
 8013f96:	2a00      	cmp	r2, #0
 8013f98:	f47e afc7 	bne.w	8012f2a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11b6>
  if (v < lo) return lo;
 8013f9c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013fa0:	9319      	str	r3, [sp, #100]	@ 0x64
 8013fa2:	f7fe bfc2 	b.w	8012f2a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11b6>
 8013fa6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8013fa8:	3c01      	subs	r4, #1
  if (hi < v) return hi;
 8013faa:	429c      	cmp	r4, r3
 8013fac:	db1a      	blt.n	8013fe4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2270>
  if (end_mask) {
 8013fae:	b9aa      	cbnz	r2, 8013fdc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2268>
  if (v < lo) return lo;
 8013fb0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013fb4:	9319      	str	r3, [sp, #100]	@ 0x64
 8013fb6:	f7fe bfb8 	b.w	8012f2a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11b6>
      return start + 1;
 8013fba:	3301      	adds	r3, #1
 8013fbc:	9319      	str	r3, [sp, #100]	@ 0x64
 8013fbe:	f7fe bfb4 	b.w	8012f2a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11b6>
      end = -1;
 8013fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8013fc6:	9318      	str	r3, [sp, #96]	@ 0x60
 8013fc8:	f7fd bf76 	b.w	8011eb8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x144>
 8013fcc:	2a00      	cmp	r2, #0
 8013fce:	bf0c      	ite	eq
 8013fd0:	4623      	moveq	r3, r4
 8013fd2:	f04f 33ff 	movne.w	r3, #4294967295
 8013fd6:	9318      	str	r3, [sp, #96]	@ 0x60
 8013fd8:	f7fd bf6e 	b.w	8011eb8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x144>
 8013fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8013fe0:	f7fe be2f 	b.w	8012c42 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xece>
 8013fe4:	2a00      	cmp	r2, #0
 8013fe6:	bf0c      	ite	eq
 8013fe8:	4623      	moveq	r3, r4
 8013fea:	f04f 33ff 	movne.w	r3, #4294967295
 8013fee:	9319      	str	r3, [sp, #100]	@ 0x64
 8013ff0:	f7fe bf9b 	b.w	8012f2a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11b6>
    start = Clamp(start, -1, axis_size - 1);
 8013ff4:	f109 38ff 	add.w	r8, r9, #4294967295
  TFLITE_DCHECK(!(hi < lo));
 8013ff8:	f1b8 3fff 	cmp.w	r8, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 8013ffc:	4644      	mov	r4, r8
  TFLITE_DCHECK(!(hi < lo));
 8013ffe:	f6ff ab0b 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8014002:	4598      	cmp	r8, r3
 8014004:	db2e      	blt.n	8014064 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x22f0>
  if (begin_mask) {
 8014006:	b912      	cbnz	r2, 801400e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x229a>
  if (v < lo) return lo;
 8014008:	ea43 78e3 	orr.w	r8, r3, r3, asr #31
 801400c:	e757      	b.n	8013ebe <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x214a>
  if (shrink_axis) {
 801400e:	0786      	lsls	r6, r0, #30
 8014010:	f53e afa9 	bmi.w	8012f66 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11f2>
  int end = indices[axis];
 8014014:	9bbb      	ldr	r3, [sp, #748]	@ 0x2ec
  if (offset) {
 8014016:	b985      	cbnz	r5, 801403a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x22c6>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8014018:	f8bd 2318 	ldrh.w	r2, [sp, #792]	@ 0x318
  if (end < 0) {
 801401c:	2b00      	cmp	r3, #0
 801401e:	f002 0202 	and.w	r2, r2, #2
 8014022:	da17      	bge.n	8014054 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x22e0>
  if (stride > 0) {
 8014024:	9c1f      	ldr	r4, [sp, #124]	@ 0x7c
    end += axis_size;
 8014026:	444b      	add	r3, r9
  if (stride > 0) {
 8014028:	2c00      	cmp	r4, #0
 801402a:	dd11      	ble.n	8014050 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x22dc>
  TFLITE_DCHECK(!(hi < lo));
 801402c:	f1b9 0f00 	cmp.w	r9, #0
 8014030:	f6bf af3b 	bge.w	8013eaa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2136>
 8014034:	f7ff baf0 	b.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8014038:	46c8      	mov	r8, r9
    end += start;
 801403a:	4443      	add	r3, r8
  const int32_t end_mask = (params.end_mask & 1 << axis);
 801403c:	f8bd 2318 	ldrh.w	r2, [sp, #792]	@ 0x318
  if (end < 0) {
 8014040:	2b00      	cmp	r3, #0
 8014042:	f002 0202 	and.w	r2, r2, #2
 8014046:	dbed      	blt.n	8014024 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x22b0>
  if (stride > 0) {
 8014048:	9c1f      	ldr	r4, [sp, #124]	@ 0x7c
 801404a:	2c00      	cmp	r4, #0
 801404c:	f73f af2a 	bgt.w	8013ea4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2130>
 8014050:	f109 34ff 	add.w	r4, r9, #4294967295
  if (hi < v) return hi;
 8014054:	429c      	cmp	r4, r3
 8014056:	db18      	blt.n	801408a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2316>
  if (end_mask) {
 8014058:	b992      	cbnz	r2, 8014080 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x230c>
  if (v < lo) return lo;
 801405a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801405e:	931d      	str	r3, [sp, #116]	@ 0x74
 8014060:	f7fe bf83 	b.w	8012f6a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11f6>
  if (begin_mask) {
 8014064:	2a00      	cmp	r2, #0
 8014066:	d1d2      	bne.n	801400e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x229a>
  if (shrink_axis) {
 8014068:	0787      	lsls	r7, r0, #30
 801406a:	d504      	bpl.n	8014076 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2302>
      return start + 1;
 801406c:	f108 0301 	add.w	r3, r8, #1
 8014070:	931d      	str	r3, [sp, #116]	@ 0x74
 8014072:	f7fe bf7a 	b.w	8012f6a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11f6>
  int end = indices[axis];
 8014076:	9bbb      	ldr	r3, [sp, #748]	@ 0x2ec
  if (offset) {
 8014078:	2d00      	cmp	r5, #0
 801407a:	d0df      	beq.n	801403c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x22c8>
    end += start;
 801407c:	4443      	add	r3, r8
 801407e:	e7dd      	b.n	801403c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x22c8>
      end = -1;
 8014080:	f04f 33ff 	mov.w	r3, #4294967295
 8014084:	931d      	str	r3, [sp, #116]	@ 0x74
 8014086:	f7fe bf70 	b.w	8012f6a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11f6>
 801408a:	2a00      	cmp	r2, #0
 801408c:	bf0c      	ite	eq
 801408e:	4623      	moveq	r3, r4
 8014090:	f04f 33ff 	movne.w	r3, #4294967295
 8014094:	931d      	str	r3, [sp, #116]	@ 0x74
 8014096:	f7fe bf68 	b.w	8012f6a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11f6>
           offset_2 += stride[2]) {
 801409a:	9a03      	ldr	r2, [sp, #12]
 801409c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 801409e:	440a      	add	r2, r1
 80140a0:	9203      	str	r2, [sp, #12]
 80140a2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80140a4:	4491      	add	r9, r2
 80140a6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80140a8:	4413      	add	r3, r2
 80140aa:	460a      	mov	r2, r1
    if (stride < 0) {
 80140ac:	2a00      	cmp	r2, #0
 80140ae:	f6be aee3 	bge.w	8012e78 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1104>
      return index > end;
 80140b2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80140b4:	9903      	ldr	r1, [sp, #12]
 80140b6:	428a      	cmp	r2, r1
 80140b8:	bfac      	ite	ge
 80140ba:	2200      	movge	r2, #0
 80140bc:	2201      	movlt	r2, #1
 80140be:	f7fe bee1 	b.w	8012e84 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1110>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80140c2:	e9dd 200d 	ldrd	r2, r0, [sp, #52]	@ 0x34
 80140c6:	4290      	cmp	r0, r2
 80140c8:	f77e af07 	ble.w	8012eda <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1166>
 80140cc:	e9dd 2004 	ldrd	r2, r0, [sp, #16]
 80140d0:	eb00 0042 	add.w	r0, r0, r2, lsl #1
 80140d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80140d6:	4686      	mov	lr, r0
  void Write(int position) { *output_ptr_++ = input_data_[position]; }
 80140d8:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80140da:	f93e c012 	ldrsh.w	ip, [lr, r2, lsl #1]
 80140de:	f820 cb02 	strh.w	ip, [r0], #2
 80140e2:	900c      	str	r0, [sp, #48]	@ 0x30
                 offset_4 += stride[4]) {
 80140e4:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80140e6:	4402      	add	r2, r0
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80140e8:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80140ea:	4282      	cmp	r2, r0
 80140ec:	dbf4      	blt.n	80140d8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2364>
 80140ee:	f7fe bef4 	b.w	8012eda <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1166>
         offset_1 += stride[1]) {
 80140f2:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 80140f4:	9b06      	ldr	r3, [sp, #24]
 80140f6:	4413      	add	r3, r2
 80140f8:	9306      	str	r3, [sp, #24]
 80140fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80140fc:	449b      	add	fp, r3
 80140fe:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8014100:	441e      	add	r6, r3
 8014102:	4613      	mov	r3, r2
      return index > end;
 8014104:	9a06      	ldr	r2, [sp, #24]
    if (stride < 0) {
 8014106:	2b00      	cmp	r3, #0
      return index > end;
 8014108:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
    if (stride < 0) {
 801410a:	f6be aea3 	bge.w	8012e54 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x10e0>
      return index > end;
 801410e:	4293      	cmp	r3, r2
 8014110:	bfac      	ite	ge
 8014112:	2200      	movge	r2, #0
 8014114:	2201      	movlt	r2, #1
 8014116:	f7fe bea1 	b.w	8012e5c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x10e8>
       offset_0 += stride[0]) {
 801411a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801411c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801411e:	4413      	add	r3, r2
 8014120:	9319      	str	r3, [sp, #100]	@ 0x64
 8014122:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014124:	441c      	add	r4, r3
 8014126:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8014128:	441d      	add	r5, r3
 801412a:	4613      	mov	r3, r2
    if (stride < 0) {
 801412c:	2b00      	cmp	r3, #0
      return index > end;
 801412e:	e9dd 3218 	ldrd	r3, r2, [sp, #96]	@ 0x60
    if (stride < 0) {
 8014132:	f6be ae7c 	bge.w	8012e2e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x10ba>
      return index > end;
 8014136:	4293      	cmp	r3, r2
 8014138:	bfac      	ite	ge
 801413a:	2300      	movge	r3, #0
 801413c:	2301      	movlt	r3, #1
 801413e:	f7fe be7a 	b.w	8012e36 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x10c2>
  int end = indices[axis];
 8014142:	9ae8      	ldr	r2, [sp, #928]	@ 0x3a0
 8014144:	f007 0710 	and.w	r7, r7, #16
 8014148:	920e      	str	r2, [sp, #56]	@ 0x38
  if (offset) {
 801414a:	f1b8 0f00 	cmp.w	r8, #0
 801414e:	f040 8176 	bne.w	801443e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x26ca>
  if (end < 0) {
 8014152:	2a00      	cmp	r2, #0
 8014154:	f2c0 816f 	blt.w	8014436 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x26c2>
  if (hi < v) return hi;
 8014158:	930d      	str	r3, [sp, #52]	@ 0x34
 801415a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801415c:	4293      	cmp	r3, r2
 801415e:	f280 80f2 	bge.w	8014346 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x25d2>
            const int len = stop_4 - start_4;
 8014162:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
      end = axis_size;
 8014164:	930e      	str	r3, [sp, #56]	@ 0x38
 8014166:	eba3 0e02 	sub.w	lr, r3, r2
    memcpy(output_ptr_, &input_data_[position], sizeof(T) * len);
 801416a:	ea4f 024e 	mov.w	r2, lr, lsl #1
 801416e:	920f      	str	r2, [sp, #60]	@ 0x3c
 8014170:	f7fe be0d 	b.w	8012d8e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x101a>
  if (shrink_axis) {
 8014174:	f012 0210 	ands.w	r2, r2, #16
 8014178:	f040 8156 	bne.w	8014428 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x26b4>
      start = 0;
 801417c:	920d      	str	r2, [sp, #52]	@ 0x34
  int end = indices[axis];
 801417e:	9ae8      	ldr	r2, [sp, #928]	@ 0x3a0
 8014180:	920e      	str	r2, [sp, #56]	@ 0x38
  if (offset) {
 8014182:	f1b8 0f00 	cmp.w	r8, #0
 8014186:	d002      	beq.n	801418e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x241a>
    end += start;
 8014188:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801418a:	440a      	add	r2, r1
 801418c:	920e      	str	r2, [sp, #56]	@ 0x38
  if (end < 0) {
 801418e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014190:	f007 0710 	and.w	r7, r7, #16
 8014194:	2a00      	cmp	r2, #0
 8014196:	f2c0 8123 	blt.w	80143e0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x266c>
  if (stride > 0) {
 801419a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801419c:	2a00      	cmp	r2, #0
 801419e:	dcdc      	bgt.n	801415a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x23e6>
 80141a0:	1e5a      	subs	r2, r3, #1
 80141a2:	4696      	mov	lr, r2
  if (hi < v) return hi;
 80141a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80141a6:	4671      	mov	r1, lr
 80141a8:	4596      	cmp	lr, r2
 80141aa:	f2c0 8107 	blt.w	80143bc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2648>
  if (end_mask) {
 80141ae:	2f00      	cmp	r7, #0
 80141b0:	f040 80fa 	bne.w	80143a8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2634>
  if (v < lo) return lo;
 80141b4:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 80141b8:	920e      	str	r2, [sp, #56]	@ 0x38
 80141ba:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80141bc:	eba2 0e01 	sub.w	lr, r2, r1
 80141c0:	ea4f 024e 	mov.w	r2, lr, lsl #1
 80141c4:	920f      	str	r2, [sp, #60]	@ 0x3c
 80141c6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80141c8:	2a00      	cmp	r2, #0
 80141ca:	f6be ade0 	bge.w	8012d8e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x101a>
 80141ce:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80141d0:	fb03 f105 	mul.w	r1, r3, r5
 80141d4:	fb03 f809 	mul.w	r8, r3, r9
 80141d8:	fb06 f002 	mul.w	r0, r6, r2
 80141dc:	fb04 f206 	mul.w	r2, r4, r6
 80141e0:	fb04 f000 	mul.w	r0, r4, r0
 80141e4:	fb05 f202 	mul.w	r2, r5, r2
 80141e8:	fb05 f000 	mul.w	r0, r5, r0
 80141ec:	fb03 f202 	mul.w	r2, r3, r2
 80141f0:	fb05 f404 	mul.w	r4, r5, r4
 80141f4:	fb03 f500 	mul.w	r5, r3, r0
 80141f8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80141fa:	fb03 f404 	mul.w	r4, r3, r4
 80141fe:	fb00 f002 	mul.w	r0, r0, r2
 8014202:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8014204:	fb01 fe0b 	mul.w	lr, r1, fp
 8014208:	fb04 f202 	mul.w	r2, r4, r2
 801420c:	9511      	str	r5, [sp, #68]	@ 0x44
 801420e:	920f      	str	r2, [sp, #60]	@ 0x3c
 8014210:	fb04 f20a 	mul.w	r2, r4, sl
 8014214:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8014216:	9d02      	ldr	r5, [sp, #8]
 8014218:	fb01 f404 	mul.w	r4, r1, r4
 801421c:	fb03 f10c 	mul.w	r1, r3, ip
 8014220:	9b20      	ldr	r3, [sp, #128]	@ 0x80
  auto lc = [&](int end, int stride, int index) {
 8014222:	940b      	str	r4, [sp, #44]	@ 0x2c
    if (stride < 0) {
 8014224:	2b00      	cmp	r3, #0
      return index > end;
 8014226:	e9dd 4318 	ldrd	r4, r3, [sp, #96]	@ 0x60
    if (stride < 0) {
 801422a:	f2c0 80b8 	blt.w	801439e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x262a>
      return index < end;
 801422e:	42a3      	cmp	r3, r4
 8014230:	bfac      	ite	ge
 8014232:	2300      	movge	r3, #0
 8014234:	2301      	movlt	r3, #1
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 8014236:	2b00      	cmp	r3, #0
 8014238:	f43e affe 	beq.w	8013238 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x14c4>
 801423c:	eb05 0440 	add.w	r4, r5, r0, lsl #1
 8014240:	f8cd a018 	str.w	sl, [sp, #24]
 8014244:	4616      	mov	r6, r2
      return index > end;
 8014246:	9f1c      	ldr	r7, [sp, #112]	@ 0x70
 8014248:	4623      	mov	r3, r4
 801424a:	9c1f      	ldr	r4, [sp, #124]	@ 0x7c
    if (stride < 0) {
 801424c:	2c00      	cmp	r4, #0
      return index > end;
 801424e:	9c06      	ldr	r4, [sp, #24]
    if (stride < 0) {
 8014250:	f2c0 8091 	blt.w	8014376 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2602>
      return index < end;
 8014254:	42bc      	cmp	r4, r7
 8014256:	bfac      	ite	ge
 8014258:	2400      	movge	r4, #0
 801425a:	2401      	movlt	r4, #1
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 801425c:	2c00      	cmp	r4, #0
 801425e:	f000 8092 	beq.w	8014386 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2612>
 8014262:	eb03 0446 	add.w	r4, r3, r6, lsl #1
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8014266:	f8cd b010 	str.w	fp, [sp, #16]
 801426a:	462f      	mov	r7, r5
  auto lc = [&](int end, int stride, int index) {
 801426c:	f8cd e004 	str.w	lr, [sp, #4]
 8014270:	9402      	str	r4, [sp, #8]
    if (stride < 0) {
 8014272:	9c10      	ldr	r4, [sp, #64]	@ 0x40
      return index > end;
 8014274:	9d16      	ldr	r5, [sp, #88]	@ 0x58
    if (stride < 0) {
 8014276:	2c00      	cmp	r4, #0
      return index > end;
 8014278:	9c04      	ldr	r4, [sp, #16]
    if (stride < 0) {
 801427a:	db5f      	blt.n	801433c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x25c8>
      return index < end;
 801427c:	42ac      	cmp	r4, r5
 801427e:	bfac      	ite	ge
 8014280:	2400      	movge	r4, #0
 8014282:	2401      	movlt	r4, #1
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8014284:	2c00      	cmp	r4, #0
 8014286:	d069      	beq.n	801435c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x25e8>
    if (stride < 0) {
 8014288:	f1bc 0f00 	cmp.w	ip, #0
 801428c:	9703      	str	r7, [sp, #12]
 801428e:	9f03      	ldr	r7, [sp, #12]
 8014290:	e9dd 5401 	ldrd	r5, r4, [sp, #4]
 8014294:	e9cd 2307 	strd	r2, r3, [sp, #28]
 8014298:	eb04 0445 	add.w	r4, r4, r5, lsl #1
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 801429c:	464d      	mov	r5, r9
  auto lc = [&](int end, int stride, int index) {
 801429e:	9405      	str	r4, [sp, #20]
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 80142a0:	4644      	mov	r4, r8
    if (stride < 0) {
 80142a2:	db30      	blt.n	8014306 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2592>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 80142a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80142a6:	42ab      	cmp	r3, r5
 80142a8:	dd39      	ble.n	801431e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x25aa>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80142aa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	@ 0x34
 80142ae:	4293      	cmp	r3, r2
 80142b0:	da66      	bge.n	8014380 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x260c>
 80142b2:	9703      	str	r7, [sp, #12]
 80142b4:	9f05      	ldr	r7, [sp, #20]
 80142b6:	eb07 0744 	add.w	r7, r7, r4, lsl #1
 80142ba:	970a      	str	r7, [sp, #40]	@ 0x28
 80142bc:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 80142be:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80142c2:	9707      	str	r7, [sp, #28]
 80142c4:	4667      	mov	r7, ip
 80142c6:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80142ca:	e9cd 2308 	strd	r2, r3, [sp, #32]
  void Write(int position) { *output_ptr_++ = input_data_[position]; }
 80142ce:	9b07      	ldr	r3, [sp, #28]
 80142d0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80142d2:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 80142d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80142d8:	f823 2b02 	strh.w	r2, [r3], #2
                 offset_4 += stride[4]) {
 80142dc:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80142de:	930c      	str	r3, [sp, #48]	@ 0x30
 80142e0:	9b07      	ldr	r3, [sp, #28]
 80142e2:	4413      	add	r3, r2
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80142e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80142e6:	4293      	cmp	r3, r2
                 offset_4 += stride[4]) {
 80142e8:	9307      	str	r3, [sp, #28]
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80142ea:	dcf0      	bgt.n	80142ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x255a>
 80142ec:	f8cd c00c 	str.w	ip, [sp, #12]
 80142f0:	46bc      	mov	ip, r7
             offset_3 += stride[3]) {
 80142f2:	443d      	add	r5, r7
 80142f4:	440c      	add	r4, r1
    if (stride < 0) {
 80142f6:	f1bc 0f00 	cmp.w	ip, #0
 80142fa:	9f03      	ldr	r7, [sp, #12]
 80142fc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014300:	e9cd 2307 	strd	r2, r3, [sp, #28]
 8014304:	dace      	bge.n	80142a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2530>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8014306:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014308:	42ab      	cmp	r3, r5
 801430a:	da08      	bge.n	801431e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x25aa>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 801430c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	@ 0x34
 8014310:	4293      	cmp	r3, r2
 8014312:	dbce      	blt.n	80142b2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x253e>
             offset_3 += stride[3]) {
 8014314:	4465      	add	r5, ip
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8014316:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014318:	440c      	add	r4, r1
 801431a:	42ab      	cmp	r3, r5
 801431c:	dbf6      	blt.n	801430c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2598>
           offset_2 += stride[2]) {
 801431e:	9c04      	ldr	r4, [sp, #16]
 8014320:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8014322:	442c      	add	r4, r5
 8014324:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8014326:	9404      	str	r4, [sp, #16]
 8014328:	9c01      	ldr	r4, [sp, #4]
 801432a:	442c      	add	r4, r5
      return index > end;
 801432c:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 801432e:	9401      	str	r4, [sp, #4]
    if (stride < 0) {
 8014330:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8014332:	2c00      	cmp	r4, #0
      return index > end;
 8014334:	9c04      	ldr	r4, [sp, #16]
 8014336:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
    if (stride < 0) {
 801433a:	da9f      	bge.n	801427c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2508>
      return index > end;
 801433c:	42ac      	cmp	r4, r5
 801433e:	bfd4      	ite	le
 8014340:	2400      	movle	r4, #0
 8014342:	2401      	movgt	r4, #1
 8014344:	e79e      	b.n	8014284 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2510>
  if (end_mask) {
 8014346:	2f00      	cmp	r7, #0
 8014348:	f47f af0b 	bne.w	8014162 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x23ee>
            const int len = stop_4 - start_4;
 801434c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801434e:	eba2 0e01 	sub.w	lr, r2, r1
    memcpy(output_ptr_, &input_data_[position], sizeof(T) * len);
 8014352:	ea4f 024e 	mov.w	r2, lr, lsl #1
 8014356:	920f      	str	r2, [sp, #60]	@ 0x3c
 8014358:	f7fe bd19 	b.w	8012d8e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x101a>
         offset_1 += stride[1]) {
 801435c:	9c06      	ldr	r4, [sp, #24]
 801435e:	463d      	mov	r5, r7
 8014360:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
 8014362:	443c      	add	r4, r7
 8014364:	9406      	str	r4, [sp, #24]
 8014366:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 8014368:	4426      	add	r6, r4
 801436a:	463c      	mov	r4, r7
      return index > end;
 801436c:	9f1c      	ldr	r7, [sp, #112]	@ 0x70
    if (stride < 0) {
 801436e:	2c00      	cmp	r4, #0
      return index > end;
 8014370:	9c06      	ldr	r4, [sp, #24]
    if (stride < 0) {
 8014372:	f6bf af6f 	bge.w	8014254 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x24e0>
      return index > end;
 8014376:	42bc      	cmp	r4, r7
 8014378:	bfd4      	ite	le
 801437a:	2400      	movle	r4, #0
 801437c:	2401      	movgt	r4, #1
 801437e:	e76d      	b.n	801425c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x24e8>
             offset_3 += stride[3]) {
 8014380:	4465      	add	r5, ip
 8014382:	440c      	add	r4, r1
  auto lc = [&](int end, int stride, int index) {
 8014384:	e78e      	b.n	80142a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2530>
       offset_0 += stride[0]) {
 8014386:	9c20      	ldr	r4, [sp, #128]	@ 0x80
 8014388:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801438a:	4423      	add	r3, r4
 801438c:	9319      	str	r3, [sp, #100]	@ 0x64
 801438e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014390:	4418      	add	r0, r3
 8014392:	4623      	mov	r3, r4
    if (stride < 0) {
 8014394:	2b00      	cmp	r3, #0
      return index > end;
 8014396:	e9dd 4318 	ldrd	r4, r3, [sp, #96]	@ 0x60
    if (stride < 0) {
 801439a:	f6bf af48 	bge.w	801422e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x24ba>
      return index > end;
 801439e:	42a3      	cmp	r3, r4
 80143a0:	bfd4      	ite	le
 80143a2:	2300      	movle	r3, #0
 80143a4:	2301      	movgt	r3, #1
 80143a6:	e746      	b.n	8014236 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x24c2>
    if (stride > 0) {
 80143a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80143aa:	ea6f 0e02 	mvn.w	lr, r2
      end = -1;
 80143ae:	f04f 32ff 	mov.w	r2, #4294967295
 80143b2:	920e      	str	r2, [sp, #56]	@ 0x38
 80143b4:	ea4f 024e 	mov.w	r2, lr, lsl #1
 80143b8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80143ba:	e704      	b.n	80141c6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2452>
  if (end_mask) {
 80143bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80143be:	2f00      	cmp	r7, #0
 80143c0:	d1f3      	bne.n	80143aa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2636>
            const int len = stop_4 - start_4;
 80143c2:	ebae 0e02 	sub.w	lr, lr, r2
  if (hi < v) return hi;
 80143c6:	910e      	str	r1, [sp, #56]	@ 0x38
 80143c8:	ea4f 024e 	mov.w	r2, lr, lsl #1
 80143cc:	920f      	str	r2, [sp, #60]	@ 0x3c
 80143ce:	e6fa      	b.n	80141c6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2452>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 80143d0:	460a      	mov	r2, r1
  if (end < 0) {
 80143d2:	4671      	mov	r1, lr
 80143d4:	f007 0710 	and.w	r7, r7, #16
 80143d8:	1852      	adds	r2, r2, r1
 80143da:	920e      	str	r2, [sp, #56]	@ 0x38
 80143dc:	f57f aee2 	bpl.w	80141a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2430>
    end += axis_size;
 80143e0:	441a      	add	r2, r3
 80143e2:	920e      	str	r2, [sp, #56]	@ 0x38
  if (stride > 0) {
 80143e4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80143e6:	2a00      	cmp	r2, #0
 80143e8:	f77f aeda 	ble.w	80141a0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x242c>
  TFLITE_DCHECK(!(hi < lo));
 80143ec:	2b00      	cmp	r3, #0
 80143ee:	f6ff a913 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (end_mask) {
 80143f2:	2f00      	cmp	r7, #0
 80143f4:	f47f aeb5 	bne.w	8014162 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x23ee>
  if (v < lo) return lo;
 80143f8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80143fa:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80143fc:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8014400:	eba2 0e01 	sub.w	lr, r2, r1
 8014404:	920e      	str	r2, [sp, #56]	@ 0x38
 8014406:	ea4f 024e 	mov.w	r2, lr, lsl #1
 801440a:	920f      	str	r2, [sp, #60]	@ 0x3c
 801440c:	f7fe bcbf 	b.w	8012d8e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x101a>
  if (stride > 0) {
 8014410:	2a00      	cmp	r2, #0
    start += axis_size;
 8014412:	4419      	add	r1, r3
  if (stride > 0) {
 8014414:	dd1f      	ble.n	8014456 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x26e2>
  TFLITE_DCHECK(!(hi < lo));
 8014416:	2b00      	cmp	r3, #0
 8014418:	f6ff a8fe 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 801441c:	b3a8      	cbz	r0, 801448a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2716>
  if (shrink_axis) {
 801441e:	9a01      	ldr	r2, [sp, #4]
 8014420:	f012 0210 	ands.w	r2, r2, #16
 8014424:	f43f aeaa 	beq.w	801417c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2408>
    if (start >= axis_size) {
 8014428:	b97b      	cbnz	r3, 801444a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x26d6>
 801442a:	469e      	mov	lr, r3
      start = 0;
 801442c:	930d      	str	r3, [sp, #52]	@ 0x34
    if (start >= axis_size) {
 801442e:	e9cd 330e 	strd	r3, r3, [sp, #56]	@ 0x38
 8014432:	f7fe bcac 	b.w	8012d8e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x101a>
    end += axis_size;
 8014436:	441a      	add	r2, r3
  if (hi < v) return hi;
 8014438:	e9cd 320d 	strd	r3, r2, [sp, #52]	@ 0x34
 801443c:	e7d6      	b.n	80143ec <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2678>
  if (end < 0) {
 801443e:	18d2      	adds	r2, r2, r3
  if (hi < v) return hi;
 8014440:	e9cd 320d 	strd	r3, r2, [sp, #52]	@ 0x34
  if (end < 0) {
 8014444:	f57f ae89 	bpl.w	801415a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x23e6>
 8014448:	e7ca      	b.n	80143e0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x266c>
      start = 0;
 801444a:	2200      	movs	r2, #0
 801444c:	920d      	str	r2, [sp, #52]	@ 0x34
      return start + 1;
 801444e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014450:	3201      	adds	r2, #1
 8014452:	920e      	str	r2, [sp, #56]	@ 0x38
 8014454:	e6b1      	b.n	80141ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2446>
    start = Clamp(start, -1, axis_size - 1);
 8014456:	1e5a      	subs	r2, r3, #1
  TFLITE_DCHECK(!(hi < lo));
 8014458:	f1b2 3fff 	cmp.w	r2, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 801445c:	4696      	mov	lr, r2
 801445e:	920d      	str	r2, [sp, #52]	@ 0x34
  TFLITE_DCHECK(!(hi < lo));
 8014460:	f6ff a8da 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8014464:	428a      	cmp	r2, r1
 8014466:	db1a      	blt.n	801449e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x272a>
  if (begin_mask) {
 8014468:	b998      	cbnz	r0, 8014492 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x271e>
  if (v < lo) return lo;
 801446a:	ea41 72e1 	orr.w	r2, r1, r1, asr #31
 801446e:	920d      	str	r2, [sp, #52]	@ 0x34
  if (shrink_axis) {
 8014470:	9a01      	ldr	r2, [sp, #4]
 8014472:	06d2      	lsls	r2, r2, #27
 8014474:	f57f ae83 	bpl.w	801417e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x240a>
    if (start >= axis_size) {
 8014478:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801447a:	4293      	cmp	r3, r2
 801447c:	dce7      	bgt.n	801444e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x26da>
 801447e:	4611      	mov	r1, r2
 8014480:	2200      	movs	r2, #0
 8014482:	4696      	mov	lr, r2
      return start;
 8014484:	e9cd 120e 	strd	r1, r2, [sp, #56]	@ 0x38
 8014488:	e69d      	b.n	80141c6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2452>
  if (v < lo) return lo;
 801448a:	ea21 72e1 	bic.w	r2, r1, r1, asr #31
 801448e:	920d      	str	r2, [sp, #52]	@ 0x34
 8014490:	e7ee      	b.n	8014470 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x26fc>
  if (shrink_axis) {
 8014492:	9a01      	ldr	r2, [sp, #4]
 8014494:	06d1      	lsls	r1, r2, #27
 8014496:	d508      	bpl.n	80144aa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2736>
 8014498:	461a      	mov	r2, r3
 801449a:	930e      	str	r3, [sp, #56]	@ 0x38
 801449c:	e68d      	b.n	80141ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2446>
  if (begin_mask) {
 801449e:	2800      	cmp	r0, #0
 80144a0:	d1f7      	bne.n	8014492 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x271e>
  if (shrink_axis) {
 80144a2:	9a01      	ldr	r2, [sp, #4]
 80144a4:	06d0      	lsls	r0, r2, #27
 80144a6:	d4d2      	bmi.n	801444e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x26da>
 80144a8:	e669      	b.n	801417e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x240a>
  int end = indices[axis];
 80144aa:	99e8      	ldr	r1, [sp, #928]	@ 0x3a0
 80144ac:	910e      	str	r1, [sp, #56]	@ 0x38
  if (offset) {
 80144ae:	f1b8 0f00 	cmp.w	r8, #0
 80144b2:	d18d      	bne.n	80143d0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x265c>
  if (end < 0) {
 80144b4:	2900      	cmp	r1, #0
 80144b6:	f007 0710 	and.w	r7, r7, #16
 80144ba:	f6bf ae73 	bge.w	80141a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2430>
    end += axis_size;
 80144be:	4419      	add	r1, r3
 80144c0:	910e      	str	r1, [sp, #56]	@ 0x38
  if (stride > 0) {
 80144c2:	e66f      	b.n	80141a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2430>
  int end = indices[axis];
 80144c4:	9be7      	ldr	r3, [sp, #924]	@ 0x39c
  if (offset) {
 80144c6:	f007 0108 	and.w	r1, r7, #8
 80144ca:	f1b8 0f00 	cmp.w	r8, #0
 80144ce:	d113      	bne.n	80144f8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2784>
  if (end < 0) {
 80144d0:	2b00      	cmp	r3, #0
 80144d2:	db0b      	blt.n	80144ec <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2778>
  if (hi < v) return hi;
 80144d4:	46a9      	mov	r9, r5
 80144d6:	42ab      	cmp	r3, r5
 80144d8:	f73e ac37 	bgt.w	8012d4a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xfd6>
  if (end_mask) {
 80144dc:	2900      	cmp	r1, #0
 80144de:	f47e ac34 	bne.w	8012d4a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xfd6>
  if (v < lo) return lo;
 80144e2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80144e6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80144e8:	f7fe bc30 	b.w	8012d4c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xfd8>
    end += axis_size;
 80144ec:	442b      	add	r3, r5
  if (hi < v) return hi;
 80144ee:	46a9      	mov	r9, r5
  TFLITE_DCHECK(!(hi < lo));
 80144f0:	2d00      	cmp	r5, #0
 80144f2:	daf3      	bge.n	80144dc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2768>
 80144f4:	f7ff b890 	b.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (end < 0) {
 80144f8:	195b      	adds	r3, r3, r5
  if (hi < v) return hi;
 80144fa:	46a9      	mov	r9, r5
  if (end < 0) {
 80144fc:	d5eb      	bpl.n	80144d6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2762>
  if (stride > 0) {
 80144fe:	f1bc 0f00 	cmp.w	ip, #0
    end += axis_size;
 8014502:	442b      	add	r3, r5
  if (stride > 0) {
 8014504:	dcf4      	bgt.n	80144f0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x277c>
 8014506:	1e6a      	subs	r2, r5, #1
  if (hi < v) return hi;
 8014508:	429a      	cmp	r2, r3
 801450a:	f2c0 8143 	blt.w	8014794 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a20>
  if (end_mask) {
 801450e:	2900      	cmp	r1, #0
 8014510:	f040 813b 	bne.w	801478a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a16>
  if (v < lo) return lo;
 8014514:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014518:	9313      	str	r3, [sp, #76]	@ 0x4c
 801451a:	f7fe bc17 	b.w	8012d4c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xfd8>
      start = 0;
 801451e:	f04f 0900 	mov.w	r9, #0
  if (shrink_axis) {
 8014522:	9b01      	ldr	r3, [sp, #4]
 8014524:	0719      	lsls	r1, r3, #28
 8014526:	d51d      	bpl.n	8014564 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x27f0>
    if (start >= axis_size) {
 8014528:	454d      	cmp	r5, r9
 801452a:	dc16      	bgt.n	801455a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x27e6>
      return start;
 801452c:	f8cd 904c 	str.w	r9, [sp, #76]	@ 0x4c
 8014530:	f7fe bc0c 	b.w	8012d4c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xfd8>
  if (stride > 0) {
 8014534:	f1bc 0f00 	cmp.w	ip, #0
    start += axis_size;
 8014538:	442b      	add	r3, r5
  if (stride > 0) {
 801453a:	f340 8105 	ble.w	8014748 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x29d4>
  TFLITE_DCHECK(!(hi < lo));
 801453e:	2d00      	cmp	r5, #0
 8014540:	f6ff a86a 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8014544:	2900      	cmp	r1, #0
 8014546:	d1ea      	bne.n	801451e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x27aa>
  if (v < lo) return lo;
 8014548:	ea23 79e3 	bic.w	r9, r3, r3, asr #31
 801454c:	e7e9      	b.n	8014522 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x27ae>
  if (begin_mask) {
 801454e:	2900      	cmp	r1, #0
 8014550:	f040 8108 	bne.w	8014764 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x29f0>
  if (shrink_axis) {
 8014554:	9b01      	ldr	r3, [sp, #4]
 8014556:	071a      	lsls	r2, r3, #28
 8014558:	d504      	bpl.n	8014564 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x27f0>
      return start + 1;
 801455a:	f109 0301 	add.w	r3, r9, #1
 801455e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014560:	f7fe bbf4 	b.w	8012d4c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xfd8>
  int end = indices[axis];
 8014564:	9be7      	ldr	r3, [sp, #924]	@ 0x39c
  if (offset) {
 8014566:	f1b8 0f00 	cmp.w	r8, #0
 801456a:	d000      	beq.n	801456e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x27fa>
    end += start;
 801456c:	444b      	add	r3, r9
  if (end < 0) {
 801456e:	2b00      	cmp	r3, #0
 8014570:	f007 0108 	and.w	r1, r7, #8
 8014574:	dbc3      	blt.n	80144fe <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x278a>
  if (stride > 0) {
 8014576:	f1bc 0f00 	cmp.w	ip, #0
 801457a:	dcac      	bgt.n	80144d6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2762>
 801457c:	e7c3      	b.n	8014506 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2792>
  if (stride > 0) {
 801457e:	2a00      	cmp	r2, #0
    start += axis_size;
 8014580:	4423      	add	r3, r4
  if (stride > 0) {
 8014582:	dd7f      	ble.n	8014684 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2910>
  TFLITE_DCHECK(!(hi < lo));
 8014584:	2c00      	cmp	r4, #0
 8014586:	f6ff a847 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 801458a:	2900      	cmp	r1, #0
 801458c:	d145      	bne.n	801461a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x28a6>
  if (v < lo) return lo;
 801458e:	ea23 7be3 	bic.w	fp, r3, r3, asr #31
 8014592:	e044      	b.n	801461e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x28aa>
  int end = indices[axis];
 8014594:	9be5      	ldr	r3, [sp, #916]	@ 0x394
  if (offset) {
 8014596:	f007 0202 	and.w	r2, r7, #2
 801459a:	f1b8 0f00 	cmp.w	r8, #0
 801459e:	f040 8104 	bne.w	80147aa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a36>
  if (end < 0) {
 80145a2:	2b00      	cmp	r3, #0
 80145a4:	f2c0 80fe 	blt.w	80147a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a30>
  if (hi < v) return hi;
 80145a8:	46b2      	mov	sl, r6
 80145aa:	42b3      	cmp	r3, r6
 80145ac:	f73e ab8e 	bgt.w	8012ccc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf58>
  if (end_mask) {
 80145b0:	2a00      	cmp	r2, #0
 80145b2:	f47e ab8b 	bne.w	8012ccc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf58>
  if (v < lo) return lo;
 80145b6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80145ba:	931c      	str	r3, [sp, #112]	@ 0x70
 80145bc:	f7fe bb87 	b.w	8012cce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf5a>
      start = 0;
 80145c0:	f04f 0a00 	mov.w	sl, #0
  if (shrink_axis) {
 80145c4:	9b01      	ldr	r3, [sp, #4]
 80145c6:	079c      	lsls	r4, r3, #30
 80145c8:	f140 80af 	bpl.w	801472a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x29b6>
    if (start >= axis_size) {
 80145cc:	4556      	cmp	r6, sl
 80145ce:	f300 809a 	bgt.w	8014706 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2992>
      return start;
 80145d2:	f8cd a070 	str.w	sl, [sp, #112]	@ 0x70
 80145d6:	f7fe bb7a 	b.w	8012cce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf5a>
  if (stride > 0) {
 80145da:	2900      	cmp	r1, #0
    start += axis_size;
 80145dc:	4433      	add	r3, r6
  if (stride > 0) {
 80145de:	dd60      	ble.n	80146a2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x292e>
  TFLITE_DCHECK(!(hi < lo));
 80145e0:	2e00      	cmp	r6, #0
 80145e2:	f6ff a819 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 80145e6:	2a00      	cmp	r2, #0
 80145e8:	d1ea      	bne.n	80145c0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x284c>
  if (v < lo) return lo;
 80145ea:	ea23 7ae3 	bic.w	sl, r3, r3, asr #31
 80145ee:	e7e9      	b.n	80145c4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2850>
  int end = indices[axis];
 80145f0:	9be6      	ldr	r3, [sp, #920]	@ 0x398
  if (offset) {
 80145f2:	f007 0104 	and.w	r1, r7, #4
 80145f6:	f1b8 0f00 	cmp.w	r8, #0
 80145fa:	f040 80db 	bne.w	80147b4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a40>
  if (end < 0) {
 80145fe:	2b00      	cmp	r3, #0
 8014600:	db3a      	blt.n	8014678 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2904>
  if (hi < v) return hi;
 8014602:	46a3      	mov	fp, r4
 8014604:	429c      	cmp	r4, r3
 8014606:	f6fe ab80 	blt.w	8012d0a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf96>
  if (end_mask) {
 801460a:	2900      	cmp	r1, #0
 801460c:	f47e ab7d 	bne.w	8012d0a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf96>
  if (v < lo) return lo;
 8014610:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014614:	9316      	str	r3, [sp, #88]	@ 0x58
 8014616:	f7fe bb79 	b.w	8012d0c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf98>
      start = 0;
 801461a:	f04f 0b00 	mov.w	fp, #0
  if (shrink_axis) {
 801461e:	9b01      	ldr	r3, [sp, #4]
 8014620:	075d      	lsls	r5, r3, #29
 8014622:	d510      	bpl.n	8014646 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x28d2>
    if (start >= axis_size) {
 8014624:	455c      	cmp	r4, fp
 8014626:	dc09      	bgt.n	801463c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x28c8>
      return start;
 8014628:	f8cd b058 	str.w	fp, [sp, #88]	@ 0x58
 801462c:	f7fe bb6e 	b.w	8012d0c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf98>
  if (begin_mask) {
 8014630:	2900      	cmp	r1, #0
 8014632:	f040 80f9 	bne.w	8014828 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ab4>
  if (shrink_axis) {
 8014636:	9b01      	ldr	r3, [sp, #4]
 8014638:	075a      	lsls	r2, r3, #29
 801463a:	d504      	bpl.n	8014646 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x28d2>
      return start + 1;
 801463c:	f10b 0301 	add.w	r3, fp, #1
 8014640:	9316      	str	r3, [sp, #88]	@ 0x58
 8014642:	f7fe bb63 	b.w	8012d0c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf98>
  int end = indices[axis];
 8014646:	9be6      	ldr	r3, [sp, #920]	@ 0x398
  if (offset) {
 8014648:	f1b8 0f00 	cmp.w	r8, #0
 801464c:	d000      	beq.n	8014650 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x28dc>
    end += start;
 801464e:	445b      	add	r3, fp
  if (end < 0) {
 8014650:	2b00      	cmp	r3, #0
 8014652:	f007 0104 	and.w	r1, r7, #4
 8014656:	f2c0 80b1 	blt.w	80147bc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a48>
  if (stride > 0) {
 801465a:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801465c:	2a00      	cmp	r2, #0
 801465e:	dcd1      	bgt.n	8014604 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2890>
 8014660:	1e62      	subs	r2, r4, #1
  if (hi < v) return hi;
 8014662:	429a      	cmp	r2, r3
 8014664:	f2c0 80b0 	blt.w	80147c8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a54>
  if (end_mask) {
 8014668:	2900      	cmp	r1, #0
 801466a:	f040 80b5 	bne.w	80147d8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a64>
  if (v < lo) return lo;
 801466e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014672:	9316      	str	r3, [sp, #88]	@ 0x58
 8014674:	f7fe bb4a 	b.w	8012d0c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf98>
    end += axis_size;
 8014678:	4423      	add	r3, r4
  if (hi < v) return hi;
 801467a:	46a3      	mov	fp, r4
  TFLITE_DCHECK(!(hi < lo));
 801467c:	2c00      	cmp	r4, #0
 801467e:	dac4      	bge.n	801460a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2896>
 8014680:	f7fe bfca 	b.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
    start = Clamp(start, -1, axis_size - 1);
 8014684:	f104 3bff 	add.w	fp, r4, #4294967295
  TFLITE_DCHECK(!(hi < lo));
 8014688:	f1bb 3fff 	cmp.w	fp, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 801468c:	465a      	mov	r2, fp
  TFLITE_DCHECK(!(hi < lo));
 801468e:	f6fe afc3 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8014692:	459b      	cmp	fp, r3
 8014694:	dbcc      	blt.n	8014630 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x28bc>
  if (begin_mask) {
 8014696:	2900      	cmp	r1, #0
 8014698:	f040 80c6 	bne.w	8014828 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ab4>
  if (v < lo) return lo;
 801469c:	ea43 7be3 	orr.w	fp, r3, r3, asr #31
 80146a0:	e7bd      	b.n	801461e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x28aa>
    start = Clamp(start, -1, axis_size - 1);
 80146a2:	f106 3aff 	add.w	sl, r6, #4294967295
  TFLITE_DCHECK(!(hi < lo));
 80146a6:	f1ba 3fff 	cmp.w	sl, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 80146aa:	4651      	mov	r1, sl
  TFLITE_DCHECK(!(hi < lo));
 80146ac:	f6fe afb4 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 80146b0:	459a      	cmp	sl, r3
 80146b2:	db23      	blt.n	80146fc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2988>
  if (begin_mask) {
 80146b4:	b912      	cbnz	r2, 80146bc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2948>
  if (v < lo) return lo;
 80146b6:	ea43 7ae3 	orr.w	sl, r3, r3, asr #31
 80146ba:	e783      	b.n	80145c4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2850>
  if (shrink_axis) {
 80146bc:	9b01      	ldr	r3, [sp, #4]
 80146be:	079d      	lsls	r5, r3, #30
 80146c0:	f53e ab04 	bmi.w	8012ccc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf58>
  int end = indices[axis];
 80146c4:	9be5      	ldr	r3, [sp, #916]	@ 0x394
  if (offset) {
 80146c6:	f007 0202 	and.w	r2, r7, #2
 80146ca:	f1b8 0f00 	cmp.w	r8, #0
 80146ce:	d10a      	bne.n	80146e6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2972>
  if (end < 0) {
 80146d0:	2b00      	cmp	r3, #0
 80146d2:	da00      	bge.n	80146d6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2962>
    end += axis_size;
 80146d4:	4433      	add	r3, r6
  if (hi < v) return hi;
 80146d6:	4299      	cmp	r1, r3
 80146d8:	db1f      	blt.n	801471a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x29a6>
  if (end_mask) {
 80146da:	b9ca      	cbnz	r2, 8014710 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x299c>
  if (v < lo) return lo;
 80146dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80146e0:	931c      	str	r3, [sp, #112]	@ 0x70
 80146e2:	f7fe baf4 	b.w	8012cce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf5a>
  if (end < 0) {
 80146e6:	185b      	adds	r3, r3, r1
 80146e8:	d5f5      	bpl.n	80146d6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2962>
  if (stride > 0) {
 80146ea:	991f      	ldr	r1, [sp, #124]	@ 0x7c
    end += axis_size;
 80146ec:	4433      	add	r3, r6
  if (stride > 0) {
 80146ee:	2900      	cmp	r1, #0
 80146f0:	dd28      	ble.n	8014744 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x29d0>
  TFLITE_DCHECK(!(hi < lo));
 80146f2:	2e00      	cmp	r6, #0
 80146f4:	f6bf af5c 	bge.w	80145b0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x283c>
 80146f8:	f7fe bf8e 	b.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 80146fc:	2a00      	cmp	r2, #0
 80146fe:	d1dd      	bne.n	80146bc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2948>
  if (shrink_axis) {
 8014700:	9b01      	ldr	r3, [sp, #4]
 8014702:	079b      	lsls	r3, r3, #30
 8014704:	d511      	bpl.n	801472a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x29b6>
      return start + 1;
 8014706:	f10a 0301 	add.w	r3, sl, #1
 801470a:	931c      	str	r3, [sp, #112]	@ 0x70
 801470c:	f7fe badf 	b.w	8012cce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf5a>
      end = -1;
 8014710:	f04f 33ff 	mov.w	r3, #4294967295
 8014714:	931c      	str	r3, [sp, #112]	@ 0x70
 8014716:	f7fe bada 	b.w	8012cce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf5a>
 801471a:	2a00      	cmp	r2, #0
 801471c:	bf0c      	ite	eq
 801471e:	460b      	moveq	r3, r1
 8014720:	f04f 33ff 	movne.w	r3, #4294967295
 8014724:	931c      	str	r3, [sp, #112]	@ 0x70
 8014726:	f7fe bad2 	b.w	8012cce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf5a>
  int end = indices[axis];
 801472a:	9be5      	ldr	r3, [sp, #916]	@ 0x394
  if (offset) {
 801472c:	f1b8 0f00 	cmp.w	r8, #0
 8014730:	d000      	beq.n	8014734 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x29c0>
    end += start;
 8014732:	4453      	add	r3, sl
  if (end < 0) {
 8014734:	2b00      	cmp	r3, #0
 8014736:	f007 0202 	and.w	r2, r7, #2
 801473a:	dbd6      	blt.n	80146ea <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2976>
  if (stride > 0) {
 801473c:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 801473e:	2900      	cmp	r1, #0
 8014740:	f73f af33 	bgt.w	80145aa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2836>
 8014744:	1e71      	subs	r1, r6, #1
 8014746:	e7c6      	b.n	80146d6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2962>
    start = Clamp(start, -1, axis_size - 1);
 8014748:	f105 39ff 	add.w	r9, r5, #4294967295
  TFLITE_DCHECK(!(hi < lo));
 801474c:	f1b9 3fff 	cmp.w	r9, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 8014750:	464a      	mov	r2, r9
  TFLITE_DCHECK(!(hi < lo));
 8014752:	f6fe af61 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8014756:	4599      	cmp	r9, r3
 8014758:	f6ff aef9 	blt.w	801454e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x27da>
  if (begin_mask) {
 801475c:	b911      	cbnz	r1, 8014764 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x29f0>
  if (v < lo) return lo;
 801475e:	ea43 79e3 	orr.w	r9, r3, r3, asr #31
 8014762:	e6de      	b.n	8014522 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x27ae>
  if (shrink_axis) {
 8014764:	9b01      	ldr	r3, [sp, #4]
 8014766:	071b      	lsls	r3, r3, #28
 8014768:	f53e aaef 	bmi.w	8012d4a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xfd6>
  int end = indices[axis];
 801476c:	9be7      	ldr	r3, [sp, #924]	@ 0x39c
  if (offset) {
 801476e:	f007 0108 	and.w	r1, r7, #8
 8014772:	f1b8 0f00 	cmp.w	r8, #0
 8014776:	d104      	bne.n	8014782 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a0e>
  if (end < 0) {
 8014778:	2b00      	cmp	r3, #0
 801477a:	f6bf aec5 	bge.w	8014508 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2794>
    end += axis_size;
 801477e:	442b      	add	r3, r5
  if (stride > 0) {
 8014780:	e6c2      	b.n	8014508 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2794>
  if (end < 0) {
 8014782:	189b      	adds	r3, r3, r2
 8014784:	f57f aec0 	bpl.w	8014508 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2794>
 8014788:	e6b9      	b.n	80144fe <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x278a>
      end = -1;
 801478a:	f04f 33ff 	mov.w	r3, #4294967295
 801478e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014790:	f7fe badc 	b.w	8012d4c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xfd8>
 8014794:	2900      	cmp	r1, #0
 8014796:	bf0c      	ite	eq
 8014798:	4613      	moveq	r3, r2
 801479a:	f04f 33ff 	movne.w	r3, #4294967295
 801479e:	9313      	str	r3, [sp, #76]	@ 0x4c
 80147a0:	f7fe bad4 	b.w	8012d4c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xfd8>
    end += axis_size;
 80147a4:	4433      	add	r3, r6
  if (hi < v) return hi;
 80147a6:	46b2      	mov	sl, r6
 80147a8:	e7a3      	b.n	80146f2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x297e>
  if (end < 0) {
 80147aa:	199b      	adds	r3, r3, r6
  if (hi < v) return hi;
 80147ac:	46b2      	mov	sl, r6
  if (end < 0) {
 80147ae:	f57f aefc 	bpl.w	80145aa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2836>
 80147b2:	e79a      	b.n	80146ea <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2976>
 80147b4:	191b      	adds	r3, r3, r4
  if (hi < v) return hi;
 80147b6:	46a3      	mov	fp, r4
  if (end < 0) {
 80147b8:	f57f af24 	bpl.w	8014604 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2890>
  if (stride > 0) {
 80147bc:	9a10      	ldr	r2, [sp, #64]	@ 0x40
    end += axis_size;
 80147be:	4423      	add	r3, r4
  if (stride > 0) {
 80147c0:	2a00      	cmp	r2, #0
 80147c2:	f73f af5b 	bgt.w	801467c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2908>
 80147c6:	e74b      	b.n	8014660 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x28ec>
      end = -1;
 80147c8:	2900      	cmp	r1, #0
 80147ca:	bf0c      	ite	eq
 80147cc:	4613      	moveq	r3, r2
 80147ce:	f04f 33ff 	movne.w	r3, #4294967295
 80147d2:	9316      	str	r3, [sp, #88]	@ 0x58
 80147d4:	f7fe ba9a 	b.w	8012d0c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf98>
 80147d8:	f04f 33ff 	mov.w	r3, #4294967295
 80147dc:	9316      	str	r3, [sp, #88]	@ 0x58
 80147de:	f7fe ba95 	b.w	8012d0c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf98>
  if (begin_mask) {
 80147e2:	2a00      	cmp	r2, #0
 80147e4:	d156      	bne.n	8014894 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2b20>
  if (shrink_axis) {
 80147e6:	9b01      	ldr	r3, [sp, #4]
 80147e8:	07dd      	lsls	r5, r3, #31
 80147ea:	d504      	bpl.n	80147f6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a82>
      return start + 1;
 80147ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80147ee:	3301      	adds	r3, #1
 80147f0:	9318      	str	r3, [sp, #96]	@ 0x60
 80147f2:	f7fe ba4d 	b.w	8012c90 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf1c>
  int end = indices[axis];
 80147f6:	9be4      	ldr	r3, [sp, #912]	@ 0x390
  if (offset) {
 80147f8:	f1b8 0f00 	cmp.w	r8, #0
 80147fc:	d001      	beq.n	8014802 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a8e>
    end += start;
 80147fe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8014800:	4413      	add	r3, r2
  if (end < 0) {
 8014802:	2b00      	cmp	r3, #0
 8014804:	f007 0201 	and.w	r2, r7, #1
 8014808:	db29      	blt.n	801485e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2aea>
  if (stride > 0) {
 801480a:	9920      	ldr	r1, [sp, #128]	@ 0x80
 801480c:	2900      	cmp	r1, #0
 801480e:	dd1a      	ble.n	8014846 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ad2>
  if (hi < v) return hi;
 8014810:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8014812:	4299      	cmp	r1, r3
 8014814:	f6fe aa3c 	blt.w	8012c90 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf1c>
  if (end_mask) {
 8014818:	2a00      	cmp	r2, #0
 801481a:	f47e aa39 	bne.w	8012c90 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf1c>
  if (v < lo) return lo;
 801481e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014822:	9318      	str	r3, [sp, #96]	@ 0x60
 8014824:	f7fe ba34 	b.w	8012c90 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf1c>
  if (shrink_axis) {
 8014828:	9b01      	ldr	r3, [sp, #4]
 801482a:	075b      	lsls	r3, r3, #29
 801482c:	f53e aa6d 	bmi.w	8012d0a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf96>
  int end = indices[axis];
 8014830:	9be6      	ldr	r3, [sp, #920]	@ 0x398
  if (offset) {
 8014832:	f007 0104 	and.w	r1, r7, #4
 8014836:	f1b8 0f00 	cmp.w	r8, #0
 801483a:	d127      	bne.n	801488c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2b18>
  if (end < 0) {
 801483c:	2b00      	cmp	r3, #0
 801483e:	f6bf af10 	bge.w	8014662 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x28ee>
    end += axis_size;
 8014842:	4423      	add	r3, r4
  if (stride > 0) {
 8014844:	e70d      	b.n	8014662 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x28ee>
 8014846:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8014848:	3901      	subs	r1, #1
  if (hi < v) return hi;
 801484a:	4299      	cmp	r1, r3
 801484c:	db16      	blt.n	801487c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2b08>
  if (end_mask) {
 801484e:	b982      	cbnz	r2, 8014872 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2afe>
  if (v < lo) return lo;
 8014850:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014854:	9318      	str	r3, [sp, #96]	@ 0x60
 8014856:	f7fe ba1b 	b.w	8012c90 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf1c>
  if (end < 0) {
 801485a:	185b      	adds	r3, r3, r1
 801485c:	d5f5      	bpl.n	801484a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ad6>
    end += axis_size;
 801485e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8014860:	440b      	add	r3, r1
  if (stride > 0) {
 8014862:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8014864:	2900      	cmp	r1, #0
 8014866:	ddee      	ble.n	8014846 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ad2>
  TFLITE_DCHECK(!(hi < lo));
 8014868:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801486a:	2900      	cmp	r1, #0
 801486c:	dad4      	bge.n	8014818 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2aa4>
 801486e:	f7fe bed3 	b.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
      end = -1;
 8014872:	f04f 33ff 	mov.w	r3, #4294967295
 8014876:	9318      	str	r3, [sp, #96]	@ 0x60
 8014878:	f7fe ba0a 	b.w	8012c90 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf1c>
 801487c:	2a00      	cmp	r2, #0
 801487e:	bf0c      	ite	eq
 8014880:	460b      	moveq	r3, r1
 8014882:	f04f 33ff 	movne.w	r3, #4294967295
 8014886:	9318      	str	r3, [sp, #96]	@ 0x60
 8014888:	f7fe ba02 	b.w	8012c90 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf1c>
  if (end < 0) {
 801488c:	189b      	adds	r3, r3, r2
 801488e:	f57f aee8 	bpl.w	8014662 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x28ee>
 8014892:	e793      	b.n	80147bc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a48>
  if (shrink_axis) {
 8014894:	9b01      	ldr	r3, [sp, #4]
 8014896:	07dc      	lsls	r4, r3, #31
 8014898:	f53e a9fa 	bmi.w	8012c90 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf1c>
  int end = indices[axis];
 801489c:	9be4      	ldr	r3, [sp, #912]	@ 0x390
  if (offset) {
 801489e:	f007 0201 	and.w	r2, r7, #1
 80148a2:	f1b8 0f00 	cmp.w	r8, #0
 80148a6:	d1d8      	bne.n	801485a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ae6>
  if (end < 0) {
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	dace      	bge.n	801484a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ad6>
    end += axis_size;
 80148ac:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 80148ae:	4423      	add	r3, r4
  if (stride > 0) {
 80148b0:	e7cb      	b.n	801484a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ad6>
  if (v < lo) return lo;
 80148b2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80148b6:	9319      	str	r3, [sp, #100]	@ 0x64
 80148b8:	f7fe b9e0 	b.w	8012c7c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xf08>
 80148bc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80148c0:	9318      	str	r3, [sp, #96]	@ 0x60
 80148c2:	f7fe b9b1 	b.w	8012c28 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xeb4>
         offset_1 += stride[1]) {
 80148c6:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80148c8:	463a      	mov	r2, r7
 80148ca:	4483      	add	fp, r0
 80148cc:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 80148ce:	4404      	add	r4, r0
 80148d0:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80148d2:	4405      	add	r5, r0
    if (stride < 0) {
 80148d4:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80148d6:	2800      	cmp	r0, #0
      return index > end;
 80148d8:	9819      	ldr	r0, [sp, #100]	@ 0x64
    if (stride < 0) {
 80148da:	f6be a94f 	bge.w	8012b7c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xe08>
      return index > end;
 80148de:	4583      	cmp	fp, r0
 80148e0:	bfd4      	ite	le
 80148e2:	2000      	movle	r0, #0
 80148e4:	2001      	movgt	r0, #1
 80148e6:	f7fe b94d 	b.w	8012b84 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xe10>
 80148ea:	4621      	mov	r1, r4
 80148ec:	4618      	mov	r0, r3
 80148ee:	4632      	mov	r2, r6
             offset_3 += stride[3]) {
 80148f0:	4455      	add	r5, sl
 80148f2:	f00e ffae 	bl	8023852 <memcpy>
    if (stride < 0) {
 80148f6:	f1ba 0f00 	cmp.w	sl, #0
 80148fa:	4603      	mov	r3, r0
 80148fc:	4444      	add	r4, r8
    output_ptr_ += len;
 80148fe:	4433      	add	r3, r6
 8014900:	db2a      	blt.n	8014958 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2be4>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8014902:	9a08      	ldr	r2, [sp, #32]
 8014904:	42aa      	cmp	r2, r5
 8014906:	f73e a979 	bgt.w	8012bfc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xe88>
 801490a:	464f      	mov	r7, r9
 801490c:	4659      	mov	r1, fp
 801490e:	930a      	str	r3, [sp, #40]	@ 0x28
 8014910:	9e06      	ldr	r6, [sp, #24]
 8014912:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
 8014916:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8014918:	f8dd c06c 	ldr.w	ip, [sp, #108]	@ 0x6c
 801491c:	f8dd b058 	ldr.w	fp, [sp, #88]	@ 0x58
 8014920:	e9dd e814 	ldrd	lr, r8, [sp, #80]	@ 0x50
 8014924:	e9dd 341d 	ldrd	r3, r4, [sp, #116]	@ 0x74
           offset_2 += stride[2]) {
 8014928:	9a01      	ldr	r2, [sp, #4]
 801492a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 801492c:	4402      	add	r2, r0
 801492e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8014930:	9201      	str	r2, [sp, #4]
 8014932:	9a02      	ldr	r2, [sp, #8]
 8014934:	4402      	add	r2, r0
 8014936:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8014938:	9202      	str	r2, [sp, #8]
 801493a:	9a03      	ldr	r2, [sp, #12]
 801493c:	4402      	add	r2, r0
 801493e:	9203      	str	r2, [sp, #12]
    if (stride < 0) {
 8014940:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014942:	2a00      	cmp	r2, #0
 8014944:	f6be a92d 	bge.w	8012ba2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xe2e>
      return index > end;
 8014948:	9a01      	ldr	r2, [sp, #4]
 801494a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801494c:	4282      	cmp	r2, r0
 801494e:	bfd4      	ite	le
 8014950:	2200      	movle	r2, #0
 8014952:	2201      	movgt	r2, #1
 8014954:	f7fe b92b 	b.w	8012bae <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xe3a>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8014958:	9a08      	ldr	r2, [sp, #32]
 801495a:	42aa      	cmp	r2, r5
 801495c:	f6fe a94e 	blt.w	8012bfc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xe88>
 8014960:	e7d3      	b.n	801490a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2b96>
       offset_0 += stride[0]) {
 8014962:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8014964:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8014966:	4420      	add	r0, r4
 8014968:	9011      	str	r0, [sp, #68]	@ 0x44
 801496a:	9821      	ldr	r0, [sp, #132]	@ 0x84
 801496c:	4481      	add	r9, r0
 801496e:	9825      	ldr	r0, [sp, #148]	@ 0x94
 8014970:	4480      	add	r8, r0
 8014972:	4620      	mov	r0, r4
    if (stride < 0) {
 8014974:	2800      	cmp	r0, #0
      return index > end;
 8014976:	e9dd 4011 	ldrd	r4, r0, [sp, #68]	@ 0x44
    if (stride < 0) {
 801497a:	f6be a8ee 	bge.w	8012b5a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xde6>
      return index > end;
 801497e:	42a0      	cmp	r0, r4
 8014980:	bfac      	ite	ge
 8014982:	2000      	movge	r0, #0
 8014984:	2001      	movlt	r0, #1
 8014986:	f7fe b8ec 	b.w	8012b62 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xdee>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 801498a:	9a08      	ldr	r2, [sp, #32]
 801498c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 801498e:	4282      	cmp	r2, r0
 8014990:	f6fe a919 	blt.w	8012bc6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xe52>
 8014994:	e7c8      	b.n	8014928 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2bb4>
 8014996:	e9dd 0203 	ldrd	r0, r2, [sp, #12]
 801499a:	e9cd 6314 	strd	r6, r3, [sp, #80]	@ 0x50
 801499e:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 80149a2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
          if (inner_stride_is_1) {
 80149a4:	9822      	ldr	r0, [sp, #136]	@ 0x88
 80149a6:	921b      	str	r2, [sp, #108]	@ 0x6c
 80149a8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80149aa:	9706      	str	r7, [sp, #24]
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80149ac:	9f07      	ldr	r7, [sp, #28]
 80149ae:	9b05      	ldr	r3, [sp, #20]
 80149b0:	429f      	cmp	r7, r3
 80149b2:	da1c      	bge.n	80149ee <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2c7a>
 80149b4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80149b6:	464f      	mov	r7, r9
 80149b8:	f8dd 9018 	ldr.w	r9, [sp, #24]
 80149bc:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80149c0:	920d      	str	r2, [sp, #52]	@ 0x34
 80149c2:	9316      	str	r3, [sp, #88]	@ 0x58
 80149c4:	9b07      	ldr	r3, [sp, #28]
 80149c6:	9309      	str	r3, [sp, #36]	@ 0x24
  void Write(int position) { *output_ptr_++ = input_data_[position]; }
 80149c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80149ca:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80149cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80149d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80149d2:	f843 2b04 	str.w	r2, [r3], #4
                 offset_4 += stride[4]) {
 80149d6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80149d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80149da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80149dc:	4413      	add	r3, r2
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80149de:	9a05      	ldr	r2, [sp, #20]
 80149e0:	4293      	cmp	r3, r2
                 offset_4 += stride[4]) {
 80149e2:	9309      	str	r3, [sp, #36]	@ 0x24
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80149e4:	dbf0      	blt.n	80149c8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2c54>
 80149e6:	f8cd 9018 	str.w	r9, [sp, #24]
 80149ea:	46b9      	mov	r9, r7
 80149ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
    if (stride < 0) {
 80149ee:	f1ba 0f00 	cmp.w	sl, #0
             offset_3 += stride[3]) {
 80149f2:	4452      	add	r2, sl
 80149f4:	4430      	add	r0, r6
    if (stride < 0) {
 80149f6:	db06      	blt.n	8014a06 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2c92>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 80149f8:	9f08      	ldr	r7, [sp, #32]
 80149fa:	4297      	cmp	r7, r2
 80149fc:	dcd6      	bgt.n	80149ac <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2c38>
 80149fe:	9f06      	ldr	r7, [sp, #24]
 8014a00:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8014a04:	e790      	b.n	8014928 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2bb4>
 8014a06:	9b08      	ldr	r3, [sp, #32]
 8014a08:	4293      	cmp	r3, r2
 8014a0a:	dbcf      	blt.n	80149ac <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2c38>
 8014a0c:	e7f7      	b.n	80149fe <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2c8a>
 8014a0e:	42aa      	cmp	r2, r5
 8014a10:	f6fe a8f4 	blt.w	8012bfc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xe88>
 8014a14:	e779      	b.n	801490a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2b96>
  int end = indices[axis];
 8014a16:	99fd      	ldr	r1, [sp, #1012]	@ 0x3f4
 8014a18:	9105      	str	r1, [sp, #20]
  if (offset) {
 8014a1a:	f1bb 0f00 	cmp.w	fp, #0
 8014a1e:	f040 814f 	bne.w	8014cc0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f4c>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8014a22:	f8bd 3414 	ldrh.w	r3, [sp, #1044]	@ 0x414
  if (end < 0) {
 8014a26:	2900      	cmp	r1, #0
  if (hi < v) return hi;
 8014a28:	9407      	str	r4, [sp, #28]
 8014a2a:	f003 0210 	and.w	r2, r3, #16
  if (end < 0) {
 8014a2e:	f2c0 8137 	blt.w	8014ca0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f2c>
  if (hi < v) return hi;
 8014a32:	9b05      	ldr	r3, [sp, #20]
 8014a34:	429c      	cmp	r4, r3
 8014a36:	da12      	bge.n	8014a5e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2cea>
            const int len = stop_4 - start_4;
 8014a38:	9b07      	ldr	r3, [sp, #28]
      end = axis_size;
 8014a3a:	9405      	str	r4, [sp, #20]
 8014a3c:	1ae3      	subs	r3, r4, r3
 8014a3e:	9317      	str	r3, [sp, #92]	@ 0x5c
    memcpy(output_ptr_, &input_data_[position], sizeof(T) * len);
 8014a40:	009b      	lsls	r3, r3, #2
 8014a42:	9318      	str	r3, [sp, #96]	@ 0x60
 8014a44:	f7fe b83d 	b.w	8012ac2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xd4e>
  if (shrink_axis) {
 8014a48:	f016 0310 	ands.w	r3, r6, #16
 8014a4c:	f000 80fd 	beq.w	8014c4a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ed6>
    if (start >= axis_size) {
 8014a50:	b974      	cbnz	r4, 8014a70 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2cfc>
 8014a52:	9417      	str	r4, [sp, #92]	@ 0x5c
      start = 0;
 8014a54:	9407      	str	r4, [sp, #28]
      return start;
 8014a56:	9405      	str	r4, [sp, #20]
    if (start >= axis_size) {
 8014a58:	9418      	str	r4, [sp, #96]	@ 0x60
 8014a5a:	f7fe b832 	b.w	8012ac2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xd4e>
  if (end_mask) {
 8014a5e:	2a00      	cmp	r2, #0
 8014a60:	d1ea      	bne.n	8014a38 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2cc4>
 8014a62:	9a07      	ldr	r2, [sp, #28]
 8014a64:	1a9b      	subs	r3, r3, r2
 8014a66:	9317      	str	r3, [sp, #92]	@ 0x5c
 8014a68:	009b      	lsls	r3, r3, #2
 8014a6a:	9318      	str	r3, [sp, #96]	@ 0x60
 8014a6c:	f7fe b829 	b.w	8012ac2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xd4e>
      start = 0;
 8014a70:	2300      	movs	r3, #0
 8014a72:	9307      	str	r3, [sp, #28]
      return start + 1;
 8014a74:	9b07      	ldr	r3, [sp, #28]
 8014a76:	3301      	adds	r3, #1
 8014a78:	9907      	ldr	r1, [sp, #28]
 8014a7a:	9307      	str	r3, [sp, #28]
 8014a7c:	1a5a      	subs	r2, r3, r1
 8014a7e:	9109      	str	r1, [sp, #36]	@ 0x24
 8014a80:	0093      	lsls	r3, r2, #2
 8014a82:	9217      	str	r2, [sp, #92]	@ 0x5c
 8014a84:	9318      	str	r3, [sp, #96]	@ 0x60
 8014a86:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014a88:	2b00      	cmp	r3, #0
 8014a8a:	f280 80d8 	bge.w	8014c3e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2eca>
 8014a8e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8014a90:	fb00 f205 	mul.w	r2, r0, r5
 8014a94:	464e      	mov	r6, r9
 8014a96:	46e1      	mov	r9, ip
 8014a98:	fb07 f103 	mul.w	r1, r7, r3
 8014a9c:	fb05 f307 	mul.w	r3, r5, r7
 8014aa0:	fb05 f101 	mul.w	r1, r5, r1
 8014aa4:	fb00 f303 	mul.w	r3, r0, r3
 8014aa8:	fb00 f101 	mul.w	r1, r0, r1
 8014aac:	fb04 f303 	mul.w	r3, r4, r3
 8014ab0:	fb04 f501 	mul.w	r5, r4, r1
 8014ab4:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8014ab6:	fb04 f700 	mul.w	r7, r4, r0
 8014aba:	fb04 f202 	mul.w	r2, r4, r2
 8014abe:	fb01 f003 	mul.w	r0, r1, r3
 8014ac2:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8014ac4:	fb04 f10a 	mul.w	r1, r4, sl
 8014ac8:	fb02 f303 	mul.w	r3, r2, r3
 8014acc:	fb02 f208 	mul.w	r2, r2, r8
 8014ad0:	9315      	str	r3, [sp, #84]	@ 0x54
 8014ad2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014ad4:	fb07 f303 	mul.w	r3, r7, r3
 8014ad8:	fb07 f70c 	mul.w	r7, r7, ip
 8014adc:	9314      	str	r3, [sp, #80]	@ 0x50
 8014ade:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014ae0:	9513      	str	r5, [sp, #76]	@ 0x4c
 8014ae2:	fb04 fe03 	mul.w	lr, r4, r3
 8014ae6:	469b      	mov	fp, r3
 8014ae8:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
  auto lc = [&](int end, int stride, int index) {
 8014aea:	4644      	mov	r4, r8
 8014aec:	46f0      	mov	r8, lr
 8014aee:	46be      	mov	lr, r7
    if (stride < 0) {
 8014af0:	2b00      	cmp	r3, #0
      return index > end;
 8014af2:	e9dd 3511 	ldrd	r3, r5, [sp, #68]	@ 0x44
    if (stride < 0) {
 8014af6:	f2c0 809d 	blt.w	8014c34 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ec0>
      return index < end;
 8014afa:	42ab      	cmp	r3, r5
 8014afc:	bfac      	ite	ge
 8014afe:	2300      	movge	r3, #0
 8014b00:	2301      	movlt	r3, #1
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	f43e ab98 	beq.w	8013238 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x14c4>
    if (stride < 0) {
 8014b08:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8014b0a:	eb06 0580 	add.w	r5, r6, r0, lsl #2
 8014b0e:	9406      	str	r4, [sp, #24]
 8014b10:	4617      	mov	r7, r2
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	46ac      	mov	ip, r5
      return index > end;
 8014b16:	9b06      	ldr	r3, [sp, #24]
 8014b18:	9d19      	ldr	r5, [sp, #100]	@ 0x64
    if (stride < 0) {
 8014b1a:	db77      	blt.n	8014c0c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2e98>
      return index < end;
 8014b1c:	42ab      	cmp	r3, r5
 8014b1e:	bfac      	ite	ge
 8014b20:	2500      	movge	r5, #0
 8014b22:	2501      	movlt	r5, #1
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8014b24:	2d00      	cmp	r5, #0
 8014b26:	d079      	beq.n	8014c1c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ea8>
 8014b28:	eb0c 0587 	add.w	r5, ip, r7, lsl #2
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8014b2c:	f8cd 900c 	str.w	r9, [sp, #12]
 8014b30:	4663      	mov	r3, ip
 8014b32:	f8cd e004 	str.w	lr, [sp, #4]
 8014b36:	9502      	str	r5, [sp, #8]
 8014b38:	46b4      	mov	ip, r6
    if (stride < 0) {
 8014b3a:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
      return index > end;
 8014b3c:	9e10      	ldr	r6, [sp, #64]	@ 0x40
    if (stride < 0) {
 8014b3e:	2d00      	cmp	r5, #0
      return index > end;
 8014b40:	9d03      	ldr	r5, [sp, #12]
    if (stride < 0) {
 8014b42:	db51      	blt.n	8014be8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2e74>
      return index < end;
 8014b44:	42b5      	cmp	r5, r6
 8014b46:	bfac      	ite	ge
 8014b48:	2500      	movge	r5, #0
 8014b4a:	2501      	movlt	r5, #1
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8014b4c:	2d00      	cmp	r5, #0
 8014b4e:	d050      	beq.n	8014bf2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2e7e>
    if (stride < 0) {
 8014b50:	f1ba 0f00 	cmp.w	sl, #0
 8014b54:	9305      	str	r3, [sp, #20]
 8014b56:	920b      	str	r2, [sp, #44]	@ 0x2c
 8014b58:	e9dd 6501 	ldrd	r6, r5, [sp, #4]
 8014b5c:	eb05 0586 	add.w	r5, r5, r6, lsl #2
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8014b60:	465e      	mov	r6, fp
  auto lc = [&](int end, int stride, int index) {
 8014b62:	9504      	str	r5, [sp, #16]
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8014b64:	4645      	mov	r5, r8
    if (stride < 0) {
 8014b66:	db24      	blt.n	8014bb2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2e3e>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8014b68:	9b08      	ldr	r3, [sp, #32]
 8014b6a:	42b3      	cmp	r3, r6
 8014b6c:	dd2d      	ble.n	8014bca <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2e56>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 8014b6e:	9b07      	ldr	r3, [sp, #28]
 8014b70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014b72:	4293      	cmp	r3, r2
 8014b74:	da4f      	bge.n	8014c16 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ea2>
 8014b76:	9b04      	ldr	r3, [sp, #16]
 8014b78:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8014b7a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8014b7e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8014b80:	920c      	str	r2, [sp, #48]	@ 0x30
 8014b82:	930d      	str	r3, [sp, #52]	@ 0x34
 8014b84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014b86:	4619      	mov	r1, r3
  void Write(int position) { *output_ptr_++ = input_data_[position]; }
 8014b88:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014b8a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014b8e:	461a      	mov	r2, r3
 8014b90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014b92:	f843 2b04 	str.w	r2, [r3], #4
 8014b96:	930a      	str	r3, [sp, #40]	@ 0x28
                 offset_4 += stride[4]) {
 8014b98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014b9a:	4419      	add	r1, r3
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 8014b9c:	9b07      	ldr	r3, [sp, #28]
 8014b9e:	4299      	cmp	r1, r3
 8014ba0:	dcf2      	bgt.n	8014b88 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2e14>
    if (stride < 0) {
 8014ba2:	f1ba 0f00 	cmp.w	sl, #0
             offset_3 += stride[3]) {
 8014ba6:	4456      	add	r6, sl
 8014ba8:	e9dd 120b 	ldrd	r1, r2, [sp, #44]	@ 0x2c
 8014bac:	440d      	add	r5, r1
  auto lc = [&](int end, int stride, int index) {
 8014bae:	920b      	str	r2, [sp, #44]	@ 0x2c
    if (stride < 0) {
 8014bb0:	dada      	bge.n	8014b68 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2df4>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8014bb2:	9b08      	ldr	r3, [sp, #32]
 8014bb4:	42b3      	cmp	r3, r6
 8014bb6:	da08      	bge.n	8014bca <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2e56>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 8014bb8:	9b07      	ldr	r3, [sp, #28]
 8014bba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014bbc:	4293      	cmp	r3, r2
 8014bbe:	dbda      	blt.n	8014b76 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2e02>
             offset_3 += stride[3]) {
 8014bc0:	4456      	add	r6, sl
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8014bc2:	9b08      	ldr	r3, [sp, #32]
 8014bc4:	440d      	add	r5, r1
 8014bc6:	42b3      	cmp	r3, r6
 8014bc8:	dbf6      	blt.n	8014bb8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2e44>
           offset_2 += stride[2]) {
 8014bca:	9d03      	ldr	r5, [sp, #12]
 8014bcc:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 8014bce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8014bd0:	4435      	add	r5, r6
 8014bd2:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8014bd4:	9b05      	ldr	r3, [sp, #20]
 8014bd6:	9503      	str	r5, [sp, #12]
 8014bd8:	9d01      	ldr	r5, [sp, #4]
 8014bda:	4435      	add	r5, r6
      return index > end;
 8014bdc:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8014bde:	9501      	str	r5, [sp, #4]
    if (stride < 0) {
 8014be0:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 8014be2:	2d00      	cmp	r5, #0
      return index > end;
 8014be4:	9d03      	ldr	r5, [sp, #12]
    if (stride < 0) {
 8014be6:	daad      	bge.n	8014b44 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2dd0>
      return index > end;
 8014be8:	42b5      	cmp	r5, r6
 8014bea:	bfd4      	ite	le
 8014bec:	2500      	movle	r5, #0
 8014bee:	2501      	movgt	r5, #1
 8014bf0:	e7ac      	b.n	8014b4c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2dd8>
         offset_1 += stride[1]) {
 8014bf2:	9d06      	ldr	r5, [sp, #24]
 8014bf4:	4666      	mov	r6, ip
 8014bf6:	469c      	mov	ip, r3
 8014bf8:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8014bfa:	441d      	add	r5, r3
 8014bfc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8014bfe:	441f      	add	r7, r3
    if (stride < 0) {
 8014c00:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
         offset_1 += stride[1]) {
 8014c02:	9506      	str	r5, [sp, #24]
    if (stride < 0) {
 8014c04:	2b00      	cmp	r3, #0
      return index > end;
 8014c06:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8014c08:	9b06      	ldr	r3, [sp, #24]
    if (stride < 0) {
 8014c0a:	da87      	bge.n	8014b1c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2da8>
      return index > end;
 8014c0c:	42ab      	cmp	r3, r5
 8014c0e:	bfd4      	ite	le
 8014c10:	2500      	movle	r5, #0
 8014c12:	2501      	movgt	r5, #1
 8014c14:	e786      	b.n	8014b24 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2db0>
             offset_3 += stride[3]) {
 8014c16:	4456      	add	r6, sl
 8014c18:	440d      	add	r5, r1
  auto lc = [&](int end, int stride, int index) {
 8014c1a:	e7a5      	b.n	8014b68 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2df4>
       offset_0 += stride[0]) {
 8014c1c:	9d1c      	ldr	r5, [sp, #112]	@ 0x70
 8014c1e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014c20:	442b      	add	r3, r5
 8014c22:	9311      	str	r3, [sp, #68]	@ 0x44
 8014c24:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014c26:	4418      	add	r0, r3
 8014c28:	462b      	mov	r3, r5
    if (stride < 0) {
 8014c2a:	2b00      	cmp	r3, #0
      return index > end;
 8014c2c:	e9dd 3511 	ldrd	r3, r5, [sp, #68]	@ 0x44
    if (stride < 0) {
 8014c30:	f6bf af63 	bge.w	8014afa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2d86>
      return index > end;
 8014c34:	42ab      	cmp	r3, r5
 8014c36:	bfd4      	ite	le
 8014c38:	2300      	movle	r3, #0
 8014c3a:	2301      	movgt	r3, #1
 8014c3c:	e761      	b.n	8014b02 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2d8e>
      end = -1;
 8014c3e:	9b07      	ldr	r3, [sp, #28]
 8014c40:	9305      	str	r3, [sp, #20]
 8014c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c44:	9307      	str	r3, [sp, #28]
 8014c46:	f7fd bf3c 	b.w	8012ac2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xd4e>
      start = 0;
 8014c4a:	9307      	str	r3, [sp, #28]
  int end = indices[axis];
 8014c4c:	9bfd      	ldr	r3, [sp, #1012]	@ 0x3f4
 8014c4e:	9305      	str	r3, [sp, #20]
  if (offset) {
 8014c50:	f1bb 0f00 	cmp.w	fp, #0
 8014c54:	d003      	beq.n	8014c5e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2eea>
    end += start;
 8014c56:	9b05      	ldr	r3, [sp, #20]
 8014c58:	9a07      	ldr	r2, [sp, #28]
 8014c5a:	4413      	add	r3, r2
 8014c5c:	9305      	str	r3, [sp, #20]
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8014c5e:	f8bd 3414 	ldrh.w	r3, [sp, #1044]	@ 0x414
 8014c62:	f003 0210 	and.w	r2, r3, #16
  if (end < 0) {
 8014c66:	9b05      	ldr	r3, [sp, #20]
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	db19      	blt.n	8014ca0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f2c>
  if (stride > 0) {
 8014c6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014c6e:	2b00      	cmp	r3, #0
 8014c70:	f73f aedf 	bgt.w	8014a32 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2cbe>
 8014c74:	9b07      	ldr	r3, [sp, #28]
 8014c76:	f104 3eff 	add.w	lr, r4, #4294967295
 8014c7a:	9309      	str	r3, [sp, #36]	@ 0x24
  if (hi < v) return hi;
 8014c7c:	9b05      	ldr	r3, [sp, #20]
    end = Clamp(end, -1, axis_size - 1);
 8014c7e:	f8cd e01c 	str.w	lr, [sp, #28]
  if (hi < v) return hi;
 8014c82:	459e      	cmp	lr, r3
 8014c84:	f2c0 8137 	blt.w	8014ef6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3182>
  if (end_mask) {
 8014c88:	2a00      	cmp	r2, #0
 8014c8a:	f040 812b 	bne.w	8014ee4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3170>
  if (v < lo) return lo;
 8014c8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014c92:	9307      	str	r3, [sp, #28]
            const int len = stop_4 - start_4;
 8014c94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014c96:	1a9b      	subs	r3, r3, r2
 8014c98:	9317      	str	r3, [sp, #92]	@ 0x5c
    memcpy(output_ptr_, &input_data_[position], sizeof(T) * len);
 8014c9a:	009b      	lsls	r3, r3, #2
 8014c9c:	9318      	str	r3, [sp, #96]	@ 0x60
 8014c9e:	e6f2      	b.n	8014a86 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2d12>
    end += axis_size;
 8014ca0:	9b05      	ldr	r3, [sp, #20]
  if (stride > 0) {
 8014ca2:	990f      	ldr	r1, [sp, #60]	@ 0x3c
    end += axis_size;
 8014ca4:	4423      	add	r3, r4
  if (stride > 0) {
 8014ca6:	2900      	cmp	r1, #0
    end += axis_size;
 8014ca8:	9305      	str	r3, [sp, #20]
  if (stride > 0) {
 8014caa:	dde3      	ble.n	8014c74 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f00>
  TFLITE_DCHECK(!(hi < lo));
 8014cac:	2c00      	cmp	r4, #0
 8014cae:	f6fe acb3 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (end_mask) {
 8014cb2:	2a00      	cmp	r2, #0
 8014cb4:	f47f aec0 	bne.w	8014a38 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2cc4>
  if (v < lo) return lo;
 8014cb8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014cbc:	9305      	str	r3, [sp, #20]
 8014cbe:	e6d0      	b.n	8014a62 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2cee>
  if (hi < v) return hi;
 8014cc0:	9407      	str	r4, [sp, #28]
 8014cc2:	e7c8      	b.n	8014c56 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ee2>
    start = Clamp(start, -1, axis_size - 1);
 8014cc4:	1e44      	subs	r4, r0, #1
  TFLITE_DCHECK(!(hi < lo));
 8014cc6:	f1b4 3fff 	cmp.w	r4, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 8014cca:	9413      	str	r4, [sp, #76]	@ 0x4c
 8014ccc:	9401      	str	r4, [sp, #4]
  TFLITE_DCHECK(!(hi < lo));
 8014cce:	f6fe aca3 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8014cd2:	429c      	cmp	r4, r3
 8014cd4:	db1a      	blt.n	8014d0c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f98>
  if (begin_mask) {
 8014cd6:	2a00      	cmp	r2, #0
 8014cd8:	d13c      	bne.n	8014d54 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2fe0>
  if (v < lo) return lo;
 8014cda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014cde:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (shrink_axis) {
 8014ce0:	0732      	lsls	r2, r6, #28
 8014ce2:	d51b      	bpl.n	8014d1c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2fa8>
    if (start >= axis_size) {
 8014ce4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014ce6:	4298      	cmp	r0, r3
 8014ce8:	dc13      	bgt.n	8014d12 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f9e>
      end = -1;
 8014cea:	9308      	str	r3, [sp, #32]
 8014cec:	f7fd bec9 	b.w	8012a82 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xd0e>
  if (stride > 0) {
 8014cf0:	f1ba 0f00 	cmp.w	sl, #0
    start += axis_size;
 8014cf4:	4403      	add	r3, r0
  if (stride > 0) {
 8014cf6:	dde5      	ble.n	8014cc4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f50>
  TFLITE_DCHECK(!(hi < lo));
 8014cf8:	2800      	cmp	r0, #0
 8014cfa:	f6fe ac8d 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8014cfe:	2a00      	cmp	r2, #0
 8014d00:	f040 80df 	bne.w	8014ec2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x314e>
  if (v < lo) return lo;
 8014d04:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014d08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014d0a:	e7e9      	b.n	8014ce0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f6c>
  if (begin_mask) {
 8014d0c:	bb12      	cbnz	r2, 8014d54 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2fe0>
  if (shrink_axis) {
 8014d0e:	0733      	lsls	r3, r6, #28
 8014d10:	d504      	bpl.n	8014d1c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2fa8>
      return start + 1;
 8014d12:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014d14:	3301      	adds	r3, #1
 8014d16:	9308      	str	r3, [sp, #32]
 8014d18:	f7fd beb3 	b.w	8012a82 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xd0e>
  int end = indices[axis];
 8014d1c:	9bfc      	ldr	r3, [sp, #1008]	@ 0x3f0
  if (offset) {
 8014d1e:	f1bb 0f00 	cmp.w	fp, #0
 8014d22:	d001      	beq.n	8014d28 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2fb4>
    end += start;
 8014d24:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014d26:	4413      	add	r3, r2
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8014d28:	f8bd 2414 	ldrh.w	r2, [sp, #1044]	@ 0x414
  if (end < 0) {
 8014d2c:	2b00      	cmp	r3, #0
 8014d2e:	f002 0208 	and.w	r2, r2, #8
 8014d32:	f2c0 80ba 	blt.w	8014eaa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3136>
  if (stride > 0) {
 8014d36:	f1ba 0f00 	cmp.w	sl, #0
 8014d3a:	f340 8162 	ble.w	8015002 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x328e>
  if (hi < v) return hi;
 8014d3e:	4298      	cmp	r0, r3
 8014d40:	f6fd ae9e 	blt.w	8012a80 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xd0c>
  if (end_mask) {
 8014d44:	2a00      	cmp	r2, #0
 8014d46:	f47d ae9b 	bne.w	8012a80 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xd0c>
  if (v < lo) return lo;
 8014d4a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014d4e:	9308      	str	r3, [sp, #32]
 8014d50:	f7fd be97 	b.w	8012a82 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xd0e>
  if (shrink_axis) {
 8014d54:	0734      	lsls	r4, r6, #28
 8014d56:	f53d ae93 	bmi.w	8012a80 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xd0c>
  int end = indices[axis];
 8014d5a:	9bfc      	ldr	r3, [sp, #1008]	@ 0x3f0
  if (offset) {
 8014d5c:	f1bb 0f00 	cmp.w	fp, #0
 8014d60:	d1e0      	bne.n	8014d24 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2fb0>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8014d62:	f8bd 2414 	ldrh.w	r2, [sp, #1044]	@ 0x414
  if (end < 0) {
 8014d66:	2b00      	cmp	r3, #0
 8014d68:	f002 0208 	and.w	r2, r2, #8
 8014d6c:	f2c0 809d 	blt.w	8014eaa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3136>
  if (hi < v) return hi;
 8014d70:	9c01      	ldr	r4, [sp, #4]
 8014d72:	429c      	cmp	r4, r3
 8014d74:	db5f      	blt.n	8014e36 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x30c2>
  if (end_mask) {
 8014d76:	2a00      	cmp	r2, #0
 8014d78:	d15a      	bne.n	8014e30 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x30bc>
  if (v < lo) return lo;
 8014d7a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014d7e:	9308      	str	r3, [sp, #32]
 8014d80:	f7fd be7f 	b.w	8012a82 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xd0e>
  int end = indices[axis];
 8014d84:	9bfb      	ldr	r3, [sp, #1004]	@ 0x3ec
  if (offset) {
 8014d86:	f1bb 0f00 	cmp.w	fp, #0
 8014d8a:	d14e      	bne.n	8014e2a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x30b6>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8014d8c:	f8bd 2414 	ldrh.w	r2, [sp, #1044]	@ 0x414
  if (end < 0) {
 8014d90:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 8014d92:	46ac      	mov	ip, r5
 8014d94:	f002 0204 	and.w	r2, r2, #4
  if (end < 0) {
 8014d98:	db3f      	blt.n	8014e1a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x30a6>
  if (hi < v) return hi;
 8014d9a:	429d      	cmp	r5, r3
 8014d9c:	f6fd ae52 	blt.w	8012a44 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xcd0>
  if (end_mask) {
 8014da0:	2a00      	cmp	r2, #0
 8014da2:	f47d ae4f 	bne.w	8012a44 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xcd0>
  if (v < lo) return lo;
 8014da6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014daa:	9310      	str	r3, [sp, #64]	@ 0x40
 8014dac:	f7fd be4b 	b.w	8012a46 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xcd2>
      start = 0;
 8014db0:	f04f 0c00 	mov.w	ip, #0
  if (shrink_axis) {
 8014db4:	0772      	lsls	r2, r6, #29
 8014db6:	d50d      	bpl.n	8014dd4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3060>
    if (start >= axis_size) {
 8014db8:	4565      	cmp	r5, ip
 8014dba:	dc06      	bgt.n	8014dca <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3056>
      return start;
 8014dbc:	f8cd c040 	str.w	ip, [sp, #64]	@ 0x40
 8014dc0:	f7fd be41 	b.w	8012a46 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xcd2>
  if (begin_mask) {
 8014dc4:	b9e2      	cbnz	r2, 8014e00 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x308c>
  if (shrink_axis) {
 8014dc6:	0773      	lsls	r3, r6, #29
 8014dc8:	d504      	bpl.n	8014dd4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3060>
      return start + 1;
 8014dca:	f10c 0301 	add.w	r3, ip, #1
 8014dce:	9310      	str	r3, [sp, #64]	@ 0x40
 8014dd0:	f7fd be39 	b.w	8012a46 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xcd2>
  int end = indices[axis];
 8014dd4:	9bfb      	ldr	r3, [sp, #1004]	@ 0x3ec
  if (offset) {
 8014dd6:	f1bb 0f00 	cmp.w	fp, #0
 8014dda:	d127      	bne.n	8014e2c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x30b8>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8014ddc:	f8bd 2414 	ldrh.w	r2, [sp, #1044]	@ 0x414
  if (end < 0) {
 8014de0:	2b00      	cmp	r3, #0
 8014de2:	f002 0204 	and.w	r2, r2, #4
 8014de6:	db18      	blt.n	8014e1a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x30a6>
  if (stride > 0) {
 8014de8:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8014dea:	2800      	cmp	r0, #0
 8014dec:	dcd5      	bgt.n	8014d9a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3026>
 8014dee:	1e68      	subs	r0, r5, #1
  if (hi < v) return hi;
 8014df0:	4298      	cmp	r0, r3
 8014df2:	db2d      	blt.n	8014e50 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x30dc>
  if (end_mask) {
 8014df4:	bb3a      	cbnz	r2, 8014e46 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x30d2>
  if (v < lo) return lo;
 8014df6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014dfa:	9310      	str	r3, [sp, #64]	@ 0x40
 8014dfc:	f7fd be23 	b.w	8012a46 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xcd2>
  if (shrink_axis) {
 8014e00:	0774      	lsls	r4, r6, #29
 8014e02:	f53d ae1f 	bmi.w	8012a44 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xcd0>
  int end = indices[axis];
 8014e06:	9bfb      	ldr	r3, [sp, #1004]	@ 0x3ec
  if (offset) {
 8014e08:	f1bb 0f00 	cmp.w	fp, #0
 8014e0c:	d10e      	bne.n	8014e2c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x30b8>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8014e0e:	f8bd 2414 	ldrh.w	r2, [sp, #1044]	@ 0x414
  if (end < 0) {
 8014e12:	2b00      	cmp	r3, #0
 8014e14:	f002 0204 	and.w	r2, r2, #4
 8014e18:	daea      	bge.n	8014df0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x307c>
  if (stride > 0) {
 8014e1a:	980e      	ldr	r0, [sp, #56]	@ 0x38
    end += axis_size;
 8014e1c:	442b      	add	r3, r5
  if (stride > 0) {
 8014e1e:	2800      	cmp	r0, #0
 8014e20:	dde5      	ble.n	8014dee <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x307a>
  TFLITE_DCHECK(!(hi < lo));
 8014e22:	2d00      	cmp	r5, #0
 8014e24:	dabc      	bge.n	8014da0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x302c>
 8014e26:	f7fe bbf7 	b.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8014e2a:	46ac      	mov	ip, r5
    end += start;
 8014e2c:	4463      	add	r3, ip
 8014e2e:	e7d5      	b.n	8014ddc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3068>
      end = -1;
 8014e30:	f04f 33ff 	mov.w	r3, #4294967295
 8014e34:	e759      	b.n	8014cea <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f76>
 8014e36:	2a00      	cmp	r2, #0
 8014e38:	4623      	mov	r3, r4
 8014e3a:	bf18      	it	ne
 8014e3c:	f04f 33ff 	movne.w	r3, #4294967295
 8014e40:	9308      	str	r3, [sp, #32]
 8014e42:	f7fd be1e 	b.w	8012a82 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xd0e>
 8014e46:	f04f 33ff 	mov.w	r3, #4294967295
 8014e4a:	9310      	str	r3, [sp, #64]	@ 0x40
 8014e4c:	f7fd bdfb 	b.w	8012a46 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xcd2>
 8014e50:	2a00      	cmp	r2, #0
 8014e52:	bf0c      	ite	eq
 8014e54:	4603      	moveq	r3, r0
 8014e56:	f04f 33ff 	movne.w	r3, #4294967295
 8014e5a:	9310      	str	r3, [sp, #64]	@ 0x40
 8014e5c:	f7fd bdf3 	b.w	8012a46 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xcd2>
  if (stride > 0) {
 8014e60:	2b00      	cmp	r3, #0
    start += axis_size;
 8014e62:	4421      	add	r1, r4
  if (stride > 0) {
 8014e64:	dd30      	ble.n	8014ec8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3154>
  TFLITE_DCHECK(!(hi < lo));
 8014e66:	2c00      	cmp	r4, #0
 8014e68:	f6fe abd6 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8014e6c:	2a00      	cmp	r2, #0
 8014e6e:	f47f adeb 	bne.w	8014a48 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2cd4>
  if (v < lo) return lo;
 8014e72:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
 8014e76:	9307      	str	r3, [sp, #28]
  if (shrink_axis) {
 8014e78:	06f3      	lsls	r3, r6, #27
 8014e7a:	f57f aee7 	bpl.w	8014c4c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ed8>
    if (start >= axis_size) {
 8014e7e:	9b07      	ldr	r3, [sp, #28]
 8014e80:	429c      	cmp	r4, r3
 8014e82:	f73f adf7 	bgt.w	8014a74 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2d00>
 8014e86:	461a      	mov	r2, r3
 8014e88:	2300      	movs	r3, #0
 8014e8a:	9209      	str	r2, [sp, #36]	@ 0x24
 8014e8c:	9318      	str	r3, [sp, #96]	@ 0x60
 8014e8e:	9317      	str	r3, [sp, #92]	@ 0x5c
 8014e90:	e5f9      	b.n	8014a86 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2d12>
  int end = indices[axis];
 8014e92:	9bfc      	ldr	r3, [sp, #1008]	@ 0x3f0
  if (offset) {
 8014e94:	f1bb 0f00 	cmp.w	fp, #0
 8014e98:	d111      	bne.n	8014ebe <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x314a>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8014e9a:	f8bd 2414 	ldrh.w	r2, [sp, #1044]	@ 0x414
  if (end < 0) {
 8014e9e:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 8014ea0:	9013      	str	r0, [sp, #76]	@ 0x4c
 8014ea2:	f002 0208 	and.w	r2, r2, #8
  if (end < 0) {
 8014ea6:	f6bf af4a 	bge.w	8014d3e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2fca>
  if (stride > 0) {
 8014eaa:	f1ba 0f00 	cmp.w	sl, #0
    end += axis_size;
 8014eae:	4403      	add	r3, r0
  if (stride > 0) {
 8014eb0:	f340 80a7 	ble.w	8015002 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x328e>
  TFLITE_DCHECK(!(hi < lo));
 8014eb4:	2800      	cmp	r0, #0
 8014eb6:	f6bf af45 	bge.w	8014d44 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2fd0>
 8014eba:	f7fe bbad 	b.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8014ebe:	9013      	str	r0, [sp, #76]	@ 0x4c
 8014ec0:	e730      	b.n	8014d24 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2fb0>
      start = 0;
 8014ec2:	2300      	movs	r3, #0
 8014ec4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014ec6:	e70b      	b.n	8014ce0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f6c>
    start = Clamp(start, -1, axis_size - 1);
 8014ec8:	1e63      	subs	r3, r4, #1
  TFLITE_DCHECK(!(hi < lo));
 8014eca:	f1b3 3fff 	cmp.w	r3, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 8014ece:	469e      	mov	lr, r3
 8014ed0:	9307      	str	r3, [sp, #28]
  TFLITE_DCHECK(!(hi < lo));
 8014ed2:	f6fe aba1 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8014ed6:	428b      	cmp	r3, r1
 8014ed8:	db15      	blt.n	8014f06 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3192>
  if (begin_mask) {
 8014eda:	b982      	cbnz	r2, 8014efe <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x318a>
  if (v < lo) return lo;
 8014edc:	ea41 73e1 	orr.w	r3, r1, r1, asr #31
 8014ee0:	9307      	str	r3, [sp, #28]
 8014ee2:	e7c9      	b.n	8014e78 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3104>
    if (stride > 0) {
 8014ee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
      end = -1;
 8014ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8014eea:	43db      	mvns	r3, r3
 8014eec:	9207      	str	r2, [sp, #28]
 8014eee:	9317      	str	r3, [sp, #92]	@ 0x5c
 8014ef0:	009b      	lsls	r3, r3, #2
 8014ef2:	9318      	str	r3, [sp, #96]	@ 0x60
 8014ef4:	e5c7      	b.n	8014a86 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2d12>
  if (end_mask) {
 8014ef6:	2a00      	cmp	r2, #0
 8014ef8:	d1f4      	bne.n	8014ee4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3170>
 8014efa:	9b07      	ldr	r3, [sp, #28]
 8014efc:	e6ca      	b.n	8014c94 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f20>
  if (shrink_axis) {
 8014efe:	06f2      	lsls	r2, r6, #27
 8014f00:	d507      	bpl.n	8014f12 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x319e>
 8014f02:	4623      	mov	r3, r4
 8014f04:	e5b8      	b.n	8014a78 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2d04>
  if (begin_mask) {
 8014f06:	2a00      	cmp	r2, #0
 8014f08:	d1f9      	bne.n	8014efe <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x318a>
  if (shrink_axis) {
 8014f0a:	06f1      	lsls	r1, r6, #27
 8014f0c:	f53f adb2 	bmi.w	8014a74 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2d00>
 8014f10:	e69c      	b.n	8014c4c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ed8>
  int end = indices[axis];
 8014f12:	9bfd      	ldr	r3, [sp, #1012]	@ 0x3f4
 8014f14:	9305      	str	r3, [sp, #20]
  if (offset) {
 8014f16:	f1bb 0f00 	cmp.w	fp, #0
 8014f1a:	f47f ae9c 	bne.w	8014c56 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ee2>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8014f1e:	f8bd 2414 	ldrh.w	r2, [sp, #1044]	@ 0x414
  if (end < 0) {
 8014f22:	2b00      	cmp	r3, #0
 8014f24:	f002 0210 	and.w	r2, r2, #16
 8014f28:	f6ff aeba 	blt.w	8014ca0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f2c>
      start = axis_size - 1;
 8014f2c:	f8cd e024 	str.w	lr, [sp, #36]	@ 0x24
 8014f30:	e6a4      	b.n	8014c7c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2f08>
  if (stride > 0) {
 8014f32:	2800      	cmp	r0, #0
    start += axis_size;
 8014f34:	442b      	add	r3, r5
  if (stride > 0) {
 8014f36:	dd08      	ble.n	8014f4a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x31d6>
  TFLITE_DCHECK(!(hi < lo));
 8014f38:	2d00      	cmp	r5, #0
 8014f3a:	f6fe ab6d 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8014f3e:	2a00      	cmp	r2, #0
 8014f40:	f47f af36 	bne.w	8014db0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x303c>
  if (v < lo) return lo;
 8014f44:	ea23 7ce3 	bic.w	ip, r3, r3, asr #31
 8014f48:	e734      	b.n	8014db4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3040>
    start = Clamp(start, -1, axis_size - 1);
 8014f4a:	f105 3cff 	add.w	ip, r5, #4294967295
  TFLITE_DCHECK(!(hi < lo));
 8014f4e:	f1bc 3fff 	cmp.w	ip, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 8014f52:	4660      	mov	r0, ip
  TFLITE_DCHECK(!(hi < lo));
 8014f54:	f6fe ab60 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8014f58:	459c      	cmp	ip, r3
 8014f5a:	f6ff af33 	blt.w	8014dc4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3050>
  if (begin_mask) {
 8014f5e:	2a00      	cmp	r2, #0
 8014f60:	f47f af4e 	bne.w	8014e00 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x308c>
  if (v < lo) return lo;
 8014f64:	ea43 7ce3 	orr.w	ip, r3, r3, asr #31
 8014f68:	e724      	b.n	8014db4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3040>
  int end = indices[axis];
 8014f6a:	9bfa      	ldr	r3, [sp, #1000]	@ 0x3e8
  if (offset) {
 8014f6c:	f1bb 0f00 	cmp.w	fp, #0
 8014f70:	d126      	bne.n	8014fc0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x324c>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8014f72:	f8bd 2414 	ldrh.w	r2, [sp, #1044]	@ 0x414
  if (end < 0) {
 8014f76:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 8014f78:	46b8      	mov	r8, r7
 8014f7a:	f002 0202 	and.w	r2, r2, #2
  if (end < 0) {
 8014f7e:	db17      	blt.n	8014fb0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x323c>
  if (hi < v) return hi;
 8014f80:	429f      	cmp	r7, r3
 8014f82:	f6fd ad41 	blt.w	8012a08 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc94>
  if (end_mask) {
 8014f86:	2a00      	cmp	r2, #0
 8014f88:	f47d ad3e 	bne.w	8012a08 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc94>
  if (v < lo) return lo;
 8014f8c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014f90:	9319      	str	r3, [sp, #100]	@ 0x64
 8014f92:	f7fd bd3a 	b.w	8012a0a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc96>
  if (shrink_axis) {
 8014f96:	07b4      	lsls	r4, r6, #30
 8014f98:	f53d ad36 	bmi.w	8012a08 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc94>
  int end = indices[axis];
 8014f9c:	9bfa      	ldr	r3, [sp, #1000]	@ 0x3e8
  if (offset) {
 8014f9e:	f1bb 0f00 	cmp.w	fp, #0
 8014fa2:	d10e      	bne.n	8014fc2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x324e>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8014fa4:	f8bd 2414 	ldrh.w	r2, [sp, #1044]	@ 0x414
  if (end < 0) {
 8014fa8:	2b00      	cmp	r3, #0
 8014faa:	f002 0202 	and.w	r2, r2, #2
 8014fae:	da13      	bge.n	8014fd8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3264>
  if (stride > 0) {
 8014fb0:	981a      	ldr	r0, [sp, #104]	@ 0x68
    end += axis_size;
 8014fb2:	443b      	add	r3, r7
  if (stride > 0) {
 8014fb4:	2800      	cmp	r0, #0
 8014fb6:	dd0e      	ble.n	8014fd6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3262>
  TFLITE_DCHECK(!(hi < lo));
 8014fb8:	2f00      	cmp	r7, #0
 8014fba:	dae4      	bge.n	8014f86 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3212>
 8014fbc:	f7fe bb2c 	b.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8014fc0:	46b8      	mov	r8, r7
    end += start;
 8014fc2:	4443      	add	r3, r8
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8014fc4:	f8bd 2414 	ldrh.w	r2, [sp, #1044]	@ 0x414
  if (end < 0) {
 8014fc8:	2b00      	cmp	r3, #0
 8014fca:	f002 0202 	and.w	r2, r2, #2
 8014fce:	dbef      	blt.n	8014fb0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x323c>
  if (stride > 0) {
 8014fd0:	981a      	ldr	r0, [sp, #104]	@ 0x68
 8014fd2:	2800      	cmp	r0, #0
 8014fd4:	dcd4      	bgt.n	8014f80 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x320c>
 8014fd6:	1e78      	subs	r0, r7, #1
  if (hi < v) return hi;
 8014fd8:	4298      	cmp	r0, r3
 8014fda:	db0a      	blt.n	8014ff2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x327e>
  if (end_mask) {
 8014fdc:	b922      	cbnz	r2, 8014fe8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3274>
  if (v < lo) return lo;
 8014fde:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014fe2:	9319      	str	r3, [sp, #100]	@ 0x64
 8014fe4:	f7fd bd11 	b.w	8012a0a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc96>
      end = -1;
 8014fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8014fec:	9319      	str	r3, [sp, #100]	@ 0x64
 8014fee:	f7fd bd0c 	b.w	8012a0a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc96>
 8014ff2:	2a00      	cmp	r2, #0
 8014ff4:	bf0c      	ite	eq
 8014ff6:	4603      	moveq	r3, r0
 8014ff8:	f04f 33ff 	movne.w	r3, #4294967295
 8014ffc:	9319      	str	r3, [sp, #100]	@ 0x64
 8014ffe:	f7fd bd04 	b.w	8012a0a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc96>
 8015002:	1e44      	subs	r4, r0, #1
 8015004:	9401      	str	r4, [sp, #4]
 8015006:	e6b3      	b.n	8014d70 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2ffc>
      start = 0;
 8015008:	f04f 0800 	mov.w	r8, #0
  if (shrink_axis) {
 801500c:	07b0      	lsls	r0, r6, #30
 801500e:	d519      	bpl.n	8015044 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x32d0>
    if (start >= axis_size) {
 8015010:	4547      	cmp	r7, r8
 8015012:	dc12      	bgt.n	801503a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x32c6>
      return start;
 8015014:	f8cd 8064 	str.w	r8, [sp, #100]	@ 0x64
 8015018:	f7fd bcf7 	b.w	8012a0a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc96>
  if (stride > 0) {
 801501c:	2800      	cmp	r0, #0
    start += axis_size;
 801501e:	443b      	add	r3, r7
  if (stride > 0) {
 8015020:	dd15      	ble.n	801504e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x32da>
  TFLITE_DCHECK(!(hi < lo));
 8015022:	2f00      	cmp	r7, #0
 8015024:	f6fe aaf8 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8015028:	2a00      	cmp	r2, #0
 801502a:	d1ed      	bne.n	8015008 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3294>
  if (v < lo) return lo;
 801502c:	ea23 78e3 	bic.w	r8, r3, r3, asr #31
 8015030:	e7ec      	b.n	801500c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3298>
  if (begin_mask) {
 8015032:	2a00      	cmp	r2, #0
 8015034:	d1af      	bne.n	8014f96 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3222>
  if (shrink_axis) {
 8015036:	07b5      	lsls	r5, r6, #30
 8015038:	d504      	bpl.n	8015044 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x32d0>
      return start + 1;
 801503a:	f108 0301 	add.w	r3, r8, #1
 801503e:	9319      	str	r3, [sp, #100]	@ 0x64
 8015040:	f7fd bce3 	b.w	8012a0a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc96>
  int end = indices[axis];
 8015044:	9bfa      	ldr	r3, [sp, #1000]	@ 0x3e8
  if (offset) {
 8015046:	f1bb 0f00 	cmp.w	fp, #0
 801504a:	d0bb      	beq.n	8014fc4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3250>
 801504c:	e7b9      	b.n	8014fc2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x324e>
    start = Clamp(start, -1, axis_size - 1);
 801504e:	f107 38ff 	add.w	r8, r7, #4294967295
  TFLITE_DCHECK(!(hi < lo));
 8015052:	f1b8 3fff 	cmp.w	r8, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 8015056:	4640      	mov	r0, r8
  TFLITE_DCHECK(!(hi < lo));
 8015058:	f6fe aade 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 801505c:	4598      	cmp	r8, r3
 801505e:	dbe8      	blt.n	8015032 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x32be>
  if (begin_mask) {
 8015060:	2a00      	cmp	r2, #0
 8015062:	d198      	bne.n	8014f96 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3222>
  if (v < lo) return lo;
 8015064:	ea43 78e3 	orr.w	r8, r3, r3, asr #31
 8015068:	e7d0      	b.n	801500c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3298>
      return start + 1;
 801506a:	3301      	adds	r3, #1
 801506c:	9312      	str	r3, [sp, #72]	@ 0x48
 801506e:	f7fd bcae 	b.w	80129ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc5a>
  int end = indices[axis];
 8015072:	9bf9      	ldr	r3, [sp, #996]	@ 0x3e4
  if (offset) {
 8015074:	f1bb 0f00 	cmp.w	fp, #0
 8015078:	d003      	beq.n	8015082 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x330e>
    end += start;
 801507a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801507c:	f04f 0b01 	mov.w	fp, #1
 8015080:	4413      	add	r3, r2
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8015082:	f8bd 2414 	ldrh.w	r2, [sp, #1044]	@ 0x414
  if (end < 0) {
 8015086:	2b00      	cmp	r3, #0
 8015088:	f002 0201 	and.w	r2, r2, #1
 801508c:	db39      	blt.n	8015102 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x338e>
  if (stride > 0) {
 801508e:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8015090:	2800      	cmp	r0, #0
 8015092:	dd27      	ble.n	80150e4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3370>
  if (hi < v) return hi;
 8015094:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8015096:	4298      	cmp	r0, r3
 8015098:	f6fd ac99 	blt.w	80129ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc5a>
  if (end_mask) {
 801509c:	2a00      	cmp	r2, #0
 801509e:	f47d ac96 	bne.w	80129ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc5a>
  if (v < lo) return lo;
 80150a2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80150a6:	9312      	str	r3, [sp, #72]	@ 0x48
 80150a8:	f7fd bc91 	b.w	80129ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc5a>
  if (begin_mask) {
 80150ac:	2a00      	cmp	r2, #0
 80150ae:	f43d ac80 	beq.w	80129b2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc3e>
  const auto shrink_axis_mask = params.shrink_axis_mask;
 80150b2:	f8bd 6418 	ldrh.w	r6, [sp, #1048]	@ 0x418
  const bool offset = params.offset;
 80150b6:	f89d b41a 	ldrb.w	fp, [sp, #1050]	@ 0x41a
  if (shrink_axis) {
 80150ba:	07f4      	lsls	r4, r6, #31
 80150bc:	f53d ac87 	bmi.w	80129ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc5a>
  int end = indices[axis];
 80150c0:	9bf9      	ldr	r3, [sp, #996]	@ 0x3e4
  if (offset) {
 80150c2:	f1bb 0f00 	cmp.w	fp, #0
 80150c6:	d1d8      	bne.n	801507a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3306>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 80150c8:	f8bd 2414 	ldrh.w	r2, [sp, #1044]	@ 0x414
  if (end < 0) {
 80150cc:	2b00      	cmp	r3, #0
 80150ce:	f002 0201 	and.w	r2, r2, #1
 80150d2:	db16      	blt.n	8015102 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x338e>
  if (hi < v) return hi;
 80150d4:	4298      	cmp	r0, r3
 80150d6:	db21      	blt.n	801511c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x33a8>
  if (end_mask) {
 80150d8:	b9e2      	cbnz	r2, 8015114 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x33a0>
  if (v < lo) return lo;
 80150da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80150de:	9312      	str	r3, [sp, #72]	@ 0x48
 80150e0:	f7fd bc75 	b.w	80129ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc5a>
 80150e4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80150e6:	3801      	subs	r0, #1
 80150e8:	e7f4      	b.n	80150d4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3360>
  int end = indices[axis];
 80150ea:	9bf9      	ldr	r3, [sp, #996]	@ 0x3e4
  if (offset) {
 80150ec:	f1bb 0f00 	cmp.w	fp, #0
 80150f0:	f040 8403 	bne.w	80158fa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b86>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 80150f4:	f8bd 2414 	ldrh.w	r2, [sp, #1044]	@ 0x414
  if (end < 0) {
 80150f8:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 80150fa:	9011      	str	r0, [sp, #68]	@ 0x44
 80150fc:	f002 0201 	and.w	r2, r2, #1
  if (end < 0) {
 8015100:	dac8      	bge.n	8015094 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3320>
  if (stride > 0) {
 8015102:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
    end += axis_size;
 8015104:	9812      	ldr	r0, [sp, #72]	@ 0x48
  if (stride > 0) {
 8015106:	2c00      	cmp	r4, #0
    end += axis_size;
 8015108:	4403      	add	r3, r0
  if (stride > 0) {
 801510a:	ddec      	ble.n	80150e6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3372>
  TFLITE_DCHECK(!(hi < lo));
 801510c:	2800      	cmp	r0, #0
 801510e:	dac5      	bge.n	801509c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3328>
 8015110:	f7fe ba82 	b.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
      end = -1;
 8015114:	f04f 33ff 	mov.w	r3, #4294967295
 8015118:	f7fd bc58 	b.w	80129cc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc58>
 801511c:	2a00      	cmp	r2, #0
 801511e:	bf0c      	ite	eq
 8015120:	4603      	moveq	r3, r0
 8015122:	f04f 33ff 	movne.w	r3, #4294967295
 8015126:	9312      	str	r3, [sp, #72]	@ 0x48
 8015128:	f7fd bc51 	b.w	80129ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc5a>
           offset_2 += stride[2]) {
 801512c:	9a03      	ldr	r2, [sp, #12]
 801512e:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8015130:	440a      	add	r2, r1
 8015132:	9203      	str	r2, [sp, #12]
 8015134:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015136:	4413      	add	r3, r2
 8015138:	4414      	add	r4, r2
 801513a:	460a      	mov	r2, r1
    if (stride < 0) {
 801513c:	2a00      	cmp	r2, #0
 801513e:	f6bd abd1 	bge.w	80128e4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xb70>
      return index > end;
 8015142:	9a03      	ldr	r2, [sp, #12]
 8015144:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8015146:	428a      	cmp	r2, r1
 8015148:	bfd4      	ite	le
 801514a:	2200      	movle	r2, #0
 801514c:	2201      	movgt	r2, #1
 801514e:	f7fd bbcf 	b.w	80128f0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xb7c>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 8015152:	e9dd 200d 	ldrd	r2, r0, [sp, #52]	@ 0x34
 8015156:	4282      	cmp	r2, r0
 8015158:	f6bd abf4 	bge.w	8012944 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xbd0>
 801515c:	4694      	mov	ip, r2
  void Write(int position) { *output_ptr_++ = input_data_[position]; }
 801515e:	e9dd 2004 	ldrd	r2, r0, [sp, #16]
 8015162:	4410      	add	r0, r2
 8015164:	4662      	mov	r2, ip
 8015166:	4686      	mov	lr, r0
 8015168:	980c      	ldr	r0, [sp, #48]	@ 0x30
 801516a:	f81e c002 	ldrb.w	ip, [lr, r2]
 801516e:	f800 cb01 	strb.w	ip, [r0], #1
 8015172:	900c      	str	r0, [sp, #48]	@ 0x30
                 offset_4 += stride[4]) {
 8015174:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8015176:	4402      	add	r2, r0
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 8015178:	980e      	ldr	r0, [sp, #56]	@ 0x38
 801517a:	4282      	cmp	r2, r0
 801517c:	dbf4      	blt.n	8015168 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x33f4>
 801517e:	f7fd bbe1 	b.w	8012944 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xbd0>
         offset_1 += stride[1]) {
 8015182:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8015184:	4498      	add	r8, r3
 8015186:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8015188:	449a      	add	sl, r3
 801518a:	441e      	add	r6, r3
    if (stride < 0) {
 801518c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801518e:	2b00      	cmp	r3, #0
      return index > end;
 8015190:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
    if (stride < 0) {
 8015192:	f6bd ab96 	bge.w	80128c2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xb4e>
      return index > end;
 8015196:	4598      	cmp	r8, r3
 8015198:	bfd4      	ite	le
 801519a:	2200      	movle	r2, #0
 801519c:	2201      	movgt	r2, #1
 801519e:	f7fd bb94 	b.w	80128ca <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xb56>
       offset_0 += stride[0]) {
 80151a2:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80151a4:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 80151a6:	4413      	add	r3, r2
 80151a8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80151aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80151ac:	4415      	add	r5, r2
  auto lc = [&](int end, int stride, int index) {
 80151ae:	9b06      	ldr	r3, [sp, #24]
 80151b0:	4413      	add	r3, r2
      return index > end;
 80151b2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80151b4:	9306      	str	r3, [sp, #24]
    if (stride < 0) {
 80151b6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80151b8:	2b00      	cmp	r3, #0
      return index > end;
 80151ba:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
    if (stride < 0) {
 80151bc:	f6bd ab6f 	bge.w	801289e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xb2a>
      return index > end;
 80151c0:	4293      	cmp	r3, r2
 80151c2:	bfd4      	ite	le
 80151c4:	2200      	movle	r2, #0
 80151c6:	2201      	movgt	r2, #1
 80151c8:	f7fd bb6d 	b.w	80128a6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xb32>
  if (offset) {
 80151cc:	9a01      	ldr	r2, [sp, #4]
  int end = indices[axis];
 80151ce:	f8dd 3448 	ldr.w	r3, [sp, #1096]	@ 0x448
  if (offset) {
 80151d2:	2a00      	cmp	r2, #0
 80151d4:	f040 8154 	bne.w	8015480 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x370c>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 80151d8:	f8bd 2468 	ldrh.w	r2, [sp, #1128]	@ 0x468
  if (end < 0) {
 80151dc:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 80151de:	970d      	str	r7, [sp, #52]	@ 0x34
 80151e0:	f002 0210 	and.w	r2, r2, #16
  if (end < 0) {
 80151e4:	f2c0 8138 	blt.w	8015458 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x36e4>
  if (hi < v) return hi;
 80151e8:	42bb      	cmp	r3, r7
 80151ea:	dd10      	ble.n	801520e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x349a>
            const int len = stop_4 - start_4;
 80151ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80151ee:	1afb      	subs	r3, r7, r3
 80151f0:	469e      	mov	lr, r3
      end = axis_size;
 80151f2:	e9cd 730e 	strd	r7, r3, [sp, #56]	@ 0x38
 80151f6:	f7fd bb0c 	b.w	8012812 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa9e>
  if (shrink_axis) {
 80151fa:	f010 0310 	ands.w	r3, r0, #16
 80151fe:	d017      	beq.n	8015230 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x34bc>
    if (start >= axis_size) {
 8015200:	b977      	cbnz	r7, 8015220 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x34ac>
 8015202:	46be      	mov	lr, r7
 8015204:	970f      	str	r7, [sp, #60]	@ 0x3c
      return start;
 8015206:	e9cd 770d 	strd	r7, r7, [sp, #52]	@ 0x34
 801520a:	f7fd bb02 	b.w	8012812 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa9e>
  if (end_mask) {
 801520e:	2a00      	cmp	r2, #0
 8015210:	d1ec      	bne.n	80151ec <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3478>
 8015212:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015214:	1a9a      	subs	r2, r3, r2
 8015216:	4696      	mov	lr, r2
  return v;
 8015218:	e9cd 320e 	strd	r3, r2, [sp, #56]	@ 0x38
 801521c:	f7fd baf9 	b.w	8012812 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa9e>
    if (start >= axis_size) {
 8015220:	f04f 0e01 	mov.w	lr, #1
      start = 0;
 8015224:	2300      	movs	r3, #0
      return start + 1;
 8015226:	e9cd ee0e 	strd	lr, lr, [sp, #56]	@ 0x38
      start = 0;
 801522a:	930d      	str	r3, [sp, #52]	@ 0x34
 801522c:	f7fd baf1 	b.w	8012812 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa9e>
 8015230:	930d      	str	r3, [sp, #52]	@ 0x34
  if (offset) {
 8015232:	9a01      	ldr	r2, [sp, #4]
  int end = indices[axis];
 8015234:	f8dd 3448 	ldr.w	r3, [sp, #1096]	@ 0x448
  if (offset) {
 8015238:	b10a      	cbz	r2, 801523e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x34ca>
    end += start;
 801523a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801523c:	4413      	add	r3, r2
  const int32_t end_mask = (params.end_mask & 1 << axis);
 801523e:	f8bd 2468 	ldrh.w	r2, [sp, #1128]	@ 0x468
  if (end < 0) {
 8015242:	2b00      	cmp	r3, #0
 8015244:	f002 0210 	and.w	r2, r2, #16
 8015248:	f2c0 8106 	blt.w	8015458 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x36e4>
  if (stride > 0) {
 801524c:	9814      	ldr	r0, [sp, #80]	@ 0x50
 801524e:	2800      	cmp	r0, #0
 8015250:	dcca      	bgt.n	80151e8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3474>
 8015252:	f107 3eff 	add.w	lr, r7, #4294967295
  if (hi < v) return hi;
 8015256:	459e      	cmp	lr, r3
    end = Clamp(end, -1, axis_size - 1);
 8015258:	f8cd e038 	str.w	lr, [sp, #56]	@ 0x38
  if (hi < v) return hi;
 801525c:	f2c0 80e7 	blt.w	801542e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x36ba>
  if (end_mask) {
 8015260:	2a00      	cmp	r2, #0
 8015262:	f040 80dc 	bne.w	801541e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x36aa>
  if (v < lo) return lo;
 8015266:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801526a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801526c:	930e      	str	r3, [sp, #56]	@ 0x38
 801526e:	1a9b      	subs	r3, r3, r2
 8015270:	469e      	mov	lr, r3
 8015272:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015274:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8015276:	2b00      	cmp	r3, #0
 8015278:	f6bd aacb 	bge.w	8012812 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa9e>
 801527c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801527e:	fb07 f204 	mul.w	r2, r7, r4
 8015282:	fb05 f003 	mul.w	r0, r5, r3
 8015286:	fb01 f305 	mul.w	r3, r1, r5
 801528a:	fb01 f000 	mul.w	r0, r1, r0
 801528e:	fb04 f303 	mul.w	r3, r4, r3
 8015292:	fb04 f000 	mul.w	r0, r4, r0
 8015296:	fb07 f303 	mul.w	r3, r7, r3
 801529a:	fb04 f101 	mul.w	r1, r4, r1
 801529e:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 80152a0:	fb07 f800 	mul.w	r8, r7, r0
 80152a4:	fb07 f101 	mul.w	r1, r7, r1
 80152a8:	fb04 f603 	mul.w	r6, r4, r3
 80152ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80152ae:	fb01 f009 	mul.w	r0, r1, r9
 80152b2:	fb01 f303 	mul.w	r3, r1, r3
 80152b6:	fb02 fe0b 	mul.w	lr, r2, fp
 80152ba:	9311      	str	r3, [sp, #68]	@ 0x44
 80152bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80152be:	fb07 f10c 	mul.w	r1, r7, ip
 80152c2:	fb02 f303 	mul.w	r3, r2, r3
 80152c6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80152c8:	9b02      	ldr	r3, [sp, #8]
 80152ca:	fb07 f303 	mul.w	r3, r7, r3
 80152ce:	4647      	mov	r7, r8
 80152d0:	46a0      	mov	r8, r4
 80152d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80152d4:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
    if (stride < 0) {
 80152d6:	2b00      	cmp	r3, #0
      return index > end;
 80152d8:	9b18      	ldr	r3, [sp, #96]	@ 0x60
    if (stride < 0) {
 80152da:	f2c0 809b 	blt.w	8015414 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x36a0>
      return index < end;
 80152de:	4598      	cmp	r8, r3
 80152e0:	bfac      	ite	ge
 80152e2:	2300      	movge	r3, #0
 80152e4:	2301      	movlt	r3, #1
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 80152e6:	2b00      	cmp	r3, #0
 80152e8:	f43d afa6 	beq.w	8013238 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x14c4>
 80152ec:	eb0a 0406 	add.w	r4, sl, r6
 80152f0:	f8cd 9020 	str.w	r9, [sp, #32]
 80152f4:	4602      	mov	r2, r0
      return index > end;
 80152f6:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80152f8:	4623      	mov	r3, r4
 80152fa:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
    if (stride < 0) {
 80152fc:	2c00      	cmp	r4, #0
      return index > end;
 80152fe:	9c08      	ldr	r4, [sp, #32]
    if (stride < 0) {
 8015300:	db7c      	blt.n	80153fc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3688>
      return index < end;
 8015302:	42ac      	cmp	r4, r5
 8015304:	bfac      	ite	ge
 8015306:	2400      	movge	r4, #0
 8015308:	2401      	movlt	r4, #1
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 801530a:	2c00      	cmp	r4, #0
 801530c:	d07b      	beq.n	8015406 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3692>
 801530e:	189c      	adds	r4, r3, r2
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8015310:	f8cd b018 	str.w	fp, [sp, #24]
      return index > end;
 8015314:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 8015316:	9405      	str	r4, [sp, #20]
    if (stride < 0) {
 8015318:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 801531a:	f8cd e004 	str.w	lr, [sp, #4]
 801531e:	2c00      	cmp	r4, #0
      return index > end;
 8015320:	9c06      	ldr	r4, [sp, #24]
    if (stride < 0) {
 8015322:	db58      	blt.n	80153d6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3662>
      return index < end;
 8015324:	42ac      	cmp	r4, r5
 8015326:	bfac      	ite	ge
 8015328:	2400      	movge	r4, #0
 801532a:	2401      	movlt	r4, #1
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 801532c:	2c00      	cmp	r4, #0
 801532e:	d05a      	beq.n	80153e6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3672>
 8015330:	9c09      	ldr	r4, [sp, #36]	@ 0x24
    if (stride < 0) {
 8015332:	f1bc 0f00 	cmp.w	ip, #0
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8015336:	9d02      	ldr	r5, [sp, #8]
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8015338:	9403      	str	r4, [sp, #12]
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 801533a:	9504      	str	r5, [sp, #16]
 801533c:	9c05      	ldr	r4, [sp, #20]
 801533e:	9d01      	ldr	r5, [sp, #4]
 8015340:	442c      	add	r4, r5
 8015342:	9407      	str	r4, [sp, #28]
 8015344:	e9dd 4503 	ldrd	r4, r5, [sp, #12]
 8015348:	9303      	str	r3, [sp, #12]
  auto lc = [&](int end, int stride, int index) {
 801534a:	9204      	str	r2, [sp, #16]
    if (stride < 0) {
 801534c:	db28      	blt.n	80153a0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x362c>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 801534e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8015350:	42ab      	cmp	r3, r5
 8015352:	dd31      	ble.n	80153b8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3644>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 8015354:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	@ 0x34
 8015358:	4293      	cmp	r3, r2
 801535a:	da41      	bge.n	80153e0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x366c>
 801535c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801535e:	9a04      	ldr	r2, [sp, #16]
 8015360:	9304      	str	r3, [sp, #16]
 8015362:	9b07      	ldr	r3, [sp, #28]
 8015364:	920a      	str	r2, [sp, #40]	@ 0x28
 8015366:	4423      	add	r3, r4
 8015368:	930b      	str	r3, [sp, #44]	@ 0x2c
 801536a:	465b      	mov	r3, fp
 801536c:	46d3      	mov	fp, sl
 801536e:	469a      	mov	sl, r3
 8015370:	9b04      	ldr	r3, [sp, #16]
 8015372:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8015374:	5cd2      	ldrb	r2, [r2, r3]
 8015376:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015378:	f803 2b01 	strb.w	r2, [r3], #1
                 offset_4 += stride[4]) {
 801537c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801537e:	930c      	str	r3, [sp, #48]	@ 0x30
 8015380:	9b04      	ldr	r3, [sp, #16]
 8015382:	4413      	add	r3, r2
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 8015384:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015386:	4293      	cmp	r3, r2
                 offset_4 += stride[4]) {
 8015388:	9304      	str	r3, [sp, #16]
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 801538a:	dcf1      	bgt.n	8015370 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x35fc>
 801538c:	4653      	mov	r3, sl
 801538e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    if (stride < 0) {
 8015390:	f1bc 0f00 	cmp.w	ip, #0
 8015394:	46da      	mov	sl, fp
             offset_3 += stride[3]) {
 8015396:	4465      	add	r5, ip
 8015398:	469b      	mov	fp, r3
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 801539a:	440c      	add	r4, r1
  auto lc = [&](int end, int stride, int index) {
 801539c:	9204      	str	r2, [sp, #16]
    if (stride < 0) {
 801539e:	dad6      	bge.n	801534e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x35da>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 80153a0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80153a2:	42ab      	cmp	r3, r5
 80153a4:	da08      	bge.n	80153b8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3644>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 80153a6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	@ 0x34
 80153aa:	4293      	cmp	r3, r2
 80153ac:	dbd6      	blt.n	801535c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x35e8>
             offset_3 += stride[3]) {
 80153ae:	4465      	add	r5, ip
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 80153b0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80153b2:	440c      	add	r4, r1
 80153b4:	42ab      	cmp	r3, r5
 80153b6:	dbf6      	blt.n	80153a6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3632>
           offset_2 += stride[2]) {
 80153b8:	9c06      	ldr	r4, [sp, #24]
 80153ba:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80153bc:	442c      	add	r4, r5
 80153be:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 80153c0:	9406      	str	r4, [sp, #24]
 80153c2:	9c01      	ldr	r4, [sp, #4]
 80153c4:	442c      	add	r4, r5
      return index > end;
 80153c6:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 80153c8:	9401      	str	r4, [sp, #4]
    if (stride < 0) {
 80153ca:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 80153cc:	2c00      	cmp	r4, #0
      return index > end;
 80153ce:	9c06      	ldr	r4, [sp, #24]
 80153d0:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
    if (stride < 0) {
 80153d4:	daa6      	bge.n	8015324 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x35b0>
      return index > end;
 80153d6:	42ac      	cmp	r4, r5
 80153d8:	bfd4      	ite	le
 80153da:	2400      	movle	r4, #0
 80153dc:	2401      	movgt	r4, #1
 80153de:	e7a5      	b.n	801532c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x35b8>
             offset_3 += stride[3]) {
 80153e0:	4465      	add	r5, ip
 80153e2:	440c      	add	r4, r1
  auto lc = [&](int end, int stride, int index) {
 80153e4:	e7b3      	b.n	801534e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x35da>
         offset_1 += stride[1]) {
 80153e6:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80153e8:	9c08      	ldr	r4, [sp, #32]
 80153ea:	442c      	add	r4, r5
 80153ec:	9408      	str	r4, [sp, #32]
 80153ee:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80153f0:	4422      	add	r2, r4
 80153f2:	462c      	mov	r4, r5
      return index > end;
 80153f4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
    if (stride < 0) {
 80153f6:	2c00      	cmp	r4, #0
      return index > end;
 80153f8:	9c08      	ldr	r4, [sp, #32]
    if (stride < 0) {
 80153fa:	da82      	bge.n	8015302 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x358e>
      return index > end;
 80153fc:	42ac      	cmp	r4, r5
 80153fe:	bfd4      	ite	le
 8015400:	2400      	movle	r4, #0
 8015402:	2401      	movgt	r4, #1
 8015404:	e781      	b.n	801530a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3596>
       offset_0 += stride[0]) {
 8015406:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8015408:	443e      	add	r6, r7
    if (stride < 0) {
 801540a:	2b00      	cmp	r3, #0
       offset_0 += stride[0]) {
 801540c:	4498      	add	r8, r3
      return index > end;
 801540e:	9b18      	ldr	r3, [sp, #96]	@ 0x60
    if (stride < 0) {
 8015410:	f6bf af65 	bge.w	80152de <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x356a>
      return index > end;
 8015414:	4598      	cmp	r8, r3
 8015416:	bfd4      	ite	le
 8015418:	2300      	movle	r3, #0
 801541a:	2301      	movgt	r3, #1
 801541c:	e763      	b.n	80152e6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3572>
    if (stride > 0) {
 801541e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
      end = -1;
 8015420:	f04f 32ff 	mov.w	r2, #4294967295
 8015424:	43db      	mvns	r3, r3
 8015426:	920e      	str	r2, [sp, #56]	@ 0x38
 8015428:	469e      	mov	lr, r3
 801542a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801542c:	e722      	b.n	8015274 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3500>
  if (end_mask) {
 801542e:	2a00      	cmp	r2, #0
 8015430:	d1f5      	bne.n	801541e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x36aa>
 8015432:	4673      	mov	r3, lr
            const int len = stop_4 - start_4;
 8015434:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015436:	1a9b      	subs	r3, r3, r2
 8015438:	469e      	mov	lr, r3
 801543a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801543c:	e71a      	b.n	8015274 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3500>
  if (offset) {
 801543e:	9a01      	ldr	r2, [sp, #4]
  int end = indices[axis];
 8015440:	f8dd 3448 	ldr.w	r3, [sp, #1096]	@ 0x448
  if (offset) {
 8015444:	2a00      	cmp	r2, #0
 8015446:	f47f aef8 	bne.w	801523a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x34c6>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 801544a:	f8bd 2468 	ldrh.w	r2, [sp, #1128]	@ 0x468
  if (end < 0) {
 801544e:	2b00      	cmp	r3, #0
 8015450:	f002 0210 	and.w	r2, r2, #16
 8015454:	f6bf aeff 	bge.w	8015256 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x34e2>
  if (stride > 0) {
 8015458:	9814      	ldr	r0, [sp, #80]	@ 0x50
    end += axis_size;
 801545a:	443b      	add	r3, r7
  if (stride > 0) {
 801545c:	2800      	cmp	r0, #0
 801545e:	f77f aef8 	ble.w	8015252 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x34de>
  TFLITE_DCHECK(!(hi < lo));
 8015462:	2f00      	cmp	r7, #0
 8015464:	f6fe a8d8 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (end_mask) {
 8015468:	2a00      	cmp	r2, #0
 801546a:	f47f aebf 	bne.w	80151ec <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3478>
  if (v < lo) return lo;
 801546e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8015472:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015474:	930e      	str	r3, [sp, #56]	@ 0x38
 8015476:	1a9b      	subs	r3, r3, r2
 8015478:	469e      	mov	lr, r3
 801547a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801547c:	f7fd b9c9 	b.w	8012812 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa9e>
  if (hi < v) return hi;
 8015480:	970d      	str	r7, [sp, #52]	@ 0x34
 8015482:	e6da      	b.n	801523a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x34c6>
  if (stride > 0) {
 8015484:	2e00      	cmp	r6, #0
    start += axis_size;
 8015486:	443a      	add	r2, r7
  if (stride > 0) {
 8015488:	dd10      	ble.n	80154ac <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3738>
  TFLITE_DCHECK(!(hi < lo));
 801548a:	2f00      	cmp	r7, #0
 801548c:	f6fe a8c4 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8015490:	b323      	cbz	r3, 80154dc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3768>
  if (shrink_axis) {
 8015492:	f010 0310 	ands.w	r3, r0, #16
 8015496:	f43f aecb 	beq.w	8015230 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x34bc>
    if (start >= axis_size) {
 801549a:	2f00      	cmp	r7, #0
 801549c:	f43f aeb1 	beq.w	8015202 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x348e>
      start = 0;
 80154a0:	2300      	movs	r3, #0
 80154a2:	930d      	str	r3, [sp, #52]	@ 0x34
      return start + 1;
 80154a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80154a6:	3301      	adds	r3, #1
 80154a8:	930e      	str	r3, [sp, #56]	@ 0x38
 80154aa:	e7c3      	b.n	8015434 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x36c0>
    start = Clamp(start, -1, axis_size - 1);
 80154ac:	1e7e      	subs	r6, r7, #1
  TFLITE_DCHECK(!(hi < lo));
 80154ae:	f1b6 3fff 	cmp.w	r6, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 80154b2:	46b6      	mov	lr, r6
 80154b4:	960d      	str	r6, [sp, #52]	@ 0x34
  TFLITE_DCHECK(!(hi < lo));
 80154b6:	f6fe a8af 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 80154ba:	4296      	cmp	r6, r2
 80154bc:	db17      	blt.n	80154ee <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x377a>
  if (begin_mask) {
 80154be:	b98b      	cbnz	r3, 80154e4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3770>
  if (v < lo) return lo;
 80154c0:	ea42 73e2 	orr.w	r3, r2, r2, asr #31
 80154c4:	930d      	str	r3, [sp, #52]	@ 0x34
  if (shrink_axis) {
 80154c6:	06c2      	lsls	r2, r0, #27
 80154c8:	f57f aeb3 	bpl.w	8015232 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x34be>
    if (start >= axis_size) {
 80154cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80154ce:	429f      	cmp	r7, r3
 80154d0:	dce8      	bgt.n	80154a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3730>
 80154d2:	f04f 0e00 	mov.w	lr, #0
 80154d6:	e9cd 3e0e 	strd	r3, lr, [sp, #56]	@ 0x38
 80154da:	e6cb      	b.n	8015274 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3500>
  if (v < lo) return lo;
 80154dc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80154e0:	930d      	str	r3, [sp, #52]	@ 0x34
 80154e2:	e7f0      	b.n	80154c6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3752>
  if (shrink_axis) {
 80154e4:	06c0      	lsls	r0, r0, #27
 80154e6:	d5aa      	bpl.n	801543e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x36ca>
 80154e8:	463b      	mov	r3, r7
 80154ea:	970e      	str	r7, [sp, #56]	@ 0x38
 80154ec:	e7a2      	b.n	8015434 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x36c0>
  if (begin_mask) {
 80154ee:	2b00      	cmp	r3, #0
 80154f0:	d1f8      	bne.n	80154e4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3770>
  if (shrink_axis) {
 80154f2:	06c6      	lsls	r6, r0, #27
 80154f4:	d4d6      	bmi.n	80154a4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3730>
 80154f6:	e69c      	b.n	8015232 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x34be>
  if (offset) {
 80154f8:	9a01      	ldr	r2, [sp, #4]
  int end = indices[axis];
 80154fa:	f8dd 3444 	ldr.w	r3, [sp, #1092]	@ 0x444
  if (offset) {
 80154fe:	2a00      	cmp	r2, #0
 8015500:	d179      	bne.n	80155f6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3882>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8015502:	f8bd 2468 	ldrh.w	r2, [sp, #1128]	@ 0x468
  if (end < 0) {
 8015506:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 8015508:	9402      	str	r4, [sp, #8]
 801550a:	f002 0208 	and.w	r2, r2, #8
  if (end < 0) {
 801550e:	db6a      	blt.n	80155e6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3872>
  if (hi < v) return hi;
 8015510:	42a3      	cmp	r3, r4
 8015512:	f73d a95c 	bgt.w	80127ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa5a>
  if (end_mask) {
 8015516:	2a00      	cmp	r2, #0
 8015518:	f47d a959 	bne.w	80127ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa5a>
  if (v < lo) return lo;
 801551c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8015520:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015522:	f7fd b955 	b.w	80127d0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa5c>
      start = 0;
 8015526:	2300      	movs	r3, #0
 8015528:	9302      	str	r3, [sp, #8]
  if (shrink_axis) {
 801552a:	0706      	lsls	r6, r0, #28
 801552c:	d541      	bpl.n	80155b2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x383e>
    if (start >= axis_size) {
 801552e:	9b02      	ldr	r3, [sp, #8]
 8015530:	429c      	cmp	r4, r3
 8015532:	dc36      	bgt.n	80155a2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x382e>
      end = -1;
 8015534:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015536:	f7fd b94b 	b.w	80127d0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa5c>
    start = Clamp(start, -1, axis_size - 1);
 801553a:	1e66      	subs	r6, r4, #1
  TFLITE_DCHECK(!(hi < lo));
 801553c:	f1b6 3fff 	cmp.w	r6, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 8015540:	46b6      	mov	lr, r6
 8015542:	9602      	str	r6, [sp, #8]
  TFLITE_DCHECK(!(hi < lo));
 8015544:	f6fe a868 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 8015548:	429e      	cmp	r6, r3
 801554a:	db26      	blt.n	801559a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3826>
  if (begin_mask) {
 801554c:	b982      	cbnz	r2, 8015570 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x37fc>
  if (v < lo) return lo;
 801554e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015552:	9302      	str	r3, [sp, #8]
 8015554:	e7e9      	b.n	801552a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x37b6>
  if (stride > 0) {
 8015556:	f1bc 0f00 	cmp.w	ip, #0
    start += axis_size;
 801555a:	4423      	add	r3, r4
  if (stride > 0) {
 801555c:	dded      	ble.n	801553a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x37c6>
  TFLITE_DCHECK(!(hi < lo));
 801555e:	2c00      	cmp	r4, #0
 8015560:	f6fe a85a 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 8015564:	2a00      	cmp	r2, #0
 8015566:	d1de      	bne.n	8015526 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x37b2>
  if (v < lo) return lo;
 8015568:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801556c:	9302      	str	r3, [sp, #8]
 801556e:	e7dc      	b.n	801552a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x37b6>
  if (shrink_axis) {
 8015570:	0703      	lsls	r3, r0, #28
 8015572:	f53d a92c 	bmi.w	80127ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa5a>
  if (offset) {
 8015576:	9a01      	ldr	r2, [sp, #4]
  int end = indices[axis];
 8015578:	f8dd 3444 	ldr.w	r3, [sp, #1092]	@ 0x444
  if (offset) {
 801557c:	b9ea      	cbnz	r2, 80155ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3846>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 801557e:	f8bd 2468 	ldrh.w	r2, [sp, #1128]	@ 0x468
  if (end < 0) {
 8015582:	2b00      	cmp	r3, #0
 8015584:	f002 0208 	and.w	r2, r2, #8
 8015588:	db2d      	blt.n	80155e6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3872>
  if (hi < v) return hi;
 801558a:	459e      	cmp	lr, r3
 801558c:	db23      	blt.n	80155d6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3862>
  if (end_mask) {
 801558e:	b96a      	cbnz	r2, 80155ac <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3838>
  if (v < lo) return lo;
 8015590:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015594:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015596:	f7fd b91b 	b.w	80127d0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa5c>
  if (begin_mask) {
 801559a:	2a00      	cmp	r2, #0
 801559c:	d1e8      	bne.n	8015570 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x37fc>
  if (shrink_axis) {
 801559e:	0702      	lsls	r2, r0, #28
 80155a0:	d507      	bpl.n	80155b2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x383e>
      return start + 1;
 80155a2:	9b02      	ldr	r3, [sp, #8]
 80155a4:	3301      	adds	r3, #1
 80155a6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80155a8:	f7fd b912 	b.w	80127d0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa5c>
      end = -1;
 80155ac:	f04f 33ff 	mov.w	r3, #4294967295
 80155b0:	e7c0      	b.n	8015534 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x37c0>
  if (offset) {
 80155b2:	9a01      	ldr	r2, [sp, #4]
  int end = indices[axis];
 80155b4:	f8dd 3444 	ldr.w	r3, [sp, #1092]	@ 0x444
  if (offset) {
 80155b8:	b10a      	cbz	r2, 80155be <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x384a>
    end += start;
 80155ba:	9a02      	ldr	r2, [sp, #8]
 80155bc:	4413      	add	r3, r2
  const int32_t end_mask = (params.end_mask & 1 << axis);
 80155be:	f8bd 2468 	ldrh.w	r2, [sp, #1128]	@ 0x468
  if (end < 0) {
 80155c2:	2b00      	cmp	r3, #0
 80155c4:	f002 0208 	and.w	r2, r2, #8
 80155c8:	db0d      	blt.n	80155e6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3872>
  if (stride > 0) {
 80155ca:	f1bc 0f00 	cmp.w	ip, #0
 80155ce:	dc9f      	bgt.n	8015510 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x379c>
 80155d0:	f104 3eff 	add.w	lr, r4, #4294967295
 80155d4:	e7d9      	b.n	801558a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3816>
      end = -1;
 80155d6:	2a00      	cmp	r2, #0
 80155d8:	bf0c      	ite	eq
 80155da:	4673      	moveq	r3, lr
 80155dc:	f04f 33ff 	movne.w	r3, #4294967295
 80155e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80155e2:	f7fd b8f5 	b.w	80127d0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa5c>
  if (stride > 0) {
 80155e6:	f1bc 0f00 	cmp.w	ip, #0
    end += axis_size;
 80155ea:	4423      	add	r3, r4
  if (stride > 0) {
 80155ec:	ddf0      	ble.n	80155d0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x385c>
  TFLITE_DCHECK(!(hi < lo));
 80155ee:	2c00      	cmp	r4, #0
 80155f0:	da91      	bge.n	8015516 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x37a2>
 80155f2:	f7fe b811 	b.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 80155f6:	9402      	str	r4, [sp, #8]
 80155f8:	e7df      	b.n	80155ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3846>
  if (offset) {
 80155fa:	9a01      	ldr	r2, [sp, #4]
  int end = indices[axis];
 80155fc:	f8dd 3440 	ldr.w	r3, [sp, #1088]	@ 0x440
  if (offset) {
 8015600:	2a00      	cmp	r2, #0
 8015602:	d151      	bne.n	80156a8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3934>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8015604:	f8bd 2468 	ldrh.w	r2, [sp, #1128]	@ 0x468
  if (end < 0) {
 8015608:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 801560a:	468b      	mov	fp, r1
 801560c:	f002 0204 	and.w	r2, r2, #4
  if (end < 0) {
 8015610:	db42      	blt.n	8015698 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3924>
  if (hi < v) return hi;
 8015612:	428b      	cmp	r3, r1
 8015614:	f73d a8bc 	bgt.w	8012790 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa1c>
  if (end_mask) {
 8015618:	2a00      	cmp	r2, #0
 801561a:	f47d a8b9 	bne.w	8012790 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa1c>
  if (v < lo) return lo;
 801561e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8015622:	9316      	str	r3, [sp, #88]	@ 0x58
 8015624:	f7fd b8b5 	b.w	8012792 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa1e>
      start = 0;
 8015628:	f04f 0b00 	mov.w	fp, #0
  if (shrink_axis) {
 801562c:	0742      	lsls	r2, r0, #29
 801562e:	d50d      	bpl.n	801564c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x38d8>
    if (start >= axis_size) {
 8015630:	4559      	cmp	r1, fp
 8015632:	dc06      	bgt.n	8015642 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x38ce>
      return start;
 8015634:	f8cd b058 	str.w	fp, [sp, #88]	@ 0x58
 8015638:	f7fd b8ab 	b.w	8012792 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa1e>
  if (begin_mask) {
 801563c:	b9fa      	cbnz	r2, 801567e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x390a>
  if (shrink_axis) {
 801563e:	0743      	lsls	r3, r0, #29
 8015640:	d504      	bpl.n	801564c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x38d8>
      return start + 1;
 8015642:	f10b 0301 	add.w	r3, fp, #1
 8015646:	9316      	str	r3, [sp, #88]	@ 0x58
 8015648:	f7fd b8a3 	b.w	8012792 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa1e>
  if (offset) {
 801564c:	9a01      	ldr	r2, [sp, #4]
  int end = indices[axis];
 801564e:	f8dd 3440 	ldr.w	r3, [sp, #1088]	@ 0x440
  if (offset) {
 8015652:	bb52      	cbnz	r2, 80156aa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3936>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8015654:	f8bd 2468 	ldrh.w	r2, [sp, #1128]	@ 0x468
  if (end < 0) {
 8015658:	2b00      	cmp	r3, #0
 801565a:	f002 0204 	and.w	r2, r2, #4
 801565e:	db1b      	blt.n	8015698 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3924>
  if (stride > 0) {
 8015660:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8015662:	2c00      	cmp	r4, #0
 8015664:	dcd5      	bgt.n	8015612 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x389e>
 8015666:	1e4c      	subs	r4, r1, #1
  if (hi < v) return hi;
 8015668:	429c      	cmp	r4, r3
 801566a:	f2c0 8162 	blt.w	8015932 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3bbe>
  if (end_mask) {
 801566e:	2a00      	cmp	r2, #0
 8015670:	f040 815a 	bne.w	8015928 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3bb4>
  if (v < lo) return lo;
 8015674:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015678:	9316      	str	r3, [sp, #88]	@ 0x58
 801567a:	f7fd b88a 	b.w	8012792 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa1e>
  if (shrink_axis) {
 801567e:	0746      	lsls	r6, r0, #29
 8015680:	f53d a886 	bmi.w	8012790 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa1c>
  if (offset) {
 8015684:	9a01      	ldr	r2, [sp, #4]
  int end = indices[axis];
 8015686:	f8dd 3440 	ldr.w	r3, [sp, #1088]	@ 0x440
  if (offset) {
 801568a:	b972      	cbnz	r2, 80156aa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3936>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 801568c:	f8bd 2468 	ldrh.w	r2, [sp, #1128]	@ 0x468
  if (end < 0) {
 8015690:	2b00      	cmp	r3, #0
 8015692:	f002 0204 	and.w	r2, r2, #4
 8015696:	dae7      	bge.n	8015668 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x38f4>
  if (stride > 0) {
 8015698:	9c10      	ldr	r4, [sp, #64]	@ 0x40
    end += axis_size;
 801569a:	440b      	add	r3, r1
  if (stride > 0) {
 801569c:	2c00      	cmp	r4, #0
 801569e:	dde2      	ble.n	8015666 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x38f2>
  TFLITE_DCHECK(!(hi < lo));
 80156a0:	2900      	cmp	r1, #0
 80156a2:	dab9      	bge.n	8015618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x38a4>
 80156a4:	f7fd bfb8 	b.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 80156a8:	468b      	mov	fp, r1
    end += start;
 80156aa:	445b      	add	r3, fp
 80156ac:	e7d2      	b.n	8015654 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x38e0>
  if (v < lo) return lo;
 80156ae:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80156b2:	9311      	str	r3, [sp, #68]	@ 0x44
 80156b4:	f7fd b97d 	b.w	80129b2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xc3e>
    start = Clamp(start, -1, axis_size - 1);
 80156b8:	f105 39ff 	add.w	r9, r5, #4294967295
  TFLITE_DCHECK(!(hi < lo));
 80156bc:	f1b9 3fff 	cmp.w	r9, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 80156c0:	4649      	mov	r1, r9
  TFLITE_DCHECK(!(hi < lo));
 80156c2:	f6fd afa9 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 80156c6:	4599      	cmp	r9, r3
 80156c8:	db15      	blt.n	80156f6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3982>
  if (begin_mask) {
 80156ca:	bb62      	cbnz	r2, 8015726 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x39b2>
  if (v < lo) return lo;
 80156cc:	ea43 79e3 	orr.w	r9, r3, r3, asr #31
  if (shrink_axis) {
 80156d0:	0781      	lsls	r1, r0, #30
 80156d2:	d518      	bpl.n	8015706 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3992>
    if (start >= axis_size) {
 80156d4:	454d      	cmp	r5, r9
 80156d6:	dc11      	bgt.n	80156fc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3988>
      return start;
 80156d8:	f8cd 906c 	str.w	r9, [sp, #108]	@ 0x6c
 80156dc:	f7fd b83a 	b.w	8012754 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9e0>
  if (stride > 0) {
 80156e0:	2900      	cmp	r1, #0
    start += axis_size;
 80156e2:	442b      	add	r3, r5
  if (stride > 0) {
 80156e4:	dde8      	ble.n	80156b8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3944>
  TFLITE_DCHECK(!(hi < lo));
 80156e6:	2d00      	cmp	r5, #0
 80156e8:	f6fd af96 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 80156ec:	2a00      	cmp	r2, #0
 80156ee:	d172      	bne.n	80157d6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a62>
  if (v < lo) return lo;
 80156f0:	ea23 79e3 	bic.w	r9, r3, r3, asr #31
 80156f4:	e7ec      	b.n	80156d0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x395c>
  if (begin_mask) {
 80156f6:	b9b2      	cbnz	r2, 8015726 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x39b2>
  if (shrink_axis) {
 80156f8:	0786      	lsls	r6, r0, #30
 80156fa:	d504      	bpl.n	8015706 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3992>
      return start + 1;
 80156fc:	f109 0301 	add.w	r3, r9, #1
 8015700:	931b      	str	r3, [sp, #108]	@ 0x6c
 8015702:	f7fd b827 	b.w	8012754 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9e0>
  if (offset) {
 8015706:	9a01      	ldr	r2, [sp, #4]
  int end = indices[axis];
 8015708:	f8dd 343c 	ldr.w	r3, [sp, #1084]	@ 0x43c
  if (offset) {
 801570c:	2a00      	cmp	r2, #0
 801570e:	d166      	bne.n	80157de <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a6a>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8015710:	f8bd 2468 	ldrh.w	r2, [sp, #1128]	@ 0x468
  if (end < 0) {
 8015714:	2b00      	cmp	r3, #0
 8015716:	f002 0202 	and.w	r2, r2, #2
 801571a:	db27      	blt.n	801576c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x39f8>
  if (stride > 0) {
 801571c:	991d      	ldr	r1, [sp, #116]	@ 0x74
 801571e:	2900      	cmp	r1, #0
 8015720:	dc55      	bgt.n	80157ce <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a5a>
 8015722:	1e69      	subs	r1, r5, #1
 8015724:	e00d      	b.n	8015742 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x39ce>
  if (shrink_axis) {
 8015726:	0784      	lsls	r4, r0, #30
 8015728:	f53d a813 	bmi.w	8012752 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9de>
  if (offset) {
 801572c:	9a01      	ldr	r2, [sp, #4]
  int end = indices[axis];
 801572e:	f8dd 343c 	ldr.w	r3, [sp, #1084]	@ 0x43c
  if (offset) {
 8015732:	2a00      	cmp	r2, #0
 8015734:	d153      	bne.n	80157de <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a6a>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8015736:	f8bd 2468 	ldrh.w	r2, [sp, #1128]	@ 0x468
  if (end < 0) {
 801573a:	2b00      	cmp	r3, #0
 801573c:	f002 0202 	and.w	r2, r2, #2
 8015740:	db14      	blt.n	801576c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x39f8>
  if (hi < v) return hi;
 8015742:	4299      	cmp	r1, r3
 8015744:	db0a      	blt.n	801575c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x39e8>
  if (end_mask) {
 8015746:	b922      	cbnz	r2, 8015752 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x39de>
  if (v < lo) return lo;
 8015748:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801574c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801574e:	f7fd b801 	b.w	8012754 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9e0>
      end = -1;
 8015752:	f04f 33ff 	mov.w	r3, #4294967295
 8015756:	931b      	str	r3, [sp, #108]	@ 0x6c
 8015758:	f7fc bffc 	b.w	8012754 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9e0>
 801575c:	2a00      	cmp	r2, #0
 801575e:	bf0c      	ite	eq
 8015760:	460b      	moveq	r3, r1
 8015762:	f04f 33ff 	movne.w	r3, #4294967295
 8015766:	931b      	str	r3, [sp, #108]	@ 0x6c
 8015768:	f7fc bff4 	b.w	8012754 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9e0>
  if (stride > 0) {
 801576c:	991d      	ldr	r1, [sp, #116]	@ 0x74
    end += axis_size;
 801576e:	442b      	add	r3, r5
  if (stride > 0) {
 8015770:	2900      	cmp	r1, #0
 8015772:	ddd6      	ble.n	8015722 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x39ae>
  TFLITE_DCHECK(!(hi < lo));
 8015774:	2d00      	cmp	r5, #0
 8015776:	f6fd af4f 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (end_mask) {
 801577a:	2a00      	cmp	r2, #0
 801577c:	f47c afe9 	bne.w	8012752 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9de>
  if (v < lo) return lo;
 8015780:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8015784:	931b      	str	r3, [sp, #108]	@ 0x6c
 8015786:	f7fc bfe5 	b.w	8012754 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9e0>
    p->strides[i] = 1;
 801578a:	e9cd 33ea 	strd	r3, r3, [sp, #936]	@ 0x3a8
 801578e:	e9cd 33ec 	strd	r3, r3, [sp, #944]	@ 0x3b0
  for (int i = 0; i < pad_count; ++i) {
 8015792:	f7fc bf0a 	b.w	80125aa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x836>
    p->strides[i] = 1;
 8015796:	e9cd 33ea 	strd	r3, r3, [sp, #936]	@ 0x3a8
 801579a:	93ec      	str	r3, [sp, #944]	@ 0x3b0
  for (int i = 0; i < pad_count; ++i) {
 801579c:	f7fc bf05 	b.w	80125aa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x836>
  if (stride > 0) {
 80157a0:	2c00      	cmp	r4, #0
    start += axis_size;
 80157a2:	440b      	add	r3, r1
  if (stride > 0) {
 80157a4:	dd1d      	ble.n	80157e2 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a6e>
  TFLITE_DCHECK(!(hi < lo));
 80157a6:	2900      	cmp	r1, #0
 80157a8:	f6fd af36 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (begin_mask) {
 80157ac:	2a00      	cmp	r2, #0
 80157ae:	f47f af3b 	bne.w	8015628 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x38b4>
  if (v < lo) return lo;
 80157b2:	ea23 7be3 	bic.w	fp, r3, r3, asr #31
 80157b6:	e739      	b.n	801562c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x38b8>
  if (offset) {
 80157b8:	9a01      	ldr	r2, [sp, #4]
  int end = indices[axis];
 80157ba:	f8dd 343c 	ldr.w	r3, [sp, #1084]	@ 0x43c
  if (offset) {
 80157be:	b96a      	cbnz	r2, 80157dc <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a68>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 80157c0:	f8bd 2468 	ldrh.w	r2, [sp, #1128]	@ 0x468
  if (end < 0) {
 80157c4:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 80157c6:	46a9      	mov	r9, r5
 80157c8:	f002 0202 	and.w	r2, r2, #2
  if (end < 0) {
 80157cc:	dbce      	blt.n	801576c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x39f8>
  if (hi < v) return hi;
 80157ce:	42ab      	cmp	r3, r5
 80157d0:	f73c afbf 	bgt.w	8012752 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9de>
 80157d4:	e7d1      	b.n	801577a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3a06>
      start = 0;
 80157d6:	f04f 0900 	mov.w	r9, #0
 80157da:	e779      	b.n	80156d0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x395c>
  if (hi < v) return hi;
 80157dc:	46a9      	mov	r9, r5
    end += start;
 80157de:	444b      	add	r3, r9
 80157e0:	e796      	b.n	8015710 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x399c>
    start = Clamp(start, -1, axis_size - 1);
 80157e2:	f101 3bff 	add.w	fp, r1, #4294967295
  TFLITE_DCHECK(!(hi < lo));
 80157e6:	f1bb 3fff 	cmp.w	fp, #4294967295
    start = Clamp(start, -1, axis_size - 1);
 80157ea:	465c      	mov	r4, fp
  TFLITE_DCHECK(!(hi < lo));
 80157ec:	f6fd af14 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (hi < v) return hi;
 80157f0:	459b      	cmp	fp, r3
 80157f2:	f6ff af23 	blt.w	801563c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x38c8>
  if (begin_mask) {
 80157f6:	2a00      	cmp	r2, #0
 80157f8:	f47f af41 	bne.w	801567e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x390a>
  if (v < lo) return lo;
 80157fc:	ea43 7be3 	orr.w	fp, r3, r3, asr #31
 8015800:	e714      	b.n	801562c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x38b8>
  if (begin_mask) {
 8015802:	2a00      	cmp	r2, #0
 8015804:	f43c af78 	beq.w	80126f8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x984>
  const auto shrink_axis_mask = params.shrink_axis_mask;
 8015808:	f8bd 046c 	ldrh.w	r0, [sp, #1132]	@ 0x46c
  const bool offset = params.offset;
 801580c:	f89d 346e 	ldrb.w	r3, [sp, #1134]	@ 0x46e
  if (shrink_axis) {
 8015810:	07c4      	lsls	r4, r0, #31
  const bool offset = params.offset;
 8015812:	9301      	str	r3, [sp, #4]
  if (shrink_axis) {
 8015814:	f53c af7f 	bmi.w	8012716 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9a2>
  int end = indices[axis];
 8015818:	461a      	mov	r2, r3
 801581a:	f8dd 3438 	ldr.w	r3, [sp, #1080]	@ 0x438
  if (offset) {
 801581e:	2a00      	cmp	r2, #0
 8015820:	d13e      	bne.n	80158a0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b2c>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8015822:	f8bd 2468 	ldrh.w	r2, [sp, #1128]	@ 0x468
  if (end < 0) {
 8015826:	2b00      	cmp	r3, #0
 8015828:	f002 0201 	and.w	r2, r2, #1
 801582c:	db24      	blt.n	8015878 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b04>
  if (hi < v) return hi;
 801582e:	4299      	cmp	r1, r3
 8015830:	db0e      	blt.n	8015850 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3adc>
  if (end_mask) {
 8015832:	b94a      	cbnz	r2, 8015848 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3ad4>
  if (v < lo) return lo;
 8015834:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015838:	9318      	str	r3, [sp, #96]	@ 0x60
 801583a:	f7fc bf6c 	b.w	8012716 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9a2>
 801583e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8015842:	931a      	str	r3, [sp, #104]	@ 0x68
 8015844:	f7fc bf58 	b.w	80126f8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x984>
      end = -1;
 8015848:	f04f 33ff 	mov.w	r3, #4294967295
 801584c:	f7fc bf62 	b.w	8012714 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9a0>
 8015850:	2a00      	cmp	r2, #0
 8015852:	bf0c      	ite	eq
 8015854:	460b      	moveq	r3, r1
 8015856:	f04f 33ff 	movne.w	r3, #4294967295
 801585a:	9318      	str	r3, [sp, #96]	@ 0x60
 801585c:	f7fc bf5b 	b.w	8012716 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9a2>
  int end = indices[axis];
 8015860:	461a      	mov	r2, r3
 8015862:	f8dd 3438 	ldr.w	r3, [sp, #1080]	@ 0x438
  if (offset) {
 8015866:	2a00      	cmp	r2, #0
 8015868:	d17c      	bne.n	8015964 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3bf0>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 801586a:	f8bd 2468 	ldrh.w	r2, [sp, #1128]	@ 0x468
  if (end < 0) {
 801586e:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 8015870:	911a      	str	r1, [sp, #104]	@ 0x68
 8015872:	f002 0201 	and.w	r2, r2, #1
  if (end < 0) {
 8015876:	da20      	bge.n	80158ba <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b46>
  if (stride > 0) {
 8015878:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
    end += axis_size;
 801587a:	9918      	ldr	r1, [sp, #96]	@ 0x60
  if (stride > 0) {
 801587c:	2c00      	cmp	r4, #0
    end += axis_size;
 801587e:	440b      	add	r3, r1
  if (stride > 0) {
 8015880:	dd21      	ble.n	80158c6 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b52>
  TFLITE_DCHECK(!(hi < lo));
 8015882:	2900      	cmp	r1, #0
 8015884:	f6fd aec8 	blt.w	8013618 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x18a4>
  if (end_mask) {
 8015888:	2a00      	cmp	r2, #0
 801588a:	f47c af44 	bne.w	8012716 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9a2>
  if (v < lo) return lo;
 801588e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8015892:	9318      	str	r3, [sp, #96]	@ 0x60
 8015894:	f7fc bf3f 	b.w	8012716 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9a2>
  int end = indices[axis];
 8015898:	461a      	mov	r2, r3
 801589a:	f8dd 3438 	ldr.w	r3, [sp, #1080]	@ 0x438
  if (offset) {
 801589e:	b11a      	cbz	r2, 80158a8 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b34>
    end += start;
 80158a0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80158a2:	4413      	add	r3, r2
 80158a4:	2201      	movs	r2, #1
 80158a6:	9201      	str	r2, [sp, #4]
  const int32_t end_mask = (params.end_mask & 1 << axis);
 80158a8:	f8bd 2468 	ldrh.w	r2, [sp, #1128]	@ 0x468
  if (end < 0) {
 80158ac:	2b00      	cmp	r3, #0
 80158ae:	f002 0201 	and.w	r2, r2, #1
 80158b2:	dbe1      	blt.n	8015878 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b04>
  if (stride > 0) {
 80158b4:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80158b6:	2900      	cmp	r1, #0
 80158b8:	dd04      	ble.n	80158c4 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b50>
  if (hi < v) return hi;
 80158ba:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80158bc:	428b      	cmp	r3, r1
 80158be:	f73c af2a 	bgt.w	8012716 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9a2>
 80158c2:	e7e1      	b.n	8015888 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b14>
 80158c4:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80158c6:	3901      	subs	r1, #1
 80158c8:	e7b1      	b.n	801582e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3aba>
      return start + 1;
 80158ca:	3301      	adds	r3, #1
 80158cc:	9318      	str	r3, [sp, #96]	@ 0x60
 80158ce:	f7fc bf22 	b.w	8012716 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x9a2>
    p->strides[i] = 1;
 80158d2:	e9cd 33ea 	strd	r3, r3, [sp, #936]	@ 0x3a8
  for (int i = 0; i < pad_count; ++i) {
 80158d6:	f7fc be68 	b.w	80125aa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x836>
    p->strides[i] = 1;
 80158da:	93ea      	str	r3, [sp, #936]	@ 0x3a8
  for (int i = 0; i < pad_count; ++i) {
 80158dc:	f7fc be65 	b.w	80125aa <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x836>
  int end = indices[axis];
 80158e0:	9bba      	ldr	r3, [sp, #744]	@ 0x2e8
  if (offset) {
 80158e2:	b96d      	cbnz	r5, 8015900 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b8c>
  const int32_t end_mask = (params.end_mask & 1 << axis);
 80158e4:	f8bd 2318 	ldrh.w	r2, [sp, #792]	@ 0x318
  if (end < 0) {
 80158e8:	2b00      	cmp	r3, #0
  if (hi < v) return hi;
 80158ea:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80158ec:	f002 0201 	and.w	r2, r2, #1
 80158f0:	9418      	str	r4, [sp, #96]	@ 0x60
  if (end < 0) {
 80158f2:	f6bd ab16 	bge.w	8012f22 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x11ae>
 80158f6:	f7fe bb46 	b.w	8013f86 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2212>
  if (hi < v) return hi;
 80158fa:	9011      	str	r0, [sp, #68]	@ 0x44
 80158fc:	f7ff bbbd 	b.w	801507a <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3306>
 8015900:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015902:	9218      	str	r2, [sp, #96]	@ 0x60
 8015904:	f7fd baff 	b.w	8012f06 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x1192>
  int end = indices[axis];
 8015908:	9be4      	ldr	r3, [sp, #912]	@ 0x390
  if (offset) {
 801590a:	f007 0201 	and.w	r2, r7, #1
 801590e:	f1b8 0f00 	cmp.w	r8, #0
 8015912:	d121      	bne.n	8015958 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3be4>
  if (end < 0) {
 8015914:	2b00      	cmp	r3, #0
 8015916:	db1b      	blt.n	8015950 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3bdc>
  if (hi < v) return hi;
 8015918:	9119      	str	r1, [sp, #100]	@ 0x64
 801591a:	f7fe bf79 	b.w	8014810 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a9c>
  if (v < lo) return lo;
 801591e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8015922:	9319      	str	r3, [sp, #100]	@ 0x64
 8015924:	f7fc beb0 	b.w	8012688 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x914>
      end = -1;
 8015928:	f04f 33ff 	mov.w	r3, #4294967295
 801592c:	9316      	str	r3, [sp, #88]	@ 0x58
 801592e:	f7fc bf30 	b.w	8012792 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa1e>
 8015932:	2a00      	cmp	r2, #0
 8015934:	bf0c      	ite	eq
 8015936:	4623      	moveq	r3, r4
 8015938:	f04f 33ff 	movne.w	r3, #4294967295
 801593c:	9316      	str	r3, [sp, #88]	@ 0x58
 801593e:	f7fc bf28 	b.w	8012792 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0xa1e>
  int end = indices[axis];
 8015942:	9bcf      	ldr	r3, [sp, #828]	@ 0x33c
  if (offset) {
 8015944:	f1b8 0f00 	cmp.w	r8, #0
 8015948:	f43e aaf4 	beq.w	8013f34 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x21c0>
 801594c:	f7fe baee 	b.w	8013f2c <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x21b8>
    end += axis_size;
 8015950:	440b      	add	r3, r1
  if (hi < v) return hi;
 8015952:	9119      	str	r1, [sp, #100]	@ 0x64
 8015954:	f7fe bf88 	b.w	8014868 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2af4>
  if (end < 0) {
 8015958:	185b      	adds	r3, r3, r1
  if (hi < v) return hi;
 801595a:	9119      	str	r1, [sp, #100]	@ 0x64
  if (end < 0) {
 801595c:	f57e af58 	bpl.w	8014810 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2a9c>
 8015960:	f7fe bf7d 	b.w	801485e <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x2aea>
  if (hi < v) return hi;
 8015964:	911a      	str	r1, [sp, #104]	@ 0x68
 8015966:	e79b      	b.n	80158a0 <_ZN6tflite12_GLOBAL__N_116StridedSliceEvalEP13TfLiteContextP10TfLiteNode+0x3b2c>

08015968 <_ZN6tflite22Register_STRIDED_SLICEEv>:

}  // namespace

TFLMRegistration Register_STRIDED_SLICE() {
 8015968:	b510      	push	{r4, lr}
  return tflite::micro::RegisterOp(StridedSliceInit, StridedSlicePrepare,
 801596a:	2100      	movs	r1, #0
TFLMRegistration Register_STRIDED_SLICE() {
 801596c:	b082      	sub	sp, #8
 801596e:	4604      	mov	r4, r0
  return tflite::micro::RegisterOp(StridedSliceInit, StridedSlicePrepare,
 8015970:	4b04      	ldr	r3, [pc, #16]	@ (8015984 <_ZN6tflite22Register_STRIDED_SLICEEv+0x1c>)
 8015972:	4a05      	ldr	r2, [pc, #20]	@ (8015988 <_ZN6tflite22Register_STRIDED_SLICEEv+0x20>)
 8015974:	e9cd 1100 	strd	r1, r1, [sp]
 8015978:	4904      	ldr	r1, [pc, #16]	@ (801598c <_ZN6tflite22Register_STRIDED_SLICEEv+0x24>)
 801597a:	f7fa fa19 	bl	800fdb0 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_ESE_>
                                   StridedSliceEval);
}
 801597e:	4620      	mov	r0, r4
 8015980:	b002      	add	sp, #8
 8015982:	bd10      	pop	{r4, pc}
 8015984:	08011d75 	.word	0x08011d75
 8015988:	08015ae5 	.word	0x08015ae5
 801598c:	08015ad5 	.word	0x08015ad5

08015990 <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE>:
// This Op only supports 1-4D cases and since we use the reference 4D
// implementation, the 1-3D tensors are mapped to 4D.
const int kMaxDim = 4;

tflite::StridedSliceParams BuildStridedSliceParams(
    StridedSliceContext* op_context) {
 8015990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015992:	460d      	mov	r5, r1
  tflite::StridedSliceParams op_params{};
 8015994:	2254      	movs	r2, #84	@ 0x54
 8015996:	2100      	movs	r1, #0
    StridedSliceContext* op_context) {
 8015998:	4604      	mov	r4, r0
  tflite::StridedSliceParams op_params{};
 801599a:	f00d fecf 	bl	802373c <memset>
  op_params.start_indices_count = op_context->dims;
 801599e:	69e9      	ldr	r1, [r5, #28]
 80159a0:	b24b      	sxtb	r3, r1
  op_params.stop_indices_count = op_context->dims;
  op_params.strides_count = op_context->dims;

  for (int i = 0; i < op_context->dims; ++i) {
 80159a2:	2900      	cmp	r1, #0
  op_params.start_indices_count = op_context->dims;
 80159a4:	7023      	strb	r3, [r4, #0]
  op_params.stop_indices_count = op_context->dims;
 80159a6:	7623      	strb	r3, [r4, #24]
  op_params.strides_count = op_context->dims;
 80159a8:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  for (int i = 0; i < op_context->dims; ++i) {
 80159ac:	dd2f      	ble.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 80159ae:	696b      	ldr	r3, [r5, #20]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 80159b0:	e9d5 0203 	ldrd	r0, r2, [r5, #12]
 80159b4:	2800      	cmp	r0, #0
 80159b6:	d036      	beq.n	8015a26 <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x96>
 80159b8:	6840      	ldr	r0, [r0, #4]
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 80159ba:	6806      	ldr	r6, [r0, #0]
 80159bc:	6066      	str	r6, [r4, #4]

namespace tflite {

template <typename T>
inline T* GetTensorData(TfLiteTensor* tensor) {
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 80159be:	b102      	cbz	r2, 80159c2 <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x32>
 80159c0:	6852      	ldr	r2, [r2, #4]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 80159c2:	6816      	ldr	r6, [r2, #0]
 80159c4:	61e6      	str	r6, [r4, #28]
 80159c6:	b103      	cbz	r3, 80159ca <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x3a>
 80159c8:	685b      	ldr	r3, [r3, #4]
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 80159ca:	681e      	ldr	r6, [r3, #0]
  for (int i = 0; i < op_context->dims; ++i) {
 80159cc:	2901      	cmp	r1, #1
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 80159ce:	6366      	str	r6, [r4, #52]	@ 0x34
  for (int i = 0; i < op_context->dims; ++i) {
 80159d0:	d01d      	beq.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 80159d2:	6846      	ldr	r6, [r0, #4]
  for (int i = 0; i < op_context->dims; ++i) {
 80159d4:	2902      	cmp	r1, #2
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 80159d6:	60a6      	str	r6, [r4, #8]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 80159d8:	6856      	ldr	r6, [r2, #4]
 80159da:	6226      	str	r6, [r4, #32]
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 80159dc:	685e      	ldr	r6, [r3, #4]
 80159de:	63a6      	str	r6, [r4, #56]	@ 0x38
  for (int i = 0; i < op_context->dims; ++i) {
 80159e0:	d015      	beq.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 80159e2:	6886      	ldr	r6, [r0, #8]
  for (int i = 0; i < op_context->dims; ++i) {
 80159e4:	2903      	cmp	r1, #3
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 80159e6:	60e6      	str	r6, [r4, #12]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 80159e8:	6896      	ldr	r6, [r2, #8]
 80159ea:	6266      	str	r6, [r4, #36]	@ 0x24
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 80159ec:	689e      	ldr	r6, [r3, #8]
 80159ee:	63e6      	str	r6, [r4, #60]	@ 0x3c
  for (int i = 0; i < op_context->dims; ++i) {
 80159f0:	d00d      	beq.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 80159f2:	68c6      	ldr	r6, [r0, #12]
  for (int i = 0; i < op_context->dims; ++i) {
 80159f4:	2904      	cmp	r1, #4
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 80159f6:	6126      	str	r6, [r4, #16]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 80159f8:	68d6      	ldr	r6, [r2, #12]
 80159fa:	62a6      	str	r6, [r4, #40]	@ 0x28
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 80159fc:	68de      	ldr	r6, [r3, #12]
 80159fe:	6426      	str	r6, [r4, #64]	@ 0x40
  for (int i = 0; i < op_context->dims; ++i) {
 8015a00:	d005      	beq.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a02:	6901      	ldr	r1, [r0, #16]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 8015a04:	6912      	ldr	r2, [r2, #16]
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015a06:	691b      	ldr	r3, [r3, #16]
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a08:	6161      	str	r1, [r4, #20]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 8015a0a:	62e2      	str	r2, [r4, #44]	@ 0x2c
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015a0c:	6463      	str	r3, [r4, #68]	@ 0x44
  }

  op_params.begin_mask = op_context->params->begin_mask;
 8015a0e:	682b      	ldr	r3, [r5, #0]
  op_params.ellipsis_mask = 0;
  op_params.end_mask = op_context->params->end_mask;
  op_params.new_axis_mask = 0;
  op_params.shrink_axis_mask = op_context->params->shrink_axis_mask;
  return op_params;
}
 8015a10:	4620      	mov	r0, r4
  op_params.end_mask = op_context->params->end_mask;
 8015a12:	e9d3 1200 	ldrd	r1, r2, [r3]
  op_params.shrink_axis_mask = op_context->params->shrink_axis_mask;
 8015a16:	691b      	ldr	r3, [r3, #16]
  op_params.begin_mask = op_context->params->begin_mask;
 8015a18:	f8a4 1048 	strh.w	r1, [r4, #72]	@ 0x48
  op_params.end_mask = op_context->params->end_mask;
 8015a1c:	f8a4 204c 	strh.w	r2, [r4, #76]	@ 0x4c
  op_params.shrink_axis_mask = op_context->params->shrink_axis_mask;
 8015a20:	f8a4 3050 	strh.w	r3, [r4, #80]	@ 0x50
}
 8015a24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015a26:	b1a2      	cbz	r2, 8015a52 <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0xc2>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a28:	6800      	ldr	r0, [r0, #0]
 8015a2a:	6852      	ldr	r2, [r2, #4]
 8015a2c:	6060      	str	r0, [r4, #4]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 8015a2e:	6810      	ldr	r0, [r2, #0]
 8015a30:	61e0      	str	r0, [r4, #28]
 8015a32:	b103      	cbz	r3, 8015a36 <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0xa6>
 8015a34:	685b      	ldr	r3, [r3, #4]
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015a36:	6818      	ldr	r0, [r3, #0]
  for (int i = 0; i < op_context->dims; ++i) {
 8015a38:	2901      	cmp	r1, #1
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015a3a:	6360      	str	r0, [r4, #52]	@ 0x34
  for (int i = 0; i < op_context->dims; ++i) {
 8015a3c:	d0e7      	beq.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 8015a3e:	6857      	ldr	r7, [r2, #4]
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a40:	2000      	movs	r0, #0
  for (int i = 0; i < op_context->dims; ++i) {
 8015a42:	2902      	cmp	r1, #2
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a44:	6846      	ldr	r6, [r0, #4]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 8015a46:	6227      	str	r7, [r4, #32]
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015a48:	685f      	ldr	r7, [r3, #4]
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a4a:	60a6      	str	r6, [r4, #8]
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015a4c:	63a7      	str	r7, [r4, #56]	@ 0x38
  for (int i = 0; i < op_context->dims; ++i) {
 8015a4e:	d1c8      	bne.n	80159e2 <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x52>
 8015a50:	e7dd      	b.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
 8015a52:	b313      	cbz	r3, 8015a9a <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x10a>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a54:	6810      	ldr	r0, [r2, #0]
  for (int i = 0; i < op_context->dims; ++i) {
 8015a56:	2901      	cmp	r1, #1
 8015a58:	685b      	ldr	r3, [r3, #4]
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a5a:	6060      	str	r0, [r4, #4]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 8015a5c:	61e0      	str	r0, [r4, #28]
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015a5e:	6818      	ldr	r0, [r3, #0]
 8015a60:	6360      	str	r0, [r4, #52]	@ 0x34
  for (int i = 0; i < op_context->dims; ++i) {
 8015a62:	d0d4      	beq.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a64:	6850      	ldr	r0, [r2, #4]
  for (int i = 0; i < op_context->dims; ++i) {
 8015a66:	2902      	cmp	r1, #2
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a68:	60a0      	str	r0, [r4, #8]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 8015a6a:	6220      	str	r0, [r4, #32]
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015a6c:	6858      	ldr	r0, [r3, #4]
 8015a6e:	63a0      	str	r0, [r4, #56]	@ 0x38
  for (int i = 0; i < op_context->dims; ++i) {
 8015a70:	d0cd      	beq.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a72:	6890      	ldr	r0, [r2, #8]
  for (int i = 0; i < op_context->dims; ++i) {
 8015a74:	2903      	cmp	r1, #3
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a76:	60e0      	str	r0, [r4, #12]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 8015a78:	6260      	str	r0, [r4, #36]	@ 0x24
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015a7a:	6898      	ldr	r0, [r3, #8]
 8015a7c:	63e0      	str	r0, [r4, #60]	@ 0x3c
  for (int i = 0; i < op_context->dims; ++i) {
 8015a7e:	d0c6      	beq.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a80:	68d0      	ldr	r0, [r2, #12]
  for (int i = 0; i < op_context->dims; ++i) {
 8015a82:	2904      	cmp	r1, #4
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a84:	6120      	str	r0, [r4, #16]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 8015a86:	62a0      	str	r0, [r4, #40]	@ 0x28
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015a88:	68d8      	ldr	r0, [r3, #12]
 8015a8a:	6420      	str	r0, [r4, #64]	@ 0x40
  for (int i = 0; i < op_context->dims; ++i) {
 8015a8c:	d0bf      	beq.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a8e:	6912      	ldr	r2, [r2, #16]
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015a90:	691b      	ldr	r3, [r3, #16]
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a92:	6162      	str	r2, [r4, #20]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 8015a94:	62e2      	str	r2, [r4, #44]	@ 0x2c
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015a96:	6463      	str	r3, [r4, #68]	@ 0x44
  for (int i = 0; i < op_context->dims; ++i) {
 8015a98:	e7b9      	b.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a9a:	681a      	ldr	r2, [r3, #0]
  for (int i = 0; i < op_context->dims; ++i) {
 8015a9c:	2901      	cmp	r1, #1
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015a9e:	6062      	str	r2, [r4, #4]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 8015aa0:	61e2      	str	r2, [r4, #28]
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015aa2:	6362      	str	r2, [r4, #52]	@ 0x34
  for (int i = 0; i < op_context->dims; ++i) {
 8015aa4:	d0b3      	beq.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015aa6:	685a      	ldr	r2, [r3, #4]
  for (int i = 0; i < op_context->dims; ++i) {
 8015aa8:	2902      	cmp	r1, #2
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015aaa:	60a2      	str	r2, [r4, #8]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 8015aac:	6222      	str	r2, [r4, #32]
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015aae:	63a2      	str	r2, [r4, #56]	@ 0x38
  for (int i = 0; i < op_context->dims; ++i) {
 8015ab0:	d0ad      	beq.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015ab2:	689a      	ldr	r2, [r3, #8]
  for (int i = 0; i < op_context->dims; ++i) {
 8015ab4:	2903      	cmp	r1, #3
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015ab6:	60e2      	str	r2, [r4, #12]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 8015ab8:	6262      	str	r2, [r4, #36]	@ 0x24
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015aba:	63e2      	str	r2, [r4, #60]	@ 0x3c
  for (int i = 0; i < op_context->dims; ++i) {
 8015abc:	d0a7      	beq.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015abe:	68da      	ldr	r2, [r3, #12]
  for (int i = 0; i < op_context->dims; ++i) {
 8015ac0:	2904      	cmp	r1, #4
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015ac2:	6122      	str	r2, [r4, #16]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 8015ac4:	62a2      	str	r2, [r4, #40]	@ 0x28
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015ac6:	6422      	str	r2, [r4, #64]	@ 0x40
  for (int i = 0; i < op_context->dims; ++i) {
 8015ac8:	d0a1      	beq.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 8015aca:	691b      	ldr	r3, [r3, #16]
 8015acc:	6163      	str	r3, [r4, #20]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 8015ace:	62e3      	str	r3, [r4, #44]	@ 0x2c
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8015ad0:	6463      	str	r3, [r4, #68]	@ 0x44
  for (int i = 0; i < op_context->dims; ++i) {
 8015ad2:	e79c      	b.n	8015a0e <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE+0x7e>

08015ad4 <_ZN6tflite16StridedSliceInitEP13TfLiteContextPKcj>:

}  // namespace

void* StridedSliceInit(TfLiteContext* context, const char* buffer,
                       size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8015ad4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8015ad6:	b10b      	cbz	r3, 8015adc <_ZN6tflite16StridedSliceInitEP13TfLiteContextPKcj+0x8>
  return context->AllocatePersistentBuffer(context, sizeof(StridedSliceParams));
 8015ad8:	2154      	movs	r1, #84	@ 0x54
 8015ada:	4718      	bx	r3
                       size_t length) {
 8015adc:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8015ade:	f00c ff43 	bl	8022968 <abort>
 8015ae2:	bf00      	nop

08015ae4 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode>:
}

TfLiteStatus StridedSlicePrepare(TfLiteContext* context, TfLiteNode* node) {
 8015ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TFLITE_DCHECK(node->user_data != nullptr);
 8015ae8:	690b      	ldr	r3, [r1, #16]
TfLiteStatus StridedSlicePrepare(TfLiteContext* context, TfLiteNode* node) {
 8015aea:	b0cb      	sub	sp, #300	@ 0x12c
 8015aec:	9005      	str	r0, [sp, #20]
  TFLITE_DCHECK(node->user_data != nullptr);
 8015aee:	2b00      	cmp	r3, #0
 8015af0:	f000 812c 	beq.w	8015d4c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x268>
  return node->inputs == nullptr ? 0 : node->inputs->size;
 8015af4:	680a      	ldr	r2, [r1, #0]
 8015af6:	460e      	mov	r6, r1
 8015af8:	b112      	cbz	r2, 8015b00 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x1c>
 8015afa:	6812      	ldr	r2, [r2, #0]
  StridedSliceParams* op_params =
      static_cast<StridedSliceParams*>(node->user_data);
  TF_LITE_ENSURE_EQ(context, NumInputs(node), 4);
 8015afc:	2a04      	cmp	r2, #4
 8015afe:	d011      	beq.n	8015b24 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x40>
 8015b00:	2304      	movs	r3, #4
 8015b02:	6945      	ldr	r5, [r0, #20]
 8015b04:	49a5      	ldr	r1, [pc, #660]	@ (8015d9c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2b8>)
 8015b06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015b0a:	4aa5      	ldr	r2, [pc, #660]	@ (8015da0 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2bc>)
 8015b0c:	238b      	movs	r3, #139	@ 0x8b
 8015b0e:	f04f 0801 	mov.w	r8, #1
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 8015b12:	e9cd 2100 	strd	r2, r1, [sp]
 8015b16:	4aa3      	ldr	r2, [pc, #652]	@ (8015da4 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2c0>)
 8015b18:	49a3      	ldr	r1, [pc, #652]	@ (8015da8 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2c4>)
 8015b1a:	47a8      	blx	r5
  TF_LITE_ENSURE_MSG(context, op_context.dims <= kMaxDim,
                     "input dim should not exceed 4");
  auto params = BuildStridedSliceParams(&op_context);
  memcpy(op_params, &params, sizeof(StridedSliceParams));
  return CheckOutputSize(context, &op_context);
}
 8015b1c:	4640      	mov	r0, r8
 8015b1e:	b04b      	add	sp, #300	@ 0x12c
 8015b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return node->outputs == nullptr ? 0 : node->outputs->size;
 8015b24:	684a      	ldr	r2, [r1, #4]
 8015b26:	2a00      	cmp	r2, #0
 8015b28:	d05b      	beq.n	8015be2 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0xfe>
 8015b2a:	f8d2 8000 	ldr.w	r8, [r2]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 8015b2e:	f1b8 0f01 	cmp.w	r8, #1
 8015b32:	d007      	beq.n	8015b44 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x60>
 8015b34:	6945      	ldr	r5, [r0, #20]
 8015b36:	2301      	movs	r3, #1
 8015b38:	499c      	ldr	r1, [pc, #624]	@ (8015dac <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
 8015b3a:	4a9d      	ldr	r2, [pc, #628]	@ (8015db0 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
 8015b3c:	e9cd 8302 	strd	r8, r3, [sp, #8]
 8015b40:	238c      	movs	r3, #140	@ 0x8c
 8015b42:	e7e4      	b.n	8015b0e <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2a>
 8015b44:	68c5      	ldr	r5, [r0, #12]
        micro_context->AllocateTempInputTensor(node, kStridedSliceInputTensor);
 8015b46:	2200      	movs	r2, #0
    params = reinterpret_cast<TfLiteStridedSliceParams*>(node->builtin_data);
 8015b48:	694f      	ldr	r7, [r1, #20]
        micro_context->AllocateTempInputTensor(node, kStridedSliceInputTensor);
 8015b4a:	4628      	mov	r0, r5
 8015b4c:	9306      	str	r3, [sp, #24]
    micro_context = GetMicroContext(context);
 8015b4e:	9519      	str	r5, [sp, #100]	@ 0x64
    params = reinterpret_cast<TfLiteStridedSliceParams*>(node->builtin_data);
 8015b50:	9718      	str	r7, [sp, #96]	@ 0x60
        micro_context->AllocateTempInputTensor(node, kStridedSliceInputTensor);
 8015b52:	f7f8 fb95 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
        micro_context->AllocateTempInputTensor(node, kStridedSliceBeginTensor);
 8015b56:	4631      	mov	r1, r6
        micro_context->AllocateTempInputTensor(node, kStridedSliceInputTensor);
 8015b58:	4681      	mov	r9, r0
        micro_context->AllocateTempInputTensor(node, kStridedSliceBeginTensor);
 8015b5a:	4642      	mov	r2, r8
    input =
 8015b5c:	901a      	str	r0, [sp, #104]	@ 0x68
        micro_context->AllocateTempInputTensor(node, kStridedSliceBeginTensor);
 8015b5e:	4628      	mov	r0, r5
 8015b60:	f7f8 fb8e 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
    end = micro_context->AllocateTempInputTensor(node, kStridedSliceEndTensor);
 8015b64:	4631      	mov	r1, r6
 8015b66:	2202      	movs	r2, #2
        micro_context->AllocateTempInputTensor(node, kStridedSliceBeginTensor);
 8015b68:	900a      	str	r0, [sp, #40]	@ 0x28
    begin =
 8015b6a:	901b      	str	r0, [sp, #108]	@ 0x6c
    end = micro_context->AllocateTempInputTensor(node, kStridedSliceEndTensor);
 8015b6c:	4628      	mov	r0, r5
 8015b6e:	f7f8 fb87 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
    strides = micro_context->AllocateTempInputTensor(
 8015b72:	4631      	mov	r1, r6
 8015b74:	2203      	movs	r2, #3
    end = micro_context->AllocateTempInputTensor(node, kStridedSliceEndTensor);
 8015b76:	900b      	str	r0, [sp, #44]	@ 0x2c
 8015b78:	901c      	str	r0, [sp, #112]	@ 0x70
    strides = micro_context->AllocateTempInputTensor(
 8015b7a:	4628      	mov	r0, r5
 8015b7c:	f7f8 fb80 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
    output = micro_context->AllocateTempOutputTensor(node,
 8015b80:	4631      	mov	r1, r6
 8015b82:	2200      	movs	r2, #0
    strides = micro_context->AllocateTempInputTensor(
 8015b84:	901d      	str	r0, [sp, #116]	@ 0x74
 8015b86:	4606      	mov	r6, r0
    output = micro_context->AllocateTempOutputTensor(node,
 8015b88:	4628      	mov	r0, r5
 8015b8a:	f7f8 fb89 	bl	800e2a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
inline int NumDimensions(const TfLiteTensor* t) { return t->dims->size; }
 8015b8e:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8015b92:	4604      	mov	r4, r0
  TF_LITE_ENSURE_MSG(context, op_context.dims <= kMaxDim,
 8015b94:	9b06      	ldr	r3, [sp, #24]
 8015b96:	f8d2 b000 	ldr.w	fp, [r2]
    output = micro_context->AllocateTempOutputTensor(node,
 8015b9a:	901e      	str	r0, [sp, #120]	@ 0x78
  TF_LITE_ENSURE_MSG(context, op_context.dims <= kMaxDim,
 8015b9c:	f1bb 0f04 	cmp.w	fp, #4
    dims = NumDimensions(input);
 8015ba0:	f8cd b07c 	str.w	fp, [sp, #124]	@ 0x7c
  TF_LITE_ENSURE_MSG(context, op_context.dims <= kMaxDim,
 8015ba4:	dd20      	ble.n	8015be8 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x104>
 8015ba6:	9805      	ldr	r0, [sp, #20]
 8015ba8:	4982      	ldr	r1, [pc, #520]	@ (8015db4 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2d0>)
 8015baa:	6943      	ldr	r3, [r0, #20]
 8015bac:	4798      	blx	r3
    micro_context->DeallocateTempTfLiteTensor(input);
 8015bae:	682b      	ldr	r3, [r5, #0]
 8015bb0:	4649      	mov	r1, r9
 8015bb2:	4628      	mov	r0, r5
 8015bb4:	699b      	ldr	r3, [r3, #24]
 8015bb6:	4798      	blx	r3
    micro_context->DeallocateTempTfLiteTensor(begin);
 8015bb8:	682b      	ldr	r3, [r5, #0]
 8015bba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8015bbc:	4628      	mov	r0, r5
 8015bbe:	699b      	ldr	r3, [r3, #24]
 8015bc0:	4798      	blx	r3
    micro_context->DeallocateTempTfLiteTensor(end);
 8015bc2:	682b      	ldr	r3, [r5, #0]
 8015bc4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8015bc6:	4628      	mov	r0, r5
 8015bc8:	699b      	ldr	r3, [r3, #24]
 8015bca:	4798      	blx	r3
    micro_context->DeallocateTempTfLiteTensor(strides);
 8015bcc:	682b      	ldr	r3, [r5, #0]
 8015bce:	4631      	mov	r1, r6
 8015bd0:	4628      	mov	r0, r5
 8015bd2:	699b      	ldr	r3, [r3, #24]
 8015bd4:	4798      	blx	r3
    micro_context->DeallocateTempTfLiteTensor(output);
 8015bd6:	682b      	ldr	r3, [r5, #0]
 8015bd8:	4621      	mov	r1, r4
 8015bda:	4628      	mov	r0, r5
 8015bdc:	699b      	ldr	r3, [r3, #24]
 8015bde:	4798      	blx	r3
  }
 8015be0:	e79c      	b.n	8015b1c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x38>
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 8015be2:	6945      	ldr	r5, [r0, #20]
  return node->outputs == nullptr ? 0 : node->outputs->size;
 8015be4:	4690      	mov	r8, r2
 8015be6:	e7a6      	b.n	8015b36 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x52>
  auto params = BuildStridedSliceParams(&op_context);
 8015be8:	a820      	add	r0, sp, #128	@ 0x80
 8015bea:	a918      	add	r1, sp, #96	@ 0x60
 8015bec:	9306      	str	r3, [sp, #24]
 8015bee:	f7ff fecf 	bl	8015990 <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE>
  memcpy(op_params, &params, sizeof(StridedSliceParams));
 8015bf2:	9b06      	ldr	r3, [sp, #24]
 8015bf4:	2254      	movs	r2, #84	@ 0x54
 8015bf6:	a920      	add	r1, sp, #128	@ 0x80
 8015bf8:	4618      	mov	r0, r3
 8015bfa:	f00d fe2a 	bl	8023852 <memcpy>
  TfLiteIntArray* output_shape = op_context->output->dims;
 8015bfe:	68a3      	ldr	r3, [r4, #8]
  auto op_params = BuildStridedSliceParams(op_context);
 8015c00:	a918      	add	r1, sp, #96	@ 0x60
 8015c02:	a835      	add	r0, sp, #212	@ 0xd4
  TfLiteIntArray* output_shape = op_context->output->dims;
 8015c04:	9308      	str	r3, [sp, #32]
  auto op_params = BuildStridedSliceParams(op_context);
 8015c06:	f7ff fec3 	bl	8015990 <_ZN6tflite12_GLOBAL__N_123BuildStridedSliceParamsEPNS0_19StridedSliceContextE>
  auto input_shape = GetTensorShape(op_context->input);
 8015c0a:	4649      	mov	r1, r9
 8015c0c:	a811      	add	r0, sp, #68	@ 0x44
 8015c0e:	f7f6 f8e7 	bl	800bde0 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  for (int idx = 0; idx < op_context->dims; ++idx) {
 8015c12:	f1bb 0f00 	cmp.w	fp, #0
 8015c16:	f340 8181 	ble.w	8015f1c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x438>
    TFLITE_DCHECK_LT(i, size_);
 8015c1a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015c1c:	461a      	mov	r2, r3
  }
  // Begin with the specified index.
  int start = start_indices[axis];

  // begin_mask override
  if (begin_mask & 1 << axis) {
 8015c1e:	f8bd 311c 	ldrh.w	r3, [sp, #284]	@ 0x11c
 8015c22:	9306      	str	r3, [sp, #24]
// size 4, this function would return 4 as the stop, because it is one past the
// "real" indices of 0, 1, 2 & 3.
inline int StopForAxis(const tflite::StridedSliceParams& params,
                       const RuntimeShape& input_shape, int axis,
                       int start_for_axis) {
  const auto end_mask = params.end_mask;
 8015c24:	f8bd 3120 	ldrh.w	r3, [sp, #288]	@ 0x120
 8015c28:	9309      	str	r3, [sp, #36]	@ 0x24
  const auto shrink_axis_mask = params.shrink_axis_mask;
 8015c2a:	f8bd 3124 	ldrh.w	r3, [sp, #292]	@ 0x124
 8015c2e:	9307      	str	r3, [sp, #28]
 8015c30:	2e00      	cmp	r6, #0
 8015c32:	f000 80d8 	beq.w	8015de6 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x302>
  int shape_size = 0;
 8015c36:	f04f 0800 	mov.w	r8, #0
 8015c3a:	f10d 0c44 	add.w	ip, sp, #68	@ 0x44
 8015c3e:	a935      	add	r1, sp, #212	@ 0xd4
 8015c40:	f8d6 a004 	ldr.w	sl, [r6, #4]
  for (int idx = 0; idx < op_context->dims; ++idx) {
 8015c44:	4643      	mov	r3, r8
 8015c46:	4696      	mov	lr, r2
 8015c48:	e9cd 590c 	strd	r5, r9, [sp, #48]	@ 0x30
 8015c4c:	e9cd 640e 	strd	r6, r4, [sp, #56]	@ 0x38
 8015c50:	e043      	b.n	8015cda <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x1f6>
  if (begin_mask & 1 << axis) {
 8015c52:	9806      	ldr	r0, [sp, #24]
  int start = start_indices[axis];
 8015c54:	684e      	ldr	r6, [r1, #4]
  if (begin_mask & 1 << axis) {
 8015c56:	fa40 f503 	asr.w	r5, r0, r3
    if (strides[axis] > 0) {
 8015c5a:	6b48      	ldr	r0, [r1, #52]	@ 0x34
  if (begin_mask & 1 << axis) {
 8015c5c:	07ed      	lsls	r5, r5, #31
 8015c5e:	d547      	bpl.n	8015cf0 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x20c>
    if (strides[axis] > 0) {
 8015c60:	2800      	cmp	r0, #0
 8015c62:	dd70      	ble.n	8015d46 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x262>
    start += axis_size;
 8015c64:	f102 4600 	add.w	r6, r2, #2147483648	@ 0x80000000
  TFLITE_DCHECK(!(hi < lo));
 8015c68:	2a00      	cmp	r2, #0
 8015c6a:	db6f      	blt.n	8015d4c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x268>
  if (v < lo) return lo;
 8015c6c:	ea26 75e6 	bic.w	r5, r6, r6, asr #31
  if (axis_size == 0) {
    return 0;
  }

  // Begin with the specified index
  const bool shrink_axis = shrink_axis_mask & (1 << axis);
 8015c70:	9e07      	ldr	r6, [sp, #28]
 8015c72:	411e      	asrs	r6, r3

  // When shrinking an axis, the end position does not matter (and can be
  // incorrect when negative indexing is used, see Issue #19260). Always use
  // start_for_axis + 1 to generate a length 1 slice, since start_for_axis has
  // already been adjusted for negative indices.
  if (shrink_axis) {
 8015c74:	07f6      	lsls	r6, r6, #31
 8015c76:	d445      	bmi.n	8015d04 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x220>
    return start_for_axis + 1;
  }

  // end_mask override
  if (end_mask & (1 << axis)) {
 8015c78:	9e09      	ldr	r6, [sp, #36]	@ 0x24
  int stop = stop_indices[axis];
 8015c7a:	f8d1 901c 	ldr.w	r9, [r1, #28]
  if (end_mask & (1 << axis)) {
 8015c7e:	411e      	asrs	r6, r3
 8015c80:	07f6      	lsls	r6, r6, #31
 8015c82:	d541      	bpl.n	8015d08 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x224>
    if (strides[axis] > 0) {
 8015c84:	2800      	cmp	r0, #0
 8015c86:	dd63      	ble.n	8015d50 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x26c>
  TFLITE_DCHECK(!(hi < lo));
 8015c88:	2a00      	cmp	r2, #0
 8015c8a:	db5f      	blt.n	8015d4c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x268>
      // Forward iteration - use the last element. These values will get
      // clamped below
      stop = std::numeric_limits<int>::max();
 8015c8c:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
  if (hi < v) return hi;
 8015c90:	4591      	cmp	r9, r2
 8015c92:	dd55      	ble.n	8015d40 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x25c>
    const bool shrink_axis = op_context->params->shrink_axis_mask & (1 << idx);
 8015c94:	6938      	ldr	r0, [r7, #16]
 8015c96:	4118      	asrs	r0, r3
    if (shrink_axis) {
 8015c98:	07c0      	lsls	r0, r0, #31
 8015c9a:	d41a      	bmi.n	8015cd2 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x1ee>
    int32_t dim_shape = std::ceil((end - begin) / static_cast<float>(stride));
 8015c9c:	1b52      	subs	r2, r2, r5
 8015c9e:	ee07 4a90 	vmov	s15, r4
      TF_LITE_ENSURE_EQ(context, output_shape->data[shape_size], dim_shape);
 8015ca2:	9808      	ldr	r0, [sp, #32]
    int32_t dim_shape = std::ceil((end - begin) / static_cast<float>(stride));
 8015ca4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8015ca8:	ee07 2a90 	vmov	s15, r2
      TF_LITE_ENSURE_EQ(context, output_shape->data[shape_size], dim_shape);
 8015cac:	eb00 0088 	add.w	r0, r0, r8, lsl #2
    int32_t dim_shape = std::ceil((end - begin) / static_cast<float>(stride));
 8015cb0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      TF_LITE_ENSURE_EQ(context, output_shape->data[shape_size], dim_shape);
 8015cb4:	6840      	ldr	r0, [r0, #4]
    int32_t dim_shape = std::ceil((end - begin) / static_cast<float>(stride));
 8015cb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
  { return __builtin_ceilf(__x); }
 8015cba:	fefa 7a67 	vrintp.f32	s15, s15
 8015cbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8015cc2:	ee17 2a90 	vmov	r2, s15
    dim_shape = dim_shape < 0 ? 0 : dim_shape;
 8015cc6:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
      TF_LITE_ENSURE_EQ(context, output_shape->data[shape_size], dim_shape);
 8015cca:	4282      	cmp	r2, r0
 8015ccc:	d17a      	bne.n	8015dc4 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2e0>
      shape_size++;
 8015cce:	f108 0801 	add.w	r8, r8, #1
  for (int idx = 0; idx < op_context->dims; ++idx) {
 8015cd2:	3301      	adds	r3, #1
 8015cd4:	3104      	adds	r1, #4
 8015cd6:	459b      	cmp	fp, r3
 8015cd8:	d048      	beq.n	8015d6c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x288>
    int32_t stride = GetTensorData<int32_t>(op_context->strides)[idx];
 8015cda:	f85a 4023 	ldr.w	r4, [sl, r3, lsl #2]
    TF_LITE_ENSURE_MSG(context, stride != 0, "stride value has to be non-zero");
 8015cde:	b3d4      	cbz	r4, 8015d56 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x272>
 8015ce0:	4573      	cmp	r3, lr
 8015ce2:	da33      	bge.n	8015d4c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x268>
    return dims_[i];
 8015ce4:	f85c 2f04 	ldr.w	r2, [ip, #4]!
  if (axis_size == 0) {
 8015ce8:	2a00      	cmp	r2, #0
 8015cea:	d1b2      	bne.n	8015c52 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x16e>
    return 0;
 8015cec:	4615      	mov	r5, r2
 8015cee:	e7d1      	b.n	8015c94 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x1b0>
  if (start < 0) {
 8015cf0:	2e00      	cmp	r6, #0
 8015cf2:	db14      	blt.n	8015d1e <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x23a>
  if (strides[axis] > 0) {
 8015cf4:	2800      	cmp	r0, #0
 8015cf6:	dd15      	ble.n	8015d24 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x240>
  TFLITE_DCHECK(!(hi < lo));
 8015cf8:	2a00      	cmp	r2, #0
 8015cfa:	db27      	blt.n	8015d4c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x268>
  if (hi < v) return hi;
 8015cfc:	42b2      	cmp	r2, r6
 8015cfe:	dab5      	bge.n	8015c6c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x188>
 8015d00:	4615      	mov	r5, r2
 8015d02:	e7b5      	b.n	8015c70 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x18c>
    return start_for_axis + 1;
 8015d04:	1c6a      	adds	r2, r5, #1
 8015d06:	e7c5      	b.n	8015c94 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x1b0>
      stop = std::numeric_limits<int>::lowest();
    }
  }

  // Handle negative indices
  if (stop < 0) {
 8015d08:	f1b9 0f00 	cmp.w	r9, #0
 8015d0c:	db13      	blt.n	8015d36 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x252>
  }

  // Clamping
  // Because the end index points one past the last element, we need slightly
  // different clamping ranges depending on the direction.
  if (strides[axis] > 0) {
 8015d0e:	2800      	cmp	r0, #0
 8015d10:	dcbe      	bgt.n	8015c90 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x1ac>
    // Forward iteration
    stop = Clamp(stop, 0, axis_size);
  } else {
    // Backward iteration
    stop = Clamp(stop, -1, axis_size - 1);
 8015d12:	3a01      	subs	r2, #1
  if (hi < v) return hi;
 8015d14:	454a      	cmp	r2, r9
 8015d16:	dbbd      	blt.n	8015c94 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x1b0>
  if (v < lo) return lo;
 8015d18:	ea49 72e9 	orr.w	r2, r9, r9, asr #31
 8015d1c:	e7ba      	b.n	8015c94 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x1b0>
  if (strides[axis] > 0) {
 8015d1e:	2800      	cmp	r0, #0
    start += axis_size;
 8015d20:	4416      	add	r6, r2
  if (strides[axis] > 0) {
 8015d22:	dca1      	bgt.n	8015c68 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x184>
    start = Clamp(start, -1, axis_size - 1);
 8015d24:	1e55      	subs	r5, r2, #1
  TFLITE_DCHECK(!(hi < lo));
 8015d26:	f1b5 3fff 	cmp.w	r5, #4294967295
 8015d2a:	db0f      	blt.n	8015d4c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x268>
  if (hi < v) return hi;
 8015d2c:	42ae      	cmp	r6, r5
 8015d2e:	dc9f      	bgt.n	8015c70 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x18c>
  if (v < lo) return lo;
 8015d30:	ea46 75e6 	orr.w	r5, r6, r6, asr #31
  if (axis_size == 0) {
 8015d34:	e79c      	b.n	8015c70 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x18c>
  if (strides[axis] > 0) {
 8015d36:	2800      	cmp	r0, #0
    stop += axis_size;
 8015d38:	4491      	add	r9, r2
  if (strides[axis] > 0) {
 8015d3a:	ddea      	ble.n	8015d12 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x22e>
  TFLITE_DCHECK(!(hi < lo));
 8015d3c:	2a00      	cmp	r2, #0
 8015d3e:	db05      	blt.n	8015d4c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x268>
  if (v < lo) return lo;
 8015d40:	ea29 72e9 	bic.w	r2, r9, r9, asr #31
 8015d44:	e7a6      	b.n	8015c94 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x1b0>
    start = Clamp(start, -1, axis_size - 1);
 8015d46:	1e55      	subs	r5, r2, #1
  TFLITE_DCHECK(!(hi < lo));
 8015d48:	1c6e      	adds	r6, r5, #1
 8015d4a:	da91      	bge.n	8015c70 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x18c>
  TFLITE_DCHECK(node->user_data != nullptr);
 8015d4c:	f00c fe0c 	bl	8022968 <abort>
    stop += axis_size;
 8015d50:	f102 4900 	add.w	r9, r2, #2147483648	@ 0x80000000
  if (strides[axis] > 0) {
 8015d54:	e7dd      	b.n	8015d12 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x22e>
    TF_LITE_ENSURE_MSG(context, stride != 0, "stride value has to be non-zero");
 8015d56:	9805      	ldr	r0, [sp, #20]
 8015d58:	4917      	ldr	r1, [pc, #92]	@ (8015db8 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2d4>)
 8015d5a:	6943      	ldr	r3, [r0, #20]
 8015d5c:	e9dd 590c 	ldrd	r5, r9, [sp, #48]	@ 0x30
 8015d60:	e9dd 640e 	ldrd	r6, r4, [sp, #56]	@ 0x38
 8015d64:	4798      	blx	r3
 8015d66:	f04f 0801 	mov.w	r8, #1
 8015d6a:	e720      	b.n	8015bae <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0xca>
 8015d6c:	e9dd 590c 	ldrd	r5, r9, [sp, #48]	@ 0x30
 8015d70:	e9dd 640e 	ldrd	r6, r4, [sp, #56]	@ 0x38
  TF_LITE_ENSURE_EQ(context, output_shape->size, shape_size);
 8015d74:	9b08      	ldr	r3, [sp, #32]
 8015d76:	681b      	ldr	r3, [r3, #0]
 8015d78:	4598      	cmp	r8, r3
 8015d7a:	d00c      	beq.n	8015d96 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2b2>
 8015d7c:	9805      	ldr	r0, [sp, #20]
 8015d7e:	4a09      	ldr	r2, [pc, #36]	@ (8015da4 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2c0>)
 8015d80:	4909      	ldr	r1, [pc, #36]	@ (8015da8 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2c4>)
 8015d82:	e9cd 3802 	strd	r3, r8, [sp, #8]
 8015d86:	4b0d      	ldr	r3, [pc, #52]	@ (8015dbc <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2d8>)
 8015d88:	9301      	str	r3, [sp, #4]
 8015d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8015dc0 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2dc>)
 8015d8c:	9300      	str	r3, [sp, #0]
 8015d8e:	237b      	movs	r3, #123	@ 0x7b
 8015d90:	6947      	ldr	r7, [r0, #20]
 8015d92:	47b8      	blx	r7
 8015d94:	e7e7      	b.n	8015d66 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x282>
  return kTfLiteOk;
 8015d96:	f04f 0800 	mov.w	r8, #0
  return CheckOutputSize(context, &op_context);
 8015d9a:	e708      	b.n	8015bae <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0xca>
 8015d9c:	080260f4 	.word	0x080260f4
 8015da0:	08027f60 	.word	0x08027f60
 8015da4:	08028674 	.word	0x08028674
 8015da8:	08026310 	.word	0x08026310
 8015dac:	080282b4 	.word	0x080282b4
 8015db0:	08027f70 	.word	0x08027f70
 8015db4:	080286b4 	.word	0x080286b4
 8015db8:	08028710 	.word	0x08028710
 8015dbc:	0802879c 	.word	0x0802879c
 8015dc0:	080287a8 	.word	0x080287a8
      TF_LITE_ENSURE_EQ(context, output_shape->data[shape_size], dim_shape);
 8015dc4:	4b57      	ldr	r3, [pc, #348]	@ (8015f24 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x440>)
 8015dc6:	4958      	ldr	r1, [pc, #352]	@ (8015f28 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x444>)
 8015dc8:	9301      	str	r3, [sp, #4]
 8015dca:	4b58      	ldr	r3, [pc, #352]	@ (8015f2c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x448>)
 8015dcc:	e9cd 0202 	strd	r0, r2, [sp, #8]
 8015dd0:	9805      	ldr	r0, [sp, #20]
 8015dd2:	9300      	str	r3, [sp, #0]
 8015dd4:	2377      	movs	r3, #119	@ 0x77
 8015dd6:	6947      	ldr	r7, [r0, #20]
 8015dd8:	4a55      	ldr	r2, [pc, #340]	@ (8015f30 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x44c>)
 8015dda:	e9dd 590c 	ldrd	r5, r9, [sp, #48]	@ 0x30
 8015dde:	e9dd 640e 	ldrd	r6, r4, [sp, #56]	@ 0x38
 8015de2:	47b8      	blx	r7
 8015de4:	e7bf      	b.n	8015d66 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x282>
 8015de6:	469e      	mov	lr, r3
 8015de8:	f10d 0ad4 	add.w	sl, sp, #212	@ 0xd4
  const auto shrink_axis_mask = params.shrink_axis_mask;
 8015dec:	4643      	mov	r3, r8
 8015dee:	4694      	mov	ip, r2
  int shape_size = 0;
 8015df0:	46b0      	mov	r8, r6
 8015df2:	e9cd 590c 	strd	r5, r9, [sp, #48]	@ 0x30
 8015df6:	e9cd 640e 	strd	r6, r4, [sp, #56]	@ 0x38
 8015dfa:	e049      	b.n	8015e90 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x3ac>
  if (begin_mask & 1 << axis) {
 8015dfc:	9806      	ldr	r0, [sp, #24]
  int start = start_indices[axis];
 8015dfe:	f8da 6004 	ldr.w	r6, [sl, #4]
  if (begin_mask & 1 << axis) {
 8015e02:	fa40 f501 	asr.w	r5, r0, r1
    if (strides[axis] > 0) {
 8015e06:	f8da 0034 	ldr.w	r0, [sl, #52]	@ 0x34
  if (begin_mask & 1 << axis) {
 8015e0a:	07ed      	lsls	r5, r5, #31
 8015e0c:	d551      	bpl.n	8015eb2 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x3ce>
    if (strides[axis] > 0) {
 8015e0e:	2800      	cmp	r0, #0
 8015e10:	dd7d      	ble.n	8015f0e <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x42a>
    start += axis_size;
 8015e12:	f102 4600 	add.w	r6, r2, #2147483648	@ 0x80000000
  TFLITE_DCHECK(!(hi < lo));
 8015e16:	2a00      	cmp	r2, #0
 8015e18:	db98      	blt.n	8015d4c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x268>
  if (v < lo) return lo;
 8015e1a:	ea26 75e6 	bic.w	r5, r6, r6, asr #31
  const bool shrink_axis = shrink_axis_mask & (1 << axis);
 8015e1e:	fa4e f601 	asr.w	r6, lr, r1
  if (shrink_axis) {
 8015e22:	07f6      	lsls	r6, r6, #31
 8015e24:	d450      	bmi.n	8015ec8 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x3e4>
  if (end_mask & (1 << axis)) {
 8015e26:	9e09      	ldr	r6, [sp, #36]	@ 0x24
  int stop = stop_indices[axis];
 8015e28:	f8da 901c 	ldr.w	r9, [sl, #28]
  if (end_mask & (1 << axis)) {
 8015e2c:	410e      	asrs	r6, r1
 8015e2e:	07f6      	lsls	r6, r6, #31
 8015e30:	d54c      	bpl.n	8015ecc <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x3e8>
    if (strides[axis] > 0) {
 8015e32:	2800      	cmp	r0, #0
 8015e34:	dd6f      	ble.n	8015f16 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x432>
  TFLITE_DCHECK(!(hi < lo));
 8015e36:	2a00      	cmp	r2, #0
 8015e38:	db88      	blt.n	8015d4c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x268>
      stop = std::numeric_limits<int>::max();
 8015e3a:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
  if (hi < v) return hi;
 8015e3e:	4591      	cmp	r9, r2
 8015e40:	dd62      	ble.n	8015f08 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x424>
    const bool shrink_axis = op_context->params->shrink_axis_mask & (1 << idx);
 8015e42:	6938      	ldr	r0, [r7, #16]
 8015e44:	4108      	asrs	r0, r1
    if (shrink_axis) {
 8015e46:	07c6      	lsls	r6, r0, #31
 8015e48:	d41a      	bmi.n	8015e80 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x39c>
    int32_t dim_shape = std::ceil((end - begin) / static_cast<float>(stride));
 8015e4a:	1b52      	subs	r2, r2, r5
 8015e4c:	ee07 4a90 	vmov	s15, r4
      TF_LITE_ENSURE_EQ(context, output_shape->data[shape_size], dim_shape);
 8015e50:	9908      	ldr	r1, [sp, #32]
    int32_t dim_shape = std::ceil((end - begin) / static_cast<float>(stride));
 8015e52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8015e56:	ee07 2a90 	vmov	s15, r2
      TF_LITE_ENSURE_EQ(context, output_shape->data[shape_size], dim_shape);
 8015e5a:	eb01 0188 	add.w	r1, r1, r8, lsl #2
    int32_t dim_shape = std::ceil((end - begin) / static_cast<float>(stride));
 8015e5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
      TF_LITE_ENSURE_EQ(context, output_shape->data[shape_size], dim_shape);
 8015e62:	6848      	ldr	r0, [r1, #4]
    int32_t dim_shape = std::ceil((end - begin) / static_cast<float>(stride));
 8015e64:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8015e68:	fefa 7a66 	vrintp.f32	s15, s13
 8015e6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8015e70:	ee17 2a90 	vmov	r2, s15
    dim_shape = dim_shape < 0 ? 0 : dim_shape;
 8015e74:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
      TF_LITE_ENSURE_EQ(context, output_shape->data[shape_size], dim_shape);
 8015e78:	4290      	cmp	r0, r2
 8015e7a:	d1a3      	bne.n	8015dc4 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x2e0>
      shape_size++;
 8015e7c:	f108 0801 	add.w	r8, r8, #1
  for (int idx = 0; idx < op_context->dims; ++idx) {
 8015e80:	459b      	cmp	fp, r3
 8015e82:	f10a 0a04 	add.w	sl, sl, #4
 8015e86:	f103 0201 	add.w	r2, r3, #1
 8015e8a:	f43f af6f 	beq.w	8015d6c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x288>
 8015e8e:	4613      	mov	r3, r2
    int32_t stride = GetTensorData<int32_t>(op_context->strides)[idx];
 8015e90:	009a      	lsls	r2, r3, #2
 8015e92:	1e59      	subs	r1, r3, #1
 8015e94:	f852 4c04 	ldr.w	r4, [r2, #-4]
    TF_LITE_ENSURE_MSG(context, stride != 0, "stride value has to be non-zero");
 8015e98:	2c00      	cmp	r4, #0
 8015e9a:	f43f af5c 	beq.w	8015d56 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x272>
    TFLITE_DCHECK_LT(i, size_);
 8015e9e:	458c      	cmp	ip, r1
 8015ea0:	f77f af54 	ble.w	8015d4c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x268>
    return dims_[i];
 8015ea4:	aa11      	add	r2, sp, #68	@ 0x44
 8015ea6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  if (axis_size == 0) {
 8015eaa:	2a00      	cmp	r2, #0
 8015eac:	d1a6      	bne.n	8015dfc <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x318>
    return 0;
 8015eae:	4615      	mov	r5, r2
 8015eb0:	e7c7      	b.n	8015e42 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x35e>
  if (start < 0) {
 8015eb2:	2e00      	cmp	r6, #0
 8015eb4:	db15      	blt.n	8015ee2 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x3fe>
  if (strides[axis] > 0) {
 8015eb6:	2800      	cmp	r0, #0
 8015eb8:	dd16      	ble.n	8015ee8 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x404>
  TFLITE_DCHECK(!(hi < lo));
 8015eba:	2a00      	cmp	r2, #0
 8015ebc:	f6ff af46 	blt.w	8015d4c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x268>
  if (hi < v) return hi;
 8015ec0:	4296      	cmp	r6, r2
 8015ec2:	ddaa      	ble.n	8015e1a <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x336>
 8015ec4:	4615      	mov	r5, r2
 8015ec6:	e7aa      	b.n	8015e1e <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x33a>
    return start_for_axis + 1;
 8015ec8:	1c6a      	adds	r2, r5, #1
 8015eca:	e7ba      	b.n	8015e42 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x35e>
  if (stop < 0) {
 8015ecc:	f1b9 0f00 	cmp.w	r9, #0
 8015ed0:	db14      	blt.n	8015efc <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x418>
  if (strides[axis] > 0) {
 8015ed2:	2800      	cmp	r0, #0
 8015ed4:	dcb3      	bgt.n	8015e3e <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x35a>
    stop = Clamp(stop, -1, axis_size - 1);
 8015ed6:	3a01      	subs	r2, #1
  if (hi < v) return hi;
 8015ed8:	454a      	cmp	r2, r9
 8015eda:	dbb2      	blt.n	8015e42 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x35e>
  if (v < lo) return lo;
 8015edc:	ea49 72e9 	orr.w	r2, r9, r9, asr #31
 8015ee0:	e7af      	b.n	8015e42 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x35e>
  if (strides[axis] > 0) {
 8015ee2:	2800      	cmp	r0, #0
    start += axis_size;
 8015ee4:	4416      	add	r6, r2
  if (strides[axis] > 0) {
 8015ee6:	dc96      	bgt.n	8015e16 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x332>
    start = Clamp(start, -1, axis_size - 1);
 8015ee8:	1e55      	subs	r5, r2, #1
  TFLITE_DCHECK(!(hi < lo));
 8015eea:	f1b5 3fff 	cmp.w	r5, #4294967295
 8015eee:	f6ff af2d 	blt.w	8015d4c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x268>
  if (hi < v) return hi;
 8015ef2:	42b5      	cmp	r5, r6
 8015ef4:	db93      	blt.n	8015e1e <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x33a>
  if (v < lo) return lo;
 8015ef6:	ea46 75e6 	orr.w	r5, r6, r6, asr #31
  if (axis_size == 0) {
 8015efa:	e790      	b.n	8015e1e <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x33a>
  if (strides[axis] > 0) {
 8015efc:	2800      	cmp	r0, #0
    stop += axis_size;
 8015efe:	4491      	add	r9, r2
  if (strides[axis] > 0) {
 8015f00:	dde9      	ble.n	8015ed6 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x3f2>
  TFLITE_DCHECK(!(hi < lo));
 8015f02:	2a00      	cmp	r2, #0
 8015f04:	f6ff af22 	blt.w	8015d4c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x268>
  if (v < lo) return lo;
 8015f08:	ea29 72e9 	bic.w	r2, r9, r9, asr #31
 8015f0c:	e799      	b.n	8015e42 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x35e>
    start = Clamp(start, -1, axis_size - 1);
 8015f0e:	1e55      	subs	r5, r2, #1
  TFLITE_DCHECK(!(hi < lo));
 8015f10:	1c6e      	adds	r6, r5, #1
 8015f12:	da84      	bge.n	8015e1e <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x33a>
 8015f14:	e71a      	b.n	8015d4c <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x268>
    stop += axis_size;
 8015f16:	f102 4900 	add.w	r9, r2, #2147483648	@ 0x80000000
  if (strides[axis] > 0) {
 8015f1a:	e7dc      	b.n	8015ed6 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x3f2>
  int shape_size = 0;
 8015f1c:	f04f 0800 	mov.w	r8, #0
 8015f20:	e728      	b.n	8015d74 <_ZN6tflite19StridedSlicePrepareEP13TfLiteContextP10TfLiteNode+0x290>
 8015f22:	bf00      	nop
 8015f24:	08028770 	.word	0x08028770
 8015f28:	08026310 	.word	0x08026310
 8015f2c:	0802877c 	.word	0x0802877c
 8015f30:	08028674 	.word	0x08028674

08015f34 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
  // Index to buffer for optimizations if applicable.
  int buffer_idx;
};

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8015f34:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8015f36:	b10b      	cbz	r3, 8015f3c <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0x8>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
 8015f38:	213c      	movs	r1, #60	@ 0x3c
 8015f3a:	4718      	bx	r3
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 8015f3c:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8015f3e:	f00c fd13 	bl	8022968 <abort>
 8015f42:	bf00      	nop

08015f44 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:
}

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 8015f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TFLITE_DCHECK(node->user_data != nullptr);
 8015f48:	f8d1 9010 	ldr.w	r9, [r1, #16]
TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 8015f4c:	b0af      	sub	sp, #188	@ 0xbc
  TFLITE_DCHECK(node->user_data != nullptr);
 8015f4e:	f1b9 0f00 	cmp.w	r9, #0
 8015f52:	f000 825b 	beq.w	801640c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4c8>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 8015f56:	f8d1 a014 	ldr.w	sl, [r1, #20]
 8015f5a:	460c      	mov	r4, r1
 8015f5c:	f1ba 0f00 	cmp.w	sl, #0
 8015f60:	f000 8254 	beq.w	801640c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4c8>
 8015f64:	68c7      	ldr	r7, [r0, #12]
      *(static_cast<const TfLiteConvParams*>(node->builtin_data));
  OpData* data = static_cast<OpData*>(node->user_data);

  MicroContext* micro_context = GetMicroContext(context);

  TfLiteTensor* input =
 8015f66:	4605      	mov	r5, r0
      micro_context->AllocateTempInputTensor(node, kConvInputTensor);
 8015f68:	4b6f      	ldr	r3, [pc, #444]	@ (8016128 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1e4>)
 8015f6a:	4638      	mov	r0, r7
 8015f6c:	681a      	ldr	r2, [r3, #0]
 8015f6e:	f7f8 f987 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
 8015f72:	4606      	mov	r6, r0
 8015f74:	2800      	cmp	r0, #0
 8015f76:	d03c      	beq.n	8015ff2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xae>
  TfLiteTensor* filter =
      micro_context->AllocateTempInputTensor(node, kConvWeightsTensor);
 8015f78:	4b6c      	ldr	r3, [pc, #432]	@ (801612c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1e8>)
 8015f7a:	4621      	mov	r1, r4
 8015f7c:	4638      	mov	r0, r7
 8015f7e:	681a      	ldr	r2, [r3, #0]
 8015f80:	f7f8 f97e 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
 8015f84:	4680      	mov	r8, r0
 8015f86:	b338      	cbz	r0, 8015fd8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x94>
  TfLiteTensor* output =
      micro_context->AllocateTempOutputTensor(node, kConvOutputTensor);
 8015f88:	4b69      	ldr	r3, [pc, #420]	@ (8016130 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1ec>)
 8015f8a:	4621      	mov	r1, r4
 8015f8c:	4638      	mov	r0, r7
 8015f8e:	681a      	ldr	r2, [r3, #0]
 8015f90:	f7f8 f986 	bl	800e2a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
 8015f94:	9008      	str	r0, [sp, #32]
 8015f96:	2800      	cmp	r0, #0
 8015f98:	d03c      	beq.n	8016014 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xd0>
  TfLiteTensor* bias =
      micro_context->AllocateTempOutputTensor(node, kConvBiasTensor);
 8015f9a:	4b66      	ldr	r3, [pc, #408]	@ (8016134 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1f0>)
 8015f9c:	4621      	mov	r1, r4
 8015f9e:	4638      	mov	r0, r7
 8015fa0:	681a      	ldr	r2, [r3, #0]
 8015fa2:	f7f8 f97d 	bl	800e2a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
  TfLiteType bias_type = bias != nullptr ? bias->type : kTfLiteNoType;
 8015fa6:	9009      	str	r0, [sp, #36]	@ 0x24
 8015fa8:	2800      	cmp	r0, #0
 8015faa:	d037      	beq.n	801601c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xd8>
 8015fac:	7803      	ldrb	r3, [r0, #0]
 8015fae:	930a      	str	r3, [sp, #40]	@ 0x28

  TF_LITE_ENSURE_EQ(context, input->type, output->type);
 8015fb0:	9b08      	ldr	r3, [sp, #32]
 8015fb2:	f896 b000 	ldrb.w	fp, [r6]
 8015fb6:	781b      	ldrb	r3, [r3, #0]
 8015fb8:	459b      	cmp	fp, r3
 8015fba:	d11e      	bne.n	8015ffa <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xb6>
  TF_LITE_ENSURE_MSG(context,
 8015fbc:	f1bb 0f01 	cmp.w	fp, #1
 8015fc0:	d02e      	beq.n	8016020 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xdc>
 8015fc2:	f1bb 0f07 	cmp.w	fp, #7
 8015fc6:	d02b      	beq.n	8016020 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xdc>
 8015fc8:	f1bb 0f09 	cmp.w	fp, #9
 8015fcc:	d034      	beq.n	8016038 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xf4>
 8015fce:	696b      	ldr	r3, [r5, #20]
 8015fd0:	4628      	mov	r0, r5
 8015fd2:	4959      	ldr	r1, [pc, #356]	@ (8016138 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1f4>)
 8015fd4:	4798      	blx	r3
 8015fd6:	e007      	b.n	8015fe8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa4>
  TF_LITE_ENSURE(context, filter != nullptr);
 8015fd8:	4958      	ldr	r1, [pc, #352]	@ (801613c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1f8>)
 8015fda:	233d      	movs	r3, #61	@ 0x3d
 8015fdc:	696c      	ldr	r4, [r5, #20]
 8015fde:	9100      	str	r1, [sp, #0]
 8015fe0:	4628      	mov	r0, r5
 8015fe2:	4a57      	ldr	r2, [pc, #348]	@ (8016140 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1fc>)
 8015fe4:	4957      	ldr	r1, [pc, #348]	@ (8016144 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x200>)
 8015fe6:	47a0      	blx	r4
  TF_LITE_ENSURE(context, input != nullptr);
 8015fe8:	2401      	movs	r4, #1
  if (bias != nullptr) {
    micro_context->DeallocateTempTfLiteTensor(bias);
  }

  return kTfLiteOk;
}
 8015fea:	4620      	mov	r0, r4
 8015fec:	b02f      	add	sp, #188	@ 0xbc
 8015fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE(context, input != nullptr);
 8015ff2:	4955      	ldr	r1, [pc, #340]	@ (8016148 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x204>)
 8015ff4:	233a      	movs	r3, #58	@ 0x3a
 8015ff6:	696c      	ldr	r4, [r5, #20]
 8015ff8:	e7f1      	b.n	8015fde <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x9a>
  TF_LITE_ENSURE_EQ(context, input->type, output->type);
 8015ffa:	e9cd b302 	strd	fp, r3, [sp, #8]
 8015ffe:	4953      	ldr	r1, [pc, #332]	@ (801614c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x208>)
 8016000:	2345      	movs	r3, #69	@ 0x45
 8016002:	4a53      	ldr	r2, [pc, #332]	@ (8016150 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x20c>)
 8016004:	696c      	ldr	r4, [r5, #20]
  TF_LITE_ENSURE_EQ(context, input->dims->data[0], output->dims->data[0]);
 8016006:	4628      	mov	r0, r5
 8016008:	e9cd 2100 	strd	r2, r1, [sp]
 801600c:	4a4c      	ldr	r2, [pc, #304]	@ (8016140 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1fc>)
 801600e:	4951      	ldr	r1, [pc, #324]	@ (8016154 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x210>)
 8016010:	47a0      	blx	r4
 8016012:	e7e9      	b.n	8015fe8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa4>
  TF_LITE_ENSURE(context, output != nullptr);
 8016014:	4950      	ldr	r1, [pc, #320]	@ (8016158 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x214>)
 8016016:	2340      	movs	r3, #64	@ 0x40
 8016018:	696c      	ldr	r4, [r5, #20]
 801601a:	e7e0      	b.n	8015fde <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x9a>
  TfLiteType bias_type = bias != nullptr ? bias->type : kTfLiteNoType;
 801601c:	900a      	str	r0, [sp, #40]	@ 0x28
 801601e:	e7c7      	b.n	8015fb0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x6c>
  TF_LITE_ENSURE_MSG(
 8016020:	f1bb 0f01 	cmp.w	fp, #1
 8016024:	f898 3000 	ldrb.w	r3, [r8]
 8016028:	d10a      	bne.n	8016040 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xfc>
 801602a:	2b01      	cmp	r3, #1
 801602c:	d00a      	beq.n	8016044 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x100>
 801602e:	696b      	ldr	r3, [r5, #20]
 8016030:	4628      	mov	r0, r5
 8016032:	494a      	ldr	r1, [pc, #296]	@ (801615c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x218>)
 8016034:	4798      	blx	r3
 8016036:	e7d7      	b.n	8015fe8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa4>
 8016038:	f898 3000 	ldrb.w	r3, [r8]
 801603c:	2b12      	cmp	r3, #18
 801603e:	d001      	beq.n	8016044 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x100>
 8016040:	2b09      	cmp	r3, #9
 8016042:	d1f4      	bne.n	801602e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xea>
  TF_LITE_ENSURE_EQ(context, input->dims->size, 4);
 8016044:	68b3      	ldr	r3, [r6, #8]
 8016046:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016048:	681b      	ldr	r3, [r3, #0]
 801604a:	2b04      	cmp	r3, #4
 801604c:	d112      	bne.n	8016074 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x130>
  TF_LITE_ENSURE_EQ(context, filter->dims->size, 4);
 801604e:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8016052:	920c      	str	r2, [sp, #48]	@ 0x30
 8016054:	6812      	ldr	r2, [r2, #0]
 8016056:	2a04      	cmp	r2, #4
 8016058:	d01a      	beq.n	8016090 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x14c>
 801605a:	4e41      	ldr	r6, [pc, #260]	@ (8016160 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x21c>)
 801605c:	4941      	ldr	r1, [pc, #260]	@ (8016164 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x220>)
 801605e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016062:	2356      	movs	r3, #86	@ 0x56
 8016064:	696c      	ldr	r4, [r5, #20]
    TF_LITE_ENSURE_EQ(context, bias->dims->size, 4);
 8016066:	4628      	mov	r0, r5
 8016068:	4a35      	ldr	r2, [pc, #212]	@ (8016140 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1fc>)
 801606a:	e9cd 1600 	strd	r1, r6, [sp]
 801606e:	4939      	ldr	r1, [pc, #228]	@ (8016154 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x210>)
 8016070:	47a0      	blx	r4
 8016072:	e7b9      	b.n	8015fe8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa4>
  TF_LITE_ENSURE_EQ(context, input->dims->size, 4);
 8016074:	2004      	movs	r0, #4
 8016076:	4a3a      	ldr	r2, [pc, #232]	@ (8016160 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x21c>)
 8016078:	493b      	ldr	r1, [pc, #236]	@ (8016168 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x224>)
 801607a:	9201      	str	r2, [sp, #4]
 801607c:	4a30      	ldr	r2, [pc, #192]	@ (8016140 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1fc>)
 801607e:	e9cd 3002 	strd	r3, r0, [sp, #8]
 8016082:	2355      	movs	r3, #85	@ 0x55
 8016084:	696c      	ldr	r4, [r5, #20]
 8016086:	4628      	mov	r0, r5
 8016088:	9100      	str	r1, [sp, #0]
 801608a:	4932      	ldr	r1, [pc, #200]	@ (8016154 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x210>)
 801608c:	47a0      	blx	r4
 801608e:	e7ab      	b.n	8015fe8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa4>
  TF_LITE_ENSURE_EQ(context, output->dims->size, 4);
 8016090:	9b08      	ldr	r3, [sp, #32]
 8016092:	689b      	ldr	r3, [r3, #8]
 8016094:	930d      	str	r3, [sp, #52]	@ 0x34
 8016096:	681b      	ldr	r3, [r3, #0]
 8016098:	2b04      	cmp	r3, #4
 801609a:	d006      	beq.n	80160aa <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x166>
 801609c:	4e30      	ldr	r6, [pc, #192]	@ (8016160 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x21c>)
 801609e:	4933      	ldr	r1, [pc, #204]	@ (801616c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x228>)
 80160a0:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80160a4:	2357      	movs	r3, #87	@ 0x57
 80160a6:	696c      	ldr	r4, [r5, #20]
 80160a8:	e7dd      	b.n	8016066 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x122>
  TF_LITE_ENSURE_EQ(context, input->dims->data[0], output->dims->data[0]);
 80160aa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80160ac:	6850      	ldr	r0, [r2, #4]
 80160ae:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80160b0:	900f      	str	r0, [sp, #60]	@ 0x3c
 80160b2:	6852      	ldr	r2, [r2, #4]
 80160b4:	4290      	cmp	r0, r2
 80160b6:	920e      	str	r2, [sp, #56]	@ 0x38
 80160b8:	d007      	beq.n	80160ca <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x186>
 80160ba:	4613      	mov	r3, r2
 80160bc:	492c      	ldr	r1, [pc, #176]	@ (8016170 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22c>)
 80160be:	4a2d      	ldr	r2, [pc, #180]	@ (8016174 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>)
 80160c0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80160c4:	2359      	movs	r3, #89	@ 0x59
 80160c6:	696c      	ldr	r4, [r5, #20]
 80160c8:	e79d      	b.n	8016006 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xc2>
  TF_LITE_ENSURE(context, filter->dims->data[3] > 0);
 80160ca:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80160cc:	6912      	ldr	r2, [r2, #16]
 80160ce:	2a00      	cmp	r2, #0
 80160d0:	9210      	str	r2, [sp, #64]	@ 0x40
 80160d2:	dd24      	ble.n	801611e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1da>
  TF_LITE_ENSURE_EQ(context, input->dims->data[3] % filter->dims->data[3], 0);
 80160d4:	4610      	mov	r0, r2
 80160d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80160d8:	6911      	ldr	r1, [r2, #16]
 80160da:	fb91 f2f0 	sdiv	r2, r1, r0
 80160de:	9112      	str	r1, [sp, #72]	@ 0x48
 80160e0:	fb00 1112 	mls	r1, r0, r2, r1
 80160e4:	2900      	cmp	r1, #0
 80160e6:	f040 8105 	bne.w	80162f4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3b0>
  TFLITE_DCHECK_EQ(output->dims->data[3] % groups, 0);
 80160ea:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80160ec:	6908      	ldr	r0, [r1, #16]
 80160ee:	fb90 f1f2 	sdiv	r1, r0, r2
 80160f2:	fb02 0211 	mls	r2, r2, r1, r0
 80160f6:	9013      	str	r0, [sp, #76]	@ 0x4c
 80160f8:	2a00      	cmp	r2, #0
 80160fa:	f040 8187 	bne.w	801640c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4c8>
  if (bias != nullptr) {
 80160fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016100:	2a00      	cmp	r2, #0
 8016102:	f000 80a0 	beq.w	8016246 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x302>
    TF_LITE_ENSURE_EQ(context, bias->dims->size, 4);
 8016106:	6892      	ldr	r2, [r2, #8]
 8016108:	9211      	str	r2, [sp, #68]	@ 0x44
 801610a:	6812      	ldr	r2, [r2, #0]
 801610c:	2a04      	cmp	r2, #4
 801610e:	d037      	beq.n	8016180 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x23c>
 8016110:	4e13      	ldr	r6, [pc, #76]	@ (8016160 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x21c>)
 8016112:	4919      	ldr	r1, [pc, #100]	@ (8016178 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x234>)
 8016114:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016118:	2362      	movs	r3, #98	@ 0x62
 801611a:	696c      	ldr	r4, [r5, #20]
 801611c:	e7a3      	b.n	8016066 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x122>
  TF_LITE_ENSURE(context, filter->dims->data[3] > 0);
 801611e:	4917      	ldr	r1, [pc, #92]	@ (801617c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x238>)
 8016120:	235b      	movs	r3, #91	@ 0x5b
 8016122:	696c      	ldr	r4, [r5, #20]
 8016124:	e75b      	b.n	8015fde <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x9a>
 8016126:	bf00      	nop
 8016128:	080305e4 	.word	0x080305e4
 801612c:	080305e0 	.word	0x080305e0
 8016130:	080305d8 	.word	0x080305d8
 8016134:	080305dc 	.word	0x080305dc
 8016138:	080287f4 	.word	0x080287f4
 801613c:	08027ed8 	.word	0x08027ed8
 8016140:	080287bc 	.word	0x080287bc
 8016144:	08026288 	.word	0x08026288
 8016148:	08027ec4 	.word	0x08027ec4
 801614c:	0802846c 	.word	0x0802846c
 8016150:	0802847c 	.word	0x0802847c
 8016154:	08026310 	.word	0x08026310
 8016158:	08027eec 	.word	0x08027eec
 801615c:	0802884c 	.word	0x0802884c
 8016160:	080260f4 	.word	0x080260f4
 8016164:	080288c8 	.word	0x080288c8
 8016168:	080288b4 	.word	0x080288b4
 801616c:	080288dc 	.word	0x080288dc
 8016170:	080288f0 	.word	0x080288f0
 8016174:	08028908 	.word	0x08028908
 8016178:	0802896c 	.word	0x0802896c
 801617c:	08028920 	.word	0x08028920
    TF_LITE_ASSERT(dims[i] < std::numeric_limits<int>::max() / count);
 8016180:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8016182:	49a3      	ldr	r1, [pc, #652]	@ (8016410 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4cc>)
 8016184:	6842      	ldr	r2, [r0, #4]
 8016186:	4411      	add	r1, r2
 8016188:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 801618c:	ea51 71e2 	orrs.w	r1, r1, r2, asr #31
 8016190:	f000 8138 	beq.w	8016404 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4c0>
    if (count <= 0) {
 8016194:	2a01      	cmp	r2, #1
 8016196:	9214      	str	r2, [sp, #80]	@ 0x50
 8016198:	f17c 0100 	sbcs.w	r1, ip, #0
 801619c:	db4f      	blt.n	801623e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2fa>
    TF_LITE_ASSERT(dims[i] < std::numeric_limits<int>::max() / count);
 801619e:	6881      	ldr	r1, [r0, #8]
 80161a0:	4663      	mov	r3, ip
 80161a2:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 80161a6:	9115      	str	r1, [sp, #84]	@ 0x54
 80161a8:	17c9      	asrs	r1, r1, #31
 80161aa:	9116      	str	r1, [sp, #88]	@ 0x58
 80161ac:	2100      	movs	r1, #0
 80161ae:	f7ea fabb 	bl	8000728 <__aeabi_ldivmod>
 80161b2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80161b4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80161b6:	4283      	cmp	r3, r0
 80161b8:	eb72 0101 	sbcs.w	r1, r2, r1
 80161bc:	f280 8122 	bge.w	8016404 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4c0>
    count *= dims[i];
 80161c0:	4619      	mov	r1, r3
 80161c2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80161c4:	fb81 2303 	smull	r2, r3, r1, r3
    if (count <= 0) {
 80161c8:	2a01      	cmp	r2, #1
 80161ca:	f173 0100 	sbcs.w	r1, r3, #0
 80161ce:	db36      	blt.n	801623e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2fa>
    TF_LITE_ASSERT(dims[i] < std::numeric_limits<int>::max() / count);
 80161d0:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80161d2:	68c1      	ldr	r1, [r0, #12]
 80161d4:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 80161d8:	9114      	str	r1, [sp, #80]	@ 0x50
 80161da:	17c9      	asrs	r1, r1, #31
 80161dc:	9115      	str	r1, [sp, #84]	@ 0x54
 80161de:	2100      	movs	r1, #0
 80161e0:	e9cd 3216 	strd	r3, r2, [sp, #88]	@ 0x58
 80161e4:	f7ea faa0 	bl	8000728 <__aeabi_ldivmod>
 80161e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80161ea:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80161ec:	4283      	cmp	r3, r0
 80161ee:	eb72 0101 	sbcs.w	r1, r2, r1
 80161f2:	f280 8107 	bge.w	8016404 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4c0>
    count *= dims[i];
 80161f6:	4611      	mov	r1, r2
 80161f8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80161fa:	4618      	mov	r0, r3
 80161fc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80161fe:	fb02 f101 	mul.w	r1, r2, r1
 8016202:	fb00 1103 	mla	r1, r0, r3, r1
 8016206:	fba2 2300 	umull	r2, r3, r2, r0
 801620a:	440b      	add	r3, r1
    if (count <= 0) {
 801620c:	2a01      	cmp	r2, #1
 801620e:	f173 0100 	sbcs.w	r1, r3, #0
 8016212:	db14      	blt.n	801623e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2fa>
    TF_LITE_ASSERT(dims[i] < std::numeric_limits<int>::max() / count);
 8016214:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8016216:	9215      	str	r2, [sp, #84]	@ 0x54
 8016218:	6901      	ldr	r1, [r0, #16]
 801621a:	17c8      	asrs	r0, r1, #31
 801621c:	9111      	str	r1, [sp, #68]	@ 0x44
 801621e:	2100      	movs	r1, #0
 8016220:	9014      	str	r0, [sp, #80]	@ 0x50
 8016222:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8016226:	f7ea fa7f 	bl	8000728 <__aeabi_ldivmod>
 801622a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801622c:	4283      	cmp	r3, r0
 801622e:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8016230:	eb70 0101 	sbcs.w	r1, r0, r1
 8016234:	f280 80e6 	bge.w	8016404 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4c0>
    count *= dims[i];
 8016238:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801623a:	fba2 2303 	umull	r2, r3, r2, r3
    TFLITE_DCHECK_EQ(bias_size, output->dims->data[3]);
 801623e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8016240:	4293      	cmp	r3, r2
 8016242:	f040 80e3 	bne.w	801640c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4c8>
  input_dims.n = input->dims->data[0];
 8016246:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
  if (input->type == kTfLiteInt8 || input->type == kTfLiteInt16) {
 8016248:	f1bb 0f09 	cmp.w	fp, #9
  input_dims.h = input->dims->data[1];
 801624c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
  input_dims.n = input->dims->data[0];
 801624e:	9318      	str	r3, [sp, #96]	@ 0x60
  output_dims.n = output->dims->data[0];
 8016250:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016252:	9320      	str	r3, [sp, #128]	@ 0x80
  input_dims.h = input->dims->data[1];
 8016254:	6893      	ldr	r3, [r2, #8]
 8016256:	9319      	str	r3, [sp, #100]	@ 0x64
  input_dims.w = input->dims->data[2];
 8016258:	68d3      	ldr	r3, [r2, #12]
  input_dims.c = input->dims->data[3];
 801625a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
  input_dims.w = input->dims->data[2];
 801625c:	e9cd 321a 	strd	r3, r2, [sp, #104]	@ 0x68
  filter_dims.h = filter->dims->data[1];
 8016260:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8016262:	6893      	ldr	r3, [r2, #8]
 8016264:	931d      	str	r3, [sp, #116]	@ 0x74
  filter_dims.w = filter->dims->data[2];
 8016266:	68d3      	ldr	r3, [r2, #12]
  filter_dims.c = filter->dims->data[3];
 8016268:	9a10      	ldr	r2, [sp, #64]	@ 0x40
  filter_dims.w = filter->dims->data[2];
 801626a:	e9cd 321e 	strd	r3, r2, [sp, #120]	@ 0x78
  output_dims.h = output->dims->data[1];
 801626e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016270:	6893      	ldr	r3, [r2, #8]
 8016272:	9321      	str	r3, [sp, #132]	@ 0x84
  output_dims.w = output->dims->data[2];
 8016274:	68d3      	ldr	r3, [r2, #12]
  output_dims.c = output->dims->data[3];
 8016276:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
  output_dims.w = output->dims->data[2];
 8016278:	e9cd 3222 	strd	r3, r2, [sp, #136]	@ 0x88
  filter_dims.n = 1;
 801627c:	f04f 0301 	mov.w	r3, #1
 8016280:	931c      	str	r3, [sp, #112]	@ 0x70
  if (input->type == kTfLiteInt8 || input->type == kTfLiteInt16) {
 8016282:	d045      	beq.n	8016310 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3cc>
 8016284:	f1bb 0f07 	cmp.w	fp, #7
 8016288:	d042      	beq.n	8016310 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3cc>
  TF_LITE_ENSURE_STATUS(CalculateOpDataConv(
 801628a:	f8cd 9018 	str.w	r9, [sp, #24]
 801628e:	4621      	mov	r1, r4
 8016290:	7833      	ldrb	r3, [r6, #0]
 8016292:	4652      	mov	r2, sl
 8016294:	4628      	mov	r0, r5
 8016296:	9305      	str	r3, [sp, #20]
 8016298:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801629a:	9304      	str	r3, [sp, #16]
 801629c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 801629e:	9303      	str	r3, [sp, #12]
 80162a0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80162a2:	9302      	str	r3, [sp, #8]
 80162a4:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80162a6:	9301      	str	r3, [sp, #4]
 80162a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80162aa:	9300      	str	r3, [sp, #0]
 80162ac:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80162ae:	f7f9 f92f 	bl	800f510 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>
 80162b2:	4604      	mov	r4, r0
 80162b4:	2800      	cmp	r0, #0
 80162b6:	f47f ae98 	bne.w	8015fea <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa6>
  if (input->type == kTfLiteInt8 ||
 80162ba:	7831      	ldrb	r1, [r6, #0]
 80162bc:	2909      	cmp	r1, #9
 80162be:	d040      	beq.n	8016342 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3fe>
 80162c0:	2907      	cmp	r1, #7
 80162c2:	d03a      	beq.n	801633a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3f6>
  micro_context->DeallocateTempTfLiteTensor(output);
 80162c4:	683b      	ldr	r3, [r7, #0]
 80162c6:	4638      	mov	r0, r7
 80162c8:	9908      	ldr	r1, [sp, #32]
 80162ca:	699b      	ldr	r3, [r3, #24]
 80162cc:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(input);
 80162ce:	683b      	ldr	r3, [r7, #0]
 80162d0:	4631      	mov	r1, r6
 80162d2:	4638      	mov	r0, r7
 80162d4:	699b      	ldr	r3, [r3, #24]
 80162d6:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(filter);
 80162d8:	683b      	ldr	r3, [r7, #0]
 80162da:	4641      	mov	r1, r8
 80162dc:	4638      	mov	r0, r7
 80162de:	699b      	ldr	r3, [r3, #24]
 80162e0:	4798      	blx	r3
  if (bias != nullptr) {
 80162e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80162e4:	2900      	cmp	r1, #0
 80162e6:	f43f ae80 	beq.w	8015fea <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa6>
    micro_context->DeallocateTempTfLiteTensor(bias);
 80162ea:	683b      	ldr	r3, [r7, #0]
 80162ec:	4638      	mov	r0, r7
 80162ee:	699b      	ldr	r3, [r3, #24]
 80162f0:	4798      	blx	r3
 80162f2:	e67a      	b.n	8015fea <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa6>
  TF_LITE_ENSURE_EQ(context, input->dims->data[3] % filter->dims->data[3], 0);
 80162f4:	2200      	movs	r2, #0
 80162f6:	4b47      	ldr	r3, [pc, #284]	@ (8016414 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4d0>)
 80162f8:	4e47      	ldr	r6, [pc, #284]	@ (8016418 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4d4>)
 80162fa:	4628      	mov	r0, r5
 80162fc:	9301      	str	r3, [sp, #4]
 80162fe:	235c      	movs	r3, #92	@ 0x5c
 8016300:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8016304:	4a45      	ldr	r2, [pc, #276]	@ (801641c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4d8>)
 8016306:	696c      	ldr	r4, [r5, #20]
 8016308:	4945      	ldr	r1, [pc, #276]	@ (8016420 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4dc>)
 801630a:	9600      	str	r6, [sp, #0]
 801630c:	47a0      	blx	r4
 801630e:	e66b      	b.n	8015fe8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa4>
    const int num_channels = filter->dims->data[kConvQuantizedDimension];
 8016310:	4b44      	ldr	r3, [pc, #272]	@ (8016424 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4e0>)
        static_cast<int32_t*>(context->AllocatePersistentBuffer(
 8016312:	4628      	mov	r0, r5
    const int num_channels = filter->dims->data[kConvQuantizedDimension];
 8016314:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8016316:	681b      	ldr	r3, [r3, #0]
 8016318:	eb02 0383 	add.w	r3, r2, r3, lsl #2
        static_cast<int32_t*>(context->AllocatePersistentBuffer(
 801631c:	6859      	ldr	r1, [r3, #4]
 801631e:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8016320:	ea4f 0b81 	mov.w	fp, r1, lsl #2
 8016324:	4659      	mov	r1, fp
 8016326:	4798      	blx	r3
        static_cast<int32_t*>(context->AllocatePersistentBuffer(
 8016328:	4659      	mov	r1, fp
    data->reference_op_data.per_channel_output_multiplier =
 801632a:	f8c9 0024 	str.w	r0, [r9, #36]	@ 0x24
        static_cast<int32_t*>(context->AllocatePersistentBuffer(
 801632e:	4628      	mov	r0, r5
 8016330:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8016332:	4798      	blx	r3
    data->reference_op_data.per_channel_output_shift =
 8016334:	f8c9 0028 	str.w	r0, [r9, #40]	@ 0x28
 8016338:	e7a7      	b.n	801628a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x346>
      (input->type == kTfLiteInt16 &&
 801633a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801633c:	f013 0ffb 	tst.w	r3, #251	@ 0xfb
 8016340:	d1c0      	bne.n	80162c4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x380>
    conv_params.stride.h = params.stride_height;
 8016342:	f8da 2008 	ldr.w	r2, [sl, #8]
    if (input->type == kTfLiteInt8) {
 8016346:	2909      	cmp	r1, #9
    conv_params.stride.w = params.stride_width;
 8016348:	f8da 0004 	ldr.w	r0, [sl, #4]
    conv_params.stride.h = params.stride_height;
 801634c:	9227      	str	r2, [sp, #156]	@ 0x9c
    conv_params.stride.w = params.stride_width;
 801634e:	9026      	str	r0, [sp, #152]	@ 0x98
    conv_params.output_offset = output->params.zero_point;
 8016350:	9a08      	ldr	r2, [sp, #32]
    conv_params.dilation.h = params.dilation_height_factor;
 8016352:	f8da 0014 	ldr.w	r0, [sl, #20]
    conv_params.input_offset = -input->params.zero_point;
 8016356:	6933      	ldr	r3, [r6, #16]
    conv_params.output_offset = output->params.zero_point;
 8016358:	6912      	ldr	r2, [r2, #16]
    conv_params.dilation.h = params.dilation_height_factor;
 801635a:	902b      	str	r0, [sp, #172]	@ 0xac
    conv_params.dilation.w = params.dilation_width_factor;
 801635c:	f8da 0010 	ldr.w	r0, [sl, #16]
    conv_params.output_offset = output->params.zero_point;
 8016360:	9225      	str	r2, [sp, #148]	@ 0x94
    conv_params.dilation.w = params.dilation_width_factor;
 8016362:	902a      	str	r0, [sp, #168]	@ 0xa8
    conv_params.padding.h = data->reference_op_data.padding.height;
 8016364:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8016368:	9029      	str	r0, [sp, #164]	@ 0xa4
    conv_params.padding.w = data->reference_op_data.padding.width;
 801636a:	f8d9 0000 	ldr.w	r0, [r9]
 801636e:	9028      	str	r0, [sp, #160]	@ 0xa0
    conv_params.input_offset = -input->params.zero_point;
 8016370:	f1c3 0000 	rsb	r0, r3, #0
 8016374:	9024      	str	r0, [sp, #144]	@ 0x90
    conv_params.activation.min = data->reference_op_data.output_activation_min;
 8016376:	f8d9 002c 	ldr.w	r0, [r9, #44]	@ 0x2c
 801637a:	902c      	str	r0, [sp, #176]	@ 0xb0
 801637c:	f8d9 0030 	ldr.w	r0, [r9, #48]	@ 0x30
 8016380:	902d      	str	r0, [sp, #180]	@ 0xb4
    if (input->type == kTfLiteInt8) {
 8016382:	d037      	beq.n	80163f4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4b0>
      TF_LITE_ENSURE_EQ(context, input->params.zero_point, 0);
 8016384:	bb1b      	cbnz	r3, 80163ce <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x48a>
      TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
 8016386:	b172      	cbz	r2, 80163a6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x462>
 8016388:	4927      	ldr	r1, [pc, #156]	@ (8016428 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4e4>)
 801638a:	4628      	mov	r0, r5
 801638c:	4e21      	ldr	r6, [pc, #132]	@ (8016414 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4d0>)
 801638e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016392:	239f      	movs	r3, #159	@ 0x9f
 8016394:	696c      	ldr	r4, [r5, #20]
 8016396:	4a21      	ldr	r2, [pc, #132]	@ (801641c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4d8>)
 8016398:	e9cd 1600 	strd	r1, r6, [sp]
 801639c:	4920      	ldr	r1, [pc, #128]	@ (8016420 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4dc>)
 801639e:	47a0      	blx	r4
      TF_LITE_ENSURE_EQ(context, input->params.zero_point, 0);
 80163a0:	2301      	movs	r3, #1
 80163a2:	461c      	mov	r4, r3
 80163a4:	e621      	b.n	8015fea <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa6>
      buf_size = arm_convolve_wrapper_s16_get_buffer_size(
 80163a6:	a918      	add	r1, sp, #96	@ 0x60
 80163a8:	ab20      	add	r3, sp, #128	@ 0x80
 80163aa:	aa1c      	add	r2, sp, #112	@ 0x70
 80163ac:	a824      	add	r0, sp, #144	@ 0x90
 80163ae:	f002 fb3b 	bl	8018a28 <arm_convolve_wrapper_s16_get_buffer_size>
 80163b2:	4601      	mov	r1, r0
    if (buf_size > 0) {
 80163b4:	2900      	cmp	r1, #0
 80163b6:	dd18      	ble.n	80163ea <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4a6>
      TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 80163b8:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 80163ba:	f109 0238 	add.w	r2, r9, #56	@ 0x38
 80163be:	4628      	mov	r0, r5
 80163c0:	4798      	blx	r3
 80163c2:	4603      	mov	r3, r0
 80163c4:	2800      	cmp	r0, #0
 80163c6:	f43f af7d 	beq.w	80162c4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x380>
      TF_LITE_ENSURE_EQ(context, input->params.zero_point, 0);
 80163ca:	461c      	mov	r4, r3
 80163cc:	e60d      	b.n	8015fea <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa6>
 80163ce:	2000      	movs	r0, #0
 80163d0:	4a10      	ldr	r2, [pc, #64]	@ (8016414 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4d0>)
 80163d2:	4916      	ldr	r1, [pc, #88]	@ (801642c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4e8>)
 80163d4:	9201      	str	r2, [sp, #4]
 80163d6:	4a11      	ldr	r2, [pc, #68]	@ (801641c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4d8>)
 80163d8:	e9cd 3002 	strd	r3, r0, [sp, #8]
 80163dc:	239e      	movs	r3, #158	@ 0x9e
 80163de:	696c      	ldr	r4, [r5, #20]
 80163e0:	4628      	mov	r0, r5
 80163e2:	9100      	str	r1, [sp, #0]
 80163e4:	490e      	ldr	r1, [pc, #56]	@ (8016420 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4dc>)
 80163e6:	47a0      	blx	r4
 80163e8:	e7da      	b.n	80163a0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x45c>
      data->buffer_idx = -1;
 80163ea:	f04f 33ff 	mov.w	r3, #4294967295
 80163ee:	f8c9 3038 	str.w	r3, [r9, #56]	@ 0x38
 80163f2:	e767      	b.n	80162c4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x380>
      buf_size = arm_convolve_wrapper_s8_get_buffer_size(
 80163f4:	a918      	add	r1, sp, #96	@ 0x60
 80163f6:	ab20      	add	r3, sp, #128	@ 0x80
 80163f8:	aa1c      	add	r2, sp, #112	@ 0x70
 80163fa:	a824      	add	r0, sp, #144	@ 0x90
 80163fc:	f002 fb2a 	bl	8018a54 <arm_convolve_wrapper_s8_get_buffer_size>
 8016400:	4601      	mov	r1, r0
 8016402:	e7d7      	b.n	80163b4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x470>
    TF_LITE_ASSERT(dims[i] < std::numeric_limits<int>::max() / count);
 8016404:	490a      	ldr	r1, [pc, #40]	@ (8016430 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4ec>)
 8016406:	480b      	ldr	r0, [pc, #44]	@ (8016434 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x4f0>)
 8016408:	f7f8 ffa8 	bl	800f35c <_Z11MicroPrintfPKcz>
 801640c:	f00c faac 	bl	8022968 <abort>
 8016410:	80000001 	.word	0x80000001
 8016414:	08028938 	.word	0x08028938
 8016418:	0802893c 	.word	0x0802893c
 801641c:	080287bc 	.word	0x080287bc
 8016420:	08026310 	.word	0x08026310
 8016424:	080305d4 	.word	0x080305d4
 8016428:	08028200 	.word	0x08028200
 801642c:	080285d4 	.word	0x080285d4
 8016430:	08028408 	.word	0x08028408
 8016434:	0802843c 	.word	0x0802843c

08016438 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelIsxL10TfLiteType7EEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSG_SG_PSE_.isra.0>:
                                  input, filter_dims, filter, bias_dims,
                                  &bias_data, output_dims, output);
}

template <typename ActType, typename BiasType, TfLiteType type>
TfLiteStatus EvalQuantizedPerChannel(TfLiteContext* context, TfLiteNode* node,
 8016438:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
      const_cast<int32_t*>(data.reference_op_data.per_channel_output_shift);

  // Initialize cmsis_nn dimension structs, consistency is checked in the
  // prepare stage
  cmsis_nn_dims input_dims;
  input_dims.n = input->dims->data[0];
 801643c:	685d      	ldr	r5, [r3, #4]
TfLiteStatus EvalQuantizedPerChannel(TfLiteContext* context, TfLiteNode* node,
 801643e:	461c      	mov	r4, r3
  conv_params.input_offset = -data.reference_op_data.input_zero_point;
 8016440:	6913      	ldr	r3, [r2, #16]
TfLiteStatus EvalQuantizedPerChannel(TfLiteContext* context, TfLiteNode* node,
 8016442:	b0a9      	sub	sp, #164	@ 0xa4
  conv_params.input_offset = -data.reference_op_data.input_zero_point;
 8016444:	425b      	negs	r3, r3
TfLiteStatus EvalQuantizedPerChannel(TfLiteContext* context, TfLiteNode* node,
 8016446:	9f30      	ldr	r7, [sp, #192]	@ 0xc0
 8016448:	f8dd 90c8 	ldr.w	r9, [sp, #200]	@ 0xc8
  conv_params.input_offset = -data.reference_op_data.input_zero_point;
 801644c:	931e      	str	r3, [sp, #120]	@ 0x78
  conv_params.dilation.h = params.dilation_height_factor;
 801644e:	694b      	ldr	r3, [r1, #20]
 8016450:	9325      	str	r3, [sp, #148]	@ 0x94
  conv_params.dilation.w = params.dilation_width_factor;
 8016452:	690b      	ldr	r3, [r1, #16]
 8016454:	9324      	str	r3, [sp, #144]	@ 0x90
  conv_params.output_offset = data.reference_op_data.output_zero_point;
 8016456:	6993      	ldr	r3, [r2, #24]
 8016458:	931f      	str	r3, [sp, #124]	@ 0x7c
  conv_params.stride.h = params.stride_height;
 801645a:	688b      	ldr	r3, [r1, #8]
 801645c:	9321      	str	r3, [sp, #132]	@ 0x84
  conv_params.stride.w = params.stride_width;
 801645e:	684b      	ldr	r3, [r1, #4]
 8016460:	9320      	str	r3, [sp, #128]	@ 0x80
  conv_params.padding.h = data.reference_op_data.padding.height;
 8016462:	6853      	ldr	r3, [r2, #4]
 8016464:	9323      	str	r3, [sp, #140]	@ 0x8c
  conv_params.padding.w = data.reference_op_data.padding.width;
 8016466:	6813      	ldr	r3, [r2, #0]
 8016468:	9322      	str	r3, [sp, #136]	@ 0x88
  conv_params.activation.min = data.reference_op_data.output_activation_min;
 801646a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 801646c:	9326      	str	r3, [sp, #152]	@ 0x98
  conv_params.activation.max = data.reference_op_data.output_activation_max;
 801646e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8016470:	9327      	str	r3, [sp, #156]	@ 0x9c
      data.reference_op_data.per_channel_output_multiplier);
 8016472:	6a93      	ldr	r3, [r2, #40]	@ 0x28
  quant_params.multiplier = const_cast<int32_t*>(
 8016474:	9309      	str	r3, [sp, #36]	@ 0x24
 8016476:	6a53      	ldr	r3, [r2, #36]	@ 0x24
  input_dims.n = input->dims->data[0];
 8016478:	e9d5 8e01 	ldrd	r8, lr, [r5, #4]
  quant_params.multiplier = const_cast<int32_t*>(
 801647c:	9308      	str	r3, [sp, #32]
  input_dims.n = input->dims->data[0];
 801647e:	e9d5 1303 	ldrd	r1, r3, [r5, #12]
 8016482:	e9cd 8e0e 	strd	r8, lr, [sp, #56]	@ 0x38
 8016486:	e9cd 1310 	strd	r1, r3, [sp, #64]	@ 0x40
  input_dims.w = input->dims->data[2];
  input_dims.c = input->dims->data[3];

  cmsis_nn_dims filter_dims;
  filter_dims.n = 1;
  filter_dims.h = filter->dims->data[1];
 801648a:	f8d7 e004 	ldr.w	lr, [r7, #4]

  cmsis_nn_dims bias_dims;
  bias_dims.n = 1;
  bias_dims.h = 1;
  bias_dims.w = 1;
  bias_dims.c = output->dims->data[3];
 801648e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  // Initialize cmsis_nn context
  cmsis_nn_context ctx;
  ctx.buf = nullptr;
  ctx.size = 0;

  if (data.buffer_idx > -1) {
 8016492:	6b91      	ldr	r1, [r2, #56]	@ 0x38
  filter_dims.n = 1;
 8016494:	2201      	movs	r2, #1
  filter_dims.h = filter->dims->data[1];
 8016496:	f8de 6008 	ldr.w	r6, [lr, #8]
  filter_dims.n = 1;
 801649a:	9212      	str	r2, [sp, #72]	@ 0x48
  bias_dims.w = 1;
 801649c:	9218      	str	r2, [sp, #96]	@ 0x60
TfLiteStatus EvalQuantizedPerChannel(TfLiteContext* context, TfLiteNode* node,
 801649e:	9d31      	ldr	r5, [sp, #196]	@ 0xc4
  filter_dims.h = filter->dims->data[1];
 80164a0:	9613      	str	r6, [sp, #76]	@ 0x4c
  bias_dims.h = 1;
 80164a2:	e9cd 2216 	strd	r2, r2, [sp, #88]	@ 0x58
  output_dims.n = output->dims->data[0];
 80164a6:	685a      	ldr	r2, [r3, #4]
 80164a8:	921a      	str	r2, [sp, #104]	@ 0x68
  filter_dims.w = filter->dims->data[2];
 80164aa:	f8de 200c 	ldr.w	r2, [lr, #12]
 80164ae:	9214      	str	r2, [sp, #80]	@ 0x50
  filter_dims.c = filter->dims->data[3];
 80164b0:	f8de 2010 	ldr.w	r2, [lr, #16]
 80164b4:	9215      	str	r2, [sp, #84]	@ 0x54
  output_dims.h = output->dims->data[1];
 80164b6:	689a      	ldr	r2, [r3, #8]
 80164b8:	921b      	str	r2, [sp, #108]	@ 0x6c
  output_dims.w = output->dims->data[2];
 80164ba:	e9d3 3203 	ldrd	r3, r2, [r3, #12]
 80164be:	931c      	str	r3, [sp, #112]	@ 0x70
  ctx.buf = nullptr;
 80164c0:	2300      	movs	r3, #0
  bias_dims.c = output->dims->data[3];
 80164c2:	9219      	str	r2, [sp, #100]	@ 0x64
  if (data.buffer_idx > -1) {
 80164c4:	4299      	cmp	r1, r3
  output_dims.c = output->dims->data[3];
 80164c6:	921d      	str	r2, [sp, #116]	@ 0x74
  ctx.size = 0;
 80164c8:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
  if (data.buffer_idx > -1) {
 80164cc:	db02      	blt.n	80164d4 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelIsxL10TfLiteType7EEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSG_SG_PSE_.isra.0+0x9c>
    ctx.buf = context->GetScratchBuffer(context, data.buffer_idx);
 80164ce:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80164d0:	4798      	blx	r3
 80164d2:	900a      	str	r0, [sp, #40]	@ 0x28
  return reinterpret_cast<const T*>(tensor->data.raw);
 80164d4:	6821      	ldr	r1, [r4, #0]
 80164d6:	683b      	ldr	r3, [r7, #0]
}

// Returns const data for a TfLiteEvalTensor struct that could be null.
template <typename T>
const T* GetOptionalTensorData(const TfLiteEvalTensor* tensor) {
  return tensor == nullptr ? nullptr
 80164d8:	b105      	cbz	r5, 80164dc <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelIsxL10TfLiteType7EEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSG_SG_PSE_.isra.0+0xa4>
 80164da:	682d      	ldr	r5, [r5, #0]
  return reinterpret_cast<T*>(tensor->data.raw);
 80164dc:	f8d9 0000 	ldr.w	r0, [r9]
  const cmsis_nn_bias_data bias_data = {bias, false};
 80164e0:	2200      	movs	r2, #0
  return arm_convolve_wrapper_s16(ctx, conv_params, quant_params, input_dims,
 80164e2:	9302      	str	r3, [sp, #8]
 80164e4:	ab12      	add	r3, sp, #72	@ 0x48
 80164e6:	9006      	str	r0, [sp, #24]
 80164e8:	a81a      	add	r0, sp, #104	@ 0x68
 80164ea:	9100      	str	r1, [sp, #0]
 80164ec:	a916      	add	r1, sp, #88	@ 0x58
 80164ee:	9005      	str	r0, [sp, #20]
 80164f0:	a80c      	add	r0, sp, #48	@ 0x30
 80164f2:	9301      	str	r3, [sp, #4]
 80164f4:	ab0e      	add	r3, sp, #56	@ 0x38
  const cmsis_nn_bias_data bias_data = {bias, false};
 80164f6:	920d      	str	r2, [sp, #52]	@ 0x34
  return arm_convolve_wrapper_s16(ctx, conv_params, quant_params, input_dims,
 80164f8:	aa08      	add	r2, sp, #32
 80164fa:	9004      	str	r0, [sp, #16]
 80164fc:	a80a      	add	r0, sp, #40	@ 0x28
 80164fe:	9103      	str	r1, [sp, #12]
 8016500:	a91e      	add	r1, sp, #120	@ 0x78
  const cmsis_nn_bias_data bias_data = {bias, false};
 8016502:	950c      	str	r5, [sp, #48]	@ 0x30
  return arm_convolve_wrapper_s16(ctx, conv_params, quant_params, input_dims,
 8016504:	f003 fafa 	bl	8019afc <arm_convolve_wrapper_s16>
    // the corresponding arm_convolve_wrapper_[type]_get_buffer_size
  }

  // arm_convolve_wrapper_[type] dispatches the optimized kernel accordingly
  // with the parameters passed
  TFLITE_DCHECK_EQ(
 8016508:	b910      	cbnz	r0, 8016510 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelIsxL10TfLiteType7EEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSG_SG_PSE_.isra.0+0xd8>
          tflite::micro::GetOptionalTensorData<BiasType>(bias), &output_dims,
          tflite::micro::GetTensorData<ActType>(output), type),
      ARM_CMSIS_NN_SUCCESS);

  return kTfLiteOk;
}
 801650a:	b029      	add	sp, #164	@ 0xa4
 801650c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  TFLITE_DCHECK_EQ(
 8016510:	f00c fa2a 	bl	8022968 <abort>

08016514 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelIslL10TfLiteType7EEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSG_SG_PSE_.isra.0>:
TfLiteStatus EvalQuantizedPerChannel(TfLiteContext* context, TfLiteNode* node,
 8016514:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  input_dims.n = input->dims->data[0];
 8016518:	685d      	ldr	r5, [r3, #4]
TfLiteStatus EvalQuantizedPerChannel(TfLiteContext* context, TfLiteNode* node,
 801651a:	461c      	mov	r4, r3
  conv_params.input_offset = -data.reference_op_data.input_zero_point;
 801651c:	6913      	ldr	r3, [r2, #16]
TfLiteStatus EvalQuantizedPerChannel(TfLiteContext* context, TfLiteNode* node,
 801651e:	b0a9      	sub	sp, #164	@ 0xa4
  conv_params.input_offset = -data.reference_op_data.input_zero_point;
 8016520:	425b      	negs	r3, r3
TfLiteStatus EvalQuantizedPerChannel(TfLiteContext* context, TfLiteNode* node,
 8016522:	9f30      	ldr	r7, [sp, #192]	@ 0xc0
 8016524:	f8dd 90c8 	ldr.w	r9, [sp, #200]	@ 0xc8
  conv_params.input_offset = -data.reference_op_data.input_zero_point;
 8016528:	931e      	str	r3, [sp, #120]	@ 0x78
  conv_params.dilation.h = params.dilation_height_factor;
 801652a:	694b      	ldr	r3, [r1, #20]
 801652c:	9325      	str	r3, [sp, #148]	@ 0x94
  conv_params.dilation.w = params.dilation_width_factor;
 801652e:	690b      	ldr	r3, [r1, #16]
 8016530:	9324      	str	r3, [sp, #144]	@ 0x90
  conv_params.output_offset = data.reference_op_data.output_zero_point;
 8016532:	6993      	ldr	r3, [r2, #24]
 8016534:	931f      	str	r3, [sp, #124]	@ 0x7c
  conv_params.stride.h = params.stride_height;
 8016536:	688b      	ldr	r3, [r1, #8]
 8016538:	9321      	str	r3, [sp, #132]	@ 0x84
  conv_params.stride.w = params.stride_width;
 801653a:	684b      	ldr	r3, [r1, #4]
 801653c:	9320      	str	r3, [sp, #128]	@ 0x80
  conv_params.padding.h = data.reference_op_data.padding.height;
 801653e:	6853      	ldr	r3, [r2, #4]
 8016540:	9323      	str	r3, [sp, #140]	@ 0x8c
  conv_params.padding.w = data.reference_op_data.padding.width;
 8016542:	6813      	ldr	r3, [r2, #0]
 8016544:	9322      	str	r3, [sp, #136]	@ 0x88
  conv_params.activation.min = data.reference_op_data.output_activation_min;
 8016546:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8016548:	9326      	str	r3, [sp, #152]	@ 0x98
  conv_params.activation.max = data.reference_op_data.output_activation_max;
 801654a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 801654c:	9327      	str	r3, [sp, #156]	@ 0x9c
      data.reference_op_data.per_channel_output_multiplier);
 801654e:	6a93      	ldr	r3, [r2, #40]	@ 0x28
  quant_params.multiplier = const_cast<int32_t*>(
 8016550:	9309      	str	r3, [sp, #36]	@ 0x24
 8016552:	6a53      	ldr	r3, [r2, #36]	@ 0x24
  input_dims.n = input->dims->data[0];
 8016554:	e9d5 8e01 	ldrd	r8, lr, [r5, #4]
  quant_params.multiplier = const_cast<int32_t*>(
 8016558:	9308      	str	r3, [sp, #32]
  input_dims.n = input->dims->data[0];
 801655a:	e9d5 1303 	ldrd	r1, r3, [r5, #12]
 801655e:	e9cd 8e0e 	strd	r8, lr, [sp, #56]	@ 0x38
 8016562:	e9cd 1310 	strd	r1, r3, [sp, #64]	@ 0x40
  filter_dims.h = filter->dims->data[1];
 8016566:	f8d7 e004 	ldr.w	lr, [r7, #4]
  bias_dims.c = output->dims->data[3];
 801656a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  if (data.buffer_idx > -1) {
 801656e:	6b91      	ldr	r1, [r2, #56]	@ 0x38
  filter_dims.n = 1;
 8016570:	2201      	movs	r2, #1
  filter_dims.h = filter->dims->data[1];
 8016572:	f8de 6008 	ldr.w	r6, [lr, #8]
  filter_dims.n = 1;
 8016576:	9212      	str	r2, [sp, #72]	@ 0x48
  bias_dims.w = 1;
 8016578:	9218      	str	r2, [sp, #96]	@ 0x60
TfLiteStatus EvalQuantizedPerChannel(TfLiteContext* context, TfLiteNode* node,
 801657a:	9d31      	ldr	r5, [sp, #196]	@ 0xc4
  filter_dims.h = filter->dims->data[1];
 801657c:	9613      	str	r6, [sp, #76]	@ 0x4c
  bias_dims.h = 1;
 801657e:	e9cd 2216 	strd	r2, r2, [sp, #88]	@ 0x58
  output_dims.n = output->dims->data[0];
 8016582:	685a      	ldr	r2, [r3, #4]
 8016584:	921a      	str	r2, [sp, #104]	@ 0x68
  filter_dims.w = filter->dims->data[2];
 8016586:	f8de 200c 	ldr.w	r2, [lr, #12]
 801658a:	9214      	str	r2, [sp, #80]	@ 0x50
  filter_dims.c = filter->dims->data[3];
 801658c:	f8de 2010 	ldr.w	r2, [lr, #16]
 8016590:	9215      	str	r2, [sp, #84]	@ 0x54
  output_dims.h = output->dims->data[1];
 8016592:	689a      	ldr	r2, [r3, #8]
 8016594:	921b      	str	r2, [sp, #108]	@ 0x6c
  output_dims.w = output->dims->data[2];
 8016596:	e9d3 3203 	ldrd	r3, r2, [r3, #12]
 801659a:	931c      	str	r3, [sp, #112]	@ 0x70
  ctx.buf = nullptr;
 801659c:	2300      	movs	r3, #0
  bias_dims.c = output->dims->data[3];
 801659e:	9219      	str	r2, [sp, #100]	@ 0x64
  if (data.buffer_idx > -1) {
 80165a0:	4299      	cmp	r1, r3
  output_dims.c = output->dims->data[3];
 80165a2:	921d      	str	r2, [sp, #116]	@ 0x74
  ctx.size = 0;
 80165a4:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
  if (data.buffer_idx > -1) {
 80165a8:	db02      	blt.n	80165b0 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelIslL10TfLiteType7EEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSG_SG_PSE_.isra.0+0x9c>
    ctx.buf = context->GetScratchBuffer(context, data.buffer_idx);
 80165aa:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80165ac:	4798      	blx	r3
 80165ae:	900a      	str	r0, [sp, #40]	@ 0x28
  return reinterpret_cast<const T*>(tensor->data.raw);
 80165b0:	6821      	ldr	r1, [r4, #0]
 80165b2:	683b      	ldr	r3, [r7, #0]
  return tensor == nullptr ? nullptr
 80165b4:	b105      	cbz	r5, 80165b8 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelIslL10TfLiteType7EEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSG_SG_PSE_.isra.0+0xa4>
 80165b6:	682d      	ldr	r5, [r5, #0]
  return reinterpret_cast<T*>(tensor->data.raw);
 80165b8:	f8d9 0000 	ldr.w	r0, [r9]
  const cmsis_nn_bias_data bias_data = {bias, true};
 80165bc:	2201      	movs	r2, #1
  return arm_convolve_wrapper_s16(ctx, conv_params, quant_params, input_dims,
 80165be:	9302      	str	r3, [sp, #8]
 80165c0:	ab12      	add	r3, sp, #72	@ 0x48
 80165c2:	9006      	str	r0, [sp, #24]
 80165c4:	a81a      	add	r0, sp, #104	@ 0x68
 80165c6:	9100      	str	r1, [sp, #0]
 80165c8:	a916      	add	r1, sp, #88	@ 0x58
 80165ca:	9005      	str	r0, [sp, #20]
 80165cc:	a80c      	add	r0, sp, #48	@ 0x30
 80165ce:	9301      	str	r3, [sp, #4]
 80165d0:	ab0e      	add	r3, sp, #56	@ 0x38
  const cmsis_nn_bias_data bias_data = {bias, true};
 80165d2:	920d      	str	r2, [sp, #52]	@ 0x34
  return arm_convolve_wrapper_s16(ctx, conv_params, quant_params, input_dims,
 80165d4:	aa08      	add	r2, sp, #32
 80165d6:	9004      	str	r0, [sp, #16]
 80165d8:	a80a      	add	r0, sp, #40	@ 0x28
 80165da:	9103      	str	r1, [sp, #12]
 80165dc:	a91e      	add	r1, sp, #120	@ 0x78
  const cmsis_nn_bias_data bias_data = {bias, true};
 80165de:	950c      	str	r5, [sp, #48]	@ 0x30
  return arm_convolve_wrapper_s16(ctx, conv_params, quant_params, input_dims,
 80165e0:	f003 fa8c 	bl	8019afc <arm_convolve_wrapper_s16>
  TFLITE_DCHECK_EQ(
 80165e4:	b910      	cbnz	r0, 80165ec <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelIslL10TfLiteType7EEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSG_SG_PSE_.isra.0+0xd8>
}
 80165e6:	b029      	add	sp, #164	@ 0xa4
 80165e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  TFLITE_DCHECK_EQ(
 80165ec:	f00c f9bc 	bl	8022968 <abort>

080165f0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
  }
}

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kConvInputTensor);
 80165f0:	4b82      	ldr	r3, [pc, #520]	@ (80167fc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20c>)
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 80165f2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      tflite::micro::GetEvalInput(context, node, kConvInputTensor);
 80165f6:	681a      	ldr	r2, [r3, #0]
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 80165f8:	f5ad 7d27 	sub.w	sp, sp, #668	@ 0x29c
 80165fc:	4688      	mov	r8, r1
 80165fe:	4604      	mov	r4, r0
      tflite::micro::GetEvalInput(context, node, kConvInputTensor);
 8016600:	f7f9 fbe2 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  const TfLiteEvalTensor* filter =
      tflite::micro::GetEvalInput(context, node, kConvWeightsTensor);
 8016604:	4b7e      	ldr	r3, [pc, #504]	@ (8016800 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x210>)
 8016606:	4641      	mov	r1, r8
      tflite::micro::GetEvalInput(context, node, kConvInputTensor);
 8016608:	4605      	mov	r5, r0
      tflite::micro::GetEvalInput(context, node, kConvWeightsTensor);
 801660a:	681a      	ldr	r2, [r3, #0]
 801660c:	4620      	mov	r0, r4
 801660e:	f7f9 fbdb 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  return node->inputs == nullptr ? 0 : node->inputs->size;
 8016612:	f8d8 b000 	ldr.w	fp, [r8]
 8016616:	9009      	str	r0, [sp, #36]	@ 0x24
 8016618:	f1bb 0f00 	cmp.w	fp, #0
 801661c:	d006      	beq.n	801662c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3c>
  const TfLiteEvalTensor* bias =
      (NumInputs(node) == 3)
          ? tflite::micro::GetEvalInput(context, node, kConvBiasTensor)
 801661e:	f8db 3000 	ldr.w	r3, [fp]
 8016622:	2b03      	cmp	r3, #3
 8016624:	f000 80bc 	beq.w	80167a0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1b0>
 8016628:	f04f 0b00 	mov.w	fp, #0
          : nullptr;
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kConvOutputTensor);
 801662c:	4b75      	ldr	r3, [pc, #468]	@ (8016804 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x214>)
 801662e:	4641      	mov	r1, r8
 8016630:	4620      	mov	r0, r4
 8016632:	681a      	ldr	r2, [r3, #0]
 8016634:	f7f9 fbe2 	bl	800fdfc <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>

  TFLITE_DCHECK(node->builtin_data != nullptr);
 8016638:	f8d8 1014 	ldr.w	r1, [r8, #20]
      tflite::micro::GetEvalOutput(context, node, kConvOutputTensor);
 801663c:	4607      	mov	r7, r0
  TFLITE_DCHECK(node->builtin_data != nullptr);
 801663e:	2900      	cmp	r1, #0
 8016640:	f000 80a5 	beq.w	801678e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19e>
  const auto& params =
      *(reinterpret_cast<TfLiteConvParams*>(node->builtin_data));
  TFLITE_DCHECK(node->user_data != nullptr);
 8016644:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016648:	2a00      	cmp	r2, #0
 801664a:	f000 80a0 	beq.w	801678e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19e>
  const OpData& data = *(static_cast<const OpData*>(node->user_data));

  TF_LITE_ENSURE_EQ(context, input->type, output->type);
 801664e:	7a28      	ldrb	r0, [r5, #8]
 8016650:	7a3b      	ldrb	r3, [r7, #8]
 8016652:	4298      	cmp	r0, r3
 8016654:	d011      	beq.n	801667a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x8a>
 8016656:	496c      	ldr	r1, [pc, #432]	@ (8016808 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x218>)
 8016658:	4a6c      	ldr	r2, [pc, #432]	@ (801680c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x21c>)
 801665a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801665e:	f44f 73d1 	mov.w	r3, #418	@ 0x1a2
 8016662:	6965      	ldr	r5, [r4, #20]
 8016664:	4620      	mov	r0, r4
 8016666:	e9cd 2100 	strd	r2, r1, [sp]
 801666a:	4a69      	ldr	r2, [pc, #420]	@ (8016810 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x220>)
 801666c:	4969      	ldr	r1, [pc, #420]	@ (8016814 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x224>)
 801666e:	47a8      	blx	r5
 8016670:	2001      	movs	r0, #1
                  input->type);
      return kTfLiteError;
  }

  return kTfLiteOk;
}
 8016672:	f50d 7d27 	add.w	sp, sp, #668	@ 0x29c
 8016676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE_MSG(
 801667a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801667c:	7a1b      	ldrb	r3, [r3, #8]
 801667e:	4298      	cmp	r0, r3
 8016680:	f000 8096 	beq.w	80167b0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1c0>
 8016684:	2807      	cmp	r0, #7
 8016686:	f000 8084 	beq.w	8016792 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a2>
 801668a:	2b12      	cmp	r3, #18
 801668c:	f040 8083 	bne.w	8016796 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a6>
 8016690:	f1b0 0309 	subs.w	r3, r0, #9
 8016694:	bf18      	it	ne
 8016696:	2301      	movne	r3, #1
 8016698:	2b00      	cmp	r3, #0
 801669a:	d17c      	bne.n	8016796 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a6>
  conv_params.input_offset = -data.reference_op_data.input_zero_point;
 801669c:	6910      	ldr	r0, [r2, #16]
  output_dims.n = output->dims->data[0];
 801669e:	f50d 7a9a 	add.w	sl, sp, #308	@ 0x134
  input_dims.n = input->dims->data[0];
 80166a2:	f8d5 c004 	ldr.w	ip, [r5, #4]
  conv_params.input_offset = -data.reference_op_data.input_zero_point;
 80166a6:	4240      	negs	r0, r0
  conv_params.stride.w = params.stride_width;
 80166a8:	e9d1 6801 	ldrd	r6, r8, [r1, #4]
  conv_params.input_offset = -data.reference_op_data.input_zero_point;
 80166ac:	9084      	str	r0, [sp, #528]	@ 0x210
  conv_params.padding.w = data.reference_op_data.padding.width;
 80166ae:	6810      	ldr	r0, [r2, #0]
  conv_params.stride.h = params.stride_height;
 80166b0:	e9cd 6886 	strd	r6, r8, [sp, #536]	@ 0x218
  conv_params.dilation.h = params.dilation_height_factor;
 80166b4:	694e      	ldr	r6, [r1, #20]
  conv_params.dilation.w = params.dilation_width_factor;
 80166b6:	6909      	ldr	r1, [r1, #16]
  conv_params.padding.h = data.reference_op_data.padding.height;
 80166b8:	f8d2 8004 	ldr.w	r8, [r2, #4]
  conv_params.dilation.w = params.dilation_width_factor;
 80166bc:	918a      	str	r1, [sp, #552]	@ 0x228
  conv_params.output_offset = data.reference_op_data.output_zero_point;
 80166be:	6991      	ldr	r1, [r2, #24]
  conv_params.dilation.h = params.dilation_height_factor;
 80166c0:	968b      	str	r6, [sp, #556]	@ 0x22c
  conv_params.output_offset = data.reference_op_data.output_zero_point;
 80166c2:	9185      	str	r1, [sp, #532]	@ 0x214
  input_dims.n = input->dims->data[0];
 80166c4:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80166c8:	9141      	str	r1, [sp, #260]	@ 0x104
 80166ca:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80166ce:	9142      	str	r1, [sp, #264]	@ 0x108
  conv_params.activation.min = data.reference_op_data.output_activation_min;
 80166d0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80166d2:	918c      	str	r1, [sp, #560]	@ 0x230
  conv_params.activation.max = data.reference_op_data.output_activation_max;
 80166d4:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80166d6:	918d      	str	r1, [sp, #564]	@ 0x234
      data.reference_op_data.per_channel_output_multiplier);
 80166d8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
  quant_params.multiplier = const_cast<int32_t*>(
 80166da:	913a      	str	r1, [sp, #232]	@ 0xe8
 80166dc:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 80166de:	9139      	str	r1, [sp, #228]	@ 0xe4
  input_dims.n = input->dims->data[0];
 80166e0:	f8dc 100c 	ldr.w	r1, [ip, #12]
 80166e4:	9143      	str	r1, [sp, #268]	@ 0x10c
 80166e6:	f8dc 1010 	ldr.w	r1, [ip, #16]
  conv_params.padding.w = data.reference_op_data.padding.width;
 80166ea:	e9cd 0888 	strd	r0, r8, [sp, #544]	@ 0x220
  input_dims.n = input->dims->data[0];
 80166ee:	9144      	str	r1, [sp, #272]	@ 0x110
  filter_dims.n = 1;
 80166f0:	f50d 788a 	add.w	r8, sp, #276	@ 0x114
  if (data.buffer_idx > -1) {
 80166f4:	6b90      	ldr	r0, [r2, #56]	@ 0x38
  filter_dims.n = 1;
 80166f6:	2101      	movs	r1, #1
  filter_dims.h = filter->dims->data[1];
 80166f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
  filter_dims.n = 1;
 80166fa:	f8c8 1000 	str.w	r1, [r8]
  if (data.buffer_idx > -1) {
 80166fe:	2800      	cmp	r0, #0
  filter_dims.h = filter->dims->data[1];
 8016700:	f8d2 9004 	ldr.w	r9, [r2, #4]
  bias_dims.c = output->dims->data[3];
 8016704:	687a      	ldr	r2, [r7, #4]
  filter_dims.h = filter->dims->data[1];
 8016706:	f8d9 6008 	ldr.w	r6, [r9, #8]
  output_dims.n = output->dims->data[0];
 801670a:	f8d2 e004 	ldr.w	lr, [r2, #4]
  filter_dims.h = filter->dims->data[1];
 801670e:	f8c8 6004 	str.w	r6, [r8, #4]
  filter_dims.w = filter->dims->data[2];
 8016712:	f8d9 600c 	ldr.w	r6, [r9, #12]
  output_dims.n = output->dims->data[0];
 8016716:	f8ca e000 	str.w	lr, [sl]
  filter_dims.w = filter->dims->data[2];
 801671a:	f8c8 6008 	str.w	r6, [r8, #8]
  filter_dims.c = filter->dims->data[3];
 801671e:	f8d9 6010 	ldr.w	r6, [r9, #16]
  bias_dims.n = 1;
 8016722:	f50d 7992 	add.w	r9, sp, #292	@ 0x124
  bias_dims.h = 1;
 8016726:	e9c9 1100 	strd	r1, r1, [r9]
  bias_dims.w = 1;
 801672a:	f8c9 1008 	str.w	r1, [r9, #8]
  output_dims.h = output->dims->data[1];
 801672e:	6891      	ldr	r1, [r2, #8]
  filter_dims.c = filter->dims->data[3];
 8016730:	f8c8 600c 	str.w	r6, [r8, #12]
  output_dims.h = output->dims->data[1];
 8016734:	f8ca 1004 	str.w	r1, [sl, #4]
  output_dims.w = output->dims->data[2];
 8016738:	e9d2 2103 	ldrd	r2, r1, [r2, #12]
  ctx.size = 0;
 801673c:	e9cd 333b 	strd	r3, r3, [sp, #236]	@ 0xec
  output_dims.w = output->dims->data[2];
 8016740:	f8ca 2008 	str.w	r2, [sl, #8]
  bias_dims.c = output->dims->data[3];
 8016744:	f8c9 100c 	str.w	r1, [r9, #12]
  output_dims.c = output->dims->data[3];
 8016748:	f8ca 100c 	str.w	r1, [sl, #12]
  if (data.buffer_idx > -1) {
 801674c:	db04      	blt.n	8016758 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x168>
    ctx.buf = context->GetScratchBuffer(context, data.buffer_idx);
 801674e:	4601      	mov	r1, r0
 8016750:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8016752:	4620      	mov	r0, r4
 8016754:	4798      	blx	r3
 8016756:	903b      	str	r0, [sp, #236]	@ 0xec
  return reinterpret_cast<const T*>(tensor->data.raw);
 8016758:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801675a:	682c      	ldr	r4, [r5, #0]
 801675c:	681b      	ldr	r3, [r3, #0]
  return tensor == nullptr ? nullptr
 801675e:	f1bb 0f00 	cmp.w	fp, #0
 8016762:	d001      	beq.n	8016768 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x178>
 8016764:	f8db b000 	ldr.w	fp, [fp]
    return arm_convolve_wrapper_s4(ctx, conv_params, quant_params, input_dims,
 8016768:	683a      	ldr	r2, [r7, #0]
 801676a:	a83b      	add	r0, sp, #236	@ 0xec
 801676c:	9302      	str	r3, [sp, #8]
 801676e:	a984      	add	r1, sp, #528	@ 0x210
 8016770:	9206      	str	r2, [sp, #24]
 8016772:	ab41      	add	r3, sp, #260	@ 0x104
 8016774:	aa39      	add	r2, sp, #228	@ 0xe4
 8016776:	f8cd 900c 	str.w	r9, [sp, #12]
 801677a:	f8cd 8004 	str.w	r8, [sp, #4]
 801677e:	9400      	str	r4, [sp, #0]
 8016780:	e9cd ba04 	strd	fp, sl, [sp, #16]
 8016784:	f003 f9bc 	bl	8019b00 <arm_convolve_wrapper_s4>
  TFLITE_DCHECK_EQ(
 8016788:	2800      	cmp	r0, #0
 801678a:	f000 81f4 	beq.w	8016b76 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x586>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 801678e:	f00c f8eb 	bl	8022968 <abort>
  TF_LITE_ENSURE_MSG(
 8016792:	2b09      	cmp	r3, #9
 8016794:	d01c      	beq.n	80167d0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e0>
 8016796:	6963      	ldr	r3, [r4, #20]
 8016798:	4620      	mov	r0, r4
 801679a:	491f      	ldr	r1, [pc, #124]	@ (8016818 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x228>)
 801679c:	4798      	blx	r3
 801679e:	e767      	b.n	8016670 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x80>
          ? tflite::micro::GetEvalInput(context, node, kConvBiasTensor)
 80167a0:	4b1e      	ldr	r3, [pc, #120]	@ (801681c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x22c>)
 80167a2:	4641      	mov	r1, r8
 80167a4:	4620      	mov	r0, r4
 80167a6:	681a      	ldr	r2, [r3, #0]
 80167a8:	f7f9 fb0e 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 80167ac:	4683      	mov	fp, r0
 80167ae:	e73d      	b.n	801662c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3c>
  switch (input->type) {  // Already know in/out types are same.
 80167b0:	2801      	cmp	r0, #1
 80167b2:	d039      	beq.n	8016828 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x238>
 80167b4:	b120      	cbz	r0, 80167c0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1d0>
 80167b6:	2807      	cmp	r0, #7
 80167b8:	d00a      	beq.n	80167d0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e0>
 80167ba:	2809      	cmp	r0, #9
 80167bc:	f000 81f3 	beq.w	8016ba6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5b6>
      MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
 80167c0:	f7f5 f9e8 	bl	800bb94 <TfLiteTypeGetName>
 80167c4:	7a2a      	ldrb	r2, [r5, #8]
 80167c6:	4601      	mov	r1, r0
 80167c8:	4815      	ldr	r0, [pc, #84]	@ (8016820 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x230>)
 80167ca:	f7f8 fdc7 	bl	800f35c <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 80167ce:	e74f      	b.n	8016670 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x80>
      if (bias == nullptr || bias->type == kTfLiteInt32) {
 80167d0:	f1bb 0f00 	cmp.w	fp, #0
 80167d4:	f000 825d 	beq.w	8016c92 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x6a2>
 80167d8:	f89b 0008 	ldrb.w	r0, [fp, #8]
 80167dc:	2802      	cmp	r0, #2
 80167de:	f000 8258 	beq.w	8016c92 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x6a2>
      } else if (bias->type == kTfLiteInt64) {
 80167e2:	2804      	cmp	r0, #4
 80167e4:	f040 825e 	bne.w	8016ca4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x6b4>
        return EvalQuantizedPerChannel<int16_t, int64_t, kTfLiteInt16>(
 80167e8:	4620      	mov	r0, r4
 80167ea:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 80167ec:	462b      	mov	r3, r5
 80167ee:	9400      	str	r4, [sp, #0]
 80167f0:	e9cd b701 	strd	fp, r7, [sp, #4]
 80167f4:	f7ff fe20 	bl	8016438 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelIsxL10TfLiteType7EEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSG_SG_PSE_.isra.0>
            context, node, params, data, input, filter, bias, output);
 80167f8:	e73b      	b.n	8016672 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x82>
 80167fa:	bf00      	nop
 80167fc:	080305e4 	.word	0x080305e4
 8016800:	080305e0 	.word	0x080305e0
 8016804:	080305d8 	.word	0x080305d8
 8016808:	0802846c 	.word	0x0802846c
 801680c:	0802847c 	.word	0x0802847c
 8016810:	080287bc 	.word	0x080287bc
 8016814:	08026310 	.word	0x08026310
 8016818:	0802884c 	.word	0x0802884c
 801681c:	080305dc 	.word	0x080305dc
 8016820:	0802821c 	.word	0x0802821c
 8016824:	00000000 	.word	0x00000000
          ConvParamsFloat(params, data.reference_op_data),
 8016828:	a898      	add	r0, sp, #608	@ 0x260
 801682a:	f7f8 fe2b 	bl	800f484 <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE>
          tflite::micro::GetTensorShape(input),
 801682e:	4629      	mov	r1, r5
 8016830:	a861      	add	r0, sp, #388	@ 0x184
 8016832:	f7f9 faef 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          tflite::micro::GetTensorShape(filter),
 8016836:	9c09      	ldr	r4, [sp, #36]	@ 0x24
  return reinterpret_cast<const T*>(tensor->data.raw);
 8016838:	682b      	ldr	r3, [r5, #0]
 801683a:	a868      	add	r0, sp, #416	@ 0x1a0
 801683c:	4621      	mov	r1, r4
 801683e:	931d      	str	r3, [sp, #116]	@ 0x74
 8016840:	f7f9 fae8 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 8016844:	6823      	ldr	r3, [r4, #0]
          tflite::micro::GetTensorShape(bias),
 8016846:	4659      	mov	r1, fp
 8016848:	a86f      	add	r0, sp, #444	@ 0x1bc
 801684a:	931c      	str	r3, [sp, #112]	@ 0x70
 801684c:	f7f9 fae2 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor == nullptr ? nullptr
 8016850:	f1bb 0f00 	cmp.w	fp, #0
 8016854:	d001      	beq.n	801685a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x26a>
 8016856:	f8db b000 	ldr.w	fp, [fp]
          tflite::micro::GetTensorShape(output),
 801685a:	4639      	mov	r1, r7
 801685c:	a876      	add	r0, sp, #472	@ 0x1d8
 801685e:	f7f9 fad9 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<T*>(tensor->data.raw);
 8016862:	683b      	ldr	r3, [r7, #0]
          tflite::micro::GetTensorShape(nullptr), nullptr);
 8016864:	2100      	movs	r1, #0
 8016866:	a87d      	add	r0, sp, #500	@ 0x1f4
 8016868:	931b      	str	r3, [sp, #108]	@ 0x6c
 801686a:	f7f9 fad3 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 801686e:	f9bd 2262 	ldrsh.w	r2, [sp, #610]	@ 0x262
  const int dilation_height_factor = params.dilation_height_factor;
  const int pad_width = params.padding_values.width;
  const int pad_height = params.padding_values.height;
  const float output_activation_min = params.float_activation_min;
  const float output_activation_max = params.float_activation_max;
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 8016872:	9b61      	ldr	r3, [sp, #388]	@ 0x184
 8016874:	920e      	str	r2, [sp, #56]	@ 0x38
 8016876:	f9bd 226a 	ldrsh.w	r2, [sp, #618]	@ 0x26a
 801687a:	2b04      	cmp	r3, #4
 801687c:	eddd 6aa4 	vldr	s13, [sp, #656]	@ 0x290
 8016880:	920f      	str	r2, [sp, #60]	@ 0x3c
 8016882:	f9bd 226c 	ldrsh.w	r2, [sp, #620]	@ 0x26c
 8016886:	ed9d 6aa5 	vldr	s12, [sp, #660]	@ 0x294
  const int stride_height = params.stride_height;
 801688a:	9210      	str	r2, [sp, #64]	@ 0x40
  const int dilation_width_factor = params.dilation_width_factor;
 801688c:	f9bd 226e 	ldrsh.w	r2, [sp, #622]	@ 0x26e
 8016890:	f9bd c264 	ldrsh.w	ip, [sp, #612]	@ 0x264
 8016894:	9211      	str	r2, [sp, #68]	@ 0x44
  const int dilation_height_factor = params.dilation_height_factor;
 8016896:	f9bd 2270 	ldrsh.w	r2, [sp, #624]	@ 0x270
 801689a:	9212      	str	r2, [sp, #72]	@ 0x48
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 801689c:	f47f af77 	bne.w	801678e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19e>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
 80168a0:	9b68      	ldr	r3, [sp, #416]	@ 0x1a0
 80168a2:	2b04      	cmp	r3, #4
 80168a4:	f47f af73 	bne.w	801678e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19e>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 80168a8:	9b76      	ldr	r3, [sp, #472]	@ 0x1d8
 80168aa:	2b04      	cmp	r3, #4
 80168ac:	f47f af6f 	bne.w	801678e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19e>
 80168b0:	9862      	ldr	r0, [sp, #392]	@ 0x188
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 80168b2:	9b77      	ldr	r3, [sp, #476]	@ 0x1dc
 80168b4:	4283      	cmp	r3, r0
 80168b6:	f47f af6a 	bne.w	801678e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19e>
 80168ba:	9b69      	ldr	r3, [sp, #420]	@ 0x1a4
 80168bc:	9a7a      	ldr	r2, [sp, #488]	@ 0x1e8
 80168be:	9e65      	ldr	r6, [sp, #404]	@ 0x194
 80168c0:	4293      	cmp	r3, r2
 80168c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80168c4:	f47f af63 	bne.w	801678e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19e>
  (void)im2col_data;   // only used in optimized code.
  (void)im2col_shape;  // only used in optimized code.
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
  const int input_depth = input_shape.Dims(3);
  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
  if (bias_data) {
 80168c8:	f1bb 0f00 	cmp.w	fp, #0
 80168cc:	d011      	beq.n	80168f2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x302>
    for (int i = 0; i < size_; i++) {
 80168ce:	9c6f      	ldr	r4, [sp, #444]	@ 0x1bc
 80168d0:	2c00      	cmp	r4, #0
 80168d2:	f340 81dc 	ble.w	8016c8e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x69e>
 80168d6:	ab6f      	add	r3, sp, #444	@ 0x1bc
    int buffer_size = 1;
 80168d8:	2101      	movs	r1, #1
 80168da:	eb03 0484 	add.w	r4, r3, r4, lsl #2
      buffer_size *= dims_data[i];
 80168de:	f853 5f04 	ldr.w	r5, [r3, #4]!
    for (int i = 0; i < size_; i++) {
 80168e2:	42a3      	cmp	r3, r4
      buffer_size *= dims_data[i];
 80168e4:	fb05 f101 	mul.w	r1, r5, r1
    for (int i = 0; i < size_; i++) {
 80168e8:	d1f9      	bne.n	80168de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ee>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
 80168ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80168ec:	428b      	cmp	r3, r1
 80168ee:	f47f af4e 	bne.w	801678e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19e>
    return dims_[i];
 80168f2:	9f6c      	ldr	r7, [sp, #432]	@ 0x1b0
 80168f4:	9963      	ldr	r1, [sp, #396]	@ 0x18c
 80168f6:	9b6a      	ldr	r3, [sp, #424]	@ 0x1a8
 80168f8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80168fa:	930c      	str	r3, [sp, #48]	@ 0x30
 80168fc:	9b6b      	ldr	r3, [sp, #428]	@ 0x1ac
 80168fe:	9c64      	ldr	r4, [sp, #400]	@ 0x190
 8016900:	9714      	str	r7, [sp, #80]	@ 0x50
 8016902:	930a      	str	r3, [sp, #40]	@ 0x28
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int filter_input_depth = filter_shape.Dims(3);
  const int groups = input_depth / filter_input_depth;
 8016904:	fb96 f1f7 	sdiv	r1, r6, r7
  TFLITE_DCHECK_NE(groups, 0);
 8016908:	2900      	cmp	r1, #0
 801690a:	f43f af40 	beq.w	801678e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19e>
  TFLITE_DCHECK_EQ(input_depth % filter_input_depth, 0);
 801690e:	fb07 6311 	mls	r3, r7, r1, r6
 8016912:	2b00      	cmp	r3, #0
 8016914:	f47f af3b 	bne.w	801678e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19e>
  const int filters_per_group = output_depth / groups;
 8016918:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801691a:	fb95 f5f1 	sdiv	r5, r5, r1
 801691e:	951f      	str	r5, [sp, #124]	@ 0x7c
  TFLITE_DCHECK_NE(filters_per_group, 0);
 8016920:	2d00      	cmp	r5, #0
 8016922:	f43f af34 	beq.w	801678e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19e>
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);

  for (int batch = 0; batch < batches; ++batch) {
 8016926:	2800      	cmp	r0, #0
 8016928:	e9dd 8978 	ldrd	r8, r9, [sp, #480]	@ 0x1e0
 801692c:	f340 8123 	ble.w	8016b76 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x586>
 8016930:	469a      	mov	sl, r3
 8016932:	fb04 f30c 	mul.w	r3, r4, ip
 8016936:	4625      	mov	r5, r4
 8016938:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 801693a:	425b      	negs	r3, r3
 801693c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801693e:	9513      	str	r5, [sp, #76]	@ 0x4c
 8016940:	1b1b      	subs	r3, r3, r4
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
                total += (input_value * filter_value);
              }
            }
          }
          float bias_value = 0.0f;
 8016942:	ed5f 5a48 	vldr	s11, [pc, #-288]	@ 8016824 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x234>
 8016946:	9619      	str	r6, [sp, #100]	@ 0x64
 8016948:	fb06 f403 	mul.w	r4, r6, r3
 801694c:	fb06 f305 	mul.w	r3, r6, r5
 8016950:	fb09 f508 	mul.w	r5, r9, r8
 8016954:	fb02 fe05 	mul.w	lr, r2, r5
 8016958:	9d13      	ldr	r5, [sp, #76]	@ 0x4c
 801695a:	fb05 f501 	mul.w	r5, r5, r1
 801695e:	f8cd e0a0 	str.w	lr, [sp, #160]	@ 0xa0
 8016962:	fb06 f105 	mul.w	r1, r6, r5
 8016966:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8016968:	9129      	str	r1, [sp, #164]	@ 0xa4
 801696a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801696c:	fb05 f501 	mul.w	r5, r5, r1
 8016970:	fb07 f105 	mul.w	r1, r7, r5
 8016974:	9124      	str	r1, [sp, #144]	@ 0x90
 8016976:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8016978:	fb03 f501 	mul.w	r5, r3, r1
 801697c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 801697e:	fb01 f103 	mul.w	r1, r1, r3
 8016982:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016984:	fb07 f303 	mul.w	r3, r7, r3
 8016988:	9127      	str	r1, [sp, #156]	@ 0x9c
 801698a:	00a9      	lsls	r1, r5, #2
 801698c:	009b      	lsls	r3, r3, #2
 801698e:	4615      	mov	r5, r2
 8016990:	9122      	str	r1, [sp, #136]	@ 0x88
 8016992:	4651      	mov	r1, sl
 8016994:	9323      	str	r3, [sp, #140]	@ 0x8c
 8016996:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016998:	fb06 f303 	mul.w	r3, r6, r3
 801699c:	009b      	lsls	r3, r3, #2
 801699e:	9320      	str	r3, [sp, #128]	@ 0x80
 80169a0:	fb02 f309 	mul.w	r3, r2, r9
 80169a4:	4662      	mov	r2, ip
 80169a6:	46ac      	mov	ip, r5
 80169a8:	9326      	str	r3, [sp, #152]	@ 0x98
 80169aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80169ac:	fb06 f303 	mul.w	r3, r6, r3
 80169b0:	9325      	str	r3, [sp, #148]	@ 0x94
 80169b2:	00bb      	lsls	r3, r7, #2
 80169b4:	931e      	str	r3, [sp, #120]	@ 0x78
 80169b6:	4653      	mov	r3, sl
    for (int out_y = 0; out_y < output_height; ++out_y) {
 80169b8:	f1b8 0f00 	cmp.w	r8, #0
 80169bc:	f340 80d3 	ble.w	8016b66 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x576>
 80169c0:	2500      	movs	r5, #0
 80169c2:	f1c2 0a00 	rsb	sl, r2, #0
 80169c6:	46a6      	mov	lr, r4
 80169c8:	930d      	str	r3, [sp, #52]	@ 0x34
 80169ca:	9515      	str	r5, [sp, #84]	@ 0x54
 80169cc:	f8cd b068 	str.w	fp, [sp, #104]	@ 0x68
 80169d0:	902d      	str	r0, [sp, #180]	@ 0xb4
 80169d2:	e9cd 212b 	strd	r2, r1, [sp, #172]	@ 0xac
      for (int out_x = 0; out_x < output_width; ++out_x) {
 80169d6:	f1b9 0f00 	cmp.w	r9, #0
 80169da:	f340 80b1 	ble.w	8016b40 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x550>
 80169de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80169e0:	f1c2 0b00 	rsb	fp, r2, #0
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 80169e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80169e6:	2a00      	cmp	r2, #0
 80169e8:	f340 80aa 	ble.w	8016b40 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x550>
 80169ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80169ee:	2100      	movs	r1, #0
 80169f0:	4677      	mov	r7, lr
 80169f2:	e9cd 842e 	strd	r8, r4, [sp, #184]	@ 0xb8
 80169f6:	4614      	mov	r4, r2
 80169f8:	460a      	mov	r2, r1
 80169fa:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 80169fc:	2100      	movs	r1, #0
 80169fe:	4616      	mov	r6, r2
 8016a00:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 8016a04:	4688      	mov	r8, r1
 8016a06:	9018      	str	r0, [sp, #96]	@ 0x60
 8016a08:	4618      	mov	r0, r3
 8016a0a:	e9cd 9c30 	strd	r9, ip, [sp, #192]	@ 0xc0
 8016a0e:	e9cd 4e32 	strd	r4, lr, [sp, #200]	@ 0xc8
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8016a12:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
          auto group = out_channel / filters_per_group;
 8016a14:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8016a16:	2a00      	cmp	r2, #0
          auto group = out_channel / filters_per_group;
 8016a18:	fb91 f3f3 	sdiv	r3, r1, r3
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8016a1c:	dd5c      	ble.n	8016ad8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4e8>
                                      in_channel + group * filter_input_depth)];
 8016a1e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8016a20:	f04f 0900 	mov.w	r9, #0
 8016a24:	f8cd 80d8 	str.w	r8, [sp, #216]	@ 0xd8
 8016a28:	4684      	mov	ip, r0
                                      in_channel + group * filter_input_depth)];
 8016a2a:	fb05 f203 	mul.w	r2, r5, r3
 8016a2e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
          float total = 0.f;
 8016a30:	ed1f 7a84 	vldr	s14, [pc, #-528]	@ 8016824 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x234>
 8016a34:	eb03 0488 	add.w	r4, r3, r8, lsl #2
 8016a38:	eb02 0e07 	add.w	lr, r2, r7
 8016a3c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8016a3e:	46b0      	mov	r8, r6
                                      in_channel + group * filter_input_depth)];
 8016a40:	9221      	str	r2, [sp, #132]	@ 0x84
 8016a42:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
 8016a46:	1953      	adds	r3, r2, r5
 8016a48:	932a      	str	r3, [sp, #168]	@ 0xa8
 8016a4a:	4653      	mov	r3, sl
 8016a4c:	e9cd 1734 	strd	r1, r7, [sp, #208]	@ 0xd0
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8016a50:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016a52:	2a00      	cmp	r2, #0
 8016a54:	f340 8094 	ble.w	8016b80 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x590>
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
 8016a58:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8016a5a:	4627      	mov	r7, r4
 8016a5c:	4676      	mov	r6, lr
 8016a5e:	4658      	mov	r0, fp
 8016a60:	2b00      	cmp	r3, #0
 8016a62:	bfa8      	it	ge
 8016a64:	429a      	cmpge	r2, r3
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8016a66:	f04f 0500 	mov.w	r5, #0
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
 8016a6a:	bfcc      	ite	gt
 8016a6c:	2201      	movgt	r2, #1
 8016a6e:	2200      	movle	r2, #0
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8016a70:	4611      	mov	r1, r2
 8016a72:	e009      	b.n	8016a88 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x498>
 8016a74:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8016a76:	3501      	adds	r5, #1
 8016a78:	4410      	add	r0, r2
 8016a7a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8016a7c:	4416      	add	r6, r2
 8016a7e:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8016a80:	4417      	add	r7, r2
 8016a82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016a84:	42aa      	cmp	r2, r5
 8016a86:	d07b      	beq.n	8016b80 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x590>
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
 8016a88:	2800      	cmp	r0, #0
 8016a8a:	dbf3      	blt.n	8016a74 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x484>
 8016a8c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8016a8e:	4290      	cmp	r0, r2
 8016a90:	daf0      	bge.n	8016a74 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x484>
 8016a92:	2900      	cmp	r1, #0
 8016a94:	d0ee      	beq.n	8016a74 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x484>
              for (int in_channel = 0; in_channel < filter_input_depth;
 8016a96:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8016a98:	2a00      	cmp	r2, #0
 8016a9a:	ddeb      	ble.n	8016a74 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x484>
 8016a9c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8016a9e:	9337      	str	r3, [sp, #220]	@ 0xdc
 8016aa0:	e9cd 6716 	strd	r6, r7, [sp, #88]	@ 0x58
                (i2 >= 0 && i2 < dims_data[2]));
  TFLITE_DCHECK((dims_data[3] == 0 && i3 == 0) ||
 8016aa4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016aa6:	4313      	orrs	r3, r2
 8016aa8:	d006      	beq.n	8016ab8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4c8>
 8016aaa:	2a00      	cmp	r2, #0
 8016aac:	f6ff ae6f 	blt.w	801678e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19e>
 8016ab0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016ab2:	429a      	cmp	r2, r3
 8016ab4:	f6bf ae6b 	bge.w	801678e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19e>
                                      in_channel + group * filter_input_depth)];
 8016ab8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
              for (int in_channel = 0; in_channel < filter_input_depth;
 8016aba:	3201      	adds	r2, #1
                                      in_channel + group * filter_input_depth)];
 8016abc:	ecb3 5a01 	vldmia	r3!, {s10}
 8016ac0:	9316      	str	r3, [sp, #88]	@ 0x58
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
 8016ac2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8016ac4:	ecf3 7a01 	vldmia	r3!, {s15}
 8016ac8:	9317      	str	r3, [sp, #92]	@ 0x5c
                total += (input_value * filter_value);
 8016aca:	eea5 7a27 	vfma.f32	s14, s10, s15
              for (int in_channel = 0; in_channel < filter_input_depth;
 8016ace:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8016ad0:	429a      	cmp	r2, r3
 8016ad2:	d1e7      	bne.n	8016aa4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4b4>
 8016ad4:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 8016ad6:	e7cd      	b.n	8016a74 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x484>
          float total = 0.f;
 8016ad8:	ed1f 7aae 	vldr	s14, [pc, #-696]	@ 8016824 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x234>
          if (bias_data) {
 8016adc:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8016ade:	2b00      	cmp	r3, #0
 8016ae0:	d04b      	beq.n	8016b7a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x58a>
            bias_value = bias_data[out_channel];
 8016ae2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8016ae6:	edd3 7a00 	vldr	s15, [r3]
          }
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
              ActivationFunctionWithMinMax(total + bias_value,
 8016aea:	ee77 7a87 	vadd.f32	s15, s15, s14
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 8016aee:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8016af0:	3101      	adds	r1, #1
 8016af2:	4498      	add	r8, r3
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
 8016af4:	9b18      	ldr	r3, [sp, #96]	@ 0x60
	return __b;
 8016af6:	eef4 6a67 	vcmp.f32	s13, s15
 8016afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016afe:	fe76 7aa7 	vselgt.f32	s15, s13, s15
	return __b;
 8016b02:	eeb4 6a67 	vcmp.f32	s12, s15
 8016b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016b0a:	bf48      	it	mi
 8016b0c:	eef0 7a46 	vmovmi.f32	s15, s12
 8016b10:	ece3 7a01 	vstmia	r3!, {s15}
 8016b14:	9318      	str	r3, [sp, #96]	@ 0x60
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 8016b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016b18:	428b      	cmp	r3, r1
 8016b1a:	f47f af7a 	bne.w	8016a12 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x422>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8016b1e:	4632      	mov	r2, r6
 8016b20:	9925      	ldr	r1, [sp, #148]	@ 0x94
 8016b22:	4603      	mov	r3, r0
 8016b24:	3201      	adds	r2, #1
 8016b26:	440f      	add	r7, r1
 8016b28:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8016b2a:	e9dd 9c30 	ldrd	r9, ip, [sp, #192]	@ 0xc0
 8016b2e:	e9dd 4e32 	ldrd	r4, lr, [sp, #200]	@ 0xc8
 8016b32:	4591      	cmp	r9, r2
 8016b34:	448b      	add	fp, r1
 8016b36:	4464      	add	r4, ip
 8016b38:	f47f af5f 	bne.w	80169fa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x40a>
 8016b3c:	e9dd 842e 	ldrd	r8, r4, [sp, #184]	@ 0xb8
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8016b40:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8016b42:	9826      	ldr	r0, [sp, #152]	@ 0x98
 8016b44:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8016b46:	4401      	add	r1, r0
 8016b48:	3201      	adds	r2, #1
 8016b4a:	910d      	str	r1, [sp, #52]	@ 0x34
 8016b4c:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8016b4e:	4590      	cmp	r8, r2
 8016b50:	9215      	str	r2, [sp, #84]	@ 0x54
 8016b52:	448e      	add	lr, r1
 8016b54:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8016b56:	448a      	add	sl, r1
 8016b58:	f47f af3d 	bne.w	80169d6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3e6>
 8016b5c:	f8dd b068 	ldr.w	fp, [sp, #104]	@ 0x68
 8016b60:	982d      	ldr	r0, [sp, #180]	@ 0xb4
 8016b62:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	@ 0xac
  for (int batch = 0; batch < batches; ++batch) {
 8016b66:	9d28      	ldr	r5, [sp, #160]	@ 0xa0
 8016b68:	3101      	adds	r1, #1
 8016b6a:	442b      	add	r3, r5
 8016b6c:	4281      	cmp	r1, r0
 8016b6e:	9d29      	ldr	r5, [sp, #164]	@ 0xa4
 8016b70:	442c      	add	r4, r5
 8016b72:	f47f af21 	bne.w	80169b8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3c8>
  return kTfLiteOk;
 8016b76:	2000      	movs	r0, #0
 8016b78:	e57b      	b.n	8016672 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x82>
          float bias_value = 0.0f;
 8016b7a:	eef0 7a65 	vmov.f32	s15, s11
 8016b7e:	e7b4      	b.n	8016aea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4fa>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8016b80:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8016b82:	f109 0901 	add.w	r9, r9, #1
 8016b86:	4496      	add	lr, r2
 8016b88:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8016b8a:	4414      	add	r4, r2
 8016b8c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8016b8e:	4413      	add	r3, r2
 8016b90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8016b92:	454a      	cmp	r2, r9
 8016b94:	f47f af5c 	bne.w	8016a50 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x460>
 8016b98:	4646      	mov	r6, r8
 8016b9a:	4660      	mov	r0, ip
 8016b9c:	f8dd 80d8 	ldr.w	r8, [sp, #216]	@ 0xd8
 8016ba0:	e9dd 1734 	ldrd	r1, r7, [sp, #208]	@ 0xd0
 8016ba4:	e79a      	b.n	8016adc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4ec>
  conv_params.input_offset = -data.reference_op_data.input_zero_point;
 8016ba6:	6913      	ldr	r3, [r2, #16]
  filter_dims.n = 1;
 8016ba8:	f50d 78aa 	add.w	r8, sp, #340	@ 0x154
  input_dims.n = input->dims->data[0];
 8016bac:	6868      	ldr	r0, [r5, #4]
  output_dims.n = output->dims->data[0];
 8016bae:	f50d 7aba 	add.w	sl, sp, #372	@ 0x174
  conv_params.input_offset = -data.reference_op_data.input_zero_point;
 8016bb2:	425b      	negs	r3, r3
  bias_dims.n = 1;
 8016bb4:	f50d 79b2 	add.w	r9, sp, #356	@ 0x164
  conv_params.stride.w = params.stride_width;
 8016bb8:	e9d1 6e01 	ldrd	r6, lr, [r1, #4]
  conv_params.input_offset = -data.reference_op_data.input_zero_point;
 8016bbc:	938e      	str	r3, [sp, #568]	@ 0x238
  conv_params.padding.w = data.reference_op_data.padding.width;
 8016bbe:	6813      	ldr	r3, [r2, #0]
  conv_params.stride.h = params.stride_height;
 8016bc0:	e9cd 6e90 	strd	r6, lr, [sp, #576]	@ 0x240
  conv_params.padding.h = data.reference_op_data.padding.height;
 8016bc4:	f8d2 e004 	ldr.w	lr, [r2, #4]
  conv_params.dilation.h = params.dilation_height_factor;
 8016bc8:	694e      	ldr	r6, [r1, #20]
  conv_params.dilation.w = params.dilation_width_factor;
 8016bca:	6909      	ldr	r1, [r1, #16]
  conv_params.dilation.h = params.dilation_height_factor;
 8016bcc:	9695      	str	r6, [sp, #596]	@ 0x254
  conv_params.dilation.w = params.dilation_width_factor;
 8016bce:	9194      	str	r1, [sp, #592]	@ 0x250
  conv_params.padding.w = data.reference_op_data.padding.width;
 8016bd0:	e9cd 3e92 	strd	r3, lr, [sp, #584]	@ 0x248
  conv_params.output_offset = data.reference_op_data.output_zero_point;
 8016bd4:	6993      	ldr	r3, [r2, #24]
 8016bd6:	938f      	str	r3, [sp, #572]	@ 0x23c
  input_dims.n = input->dims->data[0];
 8016bd8:	6843      	ldr	r3, [r0, #4]
 8016bda:	9351      	str	r3, [sp, #324]	@ 0x144
 8016bdc:	6883      	ldr	r3, [r0, #8]
 8016bde:	9352      	str	r3, [sp, #328]	@ 0x148
  conv_params.activation.min = data.reference_op_data.output_activation_min;
 8016be0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8016be2:	9396      	str	r3, [sp, #600]	@ 0x258
  conv_params.activation.max = data.reference_op_data.output_activation_max;
 8016be4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8016be6:	9397      	str	r3, [sp, #604]	@ 0x25c
      data.reference_op_data.per_channel_output_multiplier);
 8016be8:	6a93      	ldr	r3, [r2, #40]	@ 0x28
  quant_params.multiplier = const_cast<int32_t*>(
 8016bea:	933e      	str	r3, [sp, #248]	@ 0xf8
 8016bec:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8016bee:	933d      	str	r3, [sp, #244]	@ 0xf4
  input_dims.n = input->dims->data[0];
 8016bf0:	68c3      	ldr	r3, [r0, #12]
 8016bf2:	9353      	str	r3, [sp, #332]	@ 0x14c
 8016bf4:	6903      	ldr	r3, [r0, #16]
  filter_dims.n = 1;
 8016bf6:	2001      	movs	r0, #1
  input_dims.n = input->dims->data[0];
 8016bf8:	9354      	str	r3, [sp, #336]	@ 0x150
  filter_dims.h = filter->dims->data[1];
 8016bfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  if (data.buffer_idx > -1) {
 8016bfc:	6b91      	ldr	r1, [r2, #56]	@ 0x38
  filter_dims.h = filter->dims->data[1];
 8016bfe:	f8d3 e004 	ldr.w	lr, [r3, #4]
  bias_dims.c = output->dims->data[3];
 8016c02:	687a      	ldr	r2, [r7, #4]
  filter_dims.h = filter->dims->data[1];
 8016c04:	f8de 3008 	ldr.w	r3, [lr, #8]
  filter_dims.n = 1;
 8016c08:	f8c8 0000 	str.w	r0, [r8]
  filter_dims.h = filter->dims->data[1];
 8016c0c:	f8c8 3004 	str.w	r3, [r8, #4]
  output_dims.n = output->dims->data[0];
 8016c10:	6853      	ldr	r3, [r2, #4]
  bias_dims.w = 1;
 8016c12:	f8c9 0008 	str.w	r0, [r9, #8]
  output_dims.n = output->dims->data[0];
 8016c16:	f8ca 3000 	str.w	r3, [sl]
  output_dims.h = output->dims->data[1];
 8016c1a:	6893      	ldr	r3, [r2, #8]
  filter_dims.w = filter->dims->data[2];
 8016c1c:	f8de 600c 	ldr.w	r6, [lr, #12]
  output_dims.h = output->dims->data[1];
 8016c20:	f8ca 3004 	str.w	r3, [sl, #4]
  filter_dims.w = filter->dims->data[2];
 8016c24:	f8c8 6008 	str.w	r6, [r8, #8]
  filter_dims.c = filter->dims->data[3];
 8016c28:	f8de 6010 	ldr.w	r6, [lr, #16]
  bias_dims.h = 1;
 8016c2c:	e9c9 0000 	strd	r0, r0, [r9]
  output_dims.w = output->dims->data[2];
 8016c30:	e9d2 3003 	ldrd	r3, r0, [r2, #12]
  filter_dims.c = filter->dims->data[3];
 8016c34:	f8c8 600c 	str.w	r6, [r8, #12]
  output_dims.w = output->dims->data[2];
 8016c38:	f8ca 3008 	str.w	r3, [sl, #8]
  ctx.buf = nullptr;
 8016c3c:	2300      	movs	r3, #0
  bias_dims.c = output->dims->data[3];
 8016c3e:	f8c9 000c 	str.w	r0, [r9, #12]
  if (data.buffer_idx > -1) {
 8016c42:	4299      	cmp	r1, r3
  output_dims.c = output->dims->data[3];
 8016c44:	f8ca 000c 	str.w	r0, [sl, #12]
  ctx.size = 0;
 8016c48:	e9cd 333f 	strd	r3, r3, [sp, #252]	@ 0xfc
  if (data.buffer_idx > -1) {
 8016c4c:	db03      	blt.n	8016c56 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x666>
    ctx.buf = context->GetScratchBuffer(context, data.buffer_idx);
 8016c4e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8016c50:	4620      	mov	r0, r4
 8016c52:	4798      	blx	r3
 8016c54:	903f      	str	r0, [sp, #252]	@ 0xfc
  return reinterpret_cast<const T*>(tensor->data.raw);
 8016c56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016c58:	682c      	ldr	r4, [r5, #0]
 8016c5a:	681b      	ldr	r3, [r3, #0]
  return tensor == nullptr ? nullptr
 8016c5c:	f1bb 0f00 	cmp.w	fp, #0
 8016c60:	d001      	beq.n	8016c66 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x676>
 8016c62:	f8db b000 	ldr.w	fp, [fp]
    return arm_convolve_wrapper_s8(ctx, conv_params, quant_params, input_dims,
 8016c66:	683a      	ldr	r2, [r7, #0]
 8016c68:	a83f      	add	r0, sp, #252	@ 0xfc
 8016c6a:	9302      	str	r3, [sp, #8]
 8016c6c:	a98e      	add	r1, sp, #568	@ 0x238
 8016c6e:	9206      	str	r2, [sp, #24]
 8016c70:	ab51      	add	r3, sp, #324	@ 0x144
 8016c72:	aa3d      	add	r2, sp, #244	@ 0xf4
 8016c74:	f8cd 900c 	str.w	r9, [sp, #12]
 8016c78:	f8cd 8004 	str.w	r8, [sp, #4]
 8016c7c:	9400      	str	r4, [sp, #0]
 8016c7e:	e9cd ba04 	strd	fp, sl, [sp, #16]
 8016c82:	f002 ffb7 	bl	8019bf4 <arm_convolve_wrapper_s8>
  TFLITE_DCHECK_EQ(
 8016c86:	2800      	cmp	r0, #0
 8016c88:	f43f af75 	beq.w	8016b76 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x586>
 8016c8c:	e57f      	b.n	801678e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19e>
    int buffer_size = 1;
 8016c8e:	2101      	movs	r1, #1
 8016c90:	e62b      	b.n	80168ea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2fa>
        return EvalQuantizedPerChannel<int16_t, int32_t, kTfLiteInt16>(
 8016c92:	4620      	mov	r0, r4
 8016c94:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8016c96:	462b      	mov	r3, r5
 8016c98:	9400      	str	r4, [sp, #0]
 8016c9a:	e9cd b701 	strd	fp, r7, [sp, #4]
 8016c9e:	f7ff fc39 	bl	8016514 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelIslL10TfLiteType7EEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSG_SG_PSE_.isra.0>
            context, node, params, data, input, filter, bias, output);
 8016ca2:	e4e6      	b.n	8016672 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x82>
        MicroPrintf("Bias type %s (%d) not supported.",
 8016ca4:	f7f4 ff76 	bl	800bb94 <TfLiteTypeGetName>
 8016ca8:	f89b 2008 	ldrb.w	r2, [fp, #8]
 8016cac:	4601      	mov	r1, r0
 8016cae:	4802      	ldr	r0, [pc, #8]	@ (8016cb8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x6c8>)
 8016cb0:	f7f8 fb54 	bl	800f35c <_Z11MicroPrintfPKcz>
        return kTfLiteError;
 8016cb4:	e4dc      	b.n	8016670 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x80>
 8016cb6:	bf00      	nop
 8016cb8:	08028980 	.word	0x08028980

08016cbc <_ZN6tflite16Register_CONV_2DEv>:

}  // namespace

TFLMRegistration Register_CONV_2D() {
 8016cbc:	b510      	push	{r4, lr}
  return tflite::micro::RegisterOp(Init, Prepare, Eval);
 8016cbe:	2100      	movs	r1, #0
TFLMRegistration Register_CONV_2D() {
 8016cc0:	b082      	sub	sp, #8
 8016cc2:	4604      	mov	r4, r0
  return tflite::micro::RegisterOp(Init, Prepare, Eval);
 8016cc4:	4b04      	ldr	r3, [pc, #16]	@ (8016cd8 <_ZN6tflite16Register_CONV_2DEv+0x1c>)
 8016cc6:	4a05      	ldr	r2, [pc, #20]	@ (8016cdc <_ZN6tflite16Register_CONV_2DEv+0x20>)
 8016cc8:	e9cd 1100 	strd	r1, r1, [sp]
 8016ccc:	4904      	ldr	r1, [pc, #16]	@ (8016ce0 <_ZN6tflite16Register_CONV_2DEv+0x24>)
 8016cce:	f7f9 f86f 	bl	800fdb0 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_ESE_>
}
 8016cd2:	4620      	mov	r0, r4
 8016cd4:	b002      	add	sp, #8
 8016cd6:	bd10      	pop	{r4, pc}
 8016cd8:	080165f1 	.word	0x080165f1
 8016cdc:	08015f45 	.word	0x08015f45
 8016ce0:	08015f35 	.word	0x08015f35

08016ce4 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
  int32_t accum_depth;
  int32_t output_depth;
};

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8016ce4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8016ce6:	b10b      	cbz	r3, 8016cec <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0x8>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
 8016ce8:	2148      	movs	r1, #72	@ 0x48
 8016cea:	4718      	bx	r3
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 8016cec:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8016cee:	f00b fe3b 	bl	8022968 <abort>
 8016cf2:	bf00      	nop

08016cf4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:
}

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 8016cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TFLITE_DCHECK(node->user_data != nullptr);
 8016cf8:	f8d1 8010 	ldr.w	r8, [r1, #16]
TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 8016cfc:	b09d      	sub	sp, #116	@ 0x74
  TFLITE_DCHECK(node->user_data != nullptr);
 8016cfe:	f1b8 0f00 	cmp.w	r8, #0
 8016d02:	f000 8136 	beq.w	8016f72 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x27e>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 8016d06:	f8d1 a014 	ldr.w	sl, [r1, #20]
 8016d0a:	4689      	mov	r9, r1
 8016d0c:	f1ba 0f00 	cmp.w	sl, #0
 8016d10:	f000 812f 	beq.w	8016f72 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x27e>
 8016d14:	68c6      	ldr	r6, [r0, #12]
  OpData* data = static_cast<OpData*>(node->user_data);
  const auto params =
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  MicroContext* micro_context = GetMicroContext(context);
  TfLiteTensor* input =
 8016d16:	4604      	mov	r4, r0
      micro_context->AllocateTempInputTensor(node, kFullyConnectedInputTensor);
 8016d18:	4b97      	ldr	r3, [pc, #604]	@ (8016f78 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x284>)
 8016d1a:	4630      	mov	r0, r6
 8016d1c:	681a      	ldr	r2, [r3, #0]
 8016d1e:	f7f7 faaf 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
 8016d22:	4605      	mov	r5, r0
 8016d24:	2800      	cmp	r0, #0
 8016d26:	d035      	beq.n	8016d94 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa0>
  TfLiteTensor* filter = micro_context->AllocateTempInputTensor(
 8016d28:	4b94      	ldr	r3, [pc, #592]	@ (8016f7c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x288>)
 8016d2a:	4649      	mov	r1, r9
 8016d2c:	4630      	mov	r0, r6
 8016d2e:	681a      	ldr	r2, [r3, #0]
 8016d30:	f7f7 faa6 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
      node, kFullyConnectedWeightsTensor);
  TF_LITE_ENSURE(context, filter != nullptr);
 8016d34:	4607      	mov	r7, r0
 8016d36:	b1f8      	cbz	r0, 8016d78 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TfLiteTensor* bias =
      micro_context->AllocateTempInputTensor(node, kFullyConnectedBiasTensor);
 8016d38:	4b91      	ldr	r3, [pc, #580]	@ (8016f80 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x28c>)
 8016d3a:	4649      	mov	r1, r9
 8016d3c:	4630      	mov	r0, r6
 8016d3e:	681a      	ldr	r2, [r3, #0]
 8016d40:	f7f7 fa9e 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
  TfLiteTensor* output = micro_context->AllocateTempOutputTensor(
 8016d44:	4b8f      	ldr	r3, [pc, #572]	@ (8016f84 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x290>)
 8016d46:	4649      	mov	r1, r9
      micro_context->AllocateTempInputTensor(node, kFullyConnectedBiasTensor);
 8016d48:	4683      	mov	fp, r0
  TfLiteTensor* output = micro_context->AllocateTempOutputTensor(
 8016d4a:	681a      	ldr	r2, [r3, #0]
 8016d4c:	4630      	mov	r0, r6
 8016d4e:	f7f7 faa7 	bl	800e2a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
      node, kFullyConnectedOutputTensor);
  TF_LITE_ENSURE(context, output != nullptr);
 8016d52:	4681      	mov	r9, r0
 8016d54:	2800      	cmp	r0, #0
 8016d56:	f000 80c2 	beq.w	8016ede <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1ea>

  TF_LITE_ENSURE_EQ(context, input->type, output->type);
 8016d5a:	782b      	ldrb	r3, [r5, #0]
 8016d5c:	7802      	ldrb	r2, [r0, #0]
 8016d5e:	4293      	cmp	r3, r2
 8016d60:	d11c      	bne.n	8016d9c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa8>
  TF_LITE_ENSURE_MSG(context,
 8016d62:	2b01      	cmp	r3, #1
 8016d64:	d031      	beq.n	8016dca <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xd6>
 8016d66:	2b07      	cmp	r3, #7
 8016d68:	d02f      	beq.n	8016dca <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xd6>
 8016d6a:	2b09      	cmp	r3, #9
 8016d6c:	d023      	beq.n	8016db6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xc2>
 8016d6e:	6963      	ldr	r3, [r4, #20]
 8016d70:	4620      	mov	r0, r4
 8016d72:	4985      	ldr	r1, [pc, #532]	@ (8016f88 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x294>)
 8016d74:	4798      	blx	r3
 8016d76:	e007      	b.n	8016d88 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x94>
  TF_LITE_ENSURE(context, filter != nullptr);
 8016d78:	4984      	ldr	r1, [pc, #528]	@ (8016f8c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x298>)
 8016d7a:	2344      	movs	r3, #68	@ 0x44
 8016d7c:	6965      	ldr	r5, [r4, #20]
  TF_LITE_ENSURE_STATUS(CalculateOpDataFullyConnected(
      context, params->activation, input->type, input, filter, bias, output,
      &(data->reference_op_data)));

  //  Currently only Int8 is supported for per channel quantization.
  TF_LITE_ENSURE(
 8016d7e:	9100      	str	r1, [sp, #0]
 8016d80:	4620      	mov	r0, r4
 8016d82:	4a83      	ldr	r2, [pc, #524]	@ (8016f90 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x29c>)
 8016d84:	4983      	ldr	r1, [pc, #524]	@ (8016f94 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2a0>)
 8016d86:	47a8      	blx	r5
 8016d88:	f04f 0a01 	mov.w	sl, #1
  if (bias != nullptr) {
    micro_context->DeallocateTempTfLiteTensor(bias);
  }

  return kTfLiteOk;
}
 8016d8c:	4650      	mov	r0, sl
 8016d8e:	b01d      	add	sp, #116	@ 0x74
 8016d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE(context, input != nullptr);
 8016d94:	4980      	ldr	r1, [pc, #512]	@ (8016f98 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2a4>)
 8016d96:	2341      	movs	r3, #65	@ 0x41
 8016d98:	6965      	ldr	r5, [r4, #20]
 8016d9a:	e7f0      	b.n	8016d7e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8a>
  TF_LITE_ENSURE_EQ(context, input->type, output->type);
 8016d9c:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8016da0:	4e7e      	ldr	r6, [pc, #504]	@ (8016f9c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2a8>)
 8016da2:	234b      	movs	r3, #75	@ 0x4b
 8016da4:	497e      	ldr	r1, [pc, #504]	@ (8016fa0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2ac>)
 8016da6:	6965      	ldr	r5, [r4, #20]
    TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
 8016da8:	4620      	mov	r0, r4
 8016daa:	4a79      	ldr	r2, [pc, #484]	@ (8016f90 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x29c>)
 8016dac:	e9cd 1600 	strd	r1, r6, [sp]
 8016db0:	497c      	ldr	r1, [pc, #496]	@ (8016fa4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2b0>)
 8016db2:	47a8      	blx	r5
 8016db4:	e7e8      	b.n	8016d88 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x94>
  TF_LITE_ENSURE_MSG(
 8016db6:	783b      	ldrb	r3, [r7, #0]
 8016db8:	2b12      	cmp	r3, #18
 8016dba:	d00c      	beq.n	8016dd6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xe2>
 8016dbc:	2b09      	cmp	r3, #9
 8016dbe:	d00a      	beq.n	8016dd6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xe2>
 8016dc0:	6963      	ldr	r3, [r4, #20]
 8016dc2:	4620      	mov	r0, r4
 8016dc4:	4978      	ldr	r1, [pc, #480]	@ (8016fa8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2b4>)
 8016dc6:	4798      	blx	r3
 8016dc8:	e7de      	b.n	8016d88 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x94>
 8016dca:	2b01      	cmp	r3, #1
 8016dcc:	783a      	ldrb	r2, [r7, #0]
 8016dce:	f040 808a 	bne.w	8016ee6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1f2>
 8016dd2:	2a01      	cmp	r2, #1
 8016dd4:	d1f4      	bne.n	8016dc0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xcc>
  const RuntimeShape filter_shape = GetTensorShape(filter);
 8016dd6:	4639      	mov	r1, r7
 8016dd8:	a80e      	add	r0, sp, #56	@ 0x38
 8016dda:	f7f5 f801 	bl	800bde0 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  const RuntimeShape output_shape = GetTensorShape(output);
 8016dde:	4649      	mov	r1, r9
 8016de0:	a815      	add	r0, sp, #84	@ 0x54
 8016de2:	f7f4 fffd 	bl	800bde0 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  int32_t DimensionsCount() const { return size_; }
 8016de6:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8016de8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
  TFLITE_DCHECK_GE(output_dim_count, 2);
 8016dea:	1e8a      	subs	r2, r1, #2
 8016dec:	9105      	str	r1, [sp, #20]
 8016dee:	2a02      	cmp	r2, #2
 8016df0:	f200 80bf 	bhi.w	8016f72 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x27e>
    TFLITE_DCHECK_GE(i, 0);
 8016df4:	3b01      	subs	r3, #1
 8016df6:	f100 80bc 	bmi.w	8016f72 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x27e>
    return dims_[i];
 8016dfa:	aa1c      	add	r2, sp, #112	@ 0x70
 8016dfc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  filter_dims.c = output_shape.Dims(output_dim_count - 1);
 8016e00:	1e4a      	subs	r2, r1, #1
 8016e02:	f853 3c34 	ldr.w	r3, [r3, #-52]
  const int dims_count = shape.DimensionsCount();
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
  const auto* dims_data = shape.DimsData();
  int flat_size = 1;
  for (int i = 0; i < dims_count; ++i) {
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 8016e06:	2a01      	cmp	r2, #1
  filter_dims.n = filter_shape.Dims(filter_dim_count - 1);
 8016e08:	9306      	str	r3, [sp, #24]
  data->accum_depth = filter_shape.Dims(filter_dim_count - 1);
 8016e0a:	f8c8 3040 	str.w	r3, [r8, #64]	@ 0x40
  filter_dims.h = 1;
 8016e0e:	f04f 0301 	mov.w	r3, #1
  filter_dims.w = 1;
 8016e12:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8016e16:	ab1c      	add	r3, sp, #112	@ 0x70
 8016e18:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8016e1c:	f853 1c18 	ldr.w	r1, [r3, #-24]
 8016e20:	9b16      	ldr	r3, [sp, #88]	@ 0x58
  filter_dims.c = output_shape.Dims(output_dim_count - 1);
 8016e22:	9109      	str	r1, [sp, #36]	@ 0x24
 8016e24:	d007      	beq.n	8016e36 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x142>
 8016e26:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8016e28:	2a02      	cmp	r2, #2
 8016e2a:	fb00 f303 	mul.w	r3, r0, r3
 8016e2e:	d002      	beq.n	8016e36 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x142>
 8016e30:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8016e32:	fb02 f303 	mul.w	r3, r2, r3
  data->batches = FlatSizeSkipDim(output_shape, output_dim_count - 1);
 8016e36:	f8c8 303c 	str.w	r3, [r8, #60]	@ 0x3c
  data->buffer_conv_1x1_idx = -1;
 8016e3a:	f04f 33ff 	mov.w	r3, #4294967295
  TF_LITE_ENSURE_STATUS(CalculateOpDataFullyConnected(
 8016e3e:	782a      	ldrb	r2, [r5, #0]
 8016e40:	4620      	mov	r0, r4
  data->output_depth = output_shape.Dims(output_dim_count - 1);
 8016e42:	f8c8 1044 	str.w	r1, [r8, #68]	@ 0x44
  TF_LITE_ENSURE_STATUS(CalculateOpDataFullyConnected(
 8016e46:	f89a 1000 	ldrb.w	r1, [sl]
  data->buffer_conv_1x1_idx = -1;
 8016e4a:	e9c8 330c 	strd	r3, r3, [r8, #48]	@ 0x30
  TF_LITE_ENSURE_STATUS(CalculateOpDataFullyConnected(
 8016e4e:	462b      	mov	r3, r5
 8016e50:	e9cd 9802 	strd	r9, r8, [sp, #8]
 8016e54:	e9cd 7b00 	strd	r7, fp, [sp]
 8016e58:	f7f8 fed4 	bl	800fc04 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>
 8016e5c:	4682      	mov	sl, r0
 8016e5e:	2800      	cmp	r0, #0
 8016e60:	d194      	bne.n	8016d8c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x98>
  TF_LITE_ENSURE(
 8016e62:	f898 202c 	ldrb.w	r2, [r8, #44]	@ 0x2c
 8016e66:	782b      	ldrb	r3, [r5, #0]
 8016e68:	2a00      	cmp	r2, #0
 8016e6a:	d040      	beq.n	8016eee <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1fa>
 8016e6c:	2b09      	cmp	r3, #9
 8016e6e:	d158      	bne.n	8016f22 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22e>
 8016e70:	783b      	ldrb	r3, [r7, #0]
 8016e72:	2b12      	cmp	r3, #18
 8016e74:	d055      	beq.n	8016f22 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22e>
        output_dim_count > 2 && data->accum_depth % 4 == 0;
 8016e76:	9b05      	ldr	r3, [sp, #20]
 8016e78:	2b02      	cmp	r3, #2
 8016e7a:	d06e      	beq.n	8016f5a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x266>
 8016e7c:	f8d8 3040 	ldr.w	r3, [r8, #64]	@ 0x40
 8016e80:	079a      	lsls	r2, r3, #30
 8016e82:	d16a      	bne.n	8016f5a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x266>
      input_dims.c = data->accum_depth;
 8016e84:	930d      	str	r3, [sp, #52]	@ 0x34
      input_dims.h = 1;
 8016e86:	2301      	movs	r3, #1
      buf_size = arm_convolve_1x1_s8_fast_get_buffer_size(&input_dims);
 8016e88:	a80a      	add	r0, sp, #40	@ 0x28
      input_dims.w = 1;
 8016e8a:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
      input_dims.n = data->batches;
 8016e8e:	f8d8 303c 	ldr.w	r3, [r8, #60]	@ 0x3c
 8016e92:	930a      	str	r3, [sp, #40]	@ 0x28
      buf_size = arm_convolve_1x1_s8_fast_get_buffer_size(&input_dims);
 8016e94:	f001 fddc 	bl	8018a50 <arm_convolve_1x1_s8_fast_get_buffer_size>
 8016e98:	4601      	mov	r1, r0
  if (buf_size > 0) {
 8016e9a:	2900      	cmp	r1, #0
 8016e9c:	dd06      	ble.n	8016eac <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1b8>
    TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 8016e9e:	f108 0234 	add.w	r2, r8, #52	@ 0x34
 8016ea2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016ea4:	4620      	mov	r0, r4
 8016ea6:	4798      	blx	r3
 8016ea8:	2800      	cmp	r0, #0
 8016eaa:	d15e      	bne.n	8016f6a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x276>
  micro_context->DeallocateTempTfLiteTensor(output);
 8016eac:	6833      	ldr	r3, [r6, #0]
 8016eae:	4649      	mov	r1, r9
 8016eb0:	4630      	mov	r0, r6
 8016eb2:	699b      	ldr	r3, [r3, #24]
 8016eb4:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(input);
 8016eb6:	6833      	ldr	r3, [r6, #0]
 8016eb8:	4629      	mov	r1, r5
 8016eba:	4630      	mov	r0, r6
 8016ebc:	699b      	ldr	r3, [r3, #24]
 8016ebe:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(filter);
 8016ec0:	6833      	ldr	r3, [r6, #0]
 8016ec2:	4639      	mov	r1, r7
 8016ec4:	4630      	mov	r0, r6
 8016ec6:	699b      	ldr	r3, [r3, #24]
 8016ec8:	4798      	blx	r3
  if (bias != nullptr) {
 8016eca:	f1bb 0f00 	cmp.w	fp, #0
 8016ece:	f43f af5d 	beq.w	8016d8c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x98>
    micro_context->DeallocateTempTfLiteTensor(bias);
 8016ed2:	6833      	ldr	r3, [r6, #0]
 8016ed4:	4659      	mov	r1, fp
 8016ed6:	4630      	mov	r0, r6
 8016ed8:	699b      	ldr	r3, [r3, #24]
 8016eda:	4798      	blx	r3
 8016edc:	e756      	b.n	8016d8c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x98>
  TF_LITE_ENSURE(context, output != nullptr);
 8016ede:	4933      	ldr	r1, [pc, #204]	@ (8016fac <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2b8>)
 8016ee0:	2349      	movs	r3, #73	@ 0x49
 8016ee2:	6965      	ldr	r5, [r4, #20]
 8016ee4:	e74b      	b.n	8016d7e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8a>
  TF_LITE_ENSURE_MSG(
 8016ee6:	2a09      	cmp	r2, #9
 8016ee8:	f47f af6a 	bne.w	8016dc0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xcc>
 8016eec:	e773      	b.n	8016dd6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xe2>
  if (input->type == kTfLiteInt16) {
 8016eee:	2b07      	cmp	r3, #7
 8016ef0:	d01b      	beq.n	8016f2a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x236>
  } else if (input->type == kTfLiteInt8 && filter->type != kTfLiteInt4) {
 8016ef2:	2b09      	cmp	r3, #9
 8016ef4:	d1da      	bne.n	8016eac <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1b8>
 8016ef6:	783b      	ldrb	r3, [r7, #0]
 8016ef8:	2b12      	cmp	r3, #18
 8016efa:	d0d7      	beq.n	8016eac <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1b8>
        output_dim_count > 2 && data->accum_depth % 4 == 0;
 8016efc:	9b05      	ldr	r3, [sp, #20]
 8016efe:	2b02      	cmp	r3, #2
 8016f00:	d02b      	beq.n	8016f5a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x266>
 8016f02:	f8d8 3040 	ldr.w	r3, [r8, #64]	@ 0x40
 8016f06:	0799      	lsls	r1, r3, #30
 8016f08:	d127      	bne.n	8016f5a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x266>
            data->output_depth * sizeof(int32_t) * 2;
 8016f0a:	f8d8 1044 	ldr.w	r1, [r8, #68]	@ 0x44
        TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 8016f0e:	f108 0230 	add.w	r2, r8, #48	@ 0x30
 8016f12:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016f14:	4620      	mov	r0, r4
 8016f16:	00c9      	lsls	r1, r1, #3
 8016f18:	4798      	blx	r3
 8016f1a:	bb40      	cbnz	r0, 8016f6e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x27a>
 8016f1c:	f8d8 3040 	ldr.w	r3, [r8, #64]	@ 0x40
 8016f20:	e7b0      	b.n	8016e84 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x190>
  TF_LITE_ENSURE(
 8016f22:	4923      	ldr	r1, [pc, #140]	@ (8016fb0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2bc>)
 8016f24:	2374      	movs	r3, #116	@ 0x74
 8016f26:	6965      	ldr	r5, [r4, #20]
 8016f28:	e729      	b.n	8016d7e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8a>
    TF_LITE_ENSURE_EQ(context, input->params.zero_point, 0);
 8016f2a:	692b      	ldr	r3, [r5, #16]
 8016f2c:	b94b      	cbnz	r3, 8016f42 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x24e>
    TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
 8016f2e:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8016f32:	b16a      	cbz	r2, 8016f50 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x25c>
 8016f34:	4e1f      	ldr	r6, [pc, #124]	@ (8016fb4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2c0>)
 8016f36:	4920      	ldr	r1, [pc, #128]	@ (8016fb8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2c4>)
 8016f38:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016f3c:	237d      	movs	r3, #125	@ 0x7d
 8016f3e:	6965      	ldr	r5, [r4, #20]
 8016f40:	e732      	b.n	8016da8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xb4>
    TF_LITE_ENSURE_EQ(context, input->params.zero_point, 0);
 8016f42:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8016f46:	4e1b      	ldr	r6, [pc, #108]	@ (8016fb4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2c0>)
 8016f48:	237c      	movs	r3, #124	@ 0x7c
 8016f4a:	491c      	ldr	r1, [pc, #112]	@ (8016fbc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
 8016f4c:	6965      	ldr	r5, [r4, #20]
 8016f4e:	e72b      	b.n	8016da8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xb4>
    buf_size = arm_fully_connected_s16_get_buffer_size(&filter_dims);
 8016f50:	a806      	add	r0, sp, #24
 8016f52:	f004 fcc9 	bl	801b8e8 <arm_fully_connected_s16_get_buffer_size>
 8016f56:	4601      	mov	r1, r0
 8016f58:	e79f      	b.n	8016e9a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1a6>
      buf_size = arm_fully_connected_s8_get_buffer_size(&filter_dims);
 8016f5a:	a806      	add	r0, sp, #24
 8016f5c:	f004 fcc6 	bl	801b8ec <arm_fully_connected_s8_get_buffer_size>
      data->kernel_sums = nullptr;
 8016f60:	2300      	movs	r3, #0
      buf_size = arm_fully_connected_s8_get_buffer_size(&filter_dims);
 8016f62:	4601      	mov	r1, r0
      data->kernel_sums = nullptr;
 8016f64:	f8c8 3038 	str.w	r3, [r8, #56]	@ 0x38
 8016f68:	e797      	b.n	8016e9a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1a6>
    TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 8016f6a:	4682      	mov	sl, r0
  ~RuntimeShape() {}
 8016f6c:	e70e      	b.n	8016d8c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x98>
        TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 8016f6e:	4682      	mov	sl, r0
 8016f70:	e70c      	b.n	8016d8c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x98>
  TFLITE_DCHECK(node->user_data != nullptr);
 8016f72:	f00b fcf9 	bl	8022968 <abort>
 8016f76:	bf00      	nop
 8016f78:	080305f4 	.word	0x080305f4
 8016f7c:	080305f0 	.word	0x080305f0
 8016f80:	080305ec 	.word	0x080305ec
 8016f84:	080305e8 	.word	0x080305e8
 8016f88:	080289e8 	.word	0x080289e8
 8016f8c:	08027ed8 	.word	0x08027ed8
 8016f90:	080289a4 	.word	0x080289a4
 8016f94:	08026288 	.word	0x08026288
 8016f98:	08027ec4 	.word	0x08027ec4
 8016f9c:	0802846c 	.word	0x0802846c
 8016fa0:	0802847c 	.word	0x0802847c
 8016fa4:	08026310 	.word	0x08026310
 8016fa8:	08028a48 	.word	0x08028a48
 8016fac:	08027eec 	.word	0x08027eec
 8016fb0:	08028abc 	.word	0x08028abc
 8016fb4:	08028938 	.word	0x08028938
 8016fb8:	08028200 	.word	0x08028200
 8016fbc:	080285d4 	.word	0x080285d4

08016fc0 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0>:
        ARM_CMSIS_NN_SUCCESS);
  }
  return kTfLiteOk;
}

TfLiteStatus EvalQuantizedInt16(TfLiteContext* context, TfLiteNode* node,
 8016fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016fc4:	460c      	mov	r4, r1
 8016fc6:	b0a2      	sub	sp, #136	@ 0x88
 8016fc8:	461e      	mov	r6, r3
  input_dims->h = 1;
 8016fca:	2101      	movs	r1, #1
  filter_dims->c = data.output_depth;
 8016fcc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
TfLiteStatus EvalQuantizedInt16(TfLiteContext* context, TfLiteNode* node,
 8016fce:	4680      	mov	r8, r0
  bias_dims->w = 1;
 8016fd0:	9117      	str	r1, [sp, #92]	@ 0x5c
TfLiteStatus EvalQuantizedInt16(TfLiteContext* context, TfLiteNode* node,
 8016fd2:	4615      	mov	r5, r2
  filter_dims->c = data.output_depth;
 8016fd4:	9314      	str	r3, [sp, #80]	@ 0x50
  bias_dims->c = data.output_depth;
 8016fd6:	9318      	str	r3, [sp, #96]	@ 0x60
  output_dims->c = data.output_depth;
 8016fd8:	931c      	str	r3, [sp, #112]	@ 0x70
  input_dims->n = data.batches;
 8016fda:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8016fdc:	930d      	str	r3, [sp, #52]	@ 0x34
  output_dims->n = data.batches;
 8016fde:	9319      	str	r3, [sp, #100]	@ 0x64
  input_dims->c = data.accum_depth;
 8016fe0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  filter_dims->n = data.accum_depth;
 8016fe2:	e9cd 3310 	strd	r3, r3, [sp, #64]	@ 0x40
  ctx->buf = nullptr;
 8016fe6:	2300      	movs	r3, #0
  input_dims->w = 1;
 8016fe8:	e9cd 110e 	strd	r1, r1, [sp, #56]	@ 0x38
  filter_dims->w = 1;
 8016fec:	e9cd 1112 	strd	r1, r1, [sp, #72]	@ 0x48
  bias_dims->h = 1;
 8016ff0:	e9cd 1115 	strd	r1, r1, [sp, #84]	@ 0x54
  output_dims->w = 1;
 8016ff4:	e9cd 111a 	strd	r1, r1, [sp, #104]	@ 0x68
  ctx->size = 0;
 8016ff8:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
  if (data.buffer_idx > -1) {
 8016ffc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 8016ffe:	6863      	ldr	r3, [r4, #4]
  if (data.buffer_idx > -1) {
 8017000:	2900      	cmp	r1, #0
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 8017002:	930a      	str	r3, [sp, #40]	@ 0x28
 8017004:	6823      	ldr	r3, [r4, #0]
TfLiteStatus EvalQuantizedInt16(TfLiteContext* context, TfLiteNode* node,
 8017006:	e9dd 792a 	ldrd	r7, r9, [sp, #168]	@ 0xa8
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 801700a:	9309      	str	r3, [sp, #36]	@ 0x24
  if (data.buffer_idx > -1) {
 801700c:	db02      	blt.n	8017014 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x54>
    ctx->buf = context->GetScratchBuffer(context, data.buffer_idx);
 801700e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8017010:	4798      	blx	r3
 8017012:	900b      	str	r0, [sp, #44]	@ 0x2c
 8017014:	b107      	cbz	r7, 8017018 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x58>
 8017016:	683f      	ldr	r7, [r7, #0]

  const int64_t* bias_data =
      tflite::micro::GetOptionalTensorData<int64_t>(bias);

  cmsis_nn_fc_params fc_params;
  fc_params.input_offset = -data.reference_op_data.input_zero_point;
 8017018:	6963      	ldr	r3, [r4, #20]
  fc_params.output_offset = data.reference_op_data.output_zero_point;
  fc_params.filter_offset = 0;
 801701a:	f04f 0a00 	mov.w	sl, #0
  fc_params.input_offset = -data.reference_op_data.input_zero_point;
 801701e:	425b      	negs	r3, r3
  fc_params.filter_offset = 0;
 8017020:	f8cd a078 	str.w	sl, [sp, #120]	@ 0x78
  fc_params.input_offset = -data.reference_op_data.input_zero_point;
 8017024:	931d      	str	r3, [sp, #116]	@ 0x74
  fc_params.output_offset = data.reference_op_data.output_zero_point;
 8017026:	69e3      	ldr	r3, [r4, #28]
 8017028:	931f      	str	r3, [sp, #124]	@ 0x7c
  fc_params.activation.min = data.reference_op_data.output_activation_min;
 801702a:	68a3      	ldr	r3, [r4, #8]
 801702c:	9320      	str	r3, [sp, #128]	@ 0x80
  fc_params.activation.max = data.reference_op_data.output_activation_max;
 801702e:	68e3      	ldr	r3, [r4, #12]
 8017030:	9321      	str	r3, [sp, #132]	@ 0x84
  TFLITE_DCHECK(tensor != nullptr);
 8017032:	2d00      	cmp	r5, #0
 8017034:	d043      	beq.n	80170be <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xfe>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8017036:	682b      	ldr	r3, [r5, #0]
  TFLITE_DCHECK(tensor != nullptr);
 8017038:	2e00      	cmp	r6, #0
 801703a:	d040      	beq.n	80170be <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xfe>
  return reinterpret_cast<const T*>(tensor->data.raw);
 801703c:	6832      	ldr	r2, [r6, #0]
  TFLITE_DCHECK(tensor != nullptr);
 801703e:	f1b9 0f00 	cmp.w	r9, #0
 8017042:	d03c      	beq.n	80170be <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xfe>

  TF_LITE_ENSURE_EQ(
 8017044:	9202      	str	r2, [sp, #8]
 8017046:	a91d      	add	r1, sp, #116	@ 0x74
 8017048:	9300      	str	r3, [sp, #0]
 801704a:	aa09      	add	r2, sp, #36	@ 0x24
 801704c:	9704      	str	r7, [sp, #16]
 801704e:	a80b      	add	r0, sp, #44	@ 0x2c
 8017050:	f8d9 3000 	ldr.w	r3, [r9]
 8017054:	9306      	str	r3, [sp, #24]
 8017056:	ab19      	add	r3, sp, #100	@ 0x64
 8017058:	9305      	str	r3, [sp, #20]
 801705a:	ab15      	add	r3, sp, #84	@ 0x54
 801705c:	9303      	str	r3, [sp, #12]
 801705e:	ab11      	add	r3, sp, #68	@ 0x44
 8017060:	9301      	str	r3, [sp, #4]
 8017062:	ab0d      	add	r3, sp, #52	@ 0x34
 8017064:	f004 fc80 	bl	801b968 <arm_fully_connected_s16>
 8017068:	b910      	cbnz	r0, 8017070 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xb0>
          tflite::micro::GetTensorData<int8_t>(filter), &bias_dims, bias_data,
          &output_dims, tflite::micro::GetTensorData<int16_t>(output)),
      ARM_CMSIS_NN_SUCCESS);

  return kTfLiteOk;
}
 801706a:	b022      	add	sp, #136	@ 0x88
 801706c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TF_LITE_ENSURE_EQ(
 8017070:	ab19      	add	r3, sp, #100	@ 0x64
 8017072:	aa09      	add	r2, sp, #36	@ 0x24
 8017074:	a91d      	add	r1, sp, #116	@ 0x74
 8017076:	a80b      	add	r0, sp, #44	@ 0x2c
 8017078:	e9cd 7304 	strd	r7, r3, [sp, #16]
 801707c:	ab15      	add	r3, sp, #84	@ 0x54
 801707e:	9303      	str	r3, [sp, #12]
 8017080:	ab11      	add	r3, sp, #68	@ 0x44
 8017082:	9301      	str	r3, [sp, #4]
 8017084:	f8d9 3000 	ldr.w	r3, [r9]
 8017088:	9306      	str	r3, [sp, #24]
 801708a:	6833      	ldr	r3, [r6, #0]
 801708c:	9302      	str	r3, [sp, #8]
 801708e:	682b      	ldr	r3, [r5, #0]
 8017090:	9300      	str	r3, [sp, #0]
 8017092:	ab0d      	add	r3, sp, #52	@ 0x34
 8017094:	f8d8 4014 	ldr.w	r4, [r8, #20]
 8017098:	f004 fc66 	bl	801b968 <arm_fully_connected_s16>
 801709c:	4909      	ldr	r1, [pc, #36]	@ (80170c4 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x104>)
 801709e:	4603      	mov	r3, r0
 80170a0:	4a09      	ldr	r2, [pc, #36]	@ (80170c8 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x108>)
 80170a2:	4640      	mov	r0, r8
 80170a4:	e9cd 2100 	strd	r2, r1, [sp]
 80170a8:	e9cd 3a02 	strd	r3, sl, [sp, #8]
 80170ac:	4a07      	ldr	r2, [pc, #28]	@ (80170cc <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x10c>)
 80170ae:	f44f 73c7 	mov.w	r3, #398	@ 0x18e
 80170b2:	4907      	ldr	r1, [pc, #28]	@ (80170d0 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x110>)
 80170b4:	47a0      	blx	r4
 80170b6:	2001      	movs	r0, #1
}
 80170b8:	b022      	add	sp, #136	@ 0x88
 80170ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TFLITE_DCHECK(tensor != nullptr);
 80170be:	f00b fc53 	bl	8022968 <abort>
 80170c2:	bf00      	nop
 80170c4:	08028b50 	.word	0x08028b50
 80170c8:	08028b68 	.word	0x08028b68
 80170cc:	080289a4 	.word	0x080289a4
 80170d0:	08026310 	.word	0x08026310

080170d4 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0>:
TfLiteStatus EvalQuantizedInt8(TfLiteContext* context, TfLiteNode* node,
 80170d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170d8:	b0b9      	sub	sp, #228	@ 0xe4
 80170da:	460c      	mov	r4, r1
 80170dc:	4680      	mov	r8, r0
 80170de:	461d      	mov	r5, r3
  const RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 80170e0:	a827      	add	r0, sp, #156	@ 0x9c
TfLiteStatus EvalQuantizedInt8(TfLiteContext* context, TfLiteNode* node,
 80170e2:	4616      	mov	r6, r2
 80170e4:	e9dd 7942 	ldrd	r7, r9, [sp, #264]	@ 0x108
  const RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 80170e8:	4649      	mov	r1, r9
 80170ea:	f7f8 fe93 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  input_dims->h = 1;
 80170ee:	2301      	movs	r3, #1
  ctx->buf = nullptr;
 80170f0:	2000      	movs	r0, #0
  if (data.buffer_idx > -1) {
 80170f2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
  bias_dims->w = 1;
 80170f4:	931c      	str	r3, [sp, #112]	@ 0x70
  if (data.buffer_idx > -1) {
 80170f6:	4281      	cmp	r1, r0
  int32_t DimensionsCount() const { return size_; }
 80170f8:	f8dd a09c 	ldr.w	sl, [sp, #156]	@ 0x9c
  input_dims->w = 1;
 80170fc:	e9cd 3313 	strd	r3, r3, [sp, #76]	@ 0x4c
  filter_dims->w = 1;
 8017100:	e9cd 3317 	strd	r3, r3, [sp, #92]	@ 0x5c
  bias_dims->h = 1;
 8017104:	e9cd 331a 	strd	r3, r3, [sp, #104]	@ 0x68
  output_dims->w = 1;
 8017108:	e9cd 331f 	strd	r3, r3, [sp, #124]	@ 0x7c
  filter_dims->c = data.output_depth;
 801710c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 801710e:	9319      	str	r3, [sp, #100]	@ 0x64
  bias_dims->c = data.output_depth;
 8017110:	931d      	str	r3, [sp, #116]	@ 0x74
  output_dims->c = data.output_depth;
 8017112:	9321      	str	r3, [sp, #132]	@ 0x84
  input_dims->n = data.batches;
 8017114:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8017116:	9312      	str	r3, [sp, #72]	@ 0x48
  output_dims->n = data.batches;
 8017118:	931e      	str	r3, [sp, #120]	@ 0x78
  input_dims->c = data.accum_depth;
 801711a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  filter_dims->n = data.accum_depth;
 801711c:	e9cd 3315 	strd	r3, r3, [sp, #84]	@ 0x54
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 8017120:	6863      	ldr	r3, [r4, #4]
 8017122:	930a      	str	r3, [sp, #40]	@ 0x28
 8017124:	6823      	ldr	r3, [r4, #0]
  ctx->size = 0;
 8017126:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 801712a:	9309      	str	r3, [sp, #36]	@ 0x24
  if (data.buffer_idx > -1) {
 801712c:	f2c0 80d6 	blt.w	80172dc <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x208>
    ctx->buf = context->GetScratchBuffer(context, data.buffer_idx);
 8017130:	f8d8 3044 	ldr.w	r3, [r8, #68]	@ 0x44
 8017134:	4640      	mov	r0, r8
 8017136:	4798      	blx	r3
 8017138:	4683      	mov	fp, r0
 801713a:	900b      	str	r0, [sp, #44]	@ 0x2c
  return tensor == nullptr ? nullptr
 801713c:	b107      	cbz	r7, 8017140 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x6c>
 801713e:	683f      	ldr	r7, [r7, #0]
    conv_params.input_offset = -data.reference_op_data.input_zero_point;
 8017140:	6963      	ldr	r3, [r4, #20]
  if (output_dim_count > 2 && data.accum_depth % 4 == 0) {
 8017142:	f1ba 0f02 	cmp.w	sl, #2
    conv_params.output_offset = data.reference_op_data.output_zero_point;
 8017146:	f8d4 e01c 	ldr.w	lr, [r4, #28]
    conv_params.input_offset = -data.reference_op_data.input_zero_point;
 801714a:	f1c3 0300 	rsb	r3, r3, #0
    if (data.reference_op_data.is_per_channel) {
 801714e:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
    conv_params.activation.max = data.reference_op_data.output_activation_max;
 8017152:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
  if (output_dim_count > 2 && data.accum_depth % 4 == 0) {
 8017156:	dd75      	ble.n	8017244 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x170>
 8017158:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 801715a:	f010 0a03 	ands.w	sl, r0, #3
 801715e:	d171      	bne.n	8017244 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x170>
    conv_params.output_offset = data.reference_op_data.output_zero_point;
 8017160:	e9cd 3e2e 	strd	r3, lr, [sp, #184]	@ 0xb8
    conv_params.dilation.h = 1;
 8017164:	2301      	movs	r3, #1
    conv_params.activation.max = data.reference_op_data.output_activation_max;
 8017166:	e9cd c236 	strd	ip, r2, [sp, #216]	@ 0xd8
    conv_params.padding.w = 0;
 801716a:	e9cd aa32 	strd	sl, sl, [sp, #200]	@ 0xc8
    conv_params.dilation.w = 1;
 801716e:	e9cd 3334 	strd	r3, r3, [sp, #208]	@ 0xd0
    conv_params.stride.w = 1;
 8017172:	e9cd 3330 	strd	r3, r3, [sp, #192]	@ 0xc0
    if (data.reference_op_data.is_per_channel) {
 8017176:	2900      	cmp	r1, #0
 8017178:	f040 80b2 	bne.w	80172e0 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x20c>
      TFLITE_DCHECK_GE(data.buffer_conv_1x1_idx, 4);
 801717c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801717e:	2903      	cmp	r1, #3
 8017180:	f340 80d3 	ble.w	801732a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
          context->GetScratchBuffer(context, data.buffer_conv_1x1_idx));
 8017184:	f8d8 3044 	ldr.w	r3, [r8, #68]	@ 0x44
 8017188:	4640      	mov	r0, r8
 801718a:	4798      	blx	r3
          per_channel_quant_params.multiplier + data.output_depth;
 801718c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      per_channel_quant_params.multiplier = static_cast<int32_t*>(
 801718e:	900d      	str	r0, [sp, #52]	@ 0x34
          per_channel_quant_params.multiplier + data.output_depth;
 8017190:	eb00 0283 	add.w	r2, r0, r3, lsl #2
      for (int i = 0; i < data.output_depth; i++) {
 8017194:	2b00      	cmp	r3, #0
      per_channel_quant_params.shift =
 8017196:	920e      	str	r2, [sp, #56]	@ 0x38
      for (int i = 0; i < data.output_depth; i++) {
 8017198:	dd0c      	ble.n	80171b4 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xe0>
 801719a:	3804      	subs	r0, #4
 801719c:	3a04      	subs	r2, #4
            per_tensor_quant_params.multiplier;
 801719e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
      for (int i = 0; i < data.output_depth; i++) {
 80171a0:	f10a 0a01 	add.w	sl, sl, #1
        per_channel_quant_params.multiplier[i] =
 80171a4:	f840 3f04 	str.w	r3, [r0, #4]!
        per_channel_quant_params.shift[i] = per_tensor_quant_params.shift;
 80171a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80171aa:	f842 3f04 	str.w	r3, [r2, #4]!
      for (int i = 0; i < data.output_depth; i++) {
 80171ae:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80171b0:	459a      	cmp	sl, r3
 80171b2:	dbf4      	blt.n	801719e <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xca>
  TFLITE_DCHECK(tensor != nullptr);
 80171b4:	2e00      	cmp	r6, #0
 80171b6:	f000 80b8 	beq.w	801732a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
  return reinterpret_cast<const T*>(tensor->data.raw);
 80171ba:	6833      	ldr	r3, [r6, #0]
  TFLITE_DCHECK(tensor != nullptr);
 80171bc:	2d00      	cmp	r5, #0
 80171be:	f000 80b4 	beq.w	801732a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
  return reinterpret_cast<const T*>(tensor->data.raw);
 80171c2:	682a      	ldr	r2, [r5, #0]
  TFLITE_DCHECK(tensor != nullptr);
 80171c4:	f1b9 0f00 	cmp.w	r9, #0
 80171c8:	f000 80af 	beq.w	801732a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
    TF_LITE_ENSURE_EQ(
 80171cc:	9202      	str	r2, [sp, #8]
 80171ce:	a92e      	add	r1, sp, #184	@ 0xb8
 80171d0:	9300      	str	r3, [sp, #0]
 80171d2:	aa0d      	add	r2, sp, #52	@ 0x34
 80171d4:	9704      	str	r7, [sp, #16]
 80171d6:	a80b      	add	r0, sp, #44	@ 0x2c
 80171d8:	f8d9 3000 	ldr.w	r3, [r9]
 80171dc:	9306      	str	r3, [sp, #24]
 80171de:	ab1e      	add	r3, sp, #120	@ 0x78
 80171e0:	9305      	str	r3, [sp, #20]
 80171e2:	ab1a      	add	r3, sp, #104	@ 0x68
 80171e4:	9303      	str	r3, [sp, #12]
 80171e6:	ab16      	add	r3, sp, #88	@ 0x58
 80171e8:	9301      	str	r3, [sp, #4]
 80171ea:	ab12      	add	r3, sp, #72	@ 0x48
 80171ec:	f001 fbe4 	bl	80189b8 <arm_convolve_1x1_s8_fast>
 80171f0:	2800      	cmp	r0, #0
 80171f2:	d056      	beq.n	80172a2 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x1ce>
 80171f4:	ab1e      	add	r3, sp, #120	@ 0x78
 80171f6:	aa0d      	add	r2, sp, #52	@ 0x34
 80171f8:	a92e      	add	r1, sp, #184	@ 0xb8
 80171fa:	a80b      	add	r0, sp, #44	@ 0x2c
 80171fc:	e9cd 7304 	strd	r7, r3, [sp, #16]
 8017200:	ab1a      	add	r3, sp, #104	@ 0x68
 8017202:	9303      	str	r3, [sp, #12]
 8017204:	ab16      	add	r3, sp, #88	@ 0x58
 8017206:	9301      	str	r3, [sp, #4]
 8017208:	f8d9 3000 	ldr.w	r3, [r9]
 801720c:	9306      	str	r3, [sp, #24]
 801720e:	682b      	ldr	r3, [r5, #0]
 8017210:	9302      	str	r3, [sp, #8]
 8017212:	6833      	ldr	r3, [r6, #0]
 8017214:	9300      	str	r3, [sp, #0]
 8017216:	ab12      	add	r3, sp, #72	@ 0x48
 8017218:	f8d8 4014 	ldr.w	r4, [r8, #20]
 801721c:	f001 fbcc 	bl	80189b8 <arm_convolve_1x1_s8_fast>
 8017220:	2300      	movs	r3, #0
 8017222:	4602      	mov	r2, r0
 8017224:	4942      	ldr	r1, [pc, #264]	@ (8017330 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x25c>)
 8017226:	4640      	mov	r0, r8
 8017228:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801722c:	4a41      	ldr	r2, [pc, #260]	@ (8017334 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x260>)
 801722e:	f44f 73a1 	mov.w	r3, #322	@ 0x142
    TF_LITE_ENSURE_EQ(
 8017232:	e9cd 2100 	strd	r2, r1, [sp]
 8017236:	4a40      	ldr	r2, [pc, #256]	@ (8017338 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x264>)
 8017238:	4940      	ldr	r1, [pc, #256]	@ (801733c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x268>)
 801723a:	47a0      	blx	r4
    TF_LITE_ENSURE_EQ(
 801723c:	2001      	movs	r0, #1
}
 801723e:	b039      	add	sp, #228	@ 0xe4
 8017240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fc_params.activation.max = data.reference_op_data.output_activation_max;
 8017244:	9226      	str	r2, [sp, #152]	@ 0x98
    fc_params.filter_offset = -data.reference_op_data.filter_zero_point;
 8017246:	69a2      	ldr	r2, [r4, #24]
    fc_params.input_offset = -data.reference_op_data.input_zero_point;
 8017248:	9322      	str	r3, [sp, #136]	@ 0x88
    fc_params.filter_offset = -data.reference_op_data.filter_zero_point;
 801724a:	4252      	negs	r2, r2
    quant_params.is_per_channel = data.reference_op_data.is_per_channel;
 801724c:	9111      	str	r1, [sp, #68]	@ 0x44
    fc_params.activation.min = data.reference_op_data.output_activation_min;
 801724e:	e9cd ec24 	strd	lr, ip, [sp, #144]	@ 0x90
    fc_params.filter_offset = -data.reference_op_data.filter_zero_point;
 8017252:	9223      	str	r2, [sp, #140]	@ 0x8c
    if (quant_params.is_per_channel) {
 8017254:	2900      	cmp	r1, #0
 8017256:	d128      	bne.n	80172aa <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x1d6>
      quant_params.multiplier = &per_tensor_quant_params.multiplier;
 8017258:	a909      	add	r1, sp, #36	@ 0x24
      quant_params.shift = &per_tensor_quant_params.shift;
 801725a:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 801725e:	e9cd 1c0f 	strd	r1, ip, [sp, #60]	@ 0x3c
    if (data.kernel_sums != nullptr) {
 8017262:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8017264:	2900      	cmp	r1, #0
 8017266:	d027      	beq.n	80172b8 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x1e4>
      ctx.buf = data.kernel_sums;
 8017268:	910b      	str	r1, [sp, #44]	@ 0x2c
  TFLITE_DCHECK(tensor != nullptr);
 801726a:	2e00      	cmp	r6, #0
 801726c:	d05d      	beq.n	801732a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
  return reinterpret_cast<const T*>(tensor->data.raw);
 801726e:	6832      	ldr	r2, [r6, #0]
  TFLITE_DCHECK(tensor != nullptr);
 8017270:	2d00      	cmp	r5, #0
 8017272:	d05a      	beq.n	801732a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8017274:	682b      	ldr	r3, [r5, #0]
  TFLITE_DCHECK(tensor != nullptr);
 8017276:	f1b9 0f00 	cmp.w	r9, #0
 801727a:	d056      	beq.n	801732a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
    TF_LITE_ENSURE_EQ(
 801727c:	9200      	str	r2, [sp, #0]
 801727e:	a922      	add	r1, sp, #136	@ 0x88
 8017280:	9302      	str	r3, [sp, #8]
 8017282:	aa0f      	add	r2, sp, #60	@ 0x3c
 8017284:	9704      	str	r7, [sp, #16]
 8017286:	a80b      	add	r0, sp, #44	@ 0x2c
 8017288:	f8d9 3000 	ldr.w	r3, [r9]
 801728c:	9306      	str	r3, [sp, #24]
 801728e:	ab1e      	add	r3, sp, #120	@ 0x78
 8017290:	9305      	str	r3, [sp, #20]
 8017292:	ab1a      	add	r3, sp, #104	@ 0x68
 8017294:	9303      	str	r3, [sp, #12]
 8017296:	ab16      	add	r3, sp, #88	@ 0x58
 8017298:	9301      	str	r3, [sp, #4]
 801729a:	ab12      	add	r3, sp, #72	@ 0x48
 801729c:	f004 fc14 	bl	801bac8 <arm_fully_connected_wrapper_s8>
 80172a0:	bb18      	cbnz	r0, 80172ea <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x216>
  return kTfLiteOk;
 80172a2:	2000      	movs	r0, #0
}
 80172a4:	b039      	add	sp, #228	@ 0xe4
 80172a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      quant_params.shift = data.reference_op_data.per_channel_output_shift;
 80172aa:	e9d4 1c09 	ldrd	r1, ip, [r4, #36]	@ 0x24
 80172ae:	e9cd 1c0f 	strd	r1, ip, [sp, #60]	@ 0x3c
    if (data.kernel_sums != nullptr) {
 80172b2:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80172b4:	2900      	cmp	r1, #0
 80172b6:	d1d7      	bne.n	8017268 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x194>
    } else if (ctx.buf != nullptr) {
 80172b8:	f1bb 0f00 	cmp.w	fp, #0
 80172bc:	d0d5      	beq.n	801726a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x196>
          static_cast<int32_t*>(ctx.buf), filter_dims.n, data.output_depth,
 80172be:	6c64      	ldr	r4, [r4, #68]	@ 0x44
      arm_vector_sum_s8(
 80172c0:	9916      	ldr	r1, [sp, #88]	@ 0x58
  TFLITE_DCHECK(tensor != nullptr);
 80172c2:	2d00      	cmp	r5, #0
 80172c4:	d031      	beq.n	801732a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
 80172c6:	9702      	str	r7, [sp, #8]
 80172c8:	4658      	mov	r0, fp
 80172ca:	e9cd 3200 	strd	r3, r2, [sp]
 80172ce:	4622      	mov	r2, r4
 80172d0:	682b      	ldr	r3, [r5, #0]
 80172d2:	f004 fc2b 	bl	801bb2c <arm_vector_sum_s8>
 80172d6:	b346      	cbz	r6, 801732a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
  return reinterpret_cast<const T*>(tensor->data.raw);
 80172d8:	6832      	ldr	r2, [r6, #0]
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 80172da:	e7cb      	b.n	8017274 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x1a0>
 80172dc:	4683      	mov	fp, r0
 80172de:	e72d      	b.n	801713c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x68>
          data.reference_op_data.per_channel_output_multiplier;
 80172e0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      per_channel_quant_params.multiplier =
 80172e2:	930e      	str	r3, [sp, #56]	@ 0x38
 80172e4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80172e6:	930d      	str	r3, [sp, #52]	@ 0x34
 80172e8:	e764      	b.n	80171b4 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xe0>
    TF_LITE_ENSURE_EQ(
 80172ea:	ab1e      	add	r3, sp, #120	@ 0x78
 80172ec:	aa0f      	add	r2, sp, #60	@ 0x3c
 80172ee:	a922      	add	r1, sp, #136	@ 0x88
 80172f0:	a80b      	add	r0, sp, #44	@ 0x2c
 80172f2:	e9cd 7304 	strd	r7, r3, [sp, #16]
 80172f6:	ab1a      	add	r3, sp, #104	@ 0x68
 80172f8:	9303      	str	r3, [sp, #12]
 80172fa:	ab16      	add	r3, sp, #88	@ 0x58
 80172fc:	9301      	str	r3, [sp, #4]
 80172fe:	f8d9 3000 	ldr.w	r3, [r9]
 8017302:	9306      	str	r3, [sp, #24]
 8017304:	682b      	ldr	r3, [r5, #0]
 8017306:	9302      	str	r3, [sp, #8]
 8017308:	6833      	ldr	r3, [r6, #0]
 801730a:	9300      	str	r3, [sp, #0]
 801730c:	ab12      	add	r3, sp, #72	@ 0x48
 801730e:	f8d8 4014 	ldr.w	r4, [r8, #20]
 8017312:	f004 fbd9 	bl	801bac8 <arm_fully_connected_wrapper_s8>
 8017316:	2300      	movs	r3, #0
 8017318:	4602      	mov	r2, r0
 801731a:	4905      	ldr	r1, [pc, #20]	@ (8017330 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x25c>)
 801731c:	4640      	mov	r0, r8
 801731e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8017322:	4a07      	ldr	r2, [pc, #28]	@ (8017340 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x26c>)
 8017324:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8017328:	e783      	b.n	8017232 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x15e>
      TFLITE_DCHECK_GE(data.buffer_conv_1x1_idx, 4);
 801732a:	f00b fb1d 	bl	8022968 <abort>
 801732e:	bf00      	nop
 8017330:	08028b50 	.word	0x08028b50
 8017334:	08028c70 	.word	0x08028c70
 8017338:	080289a4 	.word	0x080289a4
 801733c:	08026310 	.word	0x08026310
 8017340:	08028d84 	.word	0x08028d84

08017344 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0>:
TfLiteStatus EvalQuantizedInt4(TfLiteContext* context, TfLiteNode* node,
 8017344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017348:	b0a8      	sub	sp, #160	@ 0xa0
 801734a:	460c      	mov	r4, r1
 801734c:	4680      	mov	r8, r0
 801734e:	461e      	mov	r6, r3
  const RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 8017350:	a821      	add	r0, sp, #132	@ 0x84
TfLiteStatus EvalQuantizedInt4(TfLiteContext* context, TfLiteNode* node,
 8017352:	4615      	mov	r5, r2
 8017354:	e9dd 7930 	ldrd	r7, r9, [sp, #192]	@ 0xc0
  const RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 8017358:	4649      	mov	r1, r9
 801735a:	f7f8 fd5b 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  filter_dims->c = data.output_depth;
 801735e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
  input_dims->h = 1;
 8017360:	2101      	movs	r1, #1
  filter_dims->c = data.output_depth;
 8017362:	9313      	str	r3, [sp, #76]	@ 0x4c
  bias_dims->c = data.output_depth;
 8017364:	9317      	str	r3, [sp, #92]	@ 0x5c
  output_dims->c = data.output_depth;
 8017366:	931b      	str	r3, [sp, #108]	@ 0x6c
  input_dims->n = data.batches;
 8017368:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
  bias_dims->w = 1;
 801736a:	9116      	str	r1, [sp, #88]	@ 0x58
  input_dims->n = data.batches;
 801736c:	930c      	str	r3, [sp, #48]	@ 0x30
  output_dims->n = data.batches;
 801736e:	9318      	str	r3, [sp, #96]	@ 0x60
  input_dims->c = data.accum_depth;
 8017370:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  filter_dims->n = data.accum_depth;
 8017372:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
  ctx->buf = nullptr;
 8017376:	2300      	movs	r3, #0
  input_dims->w = 1;
 8017378:	e9cd 110d 	strd	r1, r1, [sp, #52]	@ 0x34
  filter_dims->w = 1;
 801737c:	e9cd 1111 	strd	r1, r1, [sp, #68]	@ 0x44
  bias_dims->h = 1;
 8017380:	e9cd 1114 	strd	r1, r1, [sp, #80]	@ 0x50
  output_dims->w = 1;
 8017384:	e9cd 1119 	strd	r1, r1, [sp, #100]	@ 0x64
  ctx->size = 0;
 8017388:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
  if (data.buffer_idx > -1) {
 801738c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 801738e:	6863      	ldr	r3, [r4, #4]
  if (data.buffer_idx > -1) {
 8017390:	2900      	cmp	r1, #0
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 8017392:	9309      	str	r3, [sp, #36]	@ 0x24
 8017394:	6823      	ldr	r3, [r4, #0]
 8017396:	9308      	str	r3, [sp, #32]
  if (data.buffer_idx > -1) {
 8017398:	db04      	blt.n	80173a4 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x60>
    ctx->buf = context->GetScratchBuffer(context, data.buffer_idx);
 801739a:	f8d8 3044 	ldr.w	r3, [r8, #68]	@ 0x44
 801739e:	4640      	mov	r0, r8
 80173a0:	4798      	blx	r3
 80173a2:	900a      	str	r0, [sp, #40]	@ 0x28
  return tensor == nullptr ? nullptr
 80173a4:	b107      	cbz	r7, 80173a8 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x64>
 80173a6:	683f      	ldr	r7, [r7, #0]
  fc_params.input_offset = -data.reference_op_data.input_zero_point;
 80173a8:	6963      	ldr	r3, [r4, #20]
  fc_params.filter_offset = 0;
 80173aa:	f04f 0a00 	mov.w	sl, #0
  fc_params.input_offset = -data.reference_op_data.input_zero_point;
 80173ae:	425b      	negs	r3, r3
  fc_params.filter_offset = 0;
 80173b0:	f8cd a074 	str.w	sl, [sp, #116]	@ 0x74
  fc_params.input_offset = -data.reference_op_data.input_zero_point;
 80173b4:	931c      	str	r3, [sp, #112]	@ 0x70
  fc_params.output_offset = data.reference_op_data.output_zero_point;
 80173b6:	69e3      	ldr	r3, [r4, #28]
 80173b8:	931e      	str	r3, [sp, #120]	@ 0x78
  fc_params.activation.min = data.reference_op_data.output_activation_min;
 80173ba:	68a3      	ldr	r3, [r4, #8]
 80173bc:	931f      	str	r3, [sp, #124]	@ 0x7c
  fc_params.activation.max = data.reference_op_data.output_activation_max;
 80173be:	68e3      	ldr	r3, [r4, #12]
 80173c0:	9320      	str	r3, [sp, #128]	@ 0x80
  TFLITE_DCHECK(tensor != nullptr);
 80173c2:	2d00      	cmp	r5, #0
 80173c4:	d042      	beq.n	801744c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x108>
  return reinterpret_cast<const T*>(tensor->data.raw);
 80173c6:	682b      	ldr	r3, [r5, #0]
  TFLITE_DCHECK(tensor != nullptr);
 80173c8:	2e00      	cmp	r6, #0
 80173ca:	d03f      	beq.n	801744c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x108>
  return reinterpret_cast<const T*>(tensor->data.raw);
 80173cc:	6832      	ldr	r2, [r6, #0]
  TFLITE_DCHECK(tensor != nullptr);
 80173ce:	f1b9 0f00 	cmp.w	r9, #0
 80173d2:	d03b      	beq.n	801744c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x108>
  TF_LITE_ENSURE_EQ(
 80173d4:	9202      	str	r2, [sp, #8]
 80173d6:	a91c      	add	r1, sp, #112	@ 0x70
 80173d8:	9300      	str	r3, [sp, #0]
 80173da:	aa08      	add	r2, sp, #32
 80173dc:	9704      	str	r7, [sp, #16]
 80173de:	a80a      	add	r0, sp, #40	@ 0x28
 80173e0:	f8d9 3000 	ldr.w	r3, [r9]
 80173e4:	9306      	str	r3, [sp, #24]
 80173e6:	ab18      	add	r3, sp, #96	@ 0x60
 80173e8:	9305      	str	r3, [sp, #20]
 80173ea:	ab14      	add	r3, sp, #80	@ 0x50
 80173ec:	9303      	str	r3, [sp, #12]
 80173ee:	ab10      	add	r3, sp, #64	@ 0x40
 80173f0:	9301      	str	r3, [sp, #4]
 80173f2:	ab0c      	add	r3, sp, #48	@ 0x30
 80173f4:	f004 faf8 	bl	801b9e8 <arm_fully_connected_s4>
 80173f8:	b910      	cbnz	r0, 8017400 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xbc>
}
 80173fa:	b028      	add	sp, #160	@ 0xa0
 80173fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TF_LITE_ENSURE_EQ(
 8017400:	ab18      	add	r3, sp, #96	@ 0x60
 8017402:	aa08      	add	r2, sp, #32
 8017404:	a91c      	add	r1, sp, #112	@ 0x70
 8017406:	a80a      	add	r0, sp, #40	@ 0x28
 8017408:	e9cd 7304 	strd	r7, r3, [sp, #16]
 801740c:	ab14      	add	r3, sp, #80	@ 0x50
 801740e:	9303      	str	r3, [sp, #12]
 8017410:	ab10      	add	r3, sp, #64	@ 0x40
 8017412:	9301      	str	r3, [sp, #4]
 8017414:	f8d9 3000 	ldr.w	r3, [r9]
 8017418:	9306      	str	r3, [sp, #24]
 801741a:	6833      	ldr	r3, [r6, #0]
 801741c:	9302      	str	r3, [sp, #8]
 801741e:	682b      	ldr	r3, [r5, #0]
 8017420:	9300      	str	r3, [sp, #0]
 8017422:	ab0c      	add	r3, sp, #48	@ 0x30
 8017424:	f8d8 4014 	ldr.w	r4, [r8, #20]
 8017428:	f004 fade 	bl	801b9e8 <arm_fully_connected_s4>
 801742c:	4908      	ldr	r1, [pc, #32]	@ (8017450 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x10c>)
 801742e:	4603      	mov	r3, r0
 8017430:	4a08      	ldr	r2, [pc, #32]	@ (8017454 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x110>)
 8017432:	4640      	mov	r0, r8
 8017434:	e9cd 2100 	strd	r2, r1, [sp]
 8017438:	e9cd 3a02 	strd	r3, sl, [sp, #8]
 801743c:	4a06      	ldr	r2, [pc, #24]	@ (8017458 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x114>)
 801743e:	23ff      	movs	r3, #255	@ 0xff
 8017440:	4906      	ldr	r1, [pc, #24]	@ (801745c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x118>)
 8017442:	47a0      	blx	r4
 8017444:	2001      	movs	r0, #1
}
 8017446:	b028      	add	sp, #160	@ 0xa0
 8017448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TFLITE_DCHECK(tensor != nullptr);
 801744c:	f00b fa8c 	bl	8022968 <abort>
 8017450:	08028b50 	.word	0x08028b50
 8017454:	08028e90 	.word	0x08028e90
 8017458:	080289a4 	.word	0x080289a4
 801745c:	08026310 	.word	0x08026310

08017460 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 8017460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TFLITE_DCHECK(node->builtin_data != nullptr);
 8017464:	f8d1 9014 	ldr.w	r9, [r1, #20]
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 8017468:	b0af      	sub	sp, #188	@ 0xbc
  TFLITE_DCHECK(node->builtin_data != nullptr);
 801746a:	f1b9 0f00 	cmp.w	r9, #0
 801746e:	f000 8118 	beq.w	80176a2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x242>
  const auto* params =
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kFullyConnectedInputTensor);
 8017472:	4b8d      	ldr	r3, [pc, #564]	@ (80176a8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x248>)
 8017474:	460c      	mov	r4, r1
 8017476:	4605      	mov	r5, r0
 8017478:	681a      	ldr	r2, [r3, #0]
 801747a:	f7f8 fca5 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  const TfLiteEvalTensor* filter =
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
 801747e:	4b8b      	ldr	r3, [pc, #556]	@ (80176ac <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x24c>)
 8017480:	4621      	mov	r1, r4
      tflite::micro::GetEvalInput(context, node, kFullyConnectedInputTensor);
 8017482:	4606      	mov	r6, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
 8017484:	681a      	ldr	r2, [r3, #0]
 8017486:	4628      	mov	r0, r5
 8017488:	f7f8 fc9e 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  const TfLiteEvalTensor* bias =
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
 801748c:	4b88      	ldr	r3, [pc, #544]	@ (80176b0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x250>)
 801748e:	4621      	mov	r1, r4
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
 8017490:	4607      	mov	r7, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
 8017492:	681a      	ldr	r2, [r3, #0]
 8017494:	4628      	mov	r0, r5
 8017496:	f7f8 fc97 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
 801749a:	4b86      	ldr	r3, [pc, #536]	@ (80176b4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x254>)
 801749c:	4621      	mov	r1, r4
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
 801749e:	4680      	mov	r8, r0
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
 80174a0:	681a      	ldr	r2, [r3, #0]
 80174a2:	4628      	mov	r0, r5
 80174a4:	f7f8 fcaa 	bl	800fdfc <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>

  TFLITE_DCHECK(node->user_data != nullptr);
 80174a8:	6921      	ldr	r1, [r4, #16]
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
 80174aa:	4604      	mov	r4, r0
  TFLITE_DCHECK(node->user_data != nullptr);
 80174ac:	2900      	cmp	r1, #0
 80174ae:	f000 80f8 	beq.w	80176a2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x242>
  const OpData& data = *(static_cast<const OpData*>(node->user_data));

  // Checks in Prepare ensure input, output and filter types are all the same.
  switch (input->type) {
 80174b2:	7a30      	ldrb	r0, [r6, #8]
 80174b4:	2807      	cmp	r0, #7
 80174b6:	f000 80d3 	beq.w	8017660 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x200>
 80174ba:	2809      	cmp	r0, #9
 80174bc:	f000 80b2 	beq.w	8017624 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1c4>
 80174c0:	2801      	cmp	r0, #1
 80174c2:	f040 80c2 	bne.w	801764a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ea>
  return tensor == nullptr ? nullptr
 80174c6:	f1b8 0f00 	cmp.w	r8, #0
 80174ca:	f000 80e8 	beq.w	801769e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x23e>
 80174ce:	f8d8 5000 	ldr.w	r5, [r8]
    case kTfLiteFloat32: {
      const float* bias_data =
          tflite::micro::GetOptionalTensorData<float>(bias);
      tflite::reference_ops::FullyConnected(
          FullyConnectedParamsFloat(params->activation),
 80174d2:	f899 1000 	ldrb.w	r1, [r9]
 80174d6:	a824      	add	r0, sp, #144	@ 0x90
 80174d8:	f7f8 fb66 	bl	800fba8 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>
          tflite::micro::GetTensorShape(input),
 80174dc:	4631      	mov	r1, r6
 80174de:	a808      	add	r0, sp, #32
 80174e0:	f7f8 fc98 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<const T*>(tensor->data.raw);
 80174e4:	6833      	ldr	r3, [r6, #0]
          tflite::micro::GetTensorData<float>(input),
          tflite::micro::GetTensorShape(filter),
 80174e6:	4639      	mov	r1, r7
 80174e8:	a80f      	add	r0, sp, #60	@ 0x3c
 80174ea:	9305      	str	r3, [sp, #20]
 80174ec:	f7f8 fc92 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 80174f0:	2f00      	cmp	r7, #0
 80174f2:	f000 80d6 	beq.w	80176a2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x242>
          tflite::micro::GetTensorData<float>(filter),
          tflite::micro::GetTensorShape(bias), bias_data,
 80174f6:	4641      	mov	r1, r8
 80174f8:	a816      	add	r0, sp, #88	@ 0x58
  return reinterpret_cast<const T*>(tensor->data.raw);
 80174fa:	683f      	ldr	r7, [r7, #0]
 80174fc:	f7f8 fc8a 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          tflite::micro::GetTensorShape(output),
 8017500:	4621      	mov	r1, r4
 8017502:	a81d      	add	r0, sp, #116	@ 0x74
 8017504:	f7f8 fc86 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 8017508:	2c00      	cmp	r4, #0
 801750a:	f000 80ca 	beq.w	80176a2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x242>
 801750e:	981d      	ldr	r0, [sp, #116]	@ 0x74
  return reinterpret_cast<T*>(tensor->data.raw);
 8017510:	6823      	ldr	r3, [r4, #0]
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 8017512:	1e42      	subs	r2, r0, #1
 8017514:	eddd 6a2b 	vldr	s13, [sp, #172]	@ 0xac
 8017518:	ed9d 6a2c 	vldr	s12, [sp, #176]	@ 0xb0
 801751c:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 801751e:	9303      	str	r3, [sp, #12]
 8017520:	f100 80bf 	bmi.w	80176a2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x242>
  int flat_size = 1;
 8017524:	f04f 0b01 	mov.w	fp, #1
  for (int i = 0; i < dims_count; ++i) {
 8017528:	2300      	movs	r3, #0
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 801752a:	429a      	cmp	r2, r3
 801752c:	f000 8088 	beq.w	8017640 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e0>
 8017530:	a91d      	add	r1, sp, #116	@ 0x74
 8017532:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  for (int i = 0; i < dims_count; ++i) {
 8017536:	3301      	adds	r3, #1
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 8017538:	6849      	ldr	r1, [r1, #4]
  for (int i = 0; i < dims_count; ++i) {
 801753a:	4298      	cmp	r0, r3
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 801753c:	fb01 fb0b 	mul.w	fp, r1, fp
  for (int i = 0; i < dims_count; ++i) {
 8017540:	d1f3      	bne.n	801752a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xca>
    TFLITE_DCHECK_GE(i, 0);
 8017542:	1ea3      	subs	r3, r4, #2
 8017544:	f100 80ad 	bmi.w	80176a2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x242>
    return dims_[i];
 8017548:	a92e      	add	r1, sp, #184	@ 0xb8
 801754a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 801754e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8017552:	f853 1c78 	ldr.w	r1, [r3, #-120]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8017556:	f852 3c40 	ldr.w	r3, [r2, #-64]
 801755a:	9104      	str	r1, [sp, #16]
 801755c:	460a      	mov	r2, r1
 801755e:	4299      	cmp	r1, r3
 8017560:	f040 809f 	bne.w	80176a2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x242>
  const int weights_dims_count = weights_shape.DimensionsCount();
  const int batches = FlatSizeSkipDim(output_shape, output_dims_count - 1);
  const int output_depth = MatchingDim(weights_shape, weights_dims_count - 2,
                                       output_shape, output_dims_count - 1);
  const int accum_depth = weights_shape.Dims(weights_dims_count - 1);
  for (int b = 0; b < batches; ++b) {
 8017564:	f1bb 0f00 	cmp.w	fp, #0
  const int accum_depth = weights_shape.Dims(weights_dims_count - 1);
 8017568:	f104 33ff 	add.w	r3, r4, #4294967295
  for (int b = 0; b < batches; ++b) {
 801756c:	dd56      	ble.n	801761c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1bc>
 801756e:	2900      	cmp	r1, #0
 8017570:	dd54      	ble.n	801761c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1bc>
 8017572:	a92e      	add	r1, sp, #184	@ 0xb8
 8017574:	f04f 0e00 	mov.w	lr, #0
      float total = 0.f;
      for (int d = 0; d < accum_depth; ++d) {
        total += input_data[b * accum_depth + d] *
                 weights_data[out_c * accum_depth + d];
      }
      float bias_value = 0.0f;
 8017578:	ed9f 5a4f 	vldr	s10, [pc, #316]	@ 80176b8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x258>
 801757c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8017580:	46f2      	mov	sl, lr
  for (int b = 0; b < batches; ++b) {
 8017582:	46f1      	mov	r9, lr
 8017584:	46f4      	mov	ip, lr
 8017586:	f853 0c78 	ldr.w	r0, [r3, #-120]
 801758a:	0093      	lsls	r3, r2, #2
 801758c:	f8cd b01c 	str.w	fp, [sp, #28]
 8017590:	9306      	str	r3, [sp, #24]
 8017592:	9b03      	ldr	r3, [sp, #12]
 8017594:	eb03 0482 	add.w	r4, r3, r2, lsl #2
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 8017598:	4486      	add	lr, r0
 801759a:	9a05      	ldr	r2, [sp, #20]
 801759c:	9b03      	ldr	r3, [sp, #12]
 801759e:	4629      	mov	r1, r5
 80175a0:	eb02 080c 	add.w	r8, r2, ip
 80175a4:	eb02 0b8e 	add.w	fp, r2, lr, lsl #2
 80175a8:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80175ac:	2200      	movs	r2, #0
 80175ae:	ea4f 0c8e 	mov.w	ip, lr, lsl #2
 80175b2:	f8cd e008 	str.w	lr, [sp, #8]
      for (int d = 0; d < accum_depth; ++d) {
 80175b6:	2800      	cmp	r0, #0
      float total = 0.f;
 80175b8:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80176b8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x258>
      for (int d = 0; d < accum_depth; ++d) {
 80175bc:	dd0a      	ble.n	80175d4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x174>
 80175be:	eb07 0e82 	add.w	lr, r7, r2, lsl #2
 80175c2:	4646      	mov	r6, r8
        total += input_data[b * accum_depth + d] *
 80175c4:	ecf6 5a01 	vldmia	r6!, {s11}
                 weights_data[out_c * accum_depth + d];
 80175c8:	ecfe 7a01 	vldmia	lr!, {s15}
      for (int d = 0; d < accum_depth; ++d) {
 80175cc:	455e      	cmp	r6, fp
        total += input_data[b * accum_depth + d] *
 80175ce:	eea5 7aa7 	vfma.f32	s14, s11, s15
      for (int d = 0; d < accum_depth; ++d) {
 80175d2:	d1f7      	bne.n	80175c4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x164>
      if (bias_data) {
 80175d4:	2d00      	cmp	r5, #0
 80175d6:	d057      	beq.n	8017688 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x228>
        bias_value = bias_data[out_c];
 80175d8:	edd1 7a00 	vldr	s15, [r1]
      }
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
 80175dc:	ee77 7a87 	vadd.f32	s15, s15, s14
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 80175e0:	3104      	adds	r1, #4
 80175e2:	4402      	add	r2, r0
	return __b;
 80175e4:	eef4 6a67 	vcmp.f32	s13, s15
 80175e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80175ec:	fe76 7aa7 	vselgt.f32	s15, s13, s15
	return __b;
 80175f0:	eeb4 6a67 	vcmp.f32	s12, s15
 80175f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80175f8:	bf48      	it	mi
 80175fa:	eef0 7a46 	vmovmi.f32	s15, s12
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
 80175fe:	ece3 7a01 	vstmia	r3!, {s15}
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 8017602:	429c      	cmp	r4, r3
 8017604:	d1d7      	bne.n	80175b6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x156>
  for (int b = 0; b < batches; ++b) {
 8017606:	9b06      	ldr	r3, [sp, #24]
 8017608:	f109 0901 	add.w	r9, r9, #1
 801760c:	f8dd e008 	ldr.w	lr, [sp, #8]
 8017610:	441c      	add	r4, r3
 8017612:	9b04      	ldr	r3, [sp, #16]
 8017614:	449a      	add	sl, r3
 8017616:	9b07      	ldr	r3, [sp, #28]
 8017618:	4599      	cmp	r9, r3
 801761a:	d1bd      	bne.n	8017598 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x138>
      MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
                  input->type);
      return kTfLiteError;
    }
  }
  return kTfLiteOk;
 801761c:	2000      	movs	r0, #0
}
 801761e:	b02f      	add	sp, #188	@ 0xbc
 8017620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (filter->type) {
 8017624:	7a38      	ldrb	r0, [r7, #8]
 8017626:	2809      	cmp	r0, #9
 8017628:	d025      	beq.n	8017676 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x216>
 801762a:	2812      	cmp	r0, #18
 801762c:	d12f      	bne.n	801768e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x22e>
          return EvalQuantizedInt4(context, node, data, input, filter, bias,
 801762e:	463b      	mov	r3, r7
 8017630:	4632      	mov	r2, r6
 8017632:	4628      	mov	r0, r5
 8017634:	9401      	str	r4, [sp, #4]
 8017636:	f8cd 8000 	str.w	r8, [sp]
 801763a:	f7ff fe83 	bl	8017344 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0>
                                   output);
 801763e:	e7ee      	b.n	801761e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1be>
  for (int i = 0; i < dims_count; ++i) {
 8017640:	1c53      	adds	r3, r2, #1
 8017642:	4298      	cmp	r0, r3
 8017644:	f47f af71 	bne.w	801752a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xca>
 8017648:	e77b      	b.n	8017542 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xe2>
      MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
 801764a:	f7f4 faa3 	bl	800bb94 <TfLiteTypeGetName>
 801764e:	7a32      	ldrb	r2, [r6, #8]
 8017650:	4601      	mov	r1, r0
 8017652:	481a      	ldr	r0, [pc, #104]	@ (80176bc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x25c>)
 8017654:	f7f7 fe82 	bl	800f35c <_Z11MicroPrintfPKcz>
          return kTfLiteError;
 8017658:	2001      	movs	r0, #1
}
 801765a:	b02f      	add	sp, #188	@ 0xbc
 801765c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return EvalQuantizedInt16(context, node, data, input, filter, bias,
 8017660:	463b      	mov	r3, r7
 8017662:	4632      	mov	r2, r6
 8017664:	4628      	mov	r0, r5
 8017666:	9401      	str	r4, [sp, #4]
 8017668:	f8cd 8000 	str.w	r8, [sp]
 801766c:	f7ff fca8 	bl	8016fc0 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0>
}
 8017670:	b02f      	add	sp, #188	@ 0xbc
 8017672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          return EvalQuantizedInt8(context, node, data, input, filter, bias,
 8017676:	463b      	mov	r3, r7
 8017678:	4632      	mov	r2, r6
 801767a:	4628      	mov	r0, r5
 801767c:	9401      	str	r4, [sp, #4]
 801767e:	f8cd 8000 	str.w	r8, [sp]
 8017682:	f7ff fd27 	bl	80170d4 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0>
                                   output);
 8017686:	e7ca      	b.n	801761e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1be>
      float bias_value = 0.0f;
 8017688:	eef0 7a45 	vmov.f32	s15, s10
 801768c:	e7a6      	b.n	80175dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x17c>
          MicroPrintf("Filter Type %s (%d) not supported.",
 801768e:	f7f4 fa81 	bl	800bb94 <TfLiteTypeGetName>
 8017692:	7a3a      	ldrb	r2, [r7, #8]
 8017694:	4601      	mov	r1, r0
 8017696:	480a      	ldr	r0, [pc, #40]	@ (80176c0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x260>)
 8017698:	f7f7 fe60 	bl	800f35c <_Z11MicroPrintfPKcz>
          return kTfLiteError;
 801769c:	e7dc      	b.n	8017658 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f8>
  return tensor == nullptr ? nullptr
 801769e:	4645      	mov	r5, r8
 80176a0:	e717      	b.n	80174d2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x72>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 80176a2:	f00b f961 	bl	8022968 <abort>
 80176a6:	bf00      	nop
 80176a8:	080305f4 	.word	0x080305f4
 80176ac:	080305f0 	.word	0x080305f0
 80176b0:	080305ec 	.word	0x080305ec
 80176b4:	080305e8 	.word	0x080305e8
 80176b8:	00000000 	.word	0x00000000
 80176bc:	0802821c 	.word	0x0802821c
 80176c0:	08028f94 	.word	0x08028f94

080176c4 <_ZN6tflite24Register_FULLY_CONNECTEDEv>:
  return EvalQuantizedInt16(context, node, data, input, filter, bias, output);
}

}  // namespace

TFLMRegistration Register_FULLY_CONNECTED() {
 80176c4:	b510      	push	{r4, lr}
  return tflite::micro::RegisterOp(Init, Prepare, Eval);
 80176c6:	2100      	movs	r1, #0
TFLMRegistration Register_FULLY_CONNECTED() {
 80176c8:	b082      	sub	sp, #8
 80176ca:	4604      	mov	r4, r0
  return tflite::micro::RegisterOp(Init, Prepare, Eval);
 80176cc:	4b04      	ldr	r3, [pc, #16]	@ (80176e0 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x1c>)
 80176ce:	4a05      	ldr	r2, [pc, #20]	@ (80176e4 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x20>)
 80176d0:	e9cd 1100 	strd	r1, r1, [sp]
 80176d4:	4904      	ldr	r1, [pc, #16]	@ (80176e8 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x24>)
 80176d6:	f7f8 fb6b 	bl	800fdb0 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_ESE_>
}
 80176da:	4620      	mov	r0, r4
 80176dc:	b002      	add	sp, #8
 80176de:	bd10      	pop	{r4, pc}
 80176e0:	08017461 	.word	0x08017461
 80176e4:	08016cf5 	.word	0x08016cf5
 80176e8:	08016ce5 	.word	0x08016ce5

080176ec <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:

  return kTfLiteOk;
}

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 80176ec:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80176ee:	b10b      	cbz	r3, 80176f4 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0x8>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
 80176f0:	2124      	movs	r1, #36	@ 0x24
 80176f2:	4718      	bx	r3
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 80176f4:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 80176f6:	f00b f937 	bl	8022968 <abort>
 80176fa:	bf00      	nop

080176fc <_ZN6tflite12_GLOBAL__N_110MaxPrepareEP13TfLiteContextP10TfLiteNode>:
}

TfLiteStatus MaxPrepare(TfLiteContext* context, TfLiteNode* node) {
 80176fc:	b510      	push	{r4, lr}
 80176fe:	460c      	mov	r4, r1
  TF_LITE_ENSURE_STATUS(PoolingPrepare(context, node));
 8017700:	f7f8 ff4e 	bl	80105a0 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode>
 8017704:	b918      	cbnz	r0, 801770e <_ZN6tflite12_GLOBAL__N_110MaxPrepareEP13TfLiteContextP10TfLiteNode+0x12>
  // Set buffer index to a reset value
  static_cast<OpData*>(node->user_data)->buffer_idx = -1;
 8017706:	6923      	ldr	r3, [r4, #16]
 8017708:	f04f 32ff 	mov.w	r2, #4294967295
 801770c:	621a      	str	r2, [r3, #32]
  return kTfLiteOk;
}
 801770e:	bd10      	pop	{r4, pc}

08017710 <_ZN6tflite12_GLOBAL__N_116MaxEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS0_6OpDataEPK16TfLiteEvalTensorPSC_.isra.0>:
TfLiteStatus MaxEvalQuantized(TfLiteContext* context, const TfLiteNode* node,
 8017710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017714:	461d      	mov	r5, r3
  TFLITE_DCHECK((input->type == kTfLiteInt8) || (input->type == kTfLiteInt16));
 8017716:	7a1b      	ldrb	r3, [r3, #8]
TfLiteStatus MaxEvalQuantized(TfLiteContext* context, const TfLiteNode* node,
 8017718:	b0a6      	sub	sp, #152	@ 0x98
 801771a:	4607      	mov	r7, r0
  TFLITE_DCHECK((input->type == kTfLiteInt8) || (input->type == kTfLiteInt16));
 801771c:	2b09      	cmp	r3, #9
TfLiteStatus MaxEvalQuantized(TfLiteContext* context, const TfLiteNode* node,
 801771e:	460e      	mov	r6, r1
 8017720:	4614      	mov	r4, r2
 8017722:	f8dd 80b0 	ldr.w	r8, [sp, #176]	@ 0xb0
  TFLITE_DCHECK((input->type == kTfLiteInt8) || (input->type == kTfLiteInt16));
 8017726:	d001      	beq.n	801772c <_ZN6tflite12_GLOBAL__N_116MaxEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS0_6OpDataEPK16TfLiteEvalTensorPSC_.isra.0+0x1c>
 8017728:	2b07      	cmp	r3, #7
 801772a:	d165      	bne.n	80177f8 <_ZN6tflite12_GLOBAL__N_116MaxEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS0_6OpDataEPK16TfLiteEvalTensorPSC_.isra.0+0xe8>
  RuntimeShape input_shape = micro::GetTensorShape(input);
 801772c:	4629      	mov	r1, r5
 801772e:	a818      	add	r0, sp, #96	@ 0x60
 8017730:	f7f8 fb70 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 8017734:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8017736:	2b04      	cmp	r3, #4
 8017738:	d15e      	bne.n	80177f8 <_ZN6tflite12_GLOBAL__N_116MaxEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS0_6OpDataEPK16TfLiteEvalTensorPSC_.isra.0+0xe8>
  RuntimeShape output_shape = micro::GetTensorShape(output);
 801773a:	4641      	mov	r1, r8
 801773c:	a81f      	add	r0, sp, #124	@ 0x7c
 801773e:	f7f8 fb69 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 8017742:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8017744:	2b04      	cmp	r3, #4
 8017746:	d157      	bne.n	80177f8 <_ZN6tflite12_GLOBAL__N_116MaxEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS0_6OpDataEPK16TfLiteEvalTensorPSC_.isra.0+0xe8>
    TFLITE_DCHECK_LT(i, size_);
 8017748:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801774a:	2b03      	cmp	r3, #3
 801774c:	dd54      	ble.n	80177f8 <_ZN6tflite12_GLOBAL__N_116MaxEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS0_6OpDataEPK16TfLiteEvalTensorPSC_.isra.0+0xe8>
    return dims_[i];
 801774e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8017750:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8017752:	4293      	cmp	r3, r2
 8017754:	d150      	bne.n	80177f8 <_ZN6tflite12_GLOBAL__N_116MaxEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS0_6OpDataEPK16TfLiteEvalTensorPSC_.isra.0+0xe8>
  input_dims->c = depth;
 8017756:	9309      	str	r3, [sp, #36]	@ 0x24
  output_dims->c = depth;
 8017758:	930d      	str	r3, [sp, #52]	@ 0x34
  input_dims->n = 1;
 801775a:	2301      	movs	r3, #1
 801775c:	9306      	str	r3, [sp, #24]
  output_dims->n = 1;
 801775e:	930a      	str	r3, [sp, #40]	@ 0x28
  filter_dims->n = 1;
 8017760:	930e      	str	r3, [sp, #56]	@ 0x38
  filter_dims->c = 1;
 8017762:	9311      	str	r3, [sp, #68]	@ 0x44
  input_dims->h = input_shape.Dims(1);
 8017764:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8017766:	9307      	str	r3, [sp, #28]
  input_dims->w = input_shape.Dims(2);
 8017768:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801776a:	9308      	str	r3, [sp, #32]
  output_dims->h = output_shape.Dims(1);
 801776c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801776e:	930b      	str	r3, [sp, #44]	@ 0x2c
  output_dims->w = output_shape.Dims(2);
 8017770:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8017772:	930c      	str	r3, [sp, #48]	@ 0x30
  pool_params->stride.w = params->stride_width;
 8017774:	68b3      	ldr	r3, [r6, #8]
 8017776:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017778:	6873      	ldr	r3, [r6, #4]
 801777a:	9312      	str	r3, [sp, #72]	@ 0x48
  pool_params->padding.w = data.reference_op_data.padding.width;
 801777c:	6863      	ldr	r3, [r4, #4]
 801777e:	9315      	str	r3, [sp, #84]	@ 0x54
 8017780:	6923      	ldr	r3, [r4, #16]
 8017782:	9316      	str	r3, [sp, #88]	@ 0x58
 8017784:	6963      	ldr	r3, [r4, #20]
 8017786:	9317      	str	r3, [sp, #92]	@ 0x5c
 8017788:	6823      	ldr	r3, [r4, #0]
 801778a:	9314      	str	r3, [sp, #80]	@ 0x50
  filter_dims->h = params->filter_height;
 801778c:	6933      	ldr	r3, [r6, #16]
 801778e:	930f      	str	r3, [sp, #60]	@ 0x3c
  filter_dims->w = params->filter_width;
 8017790:	68f3      	ldr	r3, [r6, #12]
 8017792:	9310      	str	r3, [sp, #64]	@ 0x40
  ctx->buf = nullptr;
 8017794:	2300      	movs	r3, #0
  ctx->size = 0;
 8017796:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (data.buffer_idx > -1) {
 801779a:	6a21      	ldr	r1, [r4, #32]
 801779c:	4299      	cmp	r1, r3
 801779e:	db03      	blt.n	80177a8 <_ZN6tflite12_GLOBAL__N_116MaxEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS0_6OpDataEPK16TfLiteEvalTensorPSC_.isra.0+0x98>
    ctx->buf = context->GetScratchBuffer(context, data.buffer_idx);
 80177a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80177a2:	4638      	mov	r0, r7
 80177a4:	4798      	blx	r3
 80177a6:	9004      	str	r0, [sp, #16]
  if (input->type == kTfLiteInt8) {
 80177a8:	7a2a      	ldrb	r2, [r5, #8]
  return reinterpret_cast<const T*>(tensor->data.raw);
 80177aa:	682b      	ldr	r3, [r5, #0]
 80177ac:	2a09      	cmp	r2, #9
 80177ae:	d012      	beq.n	80177d6 <_ZN6tflite12_GLOBAL__N_116MaxEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS0_6OpDataEPK16TfLiteEvalTensorPSC_.isra.0+0xc6>
  TFLITE_DCHECK(tensor != nullptr);
 80177b0:	f1b8 0f00 	cmp.w	r8, #0
 80177b4:	d020      	beq.n	80177f8 <_ZN6tflite12_GLOBAL__N_116MaxEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS0_6OpDataEPK16TfLiteEvalTensorPSC_.isra.0+0xe8>
    TFLITE_DCHECK_EQ(
 80177b6:	f8d8 0000 	ldr.w	r0, [r8]
 80177ba:	a90a      	add	r1, sp, #40	@ 0x28
 80177bc:	ac0e      	add	r4, sp, #56	@ 0x38
 80177be:	aa06      	add	r2, sp, #24
 80177c0:	e9cd 1001 	strd	r1, r0, [sp, #4]
 80177c4:	9400      	str	r4, [sp, #0]
 80177c6:	a912      	add	r1, sp, #72	@ 0x48
 80177c8:	a804      	add	r0, sp, #16
 80177ca:	f009 f9cb 	bl	8020b64 <arm_max_pool_s16>
 80177ce:	b998      	cbnz	r0, 80177f8 <_ZN6tflite12_GLOBAL__N_116MaxEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS0_6OpDataEPK16TfLiteEvalTensorPSC_.isra.0+0xe8>
}
 80177d0:	b026      	add	sp, #152	@ 0x98
 80177d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80177d6:	f1b8 0f00 	cmp.w	r8, #0
 80177da:	d00d      	beq.n	80177f8 <_ZN6tflite12_GLOBAL__N_116MaxEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS0_6OpDataEPK16TfLiteEvalTensorPSC_.isra.0+0xe8>
    TFLITE_DCHECK_EQ(
 80177dc:	f8d8 0000 	ldr.w	r0, [r8]
 80177e0:	a90a      	add	r1, sp, #40	@ 0x28
 80177e2:	ac0e      	add	r4, sp, #56	@ 0x38
 80177e4:	aa06      	add	r2, sp, #24
 80177e6:	e9cd 1001 	strd	r1, r0, [sp, #4]
 80177ea:	9400      	str	r4, [sp, #0]
 80177ec:	a912      	add	r1, sp, #72	@ 0x48
 80177ee:	a804      	add	r0, sp, #16
 80177f0:	f009 fb70 	bl	8020ed4 <arm_max_pool_s8>
 80177f4:	2800      	cmp	r0, #0
 80177f6:	d0eb      	beq.n	80177d0 <_ZN6tflite12_GLOBAL__N_116MaxEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS0_6OpDataEPK16TfLiteEvalTensorPSC_.isra.0+0xc0>
  TFLITE_DCHECK((input->type == kTfLiteInt8) || (input->type == kTfLiteInt16));
 80177f8:	f00b f8b6 	bl	8022968 <abort>

080177fc <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode>:

  AverageEvalQuantized(context, node, params, data, input, output);

  return kTfLiteOk;
}
TfLiteStatus MaxEval(TfLiteContext* context, TfLiteNode* node) {
 80177fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  TFLITE_DCHECK(node->builtin_data != nullptr);
 8017800:	f8d1 8014 	ldr.w	r8, [r1, #20]
TfLiteStatus MaxEval(TfLiteContext* context, TfLiteNode* node) {
 8017804:	b083      	sub	sp, #12
  TFLITE_DCHECK(node->builtin_data != nullptr);
 8017806:	f1b8 0f00 	cmp.w	r8, #0
 801780a:	d037      	beq.n	801787c <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x80>
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);

  TFLITE_DCHECK(node->user_data != nullptr);
 801780c:	f8d1 9010 	ldr.w	r9, [r1, #16]
 8017810:	460c      	mov	r4, r1
 8017812:	f1b9 0f00 	cmp.w	r9, #0
 8017816:	d031      	beq.n	801787c <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x80>
  const OpData& data = *(static_cast<const OpData*>(node->user_data));

  const TfLiteEvalTensor* input =
      micro::GetEvalInput(context, node, kPoolingInputTensor);
 8017818:	4b19      	ldr	r3, [pc, #100]	@ (8017880 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x84>)
 801781a:	4605      	mov	r5, r0
 801781c:	681a      	ldr	r2, [r3, #0]
 801781e:	f7f8 fad3 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  TfLiteEvalTensor* output =
      micro::GetEvalOutput(context, node, kPoolingOutputTensor);
 8017822:	4b18      	ldr	r3, [pc, #96]	@ (8017884 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x88>)
      micro::GetEvalInput(context, node, kPoolingInputTensor);
 8017824:	4606      	mov	r6, r0
      micro::GetEvalOutput(context, node, kPoolingOutputTensor);
 8017826:	4621      	mov	r1, r4
 8017828:	681a      	ldr	r2, [r3, #0]
 801782a:	4628      	mov	r0, r5
 801782c:	f7f8 fae6 	bl	800fdfc <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 8017830:	4607      	mov	r7, r0

  if (input->type == kTfLiteFloat32) {
 8017832:	7a30      	ldrb	r0, [r6, #8]
 8017834:	2801      	cmp	r0, #1
 8017836:	d018      	beq.n	801786a <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x6e>
    MaxPoolingEvalFloat(context, node, params, &data.reference_op_data, input,
                        output);
  } else if (input->type == kTfLiteInt8 || input->type == kTfLiteInt16) {
 8017838:	2809      	cmp	r0, #9
 801783a:	d00b      	beq.n	8017854 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x58>
 801783c:	2807      	cmp	r0, #7
 801783e:	d009      	beq.n	8017854 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x58>
    MaxEvalQuantized(context, node, params, data, input, output);
  } else {
    MicroPrintf("Input type %s is not currently supported",
 8017840:	f7f4 f9a8 	bl	800bb94 <TfLiteTypeGetName>
 8017844:	4601      	mov	r1, r0
 8017846:	4810      	ldr	r0, [pc, #64]	@ (8017888 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x8c>)
 8017848:	f7f7 fd88 	bl	800f35c <_Z11MicroPrintfPKcz>
                TfLiteTypeGetName(input->type));
    return kTfLiteError;
 801784c:	2001      	movs	r0, #1
  }

  return kTfLiteOk;
}
 801784e:	b003      	add	sp, #12
 8017850:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    MaxEvalQuantized(context, node, params, data, input, output);
 8017854:	4633      	mov	r3, r6
 8017856:	464a      	mov	r2, r9
 8017858:	4641      	mov	r1, r8
 801785a:	4628      	mov	r0, r5
 801785c:	9700      	str	r7, [sp, #0]
 801785e:	f7ff ff57 	bl	8017710 <_ZN6tflite12_GLOBAL__N_116MaxEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS0_6OpDataEPK16TfLiteEvalTensorPSC_.isra.0>
  return kTfLiteOk;
 8017862:	2000      	movs	r0, #0
}
 8017864:	b003      	add	sp, #12
 8017866:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    MaxPoolingEvalFloat(context, node, params, &data.reference_op_data, input,
 801786a:	464b      	mov	r3, r9
 801786c:	4642      	mov	r2, r8
 801786e:	4621      	mov	r1, r4
 8017870:	4628      	mov	r0, r5
 8017872:	9701      	str	r7, [sp, #4]
 8017874:	9600      	str	r6, [sp, #0]
 8017876:	f7f8 ff53 	bl	8010720 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>
 801787a:	e7f2      	b.n	8017862 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x66>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 801787c:	f00b f874 	bl	8022968 <abort>
 8017880:	080305fc 	.word	0x080305fc
 8017884:	080305f8 	.word	0x080305f8
 8017888:	08028fb8 	.word	0x08028fb8

0801788c <_ZN6tflite20Register_MAX_POOL_2DEv>:

TFLMRegistration Register_MAX_POOL_2D_INT16() {
  return tflite::micro::RegisterOp(Init, MaxPrepare, MaxEvalInt16);
}

TFLMRegistration Register_MAX_POOL_2D() {
 801788c:	b510      	push	{r4, lr}
  return tflite::micro::RegisterOp(Init, MaxPrepare, MaxEval);
 801788e:	2100      	movs	r1, #0
TFLMRegistration Register_MAX_POOL_2D() {
 8017890:	b082      	sub	sp, #8
 8017892:	4604      	mov	r4, r0
  return tflite::micro::RegisterOp(Init, MaxPrepare, MaxEval);
 8017894:	4b04      	ldr	r3, [pc, #16]	@ (80178a8 <_ZN6tflite20Register_MAX_POOL_2DEv+0x1c>)
 8017896:	4a05      	ldr	r2, [pc, #20]	@ (80178ac <_ZN6tflite20Register_MAX_POOL_2DEv+0x20>)
 8017898:	e9cd 1100 	strd	r1, r1, [sp]
 801789c:	4904      	ldr	r1, [pc, #16]	@ (80178b0 <_ZN6tflite20Register_MAX_POOL_2DEv+0x24>)
 801789e:	f7f8 fa87 	bl	800fdb0 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_ESE_>
}
 80178a2:	4620      	mov	r0, r4
 80178a4:	b002      	add	sp, #8
 80178a6:	bd10      	pop	{r4, pc}
 80178a8:	080177fd 	.word	0x080177fd
 80178ac:	080176fd 	.word	0x080176fd
 80178b0:	080176ed 	.word	0x080176ed

080178b4 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
  int32_t num_rows;
  int32_t row_size;
};

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 80178b4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80178b6:	b10b      	cbz	r3, 80178bc <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0x8>
  return context->AllocatePersistentBuffer(context,
 80178b8:	2140      	movs	r1, #64	@ 0x40
 80178ba:	4718      	bx	r3
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 80178bc:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 80178be:	f00b f853 	bl	8022968 <abort>
 80178c2:	bf00      	nop

080178c4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:
 80178c4:	680b      	ldr	r3, [r1, #0]
                                           sizeof(CMSISNNSoftmaxParams));
}

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 80178c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80178ca:	4605      	mov	r5, r0
 80178cc:	b092      	sub	sp, #72	@ 0x48
 80178ce:	68c6      	ldr	r6, [r0, #12]
 80178d0:	b113      	cbz	r3, 80178d8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x14>
 80178d2:	681b      	ldr	r3, [r3, #0]
  MicroContext* micro_context = GetMicroContext(context);

  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
 80178d4:	2b01      	cmp	r3, #1
 80178d6:	d011      	beq.n	80178fc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x38>
 80178d8:	2201      	movs	r2, #1
 80178da:	696c      	ldr	r4, [r5, #20]
 80178dc:	4986      	ldr	r1, [pc, #536]	@ (8017af8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x234>)
 80178de:	4628      	mov	r0, r5
 80178e0:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80178e4:	4a85      	ldr	r2, [pc, #532]	@ (8017afc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x238>)
 80178e6:	232f      	movs	r3, #47	@ 0x2f
 80178e8:	e9cd 2100 	strd	r2, r1, [sp]
 80178ec:	4a84      	ldr	r2, [pc, #528]	@ (8017b00 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x23c>)
 80178ee:	4985      	ldr	r1, [pc, #532]	@ (8017b04 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 80178f0:	47a0      	blx	r4
 80178f2:	2501      	movs	r5, #1
  op_data->row_size = depth;

  micro_context->DeallocateTempTfLiteTensor(input);
  micro_context->DeallocateTempTfLiteTensor(output);
  return ret_val;
}
 80178f4:	4628      	mov	r0, r5
 80178f6:	b012      	add	sp, #72	@ 0x48
 80178f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  return node->outputs == nullptr ? 0 : node->outputs->size;
 80178fc:	684c      	ldr	r4, [r1, #4]
 80178fe:	468a      	mov	sl, r1
 8017900:	b114      	cbz	r4, 8017908 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x44>
 8017902:	6824      	ldr	r4, [r4, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 8017904:	2c01      	cmp	r4, #1
 8017906:	d00d      	beq.n	8017924 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x60>
 8017908:	2301      	movs	r3, #1
 801790a:	497b      	ldr	r1, [pc, #492]	@ (8017af8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x234>)
 801790c:	4a7e      	ldr	r2, [pc, #504]	@ (8017b08 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x244>)
 801790e:	4628      	mov	r0, r5
 8017910:	696e      	ldr	r6, [r5, #20]
 8017912:	e9cd 2100 	strd	r2, r1, [sp]
 8017916:	e9cd 4302 	strd	r4, r3, [sp, #8]
 801791a:	4a79      	ldr	r2, [pc, #484]	@ (8017b00 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x23c>)
 801791c:	2330      	movs	r3, #48	@ 0x30
 801791e:	4979      	ldr	r1, [pc, #484]	@ (8017b04 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 8017920:	47b0      	blx	r6
 8017922:	e7e6      	b.n	80178f2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2e>
  TfLiteTensor* input = micro_context->AllocateTempInputTensor(node, 0);
 8017924:	2200      	movs	r2, #0
 8017926:	4630      	mov	r0, r6
 8017928:	f7f6 fcaa 	bl	800e280 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
 801792c:	4607      	mov	r7, r0
 801792e:	b318      	cbz	r0, 8017978 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xb4>
inline int NumDimensions(const TfLiteTensor* t) { return t->dims->size; }
 8017930:	6883      	ldr	r3, [r0, #8]
  TF_LITE_ENSURE(context, NumDimensions(input) >= 1);
 8017932:	681b      	ldr	r3, [r3, #0]
 8017934:	2b00      	cmp	r3, #0
 8017936:	dd16      	ble.n	8017966 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa2>
  TfLiteTensor* output = micro_context->AllocateTempOutputTensor(node, 0);
 8017938:	2200      	movs	r2, #0
 801793a:	4651      	mov	r1, sl
 801793c:	4630      	mov	r0, r6
 801793e:	f7f6 fcaf 	bl	800e2a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
 8017942:	4680      	mov	r8, r0
 8017944:	2800      	cmp	r0, #0
 8017946:	f000 80ca 	beq.w	8017ade <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x21a>
  TF_LITE_ENSURE_MSG(
 801794a:	783b      	ldrb	r3, [r7, #0]
 801794c:	7802      	ldrb	r2, [r0, #0]
 801794e:	4293      	cmp	r3, r2
 8017950:	f000 80b8 	beq.w	8017ac4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x200>
 8017954:	2a07      	cmp	r2, #7
 8017956:	d101      	bne.n	801795c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x98>
 8017958:	2b09      	cmp	r3, #9
 801795a:	d011      	beq.n	8017980 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xbc>
 801795c:	696b      	ldr	r3, [r5, #20]
 801795e:	4628      	mov	r0, r5
 8017960:	496a      	ldr	r1, [pc, #424]	@ (8017b0c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x248>)
 8017962:	4798      	blx	r3
 8017964:	e7c5      	b.n	80178f2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, NumDimensions(input) >= 1);
 8017966:	496a      	ldr	r1, [pc, #424]	@ (8017b10 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x24c>)
 8017968:	2333      	movs	r3, #51	@ 0x33
 801796a:	696c      	ldr	r4, [r5, #20]
  TF_LITE_ENSURE(context, node->user_data != nullptr);
 801796c:	9100      	str	r1, [sp, #0]
 801796e:	4628      	mov	r0, r5
 8017970:	4a63      	ldr	r2, [pc, #396]	@ (8017b00 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x23c>)
 8017972:	4968      	ldr	r1, [pc, #416]	@ (8017b14 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x250>)
 8017974:	47a0      	blx	r4
 8017976:	e7bc      	b.n	80178f2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, input != nullptr);
 8017978:	4967      	ldr	r1, [pc, #412]	@ (8017b18 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x254>)
 801797a:	2332      	movs	r3, #50	@ 0x32
 801797c:	696c      	ldr	r4, [r5, #20]
 801797e:	e7f5      	b.n	801796c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa8>
  TF_LITE_ENSURE(context, node->user_data != nullptr);
 8017980:	f8da 9010 	ldr.w	r9, [sl, #16]
 8017984:	f1b9 0f00 	cmp.w	r9, #0
 8017988:	f000 80ad 	beq.w	8017ae6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x222>
  auto ret_val = CalculateSoftmaxParams(context, input, output, params,
 801798c:	f8da 3014 	ldr.w	r3, [sl, #20]
 8017990:	4642      	mov	r2, r8
 8017992:	4628      	mov	r0, r5
 8017994:	4639      	mov	r1, r7
 8017996:	f8cd 9000 	str.w	r9, [sp]
 801799a:	f7f9 fee1 	bl	8011760 <_ZN6tflite22CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS2_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE>
  const auto input_shape = GetTensorShape(input);
 801799e:	4639      	mov	r1, r7
  auto ret_val = CalculateSoftmaxParams(context, input, output, params,
 80179a0:	4605      	mov	r5, r0
  const auto input_shape = GetTensorShape(input);
 80179a2:	a804      	add	r0, sp, #16
 80179a4:	f7f4 fa1c 	bl	800bde0 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  const auto output_shape = GetTensorShape(output);
 80179a8:	4641      	mov	r1, r8
 80179aa:	a80b      	add	r0, sp, #44	@ 0x2c
 80179ac:	f7f4 fa18 	bl	800bde0 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  int32_t DimensionsCount() const { return size_; }
 80179b0:	9a04      	ldr	r2, [sp, #16]

// A combination of MatchingFlatSize() and FlatSizeSkipDim().
inline int MatchingFlatSizeSkipDim(const RuntimeShape& shape, int skip_dim,
                                   const RuntimeShape& check_shape_0) {
  const int dims_count = shape.DimensionsCount();
  for (int i = 0; i < dims_count; ++i) {
 80179b2:	2a00      	cmp	r2, #0
  const int trailing_dim = input_shape.DimensionsCount() - 1;
 80179b4:	f102 33ff 	add.w	r3, r2, #4294967295
 80179b8:	f340 809c 	ble.w	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
    TFLITE_DCHECK_LT(i, size_);
 80179bc:	f8dd a02c 	ldr.w	sl, [sp, #44]	@ 0x2c
    if (i != skip_dim) {
 80179c0:	2b00      	cmp	r3, #0
 80179c2:	d056      	beq.n	8017a72 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1ae>
 80179c4:	f1ba 0f00 	cmp.w	sl, #0
    return dims_[i];
 80179c8:	9905      	ldr	r1, [sp, #20]
    TFLITE_DCHECK_LT(i, size_);
 80179ca:	f340 8093 	ble.w	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 80179ce:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80179d0:	4288      	cmp	r0, r1
 80179d2:	f040 808f 	bne.w	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
    if (i != skip_dim) {
 80179d6:	2b01      	cmp	r3, #1
 80179d8:	f000 8089 	beq.w	8017aee <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22a>
 80179dc:	f1ba 0f01 	cmp.w	sl, #1
    return dims_[i];
 80179e0:	9906      	ldr	r1, [sp, #24]
    TFLITE_DCHECK_LT(i, size_);
 80179e2:	f000 8087 	beq.w	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 80179e6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80179e8:	4288      	cmp	r0, r1
 80179ea:	f040 8083 	bne.w	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
    if (i != skip_dim) {
 80179ee:	2b02      	cmp	r3, #2
 80179f0:	d03f      	beq.n	8017a72 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1ae>
 80179f2:	f1ba 0f02 	cmp.w	sl, #2
    return dims_[i];
 80179f6:	9907      	ldr	r1, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
 80179f8:	d07c      	beq.n	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 80179fa:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80179fc:	4281      	cmp	r1, r0
 80179fe:	d179      	bne.n	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
    if (i != skip_dim) {
 8017a00:	2b03      	cmp	r3, #3
 8017a02:	d036      	beq.n	8017a72 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1ae>
 8017a04:	f1ba 0f03 	cmp.w	sl, #3
    return dims_[i];
 8017a08:	9908      	ldr	r1, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
 8017a0a:	d073      	beq.n	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8017a0c:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8017a0e:	4281      	cmp	r1, r0
 8017a10:	d170      	bne.n	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
    if (i != skip_dim) {
 8017a12:	2b04      	cmp	r3, #4
 8017a14:	d02d      	beq.n	8017a72 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1ae>
 8017a16:	f1ba 0f04 	cmp.w	sl, #4
    return dims_[i];
 8017a1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
    TFLITE_DCHECK_LT(i, size_);
 8017a1c:	d06a      	beq.n	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8017a1e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8017a20:	4281      	cmp	r1, r0
 8017a22:	d167      	bne.n	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
    if (i != skip_dim) {
 8017a24:	2b05      	cmp	r3, #5
 8017a26:	d024      	beq.n	8017a72 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1ae>
 8017a28:	f1ba 0f05 	cmp.w	sl, #5
    return dims_[i];
 8017a2c:	990a      	ldr	r1, [sp, #40]	@ 0x28
    TFLITE_DCHECK_LT(i, size_);
 8017a2e:	d061      	beq.n	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8017a30:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8017a32:	4281      	cmp	r1, r0
 8017a34:	d15e      	bne.n	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
    if (i != skip_dim) {
 8017a36:	2b06      	cmp	r3, #6
 8017a38:	d01b      	beq.n	8017a72 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1ae>
 8017a3a:	f1ba 0f06 	cmp.w	sl, #6
    return dims_[i];
 8017a3e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
    TFLITE_DCHECK_LT(i, size_);
 8017a40:	d058      	beq.n	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8017a42:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8017a44:	4281      	cmp	r1, r0
 8017a46:	d155      	bne.n	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
  for (int i = 0; i < dims_count; ++i) {
 8017a48:	2107      	movs	r1, #7
    if (i != skip_dim) {
 8017a4a:	428b      	cmp	r3, r1
 8017a4c:	d00e      	beq.n	8017a6c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1a8>
    return dims_[i];
 8017a4e:	a804      	add	r0, sp, #16
    TFLITE_DCHECK_LT(i, size_);
 8017a50:	458a      	cmp	sl, r1
    return dims_[i];
 8017a52:	eb00 0c81 	add.w	ip, r0, r1, lsl #2
 8017a56:	f8dc e004 	ldr.w	lr, [ip, #4]
 8017a5a:	ea4f 0c81 	mov.w	ip, r1, lsl #2
    TFLITE_DCHECK_LT(i, size_);
 8017a5e:	dd49      	ble.n	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
    return dims_[i];
 8017a60:	a80b      	add	r0, sp, #44	@ 0x2c
 8017a62:	4484      	add	ip, r0
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8017a64:	f8dc c004 	ldr.w	ip, [ip, #4]
 8017a68:	45e6      	cmp	lr, ip
 8017a6a:	d143      	bne.n	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
  for (int i = 0; i < dims_count; ++i) {
 8017a6c:	3101      	adds	r1, #1
 8017a6e:	428a      	cmp	r2, r1
 8017a70:	d1eb      	bne.n	8017a4a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x186>
 8017a72:	2100      	movs	r1, #0
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 8017a74:	428b      	cmp	r3, r1
 8017a76:	d021      	beq.n	8017abc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1f8>
 8017a78:	a804      	add	r0, sp, #16
 8017a7a:	eb00 0c81 	add.w	ip, r0, r1, lsl #2
  for (int i = 0; i < dims_count; ++i) {
 8017a7e:	3101      	adds	r1, #1
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 8017a80:	f8dc c004 	ldr.w	ip, [ip, #4]
  for (int i = 0; i < dims_count; ++i) {
 8017a84:	428a      	cmp	r2, r1
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 8017a86:	fb0c f404 	mul.w	r4, ip, r4
  for (int i = 0; i < dims_count; ++i) {
 8017a8a:	d1f3      	bne.n	8017a74 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1b0>
 8017a8c:	aa12      	add	r2, sp, #72	@ 0x48
    TFLITE_DCHECK_LT(i, size_);
 8017a8e:	4553      	cmp	r3, sl
    return dims_[i];
 8017a90:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8017a94:	f852 1c34 	ldr.w	r1, [r2, #-52]
    TFLITE_DCHECK_LT(i, size_);
 8017a98:	da2c      	bge.n	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8017a9a:	f852 3c18 	ldr.w	r3, [r2, #-24]
 8017a9e:	428b      	cmp	r3, r1
 8017aa0:	d128      	bne.n	8017af4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>
  micro_context->DeallocateTempTfLiteTensor(input);
 8017aa2:	4639      	mov	r1, r7
 8017aa4:	4630      	mov	r0, r6
  op_data->row_size = depth;
 8017aa6:	e9c9 430e 	strd	r4, r3, [r9, #56]	@ 0x38
  micro_context->DeallocateTempTfLiteTensor(input);
 8017aaa:	6833      	ldr	r3, [r6, #0]
 8017aac:	699b      	ldr	r3, [r3, #24]
 8017aae:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(output);
 8017ab0:	6833      	ldr	r3, [r6, #0]
 8017ab2:	4641      	mov	r1, r8
 8017ab4:	4630      	mov	r0, r6
 8017ab6:	699b      	ldr	r3, [r3, #24]
 8017ab8:	4798      	blx	r3
  ~RuntimeShape() {}
 8017aba:	e71b      	b.n	80178f4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  for (int i = 0; i < dims_count; ++i) {
 8017abc:	1c59      	adds	r1, r3, #1
 8017abe:	428a      	cmp	r2, r1
 8017ac0:	d1d8      	bne.n	8017a74 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1b0>
 8017ac2:	e7e3      	b.n	8017a8c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1c8>
  TF_LITE_ENSURE_MSG(context,
 8017ac4:	f003 02f7 	and.w	r2, r3, #247	@ 0xf7
 8017ac8:	2a01      	cmp	r2, #1
 8017aca:	f43f af59 	beq.w	8017980 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xbc>
 8017ace:	2b07      	cmp	r3, #7
 8017ad0:	f43f af56 	beq.w	8017980 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xbc>
 8017ad4:	696b      	ldr	r3, [r5, #20]
 8017ad6:	4628      	mov	r0, r5
 8017ad8:	4910      	ldr	r1, [pc, #64]	@ (8017b1c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x258>)
 8017ada:	4798      	blx	r3
 8017adc:	e709      	b.n	80178f2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, output != nullptr);
 8017ade:	4910      	ldr	r1, [pc, #64]	@ (8017b20 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x25c>)
 8017ae0:	2335      	movs	r3, #53	@ 0x35
 8017ae2:	696c      	ldr	r4, [r5, #20]
 8017ae4:	e742      	b.n	801796c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa8>
  TF_LITE_ENSURE(context, node->user_data != nullptr);
 8017ae6:	490f      	ldr	r1, [pc, #60]	@ (8017b24 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x260>)
 8017ae8:	2342      	movs	r3, #66	@ 0x42
 8017aea:	696c      	ldr	r4, [r5, #20]
 8017aec:	e73e      	b.n	801796c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa8>
    if (i != skip_dim) {
 8017aee:	461c      	mov	r4, r3
 8017af0:	2100      	movs	r1, #0
 8017af2:	e7bf      	b.n	8017a74 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1b0>
    TFLITE_DCHECK_LT(i, size_);
 8017af4:	f00a ff38 	bl	8022968 <abort>
 8017af8:	080282b4 	.word	0x080282b4
 8017afc:	08027f60 	.word	0x08027f60
 8017b00:	08028fe4 	.word	0x08028fe4
 8017b04:	08026310 	.word	0x08026310
 8017b08:	08027f70 	.word	0x08027f70
 8017b0c:	0802903c 	.word	0x0802903c
 8017b10:	08029020 	.word	0x08029020
 8017b14:	08026288 	.word	0x08026288
 8017b18:	08027ec4 	.word	0x08027ec4
 8017b1c:	080290b0 	.word	0x080290b0
 8017b20:	08027eec 	.word	0x08027eec
 8017b24:	08029108 	.word	0x08029108

08017b28 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus SoftmaxEval(TfLiteContext* context, TfLiteNode* node) {
 8017b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b2c:	460d      	mov	r5, r1
 8017b2e:	4606      	mov	r6, r0
  const TfLiteEvalTensor* input = tflite::micro::GetEvalInput(context, node, 0);
 8017b30:	2200      	movs	r2, #0
TfLiteStatus SoftmaxEval(TfLiteContext* context, TfLiteNode* node) {
 8017b32:	ed2d 8b04 	vpush	{d8-d9}
 8017b36:	b099      	sub	sp, #100	@ 0x64
  const TfLiteEvalTensor* input = tflite::micro::GetEvalInput(context, node, 0);
 8017b38:	f7f8 f946 	bl	800fdc8 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  TfLiteEvalTensor* output = tflite::micro::GetEvalOutput(context, node, 0);
 8017b3c:	2200      	movs	r2, #0
  const TfLiteEvalTensor* input = tflite::micro::GetEvalInput(context, node, 0);
 8017b3e:	4604      	mov	r4, r0
  TfLiteEvalTensor* output = tflite::micro::GetEvalOutput(context, node, 0);
 8017b40:	4629      	mov	r1, r5
 8017b42:	4630      	mov	r0, r6
 8017b44:	f7f8 f95a 	bl	800fdfc <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>

  TFLITE_DCHECK(node->user_data != nullptr);
 8017b48:	692a      	ldr	r2, [r5, #16]
 8017b4a:	2a00      	cmp	r2, #0
 8017b4c:	f000 8121 	beq.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
  const CMSISNNSoftmaxParams op_data =
      *static_cast<const CMSISNNSoftmaxParams*>(node->user_data);

  switch (input->type) {
 8017b50:	7a25      	ldrb	r5, [r4, #8]
 8017b52:	4606      	mov	r6, r0
  const CMSISNNSoftmaxParams op_data =
 8017b54:	f8d2 e018 	ldr.w	lr, [r2, #24]
  switch (input->type) {
 8017b58:	2d07      	cmp	r5, #7
  const CMSISNNSoftmaxParams op_data =
 8017b5a:	ed92 9b00 	vldr	d9, [r2]
 8017b5e:	e9d2 3702 	ldrd	r3, r7, [r2, #8]
 8017b62:	e9d2 c00a 	ldrd	ip, r0, [r2, #40]	@ 0x28
 8017b66:	e9d2 120e 	ldrd	r1, r2, [r2, #56]	@ 0x38
  switch (input->type) {
 8017b6a:	f000 80f5 	beq.w	8017d58 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x230>
 8017b6e:	2d09      	cmp	r5, #9
 8017b70:	f000 80d5 	beq.w	8017d1e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1f6>
 8017b74:	2d01      	cmp	r5, #1
 8017b76:	f040 80e1 	bne.w	8017d3c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x214>
    case kTfLiteFloat32: {
      tflite::reference_ops::Softmax(
          op_data.softmax_params, tflite::micro::GetTensorShape(input),
 8017b7a:	4621      	mov	r1, r4
 8017b7c:	a80a      	add	r0, sp, #40	@ 0x28
 8017b7e:	f7f8 f949 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8017b82:	6823      	ldr	r3, [r4, #0]
          tflite::micro::GetTensorData<float>(input),
          tflite::micro::GetTensorShape(output),
 8017b84:	4631      	mov	r1, r6
 8017b86:	a811      	add	r0, sp, #68	@ 0x44
 8017b88:	9305      	str	r3, [sp, #20]
 8017b8a:	f7f8 f943 	bl	800fe14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 8017b8e:	2e00      	cmp	r6, #0
 8017b90:	f000 80ff 	beq.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
  int32_t DimensionsCount() const { return size_; }
 8017b94:	980a      	ldr	r0, [sp, #40]	@ 0x28
  return reinterpret_cast<T*>(tensor->data.raw);
 8017b96:	6833      	ldr	r3, [r6, #0]
  for (int i = 0; i < dims_count; ++i) {
 8017b98:	2800      	cmp	r0, #0
namespace reference_ops {

inline void Softmax(const SoftmaxParams& params,
                    const RuntimeShape& input_shape, const float* input_data,
                    const RuntimeShape& output_shape, float* output_data) {
  const int trailing_dim = input_shape.DimensionsCount() - 1;
 8017b9a:	f100 32ff 	add.w	r2, r0, #4294967295
 8017b9e:	9306      	str	r3, [sp, #24]
 8017ba0:	f340 80f7 	ble.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
    TFLITE_DCHECK_LT(i, size_);
 8017ba4:	9c11      	ldr	r4, [sp, #68]	@ 0x44
    if (i != skip_dim) {
 8017ba6:	2a00      	cmp	r2, #0
 8017ba8:	d058      	beq.n	8017c5c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x134>
 8017baa:	2c00      	cmp	r4, #0
    return dims_[i];
 8017bac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
    TFLITE_DCHECK_LT(i, size_);
 8017bae:	f340 80f0 	ble.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8017bb2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8017bb4:	4299      	cmp	r1, r3
 8017bb6:	f040 80ec 	bne.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
    if (i != skip_dim) {
 8017bba:	2a01      	cmp	r2, #1
 8017bbc:	d04d      	beq.n	8017c5a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x132>
 8017bbe:	2c01      	cmp	r4, #1
    return dims_[i];
 8017bc0:	990c      	ldr	r1, [sp, #48]	@ 0x30
    TFLITE_DCHECK_LT(i, size_);
 8017bc2:	f000 80e6 	beq.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8017bc6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8017bc8:	4299      	cmp	r1, r3
 8017bca:	f040 80e2 	bne.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
    if (i != skip_dim) {
 8017bce:	2a02      	cmp	r2, #2
 8017bd0:	d043      	beq.n	8017c5a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x132>
 8017bd2:	2c02      	cmp	r4, #2
    return dims_[i];
 8017bd4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
    TFLITE_DCHECK_LT(i, size_);
 8017bd6:	f000 80dc 	beq.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8017bda:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8017bdc:	4299      	cmp	r1, r3
 8017bde:	f040 80d8 	bne.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
    if (i != skip_dim) {
 8017be2:	2a03      	cmp	r2, #3
 8017be4:	d039      	beq.n	8017c5a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x132>
 8017be6:	2c03      	cmp	r4, #3
    return dims_[i];
 8017be8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
    TFLITE_DCHECK_LT(i, size_);
 8017bea:	f000 80d2 	beq.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8017bee:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8017bf0:	4299      	cmp	r1, r3
 8017bf2:	f040 80ce 	bne.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
    if (i != skip_dim) {
 8017bf6:	2a04      	cmp	r2, #4
 8017bf8:	d02f      	beq.n	8017c5a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x132>
 8017bfa:	2c04      	cmp	r4, #4
    return dims_[i];
 8017bfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    TFLITE_DCHECK_LT(i, size_);
 8017bfe:	f000 80c8 	beq.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8017c02:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8017c04:	4299      	cmp	r1, r3
 8017c06:	f040 80c4 	bne.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
    if (i != skip_dim) {
 8017c0a:	2a05      	cmp	r2, #5
 8017c0c:	d025      	beq.n	8017c5a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x132>
 8017c0e:	2c05      	cmp	r4, #5
    return dims_[i];
 8017c10:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    TFLITE_DCHECK_LT(i, size_);
 8017c12:	f000 80be 	beq.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8017c16:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8017c18:	4299      	cmp	r1, r3
 8017c1a:	f040 80ba 	bne.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
    if (i != skip_dim) {
 8017c1e:	2a06      	cmp	r2, #6
 8017c20:	d01b      	beq.n	8017c5a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x132>
 8017c22:	2c06      	cmp	r4, #6
 8017c24:	f000 80b5 	beq.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8017c28:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017c2a:	42a1      	cmp	r1, r4
 8017c2c:	f040 80b1 	bne.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
  for (int i = 0; i < dims_count; ++i) {
 8017c30:	2307      	movs	r3, #7
    if (i != skip_dim) {
 8017c32:	429a      	cmp	r2, r3
 8017c34:	d00e      	beq.n	8017c54 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x12c>
    return dims_[i];
 8017c36:	a90a      	add	r1, sp, #40	@ 0x28
    TFLITE_DCHECK_LT(i, size_);
 8017c38:	42a3      	cmp	r3, r4
    return dims_[i];
 8017c3a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8017c3e:	684d      	ldr	r5, [r1, #4]
 8017c40:	ea4f 0183 	mov.w	r1, r3, lsl #2
    TFLITE_DCHECK_LT(i, size_);
 8017c44:	f280 80a5 	bge.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
    return dims_[i];
 8017c48:	ae11      	add	r6, sp, #68	@ 0x44
 8017c4a:	4431      	add	r1, r6
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8017c4c:	6849      	ldr	r1, [r1, #4]
 8017c4e:	428d      	cmp	r5, r1
 8017c50:	f040 809f 	bne.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
  for (int i = 0; i < dims_count; ++i) {
 8017c54:	3301      	adds	r3, #1
 8017c56:	4298      	cmp	r0, r3
 8017c58:	d1eb      	bne.n	8017c32 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x10a>
    if (i != skip_dim) {
 8017c5a:	2501      	movs	r5, #1
 8017c5c:	2300      	movs	r3, #0
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 8017c5e:	429a      	cmp	r2, r3
 8017c60:	d068      	beq.n	8017d34 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x20c>
 8017c62:	a90a      	add	r1, sp, #40	@ 0x28
 8017c64:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  for (int i = 0; i < dims_count; ++i) {
 8017c68:	3301      	adds	r3, #1
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 8017c6a:	6849      	ldr	r1, [r1, #4]
  for (int i = 0; i < dims_count; ++i) {
 8017c6c:	4298      	cmp	r0, r3
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 8017c6e:	fb01 f505 	mul.w	r5, r1, r5
  for (int i = 0; i < dims_count; ++i) {
 8017c72:	d1f4      	bne.n	8017c5e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x136>
 8017c74:	ab18      	add	r3, sp, #96	@ 0x60
    TFLITE_DCHECK_LT(i, size_);
 8017c76:	42a2      	cmp	r2, r4
    return dims_[i];
 8017c78:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8017c7c:	f853 1c34 	ldr.w	r1, [r3, #-52]
 8017c80:	9104      	str	r1, [sp, #16]
    TFLITE_DCHECK_LT(i, size_);
 8017c82:	f280 8086 	bge.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8017c86:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8017c8a:	4299      	cmp	r1, r3
 8017c8c:	f040 8081 	bne.w	8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
  const int outer_size =
      MatchingFlatSizeSkipDim(input_shape, trailing_dim, output_shape);
  const int depth =
      MatchingDim(input_shape, trailing_dim, output_shape, trailing_dim);

  for (int i = 0; i < outer_size; ++i) {
 8017c90:	2d00      	cmp	r5, #0
 8017c92:	dd6d      	ble.n	8017d70 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x248>
 8017c94:	008a      	lsls	r2, r1, #2
 8017c96:	2600      	movs	r6, #0
 8017c98:	9207      	str	r2, [sp, #28]
 8017c9a:	4637      	mov	r7, r6
 8017c9c:	9a06      	ldr	r2, [sp, #24]
 8017c9e:	eb02 0481 	add.w	r4, r2, r1, lsl #2
 8017ca2:	9a05      	ldr	r2, [sp, #20]
 8017ca4:	eb02 0a81 	add.w	sl, r2, r1, lsl #2
    // Find max element value which we'll use to ensure numerical stability
    // taking advantage of the following equality:
    // exp(x[i])/sum(exp(x[i])) == exp(x[i]+C)/sum(exp(x[i]+C))
    float max = std::numeric_limits<float>::lowest();
    for (int c = 0; c < depth; ++c) {
 8017ca8:	9b04      	ldr	r3, [sp, #16]
 8017caa:	2b00      	cmp	r3, #0
 8017cac:	dd66      	ble.n	8017d7c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x254>
 8017cae:	eeb7 9bc9 	vcvt.f32.f64	s18, d9
 8017cb2:	9b05      	ldr	r3, [sp, #20]
  for (int i = 0; i < outer_size; ++i) {
 8017cb4:	ed9f 8a38 	vldr	s16, [pc, #224]	@ 8017d98 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x270>
 8017cb8:	eb03 0886 	add.w	r8, r3, r6, lsl #2
 8017cbc:	00b3      	lsls	r3, r6, #2
 8017cbe:	4640      	mov	r0, r8
      if (__a < __b)
 8017cc0:	ecf0 7a01 	vldmia	r0!, {s15}
 8017cc4:	eef4 7a48 	vcmp.f32	s15, s16
 8017cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017ccc:	fe37 8a88 	vselgt.f32	s16, s15, s16
    for (int c = 0; c < depth; ++c) {
 8017cd0:	4550      	cmp	r0, sl
 8017cd2:	d1f5      	bne.n	8017cc0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x198>
 8017cd4:	9a06      	ldr	r2, [sp, #24]
      max = std::max(max, input_data[i * depth + c]);
    }

    // Compute sum.
    float sum = 0.f;
 8017cd6:	eddf 8a31 	vldr	s17, [pc, #196]	@ 8017d9c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x274>
 8017cda:	eb02 0903 	add.w	r9, r2, r3
    for (int c = 0; c < depth; ++c) {
      const float exp_c = std::exp((input_data[i * depth + c] - max) *
                                   static_cast<float>(params.beta));
 8017cde:	46cb      	mov	fp, r9
      const float exp_c = std::exp((input_data[i * depth + c] - max) *
 8017ce0:	ecb8 0a01 	vldmia	r8!, {s0}
 8017ce4:	ee30 0a48 	vsub.f32	s0, s0, s16
  { return __builtin_expf(__x); }
 8017ce8:	ee20 0a09 	vmul.f32	s0, s0, s18
 8017cec:	f00a fd9c 	bl	8022828 <expf>
    for (int c = 0; c < depth; ++c) {
 8017cf0:	45d0      	cmp	r8, sl
      output_data[i * depth + c] = exp_c;
      sum += exp_c;
 8017cf2:	ee78 8a80 	vadd.f32	s17, s17, s0
      output_data[i * depth + c] = exp_c;
 8017cf6:	ecab 0a01 	vstmia	fp!, {s0}
    for (int c = 0; c < depth; ++c) {
 8017cfa:	d1f1      	bne.n	8017ce0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1b8>
    }

    // Compute result.
    for (int c = 0; c < depth; ++c) {
      output_data[i * depth + c] = output_data[i * depth + c] / sum;
 8017cfc:	ed99 7a00 	vldr	s14, [r9]
 8017d00:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8017d04:	ece9 7a01 	vstmia	r9!, {s15}
    for (int c = 0; c < depth; ++c) {
 8017d08:	45a1      	cmp	r9, r4
 8017d0a:	d1f7      	bne.n	8017cfc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1d4>
  for (int i = 0; i < outer_size; ++i) {
 8017d0c:	9b04      	ldr	r3, [sp, #16]
 8017d0e:	3701      	adds	r7, #1
 8017d10:	441e      	add	r6, r3
 8017d12:	42af      	cmp	r7, r5
 8017d14:	9b07      	ldr	r3, [sp, #28]
 8017d16:	441c      	add	r4, r3
 8017d18:	449a      	add	sl, r3
 8017d1a:	d1ca      	bne.n	8017cb2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18a>
 8017d1c:	e028      	b.n	8017d70 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x248>
          tflite::micro::GetTensorData<float>(output));
      return kTfLiteOk;
    }
    case kTfLiteInt8: {
      if (output->type == kTfLiteInt8) {
 8017d1e:	7a35      	ldrb	r5, [r6, #8]
  return reinterpret_cast<const T*>(tensor->data.raw);
 8017d20:	6820      	ldr	r0, [r4, #0]
 8017d22:	2d09      	cmp	r5, #9
  return reinterpret_cast<T*>(tensor->data.raw);
 8017d24:	6834      	ldr	r4, [r6, #0]
        arm_softmax_s8(tflite::micro::GetTensorData<int8_t>(input),
 8017d26:	9700      	str	r7, [sp, #0]
 8017d28:	e9cd e401 	strd	lr, r4, [sp, #4]
      if (output->type == kTfLiteInt8) {
 8017d2c:	d02e      	beq.n	8017d8c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x264>
                       op_data.softmax_params.input_multiplier,
                       op_data.softmax_params.input_left_shift,
                       op_data.softmax_params.diff_min,
                       tflite::micro::GetTensorData<int8_t>(output));
      } else {
        arm_softmax_s8_s16(tflite::micro::GetTensorData<int8_t>(input),
 8017d2e:	f00a fd33 	bl	8022798 <arm_softmax_s8_s16>
 8017d32:	e01d      	b.n	8017d70 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x248>
  for (int i = 0; i < dims_count; ++i) {
 8017d34:	1c53      	adds	r3, r2, #1
 8017d36:	4298      	cmp	r0, r3
 8017d38:	d191      	bne.n	8017c5e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x136>
 8017d3a:	e79b      	b.n	8017c74 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x14c>
              tflite::micro::GetTensorData<int16_t>(output)),
          ARM_CMSIS_NN_SUCCESS);
      return kTfLiteOk;
    }
    default:
      MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
 8017d3c:	4628      	mov	r0, r5
 8017d3e:	f7f3 ff29 	bl	800bb94 <TfLiteTypeGetName>
 8017d42:	7a22      	ldrb	r2, [r4, #8]
 8017d44:	4601      	mov	r1, r0
 8017d46:	4816      	ldr	r0, [pc, #88]	@ (8017da0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x278>)
 8017d48:	f7f7 fb08 	bl	800f35c <_Z11MicroPrintfPKcz>
                  input->type);
      return kTfLiteError;
 8017d4c:	2001      	movs	r0, #1
  }
}
 8017d4e:	b019      	add	sp, #100	@ 0x64
 8017d50:	ecbd 8b04 	vpop	{d8-d9}
 8017d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          .one_by_one_lut = op_data.softmax_params.one_over_one_plus_x_lut};
 8017d58:	e9cd c008 	strd	ip, r0, [sp, #32]
  return reinterpret_cast<const T*>(tensor->data.raw);
 8017d5c:	6820      	ldr	r0, [r4, #0]
  TFLITE_DCHECK(tensor != nullptr);
 8017d5e:	b1c6      	cbz	r6, 8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
      TFLITE_DCHECK_EQ(
 8017d60:	6834      	ldr	r4, [r6, #0]
 8017d62:	9700      	str	r7, [sp, #0]
 8017d64:	9402      	str	r4, [sp, #8]
 8017d66:	ac08      	add	r4, sp, #32
 8017d68:	9401      	str	r4, [sp, #4]
 8017d6a:	f00a fc23 	bl	80225b4 <arm_softmax_s16>
 8017d6e:	b980      	cbnz	r0, 8017d92 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x26a>
      return kTfLiteOk;
 8017d70:	2000      	movs	r0, #0
}
 8017d72:	b019      	add	sp, #100	@ 0x64
 8017d74:	ecbd 8b04 	vpop	{d8-d9}
 8017d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017d7c:	3701      	adds	r7, #1
 8017d7e:	441e      	add	r6, r3
 8017d80:	9b07      	ldr	r3, [sp, #28]
 8017d82:	42af      	cmp	r7, r5
 8017d84:	441c      	add	r4, r3
 8017d86:	449a      	add	sl, r3
 8017d88:	d18e      	bne.n	8017ca8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x180>
 8017d8a:	e7f1      	b.n	8017d70 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x248>
        arm_softmax_s8(tflite::micro::GetTensorData<int8_t>(input),
 8017d8c:	f00a fcf6 	bl	802277c <arm_softmax_s8>
 8017d90:	e7ee      	b.n	8017d70 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x248>
  TFLITE_DCHECK(node->user_data != nullptr);
 8017d92:	f00a fde9 	bl	8022968 <abort>
 8017d96:	bf00      	nop
 8017d98:	ff7fffff 	.word	0xff7fffff
 8017d9c:	00000000 	.word	0x00000000
 8017da0:	0802821c 	.word	0x0802821c

08017da4 <_ZN6tflite16Register_SOFTMAXEv>:
  return kTfLiteOk;
}

}  // namespace

TFLMRegistration Register_SOFTMAX() {
 8017da4:	b510      	push	{r4, lr}
  return tflite::micro::RegisterOp(Init, Prepare, SoftmaxEval);
 8017da6:	2100      	movs	r1, #0
TFLMRegistration Register_SOFTMAX() {
 8017da8:	b082      	sub	sp, #8
 8017daa:	4604      	mov	r4, r0
  return tflite::micro::RegisterOp(Init, Prepare, SoftmaxEval);
 8017dac:	4b04      	ldr	r3, [pc, #16]	@ (8017dc0 <_ZN6tflite16Register_SOFTMAXEv+0x1c>)
 8017dae:	4a05      	ldr	r2, [pc, #20]	@ (8017dc4 <_ZN6tflite16Register_SOFTMAXEv+0x20>)
 8017db0:	e9cd 1100 	strd	r1, r1, [sp]
 8017db4:	4904      	ldr	r1, [pc, #16]	@ (8017dc8 <_ZN6tflite16Register_SOFTMAXEv+0x24>)
 8017db6:	f7f7 fffb 	bl	800fdb0 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_ESE_>
}
 8017dba:	4620      	mov	r0, r4
 8017dbc:	b002      	add	sp, #8
 8017dbe:	bd10      	pop	{r4, pc}
 8017dc0:	08017b29 	.word	0x08017b29
 8017dc4:	080178c5 	.word	0x080178c5
 8017dc8:	080178b5 	.word	0x080178b5

08017dcc <_ZNK6tflite19GreedyMemoryPlanner21preserves_all_tensorsEv>:
  }

  // Returns False because the GreedyMemoryPlanner doesn't preserves all tensors
  // after invocation. Do to the fact that tensors that tensor data for tensors
  // that aren't being used during a phase of invocation are overwritten.
  bool preserves_all_tensors() const override { return false; }
 8017dcc:	2000      	movs	r0, #0
 8017dce:	4770      	bx	lr

08017dd0 <_ZN6tflite19GreedyMemoryPlanner4InitEPhi>:
}

GreedyMemoryPlanner::GreedyMemoryPlanner() {}

TfLiteStatus GreedyMemoryPlanner::Init(unsigned char* scratch_buffer,
                                       int scratch_buffer_size) {
 8017dd0:	b410      	push	{r4}
 8017dd2:	4603      	mov	r3, r0
  // Reset internal states
  buffer_count_ = 0;
  need_to_calculate_offsets_ = true;
 8017dd4:	2401      	movs	r4, #1
  buffer_count_ = 0;
 8017dd6:	2000      	movs	r0, #0
  need_to_calculate_offsets_ = true;
 8017dd8:	f883 4028 	strb.w	r4, [r3, #40]	@ 0x28

  // Allocate the arrays we need within the scratch buffer arena.
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
 8017ddc:	f104 34cc 	add.w	r4, r4, #3435973836	@ 0xcccccccc

  unsigned char* next_free = scratch_buffer;
  requirements_ = reinterpret_cast<BufferRequirements*>(next_free);
 8017de0:	60d9      	str	r1, [r3, #12]
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
 8017de2:	fba4 4202 	umull	r4, r2, r4, r2
  buffer_count_ = 0;
 8017de6:	6098      	str	r0, [r3, #8]
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
 8017de8:	0952      	lsrs	r2, r2, #5
  next_free += sizeof(BufferRequirements) * max_buffer_count_;
 8017dea:	eb01 1402 	add.w	r4, r1, r2, lsl #4
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
 8017dee:	605a      	str	r2, [r3, #4]

  buffer_sizes_sorted_ = reinterpret_cast<int*>(next_free);
  next_free += sizeof(int) * max_buffer_count_;
 8017df0:	eb04 0182 	add.w	r1, r4, r2, lsl #2

  buffer_ids_sorted_ = reinterpret_cast<int*>(next_free);
 8017df4:	e9c3 4104 	strd	r4, r1, [r3, #16]
  next_free += sizeof(int) * max_buffer_count_;
 8017df8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffers_sorted_by_offset_ = reinterpret_cast<ListEntry*>(next_free);
  next_free += sizeof(ListEntry) * max_buffer_count_;

  buffer_offsets_ = reinterpret_cast<int*>(next_free);
  return kTfLiteOk;
}
 8017dfc:	f85d 4b04 	ldr.w	r4, [sp], #4
  next_free += sizeof(ListEntry) * max_buffer_count_;
 8017e00:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  buffers_sorted_by_offset_ = reinterpret_cast<ListEntry*>(next_free);
 8017e04:	6199      	str	r1, [r3, #24]
  next_free += sizeof(ListEntry) * max_buffer_count_;
 8017e06:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffer_offsets_ = reinterpret_cast<int*>(next_free);
 8017e0a:	6259      	str	r1, [r3, #36]	@ 0x24
}
 8017e0c:	4770      	bx	lr
 8017e0e:	bf00      	nop

08017e10 <_ZN6tflite19GreedyMemoryPlannerD1Ev>:

GreedyMemoryPlanner::~GreedyMemoryPlanner() {
  // We don't own the scratch buffer, so don't deallocate anything.
}
 8017e10:	4770      	bx	lr
 8017e12:	bf00      	nop

08017e14 <_ZN6tflite19GreedyMemoryPlanner14GetBufferCountEv>:
    MicroPrintf("%4d: %s (%dk)", t, (const char*)line,
                (memory_use + 1023) / 1024);
  }
}

int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }
 8017e14:	6880      	ldr	r0, [r0, #8]
 8017e16:	4770      	bx	lr

08017e18 <_ZN6tflite19GreedyMemoryPlannerD0Ev>:
GreedyMemoryPlanner::~GreedyMemoryPlanner() {
 8017e18:	b510      	push	{r4, lr}
 8017e1a:	4604      	mov	r4, r0
}
 8017e1c:	212c      	movs	r1, #44	@ 0x2c
 8017e1e:	f00a fcc9 	bl	80227b4 <_ZdlPvj>
 8017e22:	4620      	mov	r0, r4
 8017e24:	bd10      	pop	{r4, pc}
 8017e26:	bf00      	nop

08017e28 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiii>:
                                            int last_time_used) {
 8017e28:	4684      	mov	ip, r0
  if (buffer_count_ >= max_buffer_count_) {
 8017e2a:	6880      	ldr	r0, [r0, #8]
                                            int last_time_used) {
 8017e2c:	b510      	push	{r4, lr}
  if (buffer_count_ >= max_buffer_count_) {
 8017e2e:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8017e32:	42a0      	cmp	r0, r4
 8017e34:	da17      	bge.n	8017e66 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiii+0x3e>
  BufferRequirements* current = &requirements_[buffer_count_];
 8017e36:	f8dc 400c 	ldr.w	r4, [ip, #12]
 8017e3a:	ea4f 1e00 	mov.w	lr, r0, lsl #4
  current->size = size;
 8017e3e:	f844 100e 	str.w	r1, [r4, lr]
  BufferRequirements* current = &requirements_[buffer_count_];
 8017e42:	eb04 1e00 	add.w	lr, r4, r0, lsl #4
  ++buffer_count_;
 8017e46:	1c41      	adds	r1, r0, #1
  return kTfLiteOk;
 8017e48:	2000      	movs	r0, #0
  current->first_time_used = first_time_used;
 8017e4a:	f8ce 2008 	str.w	r2, [lr, #8]
  current->offline_offset = kOnlinePlannedBuffer;
 8017e4e:	f04f 32ff 	mov.w	r2, #4294967295
  current->last_time_used = last_time_used;
 8017e52:	f8ce 300c 	str.w	r3, [lr, #12]
  need_to_calculate_offsets_ = true;
 8017e56:	2301      	movs	r3, #1
  current->offline_offset = kOnlinePlannedBuffer;
 8017e58:	f8ce 2004 	str.w	r2, [lr, #4]
  ++buffer_count_;
 8017e5c:	f8cc 1008 	str.w	r1, [ip, #8]
  need_to_calculate_offsets_ = true;
 8017e60:	f88c 3028 	strb.w	r3, [ip, #40]	@ 0x28
}
 8017e64:	bd10      	pop	{r4, pc}
    MicroPrintf("Too many buffers (max is %d)", max_buffer_count_);
 8017e66:	4621      	mov	r1, r4
 8017e68:	4802      	ldr	r0, [pc, #8]	@ (8017e74 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiii+0x4c>)
 8017e6a:	f7f7 fa77 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 8017e6e:	2001      	movs	r0, #1
}
 8017e70:	bd10      	pop	{r4, pc}
 8017e72:	bf00      	nop
 8017e74:	08029124 	.word	0x08029124

08017e78 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii>:
                                            int offline_offset) {
 8017e78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (AddBuffer(size, first_time_used, last_time_used) != kTfLiteOk) {
 8017e7c:	6804      	ldr	r4, [r0, #0]
 8017e7e:	4e16      	ldr	r6, [pc, #88]	@ (8017ed8 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x60>)
 8017e80:	f8d4 9008 	ldr.w	r9, [r4, #8]
  BufferRequirements* current = &requirements_[buffer_count_];
 8017e84:	e9d0 4502 	ldrd	r4, r5, [r0, #8]
 8017e88:	45b1      	cmp	r9, r6
 8017e8a:	eb05 1804 	add.w	r8, r5, r4, lsl #4
  if (AddBuffer(size, first_time_used, last_time_used) != kTfLiteOk) {
 8017e8e:	d118      	bne.n	8017ec2 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x4a>
 8017e90:	468a      	mov	sl, r1
  if (buffer_count_ >= max_buffer_count_) {
 8017e92:	6841      	ldr	r1, [r0, #4]
 8017e94:	428c      	cmp	r4, r1
 8017e96:	da19      	bge.n	8017ecc <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x54>
 8017e98:	461f      	mov	r7, r3
 8017e9a:	ea4f 1b04 	mov.w	fp, r4, lsl #4
  need_to_calculate_offsets_ = true;
 8017e9e:	2301      	movs	r3, #1
  ++buffer_count_;
 8017ea0:	3401      	adds	r4, #1
 8017ea2:	4696      	mov	lr, r2
  current->size = size;
 8017ea4:	f845 a00b 	str.w	sl, [r5, fp]
  current->first_time_used = first_time_used;
 8017ea8:	f8c8 2008 	str.w	r2, [r8, #8]
  current->last_time_used = last_time_used;
 8017eac:	f8c8 700c 	str.w	r7, [r8, #12]
  ++buffer_count_;
 8017eb0:	6084      	str	r4, [r0, #8]
  need_to_calculate_offsets_ = true;
 8017eb2:	f880 3028 	strb.w	r3, [r0, #40]	@ 0x28
  current->offline_offset = offline_offset;
 8017eb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  return kTfLiteOk;
 8017eb8:	2000      	movs	r0, #0
  current->offline_offset = offline_offset;
 8017eba:	f8c8 3004 	str.w	r3, [r8, #4]
}
 8017ebe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (AddBuffer(size, first_time_used, last_time_used) != kTfLiteOk) {
 8017ec2:	47c8      	blx	r9
 8017ec4:	2800      	cmp	r0, #0
 8017ec6:	d0f6      	beq.n	8017eb6 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x3e>
    return kTfLiteError;
 8017ec8:	2001      	movs	r0, #1
 8017eca:	e7f8      	b.n	8017ebe <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x46>
    MicroPrintf("Too many buffers (max is %d)", max_buffer_count_);
 8017ecc:	4803      	ldr	r0, [pc, #12]	@ (8017edc <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x64>)
 8017ece:	f7f7 fa45 	bl	800f35c <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 8017ed2:	2001      	movs	r0, #1
 8017ed4:	e7f3      	b.n	8017ebe <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x46>
 8017ed6:	bf00      	nop
 8017ed8:	08017e29 	.word	0x08017e29
 8017edc:	08029124 	.word	0x08029124

08017ee0 <_ZN6tflite19GreedyMemoryPlannerC1Ev>:
GreedyMemoryPlanner::GreedyMemoryPlanner() {}
 8017ee0:	4b01      	ldr	r3, [pc, #4]	@ (8017ee8 <_ZN6tflite19GreedyMemoryPlannerC1Ev+0x8>)
 8017ee2:	6003      	str	r3, [r0, #0]
 8017ee4:	4770      	bx	lr
 8017ee6:	bf00      	nop
 8017ee8:	08030608 	.word	0x08030608

08017eec <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>:
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
 8017eec:	f890 c028 	ldrb.w	ip, [r0, #40]	@ 0x28
 8017ef0:	f1bc 0f00 	cmp.w	ip, #0
 8017ef4:	f000 8105 	beq.w	8018102 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x216>
void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
 8017ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
 8017efc:	6887      	ldr	r7, [r0, #8]
void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
 8017efe:	b085      	sub	sp, #20
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
 8017f00:	2f00      	cmp	r7, #0
 8017f02:	f000 80aa 	beq.w	801805a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x16e>
  need_to_calculate_offsets_ = false;
 8017f06:	f04f 0100 	mov.w	r1, #0
    buffer_offsets_[buffer_id] = 0;
 8017f0a:	6a45      	ldr	r5, [r0, #36]	@ 0x24
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
 8017f0c:	68c4      	ldr	r4, [r0, #12]
  need_to_calculate_offsets_ = false;
 8017f0e:	f880 1028 	strb.w	r1, [r0, #40]	@ 0x28
    buffer_offsets_[buffer_id] = 0;
 8017f12:	9502      	str	r5, [sp, #8]
                     &buffer_ids_sorted_[idx_from_head],
 8017f14:	e9d0 8304 	ldrd	r8, r3, [r0, #16]
  for (int i = 0; i < buffer_count_; ++i) {
 8017f18:	f340 8107 	ble.w	801812a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x23e>
 8017f1c:	4622      	mov	r2, r4
 8017f1e:	1f2e      	subs	r6, r5, #4
  int idx_from_head = 0;
 8017f20:	468e      	mov	lr, r1
 8017f22:	46b9      	mov	r9, r7
      buffer_sizes_sorted_[idx_from_tail] = requirements_[i].size;
 8017f24:	e9d2 7500 	ldrd	r7, r5, [r2]
    if (requirements_[i].offline_offset == kOnlinePlannedBuffer) {
 8017f28:	f1b5 3fff 	cmp.w	r5, #4294967295
 8017f2c:	f000 8098 	beq.w	8018060 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x174>
      buffer_sizes_sorted_[idx_from_head] = requirements_[i].size;
 8017f30:	f848 702e 	str.w	r7, [r8, lr, lsl #2]
  for (int i = 0; i < buffer_count_; ++i) {
 8017f34:	3210      	adds	r2, #16
      buffer_ids_sorted_[idx_from_head] = i;
 8017f36:	f843 102e 	str.w	r1, [r3, lr, lsl #2]
  for (int i = 0; i < buffer_count_; ++i) {
 8017f3a:	3101      	adds	r1, #1
      buffer_offsets_[i] = requirements_[i].offline_offset;
 8017f3c:	f852 5c0c 	ldr.w	r5, [r2, #-12]
      idx_from_head++;
 8017f40:	f10e 0e01 	add.w	lr, lr, #1
      buffer_offsets_[i] = -1;
 8017f44:	f846 5f04 	str.w	r5, [r6, #4]!
  for (int i = 0; i < buffer_count_; ++i) {
 8017f48:	6885      	ldr	r5, [r0, #8]
 8017f4a:	428d      	cmp	r5, r1
 8017f4c:	dcea      	bgt.n	8017f24 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x38>
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
 8017f4e:	eb08 088e 	add.w	r8, r8, lr, lsl #2
 8017f52:	eba5 070e 	sub.w	r7, r5, lr
 8017f56:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
    for (int i = 1; i < size; ++i) {
 8017f5a:	2f01      	cmp	r7, #1
 8017f5c:	dd1a      	ble.n	8017f94 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xa8>
 8017f5e:	f1a8 0604 	sub.w	r6, r8, #4
 8017f62:	4699      	mov	r9, r3
 8017f64:	eb06 0687 	add.w	r6, r6, r7, lsl #2
 8017f68:	4671      	mov	r1, lr
  for (int i = 0; i < buffer_count_; ++i) {
 8017f6a:	4642      	mov	r2, r8
    any_swapped = false;
 8017f6c:	2300      	movs	r3, #0
      if (values[i - 1] < values[i]) {
 8017f6e:	6815      	ldr	r5, [r2, #0]
 8017f70:	f852 7f04 	ldr.w	r7, [r2, #4]!
 8017f74:	42bd      	cmp	r5, r7
 8017f76:	da06      	bge.n	8017f86 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x9a>
        any_swapped = true;
 8017f78:	4663      	mov	r3, ip
        values[i] = value_temp;
 8017f7a:	e942 7501 	strd	r7, r5, [r2, #-4]
        ids[i - 1] = ids[i];
 8017f7e:	e9d1 7500 	ldrd	r7, r5, [r1]
 8017f82:	e9c1 5700 	strd	r5, r7, [r1]
    for (int i = 1; i < size; ++i) {
 8017f86:	4296      	cmp	r6, r2
 8017f88:	f101 0104 	add.w	r1, r1, #4
 8017f8c:	d1ef      	bne.n	8017f6e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x82>
  do {
 8017f8e:	2b00      	cmp	r3, #0
 8017f90:	d1ea      	bne.n	8017f68 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x7c>
 8017f92:	464b      	mov	r3, r9
  next_free_entry_ = 1;
 8017f94:	2501      	movs	r5, #1
  ListEntry* first_entry = &buffers_sorted_by_offset_[first_entry_index_];
 8017f96:	6981      	ldr	r1, [r0, #24]
  first_entry_index_ = 0;
 8017f98:	2200      	movs	r2, #0
  next_free_entry_ = 1;
 8017f9a:	61c5      	str	r5, [r0, #28]
  first_entry->next_entry_index = -1;  // to mark the entry as end of list
 8017f9c:	f04f 35ff 	mov.w	r5, #4294967295
  first_entry_index_ = 0;
 8017fa0:	6202      	str	r2, [r0, #32]
  first_entry->next_entry_index = -1;  // to mark the entry as end of list
 8017fa2:	608d      	str	r5, [r1, #8]
  int buffer_id = buffer_ids_sorted_[0];
 8017fa4:	681d      	ldr	r5, [r3, #0]
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
 8017fa6:	eb04 1605 	add.w	r6, r4, r5, lsl #4
  first_entry->requirements_index = buffer_id;
 8017faa:	604d      	str	r5, [r1, #4]
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
 8017fac:	6876      	ldr	r6, [r6, #4]
 8017fae:	3601      	adds	r6, #1
 8017fb0:	f000 80b7 	beq.w	8018122 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x236>
  first_entry->offset = buffer_offsets_[buffer_id];
 8017fb4:	9a02      	ldr	r2, [sp, #8]
 8017fb6:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8017fba:	600a      	str	r2, [r1, #0]
  for (int i = 1; i < buffer_count_; ++i) {
 8017fbc:	6882      	ldr	r2, [r0, #8]
 8017fbe:	2a01      	cmp	r2, #1
 8017fc0:	dd4b      	ble.n	801805a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x16e>
  ListEntry* first_entry = &buffers_sorted_by_offset_[first_entry_index_];
 8017fc2:	468a      	mov	sl, r1
  for (int i = 1; i < buffer_count_; ++i) {
 8017fc4:	f04f 0901 	mov.w	r9, #1
 8017fc8:	461d      	mov	r5, r3
 8017fca:	4684      	mov	ip, r0
 8017fcc:	e00b      	b.n	8017fe6 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xfa>
      first_entry->next_entry_index = first_entry_index_;
 8017fce:	f8dc 3020 	ldr.w	r3, [ip, #32]
      first_entry = new_entry;
 8017fd2:	4682      	mov	sl, r0
      first_entry->next_entry_index = first_entry_index_;
 8017fd4:	6083      	str	r3, [r0, #8]
      first_entry_index_ = new_entry_index;
 8017fd6:	f8cc 6020 	str.w	r6, [ip, #32]
  for (int i = 1; i < buffer_count_; ++i) {
 8017fda:	f109 0901 	add.w	r9, r9, #1
 8017fde:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8017fe2:	454b      	cmp	r3, r9
 8017fe4:	dd39      	ble.n	801805a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x16e>
    buffer_id = buffer_ids_sorted_[i];
 8017fe6:	f855 7f04 	ldr.w	r7, [r5, #4]!
    BufferRequirements* wanted_requirements = &requirements_[buffer_id];
 8017fea:	013a      	lsls	r2, r7, #4
 8017fec:	eb04 1307 	add.w	r3, r4, r7, lsl #4
    const int wanted_size = wanted_requirements->size;
 8017ff0:	58a2      	ldr	r2, [r4, r2]
    const int wanted_first_time_used = wanted_requirements->first_time_used;
 8017ff2:	f8d3 8008 	ldr.w	r8, [r3, #8]
    const int wanted_size = wanted_requirements->size;
 8017ff6:	9200      	str	r2, [sp, #0]
    if (wanted_requirements->offline_offset == kOnlinePlannedBuffer) {
 8017ff8:	685a      	ldr	r2, [r3, #4]
    const int wanted_last_time_used = wanted_requirements->last_time_used;
 8017ffa:	f8d3 e00c 	ldr.w	lr, [r3, #12]
    if (wanted_requirements->offline_offset == kOnlinePlannedBuffer) {
 8017ffe:	1c56      	adds	r6, r2, #1
 8018000:	d03d      	beq.n	801807e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x192>
    buffer_offsets_[buffer_id] = candidate_offset;
 8018002:	9b02      	ldr	r3, [sp, #8]
 8018004:	f843 2027 	str.w	r2, [r3, r7, lsl #2]
    ListEntry* new_entry = &buffers_sorted_by_offset_[next_free_entry_];
 8018008:	f8dc 601c 	ldr.w	r6, [ip, #28]
 801800c:	eb06 0046 	add.w	r0, r6, r6, lsl #1
    ++next_free_entry_;
 8018010:	1c73      	adds	r3, r6, #1
    new_entry->offset = candidate_offset;
 8018012:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
    ListEntry* new_entry = &buffers_sorted_by_offset_[next_free_entry_];
 8018016:	eb01 0080 	add.w	r0, r1, r0, lsl #2
    new_entry->requirements_index = buffer_id;
 801801a:	6047      	str	r7, [r0, #4]
    ++next_free_entry_;
 801801c:	f8cc 301c 	str.w	r3, [ip, #28]
    if (first_entry->offset > candidate_offset) {
 8018020:	f8da 3000 	ldr.w	r3, [sl]
 8018024:	4293      	cmp	r3, r2
 8018026:	dcd2      	bgt.n	8017fce <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xe2>
      ListEntry* current_entry = first_entry;
 8018028:	46d6      	mov	lr, sl
 801802a:	e004      	b.n	8018036 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x14a>
        if (next_entry->offset > candidate_offset) {
 801802c:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 8018030:	4297      	cmp	r7, r2
 8018032:	dc62      	bgt.n	80180fa <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x20e>
        current_entry = next_entry;
 8018034:	46c6      	mov	lr, r8
        const int next_entry_index = current_entry->next_entry_index;
 8018036:	f8de 3008 	ldr.w	r3, [lr, #8]
        ListEntry* next_entry = &buffers_sorted_by_offset_[next_entry_index];
 801803a:	eb03 0743 	add.w	r7, r3, r3, lsl #1
        if (next_entry_index == -1) {
 801803e:	f1b3 3fff 	cmp.w	r3, #4294967295
        ListEntry* next_entry = &buffers_sorted_by_offset_[next_entry_index];
 8018042:	eb01 0887 	add.w	r8, r1, r7, lsl #2
        if (next_entry_index == -1) {
 8018046:	d1f1      	bne.n	801802c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x140>
  for (int i = 1; i < buffer_count_; ++i) {
 8018048:	f109 0901 	add.w	r9, r9, #1
          current_entry->next_entry_index = new_entry_index;
 801804c:	f8ce 6008 	str.w	r6, [lr, #8]
          new_entry->next_entry_index = -1;
 8018050:	6083      	str	r3, [r0, #8]
  for (int i = 1; i < buffer_count_; ++i) {
 8018052:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8018056:	454b      	cmp	r3, r9
 8018058:	dcc5      	bgt.n	8017fe6 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xfa>
}
 801805a:	b005      	add	sp, #20
 801805c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      idx_from_tail--;
 8018060:	f109 39ff 	add.w	r9, r9, #4294967295
  for (int i = 0; i < buffer_count_; ++i) {
 8018064:	3210      	adds	r2, #16
      buffer_sizes_sorted_[idx_from_tail] = requirements_[i].size;
 8018066:	f848 7029 	str.w	r7, [r8, r9, lsl #2]
      buffer_ids_sorted_[idx_from_tail] = i;
 801806a:	f843 1029 	str.w	r1, [r3, r9, lsl #2]
  for (int i = 0; i < buffer_count_; ++i) {
 801806e:	3101      	adds	r1, #1
      buffer_offsets_[i] = -1;
 8018070:	f846 5f04 	str.w	r5, [r6, #4]!
  for (int i = 0; i < buffer_count_; ++i) {
 8018074:	6885      	ldr	r5, [r0, #8]
 8018076:	42a9      	cmp	r1, r5
 8018078:	f6ff af54 	blt.w	8017f24 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x38>
 801807c:	e767      	b.n	8017f4e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x62>
    candidate_next_entry = &buffers_sorted_by_offset_[first_entry_index_];
 801807e:	f8dc 3020 	ldr.w	r3, [ip, #32]
 8018082:	2000      	movs	r0, #0
 8018084:	9503      	str	r5, [sp, #12]
 8018086:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801808a:	4602      	mov	r2, r0
 801808c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
      &requirements_[entry->requirements_index];
 8018090:	f8d3 b004 	ldr.w	fp, [r3, #4]
  const BufferRequirements* entry_requirements =
 8018094:	eb04 160b 	add.w	r6, r4, fp, lsl #4
  if (entry_requirements->first_time_used > last_time_used) {
 8018098:	68b5      	ldr	r5, [r6, #8]
 801809a:	45ae      	cmp	lr, r5
 801809c:	db25      	blt.n	80180ea <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1fe>
  if (first_time_used > entry_requirements->last_time_used) {
 801809e:	68f6      	ldr	r6, [r6, #12]
 80180a0:	45b0      	cmp	r8, r6
 80180a2:	dc22      	bgt.n	80180ea <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1fe>
        if (prior_entry) {
 80180a4:	b138      	cbz	r0, 80180b6 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ca>
          const int prior_entry_offset =
 80180a6:	e9d0 0600 	ldrd	r0, r6, [r0]
              prior_entry->offset + candidate_requirements->size;
 80180aa:	0136      	lsls	r6, r6, #4
          const int prior_entry_offset =
 80180ac:	59a6      	ldr	r6, [r4, r6]
 80180ae:	4430      	add	r0, r6
          if (prior_entry_offset > candidate_offset) {
 80180b0:	4282      	cmp	r2, r0
 80180b2:	bfb8      	it	lt
 80180b4:	4602      	movlt	r2, r0
        const int gap = next_entry->offset - candidate_offset;
 80180b6:	6818      	ldr	r0, [r3, #0]
 80180b8:	4605      	mov	r5, r0
 80180ba:	9001      	str	r0, [sp, #4]
    candidate_next_entry = &buffers_sorted_by_offset_[start->next_entry_index];
 80180bc:	4618      	mov	r0, r3
        const int gap = next_entry->offset - candidate_offset;
 80180be:	1aae      	subs	r6, r5, r2
        if (gap >= wanted_size) {
 80180c0:	9d00      	ldr	r5, [sp, #0]
 80180c2:	42b5      	cmp	r5, r6
 80180c4:	dd2b      	ble.n	801811e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x232>
    if (start->next_entry_index == -1) {
 80180c6:	689e      	ldr	r6, [r3, #8]
    candidate_next_entry = &buffers_sorted_by_offset_[start->next_entry_index];
 80180c8:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    if (start->next_entry_index == -1) {
 80180cc:	3601      	adds	r6, #1
    candidate_next_entry = &buffers_sorted_by_offset_[start->next_entry_index];
 80180ce:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    if (start->next_entry_index == -1) {
 80180d2:	d1dd      	bne.n	8018090 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1a4>
 80180d4:	465e      	mov	r6, fp
 80180d6:	f8dd b004 	ldr.w	fp, [sp, #4]
          if (prior_entry_offset > candidate_offset) {
 80180da:	9d03      	ldr	r5, [sp, #12]
              prior_entry->offset + candidate_requirements->size;
 80180dc:	0136      	lsls	r6, r6, #4
          const int prior_entry_offset =
 80180de:	59a3      	ldr	r3, [r4, r6]
 80180e0:	445b      	add	r3, fp
          if (prior_entry_offset > candidate_offset) {
 80180e2:	429a      	cmp	r2, r3
 80180e4:	bfb8      	it	lt
 80180e6:	461a      	movlt	r2, r3
        if (next_entry == nullptr) {
 80180e8:	e78b      	b.n	8018002 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x116>
    if (candidate_next_entry->next_entry_index == -1) {
 80180ea:	689b      	ldr	r3, [r3, #8]
 80180ec:	1c5d      	adds	r5, r3, #1
        &buffers_sorted_by_offset_[candidate_next_entry->next_entry_index];
 80180ee:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    if (candidate_next_entry->next_entry_index == -1) {
 80180f2:	d007      	beq.n	8018104 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x218>
    candidate_next_entry =
 80180f4:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
 80180f8:	e7ca      	b.n	8018090 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1a4>
          new_entry->next_entry_index = current_entry->next_entry_index;
 80180fa:	6083      	str	r3, [r0, #8]
          current_entry->next_entry_index = new_entry_index;
 80180fc:	f8ce 6008 	str.w	r6, [lr, #8]
          break;
 8018100:	e76b      	b.n	8017fda <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xee>
 8018102:	4770      	bx	lr
        if (prior_entry) {
 8018104:	9d03      	ldr	r5, [sp, #12]
 8018106:	2800      	cmp	r0, #0
 8018108:	f43f af7b 	beq.w	8018002 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x116>
          const int prior_entry_offset =
 801810c:	e9d0 0300 	ldrd	r0, r3, [r0]
              prior_entry->offset + candidate_requirements->size;
 8018110:	011b      	lsls	r3, r3, #4
          const int prior_entry_offset =
 8018112:	58e3      	ldr	r3, [r4, r3]
 8018114:	4403      	add	r3, r0
          if (prior_entry_offset > candidate_offset) {
 8018116:	429a      	cmp	r2, r3
 8018118:	bfb8      	it	lt
 801811a:	461a      	movlt	r2, r3
        if (next_entry == nullptr) {
 801811c:	e771      	b.n	8018002 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x116>
 801811e:	9d03      	ldr	r5, [sp, #12]
 8018120:	e76f      	b.n	8018002 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x116>
    buffer_offsets_[buffer_id] = 0;
 8018122:	9e02      	ldr	r6, [sp, #8]
 8018124:	f846 2025 	str.w	r2, [r6, r5, lsl #2]
 8018128:	e747      	b.n	8017fba <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xce>
  for (int i = 0; i < buffer_count_; ++i) {
 801812a:	469e      	mov	lr, r3
 801812c:	e715      	b.n	8017f5a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x6e>
 801812e:	bf00      	nop

08018130 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>:
size_t GreedyMemoryPlanner::GetMaximumMemorySize() {
 8018130:	b570      	push	{r4, r5, r6, lr}
 8018132:	4605      	mov	r5, r0
  CalculateOffsetsIfNeeded();
 8018134:	f7ff feda 	bl	8017eec <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if (buffer_count_ == 0) {
 8018138:	68a8      	ldr	r0, [r5, #8]
 801813a:	b1c8      	cbz	r0, 8018170 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x40>
  ListEntry* entry = &buffers_sorted_by_offset_[first_entry_index_];
 801813c:	6a2b      	ldr	r3, [r5, #32]
 801813e:	69ac      	ldr	r4, [r5, #24]
 8018140:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  while (entry) {
 8018144:	eb14 0383 	adds.w	r3, r4, r3, lsl #2
 8018148:	d013      	beq.n	8018172 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x42>
        &requirements_[entry->requirements_index];
 801814a:	68ee      	ldr	r6, [r5, #12]
  size_t max_size = 0;
 801814c:	2000      	movs	r0, #0
 801814e:	e002      	b.n	8018156 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x26>
  while (entry) {
 8018150:	eb14 0383 	adds.w	r3, r4, r3, lsl #2
 8018154:	d00c      	beq.n	8018170 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x40>
    if (entry->next_entry_index == -1) {
 8018156:	689a      	ldr	r2, [r3, #8]
    const size_t current_size = entry->offset + requirements->size;
 8018158:	e9d3 5100 	ldrd	r5, r1, [r3]
    entry = &buffers_sorted_by_offset_[entry->next_entry_index];
 801815c:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    const size_t current_size = entry->offset + requirements->size;
 8018160:	0109      	lsls	r1, r1, #4
 8018162:	5871      	ldr	r1, [r6, r1]
 8018164:	4429      	add	r1, r5
    if (current_size > max_size) {
 8018166:	4288      	cmp	r0, r1
 8018168:	bf38      	it	cc
 801816a:	4608      	movcc	r0, r1
    if (entry->next_entry_index == -1) {
 801816c:	3201      	adds	r2, #1
 801816e:	d1ef      	bne.n	8018150 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x20>
}
 8018170:	bd70      	pop	{r4, r5, r6, pc}
    return 0;
 8018172:	4618      	mov	r0, r3
}
 8018174:	bd70      	pop	{r4, r5, r6, pc}
 8018176:	bf00      	nop

08018178 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv>:
void GreedyMemoryPlanner::PrintMemoryPlan() {
 8018178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801817c:	4682      	mov	sl, r0
 801817e:	b09f      	sub	sp, #124	@ 0x7c
  CalculateOffsetsIfNeeded();
 8018180:	f7ff feb4 	bl	8017eec <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  for (int i = 0; i < buffer_count_; ++i) {
 8018184:	f8da 6008 	ldr.w	r6, [sl, #8]
 8018188:	2e00      	cmp	r6, #0
 801818a:	f340 8185 	ble.w	8018498 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x320>
 801818e:	f04f 0800 	mov.w	r8, #0
  return GetOrdinalCharacter(i % 62);
 8018192:	4cb1      	ldr	r4, [pc, #708]	@ (8018458 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2e0>)
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d", c,
 8018194:	4fb1      	ldr	r7, [pc, #708]	@ (801845c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2e4>)
 8018196:	e012      	b.n	80181be <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x46>
 8018198:	212a      	movs	r1, #42	@ 0x2a
 801819a:	f8da c024 	ldr.w	ip, [sl, #36]	@ 0x24
 801819e:	59ab      	ldr	r3, [r5, r6]
 80181a0:	e9cd 2001 	strd	r2, r0, [sp, #4]
 80181a4:	f85c 5028 	ldr.w	r5, [ip, r8, lsl #2]
 80181a8:	4642      	mov	r2, r8
 80181aa:	4638      	mov	r0, r7
  for (int i = 0; i < buffer_count_; ++i) {
 80181ac:	f108 0801 	add.w	r8, r8, #1
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d", c,
 80181b0:	9500      	str	r5, [sp, #0]
 80181b2:	f7f7 f8d3 	bl	800f35c <_Z11MicroPrintfPKcz>
  for (int i = 0; i < buffer_count_; ++i) {
 80181b6:	f8da 6008 	ldr.w	r6, [sl, #8]
 80181ba:	4546      	cmp	r6, r8
 80181bc:	dd2b      	ble.n	8018216 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x9e>
    if (requirements_[i].first_time_used != requirements_[i].last_time_used) {
 80181be:	f8da 500c 	ldr.w	r5, [sl, #12]
 80181c2:	ea4f 1608 	mov.w	r6, r8, lsl #4
 80181c6:	eb05 1308 	add.w	r3, r5, r8, lsl #4
 80181ca:	e9d3 2002 	ldrd	r2, r0, [r3, #8]
 80181ce:	4282      	cmp	r2, r0
 80181d0:	d0e2      	beq.n	8018198 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x20>
  if (i < 10) {
 80181d2:	f1b8 0f09 	cmp.w	r8, #9
 80181d6:	dd16      	ble.n	8018206 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x8e>
  } else if (i < 36) {
 80181d8:	f1b8 0f23 	cmp.w	r8, #35	@ 0x23
 80181dc:	dd17      	ble.n	801820e <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x96>
  } else if (i < 62) {
 80181de:	f1b8 0f3d 	cmp.w	r8, #61	@ 0x3d
 80181e2:	f340 817d 	ble.w	80184e0 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x368>
  return GetOrdinalCharacter(i % 62);
 80181e6:	ea4f 0358 	mov.w	r3, r8, lsr #1
 80181ea:	fba4 1303 	umull	r1, r3, r4, r3
 80181ee:	091b      	lsrs	r3, r3, #4
 80181f0:	ebc3 1343 	rsb	r3, r3, r3, lsl #5
 80181f4:	eba8 0343 	sub.w	r3, r8, r3, lsl #1
  if (i < 10) {
 80181f8:	2b09      	cmp	r3, #9
 80181fa:	dd05      	ble.n	8018208 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x90>
  } else if (i < 36) {
 80181fc:	2b23      	cmp	r3, #35	@ 0x23
 80181fe:	dd07      	ble.n	8018210 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x98>
    return 'A' + (i - 36);
 8018200:	331d      	adds	r3, #29
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d", c,
 8018202:	b2d9      	uxtb	r1, r3
    return 'A' + (i - 36);
 8018204:	e7c9      	b.n	801819a <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x22>
 8018206:	4643      	mov	r3, r8
    return '0' + i;
 8018208:	3330      	adds	r3, #48	@ 0x30
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d", c,
 801820a:	b2d9      	uxtb	r1, r3
    return '0' + i;
 801820c:	e7c5      	b.n	801819a <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x22>
 801820e:	4643      	mov	r3, r8
    return 'a' + (i - 10);
 8018210:	3357      	adds	r3, #87	@ 0x57
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d", c,
 8018212:	b2d9      	uxtb	r1, r3
    return 'a' + (i - 10);
 8018214:	e7c1      	b.n	801819a <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x22>
  for (int i = 0; i < buffer_count_; ++i) {
 8018216:	2e00      	cmp	r6, #0
 8018218:	f340 813e 	ble.w	8018498 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x320>
    const int offset = buffer_offsets_[i];
 801821c:	f8da 1024 	ldr.w	r1, [sl, #36]	@ 0x24
  int max_time = 0;
 8018220:	f04f 0900 	mov.w	r9, #0
 8018224:	f8da 300c 	ldr.w	r3, [sl, #12]
  int max_size = kLineWidth;
 8018228:	f04f 0b50 	mov.w	fp, #80	@ 0x50
 801822c:	3904      	subs	r1, #4
 801822e:	eb01 0586 	add.w	r5, r1, r6, lsl #2
    if (last_time_used > max_time) {
 8018232:	68d8      	ldr	r0, [r3, #12]
  for (int i = 0; i < buffer_count_; ++i) {
 8018234:	3310      	adds	r3, #16
    const int size = offset + requirements->size;
 8018236:	f851 4f04 	ldr.w	r4, [r1, #4]!
 801823a:	f853 2c10 	ldr.w	r2, [r3, #-16]
    if (last_time_used > max_time) {
 801823e:	4581      	cmp	r9, r0
    const int size = offset + requirements->size;
 8018240:	4422      	add	r2, r4
    if (last_time_used > max_time) {
 8018242:	bfb8      	it	lt
 8018244:	4681      	movlt	r9, r0
    if (size > max_size) {
 8018246:	4593      	cmp	fp, r2
 8018248:	bfb8      	it	lt
 801824a:	4693      	movlt	fp, r2
  for (int i = 0; i < buffer_count_; ++i) {
 801824c:	42a9      	cmp	r1, r5
 801824e:	d1f0      	bne.n	8018232 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0xba>
  for (int t = 0; t <= max_time; ++t) {
 8018250:	f1b9 0f00 	cmp.w	r9, #0
 8018254:	f2c0 80da 	blt.w	801840c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x294>
 8018258:	2500      	movs	r5, #0
      line[c] = '.';
 801825a:	2250      	movs	r2, #80	@ 0x50
 801825c:	212e      	movs	r1, #46	@ 0x2e
 801825e:	a809      	add	r0, sp, #36	@ 0x24
 8018260:	f00b fa6c 	bl	802373c <memset>
    for (int i = 0; i < buffer_count_; ++i) {
 8018264:	2e00      	cmp	r6, #0
 8018266:	f340 80d4 	ble.w	8018412 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x29a>
 801826a:	1e72      	subs	r2, r6, #1
      BufferRequirements* requirements = &requirements_[i];
 801826c:	f8da 400c 	ldr.w	r4, [sl, #12]
    for (int i = 0; i < buffer_count_; ++i) {
 8018270:	2100      	movs	r1, #0
      BufferRequirements* requirements = &requirements_[i];
 8018272:	231d      	movs	r3, #29
 8018274:	2a3d      	cmp	r2, #61	@ 0x3d
 8018276:	f04f 0857 	mov.w	r8, #87	@ 0x57
 801827a:	4620      	mov	r0, r4
    int memory_use = 0;
 801827c:	460f      	mov	r7, r1
 801827e:	bfa8      	it	ge
 8018280:	223d      	movge	r2, #61	@ 0x3d
      BufferRequirements* requirements = &requirements_[i];
 8018282:	9304      	str	r3, [sp, #16]
    int memory_use = 0;
 8018284:	9205      	str	r2, [sp, #20]
      if ((t < requirements->first_time_used) ||
 8018286:	6883      	ldr	r3, [r0, #8]
 8018288:	42ab      	cmp	r3, r5
 801828a:	dc3c      	bgt.n	8018306 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x18e>
 801828c:	68c3      	ldr	r3, [r0, #12]
 801828e:	42ab      	cmp	r3, r5
 8018290:	db39      	blt.n	8018306 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x18e>
      const int offset = buffer_offsets_[i];
 8018292:	f8da 3024 	ldr.w	r3, [sl, #36]	@ 0x24
 8018296:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
      if (offset == -1) {
 801829a:	1c5a      	adds	r2, r3, #1
 801829c:	d033      	beq.n	8018306 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x18e>
      const int size = requirements->size;
 801829e:	f8d0 c000 	ldr.w	ip, [r0]
      memory_use += size;
 80182a2:	4467      	add	r7, ip
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 80182a4:	449c      	add	ip, r3
      const int line_start = (offset * kLineWidth) / max_size;
 80182a6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 80182aa:	eb0c 0e8c 	add.w	lr, ip, ip, lsl #2
      const int line_start = (offset * kLineWidth) / max_size;
 80182ae:	ea4f 1c03 	mov.w	ip, r3, lsl #4
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 80182b2:	ea4f 130e 	mov.w	r3, lr, lsl #4
      const int line_start = (offset * kLineWidth) / max_size;
 80182b6:	fb9c fcfb 	sdiv	ip, ip, fp
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 80182ba:	fb93 f3fb 	sdiv	r3, r3, fp
      for (int n = line_start; n < line_end; ++n) {
 80182be:	459c      	cmp	ip, r3
 80182c0:	da21      	bge.n	8018306 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x18e>
 80182c2:	2909      	cmp	r1, #9
 80182c4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80182c8:	aa09      	add	r2, sp, #36	@ 0x24
 80182ca:	f340 80ea 	ble.w	80184a2 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x32a>
 80182ce:	eb02 0e0c 	add.w	lr, r2, ip
 80182d2:	2923      	cmp	r1, #35	@ 0x23
 80182d4:	f10d 0223 	add.w	r2, sp, #35	@ 0x23
 80182d8:	46b4      	mov	ip, r6
 80182da:	4413      	add	r3, r2
 80182dc:	f340 8102 	ble.w	80184e4 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x36c>
 80182e0:	9306      	str	r3, [sp, #24]
        if (line[n] == '.') {
 80182e2:	f81e 6f01 	ldrb.w	r6, [lr, #1]!
 80182e6:	4633      	mov	r3, r6
 80182e8:	2621      	movs	r6, #33	@ 0x21
 80182ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80182ec:	d105      	bne.n	80182fa <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x182>
          if (requirements->first_time_used == requirements->last_time_used) {
 80182ee:	9e04      	ldr	r6, [sp, #16]
 80182f0:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 80182f4:	4293      	cmp	r3, r2
 80182f6:	bf08      	it	eq
 80182f8:	262a      	moveq	r6, #42	@ 0x2a
      for (int n = line_start; n < line_end; ++n) {
 80182fa:	9b06      	ldr	r3, [sp, #24]
            line[n] = GetOrdinalCharacter(i);
 80182fc:	f88e 6000 	strb.w	r6, [lr]
      for (int n = line_start; n < line_end; ++n) {
 8018300:	4573      	cmp	r3, lr
 8018302:	d1ee      	bne.n	80182e2 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x16a>
 8018304:	4666      	mov	r6, ip
    for (int i = 0; i < buffer_count_; ++i) {
 8018306:	9b04      	ldr	r3, [sp, #16]
 8018308:	3101      	adds	r1, #1
 801830a:	f108 0801 	add.w	r8, r8, #1
 801830e:	3010      	adds	r0, #16
 8018310:	3301      	adds	r3, #1
 8018312:	fa5f f888 	uxtb.w	r8, r8
 8018316:	b2db      	uxtb	r3, r3
 8018318:	9304      	str	r3, [sp, #16]
 801831a:	9b05      	ldr	r3, [sp, #20]
 801831c:	4299      	cmp	r1, r3
 801831e:	ddb2      	ble.n	8018286 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x10e>
 8018320:	42b1      	cmp	r1, r6
 8018322:	da5e      	bge.n	80183e2 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x26a>
 8018324:	f101 0057 	add.w	r0, r1, #87	@ 0x57
 8018328:	eb04 1201 	add.w	r2, r4, r1, lsl #4
 801832c:	b2c0      	uxtb	r0, r0
      if ((t < requirements->first_time_used) ||
 801832e:	6893      	ldr	r3, [r2, #8]
 8018330:	429d      	cmp	r5, r3
 8018332:	db50      	blt.n	80183d6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x25e>
 8018334:	68d3      	ldr	r3, [r2, #12]
 8018336:	429d      	cmp	r5, r3
 8018338:	dc4d      	bgt.n	80183d6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x25e>
      const int offset = buffer_offsets_[i];
 801833a:	f8da 3024 	ldr.w	r3, [sl, #36]	@ 0x24
 801833e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
      if (offset == -1) {
 8018342:	1c5c      	adds	r4, r3, #1
 8018344:	d047      	beq.n	80183d6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x25e>
      const int size = requirements->size;
 8018346:	6814      	ldr	r4, [r2, #0]
      memory_use += size;
 8018348:	4427      	add	r7, r4
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 801834a:	441c      	add	r4, r3
      const int line_start = (offset * kLineWidth) / max_size;
 801834c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 8018350:	eb04 0884 	add.w	r8, r4, r4, lsl #2
      const int line_start = (offset * kLineWidth) / max_size;
 8018354:	011b      	lsls	r3, r3, #4
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 8018356:	ea4f 1808 	mov.w	r8, r8, lsl #4
      const int line_start = (offset * kLineWidth) / max_size;
 801835a:	fb93 f3fb 	sdiv	r3, r3, fp
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 801835e:	fb98 f8fb 	sdiv	r8, r8, fp
      for (int n = line_start; n < line_end; ++n) {
 8018362:	4543      	cmp	r3, r8
 8018364:	da37      	bge.n	80183d6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x25e>
  return GetOrdinalCharacter(i % 62);
 8018366:	ea4f 0e51 	mov.w	lr, r1, lsr #1
 801836a:	4c3b      	ldr	r4, [pc, #236]	@ (8018458 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2e0>)
 801836c:	3b01      	subs	r3, #1
 801836e:	fba4 4e0e 	umull	r4, lr, r4, lr
 8018372:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 8018376:	ebce 1e4e 	rsb	lr, lr, lr, lsl #5
 801837a:	eba1 0e4e 	sub.w	lr, r1, lr, lsl #1
 801837e:	f1be 0f09 	cmp.w	lr, #9
 8018382:	dd48      	ble.n	8018416 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x29e>
 8018384:	2923      	cmp	r1, #35	@ 0x23
 8018386:	dd6d      	ble.n	8018464 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2ec>
 8018388:	f10d 0423 	add.w	r4, sp, #35	@ 0x23
 801838c:	46b4      	mov	ip, r6
 801838e:	4606      	mov	r6, r0
 8018390:	44a0      	add	r8, r4
 8018392:	ac09      	add	r4, sp, #36	@ 0x24
 8018394:	e9cd 5104 	strd	r5, r1, [sp, #16]
 8018398:	4423      	add	r3, r4
 801839a:	e002      	b.n	80183a2 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x22a>
      for (int n = line_start; n < line_end; ++n) {
 801839c:	4598      	cmp	r8, r3
            line[n] = GetOrdinalCharacter(i);
 801839e:	7018      	strb	r0, [r3, #0]
      for (int n = line_start; n < line_end; ++n) {
 80183a0:	d015      	beq.n	80183ce <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x256>
        if (line[n] == '.') {
 80183a2:	f813 4f01 	ldrb.w	r4, [r3, #1]!
 80183a6:	2021      	movs	r0, #33	@ 0x21
 80183a8:	2c2e      	cmp	r4, #46	@ 0x2e
 80183aa:	d1f7      	bne.n	801839c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x224>
          if (requirements->first_time_used == requirements->last_time_used) {
 80183ac:	202a      	movs	r0, #42	@ 0x2a
    return 'A' + (i - 36);
 80183ae:	f10e 041d 	add.w	r4, lr, #29
          if (requirements->first_time_used == requirements->last_time_used) {
 80183b2:	e9d2 1502 	ldrd	r1, r5, [r2, #8]
 80183b6:	42a9      	cmp	r1, r5
 80183b8:	d0f0      	beq.n	801839c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x224>
  } else if (i < 36) {
 80183ba:	f1be 0f23 	cmp.w	lr, #35	@ 0x23
    return 'A' + (i - 36);
 80183be:	b2e0      	uxtb	r0, r4
  } else if (i < 36) {
 80183c0:	dcec      	bgt.n	801839c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x224>
    return 'a' + (i - 10);
 80183c2:	f10e 0057 	add.w	r0, lr, #87	@ 0x57
      for (int n = line_start; n < line_end; ++n) {
 80183c6:	4598      	cmp	r8, r3
    return 'a' + (i - 10);
 80183c8:	b2c0      	uxtb	r0, r0
            line[n] = GetOrdinalCharacter(i);
 80183ca:	7018      	strb	r0, [r3, #0]
      for (int n = line_start; n < line_end; ++n) {
 80183cc:	d1e9      	bne.n	80183a2 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x22a>
 80183ce:	4630      	mov	r0, r6
 80183d0:	4666      	mov	r6, ip
 80183d2:	e9dd 5104 	ldrd	r5, r1, [sp, #16]
    for (int i = 0; i < buffer_count_; ++i) {
 80183d6:	3101      	adds	r1, #1
 80183d8:	3001      	adds	r0, #1
 80183da:	3210      	adds	r2, #16
 80183dc:	428e      	cmp	r6, r1
 80183de:	b2c0      	uxtb	r0, r0
 80183e0:	d1a5      	bne.n	801832e <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x1b6>
                (memory_use + 1023) / 1024);
 80183e2:	f207 33ff 	addw	r3, r7, #1023	@ 0x3ff
    MicroPrintf("%4d: %s (%dk)", t, (const char*)line,
 80183e6:	2b00      	cmp	r3, #0
 80183e8:	bfb8      	it	lt
 80183ea:	f207 73fe 	addwlt	r3, r7, #2046	@ 0x7fe
 80183ee:	129b      	asrs	r3, r3, #10
 80183f0:	4629      	mov	r1, r5
    line[kLineWidth] = 0;
 80183f2:	2400      	movs	r4, #0
  for (int t = 0; t <= max_time; ++t) {
 80183f4:	3501      	adds	r5, #1
    MicroPrintf("%4d: %s (%dk)", t, (const char*)line,
 80183f6:	aa09      	add	r2, sp, #36	@ 0x24
 80183f8:	4819      	ldr	r0, [pc, #100]	@ (8018460 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2e8>)
    line[kLineWidth] = 0;
 80183fa:	f88d 4074 	strb.w	r4, [sp, #116]	@ 0x74
    MicroPrintf("%4d: %s (%dk)", t, (const char*)line,
 80183fe:	f7f6 ffad 	bl	800f35c <_Z11MicroPrintfPKcz>
  for (int t = 0; t <= max_time; ++t) {
 8018402:	45a9      	cmp	r9, r5
 8018404:	db02      	blt.n	801840c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x294>
    for (int i = 0; i < buffer_count_; ++i) {
 8018406:	f8da 6008 	ldr.w	r6, [sl, #8]
 801840a:	e726      	b.n	801825a <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0xe2>
}
 801840c:	b01f      	add	sp, #124	@ 0x7c
 801840e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    for (int i = 0; i < buffer_count_; ++i) {
 8018412:	2300      	movs	r3, #0
 8018414:	e7ec      	b.n	80183f0 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x278>
 8018416:	ac09      	add	r4, sp, #36	@ 0x24
 8018418:	eb04 0c03 	add.w	ip, r4, r3
 801841c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8018420:	4498      	add	r8, r3
 8018422:	e004      	b.n	801842e <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2b6>
        if (line[n] == '.') {
 8018424:	2321      	movs	r3, #33	@ 0x21
      for (int n = line_start; n < line_end; ++n) {
 8018426:	45e0      	cmp	r8, ip
            line[n] = GetOrdinalCharacter(i);
 8018428:	f88c 3000 	strb.w	r3, [ip]
      for (int n = line_start; n < line_end; ++n) {
 801842c:	d0d3      	beq.n	80183d6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x25e>
        if (line[n] == '.') {
 801842e:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8018432:	2b2e      	cmp	r3, #46	@ 0x2e
 8018434:	d1f6      	bne.n	8018424 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2ac>
          if (requirements->first_time_used == requirements->last_time_used) {
 8018436:	e9d2 4302 	ldrd	r4, r3, [r2, #8]
 801843a:	429c      	cmp	r4, r3
 801843c:	d101      	bne.n	8018442 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2ca>
 801843e:	232a      	movs	r3, #42	@ 0x2a
 8018440:	e7f1      	b.n	8018426 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2ae>
  if (i < 10) {
 8018442:	2909      	cmp	r1, #9
 8018444:	dd4a      	ble.n	80184dc <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x364>
  } else if (i < 36) {
 8018446:	2923      	cmp	r1, #35	@ 0x23
 8018448:	dd46      	ble.n	80184d8 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x360>
  } else if (i < 62) {
 801844a:	293d      	cmp	r1, #61	@ 0x3d
 801844c:	dd20      	ble.n	8018490 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x318>
  return GetOrdinalCharacter(i % 62);
 801844e:	4673      	mov	r3, lr
    return '0' + i;
 8018450:	3330      	adds	r3, #48	@ 0x30
 8018452:	b2db      	uxtb	r3, r3
 8018454:	e7e7      	b.n	8018426 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2ae>
 8018456:	bf00      	nop
 8018458:	84210843 	.word	0x84210843
 801845c:	08029144 	.word	0x08029144
 8018460:	08029180 	.word	0x08029180
 8018464:	ac09      	add	r4, sp, #36	@ 0x24
 8018466:	eb04 0c03 	add.w	ip, r4, r3
 801846a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801846e:	4498      	add	r8, r3
        if (line[n] == '.') {
 8018470:	f81c 4f01 	ldrb.w	r4, [ip, #1]!
 8018474:	2321      	movs	r3, #33	@ 0x21
 8018476:	2c2e      	cmp	r4, #46	@ 0x2e
 8018478:	d105      	bne.n	8018486 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x30e>
    return 'a' + (i - 10);
 801847a:	e9d2 3402 	ldrd	r3, r4, [r2, #8]
 801847e:	42a3      	cmp	r3, r4
 8018480:	bf14      	ite	ne
 8018482:	4603      	movne	r3, r0
 8018484:	232a      	moveq	r3, #42	@ 0x2a
      for (int n = line_start; n < line_end; ++n) {
 8018486:	45e0      	cmp	r8, ip
            line[n] = GetOrdinalCharacter(i);
 8018488:	f88c 3000 	strb.w	r3, [ip]
      for (int n = line_start; n < line_end; ++n) {
 801848c:	d1f0      	bne.n	8018470 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2f8>
 801848e:	e7a2      	b.n	80183d6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x25e>
    return 'A' + (i - 36);
 8018490:	f101 031d 	add.w	r3, r1, #29
 8018494:	b2db      	uxtb	r3, r3
 8018496:	e7c6      	b.n	8018426 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2ae>
  int max_time = 0;
 8018498:	f04f 0900 	mov.w	r9, #0
  int max_size = kLineWidth;
 801849c:	f04f 0b50 	mov.w	fp, #80	@ 0x50
 80184a0:	e6da      	b.n	8018258 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0xe0>
 80184a2:	4494      	add	ip, r2
 80184a4:	f10d 0223 	add.w	r2, sp, #35	@ 0x23
 80184a8:	18d3      	adds	r3, r2, r3
 80184aa:	9306      	str	r3, [sp, #24]
    return '0' + i;
 80184ac:	f101 0330 	add.w	r3, r1, #48	@ 0x30
 80184b0:	b2db      	uxtb	r3, r3
 80184b2:	9307      	str	r3, [sp, #28]
        if (line[n] == '.') {
 80184b4:	f81c ef01 	ldrb.w	lr, [ip, #1]!
 80184b8:	2321      	movs	r3, #33	@ 0x21
 80184ba:	f1be 0f2e 	cmp.w	lr, #46	@ 0x2e
 80184be:	d105      	bne.n	80184cc <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x354>
    return '0' + i;
 80184c0:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 80184c4:	429a      	cmp	r2, r3
 80184c6:	9b07      	ldr	r3, [sp, #28]
 80184c8:	bf08      	it	eq
 80184ca:	232a      	moveq	r3, #42	@ 0x2a
            line[n] = GetOrdinalCharacter(i);
 80184cc:	f88c 3000 	strb.w	r3, [ip]
      for (int n = line_start; n < line_end; ++n) {
 80184d0:	9b06      	ldr	r3, [sp, #24]
 80184d2:	459c      	cmp	ip, r3
 80184d4:	d1ee      	bne.n	80184b4 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x33c>
 80184d6:	e716      	b.n	8018306 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x18e>
    return 'a' + (i - 10);
 80184d8:	4603      	mov	r3, r0
 80184da:	e7a4      	b.n	8018426 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2ae>
  if (i < 10) {
 80184dc:	460b      	mov	r3, r1
 80184de:	e7b7      	b.n	8018450 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2d8>
 80184e0:	4643      	mov	r3, r8
 80184e2:	e68d      	b.n	8018200 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x88>
 80184e4:	9a05      	ldr	r2, [sp, #20]
 80184e6:	9305      	str	r3, [sp, #20]
        if (line[n] == '.') {
 80184e8:	f81e 6f01 	ldrb.w	r6, [lr, #1]!
 80184ec:	2321      	movs	r3, #33	@ 0x21
 80184ee:	2e2e      	cmp	r6, #46	@ 0x2e
 80184f0:	d105      	bne.n	80184fe <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x386>
          if (requirements->first_time_used == requirements->last_time_used) {
 80184f2:	e9d0 3602 	ldrd	r3, r6, [r0, #8]
 80184f6:	429e      	cmp	r6, r3
 80184f8:	bf14      	ite	ne
 80184fa:	4643      	movne	r3, r8
 80184fc:	232a      	moveq	r3, #42	@ 0x2a
            line[n] = GetOrdinalCharacter(i);
 80184fe:	f88e 3000 	strb.w	r3, [lr]
      for (int n = line_start; n < line_end; ++n) {
 8018502:	9b05      	ldr	r3, [sp, #20]
 8018504:	459e      	cmp	lr, r3
 8018506:	d1ef      	bne.n	80184e8 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x370>
 8018508:	4666      	mov	r6, ip
 801850a:	9205      	str	r2, [sp, #20]
 801850c:	e6fb      	b.n	8018306 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x18e>
 801850e:	bf00      	nop

08018510 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi>:

TfLiteStatus GreedyMemoryPlanner::GetOffsetForBuffer(int buffer_index,
                                                     int* offset) {
 8018510:	b570      	push	{r4, r5, r6, lr}
 8018512:	460c      	mov	r4, r1
 8018514:	4605      	mov	r5, r0
 8018516:	4616      	mov	r6, r2
  CalculateOffsetsIfNeeded();
 8018518:	f7ff fce8 	bl	8017eec <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if ((buffer_index < 0) || (buffer_index >= buffer_count_)) {
 801851c:	2c00      	cmp	r4, #0
 801851e:	db08      	blt.n	8018532 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi+0x22>
 8018520:	68ab      	ldr	r3, [r5, #8]
 8018522:	42a3      	cmp	r3, r4
 8018524:	dd05      	ble.n	8018532 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi+0x22>
    MicroPrintf("buffer index %d is outside range 0 to %d", buffer_index,
                buffer_count_);
    return kTfLiteError;
  }
  *offset = buffer_offsets_[buffer_index];
 8018526:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
  return kTfLiteOk;
 8018528:	2000      	movs	r0, #0
  *offset = buffer_offsets_[buffer_index];
 801852a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801852e:	6033      	str	r3, [r6, #0]
}
 8018530:	bd70      	pop	{r4, r5, r6, pc}
    MicroPrintf("buffer index %d is outside range 0 to %d", buffer_index,
 8018532:	68aa      	ldr	r2, [r5, #8]
 8018534:	4621      	mov	r1, r4
 8018536:	4802      	ldr	r0, [pc, #8]	@ (8018540 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi+0x30>)
 8018538:	f7f6 ff10 	bl	800f35c <_Z11MicroPrintfPKcz>
 801853c:	2001      	movs	r0, #1
}
 801853e:	bd70      	pop	{r4, r5, r6, pc}
 8018540:	08029190 	.word	0x08029190

08018544 <_ZN6tflite18MicroMemoryPlanner15PrintMemoryPlanEv>:
  // after invocation, and False if it doesn't.
  virtual bool preserves_all_tensors() const = 0;

  virtual void PrintMemoryPlan() {
    // Default does nothing.
  }
 8018544:	4770      	bx	lr
 8018546:	bf00      	nop

08018548 <_ZNK6tflite19LinearMemoryPlanner21preserves_all_tensorsEv>:
  int GetBufferCount() override;
  TfLiteStatus GetOffsetForBuffer(int buffer_index, int* offset) override;

  // Returns True because the LinearMemoryPlanner preserves all tensors after
  // invocation.
  bool preserves_all_tensors() const override { return true; }
 8018548:	2001      	movs	r0, #1
 801854a:	4770      	bx	lr

0801854c <_ZN6tflite19LinearMemoryPlannerD1Ev>:
// C++11 requires defining a constexpr static class member in a .cc file
constexpr int tflite::LinearMemoryPlanner::kMaxBufferCount;

LinearMemoryPlanner::LinearMemoryPlanner()
    : current_buffer_count_(0), next_free_offset_(0) {}
LinearMemoryPlanner::~LinearMemoryPlanner() {}
 801854c:	4770      	bx	lr
 801854e:	bf00      	nop

08018550 <_ZN6tflite19LinearMemoryPlanner20GetMaximumMemorySizeEv>:
  next_free_offset_ += size;
  ++current_buffer_count_;
  return kTfLiteOk;
}

size_t LinearMemoryPlanner::GetMaximumMemorySize() { return next_free_offset_; }
 8018550:	f500 5080 	add.w	r0, r0, #4096	@ 0x1000
 8018554:	6880      	ldr	r0, [r0, #8]
 8018556:	4770      	bx	lr

08018558 <_ZN6tflite19LinearMemoryPlanner14GetBufferCountEv>:

int LinearMemoryPlanner::GetBufferCount() { return current_buffer_count_; }
 8018558:	f500 5080 	add.w	r0, r0, #4096	@ 0x1000
 801855c:	6840      	ldr	r0, [r0, #4]
 801855e:	4770      	bx	lr

08018560 <_ZN6tflite19LinearMemoryPlannerD0Ev>:
LinearMemoryPlanner::~LinearMemoryPlanner() {}
 8018560:	b510      	push	{r4, lr}
 8018562:	4604      	mov	r4, r0
 8018564:	f241 010c 	movw	r1, #4108	@ 0x100c
 8018568:	f00a f924 	bl	80227b4 <_ZdlPvj>
 801856c:	4620      	mov	r0, r4
 801856e:	bd10      	pop	{r4, pc}

08018570 <_ZN6tflite19LinearMemoryPlanner9AddBufferEiii>:
  if (current_buffer_count_ >= kMaxBufferCount) {
 8018570:	f500 5280 	add.w	r2, r0, #4096	@ 0x1000
 8018574:	6853      	ldr	r3, [r2, #4]
 8018576:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
                                            int last_time_used) {
 801857a:	b510      	push	{r4, lr}
  if (current_buffer_count_ >= kMaxBufferCount) {
 801857c:	da09      	bge.n	8018592 <_ZN6tflite19LinearMemoryPlanner9AddBufferEiii+0x22>
  buffer_offsets_[current_buffer_count_] = next_free_offset_;
 801857e:	6894      	ldr	r4, [r2, #8]
 8018580:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  ++current_buffer_count_;
 8018584:	3301      	adds	r3, #1
  next_free_offset_ += size;
 8018586:	4421      	add	r1, r4
  buffer_offsets_[current_buffer_count_] = next_free_offset_;
 8018588:	6044      	str	r4, [r0, #4]
  return kTfLiteOk;
 801858a:	2000      	movs	r0, #0
  next_free_offset_ += size;
 801858c:	e9c2 3101 	strd	r3, r1, [r2, #4]
}
 8018590:	bd10      	pop	{r4, pc}
    MicroPrintf("Too many buffers (max is %d)", kMaxBufferCount);
 8018592:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8018596:	4802      	ldr	r0, [pc, #8]	@ (80185a0 <_ZN6tflite19LinearMemoryPlanner9AddBufferEiii+0x30>)
 8018598:	f7f6 fee0 	bl	800f35c <_Z11MicroPrintfPKcz>
 801859c:	2001      	movs	r0, #1
}
 801859e:	bd10      	pop	{r4, pc}
 80185a0:	08029124 	.word	0x08029124

080185a4 <_ZN6tflite19LinearMemoryPlanner18GetOffsetForBufferEiPi>:

TfLiteStatus LinearMemoryPlanner::GetOffsetForBuffer(int buffer_index,
                                                     int* offset) {
  if ((buffer_index < 0) || (buffer_index >= current_buffer_count_)) {
 80185a4:	2900      	cmp	r1, #0
 80185a6:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
                                                     int* offset) {
 80185aa:	b510      	push	{r4, lr}
  if ((buffer_index < 0) || (buffer_index >= current_buffer_count_)) {
 80185ac:	db08      	blt.n	80185c0 <_ZN6tflite19LinearMemoryPlanner18GetOffsetForBufferEiPi+0x1c>
 80185ae:	685c      	ldr	r4, [r3, #4]
 80185b0:	428c      	cmp	r4, r1
 80185b2:	dd05      	ble.n	80185c0 <_ZN6tflite19LinearMemoryPlanner18GetOffsetForBufferEiPi+0x1c>
    MicroPrintf("buffer index %d is outside range 0 to %d", buffer_index,
                current_buffer_count_);
    return kTfLiteError;
  }
  *offset = buffer_offsets_[buffer_index];
 80185b4:	eb00 0381 	add.w	r3, r0, r1, lsl #2
  return kTfLiteOk;
 80185b8:	2000      	movs	r0, #0
  *offset = buffer_offsets_[buffer_index];
 80185ba:	685b      	ldr	r3, [r3, #4]
 80185bc:	6013      	str	r3, [r2, #0]
}
 80185be:	bd10      	pop	{r4, pc}
    MicroPrintf("buffer index %d is outside range 0 to %d", buffer_index,
 80185c0:	685a      	ldr	r2, [r3, #4]
 80185c2:	4802      	ldr	r0, [pc, #8]	@ (80185cc <_ZN6tflite19LinearMemoryPlanner18GetOffsetForBufferEiPi+0x28>)
 80185c4:	f7f6 feca 	bl	800f35c <_Z11MicroPrintfPKcz>
 80185c8:	2001      	movs	r0, #1
}
 80185ca:	bd10      	pop	{r4, pc}
 80185cc:	08029190 	.word	0x08029190

080185d0 <_ZN6tflite19LinearMemoryPlannerC1Ev>:
LinearMemoryPlanner::LinearMemoryPlanner()
 80185d0:	b410      	push	{r4}
    : current_buffer_count_(0), next_free_offset_(0) {}
 80185d2:	4c05      	ldr	r4, [pc, #20]	@ (80185e8 <_ZN6tflite19LinearMemoryPlannerC1Ev+0x18>)
 80185d4:	2100      	movs	r1, #0
 80185d6:	f500 5280 	add.w	r2, r0, #4096	@ 0x1000
 80185da:	6004      	str	r4, [r0, #0]
 80185dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80185e0:	e9c2 1101 	strd	r1, r1, [r2, #4]
 80185e4:	4770      	bx	lr
 80185e6:	bf00      	nop
 80185e8:	08030638 	.word	0x08030638

080185ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>:
#include "tensorflow/lite/core/api/flatbuffer_conversions.h"
#include "tensorflow/lite/micro/tflite_bridge/micro_error_reporter.h"
#include "tensorflow/lite/schema/schema_generated.h"

namespace tflite {
TfLiteStatus ConvertTensorType(TensorType tensor_type, TfLiteType* type) {
 80185ec:	b538      	push	{r3, r4, r5, lr}
 80185ee:	4604      	mov	r4, r0
 80185f0:	460d      	mov	r5, r1
  return ConvertTensorType(tensor_type, type, tflite::GetMicroErrorReporter());
 80185f2:	f000 f829 	bl	8018648 <_ZN6tflite21GetMicroErrorReporterEv>
 80185f6:	4602      	mov	r2, r0
 80185f8:	4629      	mov	r1, r5
 80185fa:	4620      	mov	r0, r4
}
 80185fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return ConvertTensorType(tensor_type, type, tflite::GetMicroErrorReporter());
 8018600:	f7f2 bf2e 	b.w	800b460 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>

08018604 <_ZN6tflite24CallBuiltinParseFunctionEPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvES3_S7_S9_>:

TfLiteStatus CallBuiltinParseFunction(TfLiteBridgeBuiltinParseFunction parser,
                                      const Operator* op,
                                      BuiltinDataAllocator* allocator,
                                      void** builtin_data) {
 8018604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018608:	460d      	mov	r5, r1
 801860a:	4604      	mov	r4, r0
 801860c:	4616      	mov	r6, r2
 801860e:	461f      	mov	r7, r3
  return parser(op, tflite::GetMicroErrorReporter(), allocator, builtin_data);
 8018610:	f000 f81a 	bl	8018648 <_ZN6tflite21GetMicroErrorReporterEv>
 8018614:	46a4      	mov	ip, r4
 8018616:	4601      	mov	r1, r0
 8018618:	463b      	mov	r3, r7
 801861a:	4632      	mov	r2, r6
 801861c:	4628      	mov	r0, r5
}
 801861e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return parser(op, tflite::GetMicroErrorReporter(), allocator, builtin_data);
 8018622:	4760      	bx	ip

08018624 <_ZN6tflite18MicroErrorReporterD1Ev>:
namespace tflite {
// Get a pointer to a singleton global error reporter.
ErrorReporter* GetMicroErrorReporter();
class MicroErrorReporter : public ErrorReporter {
 public:
  ~MicroErrorReporter() override {}
 8018624:	4770      	bx	lr
 8018626:	bf00      	nop

08018628 <_ZN6tflite18MicroErrorReporter6ReportEPKcSt9__va_list>:
  }
  return error_reporter_;
}

int MicroErrorReporter::Report(const char* format, va_list args) {
  VMicroPrintf(format, args);
 8018628:	4608      	mov	r0, r1
 801862a:	4611      	mov	r1, r2
int MicroErrorReporter::Report(const char* format, va_list args) {
 801862c:	b508      	push	{r3, lr}
  VMicroPrintf(format, args);
 801862e:	f7f6 fe8b 	bl	800f348 <_Z12VMicroPrintfPKcSt9__va_list>
  return 0;
}
 8018632:	2000      	movs	r0, #0
 8018634:	bd08      	pop	{r3, pc}
 8018636:	bf00      	nop

08018638 <_ZN6tflite18MicroErrorReporterD0Ev>:
 8018638:	b510      	push	{r4, lr}
 801863a:	4604      	mov	r4, r0
 801863c:	2104      	movs	r1, #4
 801863e:	f00a f8b9 	bl	80227b4 <_ZdlPvj>
 8018642:	4620      	mov	r0, r4
 8018644:	bd10      	pop	{r4, pc}
 8018646:	bf00      	nop

08018648 <_ZN6tflite21GetMicroErrorReporterEv>:
  if (error_reporter_ == nullptr) {
 8018648:	4b04      	ldr	r3, [pc, #16]	@ (801865c <_ZN6tflite21GetMicroErrorReporterEv+0x14>)
 801864a:	6818      	ldr	r0, [r3, #0]
 801864c:	b100      	cbz	r0, 8018650 <_ZN6tflite21GetMicroErrorReporterEv+0x8>
}
 801864e:	4770      	bx	lr
class MicroErrorReporter : public ErrorReporter {
 8018650:	4a03      	ldr	r2, [pc, #12]	@ (8018660 <_ZN6tflite21GetMicroErrorReporterEv+0x18>)
 8018652:	4904      	ldr	r1, [pc, #16]	@ (8018664 <_ZN6tflite21GetMicroErrorReporterEv+0x1c>)
 8018654:	4610      	mov	r0, r2
    error_reporter_ = new (micro_error_reporter_buffer) MicroErrorReporter();
 8018656:	601a      	str	r2, [r3, #0]
 8018658:	6011      	str	r1, [r2, #0]
}
 801865a:	4770      	bx	lr
 801865c:	240168c8 	.word	0x240168c8
 8018660:	240168cc 	.word	0x240168cc
 8018664:	08030668 	.word	0x08030668

08018668 <arm_convolve_1_x_n_s4>:
                                          const int8_t *filter_data,
                                          const cmsis_nn_dims *bias_dims,
                                          const int32_t *bias_data,
                                          const cmsis_nn_dims *output_dims,
                                          int8_t *output_data)
{
 8018668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801866c:	b085      	sub	sp, #20
 801866e:	4698      	mov	r8, r3
 8018670:	460c      	mov	r4, r1
 8018672:	4605      	mov	r5, r0
 8018674:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
    arm_cmsis_nn_status status = ARM_CMSIS_NN_SUCCESS;
    int32_t buffer_size = arm_convolve_1_x_n_s4_get_buffer_size(conv_params, input_dims, filter_dims, output_dims);
 8018676:	4641      	mov	r1, r8
{
 8018678:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
    int32_t buffer_size = arm_convolve_1_x_n_s4_get_buffer_size(conv_params, input_dims, filter_dims, output_dims);
 801867a:	4620      	mov	r0, r4
{
 801867c:	9303      	str	r3, [sp, #12]
 801867e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8018680:	9202      	str	r2, [sp, #8]
    int32_t buffer_size = arm_convolve_1_x_n_s4_get_buffer_size(conv_params, input_dims, filter_dims, output_dims);
 8018682:	4632      	mov	r2, r6
 8018684:	9301      	str	r3, [sp, #4]
{
 8018686:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 801868a:	f8dd b050 	ldr.w	fp, [sp, #80]	@ 0x50
 801868e:	e9dd 7910 	ldrd	r7, r9, [sp, #64]	@ 0x40
    int32_t buffer_size = arm_convolve_1_x_n_s4_get_buffer_size(conv_params, input_dims, filter_dims, output_dims);
 8018692:	f000 f9d3 	bl	8018a3c <arm_convolve_1_x_n_s4_get_buffer_size>
    /* The wrapper API is the ultimate reference for argument check */
    if ((input_dims->h != 1) || conv_params->dilation.w != 1 || (buffer_size != 0 && ctx->buf == NULL) ||
 8018696:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801869a:	2b01      	cmp	r3, #1
 801869c:	d121      	bne.n	80186e2 <arm_convolve_1_x_n_s4+0x7a>
 801869e:	69a3      	ldr	r3, [r4, #24]
 80186a0:	2b01      	cmp	r3, #1
 80186a2:	d11e      	bne.n	80186e2 <arm_convolve_1_x_n_s4+0x7a>
 80186a4:	9b01      	ldr	r3, [sp, #4]
 80186a6:	b9c8      	cbnz	r0, 80186dc <arm_convolve_1_x_n_s4+0x74>
        conv_params->stride.w == 0 || (conv_params->stride.w * input_dims->c % 4 != 0))
 80186a8:	68a2      	ldr	r2, [r4, #8]
    if ((input_dims->h != 1) || conv_params->dilation.w != 1 || (buffer_size != 0 && ctx->buf == NULL) ||
 80186aa:	b1d2      	cbz	r2, 80186e2 <arm_convolve_1_x_n_s4+0x7a>
        conv_params->stride.w == 0 || (conv_params->stride.w * input_dims->c % 4 != 0))
 80186ac:	f8d8 000c 	ldr.w	r0, [r8, #12]
 80186b0:	fb00 fc02 	mul.w	ip, r0, r2
 80186b4:	f01c 0f03 	tst.w	ip, #3
 80186b8:	d113      	bne.n	80186e2 <arm_convolve_1_x_n_s4+0x7a>
        }
        /* Advance to the next batch */
        input_data += (input_x * input_ch);
    }
#else
    status = arm_convolve_s4(ctx,
 80186ba:	4621      	mov	r1, r4
 80186bc:	9a02      	ldr	r2, [sp, #8]
 80186be:	9c03      	ldr	r4, [sp, #12]
 80186c0:	4628      	mov	r0, r5
 80186c2:	e9cd 3b13 	strd	r3, fp, [sp, #76]	@ 0x4c
 80186c6:	4643      	mov	r3, r8
 80186c8:	940e      	str	r4, [sp, #56]	@ 0x38
 80186ca:	e9cd 9a11 	strd	r9, sl, [sp, #68]	@ 0x44
 80186ce:	e9cd 670f 	strd	r6, r7, [sp, #60]	@ 0x3c
#endif

out:
    /* Return to application */
    return status;
}
 80186d2:	b005      	add	sp, #20
 80186d4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    status = arm_convolve_s4(ctx,
 80186d8:	f000 bc7a 	b.w	8018fd0 <arm_convolve_s4>
    if ((input_dims->h != 1) || conv_params->dilation.w != 1 || (buffer_size != 0 && ctx->buf == NULL) ||
 80186dc:	6828      	ldr	r0, [r5, #0]
 80186de:	2800      	cmp	r0, #0
 80186e0:	d1e2      	bne.n	80186a8 <arm_convolve_1_x_n_s4+0x40>
}
 80186e2:	f04f 30ff 	mov.w	r0, #4294967295
 80186e6:	b005      	add	sp, #20
 80186e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080186ec <arm_convolve_1_x_n_s8>:
                                          const int8_t *filter_data,
                                          const cmsis_nn_dims *bias_dims,
                                          const int32_t *bias_data,
                                          const cmsis_nn_dims *output_dims,
                                          int8_t *output_data)
{
 80186ec:	b530      	push	{r4, r5, lr}
    arm_cmsis_nn_status status = ARM_CMSIS_NN_SUCCESS;

    /* The wrapper API is the ultimate reference for argument check */
    if ((input_dims->h != 1) || conv_params->dilation.w != 1 || ctx->buf == NULL || conv_params->stride.w == 0 ||
 80186ee:	685d      	ldr	r5, [r3, #4]
{
 80186f0:	b089      	sub	sp, #36	@ 0x24
    if ((input_dims->h != 1) || conv_params->dilation.w != 1 || ctx->buf == NULL || conv_params->stride.w == 0 ||
 80186f2:	2d01      	cmp	r5, #1
 80186f4:	d120      	bne.n	8018738 <arm_convolve_1_x_n_s8+0x4c>
 80186f6:	698d      	ldr	r5, [r1, #24]
 80186f8:	2d01      	cmp	r5, #1
 80186fa:	d11d      	bne.n	8018738 <arm_convolve_1_x_n_s8+0x4c>
 80186fc:	6805      	ldr	r5, [r0, #0]
 80186fe:	4686      	mov	lr, r0
 8018700:	b1d5      	cbz	r5, 8018738 <arm_convolve_1_x_n_s8+0x4c>
 8018702:	688c      	ldr	r4, [r1, #8]
 8018704:	b1c4      	cbz	r4, 8018738 <arm_convolve_1_x_n_s8+0x4c>
        (conv_params->stride.w * input_dims->c % 4 != 0))
 8018706:	68dd      	ldr	r5, [r3, #12]
 8018708:	fb05 f404 	mul.w	r4, r5, r4
    if ((input_dims->h != 1) || conv_params->dilation.w != 1 || ctx->buf == NULL || conv_params->stride.w == 0 ||
 801870c:	f014 0403 	ands.w	r4, r4, #3
 8018710:	d112      	bne.n	8018738 <arm_convolve_1_x_n_s8+0x4c>

        /* Advance to the next batch */
        input_data += (input_x * input_ch);
    }
#else
    status = arm_convolve_s8(ctx,
 8018712:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 8018714:	9507      	str	r5, [sp, #28]
 8018716:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8018718:	e9cd 4505 	strd	r4, r5, [sp, #20]
 801871c:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 801871e:	9404      	str	r4, [sp, #16]
 8018720:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 8018722:	9403      	str	r4, [sp, #12]
 8018724:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8018726:	9402      	str	r4, [sp, #8]
 8018728:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 801872a:	9401      	str	r4, [sp, #4]
 801872c:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 801872e:	9400      	str	r4, [sp, #0]
 8018730:	f000 fec0 	bl	80194b4 <arm_convolve_s8>

#endif

    /* Return to application */
    return status;
}
 8018734:	b009      	add	sp, #36	@ 0x24
 8018736:	bd30      	pop	{r4, r5, pc}
        return ARM_CMSIS_NN_ARG_ERROR;
 8018738:	f04f 30ff 	mov.w	r0, #4294967295
 801873c:	e7fa      	b.n	8018734 <arm_convolve_1_x_n_s8+0x48>
 801873e:	bf00      	nop

08018740 <arm_convolve_1x1_s4>:
                                        const int8_t *filter_data,
                                        const cmsis_nn_dims *bias_dims,
                                        const int32_t *bias_data,
                                        const cmsis_nn_dims *output_dims,
                                        int8_t *output_data)
{
 8018740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018744:	4690      	mov	r8, r2
 8018746:	b093      	sub	sp, #76	@ 0x4c
    (void)ctx;
    (void)filter_dims;
    (void)bias_dims;
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0)
 8018748:	690a      	ldr	r2, [r1, #16]
{
 801874a:	e9dd 0621 	ldrd	r0, r6, [sp, #132]	@ 0x84
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0)
 801874e:	2a00      	cmp	r2, #0
 8018750:	d16e      	bne.n	8018830 <arm_convolve_1x1_s4+0xf0>
 8018752:	694a      	ldr	r2, [r1, #20]
 8018754:	460c      	mov	r4, r1
 8018756:	2a00      	cmp	r2, #0
 8018758:	d16a      	bne.n	8018830 <arm_convolve_1x1_s4+0xf0>

    const int32_t lhs_rows = output_dims->w;
    const int32_t rhs_rows = output_dims->c;
    const int32_t rhs_cols = input_dims->c;
    const int32_t stride_w = conv_params->stride.w;
    const int32_t input_inc = input_dims->w * conv_params->stride.h * rhs_cols;
 801875a:	68c9      	ldr	r1, [r1, #12]
 801875c:	689d      	ldr	r5, [r3, #8]
    const int32_t output_inc = output_dims->w * rhs_rows;
    const int32_t output_h = output_dims->h;
    const int32_t batch = input_dims->n;
 801875e:	f8d3 c000 	ldr.w	ip, [r3]
    const int32_t input_inc = input_dims->w * conv_params->stride.h * rhs_cols;
 8018762:	fb01 f905 	mul.w	r9, r1, r5
    const int32_t output_h = output_dims->h;
 8018766:	f8d0 b004 	ldr.w	fp, [r0, #4]
    const int8_t *input_data_ref = input_data;

    for (int i_batch = 0; i_batch < batch; i_batch++)
 801876a:	f1bc 0f00 	cmp.w	ip, #0
    const int32_t rhs_rows = output_dims->c;
 801876e:	e9d0 1702 	ldrd	r1, r7, [r0, #8]
    const int32_t rhs_cols = input_dims->c;
 8018772:	68d8      	ldr	r0, [r3, #12]
    const int32_t output_inc = output_dims->w * rhs_rows;
 8018774:	fb07 fa01 	mul.w	sl, r7, r1
    const int32_t input_inc = input_dims->w * conv_params->stride.h * rhs_cols;
 8018778:	fb00 f909 	mul.w	r9, r0, r9
    const int32_t rhs_cols = input_dims->c;
 801877c:	900a      	str	r0, [sp, #40]	@ 0x28
    const int32_t rhs_rows = output_dims->c;
 801877e:	970b      	str	r7, [sp, #44]	@ 0x2c
    const int32_t stride_w = conv_params->stride.w;
 8018780:	68a0      	ldr	r0, [r4, #8]
    for (int i_batch = 0; i_batch < batch; i_batch++)
 8018782:	dd51      	ble.n	8018828 <arm_convolve_1x1_s4+0xe8>
 8018784:	4696      	mov	lr, r2
    {
        input_data = input_data_ref + (i_batch * rhs_cols * input_dims->w * input_dims->h);
        for (int i_output_h = 0; i_output_h < output_h; i_output_h++)
        {
            // Process one input row
            arm_cmsis_nn_status result = arm_nn_mat_mult_nt_t_s4(input_data,
 8018786:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018788:	910d      	str	r1, [sp, #52]	@ 0x34
 801878a:	4659      	mov	r1, fp
 801878c:	fb02 f200 	mul.w	r2, r2, r0
 8018790:	46d3      	mov	fp, sl
 8018792:	f8cd c044 	str.w	ip, [sp, #68]	@ 0x44
 8018796:	46ca      	mov	sl, r9
 8018798:	920c      	str	r2, [sp, #48]	@ 0x30
 801879a:	469c      	mov	ip, r3
 801879c:	4672      	mov	r2, lr
 801879e:	4689      	mov	r9, r1
        input_data = input_data_ref + (i_batch * rhs_cols * input_dims->w * input_dims->h);
 80187a0:	fb02 f505 	mul.w	r5, r2, r5
 80187a4:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80187a8:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
        for (int i_output_h = 0; i_output_h < output_h; i_output_h++)
 80187aa:	f1b9 0f00 	cmp.w	r9, #0
        input_data = input_data_ref + (i_batch * rhs_cols * input_dims->w * input_dims->h);
 80187ae:	fb00 3505 	mla	r5, r0, r5, r3
        for (int i_output_h = 0; i_output_h < output_h; i_output_h++)
 80187b2:	dd2f      	ble.n	8018814 <arm_convolve_1x1_s4+0xd4>
 80187b4:	2700      	movs	r7, #0
 80187b6:	f8cd c040 	str.w	ip, [sp, #64]	@ 0x40
 80187ba:	e9cd e20e 	strd	lr, r2, [sp, #56]	@ 0x38
 80187be:	e001      	b.n	80187c4 <arm_convolve_1x1_s4+0x84>
 80187c0:	45b9      	cmp	r9, r7
 80187c2:	d023      	beq.n	801880c <arm_convolve_1x1_s4+0xcc>
            arm_cmsis_nn_status result = arm_nn_mat_mult_nt_t_s4(input_data,
 80187c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80187c6:	4628      	mov	r0, r5
 80187c8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        for (int i_output_h = 0; i_output_h < output_h; i_output_h++)
 80187ca:	3701      	adds	r7, #1
            arm_cmsis_nn_status result = arm_nn_mat_mult_nt_t_s4(input_data,
 80187cc:	9309      	str	r3, [sp, #36]	@ 0x24
                                                                 rhs_cols * stride_w);
            if (result != ARM_CMSIS_NN_SUCCESS)
            {
                return result;
            }
            input_data += input_inc;
 80187ce:	4455      	add	r5, sl
            arm_cmsis_nn_status result = arm_nn_mat_mult_nt_t_s4(input_data,
 80187d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80187d2:	9208      	str	r2, [sp, #32]
 80187d4:	9304      	str	r3, [sp, #16]
 80187d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80187d8:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80187da:	9303      	str	r3, [sp, #12]
 80187dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80187de:	9302      	str	r3, [sp, #8]
 80187e0:	4633      	mov	r3, r6
 80187e2:	6a22      	ldr	r2, [r4, #32]
            output_data += output_inc;
 80187e4:	445e      	add	r6, fp
            arm_cmsis_nn_status result = arm_nn_mat_mult_nt_t_s4(input_data,
 80187e6:	9207      	str	r2, [sp, #28]
 80187e8:	6862      	ldr	r2, [r4, #4]
 80187ea:	9206      	str	r2, [sp, #24]
 80187ec:	6822      	ldr	r2, [r4, #0]
 80187ee:	9205      	str	r2, [sp, #20]
 80187f0:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80187f4:	9201      	str	r2, [sp, #4]
 80187f6:	f8d8 2000 	ldr.w	r2, [r8]
 80187fa:	9200      	str	r2, [sp, #0]
 80187fc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80187fe:	f003 f9df 	bl	801bbc0 <arm_nn_mat_mult_nt_t_s4>
            if (result != ARM_CMSIS_NN_SUCCESS)
 8018802:	2800      	cmp	r0, #0
 8018804:	d0dc      	beq.n	80187c0 <arm_convolve_1x1_s4+0x80>
        }
    }

    /* Return to application */
    return ARM_CMSIS_NN_SUCCESS;
}
 8018806:	b013      	add	sp, #76	@ 0x4c
 8018808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801880c:	e9dd e20e 	ldrd	lr, r2, [sp, #56]	@ 0x38
 8018810:	f8dd c040 	ldr.w	ip, [sp, #64]	@ 0x40
    for (int i_batch = 0; i_batch < batch; i_batch++)
 8018814:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018816:	f10e 0e01 	add.w	lr, lr, #1
 801881a:	441a      	add	r2, r3
 801881c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801881e:	4573      	cmp	r3, lr
 8018820:	d002      	beq.n	8018828 <arm_convolve_1x1_s4+0xe8>
        input_data = input_data_ref + (i_batch * rhs_cols * input_dims->w * input_dims->h);
 8018822:	f8dc 5008 	ldr.w	r5, [ip, #8]
 8018826:	e7bb      	b.n	80187a0 <arm_convolve_1x1_s4+0x60>
    return ARM_CMSIS_NN_SUCCESS;
 8018828:	2000      	movs	r0, #0
}
 801882a:	b013      	add	sp, #76	@ 0x4c
 801882c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return ARM_CMSIS_NN_ARG_ERROR;
 8018830:	f04f 30ff 	mov.w	r0, #4294967295
 8018834:	e7e7      	b.n	8018806 <arm_convolve_1x1_s4+0xc6>
 8018836:	bf00      	nop

08018838 <arm_convolve_1x1_s4_fast>:
                                             const cmsis_nn_dims *bias_dims,
                                             const int32_t *bias_data,
                                             const cmsis_nn_dims *output_dims,
                                             int8_t *output_data)
{
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0 || conv_params->stride.w != 1 ||
 8018838:	6908      	ldr	r0, [r1, #16]
 801883a:	2800      	cmp	r0, #0
 801883c:	d12f      	bne.n	801889e <arm_convolve_1x1_s4_fast+0x66>
{
 801883e:	b530      	push	{r4, r5, lr}
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0 || conv_params->stride.w != 1 ||
 8018840:	694c      	ldr	r4, [r1, #20]
{
 8018842:	b08b      	sub	sp, #44	@ 0x2c
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0 || conv_params->stride.w != 1 ||
 8018844:	bb44      	cbnz	r4, 8018898 <arm_convolve_1x1_s4_fast+0x60>
 8018846:	6888      	ldr	r0, [r1, #8]
 8018848:	2801      	cmp	r0, #1
 801884a:	d125      	bne.n	8018898 <arm_convolve_1x1_s4_fast+0x60>
 801884c:	68c8      	ldr	r0, [r1, #12]
 801884e:	2801      	cmp	r0, #1
 8018850:	d122      	bne.n	8018898 <arm_convolve_1x1_s4_fast+0x60>
    (void)filter_dims;
    (void)bias_dims;

    const int32_t lhs_rows = input_dims->w * input_dims->h * input_dims->n;
    const int32_t rhs_rows = output_dims->c;
    const int32_t rhs_cols = input_dims->c;
 8018852:	68d8      	ldr	r0, [r3, #12]

    arm_nn_mat_mult_nt_t_s4(input_data,
 8018854:	9009      	str	r0, [sp, #36]	@ 0x24
 8018856:	9004      	str	r0, [sp, #16]
 8018858:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 801885a:	68c0      	ldr	r0, [r0, #12]
 801885c:	9003      	str	r0, [sp, #12]
    const int32_t lhs_rows = input_dims->w * input_dims->h * input_dims->n;
 801885e:	e9d3 0501 	ldrd	r0, r5, [r3, #4]
 8018862:	681b      	ldr	r3, [r3, #0]
 8018864:	fb00 fc05 	mul.w	ip, r0, r5
    arm_nn_mat_mult_nt_t_s4(input_data,
 8018868:	e9d2 0500 	ldrd	r0, r5, [r2]
    const int32_t lhs_rows = input_dims->w * input_dims->h * input_dims->n;
 801886c:	fb03 f30c 	mul.w	r3, r3, ip
    arm_nn_mat_mult_nt_t_s4(input_data,
 8018870:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8018872:	9000      	str	r0, [sp, #0]
 8018874:	e9cd 5301 	strd	r5, r3, [sp, #4]
 8018878:	6a48      	ldr	r0, [r1, #36]	@ 0x24
 801887a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801887c:	9008      	str	r0, [sp, #32]
 801887e:	6a08      	ldr	r0, [r1, #32]
 8018880:	9007      	str	r0, [sp, #28]
 8018882:	e9d1 1000 	ldrd	r1, r0, [r1]
 8018886:	e9cd 1005 	strd	r1, r0, [sp, #20]
 801888a:	9910      	ldr	r1, [sp, #64]	@ 0x40
 801888c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 801888e:	f003 f997 	bl	801bbc0 <arm_nn_mat_mult_nt_t_s4>
                            conv_params->activation.min,
                            conv_params->activation.max,
                            rhs_cols);

    /* Return to application */
    return ARM_CMSIS_NN_SUCCESS;
 8018892:	4620      	mov	r0, r4
}
 8018894:	b00b      	add	sp, #44	@ 0x2c
 8018896:	bd30      	pop	{r4, r5, pc}
        return ARM_CMSIS_NN_ARG_ERROR;
 8018898:	f04f 30ff 	mov.w	r0, #4294967295
 801889c:	e7fa      	b.n	8018894 <arm_convolve_1x1_s4_fast+0x5c>
 801889e:	f04f 30ff 	mov.w	r0, #4294967295
}
 80188a2:	4770      	bx	lr

080188a4 <arm_convolve_1x1_s8>:
                                        const int8_t *filter_data,
                                        const cmsis_nn_dims *bias_dims,
                                        const int32_t *bias_data,
                                        const cmsis_nn_dims *output_dims,
                                        int8_t *output_data)
{
 80188a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80188a8:	469c      	mov	ip, r3
 80188aa:	b095      	sub	sp, #84	@ 0x54
    (void)ctx;
    (void)filter_dims;
    (void)bias_dims;
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0)
 80188ac:	690b      	ldr	r3, [r1, #16]
{
 80188ae:	4690      	mov	r8, r2
 80188b0:	e9dd 2623 	ldrd	r2, r6, [sp, #140]	@ 0x8c
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0)
 80188b4:	2b00      	cmp	r3, #0
 80188b6:	d17c      	bne.n	80189b2 <arm_convolve_1x1_s8+0x10e>
 80188b8:	460c      	mov	r4, r1
 80188ba:	6949      	ldr	r1, [r1, #20]
 80188bc:	2900      	cmp	r1, #0
 80188be:	d178      	bne.n	80189b2 <arm_convolve_1x1_s8+0x10e>

    const int32_t lhs_rows = output_dims->w;
    const int32_t rhs_rows = output_dims->c;
    const int32_t rhs_cols = input_dims->c;
    const int32_t stride_w = conv_params->stride.w;
    const int32_t input_inc = input_dims->w * conv_params->stride.h * rhs_cols;
 80188c0:	f8dc 5008 	ldr.w	r5, [ip, #8]
 80188c4:	68e3      	ldr	r3, [r4, #12]
    const int32_t lhs_rows = output_dims->w;
 80188c6:	6897      	ldr	r7, [r2, #8]
    const int32_t rhs_rows = output_dims->c;
 80188c8:	f8d2 900c 	ldr.w	r9, [r2, #12]
    const int32_t input_inc = input_dims->w * conv_params->stride.h * rhs_cols;
 80188cc:	fb05 f303 	mul.w	r3, r5, r3
    const int32_t output_inc = output_dims->w * rhs_rows;
    const int32_t output_h = output_dims->h;
 80188d0:	f8d2 a004 	ldr.w	sl, [r2, #4]
    const int32_t rhs_cols = input_dims->c;
 80188d4:	f8dc 200c 	ldr.w	r2, [ip, #12]
    const int32_t output_inc = output_dims->w * rhs_rows;
 80188d8:	fb09 fb07 	mul.w	fp, r9, r7
    const int32_t stride_w = conv_params->stride.w;
 80188dc:	68a0      	ldr	r0, [r4, #8]
    const int32_t input_inc = input_dims->w * conv_params->stride.h * rhs_cols;
 80188de:	fb02 fe03 	mul.w	lr, r2, r3
    const int32_t rhs_cols = input_dims->c;
 80188e2:	920c      	str	r2, [sp, #48]	@ 0x30
    const int32_t batch = input_dims->n;
 80188e4:	f8dc 2000 	ldr.w	r2, [ip]
    const int32_t lhs_rows = output_dims->w;
 80188e8:	970d      	str	r7, [sp, #52]	@ 0x34
    const int8_t *input_data_ref = input_data;

    for (int i_batch = 0; i_batch < batch; i_batch++)
 80188ea:	2a00      	cmp	r2, #0
 80188ec:	dd5d      	ble.n	80189aa <arm_convolve_1x1_s8+0x106>
 80188ee:	460b      	mov	r3, r1
    {
        input_data = input_data_ref + (i_batch * rhs_cols * input_dims->w * input_dims->h);
        for (int i_output_h = 0; i_output_h < output_h; i_output_h++)
        {
            // Process one input row
            arm_cmsis_nn_status result = arm_nn_mat_mult_nt_t_s8(input_data,
 80188f0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80188f2:	9624      	str	r6, [sp, #144]	@ 0x90
 80188f4:	464e      	mov	r6, r9
 80188f6:	fb01 f100 	mul.w	r1, r1, r0
 80188fa:	46d1      	mov	r9, sl
 80188fc:	f8cd e03c 	str.w	lr, [sp, #60]	@ 0x3c
 8018900:	469e      	mov	lr, r3
 8018902:	910e      	str	r1, [sp, #56]	@ 0x38
 8018904:	4619      	mov	r1, r3
 8018906:	f8dd a090 	ldr.w	sl, [sp, #144]	@ 0x90
 801890a:	9213      	str	r2, [sp, #76]	@ 0x4c
        input_data = input_data_ref + (i_batch * rhs_cols * input_dims->w * input_dims->h);
 801890c:	fb01 f505 	mul.w	r5, r1, r5
 8018910:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8018914:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
        for (int i_output_h = 0; i_output_h < output_h; i_output_h++)
 8018916:	f1b9 0f00 	cmp.w	r9, #0
        input_data = input_data_ref + (i_batch * rhs_cols * input_dims->w * input_dims->h);
 801891a:	fb00 3505 	mla	r5, r0, r5, r3
        for (int i_output_h = 0; i_output_h < output_h; i_output_h++)
 801891e:	dd3a      	ble.n	8018996 <arm_convolve_1x1_s8+0xf2>
 8018920:	f8cd a090 	str.w	sl, [sp, #144]	@ 0x90
 8018924:	2700      	movs	r7, #0
 8018926:	46ca      	mov	sl, r9
 8018928:	f8cd c048 	str.w	ip, [sp, #72]	@ 0x48
 801892c:	f8dd 9090 	ldr.w	r9, [sp, #144]	@ 0x90
 8018930:	e9cd e110 	strd	lr, r1, [sp, #64]	@ 0x40
 8018934:	e001      	b.n	801893a <arm_convolve_1x1_s8+0x96>
 8018936:	45ba      	cmp	sl, r7
 8018938:	d024      	beq.n	8018984 <arm_convolve_1x1_s8+0xe0>
            arm_cmsis_nn_status result = arm_nn_mat_mult_nt_t_s8(input_data,
 801893a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801893c:	4628      	mov	r0, r5
 801893e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        for (int i_output_h = 0; i_output_h < output_h; i_output_h++)
 8018940:	3701      	adds	r7, #1
            arm_cmsis_nn_status result = arm_nn_mat_mult_nt_t_s8(input_data,
 8018942:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8018944:	9208      	str	r2, [sp, #32]
 8018946:	e9cd 6309 	strd	r6, r3, [sp, #36]	@ 0x24
 801894a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801894c:	e9cd 6303 	strd	r6, r3, [sp, #12]
 8018950:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018952:	9302      	str	r3, [sp, #8]
 8018954:	464b      	mov	r3, r9
 8018956:	6a22      	ldr	r2, [r4, #32]
            if (result != ARM_CMSIS_NN_SUCCESS)
            {
                return result;
            }
            input_data += input_inc;
            output_data += output_inc;
 8018958:	44d9      	add	r9, fp
            arm_cmsis_nn_status result = arm_nn_mat_mult_nt_t_s8(input_data,
 801895a:	9207      	str	r2, [sp, #28]
 801895c:	6862      	ldr	r2, [r4, #4]
 801895e:	9206      	str	r2, [sp, #24]
 8018960:	6822      	ldr	r2, [r4, #0]
 8018962:	9205      	str	r2, [sp, #20]
 8018964:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8018968:	9201      	str	r2, [sp, #4]
 801896a:	f8d8 2000 	ldr.w	r2, [r8]
 801896e:	9200      	str	r2, [sp, #0]
 8018970:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8018972:	f005 f845 	bl	801da00 <arm_nn_mat_mult_nt_t_s8>
            input_data += input_inc;
 8018976:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018978:	441d      	add	r5, r3
            if (result != ARM_CMSIS_NN_SUCCESS)
 801897a:	2800      	cmp	r0, #0
 801897c:	d0db      	beq.n	8018936 <arm_convolve_1x1_s8+0x92>
        }
    }

    /* Return to application */
    return ARM_CMSIS_NN_SUCCESS;
}
 801897e:	b015      	add	sp, #84	@ 0x54
 8018980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018984:	f8cd 9090 	str.w	r9, [sp, #144]	@ 0x90
 8018988:	46d1      	mov	r9, sl
 801898a:	f8dd c048 	ldr.w	ip, [sp, #72]	@ 0x48
 801898e:	f8dd a090 	ldr.w	sl, [sp, #144]	@ 0x90
 8018992:	e9dd e110 	ldrd	lr, r1, [sp, #64]	@ 0x40
    for (int i_batch = 0; i_batch < batch; i_batch++)
 8018996:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018998:	f10e 0e01 	add.w	lr, lr, #1
 801899c:	4419      	add	r1, r3
 801899e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80189a0:	4573      	cmp	r3, lr
 80189a2:	d002      	beq.n	80189aa <arm_convolve_1x1_s8+0x106>
        input_data = input_data_ref + (i_batch * rhs_cols * input_dims->w * input_dims->h);
 80189a4:	f8dc 5008 	ldr.w	r5, [ip, #8]
 80189a8:	e7b0      	b.n	801890c <arm_convolve_1x1_s8+0x68>
    return ARM_CMSIS_NN_SUCCESS;
 80189aa:	2000      	movs	r0, #0
}
 80189ac:	b015      	add	sp, #84	@ 0x54
 80189ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return ARM_CMSIS_NN_ARG_ERROR;
 80189b2:	f04f 30ff 	mov.w	r0, #4294967295
 80189b6:	e7e2      	b.n	801897e <arm_convolve_1x1_s8+0xda>

080189b8 <arm_convolve_1x1_s8_fast>:
                                             const cmsis_nn_dims *bias_dims,
                                             const int32_t *bias_data,
                                             const cmsis_nn_dims *output_dims,
                                             int8_t *output_data)
{
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0 || conv_params->stride.w != 1 ||
 80189b8:	6908      	ldr	r0, [r1, #16]
 80189ba:	2800      	cmp	r0, #0
 80189bc:	d131      	bne.n	8018a22 <arm_convolve_1x1_s8_fast+0x6a>
{
 80189be:	b530      	push	{r4, r5, lr}
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0 || conv_params->stride.w != 1 ||
 80189c0:	694c      	ldr	r4, [r1, #20]
{
 80189c2:	b08d      	sub	sp, #52	@ 0x34
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0 || conv_params->stride.w != 1 ||
 80189c4:	2c00      	cmp	r4, #0
 80189c6:	d129      	bne.n	8018a1c <arm_convolve_1x1_s8_fast+0x64>
 80189c8:	6888      	ldr	r0, [r1, #8]
 80189ca:	2801      	cmp	r0, #1
 80189cc:	d126      	bne.n	8018a1c <arm_convolve_1x1_s8_fast+0x64>
 80189ce:	68c8      	ldr	r0, [r1, #12]
 80189d0:	2801      	cmp	r0, #1
 80189d2:	d123      	bne.n	8018a1c <arm_convolve_1x1_s8_fast+0x64>
    }

    (void)filter_dims;
    (void)bias_dims;

    const int32_t rhs_cols = input_dims->c;
 80189d4:	68d8      	ldr	r0, [r3, #12]
    }
#else
    (void)ctx;
#endif

    arm_nn_mat_mult_nt_t_s8(input_data,
 80189d6:	9004      	str	r0, [sp, #16]
 80189d8:	900a      	str	r0, [sp, #40]	@ 0x28
 80189da:	6a48      	ldr	r0, [r1, #36]	@ 0x24
 80189dc:	9008      	str	r0, [sp, #32]
 80189de:	6a08      	ldr	r0, [r1, #32]
 80189e0:	9007      	str	r0, [sp, #28]
 80189e2:	e9d1 0500 	ldrd	r0, r5, [r1]
 80189e6:	9506      	str	r5, [sp, #24]
    int32_t lhs_rows = input_dims->w * input_dims->h * input_dims->n;
 80189e8:	6899      	ldr	r1, [r3, #8]
    arm_nn_mat_mult_nt_t_s8(input_data,
 80189ea:	9005      	str	r0, [sp, #20]
    int32_t lhs_rows = input_dims->w * input_dims->h * input_dims->n;
 80189ec:	e9d3 5000 	ldrd	r5, r0, [r3]
 80189f0:	fb00 f101 	mul.w	r1, r0, r1
 80189f4:	fb05 f101 	mul.w	r1, r5, r1
    arm_nn_mat_mult_nt_t_s8(input_data,
 80189f8:	e9d2 0300 	ldrd	r0, r3, [r2]
 80189fc:	9102      	str	r1, [sp, #8]
    const int32_t rhs_rows = output_dims->c;
 80189fe:	9915      	ldr	r1, [sp, #84]	@ 0x54
    arm_nn_mat_mult_nt_t_s8(input_data,
 8018a00:	9301      	str	r3, [sp, #4]
 8018a02:	9000      	str	r0, [sp, #0]
    const int32_t rhs_rows = output_dims->c;
 8018a04:	68c9      	ldr	r1, [r1, #12]
    arm_nn_mat_mult_nt_t_s8(input_data,
 8018a06:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8018a08:	9109      	str	r1, [sp, #36]	@ 0x24
 8018a0a:	9103      	str	r1, [sp, #12]
 8018a0c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8018a0e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8018a10:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8018a12:	f004 fff5 	bl	801da00 <arm_nn_mat_mult_nt_t_s8>
                            conv_params->activation.max,
                            rhs_rows,
                            rhs_cols);

    /* Return to application */
    return ARM_CMSIS_NN_SUCCESS;
 8018a16:	4620      	mov	r0, r4
}
 8018a18:	b00d      	add	sp, #52	@ 0x34
 8018a1a:	bd30      	pop	{r4, r5, pc}
        return ARM_CMSIS_NN_ARG_ERROR;
 8018a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8018a20:	e7fa      	b.n	8018a18 <arm_convolve_1x1_s8_fast+0x60>
 8018a22:	f04f 30ff 	mov.w	r0, #4294967295
}
 8018a26:	4770      	bx	lr

08018a28 <arm_convolve_wrapper_s16_get_buffer_size>:
int32_t arm_convolve_s16_get_buffer_size(const cmsis_nn_dims *input_dims, const cmsis_nn_dims *filter_dims)
{
#if defined(ARM_MATH_MVEI)
    return arm_convolve_s16_get_buffer_size_mve(input_dims, filter_dims);
#else
    return (2 * input_dims->c * filter_dims->w * filter_dims->h) * (int32_t)sizeof(int16_t);
 8018a28:	68c8      	ldr	r0, [r1, #12]
 8018a2a:	e9d2 3101 	ldrd	r3, r1, [r2, #4]
 8018a2e:	fb01 f000 	mul.w	r0, r1, r0
 8018a32:	fb03 f000 	mul.w	r0, r3, r0
{
    (void)conv_params;
    (void)output_dims;

    return arm_convolve_s16_get_buffer_size(input_dims, filter_dims);
}
 8018a36:	0080      	lsls	r0, r0, #2
 8018a38:	4770      	bx	lr
 8018a3a:	bf00      	nop

08018a3c <arm_convolve_1_x_n_s4_get_buffer_size>:
    return 0;
}

int32_t arm_convolve_s4_get_buffer_size(const cmsis_nn_dims *input_dims, const cmsis_nn_dims *filter_dims)
{
    const int32_t rhs_cols = filter_dims->w * filter_dims->h * input_dims->c;
 8018a3c:	e9d2 2001 	ldrd	r2, r0, [r2, #4]
 8018a40:	68cb      	ldr	r3, [r1, #12]
 8018a42:	fb02 f000 	mul.w	r0, r2, r0
 8018a46:	fb03 f000 	mul.w	r0, r3, r0

    return arm_convolve_s4_get_buffer_size(input_dims, filter_dims);
#else
    return arm_convolve_1_x_n_s4_get_buffer_size_mve(conv_params, input_dims, filter_dims, output_dims);
#endif
}
 8018a4a:	0080      	lsls	r0, r0, #2
 8018a4c:	4770      	bx	lr
 8018a4e:	bf00      	nop

08018a50 <arm_convolve_1x1_s8_fast_get_buffer_size>:
    return arm_convolve_1x1_s8_fast_get_buffer_size_dsp(input_dims);
#else
    (void)input_dims;
#endif
    return 0;
}
 8018a50:	2000      	movs	r0, #0
 8018a52:	4770      	bx	lr

08018a54 <arm_convolve_wrapper_s8_get_buffer_size>:
                                                    const cmsis_nn_dims *input_dims,
                                                    const cmsis_nn_dims *filter_dims,
                                                    const cmsis_nn_dims *output_dims)
{
    (void)output_dims;
    if ((conv_params->padding.w == 0) && (conv_params->padding.h == 0) && (filter_dims->w == 1) &&
 8018a54:	6903      	ldr	r3, [r0, #16]
{
 8018a56:	4684      	mov	ip, r0
 8018a58:	b410      	push	{r4}
        (filter_dims->h == 1) && (conv_params->dilation.w == 1 && conv_params->dilation.h == 1))
 8018a5a:	e9d2 2401 	ldrd	r2, r4, [r2, #4]
    if ((conv_params->padding.w == 0) && (conv_params->padding.h == 0) && (filter_dims->w == 1) &&
 8018a5e:	b91b      	cbnz	r3, 8018a68 <arm_convolve_wrapper_s8_get_buffer_size+0x14>
 8018a60:	6940      	ldr	r0, [r0, #20]
 8018a62:	b908      	cbnz	r0, 8018a68 <arm_convolve_wrapper_s8_get_buffer_size+0x14>
 8018a64:	2c01      	cmp	r4, #1
 8018a66:	d030      	beq.n	8018aca <arm_convolve_wrapper_s8_get_buffer_size+0x76>
        {
            return 0;
        }
    }
    else if ((input_dims->h == 1) && (conv_params->dilation.w == 1) && (filter_dims->h == 1) &&
             (conv_params->stride.w * input_dims->c % 4 == 0))
 8018a68:	68c8      	ldr	r0, [r1, #12]
    else if ((input_dims->h == 1) && (conv_params->dilation.w == 1) && (filter_dims->h == 1) &&
 8018a6a:	6849      	ldr	r1, [r1, #4]
 8018a6c:	2901      	cmp	r1, #1
 8018a6e:	d105      	bne.n	8018a7c <arm_convolve_wrapper_s8_get_buffer_size+0x28>
 8018a70:	f8dc 1018 	ldr.w	r1, [ip, #24]
 8018a74:	2901      	cmp	r1, #1
 8018a76:	d101      	bne.n	8018a7c <arm_convolve_wrapper_s8_get_buffer_size+0x28>
 8018a78:	2a01      	cmp	r2, #1
 8018a7a:	d012      	beq.n	8018aa2 <arm_convolve_wrapper_s8_get_buffer_size+0x4e>
    const int32_t rhs_cols = filter_dims->w * filter_dims->h * input_dims->c;
 8018a7c:	fb04 f202 	mul.w	r2, r4, r2
 8018a80:	fb02 f000 	mul.w	r0, r2, r0
    const int32_t aligned_rhs_cols = remainder != 0 ? rhs_cols + 4 - remainder : rhs_cols;
 8018a84:	f010 0303 	ands.w	r3, r0, #3
 8018a88:	d116      	bne.n	8018ab8 <arm_convolve_wrapper_s8_get_buffer_size+0x64>
    return (2 * aligned_rhs_cols) * (int32_t)sizeof(int16_t);
 8018a8a:	0080      	lsls	r0, r0, #2
}
 8018a8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018a90:	4770      	bx	lr
        (filter_dims->h == 1) && (conv_params->dilation.w == 1 && conv_params->dilation.h == 1))
 8018a92:	f8dc 301c 	ldr.w	r3, [ip, #28]
 8018a96:	2b01      	cmp	r3, #1
 8018a98:	d0f8      	beq.n	8018a8c <arm_convolve_wrapper_s8_get_buffer_size+0x38>
    else if ((input_dims->h == 1) && (conv_params->dilation.w == 1) && (filter_dims->h == 1) &&
 8018a9a:	684b      	ldr	r3, [r1, #4]
 8018a9c:	2b01      	cmp	r3, #1
 8018a9e:	d11a      	bne.n	8018ad6 <arm_convolve_wrapper_s8_get_buffer_size+0x82>
             (conv_params->stride.w * input_dims->c % 4 == 0))
 8018aa0:	68c8      	ldr	r0, [r1, #12]
 8018aa2:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8018aa6:	fb00 f101 	mul.w	r1, r0, r1
    else if ((input_dims->h == 1) && (conv_params->dilation.w == 1) && (filter_dims->h == 1) &&
 8018aaa:	078b      	lsls	r3, r1, #30
 8018aac:	d1e6      	bne.n	8018a7c <arm_convolve_wrapper_s8_get_buffer_size+0x28>
    const int32_t rhs_cols = filter_dims->w * filter_dims->h * input_dims->c;
 8018aae:	fb04 f000 	mul.w	r0, r4, r0
    const int32_t aligned_rhs_cols = remainder != 0 ? rhs_cols + 4 - remainder : rhs_cols;
 8018ab2:	f010 0303 	ands.w	r3, r0, #3
 8018ab6:	d0e8      	beq.n	8018a8a <arm_convolve_wrapper_s8_get_buffer_size+0x36>
    const int32_t remainder = rhs_cols % 4;
 8018ab8:	4242      	negs	r2, r0
    const int32_t aligned_rhs_cols = remainder != 0 ? rhs_cols + 4 - remainder : rhs_cols;
 8018aba:	f100 0004 	add.w	r0, r0, #4
    const int32_t remainder = rhs_cols % 4;
 8018abe:	f002 0203 	and.w	r2, r2, #3
 8018ac2:	bf58      	it	pl
 8018ac4:	4253      	negpl	r3, r2
    const int32_t aligned_rhs_cols = remainder != 0 ? rhs_cols + 4 - remainder : rhs_cols;
 8018ac6:	1ac0      	subs	r0, r0, r3
 8018ac8:	e7df      	b.n	8018a8a <arm_convolve_wrapper_s8_get_buffer_size+0x36>
    if ((conv_params->padding.w == 0) && (conv_params->padding.h == 0) && (filter_dims->w == 1) &&
 8018aca:	2a01      	cmp	r2, #1
 8018acc:	d1cc      	bne.n	8018a68 <arm_convolve_wrapper_s8_get_buffer_size+0x14>
        (filter_dims->h == 1) && (conv_params->dilation.w == 1 && conv_params->dilation.h == 1))
 8018ace:	f8dc 3018 	ldr.w	r3, [ip, #24]
 8018ad2:	2b01      	cmp	r3, #1
 8018ad4:	d0dd      	beq.n	8018a92 <arm_convolve_wrapper_s8_get_buffer_size+0x3e>
             (conv_params->stride.w * input_dims->c % 4 == 0))
 8018ad6:	68c8      	ldr	r0, [r1, #12]
 8018ad8:	e7d0      	b.n	8018a7c <arm_convolve_wrapper_s8_get_buffer_size+0x28>
 8018ada:	bf00      	nop

08018adc <arm_convolve_s16>:
                                     const int8_t *filter_data,
                                     const cmsis_nn_dims *bias_dims,
                                     const cmsis_nn_bias_data *bias_data,
                                     const cmsis_nn_dims *output_dims,
                                     int16_t *output_data)
{
 8018adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)bias_dims;

    if (ctx->buf == NULL)
 8018ae0:	6806      	ldr	r6, [r0, #0]
{
 8018ae2:	b0af      	sub	sp, #188	@ 0xbc
 8018ae4:	e9dd e538 	ldrd	lr, r5, [sp, #224]	@ 0xe0
 8018ae8:	e9dd 083d 	ldrd	r0, r8, [sp, #244]	@ 0xf4
    if (ctx->buf == NULL)
 8018aec:	9617      	str	r6, [sp, #92]	@ 0x5c
 8018aee:	2e00      	cmp	r6, #0
 8018af0:	f000 8269 	beq.w	8018fc6 <arm_convolve_s16+0x4ea>
 8018af4:	461c      	mov	r4, r3
    const int32_t input_batches = input_dims->n;
    const int32_t input_x = input_dims->w;
    const int32_t input_y = input_dims->h;
    const int32_t input_ch = input_dims->c;
    const int32_t kernel_x = filter_dims->w;
    const int32_t kernel_y = filter_dims->h;
 8018af6:	686e      	ldr	r6, [r5, #4]
    const int32_t input_ch = input_dims->c;
 8018af8:	68db      	ldr	r3, [r3, #12]
    const int32_t kernel_x = filter_dims->w;
 8018afa:	f8d5 b008 	ldr.w	fp, [r5, #8]
    const int32_t output_x = output_dims->w;
    const int32_t output_y = output_dims->h;
    const int32_t output_ch = output_dims->c;
    const int32_t rhs_cols = input_ch * kernel_y * kernel_x;
 8018afe:	fb06 f503 	mul.w	r5, r6, r3
    const int32_t input_batches = input_dims->n;
 8018b02:	6827      	ldr	r7, [r4, #0]
    const int32_t kernel_y = filter_dims->h;
 8018b04:	960b      	str	r6, [sp, #44]	@ 0x2c
    const int32_t rhs_cols = input_ch * kernel_y * kernel_x;
 8018b06:	fb0b f505 	mul.w	r5, fp, r5

#if defined(ARM_MATH_MVEI)
    const int32_t rhs_rows = output_dims->c;
#endif

    for (int i_batch = 0; i_batch < input_batches; i_batch++)
 8018b0a:	2f00      	cmp	r7, #0
    const int32_t input_batches = input_dims->n;
 8018b0c:	971b      	str	r7, [sp, #108]	@ 0x6c
    const int32_t rhs_cols = input_ch * kernel_y * kernel_x;
 8018b0e:	951e      	str	r5, [sp, #120]	@ 0x78
    const int32_t input_x = input_dims->w;
 8018b10:	68a5      	ldr	r5, [r4, #8]
    const int32_t input_y = input_dims->h;
 8018b12:	6864      	ldr	r4, [r4, #4]
    const int32_t input_x = input_dims->w;
 8018b14:	9506      	str	r5, [sp, #24]
    const int32_t input_y = input_dims->h;
 8018b16:	9410      	str	r4, [sp, #64]	@ 0x40
    const int32_t output_x = output_dims->w;
 8018b18:	6884      	ldr	r4, [r0, #8]
 8018b1a:	9414      	str	r4, [sp, #80]	@ 0x50
    const int32_t output_y = output_dims->h;
 8018b1c:	6844      	ldr	r4, [r0, #4]
    const int32_t output_ch = output_dims->c;
 8018b1e:	68c0      	ldr	r0, [r0, #12]
    const int32_t output_y = output_dims->h;
 8018b20:	941d      	str	r4, [sp, #116]	@ 0x74
    const int32_t output_ch = output_dims->c;
 8018b22:	901c      	str	r0, [sp, #112]	@ 0x70
    const int32_t stride_x = conv_params->stride.w;
 8018b24:	688c      	ldr	r4, [r1, #8]
    const int32_t dilation_y = conv_params->dilation.h;
 8018b26:	e9d1 a006 	ldrd	sl, r0, [r1, #24]
    const int32_t stride_x = conv_params->stride.w;
 8018b2a:	9415      	str	r4, [sp, #84]	@ 0x54
    const int32_t dilation_y = conv_params->dilation.h;
 8018b2c:	900c      	str	r0, [sp, #48]	@ 0x30
    const int32_t stride_y = conv_params->stride.h;
 8018b2e:	68cc      	ldr	r4, [r1, #12]
    const int32_t pad_x = conv_params->padding.w;
 8018b30:	6908      	ldr	r0, [r1, #16]
    const int32_t stride_y = conv_params->stride.h;
 8018b32:	942a      	str	r4, [sp, #168]	@ 0xa8
    const int32_t pad_x = conv_params->padding.w;
 8018b34:	9029      	str	r0, [sp, #164]	@ 0xa4
    const int32_t out_activation_min = conv_params->activation.min;
 8018b36:	6a0c      	ldr	r4, [r1, #32]
    const int32_t pad_y = conv_params->padding.h;
 8018b38:	6948      	ldr	r0, [r1, #20]
    const int32_t out_activation_max = conv_params->activation.max;
 8018b3a:	6a49      	ldr	r1, [r1, #36]	@ 0x24
    const int32_t out_activation_min = conv_params->activation.min;
 8018b3c:	941f      	str	r4, [sp, #124]	@ 0x7c
    const int32_t out_activation_max = conv_params->activation.max;
 8018b3e:	9120      	str	r1, [sp, #128]	@ 0x80
    int32_t *output_mult = quant_params->multiplier;
 8018b40:	6811      	ldr	r1, [r2, #0]
 8018b42:	9121      	str	r1, [sp, #132]	@ 0x84
    int32_t *output_shift = quant_params->shift;
 8018b44:	6852      	ldr	r2, [r2, #4]
 8018b46:	9222      	str	r2, [sp, #136]	@ 0x88
    for (int i_batch = 0; i_batch < input_batches; i_batch++)
 8018b48:	f340 814b 	ble.w	8018de2 <arm_convolve_s16+0x306>
 8018b4c:	fb00 f205 	mul.w	r2, r0, r5
 8018b50:	9929      	ldr	r1, [sp, #164]	@ 0xa4
 8018b52:	462c      	mov	r4, r5
 8018b54:	4252      	negs	r2, r2
 8018b56:	1a51      	subs	r1, r2, r1

#endif // #if defined(ARM_MATH_MVEI)
        }

        /* Advance to the next batch */
        input_data += (input_x * input_y * input_ch);
 8018b58:	fb05 f203 	mul.w	r2, r5, r3
 8018b5c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8018b5e:	fb05 f202 	mul.w	r2, r5, r2
        output_data += (output_x * output_y * output_ch);
 8018b62:	9d14      	ldr	r5, [sp, #80]	@ 0x50
        input_data += (input_x * input_y * input_ch);
 8018b64:	ea4f 0942 	mov.w	r9, r2, lsl #1
        output_data += (output_x * output_y * output_ch);
 8018b68:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8018b6a:	fb05 f202 	mul.w	r2, r5, r2
 8018b6e:	9d1c      	ldr	r5, [sp, #112]	@ 0x70
 8018b70:	fb05 f202 	mul.w	r2, r5, r2
 8018b74:	0052      	lsls	r2, r2, #1
 8018b76:	921a      	str	r2, [sp, #104]	@ 0x68
 8018b78:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8018b7a:	fb02 f204 	mul.w	r2, r2, r4
 8018b7e:	fb03 f202 	mul.w	r2, r3, r2
 8018b82:	0052      	lsls	r2, r2, #1
 8018b84:	922b      	str	r2, [sp, #172]	@ 0xac
 8018b86:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8018b88:	fb04 f202 	mul.w	r2, r4, r2
                            arm_memcpy_s8((int8_t *)im2col,
 8018b8c:	005c      	lsls	r4, r3, #1
 8018b8e:	fb03 f202 	mul.w	r2, r3, r2
 8018b92:	0052      	lsls	r2, r2, #1
 8018b94:	920d      	str	r2, [sp, #52]	@ 0x34
 8018b96:	fb04 f201 	mul.w	r2, r4, r1
 8018b9a:	922c      	str	r2, [sp, #176]	@ 0xb0
 8018b9c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8018b9e:	fb03 f202 	mul.w	r2, r3, r2
 8018ba2:	fb0a f303 	mul.w	r3, sl, r3
 8018ba6:	0052      	lsls	r2, r2, #1
 8018ba8:	005b      	lsls	r3, r3, #1
 8018baa:	9216      	str	r2, [sp, #88]	@ 0x58
    for (int i_batch = 0; i_batch < input_batches; i_batch++)
 8018bac:	2200      	movs	r2, #0
 8018bae:	4619      	mov	r1, r3
 8018bb0:	fb04 f30b 	mul.w	r3, r4, fp
 8018bb4:	930e      	str	r3, [sp, #56]	@ 0x38
        for (int32_t i_out_y = 0; i_out_y < output_y; i_out_y++)
 8018bb6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8018bb8:	2b00      	cmp	r3, #0
 8018bba:	f340 81fb 	ble.w	8018fb4 <arm_convolve_s16+0x4d8>
 8018bbe:	4243      	negs	r3, r0
 8018bc0:	4627      	mov	r7, r4
 8018bc2:	f8cd 908c 	str.w	r9, [sp, #140]	@ 0x8c
 8018bc6:	4614      	mov	r4, r2
 8018bc8:	4689      	mov	r9, r1
 8018bca:	4642      	mov	r2, r8
 8018bcc:	46f0      	mov	r8, lr
 8018bce:	932d      	str	r3, [sp, #180]	@ 0xb4
 8018bd0:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
            for (int32_t i_out_x = 0; i_out_x < output_x; i_out_x++)
 8018bd2:	2100      	movs	r1, #0
 8018bd4:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8018bd6:	eb08 0503 	add.w	r5, r8, r3
 8018bda:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8018bdc:	9219      	str	r2, [sp, #100]	@ 0x64
 8018bde:	9318      	str	r3, [sp, #96]	@ 0x60
 8018be0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018be2:	2b00      	cmp	r3, #0
 8018be4:	460b      	mov	r3, r1
 8018be6:	dd67      	ble.n	8018cb8 <arm_convolve_s16+0x1dc>
 8018be8:	9e29      	ldr	r6, [sp, #164]	@ 0xa4
 8018bea:	9511      	str	r5, [sp, #68]	@ 0x44
 8018bec:	4276      	negs	r6, r6
 8018bee:	9228      	str	r2, [sp, #160]	@ 0xa0
 8018bf0:	960f      	str	r6, [sp, #60]	@ 0x3c
 8018bf2:	2600      	movs	r6, #0
 8018bf4:	e9cd 4124 	strd	r4, r1, [sp, #144]	@ 0x90
 8018bf8:	e9cd 6312 	strd	r6, r3, [sp, #72]	@ 0x48
 8018bfc:	e9cd 5826 	strd	r5, r8, [sp, #152]	@ 0x98
                for (int32_t i_ker_y = 0; i_ker_y < kernel_y; i_ker_y++)
 8018c00:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018c02:	2b00      	cmp	r3, #0
 8018c04:	dd3f      	ble.n	8018c86 <arm_convolve_s16+0x1aa>
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8018c06:	f1bb 0f00 	cmp.w	fp, #0
 8018c0a:	f340 80b8 	ble.w	8018d7e <arm_convolve_s16+0x2a2>
 8018c0e:	f8dd c044 	ldr.w	ip, [sp, #68]	@ 0x44
 8018c12:	2100      	movs	r1, #0
 8018c14:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8018c16:	2a00      	cmp	r2, #0
 8018c18:	db62      	blt.n	8018ce0 <arm_convolve_s16+0x204>
 8018c1a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018c1c:	429a      	cmp	r2, r3
 8018c1e:	bfb4      	ite	lt
 8018c20:	2500      	movlt	r5, #0
 8018c22:	2501      	movge	r5, #1
 8018c24:	2d00      	cmp	r5, #0
 8018c26:	d15b      	bne.n	8018ce0 <arm_convolve_s16+0x204>
                        if (k_y < 0 || k_y >= input_y || k_x < 0 || k_x >= input_x)
 8018c28:	46e0      	mov	r8, ip
 8018c2a:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 8018c2c:	4606      	mov	r6, r0
 8018c2e:	e9cd c207 	strd	ip, r2, [sp, #28]
 8018c32:	e9cd 1009 	strd	r1, r0, [sp, #36]	@ 0x24
 8018c36:	e00a      	b.n	8018c4e <arm_convolve_s16+0x172>
 8018c38:	428c      	cmp	r4, r1
 8018c3a:	db0e      	blt.n	8018c5a <arm_convolve_s16+0x17e>
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8018c3c:	3501      	adds	r5, #1
                   "1:                                                    \n"
                   : [in] "+r"(src), [out] "+r"(dst)
                   : [cnt] "r"(block_size)
                   : "q0", "memory", "r14");
#else
    memcpy(dst, src, block_size);
 8018c3e:	4641      	mov	r1, r8
 8018c40:	f00a fe07 	bl	8023852 <memcpy>
                        im2col += input_ch;
 8018c44:	443e      	add	r6, r7
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8018c46:	45ab      	cmp	fp, r5
 8018c48:	4454      	add	r4, sl
 8018c4a:	44c8      	add	r8, r9
 8018c4c:	d00d      	beq.n	8018c6a <arm_convolve_s16+0x18e>
                        if (k_y < 0 || k_y >= input_y || k_x < 0 || k_x >= input_x)
 8018c4e:	9b06      	ldr	r3, [sp, #24]
    memset(dst, val, block_size);
 8018c50:	463a      	mov	r2, r7
 8018c52:	2100      	movs	r1, #0
 8018c54:	4630      	mov	r0, r6
 8018c56:	429c      	cmp	r4, r3
 8018c58:	dbee      	blt.n	8018c38 <arm_convolve_s16+0x15c>
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8018c5a:	3501      	adds	r5, #1
 8018c5c:	f00a fd6e 	bl	802373c <memset>
                        im2col += input_ch;
 8018c60:	443e      	add	r6, r7
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8018c62:	4454      	add	r4, sl
 8018c64:	45ab      	cmp	fp, r5
 8018c66:	44c8      	add	r8, r9
 8018c68:	d1f1      	bne.n	8018c4e <arm_convolve_s16+0x172>
                        im2col += input_ch;
 8018c6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018c6c:	e9dd 1009 	ldrd	r1, r0, [sp, #36]	@ 0x24
 8018c70:	e9dd c207 	ldrd	ip, r2, [sp, #28]
 8018c74:	4418      	add	r0, r3
                for (int32_t i_ker_y = 0; i_ker_y < kernel_y; i_ker_y++)
 8018c76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018c78:	3101      	adds	r1, #1
 8018c7a:	449c      	add	ip, r3
 8018c7c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018c7e:	441a      	add	r2, r3
 8018c80:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018c82:	4299      	cmp	r1, r3
 8018c84:	d1c7      	bne.n	8018c16 <arm_convolve_s16+0x13a>
 8018c86:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
                lhs_rows++;
 8018c88:	3601      	adds	r6, #1
                if (lhs_rows == 2)
 8018c8a:	2e02      	cmp	r6, #2
 8018c8c:	d04c      	beq.n	8018d28 <arm_convolve_s16+0x24c>
            for (int32_t i_out_x = 0; i_out_x < output_x; i_out_x++)
 8018c8e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018c90:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8018c92:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8018c94:	440a      	add	r2, r1
 8018c96:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8018c98:	3301      	adds	r3, #1
 8018c9a:	9613      	str	r6, [sp, #76]	@ 0x4c
 8018c9c:	9211      	str	r2, [sp, #68]	@ 0x44
 8018c9e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8018ca0:	9312      	str	r3, [sp, #72]	@ 0x48
 8018ca2:	440a      	add	r2, r1
 8018ca4:	920f      	str	r2, [sp, #60]	@ 0x3c
 8018ca6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8018ca8:	429a      	cmp	r2, r3
 8018caa:	d1a9      	bne.n	8018c00 <arm_convolve_s16+0x124>
 8018cac:	4633      	mov	r3, r6
 8018cae:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8018cb0:	e9dd 4124 	ldrd	r4, r1, [sp, #144]	@ 0x90
 8018cb4:	e9dd 5826 	ldrd	r5, r8, [sp, #152]	@ 0x98
            if (out == NULL)
 8018cb8:	9e19      	ldr	r6, [sp, #100]	@ 0x64
 8018cba:	2e00      	cmp	r6, #0
 8018cbc:	f000 8082 	beq.w	8018dc4 <arm_convolve_s16+0x2e8>
 8018cc0:	4684      	mov	ip, r0
 8018cc2:	9e18      	ldr	r6, [sp, #96]	@ 0x60
        for (int32_t i_out_y = 0; i_out_y < output_y; i_out_y++)
 8018cc4:	982b      	ldr	r0, [sp, #172]	@ 0xac
 8018cc6:	3101      	adds	r1, #1
 8018cc8:	4405      	add	r5, r0
 8018cca:	982a      	ldr	r0, [sp, #168]	@ 0xa8
 8018ccc:	4406      	add	r6, r0
 8018cce:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8018cd0:	4288      	cmp	r0, r1
 8018cd2:	d07c      	beq.n	8018dce <arm_convolve_s16+0x2f2>
            for (int32_t i_out_x = 0; i_out_x < output_x; i_out_x++)
 8018cd4:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8018cd6:	2800      	cmp	r0, #0
 8018cd8:	ddf4      	ble.n	8018cc4 <arm_convolve_s16+0x1e8>
 8018cda:	4660      	mov	r0, ip
 8018cdc:	9618      	str	r6, [sp, #96]	@ 0x60
 8018cde:	e783      	b.n	8018be8 <arm_convolve_s16+0x10c>
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8018ce0:	2400      	movs	r4, #0
 8018ce2:	4616      	mov	r6, r2
                        if (k_y < 0 || k_y >= input_y || k_x < 0 || k_x >= input_x)
 8018ce4:	4603      	mov	r3, r0
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8018ce6:	4665      	mov	r5, ip
 8018ce8:	4622      	mov	r2, r4
 8018cea:	4688      	mov	r8, r1
 8018cec:	463c      	mov	r4, r7
 8018cee:	9007      	str	r0, [sp, #28]
 8018cf0:	4617      	mov	r7, r2
 8018cf2:	3701      	adds	r7, #1
 8018cf4:	4618      	mov	r0, r3
 8018cf6:	4622      	mov	r2, r4
 8018cf8:	2100      	movs	r1, #0
 8018cfa:	f00a fd1f 	bl	802373c <memset>
 8018cfe:	45bb      	cmp	fp, r7
 8018d00:	4603      	mov	r3, r0
                        im2col += input_ch;
 8018d02:	4423      	add	r3, r4
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8018d04:	d1f5      	bne.n	8018cf2 <arm_convolve_s16+0x216>
 8018d06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
                for (int32_t i_ker_y = 0; i_ker_y < kernel_y; i_ker_y++)
 8018d08:	46ac      	mov	ip, r5
 8018d0a:	9807      	ldr	r0, [sp, #28]
 8018d0c:	4632      	mov	r2, r6
 8018d0e:	4641      	mov	r1, r8
 8018d10:	4627      	mov	r7, r4
 8018d12:	4418      	add	r0, r3
 8018d14:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018d16:	3101      	adds	r1, #1
 8018d18:	449c      	add	ip, r3
 8018d1a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018d1c:	441a      	add	r2, r3
 8018d1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018d20:	428b      	cmp	r3, r1
 8018d22:	f47f af78 	bne.w	8018c16 <arm_convolve_s16+0x13a>
 8018d26:	e7ae      	b.n	8018c86 <arm_convolve_s16+0x1aa>
                    out = arm_nn_mat_mult_kernel_s16(filter_data,
 8018d28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018d2a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8018d2c:	9305      	str	r3, [sp, #20]
 8018d2e:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 8018d30:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8018d32:	9304      	str	r3, [sp, #16]
 8018d34:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8018d36:	983a      	ldr	r0, [sp, #232]	@ 0xe8
 8018d38:	9303      	str	r3, [sp, #12]
 8018d3a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8018d3c:	9302      	str	r3, [sp, #8]
 8018d3e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8018d40:	9301      	str	r3, [sp, #4]
 8018d42:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018d44:	9300      	str	r3, [sp, #0]
 8018d46:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8018d48:	f001 fa62 	bl	801a210 <arm_nn_mat_mult_kernel_s16>
            for (int32_t i_out_x = 0; i_out_x < output_x; i_out_x++)
 8018d4c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018d4e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
                    out = arm_nn_mat_mult_kernel_s16(filter_data,
 8018d50:	9019      	str	r0, [sp, #100]	@ 0x64
            for (int32_t i_out_x = 0; i_out_x < output_x; i_out_x++)
 8018d52:	4413      	add	r3, r2
 8018d54:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8018d56:	9311      	str	r3, [sp, #68]	@ 0x44
 8018d58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018d5a:	4413      	add	r3, r2
 8018d5c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8018d5e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8018d60:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8018d62:	3301      	adds	r3, #1
 8018d64:	4293      	cmp	r3, r2
 8018d66:	d022      	beq.n	8018dae <arm_convolve_s16+0x2d2>
                    lhs_rows = 0;
 8018d68:	2600      	movs	r6, #0
                for (int32_t i_ker_y = 0; i_ker_y < kernel_y; i_ker_y++)
 8018d6a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8018d6c:	42b2      	cmp	r2, r6
 8018d6e:	dd0c      	ble.n	8018d8a <arm_convolve_s16+0x2ae>
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8018d70:	f1bb 0f00 	cmp.w	fp, #0
                    im2col = buffer_a;
 8018d74:	9817      	ldr	r0, [sp, #92]	@ 0x5c
            for (int32_t i_out_x = 0; i_out_x < output_x; i_out_x++)
 8018d76:	e9cd 3612 	strd	r3, r6, [sp, #72]	@ 0x48
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8018d7a:	f73f af48 	bgt.w	8018c0e <arm_convolve_s16+0x132>
 8018d7e:	2300      	movs	r3, #0
 8018d80:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
                for (int32_t i_ker_y = 0; i_ker_y < kernel_y; i_ker_y++)
 8018d82:	3301      	adds	r3, #1
 8018d84:	429a      	cmp	r2, r3
 8018d86:	d1fc      	bne.n	8018d82 <arm_convolve_s16+0x2a6>
 8018d88:	e77d      	b.n	8018c86 <arm_convolve_s16+0x1aa>
            for (int32_t i_out_x = 0; i_out_x < output_x; i_out_x++)
 8018d8a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
                lhs_rows++;
 8018d8c:	2601      	movs	r6, #1
            for (int32_t i_out_x = 0; i_out_x < output_x; i_out_x++)
 8018d8e:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8018d90:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8018d92:	440a      	add	r2, r1
 8018d94:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8018d96:	3302      	adds	r3, #2
 8018d98:	9211      	str	r2, [sp, #68]	@ 0x44
 8018d9a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8018d9c:	9312      	str	r3, [sp, #72]	@ 0x48
 8018d9e:	440a      	add	r2, r1
 8018da0:	920f      	str	r2, [sp, #60]	@ 0x3c
 8018da2:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8018da4:	429a      	cmp	r2, r3
 8018da6:	f000 80fd 	beq.w	8018fa4 <arm_convolve_s16+0x4c8>
                    im2col = buffer_a;
 8018daa:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8018dac:	e76c      	b.n	8018c88 <arm_convolve_s16+0x1ac>
            if (out == NULL)
 8018dae:	9e19      	ldr	r6, [sp, #100]	@ 0x64
                    lhs_rows = 0;
 8018db0:	2300      	movs	r3, #0
                    im2col = buffer_a;
 8018db2:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8018db4:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8018db6:	e9dd 4124 	ldrd	r4, r1, [sp, #144]	@ 0x90
 8018dba:	e9dd 5826 	ldrd	r5, r8, [sp, #152]	@ 0x98
            if (out == NULL)
 8018dbe:	2e00      	cmp	r6, #0
 8018dc0:	f47f af7e 	bne.w	8018cc0 <arm_convolve_s16+0x1e4>
                return ARM_CMSIS_NN_NO_IMPL_ERROR;
 8018dc4:	f06f 0001 	mvn.w	r0, #1
    }

    /* Return to application */
    return ARM_CMSIS_NN_SUCCESS;
}
 8018dc8:	b02f      	add	sp, #188	@ 0xbc
 8018dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (lhs_rows != 0)
 8018dce:	b963      	cbnz	r3, 8018dea <arm_convolve_s16+0x30e>
        input_data += (input_x * input_y * input_ch);
 8018dd0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
    for (int i_batch = 0; i_batch < input_batches; i_batch++)
 8018dd2:	3401      	adds	r4, #1
        input_data += (input_x * input_y * input_ch);
 8018dd4:	4498      	add	r8, r3
        output_data += (output_x * output_y * output_ch);
 8018dd6:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8018dd8:	441a      	add	r2, r3
    for (int i_batch = 0; i_batch < input_batches; i_batch++)
 8018dda:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8018ddc:	429c      	cmp	r4, r3
 8018dde:	f47f aef7 	bne.w	8018bd0 <arm_convolve_s16+0xf4>
    return ARM_CMSIS_NN_SUCCESS;
 8018de2:	2000      	movs	r0, #0
}
 8018de4:	b02f      	add	sp, #188	@ 0xbc
 8018de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            const int64_t *bias_s64 = (const int64_t *)bias_data->data;
 8018dea:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
            for (i = 0; i < output_ch; i++)
 8018dec:	991c      	ldr	r1, [sp, #112]	@ 0x70
            const int64_t *bias_s64 = (const int64_t *)bias_data->data;
 8018dee:	f8d3 c000 	ldr.w	ip, [r3]
            for (i = 0; i < output_ch; i++)
 8018df2:	2900      	cmp	r1, #0
            const bool is_int32_bias = bias_data->is_int32_bias;
 8018df4:	791b      	ldrb	r3, [r3, #4]
 8018df6:	930f      	str	r3, [sp, #60]	@ 0x3c
            for (i = 0; i < output_ch; i++)
 8018df8:	f340 8098 	ble.w	8018f2c <arm_convolve_s16+0x450>
                int32_t col_count = rhs_cols >> 2;
 8018dfc:	981e      	ldr	r0, [sp, #120]	@ 0x78
            for (i = 0; i < output_ch; i++)
 8018dfe:	f04f 0e00 	mov.w	lr, #0
 8018e02:	9e19      	ldr	r6, [sp, #100]	@ 0x64
                int32_t col_count = rhs_cols >> 2;
 8018e04:	1083      	asrs	r3, r0, #2
                col_count = rhs_cols & 0x3;
 8018e06:	f000 0003 	and.w	r0, r0, #3
 8018e0a:	eb06 0141 	add.w	r1, r6, r1, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 8018e0e:	9425      	str	r4, [sp, #148]	@ 0x94
 8018e10:	9007      	str	r0, [sp, #28]
 8018e12:	9111      	str	r1, [sp, #68]	@ 0x44
 8018e14:	9917      	ldr	r1, [sp, #92]	@ 0x5c
                int32_t col_count = rhs_cols >> 2;
 8018e16:	9308      	str	r3, [sp, #32]
 8018e18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
            const int8_t *ker_a = filter_data;
 8018e1c:	9e3a      	ldr	r6, [sp, #232]	@ 0xe8
 8018e1e:	009b      	lsls	r3, r3, #2
 8018e20:	9724      	str	r7, [sp, #144]	@ 0x90
 8018e22:	9112      	str	r1, [sp, #72]	@ 0x48
 8018e24:	930a      	str	r3, [sp, #40]	@ 0x28
 8018e26:	e9dd 0521 	ldrd	r0, r5, [sp, #132]	@ 0x84
 8018e2a:	e9cd 8226 	strd	r8, r2, [sp, #152]	@ 0x98
 8018e2e:	9009      	str	r0, [sp, #36]	@ 0x24
 8018e30:	462a      	mov	r2, r5
 8018e32:	4660      	mov	r0, ip
 8018e34:	9c09      	ldr	r4, [sp, #36]	@ 0x24
                while (col_count)
 8018e36:	9b08      	ldr	r3, [sp, #32]
 8018e38:	2b00      	cmp	r3, #0
 8018e3a:	f000 80b1 	beq.w	8018fa0 <arm_convolve_s16+0x4c4>
                int32_t col_count = rhs_cols >> 2;
 8018e3e:	4698      	mov	r8, r3
                const int16_t *ip_as_col = buffer_a;
 8018e40:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
                while (col_count)
 8018e42:	46b4      	mov	ip, r6
                int32_t sum = 0;
 8018e44:	2300      	movs	r3, #0
    memcpy(&val, *in_s8, 4);
 8018e46:	f85c 1b04 	ldr.w	r1, [ip], #4
__STATIC_FORCEINLINE uint32_t SXTB16_RORn(uint32_t op1, uint32_t rotate)
{
    uint32_t result;
    if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
    {
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8018e4a:	fa2f f791 	sxtb16	r7, r1, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8018e4e:	fa2f f181 	sxtb16	r1, r1
 8018e52:	9109      	str	r1, [sp, #36]	@ 0x24
    memcpy(&val, *in_q15, 4);
 8018e54:	6829      	ldr	r1, [r5, #0]
 8018e56:	9118      	str	r1, [sp, #96]	@ 0x60
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 8018e58:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018e5a:	eac7 4121 	pkhtb	r1, r7, r1, asr #16
 8018e5e:	9113      	str	r1, [sp, #76]	@ 0x4c
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 8018e60:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018e62:	eac1 4107 	pkhbt	r1, r1, r7, lsl #16
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8018e66:	9f18      	ldr	r7, [sp, #96]	@ 0x60
 8018e68:	fb21 3107 	smlad	r1, r1, r7, r3
    memcpy(&val, *in_q15, 4);
 8018e6c:	686b      	ldr	r3, [r5, #4]
    *in_q15 += 2;
 8018e6e:	3508      	adds	r5, #8
 8018e70:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8018e72:	fb27 1303 	smlad	r3, r7, r3, r1
                while (col_count)
 8018e76:	f1b8 0801 	subs.w	r8, r8, #1
 8018e7a:	d1e4      	bne.n	8018e46 <arm_convolve_s16+0x36a>
 8018e7c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8018e7e:	440e      	add	r6, r1
 8018e80:	9912      	ldr	r1, [sp, #72]	@ 0x48
                while (col_count)
 8018e82:	9d07      	ldr	r5, [sp, #28]
 8018e84:	b1b5      	cbz	r5, 8018eb4 <arm_convolve_s16+0x3d8>
                    sum += ker_a1 * ip_b1;
 8018e86:	f996 5000 	ldrsb.w	r5, [r6]
 8018e8a:	880f      	ldrh	r7, [r1, #0]
 8018e8c:	fb17 3305 	smlabb	r3, r7, r5, r3
                while (col_count)
 8018e90:	9d07      	ldr	r5, [sp, #28]
 8018e92:	2d01      	cmp	r5, #1
 8018e94:	d00c      	beq.n	8018eb0 <arm_convolve_s16+0x3d4>
                    sum += ker_a1 * ip_b1;
 8018e96:	f996 5001 	ldrsb.w	r5, [r6, #1]
 8018e9a:	884f      	ldrh	r7, [r1, #2]
 8018e9c:	fb17 3305 	smlabb	r3, r7, r5, r3
                while (col_count)
 8018ea0:	9d07      	ldr	r5, [sp, #28]
 8018ea2:	2d02      	cmp	r5, #2
 8018ea4:	d004      	beq.n	8018eb0 <arm_convolve_s16+0x3d4>
                    sum += ker_a1 * ip_b1;
 8018ea6:	888d      	ldrh	r5, [r1, #4]
 8018ea8:	f996 1002 	ldrsb.w	r1, [r6, #2]
 8018eac:	fb15 3301 	smlabb	r3, r5, r1, r3
                while (col_count)
 8018eb0:	9907      	ldr	r1, [sp, #28]
 8018eb2:	440e      	add	r6, r1
                if (is_int32_bias)
 8018eb4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8018eb6:	2900      	cmp	r1, #0
 8018eb8:	d042      	beq.n	8018f40 <arm_convolve_s16+0x464>
                    if (bias_s32)
 8018eba:	b110      	cbz	r0, 8018ec2 <arm_convolve_s16+0x3e6>
                        sum += bias_s32[i];
 8018ebc:	f850 102e 	ldr.w	r1, [r0, lr, lsl #2]
 8018ec0:	440b      	add	r3, r1
                    sum = arm_nn_requantize(sum, output_mult[i], output_shift[i]);
 8018ec2:	6815      	ldr	r5, [r2, #0]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8018ec4:	f04f 0c00 	mov.w	ip, #0
 8018ec8:	6821      	ldr	r1, [r4, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8018eca:	ea25 77e5 	bic.w	r7, r5, r5, asr #31
 8018ece:	426d      	negs	r5, r5
 8018ed0:	fa03 f707 	lsl.w	r7, r3, r7
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8018ed4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8018ed8:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8018edc:	fbc7 3c01 	smlal	r3, ip, r7, r1
    const int32_t remainder_mask = (1 << exponent) - 1;
 8018ee0:	2101      	movs	r1, #1
    result = (int32_t)(mult.long_long >> 31);
 8018ee2:	0fdb      	lsrs	r3, r3, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 8018ee4:	40a9      	lsls	r1, r5
    result = (int32_t)(mult.long_long >> 31);
 8018ee6:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 8018eea:	3901      	subs	r1, #1
    int32_t remainder = remainder_mask & dividend;
 8018eec:	ea03 0701 	and.w	r7, r3, r1
    int32_t threshold = remainder_mask >> 1;
 8018ef0:	1049      	asrs	r1, r1, #1
    if (result < 0)
 8018ef2:	412b      	asrs	r3, r5
        threshold++;
 8018ef4:	bf48      	it	mi
 8018ef6:	3101      	addmi	r1, #1
    if (remainder > threshold)
 8018ef8:	428f      	cmp	r7, r1
 8018efa:	dd00      	ble.n	8018efe <arm_convolve_s16+0x422>
        result++;
 8018efc:	3301      	adds	r3, #1
                sum = MAX(sum, out_activation_min);
 8018efe:	991f      	ldr	r1, [sp, #124]	@ 0x7c
            for (i = 0; i < output_ch; i++)
 8018f00:	f10e 0e01 	add.w	lr, lr, #1
 8018f04:	3204      	adds	r2, #4
 8018f06:	3404      	adds	r4, #4
                sum = MAX(sum, out_activation_min);
 8018f08:	428b      	cmp	r3, r1
 8018f0a:	bfb8      	it	lt
 8018f0c:	460b      	movlt	r3, r1
                sum = MIN(sum, out_activation_max);
 8018f0e:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8018f10:	428b      	cmp	r3, r1
 8018f12:	bfa8      	it	ge
 8018f14:	460b      	movge	r3, r1
                *out++ = (int16_t)sum;
 8018f16:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8018f18:	f821 3b02 	strh.w	r3, [r1], #2
            for (i = 0; i < output_ch; i++)
 8018f1c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
                *out++ = (int16_t)sum;
 8018f1e:	9119      	str	r1, [sp, #100]	@ 0x64
            for (i = 0; i < output_ch; i++)
 8018f20:	4299      	cmp	r1, r3
 8018f22:	d188      	bne.n	8018e36 <arm_convolve_s16+0x35a>
 8018f24:	e9dd 7424 	ldrd	r7, r4, [sp, #144]	@ 0x90
 8018f28:	e9dd 8226 	ldrd	r8, r2, [sp, #152]	@ 0x98
        input_data += (input_x * input_y * input_ch);
 8018f2c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
    for (int i_batch = 0; i_batch < input_batches; i_batch++)
 8018f2e:	3401      	adds	r4, #1
        input_data += (input_x * input_y * input_ch);
 8018f30:	4498      	add	r8, r3
        output_data += (output_x * output_y * output_ch);
 8018f32:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8018f34:	441a      	add	r2, r3
    for (int i_batch = 0; i_batch < input_batches; i_batch++)
 8018f36:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8018f38:	42a3      	cmp	r3, r4
 8018f3a:	f47f ae49 	bne.w	8018bd0 <arm_convolve_s16+0xf4>
 8018f3e:	e750      	b.n	8018de2 <arm_convolve_s16+0x306>
                    int64_t acc_64 = sum;
 8018f40:	17dd      	asrs	r5, r3, #31
                    if (bias_s64)
 8018f42:	b140      	cbz	r0, 8018f56 <arm_convolve_s16+0x47a>
                        acc_64 += bias_s64[i];
 8018f44:	eb00 01ce 	add.w	r1, r0, lr, lsl #3
 8018f48:	684f      	ldr	r7, [r1, #4]
 8018f4a:	f850 103e 	ldr.w	r1, [r0, lr, lsl #3]
 8018f4e:	1859      	adds	r1, r3, r1
 8018f50:	eb45 0507 	adc.w	r5, r5, r7
 8018f54:	460b      	mov	r3, r1
                    int32_t reduced_multiplier = REDUCE_MULTIPLIER(output_mult[i]);
 8018f56:	6827      	ldr	r7, [r4, #0]
 8018f58:	491c      	ldr	r1, [pc, #112]	@ (8018fcc <arm_convolve_s16+0x4f0>)
 8018f5a:	428f      	cmp	r7, r1
 8018f5c:	dc1c      	bgt.n	8018f98 <arm_convolve_s16+0x4bc>
 8018f5e:	f507 4700 	add.w	r7, r7, #32768	@ 0x8000
    const int64_t new_val = val * reduced_multiplier;
 8018f62:	1439      	asrs	r1, r7, #16
 8018f64:	17ff      	asrs	r7, r7, #31
 8018f66:	fb03 f707 	mul.w	r7, r3, r7
 8018f6a:	fb01 7505 	mla	r5, r1, r5, r7
 8018f6e:	fba3 3101 	umull	r3, r1, r3, r1
 8018f72:	440d      	add	r5, r1
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 8018f74:	6811      	ldr	r1, [r2, #0]
 8018f76:	f1c1 070e 	rsb	r7, r1, #14
 8018f7a:	f101 0c12 	add.w	ip, r1, #18
 8018f7e:	40fb      	lsrs	r3, r7
 8018f80:	fa05 fc0c 	lsl.w	ip, r5, ip
 8018f84:	3f20      	subs	r7, #32
 8018f86:	ea43 030c 	orr.w	r3, r3, ip
 8018f8a:	d402      	bmi.n	8018f92 <arm_convolve_s16+0x4b6>
 8018f8c:	fa45 f707 	asr.w	r7, r5, r7
 8018f90:	433b      	orrs	r3, r7
    result = (result + 1) >> 1;               // Last shift position and insert round
 8018f92:	3301      	adds	r3, #1
 8018f94:	105b      	asrs	r3, r3, #1
    return result;
 8018f96:	e7b2      	b.n	8018efe <arm_convolve_s16+0x422>
 8018f98:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8018f9c:	2700      	movs	r7, #0
 8018f9e:	e7e2      	b.n	8018f66 <arm_convolve_s16+0x48a>
                const int16_t *ip_as_col = buffer_a;
 8018fa0:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8018fa2:	e76e      	b.n	8018e82 <arm_convolve_s16+0x3a6>
                    im2col = buffer_a;
 8018fa4:	4633      	mov	r3, r6
 8018fa6:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8018fa8:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8018faa:	e9dd 4124 	ldrd	r4, r1, [sp, #144]	@ 0x90
 8018fae:	e9dd 5826 	ldrd	r5, r8, [sp, #152]	@ 0x98
 8018fb2:	e681      	b.n	8018cb8 <arm_convolve_s16+0x1dc>
        output_data += (output_x * output_y * output_ch);
 8018fb4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
    for (int i_batch = 0; i_batch < input_batches; i_batch++)
 8018fb6:	3201      	adds	r2, #1
        input_data += (input_x * input_y * input_ch);
 8018fb8:	44ce      	add	lr, r9
        output_data += (output_x * output_y * output_ch);
 8018fba:	4498      	add	r8, r3
    for (int i_batch = 0; i_batch < input_batches; i_batch++)
 8018fbc:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8018fbe:	4293      	cmp	r3, r2
 8018fc0:	f47f adf9 	bne.w	8018bb6 <arm_convolve_s16+0xda>
 8018fc4:	e70d      	b.n	8018de2 <arm_convolve_s16+0x306>
        return ARM_CMSIS_NN_ARG_ERROR;
 8018fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8018fca:	e6fd      	b.n	8018dc8 <arm_convolve_s16+0x2ec>
 8018fcc:	7ffeffff 	.word	0x7ffeffff

08018fd0 <arm_convolve_s4>:
                                    const int8_t *packed_filter_data,
                                    const cmsis_nn_dims *bias_dims,
                                    const int32_t *bias_data,
                                    const cmsis_nn_dims *output_dims,
                                    int8_t *output_data)
{
 8018fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)bias_dims;

    if (ctx->buf == NULL)
 8018fd4:	6805      	ldr	r5, [r0, #0]
{
 8018fd6:	b0b7      	sub	sp, #220	@ 0xdc
 8018fd8:	9c41      	ldr	r4, [sp, #260]	@ 0x104
 8018fda:	9845      	ldr	r0, [sp, #276]	@ 0x114
    if (ctx->buf == NULL)
 8018fdc:	951d      	str	r5, [sp, #116]	@ 0x74
 8018fde:	2d00      	cmp	r5, #0
 8018fe0:	f000 8265 	beq.w	80194ae <arm_convolve_s4+0x4de>
    {
        return ARM_CMSIS_NN_ARG_ERROR;
    }
    int16_t *buffer_a = (int16_t *)ctx->buf;

    const int32_t input_batches = input_dims->n;
 8018fe4:	88a5      	ldrh	r5, [r4, #4]
 8018fe6:	f8b4 b008 	ldrh.w	fp, [r4, #8]
    const uint16_t input_x = input_dims->w;
 8018fea:	899e      	ldrh	r6, [r3, #12]
 8018fec:	950f      	str	r5, [sp, #60]	@ 0x3c
    const int32_t dilation_x = conv_params->dilation.w;
    const int32_t dilation_y = conv_params->dilation.h;
    const int32_t out_offset = conv_params->output_offset;
    const int32_t out_activation_min = conv_params->activation.min;
    const int32_t out_activation_max = conv_params->activation.max;
    const int32_t rhs_cols = kernel_x * kernel_y * input_ch;
 8018fee:	fb05 f50b 	mul.w	r5, r5, fp
    const uint16_t output_ch = output_dims->c;
 8018ff2:	68c4      	ldr	r4, [r0, #12]
 8018ff4:	9614      	str	r6, [sp, #80]	@ 0x50
    const int32_t rhs_cols = kernel_x * kernel_y * input_ch;
 8018ff6:	fb06 f505 	mul.w	r5, r6, r5
 8018ffa:	9524      	str	r5, [sp, #144]	@ 0x90
    const int32_t input_batches = input_dims->n;
 8018ffc:	681d      	ldr	r5, [r3, #0]
 8018ffe:	951f      	str	r5, [sp, #124]	@ 0x7c
    const uint16_t output_y = output_dims->h;
 8019000:	e9d0 c501 	ldrd	ip, r5, [r0, #4]
    const uint16_t output_ch = output_dims->c;
 8019004:	b2a0      	uxth	r0, r4
 8019006:	902a      	str	r0, [sp, #168]	@ 0xa8
    const uint16_t pad_x = conv_params->padding.w;
 8019008:	6908      	ldr	r0, [r1, #16]
 801900a:	902f      	str	r0, [sp, #188]	@ 0xbc
    const uint16_t pad_y = conv_params->padding.h;
 801900c:	6948      	ldr	r0, [r1, #20]
    const uint16_t input_y = input_dims->h;
 801900e:	e9d3 7601 	ldrd	r7, r6, [r3, #4]
    const uint16_t pad_y = conv_params->padding.h;
 8019012:	9030      	str	r0, [sp, #192]	@ 0xc0
    const uint16_t stride_y = conv_params->stride.h;
 8019014:	e9d1 0302 	ldrd	r0, r3, [r1, #8]
 8019018:	9331      	str	r3, [sp, #196]	@ 0xc4
    const int32_t dilation_y = conv_params->dilation.h;
 801901a:	e9d1 a306 	ldrd	sl, r3, [r1, #24]
 801901e:	9310      	str	r3, [sp, #64]	@ 0x40
    const int32_t out_offset = conv_params->output_offset;
 8019020:	684b      	ldr	r3, [r1, #4]
 8019022:	9321      	str	r3, [sp, #132]	@ 0x84
    const int32_t out_activation_min = conv_params->activation.min;
 8019024:	6a0b      	ldr	r3, [r1, #32]
 8019026:	9322      	str	r3, [sp, #136]	@ 0x88
    const int32_t out_activation_max = conv_params->activation.max;
 8019028:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
    const int32_t input_offset = conv_params->input_offset;
 801902a:	6809      	ldr	r1, [r1, #0]
    const int32_t out_activation_max = conv_params->activation.max;
 801902c:	9323      	str	r3, [sp, #140]	@ 0x8c

    int32_t *output_mult = quant_params->multiplier;
 801902e:	6813      	ldr	r3, [r2, #0]
 8019030:	9325      	str	r3, [sp, #148]	@ 0x94
    int32_t *output_shift = quant_params->shift;
 8019032:	6853      	ldr	r3, [r2, #4]

    int i_batch;
    for (i_batch = 0; i_batch < input_batches; i_batch++)
 8019034:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
    int32_t *output_shift = quant_params->shift;
 8019036:	9326      	str	r3, [sp, #152]	@ 0x98
    for (i_batch = 0; i_batch < input_batches; i_batch++)
 8019038:	2a00      	cmp	r2, #0
 801903a:	f340 80db 	ble.w	80191f4 <arm_convolve_s4+0x224>
 801903e:	fa1f fe8c 	uxth.w	lr, ip
 8019042:	b2b3      	uxth	r3, r6
 8019044:	fa1f fc84 	uxth.w	ip, r4
 8019048:	b284      	uxth	r4, r0
 801904a:	9814      	ldr	r0, [sp, #80]	@ 0x50
 801904c:	b2aa      	uxth	r2, r5
 801904e:	9309      	str	r3, [sp, #36]	@ 0x24
 8019050:	b2bd      	uxth	r5, r7
 8019052:	fb03 f300 	mul.w	r3, r3, r0
                        const int32_t k_x = base_idx_x + dilation_x * i_ker_x;

                        if (k_y < 0 || k_y >= input_y || k_x < 0 || k_x >= input_x)
                        {
                            /* Filling 0 for out-of-bound paddings */
                            memset(two_column_buf, 0, sizeof(int16_t) * input_ch);
 8019056:	ea4f 0940 	mov.w	r9, r0, lsl #1
 801905a:	921a      	str	r2, [sp, #104]	@ 0x68
 801905c:	9511      	str	r5, [sp, #68]	@ 0x44
                *out++ = (int8_t)sum;
            }
        }
#endif
        /* Advance to the next batch */
        input_data += (input_x * input_y * input_ch);
 801905e:	fb03 f505 	mul.w	r5, r3, r5
        output_data += (output_x * output_y * output_ch);
 8019062:	fb02 f20e 	mul.w	r2, r2, lr
        input_data += (input_x * input_y * input_ch);
 8019066:	9508      	str	r5, [sp, #32]
 8019068:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801906a:	fb0a f800 	mul.w	r8, sl, r0
        output_data += (output_x * output_y * output_ch);
 801906e:	fb0c f202 	mul.w	r2, ip, r2
 8019072:	fb03 f305 	mul.w	r3, r3, r5
 8019076:	9432      	str	r4, [sp, #200]	@ 0xc8
 8019078:	9312      	str	r3, [sp, #72]	@ 0x48
 801907a:	fb04 f300 	mul.w	r3, r4, r0
 801907e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8019080:	fb09 f30b 	mul.w	r3, r9, fp
 8019084:	9313      	str	r3, [sp, #76]	@ 0x4c
    for (i_batch = 0; i_batch < input_batches; i_batch++)
 8019086:	2300      	movs	r3, #0
 8019088:	4618      	mov	r0, r3
        for (int i_out_y = 0; i_out_y < output_y; i_out_y++)
 801908a:	f1be 0f00 	cmp.w	lr, #0
 801908e:	f000 8204 	beq.w	801949a <arm_convolve_s4+0x4ca>
                            arm_q7_to_q15_with_offset(
 8019092:	b20b      	sxth	r3, r1
 8019094:	4606      	mov	r6, r0
 8019096:	4667      	mov	r7, ip
 8019098:	4671      	mov	r1, lr
 801909a:	9315      	str	r3, [sp, #84]	@ 0x54
 801909c:	4643      	mov	r3, r8
 801909e:	9c08      	ldr	r4, [sp, #32]
 80190a0:	46d0      	mov	r8, sl
 80190a2:	9846      	ldr	r0, [sp, #280]	@ 0x118
 80190a4:	46ca      	mov	sl, r9
 80190a6:	4699      	mov	r9, r3
 80190a8:	9220      	str	r2, [sp, #128]	@ 0x80
            for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 80190aa:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80190ac:	2b00      	cmp	r3, #0
 80190ae:	f000 81dc 	beq.w	801946a <arm_convolve_s4+0x49a>
 80190b2:	f8bd 30bc 	ldrh.w	r3, [sp, #188]	@ 0xbc
 80190b6:	2500      	movs	r5, #0
 80190b8:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80190ba:	468e      	mov	lr, r1
 80190bc:	9308      	str	r3, [sp, #32]
 80190be:	f8bd 30c4 	ldrh.w	r3, [sp, #196]	@ 0xc4
 80190c2:	4694      	mov	ip, r2
 80190c4:	9a08      	ldr	r2, [sp, #32]
 80190c6:	9335      	str	r3, [sp, #212]	@ 0xd4
 80190c8:	f8bd 30c0 	ldrh.w	r3, [sp, #192]	@ 0xc0
 80190cc:	4611      	mov	r1, r2
 80190ce:	901e      	str	r0, [sp, #120]	@ 0x78
 80190d0:	9334      	str	r3, [sp, #208]	@ 0xd0
 80190d2:	462b      	mov	r3, r5
 80190d4:	942d      	str	r4, [sp, #180]	@ 0xb4
 80190d6:	902e      	str	r0, [sp, #184]	@ 0xb8
 80190d8:	e9cd 762b 	strd	r7, r6, [sp, #172]	@ 0xac
                const int32_t base_idx_y = stride_y * i_out_y - pad_y;
 80190dc:	9a35      	ldr	r2, [sp, #212]	@ 0xd4
            for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 80190de:	2400      	movs	r4, #0
                const int32_t base_idx_y = stride_y * i_out_y - pad_y;
 80190e0:	9834      	ldr	r0, [sp, #208]	@ 0xd0
 80190e2:	fb05 f202 	mul.w	r2, r5, r2
 80190e6:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80190e8:	9129      	str	r1, [sp, #164]	@ 0xa4
 80190ea:	1a17      	subs	r7, r2, r0
 80190ec:	424a      	negs	r2, r1
 80190ee:	9840      	ldr	r0, [sp, #256]	@ 0x100
 80190f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80190f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80190f4:	971c      	str	r7, [sp, #112]	@ 0x70
 80190f6:	fb07 f202 	mul.w	r2, r7, r2
 80190fa:	9f32      	ldr	r7, [sp, #200]	@ 0xc8
 80190fc:	1a52      	subs	r2, r2, r1
 80190fe:	fb06 0602 	mla	r6, r6, r2, r0
 8019102:	e9cd e527 	strd	lr, r5, [sp, #156]	@ 0x9c
                for (int32_t i_ker_y = 0; i_ker_y < kernel_y; i_ker_y++)
 8019106:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8019108:	2a00      	cmp	r2, #0
 801910a:	d04c      	beq.n	80191a6 <arm_convolve_s4+0x1d6>
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 801910c:	f1bb 0f00 	cmp.w	fp, #0
 8019110:	f000 809c 	beq.w	801924c <arm_convolve_s4+0x27c>
 8019114:	4630      	mov	r0, r6
 8019116:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8019118:	2200      	movs	r2, #0
 801911a:	e9cd 6416 	strd	r6, r4, [sp, #88]	@ 0x58
 801911e:	e9cd 3718 	strd	r3, r7, [sp, #96]	@ 0x60
 8019122:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8019124:	4607      	mov	r7, r0
 8019126:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8019128:	4666      	mov	r6, ip
 801912a:	428b      	cmp	r3, r1
 801912c:	f04f 0500 	mov.w	r5, #0
 8019130:	bf8c      	ite	hi
 8019132:	2300      	movhi	r3, #0
 8019134:	2301      	movls	r3, #1
 8019136:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801913a:	9308      	str	r3, [sp, #32]
 801913c:	e9cd 2c0c 	strd	r2, ip, [sp, #48]	@ 0x30
 8019140:	e008      	b.n	8019154 <arm_convolve_s4+0x184>
 8019142:	3501      	adds	r5, #1
                            memset(two_column_buf, 0, sizeof(int16_t) * input_ch);
 8019144:	4630      	mov	r0, r6
 8019146:	f00a faf9 	bl	802373c <memset>
                        two_column_buf += input_ch;
 801914a:	4456      	add	r6, sl
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 801914c:	45ab      	cmp	fp, r5
 801914e:	4444      	add	r4, r8
 8019150:	444f      	add	r7, r9
 8019152:	d016      	beq.n	8019182 <arm_convolve_s4+0x1b2>
                        if (k_y < 0 || k_y >= input_y || k_x < 0 || k_x >= input_x)
 8019154:	2c00      	cmp	r4, #0
                            memset(two_column_buf, 0, sizeof(int16_t) * input_ch);
 8019156:	4652      	mov	r2, sl
 8019158:	f04f 0100 	mov.w	r1, #0
                        if (k_y < 0 || k_y >= input_y || k_x < 0 || k_x >= input_x)
 801915c:	dbf1      	blt.n	8019142 <arm_convolve_s4+0x172>
 801915e:	9b08      	ldr	r3, [sp, #32]
 8019160:	2b00      	cmp	r3, #0
 8019162:	d1ee      	bne.n	8019142 <arm_convolve_s4+0x172>
 8019164:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019166:	42a3      	cmp	r3, r4
 8019168:	ddeb      	ble.n	8019142 <arm_convolve_s4+0x172>
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 801916a:	3501      	adds	r5, #1
                            arm_q7_to_q15_with_offset(
 801916c:	4631      	mov	r1, r6
 801916e:	4638      	mov	r0, r7
                        two_column_buf += input_ch;
 8019170:	4456      	add	r6, sl
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8019172:	4444      	add	r4, r8
 8019174:	444f      	add	r7, r9
                            arm_q7_to_q15_with_offset(
 8019176:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801917a:	f007 fc7b 	bl	8020a74 <arm_q7_to_q15_with_offset>
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 801917e:	45ab      	cmp	fp, r5
 8019180:	d1e8      	bne.n	8019154 <arm_convolve_s4+0x184>
 8019182:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
                for (int32_t i_ker_y = 0; i_ker_y < kernel_y; i_ker_y++)
 8019184:	e9dd 2c0c 	ldrd	r2, ip, [sp, #48]	@ 0x30
 8019188:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801918c:	449c      	add	ip, r3
 801918e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8019190:	3201      	adds	r2, #1
 8019192:	4418      	add	r0, r3
 8019194:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8019196:	4419      	add	r1, r3
 8019198:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801919a:	4293      	cmp	r3, r2
 801919c:	d1c1      	bne.n	8019122 <arm_convolve_s4+0x152>
 801919e:	e9dd 6416 	ldrd	r6, r4, [sp, #88]	@ 0x58
 80191a2:	e9dd 3718 	ldrd	r3, r7, [sp, #96]	@ 0x60
                lhs_rows++;
 80191a6:	3301      	adds	r3, #1
                if (lhs_rows == 2)
 80191a8:	2b02      	cmp	r3, #2
 80191aa:	d027      	beq.n	80191fc <arm_convolve_s4+0x22c>
            for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 80191ac:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80191ae:	3401      	adds	r4, #1
 80191b0:	4416      	add	r6, r2
 80191b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80191b4:	443a      	add	r2, r7
 80191b6:	920e      	str	r2, [sp, #56]	@ 0x38
 80191b8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80191ba:	42a2      	cmp	r2, r4
 80191bc:	d1a3      	bne.n	8019106 <arm_convolve_s4+0x136>
            if (out == NULL)
 80191be:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 80191c0:	9929      	ldr	r1, [sp, #164]	@ 0xa4
 80191c2:	e9dd e527 	ldrd	lr, r5, [sp, #156]	@ 0x9c
 80191c6:	2a00      	cmp	r2, #0
 80191c8:	d068      	beq.n	801929c <arm_convolve_s4+0x2cc>
        for (int i_out_y = 0; i_out_y < output_y; i_out_y++)
 80191ca:	3501      	adds	r5, #1
 80191cc:	45ae      	cmp	lr, r5
 80191ce:	dc85      	bgt.n	80190dc <arm_convolve_s4+0x10c>
        if (lhs_rows != 0)
 80191d0:	4671      	mov	r1, lr
 80191d2:	9c2d      	ldr	r4, [sp, #180]	@ 0xb4
 80191d4:	469e      	mov	lr, r3
 80191d6:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 80191d8:	e9dd 762b 	ldrd	r7, r6, [sp, #172]	@ 0xac
 80191dc:	2b00      	cmp	r3, #0
 80191de:	d160      	bne.n	80192a2 <arm_convolve_s4+0x2d2>
        input_data += (input_x * input_y * input_ch);
 80191e0:	9b40      	ldr	r3, [sp, #256]	@ 0x100
    for (i_batch = 0; i_batch < input_batches; i_batch++)
 80191e2:	3601      	adds	r6, #1
        input_data += (input_x * input_y * input_ch);
 80191e4:	4423      	add	r3, r4
 80191e6:	9340      	str	r3, [sp, #256]	@ 0x100
        output_data += (output_x * output_y * output_ch);
 80191e8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80191ea:	4418      	add	r0, r3
    for (i_batch = 0; i_batch < input_batches; i_batch++)
 80191ec:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80191ee:	429e      	cmp	r6, r3
 80191f0:	f47f af5b 	bne.w	80190aa <arm_convolve_s4+0xda>
    }

    /* Return to application */
    return ARM_CMSIS_NN_SUCCESS;
 80191f4:	2000      	movs	r0, #0
}
 80191f6:	b037      	add	sp, #220	@ 0xdc
 80191f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                    out = arm_nn_mat_mult_kernel_s4_s16(packed_filter_data,
 80191fc:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80191fe:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8019200:	9306      	str	r3, [sp, #24]
 8019202:	9b44      	ldr	r3, [sp, #272]	@ 0x110
 8019204:	991d      	ldr	r1, [sp, #116]	@ 0x74
 8019206:	9305      	str	r3, [sp, #20]
 8019208:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801920a:	9842      	ldr	r0, [sp, #264]	@ 0x108
 801920c:	9304      	str	r3, [sp, #16]
 801920e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8019210:	9303      	str	r3, [sp, #12]
 8019212:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8019214:	9302      	str	r3, [sp, #8]
 8019216:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019218:	9301      	str	r3, [sp, #4]
 801921a:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 801921c:	9300      	str	r3, [sp, #0]
 801921e:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8019220:	f001 fc08 	bl	801aa34 <arm_nn_mat_mult_kernel_s4_s16>
            for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 8019224:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8019226:	1c62      	adds	r2, r4, #1
                    out = arm_nn_mat_mult_kernel_s4_s16(packed_filter_data,
 8019228:	901e      	str	r0, [sp, #120]	@ 0x78
            for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 801922a:	441e      	add	r6, r3
 801922c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801922e:	443b      	add	r3, r7
 8019230:	930e      	str	r3, [sp, #56]	@ 0x38
 8019232:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8019234:	4293      	cmp	r3, r2
 8019236:	d01d      	beq.n	8019274 <arm_convolve_s4+0x2a4>
                for (int32_t i_ker_y = 0; i_ker_y < kernel_y; i_ker_y++)
 8019238:	990f      	ldr	r1, [sp, #60]	@ 0x3c
                    lhs_rows = 0;
 801923a:	2300      	movs	r3, #0
                for (int32_t i_ker_y = 0; i_ker_y < kernel_y; i_ker_y++)
 801923c:	b161      	cbz	r1, 8019258 <arm_convolve_s4+0x288>
            for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 801923e:	4614      	mov	r4, r2
                    two_column_buf = buffer_a;
 8019240:	f8dd c074 	ldr.w	ip, [sp, #116]	@ 0x74
                    for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8019244:	f1bb 0f00 	cmp.w	fp, #0
 8019248:	f47f af64 	bne.w	8019114 <arm_convolve_s4+0x144>
 801924c:	465a      	mov	r2, fp
 801924e:	990f      	ldr	r1, [sp, #60]	@ 0x3c
                for (int32_t i_ker_y = 0; i_ker_y < kernel_y; i_ker_y++)
 8019250:	3201      	adds	r2, #1
 8019252:	4291      	cmp	r1, r2
 8019254:	d1fc      	bne.n	8019250 <arm_convolve_s4+0x280>
 8019256:	e7a6      	b.n	80191a6 <arm_convolve_s4+0x1d6>
            for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 8019258:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801925a:	3402      	adds	r4, #2
 801925c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801925e:	441e      	add	r6, r3
 8019260:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8019262:	42a2      	cmp	r2, r4
 8019264:	443b      	add	r3, r7
 8019266:	930e      	str	r3, [sp, #56]	@ 0x38
                lhs_rows++;
 8019268:	f04f 0301 	mov.w	r3, #1
            for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 801926c:	d00e      	beq.n	801928c <arm_convolve_s4+0x2bc>
                    two_column_buf = buffer_a;
 801926e:	f8dd c074 	ldr.w	ip, [sp, #116]	@ 0x74
 8019272:	e798      	b.n	80191a6 <arm_convolve_s4+0x1d6>
            if (out == NULL)
 8019274:	e9dd e527 	ldrd	lr, r5, [sp, #156]	@ 0x9c
 8019278:	9929      	ldr	r1, [sp, #164]	@ 0xa4
 801927a:	b178      	cbz	r0, 801929c <arm_convolve_s4+0x2cc>
        for (int i_out_y = 0; i_out_y < output_y; i_out_y++)
 801927c:	3501      	adds	r5, #1
 801927e:	4575      	cmp	r5, lr
 8019280:	f280 80fb 	bge.w	801947a <arm_convolve_s4+0x4aa>
                    two_column_buf = buffer_a;
 8019284:	f8dd c074 	ldr.w	ip, [sp, #116]	@ 0x74
                    lhs_rows = 0;
 8019288:	2300      	movs	r3, #0
 801928a:	e727      	b.n	80190dc <arm_convolve_s4+0x10c>
            if (out == NULL)
 801928c:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
                    two_column_buf = buffer_a;
 801928e:	9929      	ldr	r1, [sp, #164]	@ 0xa4
 8019290:	f8dd c074 	ldr.w	ip, [sp, #116]	@ 0x74
 8019294:	e9dd e527 	ldrd	lr, r5, [sp, #156]	@ 0x9c
            if (out == NULL)
 8019298:	2a00      	cmp	r2, #0
 801929a:	d196      	bne.n	80191ca <arm_convolve_s4+0x1fa>
                return ARM_CMSIS_NN_NO_IMPL_ERROR;
 801929c:	f06f 0001 	mvn.w	r0, #1
 80192a0:	e7a9      	b.n	80191f6 <arm_convolve_s4+0x226>
            for (i = 0; i < output_ch; i++)
 80192a2:	2f00      	cmp	r7, #0
 80192a4:	d09c      	beq.n	80191e0 <arm_convolve_s4+0x210>
                uint16_t col_count = rhs_cols / 4;
 80192a6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
            int8_t spilled_ker_a = 0;
 80192a8:	f04f 0e00 	mov.w	lr, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 80192ac:	f8cd a070 	str.w	sl, [sp, #112]	@ 0x70
                uint16_t col_count = rhs_cols / 4;
 80192b0:	f3c3 028f 	ubfx	r2, r3, #2, #16
 80192b4:	f003 0501 	and.w	r5, r3, #1
                col_count = (rhs_cols & 0x3) >> 1;
 80192b8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80192bc:	912b      	str	r1, [sp, #172]	@ 0xac
                uint16_t col_count = rhs_cols / 4;
 80192be:	920a      	str	r2, [sp, #40]	@ 0x28
 80192c0:	3a01      	subs	r2, #1
                col_count = (rhs_cols & 0x3) >> 1;
 80192c2:	9308      	str	r3, [sp, #32]
            for (i = 0; i < output_ch; i++)
 80192c4:	46f4      	mov	ip, lr
 80192c6:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 80192c8:	b292      	uxth	r2, r2
 80192ca:	f8dd a074 	ldr.w	sl, [sp, #116]	@ 0x74
 80192ce:	3b04      	subs	r3, #4
 80192d0:	3201      	adds	r2, #1
 80192d2:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 80192d4:	930d      	str	r3, [sp, #52]	@ 0x34
 80192d6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80192d8:	950b      	str	r5, [sp, #44]	@ 0x2c
 80192da:	3b04      	subs	r3, #4
 80192dc:	f8cd 80a4 	str.w	r8, [sp, #164]	@ 0xa4
 80192e0:	930c      	str	r3, [sp, #48]	@ 0x30
 80192e2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80192e4:	443b      	add	r3, r7
 80192e6:	930e      	str	r3, [sp, #56]	@ 0x38
 80192e8:	0053      	lsls	r3, r2, #1
 80192ea:	9316      	str	r3, [sp, #88]	@ 0x58
 80192ec:	00d3      	lsls	r3, r2, #3
 80192ee:	9318      	str	r3, [sp, #96]	@ 0x60
            const int8_t *ker_a_ptr = packed_filter_data;
 80192f0:	9b42      	ldr	r3, [sp, #264]	@ 0x108
 80192f2:	e9cd 7627 	strd	r7, r6, [sp, #156]	@ 0x9c
                if (bias_data)
 80192f6:	9a44      	ldr	r2, [sp, #272]	@ 0x110
 80192f8:	b10a      	cbz	r2, 80192fe <arm_convolve_s4+0x32e>
                    sum = bias_data[i];
 80192fa:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
                if (rhs_cols % 2 && (i % 2))
 80192fe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8019300:	2d00      	cmp	r5, #0
 8019302:	f040 8099 	bne.w	8019438 <arm_convolve_s4+0x468>
                while (col_count)
 8019306:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8019308:	2d00      	cmp	r5, #0
 801930a:	f000 80cb 	beq.w	80194a4 <arm_convolve_s4+0x4d4>
                const int16_t *ip_as_col = buffer_a;
 801930e:	4656      	mov	r6, sl
 8019310:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 8019312:	46b0      	mov	r8, r6
 8019314:	902c      	str	r0, [sp, #176]	@ 0xb0
 8019316:	195d      	adds	r5, r3, r5
 8019318:	9517      	str	r5, [sp, #92]	@ 0x5c
    memcpy(&val, in_s8, 2);
 801931a:	f833 5b02 	ldrh.w	r5, [r3], #2
 801931e:	f365 010f 	bfi	r1, r5, #0, #16
    memcpy(&val, *in_q15, 4);
 8019322:	f8d8 5000 	ldr.w	r5, [r8]
 8019326:	9519      	str	r5, [sp, #100]	@ 0x64
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 8019328:	020d      	lsls	r5, r1, #8
 801932a:	b2cf      	uxtb	r7, r1
 801932c:	f405 057f 	and.w	r5, r5, #16711680	@ 0xff0000
 8019330:	432f      	orrs	r7, r5
    int32_t inAbuf2 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 8019332:	013d      	lsls	r5, r7, #4

__extension__ extern __inline int16x2_t
__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))
__sxtb16 (int8x4_t __a)
{
  return __builtin_arm_sxtb16 (__a);
 8019334:	fa2f f787 	sxtb16	r7, r7
 8019338:	fa2f f585 	sxtb16	r5, r5
    return (op1 >> op2) | (op1 << (32U - op2));
 801933c:	ea4f 1737 	mov.w	r7, r7, ror #4
 8019340:	ea4f 1535 	mov.w	r5, r5, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8019344:	fa2f f787 	sxtb16	r7, r7
 8019348:	fa2f f585 	sxtb16	r5, r5
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 801934c:	eac7 4025 	pkhtb	r0, r7, r5, asr #16
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 8019350:	eac5 4507 	pkhbt	r5, r5, r7, lsl #16
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8019354:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 8019356:	fb25 2507 	smlad	r5, r5, r7, r2
    memcpy(&val, *in_q15, 4);
 801935a:	f8d8 2004 	ldr.w	r2, [r8, #4]
    *in_q15 += 2;
 801935e:	f108 0808 	add.w	r8, r8, #8
 8019362:	fb20 5202 	smlad	r2, r0, r2, r5
                while (col_count)
 8019366:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8019368:	4283      	cmp	r3, r0
 801936a:	d1d6      	bne.n	801931a <arm_convolve_s4+0x34a>
 801936c:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 801936e:	982c      	ldr	r0, [sp, #176]	@ 0xb0
 8019370:	442e      	add	r6, r5
                while (col_count)
 8019372:	9d08      	ldr	r5, [sp, #32]
 8019374:	b185      	cbz	r5, 8019398 <arm_convolve_s4+0x3c8>
                    sum += ker_a1 * ip_b0;
 8019376:	8877      	ldrh	r7, [r6, #2]
                    int8_t ker_a0 = (int8_t)(*ker_a_ptr << 4) >> 4;
 8019378:	f913 5b01 	ldrsb.w	r5, [r3], #1
                    sum += ker_a1 * ip_b0;
 801937c:	f8ad 705c 	strh.w	r7, [sp, #92]	@ 0x5c
                    sum += ker_a0 * ip_b0;
 8019380:	f836 7b04 	ldrh.w	r7, [r6], #4
 8019384:	46b8      	mov	r8, r7
 8019386:	f345 0703 	sbfx	r7, r5, #0, #4
                    sum += ker_a1 * ip_b0;
 801938a:	112d      	asrs	r5, r5, #4
                    sum += ker_a0 * ip_b0;
 801938c:	fb18 2707 	smlabb	r7, r8, r7, r2
                    sum += ker_a1 * ip_b0;
 8019390:	f8bd 205c 	ldrh.w	r2, [sp, #92]	@ 0x5c
 8019394:	fb12 7205 	smlabb	r2, r2, r5, r7
                if (rhs_cols % 2 && !(i % 2))
 8019398:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 801939a:	b15d      	cbz	r5, 80193b4 <arm_convolve_s4+0x3e4>
 801939c:	f00c 0501 	and.w	r5, ip, #1
 80193a0:	b945      	cbnz	r5, 80193b4 <arm_convolve_s4+0x3e4>
                    int8_t ker_a0 = (int8_t)(*ker_a_ptr << 4) >> 4;
 80193a2:	f913 eb01 	ldrsb.w	lr, [r3], #1
                    sum += ker_a0 * ip_b0;
 80193a6:	8836      	ldrh	r6, [r6, #0]
 80193a8:	f34e 0503 	sbfx	r5, lr, #0, #4
                    spilled_ker_a = *ker_a_ptr >> 4;
 80193ac:	ea4f 1e2e 	mov.w	lr, lr, asr #4
                    sum += ker_a0 * ip_b0;
 80193b0:	fb16 2205 	smlabb	r2, r6, r5, r2
                sum = arm_nn_requantize(sum, output_mult[i], output_shift[i]);
 80193b4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80193b6:	f04f 0800 	mov.w	r8, #0
            for (i = 0; i < output_ch; i++)
 80193ba:	f10c 0c01 	add.w	ip, ip, #1
                sum = arm_nn_requantize(sum, output_mult[i], output_shift[i]);
 80193be:	f856 5f04 	ldr.w	r5, [r6, #4]!
 80193c2:	960c      	str	r6, [sp, #48]	@ 0x30
 80193c4:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 80193c6:	f856 7f04 	ldr.w	r7, [r6, #4]!
 80193ca:	960d      	str	r6, [sp, #52]	@ 0x34
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80193cc:	ea25 76e5 	bic.w	r6, r5, r5, asr #31
 80193d0:	426d      	negs	r5, r5
 80193d2:	fa02 f606 	lsl.w	r6, r2, r6
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80193d6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80193da:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80193de:	fbc6 2807 	smlal	r2, r8, r6, r7
    const int32_t remainder_mask = (1 << exponent) - 1;
 80193e2:	2601      	movs	r6, #1
    result = (int32_t)(mult.long_long >> 31);
 80193e4:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 80193e6:	40ae      	lsls	r6, r5
    result = (int32_t)(mult.long_long >> 31);
 80193e8:	ea42 0248 	orr.w	r2, r2, r8, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 80193ec:	3e01      	subs	r6, #1
    int32_t remainder = remainder_mask & dividend;
 80193ee:	ea02 0706 	and.w	r7, r2, r6
    if (result < 0)
 80193f2:	412a      	asrs	r2, r5
    int32_t threshold = remainder_mask >> 1;
 80193f4:	ea4f 0666 	mov.w	r6, r6, asr #1
                sum += out_offset;
 80193f8:	9d21      	ldr	r5, [sp, #132]	@ 0x84
        threshold++;
 80193fa:	bf48      	it	mi
 80193fc:	3601      	addmi	r6, #1
    if (remainder > threshold)
 80193fe:	42b7      	cmp	r7, r6
        result++;
 8019400:	bfc8      	it	gt
 8019402:	3201      	addgt	r2, #1
 8019404:	442a      	add	r2, r5
                sum = MAX(sum, out_activation_min);
 8019406:	9d22      	ldr	r5, [sp, #136]	@ 0x88
 8019408:	42aa      	cmp	r2, r5
 801940a:	bfb8      	it	lt
 801940c:	462a      	movlt	r2, r5
                sum = MIN(sum, out_activation_max);
 801940e:	9d23      	ldr	r5, [sp, #140]	@ 0x8c
 8019410:	42aa      	cmp	r2, r5
 8019412:	bfa8      	it	ge
 8019414:	462a      	movge	r2, r5
                *out++ = (int8_t)sum;
 8019416:	9d1e      	ldr	r5, [sp, #120]	@ 0x78
 8019418:	f805 2b01 	strb.w	r2, [r5], #1
            for (i = 0; i < output_ch; i++)
 801941c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
                *out++ = (int8_t)sum;
 801941e:	951e      	str	r5, [sp, #120]	@ 0x78
            for (i = 0; i < output_ch; i++)
 8019420:	4295      	cmp	r5, r2
 8019422:	f47f af68 	bne.w	80192f6 <arm_convolve_s4+0x326>
    for (i_batch = 0; i_batch < input_batches; i_batch++)
 8019426:	9133      	str	r1, [sp, #204]	@ 0xcc
 8019428:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801942c:	f8dd 80a4 	ldr.w	r8, [sp, #164]	@ 0xa4
 8019430:	992b      	ldr	r1, [sp, #172]	@ 0xac
 8019432:	e9dd 7627 	ldrd	r7, r6, [sp, #156]	@ 0x9c
 8019436:	e6d3      	b.n	80191e0 <arm_convolve_s4+0x210>
                if (rhs_cols % 2 && (i % 2))
 8019438:	f01c 0501 	ands.w	r5, ip, #1
 801943c:	d108      	bne.n	8019450 <arm_convolve_s4+0x480>
                while (col_count)
 801943e:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8019440:	2d00      	cmp	r5, #0
 8019442:	f47f af64 	bne.w	801930e <arm_convolve_s4+0x33e>
                while (col_count)
 8019446:	9d08      	ldr	r5, [sp, #32]
                const int16_t *ip_as_col = buffer_a;
 8019448:	4656      	mov	r6, sl
                while (col_count)
 801944a:	2d00      	cmp	r5, #0
 801944c:	d193      	bne.n	8019376 <arm_convolve_s4+0x3a6>
 801944e:	e7a8      	b.n	80193a2 <arm_convolve_s4+0x3d2>
                    int16_t ip_b0 = *ip_as_col++;
 8019450:	4656      	mov	r6, sl
                    sum += spilled_ker_a * ip_b0;
 8019452:	f836 7b02 	ldrh.w	r7, [r6], #2
 8019456:	fb17 220e 	smlabb	r2, r7, lr, r2
                while (col_count)
 801945a:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 801945c:	2f00      	cmp	r7, #0
 801945e:	f47f af57 	bne.w	8019310 <arm_convolve_s4+0x340>
                while (col_count)
 8019462:	9f08      	ldr	r7, [sp, #32]
 8019464:	2f00      	cmp	r7, #0
 8019466:	d186      	bne.n	8019376 <arm_convolve_s4+0x3a6>
 8019468:	e79a      	b.n	80193a0 <arm_convolve_s4+0x3d0>
            for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 801946a:	461a      	mov	r2, r3
 801946c:	e001      	b.n	8019472 <arm_convolve_s4+0x4a2>
        for (int i_out_y = 0; i_out_y < output_y; i_out_y++)
 801946e:	4291      	cmp	r1, r2
 8019470:	dd08      	ble.n	8019484 <arm_convolve_s4+0x4b4>
 8019472:	3201      	adds	r2, #1
            if (out == NULL)
 8019474:	2800      	cmp	r0, #0
 8019476:	d1fa      	bne.n	801946e <arm_convolve_s4+0x49e>
 8019478:	e710      	b.n	801929c <arm_convolve_s4+0x2cc>
 801947a:	e9dd 762b 	ldrd	r7, r6, [sp, #172]	@ 0xac
 801947e:	4671      	mov	r1, lr
 8019480:	e9dd 402d 	ldrd	r4, r0, [sp, #180]	@ 0xb4
        input_data += (input_x * input_y * input_ch);
 8019484:	9b40      	ldr	r3, [sp, #256]	@ 0x100
    for (i_batch = 0; i_batch < input_batches; i_batch++)
 8019486:	3601      	adds	r6, #1
        input_data += (input_x * input_y * input_ch);
 8019488:	4423      	add	r3, r4
 801948a:	9340      	str	r3, [sp, #256]	@ 0x100
        output_data += (output_x * output_y * output_ch);
 801948c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801948e:	4418      	add	r0, r3
    for (i_batch = 0; i_batch < input_batches; i_batch++)
 8019490:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8019492:	42b3      	cmp	r3, r6
 8019494:	f47f ae09 	bne.w	80190aa <arm_convolve_s4+0xda>
 8019498:	e6ac      	b.n	80191f4 <arm_convolve_s4+0x224>
 801949a:	3301      	adds	r3, #1
 801949c:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 801949e:	429a      	cmp	r2, r3
 80194a0:	d1fb      	bne.n	801949a <arm_convolve_s4+0x4ca>
 80194a2:	e6a7      	b.n	80191f4 <arm_convolve_s4+0x224>
                while (col_count)
 80194a4:	9d08      	ldr	r5, [sp, #32]
 80194a6:	2d00      	cmp	r5, #0
 80194a8:	d084      	beq.n	80193b4 <arm_convolve_s4+0x3e4>
                const int16_t *ip_as_col = buffer_a;
 80194aa:	4656      	mov	r6, sl
 80194ac:	e763      	b.n	8019376 <arm_convolve_s4+0x3a6>
        return ARM_CMSIS_NN_ARG_ERROR;
 80194ae:	f04f 30ff 	mov.w	r0, #4294967295
 80194b2:	e6a0      	b.n	80191f6 <arm_convolve_s4+0x226>

080194b4 <arm_convolve_s8>:
                                    const cmsis_nn_dims *bias_dims,
                                    const int32_t *bias_data,
                                    const cmsis_nn_dims *upscale_dims,
                                    const cmsis_nn_dims *output_dims,
                                    int8_t *output_data)
{
 80194b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)bias_dims;

    if (ctx->buf == NULL)
 80194b8:	f8d0 e000 	ldr.w	lr, [r0]
{
 80194bc:	b0d5      	sub	sp, #340	@ 0x154
 80194be:	9f5f      	ldr	r7, [sp, #380]	@ 0x17c
 80194c0:	e9dd a563 	ldrd	sl, r5, [sp, #396]	@ 0x18c
    if (ctx->buf == NULL)
 80194c4:	f1be 0f00 	cmp.w	lr, #0
 80194c8:	f000 8315 	beq.w	8019af6 <arm_convolve_s8+0x642>
    const uint16_t kernel_x = filter_dims->w;
    const uint16_t kernel_y = filter_dims->h;
    const uint16_t kernel_ch = filter_dims->c;
    const uint16_t output_x = output_dims->w;
    const uint16_t output_y = output_dims->h;
    const uint16_t output_ch = output_dims->c;
 80194cc:	68ec      	ldr	r4, [r5, #12]
    const uint16_t kernel_ch = filter_dims->c;
 80194ce:	68f8      	ldr	r0, [r7, #12]
    const uint16_t input_ch = input_dims->c;
 80194d0:	68de      	ldr	r6, [r3, #12]
 80194d2:	f8b7 9008 	ldrh.w	r9, [r7, #8]
 80194d6:	fa1f f880 	uxth.w	r8, r0
    const uint16_t output_ch = output_dims->c;
 80194da:	943d      	str	r4, [sp, #244]	@ 0xf4
 80194dc:	88bc      	ldrh	r4, [r7, #4]
    const int32_t out_offset = conv_params->output_offset;
    const int32_t out_activation_min = conv_params->activation.min;
    const int32_t out_activation_max = conv_params->activation.max;
    const int32_t input_offset = conv_params->input_offset;

    const int32_t groups = input_ch / kernel_ch;
 80194de:	b2b7      	uxth	r7, r6
 80194e0:	b286      	uxth	r6, r0
    const int32_t rhs_cols = kernel_x * kernel_y * kernel_ch;
 80194e2:	fb04 f009 	mul.w	r0, r4, r9
 80194e6:	9414      	str	r4, [sp, #80]	@ 0x50
 80194e8:	fb08 f000 	mul.w	r0, r8, r0
 80194ec:	971d      	str	r7, [sp, #116]	@ 0x74
 80194ee:	901a      	str	r0, [sp, #104]	@ 0x68
 80194f0:	f8bd 00f4 	ldrh.w	r0, [sp, #244]	@ 0xf4
    const int32_t groups = input_ch / kernel_ch;
 80194f4:	fbb7 f6f6 	udiv	r6, r7, r6
 80194f8:	4604      	mov	r4, r0
    const int32_t output_ch_per_group = output_ch / groups;
 80194fa:	962c      	str	r6, [sp, #176]	@ 0xb0

    const int32_t *output_mult = quant_params->multiplier;
    const int32_t *output_shift = quant_params->shift;

    if (input_ch % groups != 0 || output_ch % groups != 0)
 80194fc:	fbb7 f0f6 	udiv	r0, r7, r6
    const int32_t output_ch_per_group = output_ch / groups;
 8019500:	9439      	str	r4, [sp, #228]	@ 0xe4
    if (input_ch % groups != 0 || output_ch % groups != 0)
 8019502:	fb06 7010 	mls	r0, r6, r0, r7
    const int32_t input_batches = input_dims->n;
 8019506:	681f      	ldr	r7, [r3, #0]
    const int32_t output_ch_per_group = output_ch / groups;
 8019508:	fbb4 f4f6 	udiv	r4, r4, r6
    const uint16_t input_y = input_dims->h;
 801950c:	e9d3 c601 	ldrd	ip, r6, [r3, #4]
    const uint16_t pad_x = conv_params->padding.w;
 8019510:	690b      	ldr	r3, [r1, #16]
    const int32_t input_batches = input_dims->n;
 8019512:	9740      	str	r7, [sp, #256]	@ 0x100
    const uint16_t pad_x = conv_params->padding.w;
 8019514:	9346      	str	r3, [sp, #280]	@ 0x118
    const uint16_t pad_y = conv_params->padding.h;
 8019516:	694b      	ldr	r3, [r1, #20]
    const int32_t output_ch_per_group = output_ch / groups;
 8019518:	9436      	str	r4, [sp, #216]	@ 0xd8
    const uint16_t pad_y = conv_params->padding.h;
 801951a:	9347      	str	r3, [sp, #284]	@ 0x11c
    const uint16_t stride_y = conv_params->stride.h;
 801951c:	e9d1 7302 	ldrd	r7, r3, [r1, #8]
    const uint16_t output_y = output_dims->h;
 8019520:	e9d5 5b01 	ldrd	r5, fp, [r5, #4]
    const uint16_t stride_y = conv_params->stride.h;
 8019524:	9348      	str	r3, [sp, #288]	@ 0x120
    const int32_t dilation_x = conv_params->dilation.w;
 8019526:	698b      	ldr	r3, [r1, #24]
 8019528:	9341      	str	r3, [sp, #260]	@ 0x104
    const int32_t dilation_y = conv_params->dilation.h;
 801952a:	69cb      	ldr	r3, [r1, #28]
 801952c:	9315      	str	r3, [sp, #84]	@ 0x54
    const int32_t out_offset = conv_params->output_offset;
 801952e:	684b      	ldr	r3, [r1, #4]
 8019530:	9333      	str	r3, [sp, #204]	@ 0xcc
    const int32_t out_activation_min = conv_params->activation.min;
 8019532:	6a0b      	ldr	r3, [r1, #32]
 8019534:	9334      	str	r3, [sp, #208]	@ 0xd0
    const int32_t out_activation_max = conv_params->activation.max;
 8019536:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
    const int32_t input_offset = conv_params->input_offset;
 8019538:	6809      	ldr	r1, [r1, #0]
    const int32_t out_activation_max = conv_params->activation.max;
 801953a:	9335      	str	r3, [sp, #212]	@ 0xd4
    const int32_t input_offset = conv_params->input_offset;
 801953c:	9127      	str	r1, [sp, #156]	@ 0x9c
    const int32_t *output_mult = quant_params->multiplier;
 801953e:	6811      	ldr	r1, [r2, #0]
 8019540:	9149      	str	r1, [sp, #292]	@ 0x124
    const int32_t *output_shift = quant_params->shift;
 8019542:	6851      	ldr	r1, [r2, #4]
 8019544:	914a      	str	r1, [sp, #296]	@ 0x128
    if (input_ch % groups != 0 || output_ch % groups != 0)
 8019546:	2800      	cmp	r0, #0
 8019548:	f040 82d5 	bne.w	8019af6 <arm_convolve_s8+0x642>
 801954c:	9a39      	ldr	r2, [sp, #228]	@ 0xe4
 801954e:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8019550:	fb03 2314 	mls	r3, r3, r4, r2
 8019554:	2b00      	cmp	r3, #0
 8019556:	f040 82ce 	bne.w	8019af6 <arm_convolve_s8+0x642>
    // For upscale_dims == 2, the actual index of the input data is the index of the upscaled input divided by two. In
    // the ordinary case, there is no difference. The division is implemented as a rshift for optimization purposes.
    uint32_t y_rshift = 0;
    uint32_t x_rshift = 0;

    if (upscale_dims)
 801955a:	f1ba 0f00 	cmp.w	sl, #0
 801955e:	f000 82c4 	beq.w	8019aea <arm_convolve_s8+0x636>
    {
        y_rshift = upscale_dims->h == 2 ? 1 : 0;
        x_rshift = upscale_dims->w == 2 ? 1 : 0;
 8019562:	e9da 2301 	ldrd	r2, r3, [sl, #4]
        y_rshift = upscale_dims->h == 2 ? 1 : 0;
 8019566:	f1a2 0202 	sub.w	r2, r2, #2
        x_rshift = upscale_dims->w == 2 ? 1 : 0;
 801956a:	f1a3 0302 	sub.w	r3, r3, #2
        y_rshift = upscale_dims->h == 2 ? 1 : 0;
 801956e:	fab2 f282 	clz	r2, r2
        x_rshift = upscale_dims->w == 2 ? 1 : 0;
 8019572:	fab3 f383 	clz	r3, r3
        y_rshift = upscale_dims->h == 2 ? 1 : 0;
 8019576:	0952      	lsrs	r2, r2, #5
        x_rshift = upscale_dims->w == 2 ? 1 : 0;
 8019578:	095b      	lsrs	r3, r3, #5
        y_rshift = upscale_dims->h == 2 ? 1 : 0;
 801957a:	921c      	str	r2, [sp, #112]	@ 0x70
        x_rshift = upscale_dims->w == 2 ? 1 : 0;
 801957c:	461a      	mov	r2, r3
 801957e:	931e      	str	r3, [sp, #120]	@ 0x78
    }

    const int32_t input_x_rshifted = input_x >> x_rshift;
 8019580:	fa1f fa86 	uxth.w	sl, r6
 8019584:	fa1f f38c 	uxth.w	r3, ip
 8019588:	fa4a f202 	asr.w	r2, sl, r2
 801958c:	9316      	str	r3, [sp, #88]	@ 0x58
 801958e:	922d      	str	r2, [sp, #180]	@ 0xb4
    const int32_t input_y_rshifted = input_y >> y_rshift;
 8019590:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8019592:	fa43 f102 	asr.w	r1, r3, r2

    const int32_t remainder = rhs_cols % 4;
    const int32_t aligned_rhs_cols = remainder != 0 ? rhs_cols + 4 - remainder : rhs_cols;
 8019596:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8019598:	f013 0203 	ands.w	r2, r3, #3
 801959c:	bf1c      	itt	ne
 801959e:	3304      	addne	r3, #4
 80195a0:	1a9b      	subne	r3, r3, r2
 80195a2:	9331      	str	r3, [sp, #196]	@ 0xc4

    for (int i_batch = 0; i_batch < input_batches; i_batch++)
 80195a4:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 80195a6:	2b00      	cmp	r3, #0
 80195a8:	f340 8155 	ble.w	8019856 <arm_convolve_s8+0x3a2>
            bias_data_ptr += output_ch_per_group;
            output_mult_ptr += output_ch_per_group;
            output_shift_ptr += output_ch_per_group;
        }
        /* Advance to the next batch */
        input_data += (input_x_rshifted * input_y_rshifted * input_ch);
 80195ac:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 80195ae:	b2a8      	uxth	r0, r5
 80195b0:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80195b2:	fa1f f68b 	uxth.w	r6, fp
 80195b6:	fb03 f301 	mul.w	r3, r3, r1
 80195ba:	b2b9      	uxth	r1, r7
                    uint16_t col_count = rhs_cols / 4;
 80195bc:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
        input_data += (input_x_rshifted * input_y_rshifted * input_ch);
 80195be:	fb05 f403 	mul.w	r4, r5, r3
                            im2col_buf, (int8_t)-input_offset, sizeof(int8_t) * kernel_ch * kernel_x * kernel_y);
 80195c2:	fb08 f309 	mul.w	r3, r8, r9
 80195c6:	9120      	str	r1, [sp, #128]	@ 0x80
                    uint16_t col_count = rhs_cols / 4;
 80195c8:	f3c7 018f 	ubfx	r1, r7, #2, #16
                            im2col_buf, (int8_t)-input_offset, sizeof(int8_t) * kernel_ch * kernel_x * kernel_y);
 80195cc:	9312      	str	r3, [sp, #72]	@ 0x48
 80195ce:	903c      	str	r0, [sp, #240]	@ 0xf0
        output_data += (output_x * output_y * output_ch);
 80195d0:	fb06 f300 	mul.w	r3, r6, r0
 80195d4:	9839      	ldr	r0, [sp, #228]	@ 0xe4
                    uint16_t col_count = rhs_cols / 4;
 80195d6:	914b      	str	r1, [sp, #300]	@ 0x12c
        output_data += (output_x * output_y * output_ch);
 80195d8:	fb00 f703 	mul.w	r7, r0, r3
 80195dc:	1e4b      	subs	r3, r1, #1
 80195de:	9815      	ldr	r0, [sp, #84]	@ 0x54
 80195e0:	b29b      	uxth	r3, r3
 80195e2:	961f      	str	r6, [sp, #124]	@ 0x7c
 80195e4:	1c59      	adds	r1, r3, #1
 80195e6:	fb0a f305 	mul.w	r3, sl, r5
 80195ea:	fb00 f003 	mul.w	r0, r0, r3
                        col_count--;
 80195ee:	1e53      	subs	r3, r2, #1
 80195f0:	9017      	str	r0, [sp, #92]	@ 0x5c
                    col_count = rhs_cols & 0x3;
 80195f2:	b290      	uxth	r0, r2
            filter_data_ptr += output_ch_per_group * rhs_cols;
 80195f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
                    col_count = rhs_cols & 0x3;
 80195f6:	9042      	str	r0, [sp, #264]	@ 0x108
                        col_count--;
 80195f8:	b298      	uxth	r0, r3
                            im2col_buf, (int8_t)-input_offset, sizeof(int8_t) * kernel_ch * kernel_x * kernel_y);
 80195fa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
                        col_count--;
 80195fc:	9043      	str	r0, [sp, #268]	@ 0x10c
        int8_t *im2col_buf = (int8_t *)buffer_a + aligned_rhs_cols * 2;
 80195fe:	9831      	ldr	r0, [sp, #196]	@ 0xc4
 8019600:	0046      	lsls	r6, r0, #1
 8019602:	eb0e 0040 	add.w	r0, lr, r0, lsl #1
 8019606:	9629      	str	r6, [sp, #164]	@ 0xa4
 8019608:	9032      	str	r0, [sp, #200]	@ 0xc8
 801960a:	9e1e      	ldr	r6, [sp, #120]	@ 0x78
 801960c:	981c      	ldr	r0, [sp, #112]	@ 0x70
 801960e:	4330      	orrs	r0, r6
 8019610:	901b      	str	r0, [sp, #108]	@ 0x6c
                            im2col_buf, (int8_t)-input_offset, sizeof(int8_t) * kernel_ch * kernel_x * kernel_y);
 8019612:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8019614:	fb03 f000 	mul.w	r0, r3, r0
 8019618:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801961a:	fb03 f305 	mul.w	r3, r3, r5
 801961e:	9038      	str	r0, [sp, #224]	@ 0xe0
        for (int32_t i_group = 0; i_group < groups; i_group++)
 8019620:	9322      	str	r3, [sp, #136]	@ 0x88
 8019622:	9b41      	ldr	r3, [sp, #260]	@ 0x104
            filter_data_ptr += output_ch_per_group * rhs_cols;
 8019624:	9836      	ldr	r0, [sp, #216]	@ 0xd8
 8019626:	fb03 f305 	mul.w	r3, r3, r5
 801962a:	fb00 f202 	mul.w	r2, r0, r2
            bias_data_ptr += output_ch_per_group;
 801962e:	0080      	lsls	r0, r0, #2
 8019630:	930c      	str	r3, [sp, #48]	@ 0x30
 8019632:	008b      	lsls	r3, r1, #2
            filter_data_ptr += output_ch_per_group * rhs_cols;
 8019634:	924c      	str	r2, [sp, #304]	@ 0x130
 8019636:	934d      	str	r3, [sp, #308]	@ 0x134
 8019638:	eb0e 03c1 	add.w	r3, lr, r1, lsl #3
 801963c:	934e      	str	r3, [sp, #312]	@ 0x138
        for (int32_t i_group = 0; i_group < groups; i_group++)
 801963e:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8019640:	2b00      	cmp	r3, #0
 8019642:	f000 8108 	beq.w	8019856 <arm_convolve_s8+0x3a2>
 8019646:	f04f 0b00 	mov.w	fp, #0
                                    if ((k_x >= 0 && k_x < input_x) && ((k_x % 2 == 0) || x_rshift == 0))
 801964a:	f086 0301 	eor.w	r3, r6, #1
 801964e:	4625      	mov	r5, r4
 8019650:	9c65      	ldr	r4, [sp, #404]	@ 0x194
 8019652:	9321      	str	r3, [sp, #132]	@ 0x84
 8019654:	465b      	mov	r3, fp
 8019656:	46d3      	mov	fp, sl
 8019658:	904f      	str	r0, [sp, #316]	@ 0x13c
        const int32_t *output_shift_ptr = &output_shift[0];
 801965a:	994a      	ldr	r1, [sp, #296]	@ 0x128
        for (int32_t i_group = 0; i_group < groups; i_group++)
 801965c:	2000      	movs	r0, #0
        int8_t *im2col_buf = (int8_t *)buffer_a + aligned_rhs_cols * 2;
 801965e:	9550      	str	r5, [sp, #320]	@ 0x140
 8019660:	465d      	mov	r5, fp
        const int32_t *output_shift_ptr = &output_shift[0];
 8019662:	9130      	str	r1, [sp, #192]	@ 0xc0
        int8_t *im2col_buf = (int8_t *)buffer_a + aligned_rhs_cols * 2;
 8019664:	46c3      	mov	fp, r8
        const int32_t *output_mult_ptr = &output_mult[0];
 8019666:	9949      	ldr	r1, [sp, #292]	@ 0x124
        int8_t *im2col_buf = (int8_t *)buffer_a + aligned_rhs_cols * 2;
 8019668:	46a8      	mov	r8, r5
 801966a:	f8dd a104 	ldr.w	sl, [sp, #260]	@ 0x104
        const int32_t *output_mult_ptr = &output_mult[0];
 801966e:	912f      	str	r1, [sp, #188]	@ 0xbc
        const int32_t *bias_data_ptr = &bias_data[0];
 8019670:	9962      	ldr	r1, [sp, #392]	@ 0x188
        int16_t *im2col_buf_start_s16 = buffer_a;
 8019672:	f8cd e02c 	str.w	lr, [sp, #44]	@ 0x2c
        const int32_t *bias_data_ptr = &bias_data[0];
 8019676:	912b      	str	r1, [sp, #172]	@ 0xac
        const int8_t *filter_data_ptr = &filter_data[0];
 8019678:	9960      	ldr	r1, [sp, #384]	@ 0x180
        int8_t *im2col_buf = (int8_t *)buffer_a + aligned_rhs_cols * 2;
 801967a:	903b      	str	r0, [sp, #236]	@ 0xec
        const int8_t *filter_data_ptr = &filter_data[0];
 801967c:	912e      	str	r1, [sp, #184]	@ 0xb8
        int8_t *im2col_buf = (int8_t *)buffer_a + aligned_rhs_cols * 2;
 801967e:	9932      	ldr	r1, [sp, #200]	@ 0xc8
 8019680:	943a      	str	r4, [sp, #232]	@ 0xe8
 8019682:	910d      	str	r1, [sp, #52]	@ 0x34
 8019684:	4621      	mov	r1, r4
 8019686:	9351      	str	r3, [sp, #324]	@ 0x144
            for (int i_out_y = 0; i_out_y < output_y; i_out_y++)
 8019688:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
            int8_t *out = output_data + i_group * output_ch_per_group;
 801968a:	f8dd c0e8 	ldr.w	ip, [sp, #232]	@ 0xe8
            for (int i_out_y = 0; i_out_y < output_y; i_out_y++)
 801968e:	2b00      	cmp	r3, #0
 8019690:	f000 8226 	beq.w	8019ae0 <arm_convolve_s8+0x62c>
                for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 8019694:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8019696:	2b00      	cmp	r3, #0
 8019698:	f000 80e1 	beq.w	801985e <arm_convolve_s8+0x3aa>
 801969c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 801969e:	2600      	movs	r6, #0
 80196a0:	f8bd 2118 	ldrh.w	r2, [sp, #280]	@ 0x118
 80196a4:	425b      	negs	r3, r3
 80196a6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80196a8:	f8cd e0dc 	str.w	lr, [sp, #220]	@ 0xdc
 80196ac:	9324      	str	r3, [sp, #144]	@ 0x90
 80196ae:	f9bd 309c 	ldrsh.w	r3, [sp, #156]	@ 0x9c
 80196b2:	9618      	str	r6, [sp, #96]	@ 0x60
 80196b4:	9323      	str	r3, [sp, #140]	@ 0x8c
 80196b6:	f8bd 3120 	ldrh.w	r3, [sp, #288]	@ 0x120
 80196ba:	f8cd c0a8 	str.w	ip, [sp, #168]	@ 0xa8
 80196be:	9345      	str	r3, [sp, #276]	@ 0x114
 80196c0:	f8bd 311c 	ldrh.w	r3, [sp, #284]	@ 0x11c
 80196c4:	9165      	str	r1, [sp, #404]	@ 0x194
 80196c6:	9344      	str	r3, [sp, #272]	@ 0x110
 80196c8:	4633      	mov	r3, r6
 80196ca:	e9cd 0752 	strd	r0, r7, [sp, #328]	@ 0x148
 80196ce:	464f      	mov	r7, r9
 80196d0:	4691      	mov	r9, r2
                    const int32_t base_idx_y = stride_y * i_out_y - pad_y;
 80196d2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
                for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 80196d4:	2600      	movs	r6, #0
                    const int32_t base_idx_y = stride_y * i_out_y - pad_y;
 80196d6:	9944      	ldr	r1, [sp, #272]	@ 0x110
 80196d8:	fb03 f202 	mul.w	r2, r3, r2
 80196dc:	981d      	ldr	r0, [sp, #116]	@ 0x74
 80196de:	eba2 0c01 	sub.w	ip, r2, r1
 80196e2:	f1c9 0200 	rsb	r2, r9, #0
 80196e6:	993b      	ldr	r1, [sp, #236]	@ 0xec
 80196e8:	9213      	str	r2, [sp, #76]	@ 0x4c
 80196ea:	fb08 f20c 	mul.w	r2, r8, ip
 80196ee:	f8cd c0a0 	str.w	ip, [sp, #160]	@ 0xa0
 80196f2:	eba2 0209 	sub.w	r2, r2, r9
 80196f6:	fb00 1202 	mla	r2, r0, r2, r1
 80196fa:	995e      	ldr	r1, [sp, #376]	@ 0x178
 80196fc:	188d      	adds	r5, r1, r2
 80196fe:	462a      	mov	r2, r5
 8019700:	4635      	mov	r5, r6
 8019702:	4626      	mov	r6, r4
 8019704:	9219      	str	r2, [sp, #100]	@ 0x64
 8019706:	e9cd 393e 	strd	r3, r9, [sp, #248]	@ 0xf8
                    if (y_rshift == 1 || x_rshift == 1)
 801970a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801970c:	2b00      	cmp	r3, #0
 801970e:	f040 80da 	bne.w	80198c6 <arm_convolve_s8+0x412>
                        for (int32_t i_ker_y = 0; i_ker_y < kernel_y; i_ker_y++)
 8019712:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8019714:	2b00      	cmp	r3, #0
 8019716:	d041      	beq.n	801979c <arm_convolve_s8+0x2e8>
                            for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8019718:	2f00      	cmp	r7, #0
 801971a:	f000 8147 	beq.w	80199ac <arm_convolve_s8+0x4f8>
                                    arm_memset_s8(im2col_buf, (int8_t)-input_offset, sizeof(int8_t) * kernel_ch);
 801971e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
                            for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8019720:	9819      	ldr	r0, [sp, #100]	@ 0x64
                                    arm_memset_s8(im2col_buf, (int8_t)-input_offset, sizeof(int8_t) * kernel_ch);
 8019722:	f1c3 0900 	rsb	r9, r3, #0
                            for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8019726:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8019728:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
    memset(dst, val, block_size);
 801972a:	fa4f f389 	sxtb.w	r3, r9
 801972e:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
 8019732:	9625      	str	r6, [sp, #148]	@ 0x94
 8019734:	930b      	str	r3, [sp, #44]	@ 0x2c
 8019736:	9526      	str	r5, [sp, #152]	@ 0x98
 8019738:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801973a:	4681      	mov	r9, r0
 801973c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801973e:	2500      	movs	r5, #0
 8019740:	4293      	cmp	r3, r2
 8019742:	4664      	mov	r4, ip
 8019744:	bf8c      	ite	hi
 8019746:	2300      	movhi	r3, #0
 8019748:	2301      	movls	r3, #1
 801974a:	e9cd c20e 	strd	ip, r2, [sp, #56]	@ 0x38
 801974e:	930d      	str	r3, [sp, #52]	@ 0x34
 8019750:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
                                if (k_y < 0 || k_y >= input_y || k_x < 0 || k_x >= input_x)
 8019754:	45b0      	cmp	r8, r6
 8019756:	465a      	mov	r2, fp
 8019758:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801975a:	4620      	mov	r0, r4
 801975c:	d903      	bls.n	8019766 <arm_convolve_s8+0x2b2>
 801975e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019760:	2b00      	cmp	r3, #0
 8019762:	f000 8088 	beq.w	8019876 <arm_convolve_s8+0x3c2>
 8019766:	f009 ffe9 	bl	802373c <memset>
                            for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 801976a:	3501      	adds	r5, #1
 801976c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
                                im2col_buf += kernel_ch;
 801976e:	445c      	add	r4, fp
                            for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8019770:	4456      	add	r6, sl
 8019772:	42af      	cmp	r7, r5
 8019774:	4499      	add	r9, r3
 8019776:	d1ed      	bne.n	8019754 <arm_convolve_s8+0x2a0>
 8019778:	9b12      	ldr	r3, [sp, #72]	@ 0x48
                        for (int32_t i_ker_y = 0; i_ker_y < kernel_y; i_ker_y++)
 801977a:	e9dd c20e 	ldrd	ip, r2, [sp, #56]	@ 0x38
 801977e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8019782:	449c      	add	ip, r3
 8019784:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8019786:	3101      	adds	r1, #1
 8019788:	4418      	add	r0, r3
 801978a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801978c:	441a      	add	r2, r3
 801978e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8019790:	428b      	cmp	r3, r1
 8019792:	d1d1      	bne.n	8019738 <arm_convolve_s8+0x284>
 8019794:	9e25      	ldr	r6, [sp, #148]	@ 0x94
 8019796:	9d26      	ldr	r5, [sp, #152]	@ 0x98
 8019798:	f8cd c034 	str.w	ip, [sp, #52]	@ 0x34
                    lhs_rows++;
 801979c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
                    arm_s8_to_s16_unordered_with_offset(
 801979e:	4631      	mov	r1, r6
 80197a0:	980d      	ldr	r0, [sp, #52]	@ 0x34
                    lhs_rows++;
 80197a2:	3301      	adds	r3, #1
                    arm_s8_to_s16_unordered_with_offset(
 80197a4:	9c24      	ldr	r4, [sp, #144]	@ 0x90
 80197a6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
                    lhs_rows++;
 80197a8:	9318      	str	r3, [sp, #96]	@ 0x60
                    arm_s8_to_s16_unordered_with_offset(
 80197aa:	4420      	add	r0, r4
 80197ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80197ae:	f007 f9a1 	bl	8020af4 <arm_s8_to_s16_unordered_with_offset>
                    if (lhs_rows == 2)
 80197b2:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80197b4:	2b02      	cmp	r3, #2
 80197b6:	d062      	beq.n	801987e <arm_convolve_s8+0x3ca>
                    im2col_buf_start_s16 += aligned_rhs_cols;
 80197b8:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 80197ba:	441e      	add	r6, r3
                for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 80197bc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80197be:	3501      	adds	r5, #1
 80197c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80197c2:	441a      	add	r2, r3
 80197c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80197c6:	9219      	str	r2, [sp, #100]	@ 0x64
 80197c8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80197ca:	4413      	add	r3, r2
 80197cc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80197ce:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80197d0:	429d      	cmp	r5, r3
 80197d2:	d19a      	bne.n	801970a <arm_convolve_s8+0x256>
            for (int i_out_y = 0; i_out_y < output_y; i_out_y++)
 80197d4:	9a3c      	ldr	r2, [sp, #240]	@ 0xf0
 80197d6:	4634      	mov	r4, r6
 80197d8:	e9dd 393e 	ldrd	r3, r9, [sp, #248]	@ 0xf8
 80197dc:	3301      	adds	r3, #1
 80197de:	429a      	cmp	r2, r3
 80197e0:	f73f af77 	bgt.w	80196d2 <arm_convolve_s8+0x21e>
            if (out == NULL)
 80197e4:	f8dd c0a8 	ldr.w	ip, [sp, #168]	@ 0xa8
 80197e8:	46b9      	mov	r9, r7
 80197ea:	f8dd e0dc 	ldr.w	lr, [sp, #220]	@ 0xdc
 80197ee:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 80197f0:	9965      	ldr	r1, [sp, #404]	@ 0x194
 80197f2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80197f4:	e9dd 0752 	ldrd	r0, r7, [sp, #328]	@ 0x148
 80197f8:	f1bc 0f00 	cmp.w	ip, #0
 80197fc:	d036      	beq.n	801986c <arm_convolve_s8+0x3b8>
            if (lhs_rows != 0)
 80197fe:	2c00      	cmp	r4, #0
 8019800:	f040 80dc 	bne.w	80199bc <arm_convolve_s8+0x508>
            filter_data_ptr += output_ch_per_group * rhs_cols;
 8019804:	9b2e      	ldr	r3, [sp, #184]	@ 0xb8
        for (int32_t i_group = 0; i_group < groups; i_group++)
 8019806:	3001      	adds	r0, #1
            filter_data_ptr += output_ch_per_group * rhs_cols;
 8019808:	9a4c      	ldr	r2, [sp, #304]	@ 0x130
 801980a:	4413      	add	r3, r2
            bias_data_ptr += output_ch_per_group;
 801980c:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
            filter_data_ptr += output_ch_per_group * rhs_cols;
 801980e:	932e      	str	r3, [sp, #184]	@ 0xb8
            bias_data_ptr += output_ch_per_group;
 8019810:	9b4f      	ldr	r3, [sp, #316]	@ 0x13c
 8019812:	441a      	add	r2, r3
 8019814:	922b      	str	r2, [sp, #172]	@ 0xac
            output_mult_ptr += output_ch_per_group;
 8019816:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 8019818:	441a      	add	r2, r3
 801981a:	922f      	str	r2, [sp, #188]	@ 0xbc
            output_shift_ptr += output_ch_per_group;
 801981c:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 801981e:	441a      	add	r2, r3
        for (int32_t i_group = 0; i_group < groups; i_group++)
 8019820:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
            output_shift_ptr += output_ch_per_group;
 8019822:	9230      	str	r2, [sp, #192]	@ 0xc0
        for (int32_t i_group = 0; i_group < groups; i_group++)
 8019824:	9a36      	ldr	r2, [sp, #216]	@ 0xd8
 8019826:	4413      	add	r3, r2
 8019828:	933a      	str	r3, [sp, #232]	@ 0xe8
 801982a:	9b3b      	ldr	r3, [sp, #236]	@ 0xec
 801982c:	445b      	add	r3, fp
 801982e:	933b      	str	r3, [sp, #236]	@ 0xec
 8019830:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8019832:	4283      	cmp	r3, r0
 8019834:	f47f af28 	bne.w	8019688 <arm_convolve_s8+0x1d4>
    for (int i_batch = 0; i_batch < input_batches; i_batch++)
 8019838:	4642      	mov	r2, r8
 801983a:	9d50      	ldr	r5, [sp, #320]	@ 0x140
 801983c:	46d8      	mov	r8, fp
 801983e:	9b51      	ldr	r3, [sp, #324]	@ 0x144
 8019840:	4693      	mov	fp, r2
        input_data += (input_x_rshifted * input_y_rshifted * input_ch);
 8019842:	9a5e      	ldr	r2, [sp, #376]	@ 0x178
    for (int i_batch = 0; i_batch < input_batches; i_batch++)
 8019844:	3301      	adds	r3, #1
 8019846:	460c      	mov	r4, r1
        input_data += (input_x_rshifted * input_y_rshifted * input_ch);
 8019848:	442a      	add	r2, r5
        output_data += (output_x * output_y * output_ch);
 801984a:	443c      	add	r4, r7
        input_data += (input_x_rshifted * input_y_rshifted * input_ch);
 801984c:	925e      	str	r2, [sp, #376]	@ 0x178
    for (int i_batch = 0; i_batch < input_batches; i_batch++)
 801984e:	9a40      	ldr	r2, [sp, #256]	@ 0x100
 8019850:	429a      	cmp	r2, r3
 8019852:	f47f af02 	bne.w	801965a <arm_convolve_s8+0x1a6>
    }

    /* Return to application */
    return ARM_CMSIS_NN_SUCCESS;
 8019856:	2000      	movs	r0, #0
}
 8019858:	b055      	add	sp, #340	@ 0x154
 801985a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            for (int i_out_y = 0; i_out_y < output_y; i_out_y++)
 801985e:	3301      	adds	r3, #1
 8019860:	9a3c      	ldr	r2, [sp, #240]	@ 0xf0
 8019862:	4293      	cmp	r3, r2
 8019864:	dbfb      	blt.n	801985e <arm_convolve_s8+0x3aa>
            if (out == NULL)
 8019866:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 8019868:	2b00      	cmp	r3, #0
 801986a:	d1cb      	bne.n	8019804 <arm_convolve_s8+0x350>
                return ARM_CMSIS_NN_NO_IMPL_ERROR;
 801986c:	f06f 0001 	mvn.w	r0, #1
}
 8019870:	b055      	add	sp, #340	@ 0x154
 8019872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy(dst, src, block_size);
 8019876:	4649      	mov	r1, r9
 8019878:	f009 ffeb 	bl	8023852 <memcpy>
#endif
}
 801987c:	e775      	b.n	801976a <arm_convolve_s8+0x2b6>
                        if (groups > 1)
 801987e:	992c      	ldr	r1, [sp, #176]	@ 0xb0
                            out = arm_nn_mat_mult_kernel_row_offset_s8_s16(filter_data_ptr,
 8019880:	f9bd 30d0 	ldrsh.w	r3, [sp, #208]	@ 0xd0
                        if (groups > 1)
 8019884:	2901      	cmp	r1, #1
                            out = arm_nn_mat_mult_kernel_row_offset_s8_s16(filter_data_ptr,
 8019886:	f9bd 20d4 	ldrsh.w	r2, [sp, #212]	@ 0xd4
 801988a:	992a      	ldr	r1, [sp, #168]	@ 0xa8
                        if (groups > 1)
 801988c:	d078      	beq.n	8019980 <arm_convolve_s8+0x4cc>
                            out = arm_nn_mat_mult_kernel_row_offset_s8_s16(filter_data_ptr,
 801988e:	9108      	str	r1, [sp, #32]
 8019890:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 8019892:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8019896:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 8019898:	9307      	str	r3, [sp, #28]
 801989a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 801989c:	9306      	str	r3, [sp, #24]
 801989e:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 80198a0:	9305      	str	r3, [sp, #20]
 80198a2:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80198a4:	9304      	str	r3, [sp, #16]
 80198a6:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 80198a8:	e9dd 2636 	ldrd	r2, r6, [sp, #216]	@ 0xd8
 80198ac:	9301      	str	r3, [sp, #4]
 80198ae:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 80198b0:	4631      	mov	r1, r6
 80198b2:	9300      	str	r3, [sp, #0]
 80198b4:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 80198b6:	f000 fa23 	bl	8019d00 <arm_nn_mat_mult_kernel_row_offset_s8_s16>
                        lhs_rows = 0;
 80198ba:	2300      	movs	r3, #0
                            out = arm_nn_mat_mult_kernel_s8_s16(filter_data_ptr,
 80198bc:	902a      	str	r0, [sp, #168]	@ 0xa8
                        lhs_rows = 0;
 80198be:	9318      	str	r3, [sp, #96]	@ 0x60
                        im2col_buf = (int8_t *)buffer_a + aligned_rhs_cols * 2;
 80198c0:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 80198c2:	930d      	str	r3, [sp, #52]	@ 0x34
 80198c4:	e77a      	b.n	80197bc <arm_convolve_s8+0x308>
                        arm_memset_s8(
 80198c6:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
    memset(dst, val, block_size);
 80198c8:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 80198ca:	4259      	negs	r1, r3
 80198cc:	9a38      	ldr	r2, [sp, #224]	@ 0xe0
 80198ce:	4620      	mov	r0, r4
 80198d0:	b249      	sxtb	r1, r1
 80198d2:	f009 ff33 	bl	802373c <memset>
                        for (int32_t i_ker_y = 0; i_ker_y < kernel_y; i_ker_y++)
 80198d6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80198d8:	2b00      	cmp	r3, #0
 80198da:	f43f af5f 	beq.w	801979c <arm_convolve_s8+0x2e8>
 80198de:	f8dd 90a0 	ldr.w	r9, [sp, #160]	@ 0xa0
 80198e2:	2200      	movs	r2, #0
 80198e4:	f8dd c054 	ldr.w	ip, [sp, #84]	@ 0x54
 80198e8:	469e      	mov	lr, r3
 80198ea:	9916      	ldr	r1, [sp, #88]	@ 0x58
 80198ec:	4620      	mov	r0, r4
 80198ee:	9625      	str	r6, [sp, #148]	@ 0x94
 80198f0:	9526      	str	r5, [sp, #152]	@ 0x98
 80198f2:	e005      	b.n	8019900 <arm_convolve_s8+0x44c>
 80198f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80198f6:	4418      	add	r0, r3
 80198f8:	3201      	adds	r2, #1
 80198fa:	44e1      	add	r9, ip
 80198fc:	4596      	cmp	lr, r2
 80198fe:	d03b      	beq.n	8019978 <arm_convolve_s8+0x4c4>
                            if ((k_y < 0 || k_y >= input_y) || (k_y % 2 && y_rshift == 1))
 8019900:	4589      	cmp	r9, r1
 8019902:	d2f7      	bcs.n	80198f4 <arm_convolve_s8+0x440>
 8019904:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8019906:	ea13 0509 	ands.w	r5, r3, r9
 801990a:	d1f3      	bne.n	80198f4 <arm_convolve_s8+0x440>
                                const int32_t k_y_rshifted = k_y >> y_rshift;
 801990c:	fa49 f603 	asr.w	r6, r9, r3
                                for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8019910:	2f00      	cmp	r7, #0
 8019912:	d0f1      	beq.n	80198f8 <arm_convolve_s8+0x444>
                                                          (k_y_rshifted * input_x_rshifted + k_x_rshifted) * input_ch,
 8019914:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8019916:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8019918:	fb03 f606 	mul.w	r6, r3, r6
 801991c:	4603      	mov	r3, r0
 801991e:	9211      	str	r2, [sp, #68]	@ 0x44
 8019920:	960b      	str	r6, [sp, #44]	@ 0x2c
 8019922:	e9cd ce0d 	strd	ip, lr, [sp, #52]	@ 0x34
 8019926:	e9cd 100f 	strd	r1, r0, [sp, #60]	@ 0x3c
 801992a:	e004      	b.n	8019936 <arm_convolve_s8+0x482>
                                for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 801992c:	3501      	adds	r5, #1
                                    im2col_buf += kernel_ch;
 801992e:	445b      	add	r3, fp
                                for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 8019930:	4454      	add	r4, sl
 8019932:	42af      	cmp	r7, r5
 8019934:	d01a      	beq.n	801996c <arm_convolve_s8+0x4b8>
                                    if ((k_x >= 0 && k_x < input_x) && ((k_x % 2 == 0) || x_rshift == 0))
 8019936:	45a0      	cmp	r8, r4
 8019938:	d9f8      	bls.n	801992c <arm_convolve_s8+0x478>
                                        const int32_t k_x_rshifted = k_x >> x_rshift;
 801993a:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
                                                          (k_y_rshifted * input_x_rshifted + k_x_rshifted) * input_ch,
 801993c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
                                        const int32_t k_x_rshifted = k_x >> x_rshift;
 801993e:	fa44 f102 	asr.w	r1, r4, r2
                                    if ((k_x >= 0 && k_x < input_x) && ((k_x % 2 == 0) || x_rshift == 0))
 8019942:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8019944:	ea62 0004 	orn	r0, r2, r4
                                                          (k_y_rshifted * input_x_rshifted + k_x_rshifted) * input_ch,
 8019948:	4431      	add	r1, r6
    memcpy(dst, src, block_size);
 801994a:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
 801994c:	465a      	mov	r2, fp
                                    if ((k_x >= 0 && k_x < input_x) && ((k_x % 2 == 0) || x_rshift == 0))
 801994e:	f010 0f01 	tst.w	r0, #1
 8019952:	985e      	ldr	r0, [sp, #376]	@ 0x178
 8019954:	fb06 0101 	mla	r1, r6, r1, r0
 8019958:	d0e8      	beq.n	801992c <arm_convolve_s8+0x478>
                                for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 801995a:	3501      	adds	r5, #1
 801995c:	4618      	mov	r0, r3
 801995e:	f009 ff78 	bl	8023852 <memcpy>
 8019962:	4603      	mov	r3, r0
 8019964:	42af      	cmp	r7, r5
 8019966:	4454      	add	r4, sl
                                    im2col_buf += kernel_ch;
 8019968:	445b      	add	r3, fp
                                for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 801996a:	d1e4      	bne.n	8019936 <arm_convolve_s8+0x482>
 801996c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801996e:	e9dd ce0d 	ldrd	ip, lr, [sp, #52]	@ 0x34
 8019972:	e9dd 100f 	ldrd	r1, r0, [sp, #60]	@ 0x3c
 8019976:	e7bd      	b.n	80198f4 <arm_convolve_s8+0x440>
 8019978:	9e25      	ldr	r6, [sp, #148]	@ 0x94
 801997a:	9d26      	ldr	r5, [sp, #152]	@ 0x98
 801997c:	900d      	str	r0, [sp, #52]	@ 0x34
 801997e:	e70d      	b.n	801979c <arm_convolve_s8+0x2e8>
                            out = arm_nn_mat_mult_kernel_s8_s16(filter_data_ptr,
 8019980:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8019984:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8019986:	9e37      	ldr	r6, [sp, #220]	@ 0xdc
 8019988:	9306      	str	r3, [sp, #24]
 801998a:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 801998c:	9107      	str	r1, [sp, #28]
 801998e:	4631      	mov	r1, r6
 8019990:	9305      	str	r3, [sp, #20]
 8019992:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8019994:	f8bd 20f4 	ldrh.w	r2, [sp, #244]	@ 0xf4
 8019998:	9304      	str	r3, [sp, #16]
 801999a:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 801999c:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 801999e:	9301      	str	r3, [sp, #4]
 80199a0:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 80199a2:	9300      	str	r3, [sp, #0]
 80199a4:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 80199a6:	f001 fd1d 	bl	801b3e4 <arm_nn_mat_mult_kernel_s8_s16>
 80199aa:	e786      	b.n	80198ba <arm_convolve_s8+0x406>
 80199ac:	461a      	mov	r2, r3
 80199ae:	9c19      	ldr	r4, [sp, #100]	@ 0x64
                            for (int32_t i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 80199b0:	463b      	mov	r3, r7
                        for (int32_t i_ker_y = 0; i_ker_y < kernel_y; i_ker_y++)
 80199b2:	3301      	adds	r3, #1
 80199b4:	429a      	cmp	r2, r3
 80199b6:	d1fc      	bne.n	80199b2 <arm_convolve_s8+0x4fe>
 80199b8:	9419      	str	r4, [sp, #100]	@ 0x64
 80199ba:	e6ef      	b.n	801979c <arm_convolve_s8+0x2e8>
                for (i = 0; i < output_ch_per_group; i++)
 80199bc:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 80199be:	2b00      	cmp	r3, #0
 80199c0:	f000 8084 	beq.w	8019acc <arm_convolve_s8+0x618>
 80199c4:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 80199c6:	4463      	add	r3, ip
 80199c8:	9d2b      	ldr	r5, [sp, #172]	@ 0xac
 80199ca:	3a04      	subs	r2, #4
 80199cc:	930e      	str	r3, [sp, #56]	@ 0x38
 80199ce:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80199d0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80199d2:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 80199d4:	3301      	adds	r3, #1
                const int8_t *ker_a = filter_data_ptr;
 80199d6:	9e2e      	ldr	r6, [sp, #184]	@ 0xb8
 80199d8:	3a04      	subs	r2, #4
    const int32_t remainder_mask = (1 << exponent) - 1;
 80199da:	f8cd 9044 	str.w	r9, [sp, #68]	@ 0x44
 80199de:	920d      	str	r2, [sp, #52]	@ 0x34
 80199e0:	e9cd 3a0f 	strd	r3, sl, [sp, #60]	@ 0x3c
                    if (bias_data_ptr)
 80199e4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80199e6:	b103      	cbz	r3, 80199ea <arm_convolve_s8+0x536>
                        sum = bias_data_ptr[i];
 80199e8:	682b      	ldr	r3, [r5, #0]
                    while (col_count)
 80199ea:	9a4b      	ldr	r2, [sp, #300]	@ 0x12c
 80199ec:	2a00      	cmp	r2, #0
 80199ee:	d074      	beq.n	8019ada <arm_convolve_s8+0x626>
 80199f0:	9a4d      	ldr	r2, [sp, #308]	@ 0x134
                    const int16_t *ip_as_col = buffer_a;
 80199f2:	46f1      	mov	r9, lr
 80199f4:	f8cd e04c 	str.w	lr, [sp, #76]	@ 0x4c
 80199f8:	eb06 0a02 	add.w	sl, r6, r2
    memcpy(&val, *in_s8, 4);
 80199fc:	f856 2b04 	ldr.w	r2, [r6], #4
    memcpy(&val, *in_q15, 4);
 8019a00:	f8d9 e000 	ldr.w	lr, [r9]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8019a04:	fa2f f482 	sxtb16	r4, r2
    return (op1 >> op2) | (op1 << (32U - op2));
 8019a08:	ea4f 2232 	mov.w	r2, r2, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8019a0c:	fa2f f282 	sxtb16	r2, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8019a10:	fb24 340e 	smlad	r4, r4, lr, r3
 8019a14:	f8d9 3004 	ldr.w	r3, [r9, #4]
    *in_q15 += 2;
 8019a18:	f109 0908 	add.w	r9, r9, #8
 8019a1c:	fb22 4303 	smlad	r3, r2, r3, r4
                    while (col_count)
 8019a20:	4556      	cmp	r6, sl
 8019a22:	d1eb      	bne.n	80199fc <arm_convolve_s8+0x548>
 8019a24:	f8dd e04c 	ldr.w	lr, [sp, #76]	@ 0x4c
 8019a28:	9a4e      	ldr	r2, [sp, #312]	@ 0x138
                    while (col_count)
 8019a2a:	9c42      	ldr	r4, [sp, #264]	@ 0x108
 8019a2c:	2c00      	cmp	r4, #0
 8019a2e:	d052      	beq.n	8019ad6 <arm_convolve_s8+0x622>
                        sum += ker_a1 * ip_b1;
 8019a30:	8816      	ldrh	r6, [r2, #0]
 8019a32:	f99a 4000 	ldrsb.w	r4, [sl]
 8019a36:	fb16 3304 	smlabb	r3, r6, r4, r3
                    while (col_count)
 8019a3a:	9e43      	ldr	r6, [sp, #268]	@ 0x10c
 8019a3c:	b166      	cbz	r6, 8019a58 <arm_convolve_s8+0x5a4>
                        sum += ker_a1 * ip_b1;
 8019a3e:	f99a 4001 	ldrsb.w	r4, [sl, #1]
 8019a42:	8856      	ldrh	r6, [r2, #2]
 8019a44:	fb16 3304 	smlabb	r3, r6, r4, r3
                    while (col_count)
 8019a48:	9c42      	ldr	r4, [sp, #264]	@ 0x108
 8019a4a:	2c02      	cmp	r4, #2
 8019a4c:	d004      	beq.n	8019a58 <arm_convolve_s8+0x5a4>
                        sum += ker_a1 * ip_b1;
 8019a4e:	8894      	ldrh	r4, [r2, #4]
 8019a50:	f99a 2002 	ldrsb.w	r2, [sl, #2]
 8019a54:	fb14 3302 	smlabb	r3, r4, r2, r3
                    while (col_count)
 8019a58:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8019a5a:	eb0a 0602 	add.w	r6, sl, r2
                    sum = arm_nn_requantize(sum, output_mult_ptr[i], output_shift_ptr[i]);
 8019a5e:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019a60:	f04f 0a00 	mov.w	sl, #0
                for (i = 0; i < output_ch_per_group; i++)
 8019a64:	3504      	adds	r5, #4
                    sum = arm_nn_requantize(sum, output_mult_ptr[i], output_shift_ptr[i]);
 8019a66:	f854 2f04 	ldr.w	r2, [r4, #4]!
 8019a6a:	940d      	str	r4, [sp, #52]	@ 0x34
 8019a6c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8019a6e:	f854 9f04 	ldr.w	r9, [r4, #4]!
 8019a72:	940b      	str	r4, [sp, #44]	@ 0x2c
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8019a74:	ea22 74e2 	bic.w	r4, r2, r2, asr #31
 8019a78:	4252      	negs	r2, r2
 8019a7a:	fa03 f404 	lsl.w	r4, r3, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019a7e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8019a82:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019a86:	fbc4 3a09 	smlal	r3, sl, r4, r9
    const int32_t remainder_mask = (1 << exponent) - 1;
 8019a8a:	2401      	movs	r4, #1
    result = (int32_t)(mult.long_long >> 31);
 8019a8c:	0fdb      	lsrs	r3, r3, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 8019a8e:	4094      	lsls	r4, r2
    result = (int32_t)(mult.long_long >> 31);
 8019a90:	ea43 034a 	orr.w	r3, r3, sl, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 8019a94:	3c01      	subs	r4, #1
    int32_t remainder = remainder_mask & dividend;
 8019a96:	ea03 0904 	and.w	r9, r3, r4
    if (result < 0)
 8019a9a:	4113      	asrs	r3, r2
    int32_t threshold = remainder_mask >> 1;
 8019a9c:	ea4f 0464 	mov.w	r4, r4, asr #1
                    sum += out_offset;
 8019aa0:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
        threshold++;
 8019aa2:	bf48      	it	mi
 8019aa4:	3401      	addmi	r4, #1
    if (remainder > threshold)
 8019aa6:	45a1      	cmp	r9, r4
        result++;
 8019aa8:	bfc8      	it	gt
 8019aaa:	3301      	addgt	r3, #1
 8019aac:	4413      	add	r3, r2
                    sum = MAX(sum, out_activation_min);
 8019aae:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 8019ab0:	4293      	cmp	r3, r2
 8019ab2:	bfb8      	it	lt
 8019ab4:	4613      	movlt	r3, r2
                    sum = MIN(sum, out_activation_max);
 8019ab6:	9a35      	ldr	r2, [sp, #212]	@ 0xd4
 8019ab8:	4293      	cmp	r3, r2
 8019aba:	bfa8      	it	ge
 8019abc:	4613      	movge	r3, r2
                    *out++ = (int8_t)sum;
 8019abe:	f80c 3b01 	strb.w	r3, [ip], #1
                for (i = 0; i < output_ch_per_group; i++)
 8019ac2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8019ac4:	459c      	cmp	ip, r3
 8019ac6:	d18d      	bne.n	80199e4 <arm_convolve_s8+0x530>
 8019ac8:	e9dd a910 	ldrd	sl, r9, [sp, #64]	@ 0x40
                im2col_buf = (int8_t *)buffer_a + aligned_rhs_cols * 2;
 8019acc:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
                im2col_buf_start_s16 = buffer_a;
 8019ace:	f8cd e02c 	str.w	lr, [sp, #44]	@ 0x2c
                im2col_buf = (int8_t *)buffer_a + aligned_rhs_cols * 2;
 8019ad2:	930d      	str	r3, [sp, #52]	@ 0x34
 8019ad4:	e696      	b.n	8019804 <arm_convolve_s8+0x350>
                    while (col_count)
 8019ad6:	4656      	mov	r6, sl
 8019ad8:	e7c1      	b.n	8019a5e <arm_convolve_s8+0x5aa>
                    while (col_count)
 8019ada:	46b2      	mov	sl, r6
                    const int16_t *ip_as_col = buffer_a;
 8019adc:	4672      	mov	r2, lr
 8019ade:	e7a4      	b.n	8019a2a <arm_convolve_s8+0x576>
            if (out == NULL)
 8019ae0:	4663      	mov	r3, ip
 8019ae2:	2b00      	cmp	r3, #0
 8019ae4:	f47f ae8e 	bne.w	8019804 <arm_convolve_s8+0x350>
 8019ae8:	e6c0      	b.n	801986c <arm_convolve_s8+0x3b8>
 8019aea:	4652      	mov	r2, sl
    uint32_t x_rshift = 0;
 8019aec:	f8cd a078 	str.w	sl, [sp, #120]	@ 0x78
    uint32_t y_rshift = 0;
 8019af0:	f8cd a070 	str.w	sl, [sp, #112]	@ 0x70
 8019af4:	e544      	b.n	8019580 <arm_convolve_s8+0xcc>
        return ARM_CMSIS_NN_ARG_ERROR;
 8019af6:	f04f 30ff 	mov.w	r0, #4294967295
 8019afa:	e6b9      	b.n	8019870 <arm_convolve_s8+0x3bc>

08019afc <arm_convolve_wrapper_s16>:
                                             const cmsis_nn_dims *bias_dims,
                                             const cmsis_nn_bias_data *bias_data,
                                             const cmsis_nn_dims *output_dims,
                                             int16_t *output_data)
{
    return arm_convolve_s16(ctx,
 8019afc:	f7fe bfee 	b.w	8018adc <arm_convolve_s16>

08019b00 <arm_convolve_wrapper_s4>:
                                            const int8_t *filter_data,
                                            const cmsis_nn_dims *bias_dims,
                                            const int32_t *bias_data,
                                            const cmsis_nn_dims *output_dims,
                                            int8_t *output_data)
{
 8019b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if ((conv_params->padding.w == 0) && (conv_params->padding.h == 0) && (filter_dims->w == 1) &&
 8019b04:	690d      	ldr	r5, [r1, #16]
{
 8019b06:	b083      	sub	sp, #12
 8019b08:	468c      	mov	ip, r1
 8019b0a:	469e      	mov	lr, r3
 8019b0c:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 8019b0e:	9000      	str	r0, [sp, #0]
 8019b10:	9201      	str	r2, [sp, #4]
 8019b12:	e9dd 460c 	ldrd	r4, r6, [sp, #48]	@ 0x30
 8019b16:	e9dd ba0e 	ldrd	fp, sl, [sp, #56]	@ 0x38
 8019b1a:	e9dd 9810 	ldrd	r9, r8, [sp, #64]	@ 0x40
    if ((conv_params->padding.w == 0) && (conv_params->padding.h == 0) && (filter_dims->w == 1) &&
 8019b1e:	b90d      	cbnz	r5, 8019b24 <arm_convolve_wrapper_s4+0x24>
 8019b20:	694d      	ldr	r5, [r1, #20]
 8019b22:	b1d5      	cbz	r5, 8019b5a <arm_convolve_wrapper_s4+0x5a>
                                       bias_data,
                                       output_dims,
                                       output_data);
        }
    }
    else if ((input_dims->h == 1) && conv_params->dilation.w == 1 && (filter_dims->h == 1) &&
 8019b24:	f8de 3004 	ldr.w	r3, [lr, #4]
 8019b28:	2b01      	cmp	r3, #1
 8019b2a:	d106      	bne.n	8019b3a <arm_convolve_wrapper_s4+0x3a>
 8019b2c:	f8dc 3018 	ldr.w	r3, [ip, #24]
 8019b30:	2b01      	cmp	r3, #1
 8019b32:	d102      	bne.n	8019b3a <arm_convolve_wrapper_s4+0x3a>
 8019b34:	6873      	ldr	r3, [r6, #4]
 8019b36:	2b01      	cmp	r3, #1
 8019b38:	d01e      	beq.n	8019b78 <arm_convolve_wrapper_s4+0x78>
                                    output_data);
    }
#endif
    else
    {
        return arm_convolve_s4(ctx,
 8019b3a:	4673      	mov	r3, lr
 8019b3c:	9a01      	ldr	r2, [sp, #4]
 8019b3e:	4661      	mov	r1, ip
 8019b40:	9800      	ldr	r0, [sp, #0]
 8019b42:	940c      	str	r4, [sp, #48]	@ 0x30
 8019b44:	e9cd 8711 	strd	r8, r7, [sp, #68]	@ 0x44
 8019b48:	e9cd a90f 	strd	sl, r9, [sp, #60]	@ 0x3c
 8019b4c:	e9cd 6b0d 	strd	r6, fp, [sp, #52]	@ 0x34
                               bias_dims,
                               bias_data,
                               output_dims,
                               output_data);
    }
}
 8019b50:	b003      	add	sp, #12
 8019b52:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        return arm_convolve_s4(ctx,
 8019b56:	f7ff ba3b 	b.w	8018fd0 <arm_convolve_s4>
    if ((conv_params->padding.w == 0) && (conv_params->padding.h == 0) && (filter_dims->w == 1) &&
 8019b5a:	68b5      	ldr	r5, [r6, #8]
 8019b5c:	2d01      	cmp	r5, #1
 8019b5e:	d1e1      	bne.n	8019b24 <arm_convolve_wrapper_s4+0x24>
 8019b60:	6875      	ldr	r5, [r6, #4]
 8019b62:	2d01      	cmp	r5, #1
 8019b64:	d1de      	bne.n	8019b24 <arm_convolve_wrapper_s4+0x24>
        (filter_dims->h == 1) && (conv_params->dilation.w == 1 && conv_params->dilation.h == 1))
 8019b66:	698d      	ldr	r5, [r1, #24]
 8019b68:	2d01      	cmp	r5, #1
 8019b6a:	d1e6      	bne.n	8019b3a <arm_convolve_wrapper_s4+0x3a>
 8019b6c:	69cd      	ldr	r5, [r1, #28]
 8019b6e:	2d01      	cmp	r5, #1
 8019b70:	d01d      	beq.n	8019bae <arm_convolve_wrapper_s4+0xae>
    else if ((input_dims->h == 1) && conv_params->dilation.w == 1 && (filter_dims->h == 1) &&
 8019b72:	685b      	ldr	r3, [r3, #4]
 8019b74:	2b01      	cmp	r3, #1
 8019b76:	d1e0      	bne.n	8019b3a <arm_convolve_wrapper_s4+0x3a>
             ((conv_params->stride.w * input_dims->c) % 4 == 0) && (input_dims->c == filter_dims->c))
 8019b78:	f8de 200c 	ldr.w	r2, [lr, #12]
 8019b7c:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8019b80:	fb02 f303 	mul.w	r3, r2, r3
    else if ((input_dims->h == 1) && conv_params->dilation.w == 1 && (filter_dims->h == 1) &&
 8019b84:	079b      	lsls	r3, r3, #30
 8019b86:	d1d8      	bne.n	8019b3a <arm_convolve_wrapper_s4+0x3a>
             ((conv_params->stride.w * input_dims->c) % 4 == 0) && (input_dims->c == filter_dims->c))
 8019b88:	68f3      	ldr	r3, [r6, #12]
 8019b8a:	429a      	cmp	r2, r3
 8019b8c:	d1d5      	bne.n	8019b3a <arm_convolve_wrapper_s4+0x3a>
        return arm_convolve_1_x_n_s4(ctx,
 8019b8e:	4673      	mov	r3, lr
 8019b90:	9a01      	ldr	r2, [sp, #4]
 8019b92:	4661      	mov	r1, ip
 8019b94:	9800      	ldr	r0, [sp, #0]
 8019b96:	940c      	str	r4, [sp, #48]	@ 0x30
 8019b98:	e9cd 8711 	strd	r8, r7, [sp, #68]	@ 0x44
 8019b9c:	e9cd a90f 	strd	sl, r9, [sp, #60]	@ 0x3c
 8019ba0:	e9cd 6b0d 	strd	r6, fp, [sp, #52]	@ 0x34
}
 8019ba4:	b003      	add	sp, #12
 8019ba6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        return arm_convolve_1_x_n_s4(ctx,
 8019baa:	f7fe bd5d 	b.w	8018668 <arm_convolve_1_x_n_s4>
        if ((conv_params->stride.w == 1) && (conv_params->stride.h == 1))
 8019bae:	688d      	ldr	r5, [r1, #8]
 8019bb0:	2d01      	cmp	r5, #1
 8019bb2:	d102      	bne.n	8019bba <arm_convolve_wrapper_s4+0xba>
 8019bb4:	68cd      	ldr	r5, [r1, #12]
 8019bb6:	2d01      	cmp	r5, #1
 8019bb8:	d00f      	beq.n	8019bda <arm_convolve_wrapper_s4+0xda>
            return arm_convolve_1x1_s4(ctx,
 8019bba:	4673      	mov	r3, lr
 8019bbc:	9a01      	ldr	r2, [sp, #4]
 8019bbe:	4661      	mov	r1, ip
 8019bc0:	9800      	ldr	r0, [sp, #0]
 8019bc2:	940c      	str	r4, [sp, #48]	@ 0x30
 8019bc4:	e9cd 8711 	strd	r8, r7, [sp, #68]	@ 0x44
 8019bc8:	e9cd a90f 	strd	sl, r9, [sp, #60]	@ 0x3c
 8019bcc:	e9cd 6b0d 	strd	r6, fp, [sp, #52]	@ 0x34
}
 8019bd0:	b003      	add	sp, #12
 8019bd2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            return arm_convolve_1x1_s4(ctx,
 8019bd6:	f7fe bdb3 	b.w	8018740 <arm_convolve_1x1_s4>
            return arm_convolve_1x1_s4_fast(ctx,
 8019bda:	e9cd 8711 	strd	r8, r7, [sp, #68]	@ 0x44
 8019bde:	e9cd a90f 	strd	sl, r9, [sp, #60]	@ 0x3c
 8019be2:	e9cd 6b0d 	strd	r6, fp, [sp, #52]	@ 0x34
 8019be6:	940c      	str	r4, [sp, #48]	@ 0x30
}
 8019be8:	b003      	add	sp, #12
 8019bea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            return arm_convolve_1x1_s4_fast(ctx,
 8019bee:	f7fe be23 	b.w	8018838 <arm_convolve_1x1_s4_fast>
 8019bf2:	bf00      	nop

08019bf4 <arm_convolve_wrapper_s8>:
                                            const int8_t *filter_data,
                                            const cmsis_nn_dims *bias_dims,
                                            const int32_t *bias_data,
                                            const cmsis_nn_dims *output_dims,
                                            int8_t *output_data)
{
 8019bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019bf8:	b08d      	sub	sp, #52	@ 0x34
    if ((conv_params->padding.w == 0) && (conv_params->padding.h == 0) && (filter_dims->w == 1) &&
 8019bfa:	690d      	ldr	r5, [r1, #16]
{
 8019bfc:	468c      	mov	ip, r1
 8019bfe:	469e      	mov	lr, r3
 8019c00:	9c16      	ldr	r4, [sp, #88]	@ 0x58
 8019c02:	900a      	str	r0, [sp, #40]	@ 0x28
 8019c04:	920b      	str	r2, [sp, #44]	@ 0x2c
 8019c06:	9409      	str	r4, [sp, #36]	@ 0x24
 8019c08:	e9dd 6b17 	ldrd	r6, fp, [sp, #92]	@ 0x5c
 8019c0c:	e9dd a919 	ldrd	sl, r9, [sp, #100]	@ 0x64
 8019c10:	e9dd 871b 	ldrd	r8, r7, [sp, #108]	@ 0x6c
    if ((conv_params->padding.w == 0) && (conv_params->padding.h == 0) && (filter_dims->w == 1) &&
 8019c14:	b90d      	cbnz	r5, 8019c1a <arm_convolve_wrapper_s8+0x26>
 8019c16:	694d      	ldr	r5, [r1, #20]
 8019c18:	b1ed      	cbz	r5, 8019c56 <arm_convolve_wrapper_s8+0x62>
                                       bias_data,
                                       output_dims,
                                       output_data);
        }
    }
    else if ((input_dims->h == 1) && conv_params->dilation.w == 1 && (filter_dims->h == 1) &&
 8019c1a:	f8de 3004 	ldr.w	r3, [lr, #4]
 8019c1e:	2b01      	cmp	r3, #1
 8019c20:	d106      	bne.n	8019c30 <arm_convolve_wrapper_s8+0x3c>
 8019c22:	f8dc 3018 	ldr.w	r3, [ip, #24]
 8019c26:	2b01      	cmp	r3, #1
 8019c28:	d102      	bne.n	8019c30 <arm_convolve_wrapper_s8+0x3c>
 8019c2a:	6873      	ldr	r3, [r6, #4]
 8019c2c:	2b01      	cmp	r3, #1
 8019c2e:	d022      	beq.n	8019c76 <arm_convolve_wrapper_s8+0x82>
                                     output_dims,
                                     output_data);
    }
    else
    {
        return arm_convolve_s8(ctx,
 8019c30:	4673      	mov	r3, lr
 8019c32:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8019c34:	4661      	mov	r1, ip
 8019c36:	e9dd 4009 	ldrd	r4, r0, [sp, #36]	@ 0x24
 8019c3a:	e9cd 8706 	strd	r8, r7, [sp, #24]
 8019c3e:	9400      	str	r4, [sp, #0]
 8019c40:	2400      	movs	r4, #0
 8019c42:	e9cd a903 	strd	sl, r9, [sp, #12]
 8019c46:	e9cd 6b01 	strd	r6, fp, [sp, #4]
 8019c4a:	9405      	str	r4, [sp, #20]
 8019c4c:	f7ff fc32 	bl	80194b4 <arm_convolve_s8>
                               bias_data,
                               NULL,
                               output_dims,
                               output_data);
    }
}
 8019c50:	b00d      	add	sp, #52	@ 0x34
 8019c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((conv_params->padding.w == 0) && (conv_params->padding.h == 0) && (filter_dims->w == 1) &&
 8019c56:	68b5      	ldr	r5, [r6, #8]
 8019c58:	2d01      	cmp	r5, #1
 8019c5a:	d1de      	bne.n	8019c1a <arm_convolve_wrapper_s8+0x26>
 8019c5c:	6875      	ldr	r5, [r6, #4]
 8019c5e:	2d01      	cmp	r5, #1
 8019c60:	d1db      	bne.n	8019c1a <arm_convolve_wrapper_s8+0x26>
        (filter_dims->h == 1) && (conv_params->dilation.w == 1 && conv_params->dilation.h == 1) &&
 8019c62:	698d      	ldr	r5, [r1, #24]
 8019c64:	2d01      	cmp	r5, #1
 8019c66:	d1e3      	bne.n	8019c30 <arm_convolve_wrapper_s8+0x3c>
 8019c68:	69cd      	ldr	r5, [r1, #28]
 8019c6a:	2d01      	cmp	r5, #1
 8019c6c:	d01f      	beq.n	8019cae <arm_convolve_wrapper_s8+0xba>
    else if ((input_dims->h == 1) && conv_params->dilation.w == 1 && (filter_dims->h == 1) &&
 8019c6e:	f8de 3004 	ldr.w	r3, [lr, #4]
 8019c72:	2b01      	cmp	r3, #1
 8019c74:	d1dc      	bne.n	8019c30 <arm_convolve_wrapper_s8+0x3c>
             ((conv_params->stride.w * input_dims->c) % 4 == 0) && (input_dims->c == filter_dims->c))
 8019c76:	f8de 200c 	ldr.w	r2, [lr, #12]
 8019c7a:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8019c7e:	fb02 f303 	mul.w	r3, r2, r3
    else if ((input_dims->h == 1) && conv_params->dilation.w == 1 && (filter_dims->h == 1) &&
 8019c82:	079b      	lsls	r3, r3, #30
 8019c84:	d1d4      	bne.n	8019c30 <arm_convolve_wrapper_s8+0x3c>
             ((conv_params->stride.w * input_dims->c) % 4 == 0) && (input_dims->c == filter_dims->c))
 8019c86:	68f3      	ldr	r3, [r6, #12]
 8019c88:	429a      	cmp	r2, r3
 8019c8a:	d1d1      	bne.n	8019c30 <arm_convolve_wrapper_s8+0x3c>
        return arm_convolve_1_x_n_s8(ctx,
 8019c8c:	4673      	mov	r3, lr
 8019c8e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8019c90:	4661      	mov	r1, ip
 8019c92:	e9dd 4009 	ldrd	r4, r0, [sp, #36]	@ 0x24
 8019c96:	e9cd 871b 	strd	r8, r7, [sp, #108]	@ 0x6c
 8019c9a:	e9cd a919 	strd	sl, r9, [sp, #100]	@ 0x64
 8019c9e:	e9cd 6b17 	strd	r6, fp, [sp, #92]	@ 0x5c
 8019ca2:	9416      	str	r4, [sp, #88]	@ 0x58
}
 8019ca4:	b00d      	add	sp, #52	@ 0x34
 8019ca6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        return arm_convolve_1_x_n_s8(ctx,
 8019caa:	f7fe bd1f 	b.w	80186ec <arm_convolve_1_x_n_s8>
        (filter_dims->h == 1) && (conv_params->dilation.w == 1 && conv_params->dilation.h == 1) &&
 8019cae:	68dd      	ldr	r5, [r3, #12]
 8019cb0:	68f4      	ldr	r4, [r6, #12]
 8019cb2:	42a5      	cmp	r5, r4
 8019cb4:	d1db      	bne.n	8019c6e <arm_convolve_wrapper_s8+0x7a>
        if ((conv_params->stride.w == 1) && (conv_params->stride.h == 1))
 8019cb6:	688c      	ldr	r4, [r1, #8]
 8019cb8:	2c01      	cmp	r4, #1
 8019cba:	d102      	bne.n	8019cc2 <arm_convolve_wrapper_s8+0xce>
 8019cbc:	68cc      	ldr	r4, [r1, #12]
 8019cbe:	2c01      	cmp	r4, #1
 8019cc0:	d010      	beq.n	8019ce4 <arm_convolve_wrapper_s8+0xf0>
            return arm_convolve_1x1_s8(ctx,
 8019cc2:	4673      	mov	r3, lr
 8019cc4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8019cc6:	4661      	mov	r1, ip
 8019cc8:	e9dd 4009 	ldrd	r4, r0, [sp, #36]	@ 0x24
 8019ccc:	e9cd 871b 	strd	r8, r7, [sp, #108]	@ 0x6c
 8019cd0:	e9cd a919 	strd	sl, r9, [sp, #100]	@ 0x64
 8019cd4:	e9cd 6b17 	strd	r6, fp, [sp, #92]	@ 0x5c
 8019cd8:	9416      	str	r4, [sp, #88]	@ 0x58
}
 8019cda:	b00d      	add	sp, #52	@ 0x34
 8019cdc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            return arm_convolve_1x1_s8(ctx,
 8019ce0:	f7fe bde0 	b.w	80188a4 <arm_convolve_1x1_s8>
            return arm_convolve_1x1_s8_fast(ctx,
 8019ce4:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8019ce6:	e9cd 871b 	strd	r8, r7, [sp, #108]	@ 0x6c
 8019cea:	e9cd a919 	strd	sl, r9, [sp, #100]	@ 0x64
 8019cee:	e9cd 6b17 	strd	r6, fp, [sp, #92]	@ 0x5c
 8019cf2:	9416      	str	r4, [sp, #88]	@ 0x58
}
 8019cf4:	b00d      	add	sp, #52	@ 0x34
 8019cf6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            return arm_convolve_1x1_s8_fast(ctx,
 8019cfa:	f7fe be5d 	b.w	80189b8 <arm_convolve_1x1_s8_fast>
 8019cfe:	bf00      	nop

08019d00 <arm_nn_mat_mult_kernel_row_offset_s8_s16>:
                                                 const int32_t num_col_a,
                                                 const int32_t aligned_num_col_a,
                                                 const int32_t *const output_bias,
                                                 const int32_t row_address_offset,
                                                 int8_t *out_0)
{
 8019d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019d04:	b097      	sub	sp, #92	@ 0x5c
 8019d06:	4698      	mov	r8, r3
 8019d08:	4693      	mov	fp, r2
 8019d0a:	4607      	mov	r7, r0
 8019d0c:	f9bd 3088 	ldrsh.w	r3, [sp, #136]	@ 0x88
 8019d10:	460a      	mov	r2, r1
 8019d12:	f8dd a0a0 	ldr.w	sl, [sp, #160]	@ 0xa0
 8019d16:	9302      	str	r3, [sp, #8]
 8019d18:	f9bd 308c 	ldrsh.w	r3, [sp, #140]	@ 0x8c
 8019d1c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8019d1e:	9303      	str	r3, [sp, #12]

#if !defined(ARM_MATH_MVEI)
    /* set up the second output pointers */

    int8_t *out_1 = out_0 + row_address_offset;
 8019d20:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
{
 8019d22:	9925      	ldr	r1, [sp, #148]	@ 0x94
    int8_t *out_1 = out_0 + row_address_offset;
 8019d24:	eb0a 0903 	add.w	r9, sl, r3
    const int32_t *bias = output_bias;

    uint16_t row_count = output_ch / 2;
    const int8_t *ip_a0 = input_a;
    /* this loop over rows in A */
    while (row_count)
 8019d28:	ea5f 035b 	movs.w	r3, fp, lsr #1
 8019d2c:	f000 819b 	beq.w	801a066 <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x366>
    {
        /* setup pointers for B */
        const int16_t *ip_b0 = input_b;
        const int16_t *ip_b1 = ip_b0 + aligned_num_col_a;
 8019d30:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 8019d34:	f108 0608 	add.w	r6, r8, #8
 8019d38:	f109 0c02 	add.w	ip, r9, #2
    const int32_t remainder_mask = (1 << exponent) - 1;
 8019d3c:	463d      	mov	r5, r7
 8019d3e:	920c      	str	r2, [sp, #48]	@ 0x30
            ch_1_out_0 = *bias;
            ch_1_out_1 = *bias++;
        }

    #if defined(ARM_MATH_DSP)
        int32_t col_count = num_col_a / 4;
 8019d40:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8019d42:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8019d44:	2a00      	cmp	r2, #0
 8019d46:	9312      	str	r3, [sp, #72]	@ 0x48
 8019d48:	f8cd 904c 	str.w	r9, [sp, #76]	@ 0x4c
 8019d4c:	bfb8      	it	lt
 8019d4e:	3203      	addlt	r2, #3
 8019d50:	9125      	str	r1, [sp, #148]	@ 0x94
 8019d52:	f8cd a0a0 	str.w	sl, [sp, #160]	@ 0xa0
 8019d56:	1090      	asrs	r0, r2, #2
 8019d58:	1e5a      	subs	r2, r3, #1
 8019d5a:	b292      	uxth	r2, r2
 8019d5c:	900d      	str	r0, [sp, #52]	@ 0x34
 8019d5e:	eb04 04c0 	add.w	r4, r4, r0, lsl #3
 8019d62:	eb09 0242 	add.w	r2, r9, r2, lsl #1
 8019d66:	9411      	str	r4, [sp, #68]	@ 0x44
 8019d68:	3204      	adds	r2, #4
 8019d6a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8019d6c:	920e      	str	r2, [sp, #56]	@ 0x38
 8019d6e:	eb04 04c0 	add.w	r4, r4, r0, lsl #3
            ch_1_out_1 = SMLAD(a12, b1, ch_1_out_1);

            col_count--;
        } /* while over col_count */

        col_count = num_col_a & 0x3;
 8019d72:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8019d74:	0080      	lsls	r0, r0, #2
 8019d76:	9410      	str	r4, [sp, #64]	@ 0x40
 8019d78:	f002 0203 	and.w	r2, r2, #3
 8019d7c:	900f      	str	r0, [sp, #60]	@ 0x3c
 8019d7e:	4630      	mov	r0, r6
 8019d80:	9207      	str	r2, [sp, #28]
 8019d82:	f10a 0202 	add.w	r2, sl, #2
 8019d86:	9204      	str	r2, [sp, #16]
 8019d88:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8019d8a:	3208      	adds	r2, #8
 8019d8c:	e9cd b814 	strd	fp, r8, [sp, #80]	@ 0x50
 8019d90:	4614      	mov	r4, r2
 8019d92:	46e0      	mov	r8, ip
        const int8_t *ip_a1 = ip_a0 + num_col_a;
 8019d94:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8019d96:	18e9      	adds	r1, r5, r3
        if (bias)
 8019d98:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8019d9a:	2b00      	cmp	r3, #0
 8019d9c:	f000 8227 	beq.w	801a1ee <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x4ee>
 8019da0:	461a      	mov	r2, r3
            ch_0_out_0 = *bias;
 8019da2:	681b      	ldr	r3, [r3, #0]
            ch_1_out_0 = *bias;
 8019da4:	f8d2 b004 	ldr.w	fp, [r2, #4]
            ch_1_out_1 = *bias++;
 8019da8:	3208      	adds	r2, #8
 8019daa:	9226      	str	r2, [sp, #152]	@ 0x98
        while (col_count)
 8019dac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019dae:	2a00      	cmp	r2, #0
 8019db0:	f000 8222 	beq.w	801a1f8 <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x4f8>
        int32_t col_count = num_col_a / 4;
 8019db4:	4694      	mov	ip, r2
        while (col_count)
 8019db6:	46da      	mov	sl, fp
 8019db8:	461a      	mov	r2, r3
 8019dba:	46a9      	mov	r9, r5
        const int8_t *ip_a1 = ip_a0 + num_col_a;
 8019dbc:	9101      	str	r1, [sp, #4]
        while (col_count)
 8019dbe:	950a      	str	r5, [sp, #40]	@ 0x28
        const int16_t *ip_b0 = input_b;
 8019dc0:	e9dd 670b 	ldrd	r6, r7, [sp, #44]	@ 0x2c
        while (col_count)
 8019dc4:	e9cd 8405 	strd	r8, r4, [sp, #20]
 8019dc8:	e9cd 1008 	strd	r1, r0, [sp, #32]
    memcpy(&val, *in_s8, 4);
 8019dcc:	9c01      	ldr	r4, [sp, #4]
 8019dce:	f859 0b04 	ldr.w	r0, [r9], #4
 8019dd2:	f854 1b04 	ldr.w	r1, [r4], #4
    return (op1 >> op2) | (op1 << (32U - op2));
 8019dd6:	ea4f 2530 	mov.w	r5, r0, ror #8
    memcpy(&val, *in_q15, 4);
 8019dda:	f8d6 8000 	ldr.w	r8, [r6]
    memcpy(&val, *in_s8, 4);
 8019dde:	9401      	str	r4, [sp, #4]
 8019de0:	ea4f 2431 	mov.w	r4, r1, ror #8
    memcpy(&val, *in_q15, 4);
 8019de4:	f8d7 e000 	ldr.w	lr, [r7]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8019de8:	fa2f f585 	sxtb16	r5, r5
 8019dec:	fa2f f080 	sxtb16	r0, r0
 8019df0:	fa2f f484 	sxtb16	r4, r4
 8019df4:	fa2f f181 	sxtb16	r1, r1
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8019df8:	fb20 3308 	smlad	r3, r0, r8, r3
 8019dfc:	fb20 220e 	smlad	r2, r0, lr, r2
 8019e00:	fb21 bb08 	smlad	fp, r1, r8, fp
 8019e04:	fb21 aa0e 	smlad	sl, r1, lr, sl
 8019e08:	6870      	ldr	r0, [r6, #4]
    *in_q15 += 2;
 8019e0a:	3708      	adds	r7, #8
    memcpy(&val, *in_q15, 4);
 8019e0c:	f857 1c04 	ldr.w	r1, [r7, #-4]
    *in_q15 += 2;
 8019e10:	3608      	adds	r6, #8
 8019e12:	fb25 3300 	smlad	r3, r5, r0, r3
 8019e16:	fb25 2201 	smlad	r2, r5, r1, r2
 8019e1a:	fb24 bb00 	smlad	fp, r4, r0, fp
 8019e1e:	fb24 aa01 	smlad	sl, r4, r1, sl
 8019e22:	f1bc 0c01 	subs.w	ip, ip, #1
 8019e26:	d1d1      	bne.n	8019dcc <arm_nn_mat_mult_kernel_row_offset_s8_s16+0xcc>
 8019e28:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 8019e2a:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8019e2c:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 8019e30:	4435      	add	r5, r6
 8019e32:	4431      	add	r1, r6
 8019e34:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8019e36:	e9dd 8405 	ldrd	r8, r4, [sp, #20]
 8019e3a:	9605      	str	r6, [sp, #20]
 8019e3c:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8019e3e:	9601      	str	r6, [sp, #4]

    #else
        int32_t col_count = num_col_a;
    #endif
        while (col_count)
 8019e40:	9e07      	ldr	r6, [sp, #28]
 8019e42:	2e00      	cmp	r6, #0
 8019e44:	d03c      	beq.n	8019ec0 <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x1c0>
        {
            int8_t a0 = *ip_a0++;
            int16_t b0 = *ip_b0++;
 8019e46:	9f01      	ldr	r7, [sp, #4]
        while (col_count)
 8019e48:	2e01      	cmp	r6, #1
            int8_t a0 = *ip_a0++;
 8019e4a:	f995 9000 	ldrsb.w	r9, [r5]
            int16_t b0 = *ip_b0++;
 8019e4e:	f9b7 e000 	ldrsh.w	lr, [r7]
            int8_t a1 = *ip_a1++;
 8019e52:	f991 c000 	ldrsb.w	ip, [r1]
            int16_t b1 = *ip_b1++;
 8019e56:	9f05      	ldr	r7, [sp, #20]

            ch_0_out_0 += a0 * b0;
 8019e58:	fb0e 3309 	mla	r3, lr, r9, r3
            ch_0_out_1 += a0 * b1;
            ch_1_out_0 += a1 * b0;
 8019e5c:	fb0e bb0c 	mla	fp, lr, ip, fp
            int16_t b1 = *ip_b1++;
 8019e60:	f9b7 e000 	ldrsh.w	lr, [r7]
        while (col_count)
 8019e64:	9606      	str	r6, [sp, #24]
            ch_0_out_1 += a0 * b1;
 8019e66:	fb0e 2209 	mla	r2, lr, r9, r2
            ch_1_out_1 += a1 * b1;
 8019e6a:	fb0e aa0c 	mla	sl, lr, ip, sl
        while (col_count)
 8019e6e:	d025      	beq.n	8019ebc <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x1bc>
            int16_t b0 = *ip_b0++;
 8019e70:	9e01      	ldr	r6, [sp, #4]
            int8_t a0 = *ip_a0++;
 8019e72:	f995 9001 	ldrsb.w	r9, [r5, #1]
            int16_t b0 = *ip_b0++;
 8019e76:	f9b6 e002 	ldrsh.w	lr, [r6, #2]
            int8_t a1 = *ip_a1++;
 8019e7a:	f991 c001 	ldrsb.w	ip, [r1, #1]
        while (col_count)
 8019e7e:	9e06      	ldr	r6, [sp, #24]
            ch_0_out_0 += a0 * b0;
 8019e80:	fb0e 3309 	mla	r3, lr, r9, r3
            ch_1_out_0 += a1 * b0;
 8019e84:	fb0e bb0c 	mla	fp, lr, ip, fp
            int16_t b1 = *ip_b1++;
 8019e88:	f9b7 e002 	ldrsh.w	lr, [r7, #2]
        while (col_count)
 8019e8c:	2e02      	cmp	r6, #2
            ch_0_out_1 += a0 * b1;
 8019e8e:	fb0e 2209 	mla	r2, lr, r9, r2
            ch_1_out_1 += a1 * b1;
 8019e92:	fb0e aa0c 	mla	sl, lr, ip, sl
        while (col_count)
 8019e96:	d011      	beq.n	8019ebc <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x1bc>
            int16_t b0 = *ip_b0++;
 8019e98:	9e01      	ldr	r6, [sp, #4]
            int8_t a1 = *ip_a1++;
 8019e9a:	f991 1002 	ldrsb.w	r1, [r1, #2]
            int16_t b0 = *ip_b0++;
 8019e9e:	f9b6 7004 	ldrsh.w	r7, [r6, #4]
            int16_t b1 = *ip_b1++;
 8019ea2:	9e05      	ldr	r6, [sp, #20]
            ch_1_out_0 += a1 * b0;
 8019ea4:	fb07 bb01 	mla	fp, r7, r1, fp
            int16_t b1 = *ip_b1++;
 8019ea8:	f9b6 6004 	ldrsh.w	r6, [r6, #4]
            ch_1_out_1 += a1 * b1;
 8019eac:	fb06 aa01 	mla	sl, r6, r1, sl
            int8_t a0 = *ip_a0++;
 8019eb0:	f995 1002 	ldrsb.w	r1, [r5, #2]
            ch_0_out_0 += a0 * b0;
 8019eb4:	fb07 3301 	mla	r3, r7, r1, r3
            ch_0_out_1 += a0 * b1;
 8019eb8:	fb06 2201 	mla	r2, r6, r1, r2
        while (col_count)
 8019ebc:	9907      	ldr	r1, [sp, #28]
 8019ebe:	440d      	add	r5, r1
            col_count--;
        } /* while over col_count */

        ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 8019ec0:	f850 6c08 	ldr.w	r6, [r0, #-8]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019ec4:	f04f 0c00 	mov.w	ip, #0
 8019ec8:	f854 1c08 	ldr.w	r1, [r4, #-8]
    while (row_count)
 8019ecc:	f108 0802 	add.w	r8, r8, #2
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8019ed0:	ea26 77e6 	bic.w	r7, r6, r6, asr #31
 8019ed4:	4276      	negs	r6, r6
 8019ed6:	3408      	adds	r4, #8
 8019ed8:	3008      	adds	r0, #8
 8019eda:	fa03 f707 	lsl.w	r7, r3, r7
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019ede:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8019ee2:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019ee6:	fbc7 3c01 	smlal	r3, ip, r7, r1
    const int32_t remainder_mask = (1 << exponent) - 1;
 8019eea:	2101      	movs	r1, #1
    result = (int32_t)(mult.long_long >> 31);
 8019eec:	0fdb      	lsrs	r3, r3, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 8019eee:	40b1      	lsls	r1, r6
    result = (int32_t)(mult.long_long >> 31);
 8019ef0:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 8019ef4:	3901      	subs	r1, #1
    int32_t remainder = remainder_mask & dividend;
 8019ef6:	ea03 0701 	and.w	r7, r3, r1
    if (result < 0)
 8019efa:	4133      	asrs	r3, r6
    int32_t threshold = remainder_mask >> 1;
 8019efc:	ea4f 0161 	mov.w	r1, r1, asr #1
        threshold++;
 8019f00:	bf48      	it	mi
 8019f02:	3101      	addmi	r1, #1
    if (remainder > threshold)
 8019f04:	428f      	cmp	r7, r1
        ch_0_out_0 += out_offset;
 8019f06:	9921      	ldr	r1, [sp, #132]	@ 0x84
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019f08:	f04f 0700 	mov.w	r7, #0
        result++;
 8019f0c:	bfc8      	it	gt
 8019f0e:	3301      	addgt	r3, #1
 8019f10:	440b      	add	r3, r1
        ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 8019f12:	9902      	ldr	r1, [sp, #8]
 8019f14:	428b      	cmp	r3, r1
 8019f16:	bfb8      	it	lt
 8019f18:	460b      	movlt	r3, r1
        ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 8019f1a:	9903      	ldr	r1, [sp, #12]
 8019f1c:	428b      	cmp	r3, r1
 8019f1e:	bfa8      	it	ge
 8019f20:	460b      	movge	r3, r1
        *out_0++ = (int8_t)ch_0_out_0;
 8019f22:	9904      	ldr	r1, [sp, #16]
 8019f24:	f801 3c02 	strb.w	r3, [r1, #-2]

        ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 8019f28:	f850 1c10 	ldr.w	r1, [r0, #-16]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019f2c:	f854 3c10 	ldr.w	r3, [r4, #-16]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8019f30:	ea21 76e1 	bic.w	r6, r1, r1, asr #31
 8019f34:	4249      	negs	r1, r1
 8019f36:	fa02 f606 	lsl.w	r6, r2, r6
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019f3a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8019f3e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019f42:	fbc6 2703 	smlal	r2, r7, r6, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 8019f46:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 8019f48:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 8019f4a:	408b      	lsls	r3, r1
    result = (int32_t)(mult.long_long >> 31);
 8019f4c:	ea42 0247 	orr.w	r2, r2, r7, lsl #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019f50:	2700      	movs	r7, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 8019f52:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 8019f54:	ea02 0603 	and.w	r6, r2, r3
    if (result < 0)
 8019f58:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 8019f5a:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 8019f5e:	bf48      	it	mi
 8019f60:	3301      	addmi	r3, #1
    if (remainder > threshold)
 8019f62:	429e      	cmp	r6, r3
        ch_0_out_1 += out_offset;
 8019f64:	9b21      	ldr	r3, [sp, #132]	@ 0x84
        result++;
 8019f66:	bfc8      	it	gt
 8019f68:	3201      	addgt	r2, #1
 8019f6a:	441a      	add	r2, r3
        ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 8019f6c:	9b02      	ldr	r3, [sp, #8]
 8019f6e:	429a      	cmp	r2, r3
 8019f70:	bfb8      	it	lt
 8019f72:	461a      	movlt	r2, r3
        ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 8019f74:	9b03      	ldr	r3, [sp, #12]
 8019f76:	429a      	cmp	r2, r3
 8019f78:	bfa8      	it	ge
 8019f7a:	461a      	movge	r2, r3
        *out_1++ = (int8_t)ch_0_out_1;
 8019f7c:	f808 2c04 	strb.w	r2, [r8, #-4]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019f80:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
        out_mult++;
        out_shift++;

        ch_1_out_0 = arm_nn_requantize(ch_1_out_0, *out_mult, *out_shift);
 8019f84:	f850 1c0c 	ldr.w	r1, [r0, #-12]
 8019f88:	f854 3c0c 	ldr.w	r3, [r4, #-12]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8019f8c:	ea21 76e1 	bic.w	r6, r1, r1, asr #31
 8019f90:	4249      	negs	r1, r1
 8019f92:	fa0b f606 	lsl.w	r6, fp, r6
 8019f96:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019f9a:	fbc6 2703 	smlal	r2, r7, r6, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 8019f9e:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 8019fa0:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 8019fa2:	408b      	lsls	r3, r1
    result = (int32_t)(mult.long_long >> 31);
 8019fa4:	ea42 0247 	orr.w	r2, r2, r7, lsl #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019fa8:	2700      	movs	r7, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 8019faa:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 8019fac:	ea02 0603 	and.w	r6, r2, r3
    if (result < 0)
 8019fb0:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 8019fb2:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 8019fb6:	bf48      	it	mi
 8019fb8:	3301      	addmi	r3, #1
    if (remainder > threshold)
 8019fba:	429e      	cmp	r6, r3
        ch_1_out_0 += out_offset;
 8019fbc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
        result++;
 8019fbe:	bfc8      	it	gt
 8019fc0:	3201      	addgt	r2, #1
 8019fc2:	441a      	add	r2, r3
        ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 8019fc4:	9b02      	ldr	r3, [sp, #8]
 8019fc6:	429a      	cmp	r2, r3
 8019fc8:	bfb8      	it	lt
 8019fca:	461a      	movlt	r2, r3
        ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 8019fcc:	9b03      	ldr	r3, [sp, #12]
 8019fce:	429a      	cmp	r2, r3
 8019fd0:	bfa8      	it	ge
 8019fd2:	461a      	movge	r2, r3
        *out_0++ = (int8_t)ch_1_out_0;
 8019fd4:	9b04      	ldr	r3, [sp, #16]
 8019fd6:	f803 2c01 	strb.w	r2, [r3, #-1]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019fda:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000

        ch_1_out_1 = arm_nn_requantize(ch_1_out_1, *out_mult, *out_shift);
 8019fde:	f850 1c0c 	ldr.w	r1, [r0, #-12]
 8019fe2:	f854 3c0c 	ldr.w	r3, [r4, #-12]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8019fe6:	ea21 76e1 	bic.w	r6, r1, r1, asr #31
 8019fea:	4249      	negs	r1, r1
 8019fec:	fa0a f606 	lsl.w	r6, sl, r6
 8019ff0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8019ff4:	fbc6 2703 	smlal	r2, r7, r6, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 8019ff8:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 8019ffa:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 8019ffc:	408b      	lsls	r3, r1
    result = (int32_t)(mult.long_long >> 31);
 8019ffe:	ea42 0247 	orr.w	r2, r2, r7, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801a002:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 801a004:	ea02 0603 	and.w	r6, r2, r3
    if (result < 0)
 801a008:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 801a00a:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 801a00e:	bf48      	it	mi
 801a010:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801a012:	429e      	cmp	r6, r3
        ch_1_out_1 += out_offset;
 801a014:	9b21      	ldr	r3, [sp, #132]	@ 0x84
        result++;
 801a016:	bfc8      	it	gt
 801a018:	3201      	addgt	r2, #1
 801a01a:	441a      	add	r2, r3
        *out_1++ = (int8_t)ch_1_out_1;
        out_mult++;
        out_shift++;

        /* skip row */
        ip_a0 += num_col_a;
 801a01c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801a01e:	441d      	add	r5, r3
    while (row_count)
 801a020:	9b04      	ldr	r3, [sp, #16]
 801a022:	3302      	adds	r3, #2
 801a024:	9304      	str	r3, [sp, #16]
        ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 801a026:	9b02      	ldr	r3, [sp, #8]
 801a028:	429a      	cmp	r2, r3
 801a02a:	bfb8      	it	lt
 801a02c:	461a      	movlt	r2, r3
        ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 801a02e:	9b03      	ldr	r3, [sp, #12]
 801a030:	429a      	cmp	r2, r3
 801a032:	bfa8      	it	ge
 801a034:	461a      	movge	r2, r3
    while (row_count)
 801a036:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
        *out_1++ = (int8_t)ch_1_out_1;
 801a038:	f808 2c03 	strb.w	r2, [r8, #-3]
    while (row_count)
 801a03c:	4598      	cmp	r8, r3
 801a03e:	f47f aea9 	bne.w	8019d94 <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x94>
 801a042:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801a044:	462f      	mov	r7, r5
 801a046:	f8dd a0a0 	ldr.w	sl, [sp, #160]	@ 0xa0
 801a04a:	9925      	ldr	r1, [sp, #148]	@ 0x94
 801a04c:	e9dd 3912 	ldrd	r3, r9, [sp, #72]	@ 0x48
 801a050:	e9dd b814 	ldrd	fp, r8, [sp, #80]	@ 0x50
 801a054:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801a058:	eb0a 0a43 	add.w	sl, sl, r3, lsl #1
 801a05c:	eb09 0943 	add.w	r9, r9, r3, lsl #1
 801a060:	9220      	str	r2, [sp, #128]	@ 0x80
 801a062:	eb08 08c3 	add.w	r8, r8, r3, lsl #3
        row_count--;
    }

    /* compute the last odd numbered row if any */
    if (output_ch & 0x1)
 801a066:	f01b 0f01 	tst.w	fp, #1
 801a06a:	f000 80b9 	beq.w	801a1e0 <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x4e0>
    {
        /* setup pointers for B */
        const int16_t *ip_b0 = input_b;
        const int16_t *ip_b1 = ip_b0 + aligned_num_col_a;
 801a06e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801a070:	eb03 0c41 	add.w	ip, r3, r1, lsl #1

        int32_t ch_0_out_0 = 0;
        int32_t ch_0_out_1 = 0;

        /* load the bias */
        if (bias)
 801a074:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801a076:	2b00      	cmp	r3, #0
 801a078:	f000 80c5 	beq.w	801a206 <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x506>
        {
            ch_0_out_0 = *bias;
 801a07c:	6819      	ldr	r1, [r3, #0]
            ch_0_out_1 = *bias++;
        }

    #if defined(ARM_MATH_DSP)
        int32_t col_count = num_col_a >> 2;
        while (col_count)
 801a07e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801a080:	109b      	asrs	r3, r3, #2
 801a082:	f000 80c2 	beq.w	801a20a <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x50a>
        const int16_t *ip_b1 = ip_b0 + aligned_num_col_a;
 801a086:	4665      	mov	r5, ip
        const int16_t *ip_b0 = input_b;
 801a088:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
        int32_t col_count = num_col_a >> 2;
 801a08a:	461e      	mov	r6, r3
        while (col_count)
 801a08c:	460a      	mov	r2, r1
 801a08e:	46be      	mov	lr, r7
 801a090:	9301      	str	r3, [sp, #4]
 801a092:	f8cd 9010 	str.w	r9, [sp, #16]
    memcpy(&val, *in_s8, 4);
 801a096:	f85e 3b04 	ldr.w	r3, [lr], #4
    memcpy(&val, *in_q15, 4);
 801a09a:	f8d4 9000 	ldr.w	r9, [r4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801a09e:	fa2f f083 	sxtb16	r0, r3
    return (op1 >> op2) | (op1 << (32U - op2));
 801a0a2:	ea4f 2333 	mov.w	r3, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801a0a6:	fa2f f383 	sxtb16	r3, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801a0aa:	fb20 1109 	smlad	r1, r0, r9, r1
 801a0ae:	f8d5 9000 	ldr.w	r9, [r5]
 801a0b2:	fb20 2009 	smlad	r0, r0, r9, r2
 801a0b6:	f8d4 9004 	ldr.w	r9, [r4, #4]
    *in_q15 += 2;
 801a0ba:	3508      	adds	r5, #8
    memcpy(&val, *in_q15, 4);
 801a0bc:	f855 2c04 	ldr.w	r2, [r5, #-4]
    *in_q15 += 2;
 801a0c0:	3408      	adds	r4, #8
 801a0c2:	fb23 1109 	smlad	r1, r3, r9, r1
 801a0c6:	fb23 0202 	smlad	r2, r3, r2, r0
 801a0ca:	3e01      	subs	r6, #1
 801a0cc:	d1e3      	bne.n	801a096 <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x396>
 801a0ce:	9b01      	ldr	r3, [sp, #4]
 801a0d0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801a0d2:	eb0c 0cc3 	add.w	ip, ip, r3, lsl #3
 801a0d6:	f8dd 9010 	ldr.w	r9, [sp, #16]
 801a0da:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 801a0de:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 801a0e2:	930b      	str	r3, [sp, #44]	@ 0x2c
        col_count = num_col_a & 0x3;

    #else
        int32_t col_count = num_col_a;
    #endif
        while (col_count)
 801a0e4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801a0e6:	f013 0003 	ands.w	r0, r3, #3
 801a0ea:	d01f      	beq.n	801a12c <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x42c>
        {
            int8_t a0 = *ip_a0++;
            int16_t b0 = *ip_b0++;
            int16_t b1 = *ip_b1++;

            ch_0_out_0 += a0 * b0;
 801a0ec:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
        while (col_count)
 801a0ee:	2801      	cmp	r0, #1
            int8_t a0 = *ip_a0++;
 801a0f0:	f997 3000 	ldrsb.w	r3, [r7]
            ch_0_out_0 += a0 * b0;
 801a0f4:	882c      	ldrh	r4, [r5, #0]
 801a0f6:	fb14 1103 	smlabb	r1, r4, r3, r1
            ch_0_out_1 += a0 * b1;
 801a0fa:	f8bc 4000 	ldrh.w	r4, [ip]
 801a0fe:	fb14 2203 	smlabb	r2, r4, r3, r2
        while (col_count)
 801a102:	d013      	beq.n	801a12c <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x42c>
            int8_t a0 = *ip_a0++;
 801a104:	f997 3001 	ldrsb.w	r3, [r7, #1]
        while (col_count)
 801a108:	2802      	cmp	r0, #2
            ch_0_out_0 += a0 * b0;
 801a10a:	886c      	ldrh	r4, [r5, #2]
 801a10c:	fb14 1103 	smlabb	r1, r4, r3, r1
            ch_0_out_1 += a0 * b1;
 801a110:	f8bc 4002 	ldrh.w	r4, [ip, #2]
 801a114:	fb14 2203 	smlabb	r2, r4, r3, r2
        while (col_count)
 801a118:	d008      	beq.n	801a12c <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x42c>
            int8_t a0 = *ip_a0++;
 801a11a:	f997 3002 	ldrsb.w	r3, [r7, #2]
            ch_0_out_0 += a0 * b0;
 801a11e:	88a8      	ldrh	r0, [r5, #4]
 801a120:	fb10 1103 	smlabb	r1, r0, r3, r1
            ch_0_out_1 += a0 * b1;
 801a124:	f8bc 0004 	ldrh.w	r0, [ip, #4]
 801a128:	fb10 2203 	smlabb	r2, r0, r3, r2
            col_count--;
        }

        ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 801a12c:	f8d8 4000 	ldr.w	r4, [r8]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a130:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 801a134:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801a136:	2600      	movs	r6, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801a138:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
 801a13c:	4264      	negs	r4, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a13e:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801a140:	fa01 f505 	lsl.w	r5, r1, r5
 801a144:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a148:	fbc5 0603 	smlal	r0, r6, r5, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801a14c:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 801a14e:	0fc0      	lsrs	r0, r0, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801a150:	40a3      	lsls	r3, r4
    result = (int32_t)(mult.long_long >> 31);
 801a152:	ea40 0046 	orr.w	r0, r0, r6, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801a156:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 801a158:	ea00 0103 	and.w	r1, r0, r3
    if (result < 0)
 801a15c:	4120      	asrs	r0, r4
    int32_t threshold = remainder_mask >> 1;
 801a15e:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 801a162:	bf48      	it	mi
 801a164:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801a166:	4299      	cmp	r1, r3
        ch_0_out_0 += out_offset;
 801a168:	9b21      	ldr	r3, [sp, #132]	@ 0x84
        ch_0_out_0 = MAX(ch_0_out_0, activation_min);
        ch_0_out_0 = MIN(ch_0_out_0, activation_max);
        *out_0++ = (int8_t)ch_0_out_0;
 801a16a:	4651      	mov	r1, sl
        result++;
 801a16c:	bfc8      	it	gt
 801a16e:	3001      	addgt	r0, #1
        ch_0_out_0 += out_offset;
 801a170:	4418      	add	r0, r3
        ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 801a172:	9b02      	ldr	r3, [sp, #8]
 801a174:	4298      	cmp	r0, r3
 801a176:	bfb8      	it	lt
 801a178:	4618      	movlt	r0, r3
        ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 801a17a:	9b03      	ldr	r3, [sp, #12]
 801a17c:	4298      	cmp	r0, r3
 801a17e:	bfa8      	it	ge
 801a180:	4618      	movge	r0, r3
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a182:	9b20      	ldr	r3, [sp, #128]	@ 0x80
        *out_0++ = (int8_t)ch_0_out_0;
 801a184:	f801 0b01 	strb.w	r0, [r1], #1
 801a188:	468a      	mov	sl, r1

        ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 801a18a:	f8d8 0000 	ldr.w	r0, [r8]
 801a18e:	681d      	ldr	r5, [r3, #0]
 801a190:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801a194:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 801a198:	4240      	negs	r0, r0
 801a19a:	40a2      	lsls	r2, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a19c:	2400      	movs	r4, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801a19e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a1a2:	fbc2 3405 	smlal	r3, r4, r2, r5
    const int32_t remainder_mask = (1 << exponent) - 1;
 801a1a6:	2201      	movs	r2, #1
    result = (int32_t)(mult.long_long >> 31);
 801a1a8:	0fdb      	lsrs	r3, r3, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801a1aa:	4082      	lsls	r2, r0
    result = (int32_t)(mult.long_long >> 31);
 801a1ac:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801a1b0:	3a01      	subs	r2, #1
    int32_t remainder = remainder_mask & dividend;
 801a1b2:	ea03 0402 	and.w	r4, r3, r2
    if (result < 0)
 801a1b6:	4103      	asrs	r3, r0
    int32_t threshold = remainder_mask >> 1;
 801a1b8:	ea4f 0262 	mov.w	r2, r2, asr #1
        threshold++;
 801a1bc:	bf48      	it	mi
 801a1be:	3201      	addmi	r2, #1
    if (remainder > threshold)
 801a1c0:	4294      	cmp	r4, r2
        ch_0_out_1 += out_offset;
 801a1c2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
        result++;
 801a1c4:	bfc8      	it	gt
 801a1c6:	3301      	addgt	r3, #1
 801a1c8:	4413      	add	r3, r2
        ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 801a1ca:	9a02      	ldr	r2, [sp, #8]
 801a1cc:	429a      	cmp	r2, r3
 801a1ce:	bfb8      	it	lt
 801a1d0:	461a      	movlt	r2, r3
 801a1d2:	4613      	mov	r3, r2
        ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 801a1d4:	9a03      	ldr	r2, [sp, #12]
 801a1d6:	429a      	cmp	r2, r3
 801a1d8:	bfa8      	it	ge
 801a1da:	461a      	movge	r2, r3
        *out_1++ = (int8_t)ch_0_out_1;
 801a1dc:	f889 2000 	strb.w	r2, [r9]
        out_mult++;
        out_shift++;
    }

    out_0 += 2 * row_address_offset - output_ch;
 801a1e0:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801a1e2:	ebcb 0043 	rsb	r0, fp, r3, lsl #1
    (void)output_bias;
    (void)row_address_offset;
    (void)out_0;
    return NULL;
#endif
}
 801a1e6:	4450      	add	r0, sl
 801a1e8:	b017      	add	sp, #92	@ 0x5c
 801a1ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        while (col_count)
 801a1ee:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a1f0:	469b      	mov	fp, r3
 801a1f2:	2a00      	cmp	r2, #0
 801a1f4:	f47f adde 	bne.w	8019db4 <arm_nn_mat_mult_kernel_row_offset_s8_s16+0xb4>
        const int16_t *ip_b1 = ip_b0 + aligned_num_col_a;
 801a1f8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
        while (col_count)
 801a1fa:	46da      	mov	sl, fp
        const int16_t *ip_b1 = ip_b0 + aligned_num_col_a;
 801a1fc:	9205      	str	r2, [sp, #20]
        const int16_t *ip_b0 = input_b;
 801a1fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801a200:	9201      	str	r2, [sp, #4]
        while (col_count)
 801a202:	461a      	mov	r2, r3
 801a204:	e61c      	b.n	8019e40 <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x140>
 801a206:	4619      	mov	r1, r3
 801a208:	e739      	b.n	801a07e <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x37e>
        while (col_count)
 801a20a:	460a      	mov	r2, r1
 801a20c:	e76a      	b.n	801a0e4 <arm_nn_mat_mult_kernel_row_offset_s8_s16+0x3e4>
 801a20e:	bf00      	nop

0801a210 <arm_nn_mat_mult_kernel_s16>:
                                    const int32_t activation_min,
                                    const int32_t activation_max,
                                    const int32_t num_col_a,
                                    const cmsis_nn_bias_data *const bias_data,
                                    int16_t *out_0)
{
 801a210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a214:	b0a9      	sub	sp, #164	@ 0xa4
 801a216:	4682      	mov	sl, r0
 801a218:	931f      	str	r3, [sp, #124]	@ 0x7c
 801a21a:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 801a21c:	9114      	str	r1, [sp, #80]	@ 0x50
 801a21e:	4611      	mov	r1, r2
#if !defined(ARM_MATH_MVEI)
    const int64_t *bias_s64 = (const int64_t *)bias_data->data;
    const int32_t *bias_s32 = (const int32_t *)bias_data->data;
    const bool is_int32_bias = bias_data->is_int32_bias;
 801a220:	791a      	ldrb	r2, [r3, #4]
    const int64_t *bias_s64 = (const int64_t *)bias_data->data;
 801a222:	681b      	ldr	r3, [r3, #0]
{
 801a224:	f8dd 90dc 	ldr.w	r9, [sp, #220]	@ 0xdc

    const int32_t num_col_a_fast = is_int32_bias ? num_col_a : (num_col_a > MAX_COL_COUNT ? MAX_COL_COUNT : num_col_a);
 801a228:	9c35      	ldr	r4, [sp, #212]	@ 0xd4
    const bool is_int32_bias = bias_data->is_int32_bias;
 801a22a:	9217      	str	r2, [sp, #92]	@ 0x5c
    const int64_t *bias_s64 = (const int64_t *)bias_data->data;
 801a22c:	9318      	str	r3, [sp, #96]	@ 0x60
    const int32_t num_col_a_fast = is_int32_bias ? num_col_a : (num_col_a > MAX_COL_COUNT ? MAX_COL_COUNT : num_col_a);
 801a22e:	b922      	cbnz	r2, 801a23a <arm_nn_mat_mult_kernel_s16+0x2a>
 801a230:	f5b4 7f00 	cmp.w	r4, #512	@ 0x200
 801a234:	bfa8      	it	ge
 801a236:	f44f 7400 	movge.w	r4, #512	@ 0x200
    const int32_t num_col_a_slow = num_col_a - MAX_COL_COUNT;
 801a23a:	9b35      	ldr	r3, [sp, #212]	@ 0xd4

    int16_t *out_1 = out_0 + output_ch;
    int32_t row_count = output_ch / 2;
 801a23c:	2900      	cmp	r1, #0
    int16_t *out_1 = out_0 + output_ch;
 801a23e:	eb09 0b41 	add.w	fp, r9, r1, lsl #1
    const int32_t num_col_a_slow = num_col_a - MAX_COL_COUNT;
 801a242:	f5a3 7600 	sub.w	r6, r3, #512	@ 0x200
    int16_t *out_1 = out_0 + output_ch;
 801a246:	ea4f 0341 	mov.w	r3, r1, lsl #1
 801a24a:	9320      	str	r3, [sp, #128]	@ 0x80
    int32_t row_count = output_ch / 2;
 801a24c:	460b      	mov	r3, r1
 801a24e:	bfb8      	it	lt
 801a250:	1c4b      	addlt	r3, r1, #1
    const int8_t *ip_a0 = input_a;

    /* This loop over rows in A */
    while (row_count)
 801a252:	1058      	asrs	r0, r3, #1
 801a254:	f000 83e8 	beq.w	801aa28 <arm_nn_mat_mult_kernel_s16+0x818>
    {
        /* Setup pointers for B */
        const int16_t *ip_b0 = input_b;
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801a258:	9a35      	ldr	r2, [sp, #212]	@ 0xd4
        int32_t ch_0_out_1 = 0;
        int32_t ch_1_out_0 = 0;
        int32_t ch_1_out_1 = 0;

    #if defined(ARM_MATH_DSP)
        uint16_t col_count = num_col_a_fast / 4;
 801a25a:	2c00      	cmp	r4, #0
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801a25c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
            int64_t ch_1_out_0_s64 = ch_1_out_0;
            int64_t ch_1_out_1_s64 = ch_1_out_1;

            if (num_col_a > MAX_COL_COUNT)
            {
                col_count = num_col_a_slow;
 801a25e:	b2b5      	uxth	r5, r6
    const int32_t remainder_mask = (1 << exponent) - 1;
 801a260:	f8cd b098 	str.w	fp, [sp, #152]	@ 0x98
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801a264:	eb03 0342 	add.w	r3, r3, r2, lsl #1
                col_count = num_col_a_slow;
 801a268:	9521      	str	r5, [sp, #132]	@ 0x84
 801a26a:	9d1f      	ldr	r5, [sp, #124]	@ 0x7c
        col_count = num_col_a_fast & 0x3;
 801a26c:	f004 0203 	and.w	r2, r4, #3
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801a270:	9316      	str	r3, [sp, #88]	@ 0x58
        uint16_t col_count = num_col_a_fast / 4;
 801a272:	4623      	mov	r3, r4
 801a274:	bfb8      	it	lt
 801a276:	1ce3      	addlt	r3, r4, #3
 801a278:	f105 0708 	add.w	r7, r5, #8
 801a27c:	9d32      	ldr	r5, [sp, #200]	@ 0xc8
 801a27e:	f3c3 038f 	ubfx	r3, r3, #2, #16
        col_count = num_col_a_fast & 0x3;
 801a282:	9213      	str	r2, [sp, #76]	@ 0x4c
 801a284:	f105 0808 	add.w	r8, r5, #8
 801a288:	f109 0504 	add.w	r5, r9, #4
        uint16_t col_count = num_col_a_fast / 4;
 801a28c:	9315      	str	r3, [sp, #84]	@ 0x54
 801a28e:	3b01      	subs	r3, #1
 801a290:	950c      	str	r5, [sp, #48]	@ 0x30
 801a292:	f10b 0504 	add.w	r5, fp, #4
 801a296:	b29b      	uxth	r3, r3
            col_count--;
 801a298:	3a01      	subs	r2, #1
 801a29a:	9501      	str	r5, [sp, #4]
 801a29c:	46bc      	mov	ip, r7
 801a29e:	3301      	adds	r3, #1
 801a2a0:	b292      	uxth	r2, r2
 801a2a2:	f8dd b004 	ldr.w	fp, [sp, #4]
 801a2a6:	009d      	lsls	r5, r3, #2
 801a2a8:	921c      	str	r2, [sp, #112]	@ 0x70
 801a2aa:	3201      	adds	r2, #1
    int32_t row_count = output_ch / 2;
 801a2ac:	900d      	str	r0, [sp, #52]	@ 0x34
 801a2ae:	950e      	str	r5, [sp, #56]	@ 0x38
 801a2b0:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 801a2b2:	921e      	str	r2, [sp, #120]	@ 0x78
 801a2b4:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 801a2b8:	9127      	str	r1, [sp, #156]	@ 0x9c
 801a2ba:	f8cd 90dc 	str.w	r9, [sp, #220]	@ 0xdc
 801a2be:	951b      	str	r5, [sp, #108]	@ 0x6c
 801a2c0:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 801a2c2:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 801a2c6:	931a      	str	r3, [sp, #104]	@ 0x68
 801a2c8:	0053      	lsls	r3, r2, #1
 801a2ca:	931d      	str	r3, [sp, #116]	@ 0x74
    const int32_t *bias_s32 = (const int32_t *)bias_data->data;
 801a2cc:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801a2ce:	9319      	str	r3, [sp, #100]	@ 0x64
 801a2d0:	b2b3      	uxth	r3, r6
 801a2d2:	e9cd 6024 	strd	r6, r0, [sp, #144]	@ 0x90
 801a2d6:	e9cd 3422 	strd	r3, r4, [sp, #136]	@ 0x88
        const int8_t *ip_a1 = ip_a0 + num_col_a;
 801a2da:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 801a2dc:	eb0a 0103 	add.w	r1, sl, r3
        while (col_count)
 801a2e0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801a2e2:	2b00      	cmp	r3, #0
 801a2e4:	f000 8315 	beq.w	801a912 <arm_nn_mat_mult_kernel_s16+0x702>
        int32_t ch_1_out_1 = 0;
 801a2e8:	f04f 0900 	mov.w	r9, #0
 801a2ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801a2ee:	9f16      	ldr	r7, [sp, #88]	@ 0x58
 801a2f0:	4453      	add	r3, sl
        const int16_t *ip_b0 = input_b;
 801a2f2:	9e14      	ldr	r6, [sp, #80]	@ 0x50
        int32_t ch_1_out_0 = 0;
 801a2f4:	464c      	mov	r4, r9
        int32_t ch_0_out_0 = 0;
 801a2f6:	464d      	mov	r5, r9
 801a2f8:	9303      	str	r3, [sp, #12]
        const int8_t *ip_a1 = ip_a0 + num_col_a;
 801a2fa:	9102      	str	r1, [sp, #8]
        int32_t ch_0_out_0 = 0;
 801a2fc:	f8cd 9004 	str.w	r9, [sp, #4]
 801a300:	e9cd 1b0f 	strd	r1, fp, [sp, #60]	@ 0x3c
 801a304:	e9cd 8c11 	strd	r8, ip, [sp, #68]	@ 0x44
    memcpy(&val, *in_q15, 4);
 801a308:	f8d6 8000 	ldr.w	r8, [r6]
 801a30c:	f8d7 e000 	ldr.w	lr, [r7]
    memcpy(&val, *in_s8, 4);
 801a310:	f85a 1b04 	ldr.w	r1, [sl], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801a314:	fa2f f091 	sxtb16	r0, r1, ror #8
 801a318:	9a02      	ldr	r2, [sp, #8]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801a31a:	fa2f f181 	sxtb16	r1, r1
 801a31e:	f852 3b04 	ldr.w	r3, [r2], #4
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 801a322:	eac0 4c21 	pkhtb	ip, r0, r1, asr #16
    memcpy(&val, *in_s8, 4);
 801a326:	9202      	str	r2, [sp, #8]
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 801a328:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801a32c:	fa2f fb93 	sxtb16	fp, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801a330:	fa2f f383 	sxtb16	r3, r3
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 801a334:	eacb 4023 	pkhtb	r0, fp, r3, asr #16
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 801a338:	eac3 430b 	pkhbt	r3, r3, fp, lsl #16
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801a33c:	fb21 5508 	smlad	r5, r1, r8, r5
 801a340:	9a01      	ldr	r2, [sp, #4]
 801a342:	fb21 220e 	smlad	r2, r1, lr, r2
 801a346:	fb23 4408 	smlad	r4, r3, r8, r4
 801a34a:	fb23 930e 	smlad	r3, r3, lr, r9
    memcpy(&val, *in_q15, 4);
 801a34e:	6871      	ldr	r1, [r6, #4]
    *in_q15 += 2;
 801a350:	3708      	adds	r7, #8
    memcpy(&val, *in_q15, 4);
 801a352:	f857 9c04 	ldr.w	r9, [r7, #-4]
    *in_q15 += 2;
 801a356:	3608      	adds	r6, #8
 801a358:	fb2c 5501 	smlad	r5, ip, r1, r5
 801a35c:	fb2c 2209 	smlad	r2, ip, r9, r2
 801a360:	9201      	str	r2, [sp, #4]
 801a362:	fb20 4401 	smlad	r4, r0, r1, r4
 801a366:	fb20 3909 	smlad	r9, r0, r9, r3
        while (col_count)
 801a36a:	9b03      	ldr	r3, [sp, #12]
 801a36c:	459a      	cmp	sl, r3
 801a36e:	d1cb      	bne.n	801a308 <arm_nn_mat_mult_kernel_s16+0xf8>
 801a370:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a372:	e9dd 1b0f 	ldrd	r1, fp, [sp, #60]	@ 0x3c
 801a376:	e9dd 8c11 	ldrd	r8, ip, [sp, #68]	@ 0x44
 801a37a:	4419      	add	r1, r3
 801a37c:	e9dd 031a 	ldrd	r0, r3, [sp, #104]	@ 0x68
        while (col_count)
 801a380:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801a382:	2e00      	cmp	r6, #0
 801a384:	d03f      	beq.n	801a406 <arm_nn_mat_mult_kernel_s16+0x1f6>
            int8_t a0 = *ip_a0++;
 801a386:	9f03      	ldr	r7, [sp, #12]
            int8_t a1 = *ip_a1++;
 801a388:	f991 6000 	ldrsb.w	r6, [r1]
            int8_t a0 = *ip_a0++;
 801a38c:	f997 e000 	ldrsb.w	lr, [r7]
            int16_t b0 = *ip_b0++;
 801a390:	f9b3 7000 	ldrsh.w	r7, [r3]
            ch_0_out_0 += a0 * b0;
 801a394:	fb07 550e 	mla	r5, r7, lr, r5
            ch_1_out_0 += a1 * b0;
 801a398:	fb07 4406 	mla	r4, r7, r6, r4
            int16_t b1 = *ip_b1++;
 801a39c:	f9b0 7000 	ldrsh.w	r7, [r0]
            ch_0_out_1 += a0 * b1;
 801a3a0:	fb07 220e 	mla	r2, r7, lr, r2
            ch_1_out_1 += a1 * b1;
 801a3a4:	fb07 9906 	mla	r9, r7, r6, r9
        while (col_count)
 801a3a8:	9f1c      	ldr	r7, [sp, #112]	@ 0x70
 801a3aa:	b327      	cbz	r7, 801a3f6 <arm_nn_mat_mult_kernel_s16+0x1e6>
            int8_t a0 = *ip_a0++;
 801a3ac:	9f03      	ldr	r7, [sp, #12]
            int8_t a1 = *ip_a1++;
 801a3ae:	f991 6001 	ldrsb.w	r6, [r1, #1]
            int8_t a0 = *ip_a0++;
 801a3b2:	f997 e001 	ldrsb.w	lr, [r7, #1]
            int16_t b0 = *ip_b0++;
 801a3b6:	f9b3 7002 	ldrsh.w	r7, [r3, #2]
            ch_1_out_0 += a1 * b0;
 801a3ba:	fb07 4406 	mla	r4, r7, r6, r4
            ch_0_out_0 += a0 * b0;
 801a3be:	fb07 550e 	mla	r5, r7, lr, r5
            int16_t b1 = *ip_b1++;
 801a3c2:	f9b0 7002 	ldrsh.w	r7, [r0, #2]
            ch_1_out_1 += a1 * b1;
 801a3c6:	fb07 9906 	mla	r9, r7, r6, r9
        while (col_count)
 801a3ca:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
            ch_0_out_1 += a0 * b1;
 801a3cc:	fb07 220e 	mla	r2, r7, lr, r2
        while (col_count)
 801a3d0:	2e02      	cmp	r6, #2
 801a3d2:	d010      	beq.n	801a3f6 <arm_nn_mat_mult_kernel_s16+0x1e6>
            int8_t a0 = *ip_a0++;
 801a3d4:	9f03      	ldr	r7, [sp, #12]
            int8_t a1 = *ip_a1++;
 801a3d6:	f991 6002 	ldrsb.w	r6, [r1, #2]
            int8_t a0 = *ip_a0++;
 801a3da:	f997 e002 	ldrsb.w	lr, [r7, #2]
            int16_t b0 = *ip_b0++;
 801a3de:	f9b3 7004 	ldrsh.w	r7, [r3, #4]
            ch_0_out_0 += a0 * b0;
 801a3e2:	fb07 550e 	mla	r5, r7, lr, r5
            ch_1_out_0 += a1 * b0;
 801a3e6:	fb07 4406 	mla	r4, r7, r6, r4
            int16_t b1 = *ip_b1++;
 801a3ea:	f9b0 7004 	ldrsh.w	r7, [r0, #4]
            ch_0_out_1 += a0 * b1;
 801a3ee:	fb07 220e 	mla	r2, r7, lr, r2
            ch_1_out_1 += a1 * b1;
 801a3f2:	fb07 9906 	mla	r9, r7, r6, r9
        while (col_count)
 801a3f6:	9e03      	ldr	r6, [sp, #12]
 801a3f8:	9f1e      	ldr	r7, [sp, #120]	@ 0x78
 801a3fa:	443e      	add	r6, r7
 801a3fc:	4439      	add	r1, r7
 801a3fe:	9603      	str	r6, [sp, #12]
 801a400:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
 801a402:	4433      	add	r3, r6
 801a404:	4430      	add	r0, r6
        if (is_int32_bias)
 801a406:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 801a408:	2e00      	cmp	r6, #0
 801a40a:	f000 8174 	beq.w	801a6f6 <arm_nn_mat_mult_kernel_s16+0x4e6>
            if (bias_s32)
 801a40e:	9919      	ldr	r1, [sp, #100]	@ 0x64
 801a410:	b141      	cbz	r1, 801a424 <arm_nn_mat_mult_kernel_s16+0x214>
                ch_0_out_0 += *bias_s32;
 801a412:	680b      	ldr	r3, [r1, #0]
                ch_1_out_1 += *bias_s32++;
 801a414:	3108      	adds	r1, #8
                ch_0_out_0 += *bias_s32;
 801a416:	441d      	add	r5, r3
                ch_0_out_1 += *bias_s32++;
 801a418:	441a      	add	r2, r3
                ch_1_out_0 += *bias_s32;
 801a41a:	f851 3c04 	ldr.w	r3, [r1, #-4]
                ch_1_out_1 += *bias_s32++;
 801a41e:	9119      	str	r1, [sp, #100]	@ 0x64
                ch_1_out_0 += *bias_s32;
 801a420:	441c      	add	r4, r3
                ch_1_out_1 += *bias_s32++;
 801a422:	4499      	add	r9, r3
            ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 801a424:	f85c 1c08 	ldr.w	r1, [ip, #-8]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a428:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801a42c:	f858 7c08 	ldr.w	r7, [r8, #-8]
 801a430:	2000      	movs	r0, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801a432:	ea21 76e1 	bic.w	r6, r1, r1, asr #31
 801a436:	4249      	negs	r1, r1
 801a438:	40b5      	lsls	r5, r6
 801a43a:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 801a43e:	fa02 f606 	lsl.w	r6, r2, r6
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a442:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 801a446:	fbc5 3007 	smlal	r3, r0, r5, r7
    result = (int32_t)(mult.long_long >> 31);
 801a44a:	0fdb      	lsrs	r3, r3, #31
 801a44c:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801a450:	2001      	movs	r0, #1
 801a452:	4088      	lsls	r0, r1
 801a454:	3801      	subs	r0, #1
    int32_t threshold = remainder_mask >> 1;
 801a456:	1045      	asrs	r5, r0, #1
    int32_t remainder = remainder_mask & dividend;
 801a458:	ea03 0e00 	and.w	lr, r3, r0
    if (result < 0)
 801a45c:	410b      	asrs	r3, r1
        threshold++;
 801a45e:	bf4c      	ite	mi
 801a460:	f105 0a01 	addmi.w	sl, r5, #1
    int32_t threshold = remainder_mask >> 1;
 801a464:	46aa      	movpl	sl, r5
    if (remainder > threshold)
 801a466:	45d6      	cmp	lr, sl
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a468:	f04f 0e00 	mov.w	lr, #0
 801a46c:	fbc6 2e07 	smlal	r2, lr, r6, r7
    result = (int32_t)(mult.long_long >> 31);
 801a470:	ea4f 72d2 	mov.w	r2, r2, lsr #31
        result++;
 801a474:	bfc8      	it	gt
 801a476:	3301      	addgt	r3, #1
            ch_1_out_0 = arm_nn_requantize(ch_1_out_0, *out_mult, *out_shift);
 801a478:	f858 6c04 	ldr.w	r6, [r8, #-4]
    result = (int32_t)(mult.long_long >> 31);
 801a47c:	ea42 024e 	orr.w	r2, r2, lr, lsl #1
    int32_t remainder = remainder_mask & dividend;
 801a480:	4010      	ands	r0, r2
    if (result < 0)
 801a482:	410a      	asrs	r2, r1
            ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 801a484:	9933      	ldr	r1, [sp, #204]	@ 0xcc
        threshold++;
 801a486:	bf48      	it	mi
 801a488:	3501      	addmi	r5, #1
    if (remainder > threshold)
 801a48a:	42a8      	cmp	r0, r5
        result++;
 801a48c:	bfc8      	it	gt
 801a48e:	3201      	addgt	r2, #1
 801a490:	428b      	cmp	r3, r1
 801a492:	bfb8      	it	lt
 801a494:	460b      	movlt	r3, r1
            ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 801a496:	428a      	cmp	r2, r1
 801a498:	bfb8      	it	lt
 801a49a:	460a      	movlt	r2, r1
            ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 801a49c:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 801a49e:	428b      	cmp	r3, r1
 801a4a0:	bfa8      	it	ge
 801a4a2:	460b      	movge	r3, r1
            *out_0++ = (int16_t)ch_0_out_0;
 801a4a4:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801a4a6:	f821 3c04 	strh.w	r3, [r1, #-4]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a4aa:	2100      	movs	r1, #0
            ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 801a4ac:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 801a4ae:	429a      	cmp	r2, r3
 801a4b0:	bfa8      	it	ge
 801a4b2:	461a      	movge	r2, r3
 801a4b4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
            *out_1++ = (int16_t)ch_0_out_1;
 801a4b8:	f82b 2c04 	strh.w	r2, [fp, #-4]
            ch_1_out_0 = arm_nn_requantize(ch_1_out_0, *out_mult, *out_shift);
 801a4bc:	f85c 2c04 	ldr.w	r2, [ip, #-4]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801a4c0:	ea22 75e2 	bic.w	r5, r2, r2, asr #31
 801a4c4:	4252      	negs	r2, r2
 801a4c6:	40ac      	lsls	r4, r5
 801a4c8:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 801a4cc:	fa09 f505 	lsl.w	r5, r9, r5
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a4d0:	fbc4 3106 	smlal	r3, r1, r4, r6
    result = (int32_t)(mult.long_long >> 31);
 801a4d4:	0fdb      	lsrs	r3, r3, #31
 801a4d6:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801a4da:	2101      	movs	r1, #1
 801a4dc:	4091      	lsls	r1, r2
 801a4de:	3901      	subs	r1, #1
    int32_t threshold = remainder_mask >> 1;
 801a4e0:	1048      	asrs	r0, r1, #1
    int32_t remainder = remainder_mask & dividend;
 801a4e2:	ea03 0401 	and.w	r4, r3, r1
    if (result < 0)
 801a4e6:	4113      	asrs	r3, r2
        threshold++;
 801a4e8:	bf4c      	ite	mi
 801a4ea:	1c47      	addmi	r7, r0, #1
    int32_t threshold = remainder_mask >> 1;
 801a4ec:	4607      	movpl	r7, r0
    if (remainder > threshold)
 801a4ee:	42bc      	cmp	r4, r7
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a4f0:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
 801a4f4:	f04f 0700 	mov.w	r7, #0
        result++;
 801a4f8:	bfc8      	it	gt
 801a4fa:	3301      	addgt	r3, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a4fc:	fbc5 4706 	smlal	r4, r7, r5, r6
    result = (int32_t)(mult.long_long >> 31);
 801a500:	0fe4      	lsrs	r4, r4, #31
 801a502:	ea44 0447 	orr.w	r4, r4, r7, lsl #1
    int32_t remainder = remainder_mask & dividend;
 801a506:	4021      	ands	r1, r4
    if (result < 0)
 801a508:	4114      	asrs	r4, r2
            ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 801a50a:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
        threshold++;
 801a50c:	bf48      	it	mi
 801a50e:	3001      	addmi	r0, #1
    if (remainder > threshold)
 801a510:	4281      	cmp	r1, r0
        result++;
 801a512:	bfc8      	it	gt
 801a514:	3401      	addgt	r4, #1
 801a516:	429a      	cmp	r2, r3
 801a518:	bfb8      	it	lt
 801a51a:	461a      	movlt	r2, r3
            ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 801a51c:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 801a51e:	429c      	cmp	r4, r3
 801a520:	bfb8      	it	lt
 801a522:	461c      	movlt	r4, r3
            ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 801a524:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 801a526:	429a      	cmp	r2, r3
 801a528:	bfa8      	it	ge
 801a52a:	461a      	movge	r2, r3
            ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 801a52c:	429c      	cmp	r4, r3
 801a52e:	bfa8      	it	ge
 801a530:	461c      	movge	r4, r3
            *out_0++ = (int16_t)ch_1_out_0;
 801a532:	b212      	sxth	r2, r2
            *out_1++ = (int16_t)ch_1_out_1;
 801a534:	b223      	sxth	r3, r4
            *out_0++ = (int16_t)ch_1_out_0;
 801a536:	990c      	ldr	r1, [sp, #48]	@ 0x30
    while (row_count)
 801a538:	f10c 0c08 	add.w	ip, ip, #8
 801a53c:	f108 0808 	add.w	r8, r8, #8
 801a540:	f10b 0b04 	add.w	fp, fp, #4
            *out_0++ = (int16_t)ch_1_out_0;
 801a544:	f821 2c02 	strh.w	r2, [r1, #-2]
            *out_1++ = (int16_t)ch_1_out_1;
 801a548:	f82b 3c06 	strh.w	r3, [fp, #-6]
            out_mult++;
            out_shift++;
        }

        /* Skip row */
        ip_a0 += num_col_a;
 801a54c:	9a35      	ldr	r2, [sp, #212]	@ 0xd4
 801a54e:	9b03      	ldr	r3, [sp, #12]
 801a550:	4413      	add	r3, r2
 801a552:	469a      	mov	sl, r3
    while (row_count)
 801a554:	1d0b      	adds	r3, r1, #4
 801a556:	930c      	str	r3, [sp, #48]	@ 0x30
 801a558:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a55a:	3b01      	subs	r3, #1
 801a55c:	930d      	str	r3, [sp, #52]	@ 0x34
 801a55e:	f47f aebc 	bne.w	801a2da <arm_nn_mat_mult_kernel_s16+0xca>
 801a562:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801a564:	f8dd 90dc 	ldr.w	r9, [sp, #220]	@ 0xdc
 801a568:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 801a56a:	e9dd 0b25 	ldrd	r0, fp, [sp, #148]	@ 0x94
 801a56e:	e9dd 4623 	ldrd	r4, r6, [sp, #140]	@ 0x8c
 801a572:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 801a576:	eb09 0980 	add.w	r9, r9, r0, lsl #2
 801a57a:	931f      	str	r3, [sp, #124]	@ 0x7c
 801a57c:	eb0b 0b80 	add.w	fp, fp, r0, lsl #2
 801a580:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 801a582:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 801a586:	9332      	str	r3, [sp, #200]	@ 0xc8
        row_count--;
    }

    /* Compute the last odd numbered row if any */
    if (output_ch & 0x1)
 801a588:	07cb      	lsls	r3, r1, #31
 801a58a:	f140 80af 	bpl.w	801a6ec <arm_nn_mat_mult_kernel_s16+0x4dc>
        int32_t ch_0_out_0 = 0;
        int32_t ch_0_out_1 = 0;

    #if defined(ARM_MATH_DSP)
        uint16_t col_count = num_col_a_fast >> 2;
        while (col_count)
 801a58e:	f3c4 028f 	ubfx	r2, r4, #2, #16
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801a592:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801a594:	9935      	ldr	r1, [sp, #212]	@ 0xd4
        uint16_t col_count = num_col_a_fast >> 2;
 801a596:	10a4      	asrs	r4, r4, #2
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801a598:	eb03 0e41 	add.w	lr, r3, r1, lsl #1
        while (col_count)
 801a59c:	2a00      	cmp	r2, #0
 801a59e:	f000 8240 	beq.w	801aa22 <arm_nn_mat_mult_kernel_s16+0x812>
 801a5a2:	b2a7      	uxth	r7, r4
        int32_t ch_0_out_1 = 0;
 801a5a4:	2200      	movs	r2, #0
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801a5a6:	4675      	mov	r5, lr
        const int16_t *ip_b0 = input_b;
 801a5a8:	461c      	mov	r4, r3
 801a5aa:	eb0a 0c87 	add.w	ip, sl, r7, lsl #2
        int32_t ch_0_out_0 = 0;
 801a5ae:	4611      	mov	r1, r2
 801a5b0:	9601      	str	r6, [sp, #4]
    memcpy(&val, *in_s8, 4);
 801a5b2:	f85a 3b04 	ldr.w	r3, [sl], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801a5b6:	fa2f f693 	sxtb16	r6, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801a5ba:	fa2f f383 	sxtb16	r3, r3
    memcpy(&val, *in_q15, 4);
 801a5be:	f8d4 8000 	ldr.w	r8, [r4]
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 801a5c2:	eac6 4023 	pkhtb	r0, r6, r3, asr #16
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 801a5c6:	eac3 4306 	pkhbt	r3, r3, r6, lsl #16
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801a5ca:	fb23 1108 	smlad	r1, r3, r8, r1
    memcpy(&val, *in_q15, 4);
 801a5ce:	682e      	ldr	r6, [r5, #0]
 801a5d0:	fb23 2306 	smlad	r3, r3, r6, r2
 801a5d4:	6866      	ldr	r6, [r4, #4]
    *in_q15 += 2;
 801a5d6:	3508      	adds	r5, #8
    memcpy(&val, *in_q15, 4);
 801a5d8:	f855 2c04 	ldr.w	r2, [r5, #-4]
    *in_q15 += 2;
 801a5dc:	3408      	adds	r4, #8
 801a5de:	fb20 1106 	smlad	r1, r0, r6, r1
 801a5e2:	fb20 3202 	smlad	r2, r0, r2, r3
        while (col_count)
 801a5e6:	45e2      	cmp	sl, ip
 801a5e8:	d1e3      	bne.n	801a5b2 <arm_nn_mat_mult_kernel_s16+0x3a2>
 801a5ea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801a5ec:	eb0e 0ec7 	add.w	lr, lr, r7, lsl #3
 801a5f0:	9e01      	ldr	r6, [sp, #4]
 801a5f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801a5f6:	9314      	str	r3, [sp, #80]	@ 0x50
        }
        col_count = num_col_a & 0x3;
    #else
        int32_t col_count = num_col_a_fast;
    #endif
        while (col_count)
 801a5f8:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 801a5fa:	f013 0303 	ands.w	r3, r3, #3
 801a5fe:	d026      	beq.n	801a64e <arm_nn_mat_mult_kernel_s16+0x43e>
        {
            int8_t a0 = *ip_a0++;
            int16_t b0 = *ip_b0++;
            int16_t b1 = *ip_b1++;

            ch_0_out_0 += a0 * b0;
 801a600:	9d14      	ldr	r5, [sp, #80]	@ 0x50
        while (col_count)
 801a602:	2b01      	cmp	r3, #1
            int8_t a0 = *ip_a0++;
 801a604:	f99c 0000 	ldrsb.w	r0, [ip]
            ch_0_out_0 += a0 * b0;
 801a608:	882c      	ldrh	r4, [r5, #0]
 801a60a:	fb14 1100 	smlabb	r1, r4, r0, r1
            ch_0_out_1 += a0 * b1;
 801a60e:	f8be 4000 	ldrh.w	r4, [lr]
 801a612:	fb14 2200 	smlabb	r2, r4, r0, r2
        while (col_count)
 801a616:	d013      	beq.n	801a640 <arm_nn_mat_mult_kernel_s16+0x430>
            int8_t a0 = *ip_a0++;
 801a618:	f99c 0001 	ldrsb.w	r0, [ip, #1]
        while (col_count)
 801a61c:	2b02      	cmp	r3, #2
            ch_0_out_0 += a0 * b0;
 801a61e:	886c      	ldrh	r4, [r5, #2]
 801a620:	fb14 1100 	smlabb	r1, r4, r0, r1
            ch_0_out_1 += a0 * b1;
 801a624:	f8be 4002 	ldrh.w	r4, [lr, #2]
 801a628:	fb14 2200 	smlabb	r2, r4, r0, r2
        while (col_count)
 801a62c:	d008      	beq.n	801a640 <arm_nn_mat_mult_kernel_s16+0x430>
            int8_t a0 = *ip_a0++;
 801a62e:	f99c 0002 	ldrsb.w	r0, [ip, #2]
            ch_0_out_0 += a0 * b0;
 801a632:	88ac      	ldrh	r4, [r5, #4]
 801a634:	fb14 1100 	smlabb	r1, r4, r0, r1
            ch_0_out_1 += a0 * b1;
 801a638:	f8be 4004 	ldrh.w	r4, [lr, #4]
 801a63c:	fb14 2200 	smlabb	r2, r4, r0, r2
        while (col_count)
 801a640:	9814      	ldr	r0, [sp, #80]	@ 0x50
 801a642:	449c      	add	ip, r3
 801a644:	eb0e 0e43 	add.w	lr, lr, r3, lsl #1
 801a648:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 801a64c:	9014      	str	r0, [sp, #80]	@ 0x50
            col_count--;
        }

        if (is_int32_bias)
 801a64e:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801a650:	2b00      	cmp	r3, #0
 801a652:	f000 8167 	beq.w	801a924 <arm_nn_mat_mult_kernel_s16+0x714>
        {
            if (bias_s32)
 801a656:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801a658:	b113      	cbz	r3, 801a660 <arm_nn_mat_mult_kernel_s16+0x450>
            {
                ch_0_out_0 += *bias_s32;
 801a65a:	681b      	ldr	r3, [r3, #0]
 801a65c:	4419      	add	r1, r3
                ch_0_out_1 += *bias_s32++;
 801a65e:	441a      	add	r2, r3
            }

            ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 801a660:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a662:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
 801a666:	2500      	movs	r5, #0
 801a668:	6818      	ldr	r0, [r3, #0]
 801a66a:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 801a66c:	681e      	ldr	r6, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801a66e:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 801a672:	4240      	negs	r0, r0
 801a674:	4099      	lsls	r1, r3
 801a676:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a67a:	fbc1 4506 	smlal	r4, r5, r1, r6
    result = (int32_t)(mult.long_long >> 31);
 801a67e:	0fe1      	lsrs	r1, r4, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801a680:	2401      	movs	r4, #1
    result = (int32_t)(mult.long_long >> 31);
 801a682:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801a686:	4084      	lsls	r4, r0
 801a688:	3c01      	subs	r4, #1
    int32_t threshold = remainder_mask >> 1;
 801a68a:	1065      	asrs	r5, r4, #1
    int32_t remainder = remainder_mask & dividend;
 801a68c:	ea01 0704 	and.w	r7, r1, r4
    if (result < 0)
 801a690:	4101      	asrs	r1, r0
        threshold++;
 801a692:	bf4c      	ite	mi
 801a694:	f105 0c01 	addmi.w	ip, r5, #1
    int32_t threshold = remainder_mask >> 1;
 801a698:	46ac      	movpl	ip, r5
    if (remainder > threshold)
 801a69a:	4567      	cmp	r7, ip
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801a69c:	fa02 f703 	lsl.w	r7, r2, r3
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a6a0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801a6a4:	f04f 0200 	mov.w	r2, #0
        result++;
 801a6a8:	bfc8      	it	gt
 801a6aa:	3101      	addgt	r1, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801a6ac:	fbc7 3206 	smlal	r3, r2, r7, r6
    result = (int32_t)(mult.long_long >> 31);
 801a6b0:	0fdb      	lsrs	r3, r3, #31
 801a6b2:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
            ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
            out_mult++;
            out_shift++;

            ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 801a6b6:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
    int32_t remainder = remainder_mask & dividend;
 801a6b8:	401c      	ands	r4, r3
    if (result < 0)
 801a6ba:	4103      	asrs	r3, r0
            ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 801a6bc:	9834      	ldr	r0, [sp, #208]	@ 0xd0
        threshold++;
 801a6be:	bf48      	it	mi
 801a6c0:	3501      	addmi	r5, #1
    if (remainder > threshold)
 801a6c2:	42ac      	cmp	r4, r5
        result++;
 801a6c4:	bfc8      	it	gt
 801a6c6:	3301      	addgt	r3, #1
            ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 801a6c8:	4291      	cmp	r1, r2
 801a6ca:	bfb8      	it	lt
 801a6cc:	4611      	movlt	r1, r2
            *out_0++ = (int16_t)ch_0_out_0;

            ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 801a6ce:	4293      	cmp	r3, r2
 801a6d0:	bfb8      	it	lt
 801a6d2:	4613      	movlt	r3, r2
            ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 801a6d4:	4281      	cmp	r1, r0
            *out_0++ = (int16_t)ch_0_out_0;
 801a6d6:	464a      	mov	r2, r9
            ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 801a6d8:	bfa8      	it	ge
 801a6da:	4601      	movge	r1, r0
            ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 801a6dc:	4283      	cmp	r3, r0
            *out_0++ = (int16_t)ch_0_out_0;
 801a6de:	f822 1b02 	strh.w	r1, [r2], #2
            ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 801a6e2:	bfa8      	it	ge
 801a6e4:	4603      	movge	r3, r0
            *out_0++ = (int16_t)ch_0_out_0;
 801a6e6:	4691      	mov	r9, r2
            *out_1++ = (int16_t)ch_0_out_1;
 801a6e8:	f8ab 3000 	strh.w	r3, [fp]
    (void)bias_data;
    (void)out_0;

    return NULL;
#endif
}
 801a6ec:	9820      	ldr	r0, [sp, #128]	@ 0x80
 801a6ee:	4448      	add	r0, r9
 801a6f0:	b029      	add	sp, #164	@ 0xa4
 801a6f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            int64_t ch_0_out_0_s64 = ch_0_out_0;
 801a6f6:	9504      	str	r5, [sp, #16]
 801a6f8:	17ed      	asrs	r5, r5, #31
            int64_t ch_0_out_1_s64 = ch_0_out_1;
 801a6fa:	e9cd 5205 	strd	r5, r2, [sp, #20]
 801a6fe:	17d2      	asrs	r2, r2, #31
            int64_t ch_1_out_0_s64 = ch_1_out_0;
 801a700:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801a704:	17e2      	asrs	r2, r4, #31
            int64_t ch_1_out_1_s64 = ch_1_out_1;
 801a706:	e9cd 2909 	strd	r2, r9, [sp, #36]	@ 0x24
 801a70a:	ea4f 72e9 	mov.w	r2, r9, asr #31
 801a70e:	920b      	str	r2, [sp, #44]	@ 0x2c
            if (num_col_a > MAX_COL_COUNT)
 801a710:	9a35      	ldr	r2, [sp, #212]	@ 0xd4
 801a712:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 801a716:	f300 80cb 	bgt.w	801a8b0 <arm_nn_mat_mult_kernel_s16+0x6a0>
            if (bias_s64)
 801a71a:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 801a71c:	b324      	cbz	r4, 801a768 <arm_nn_mat_mult_kernel_s16+0x558>
                ch_0_out_0_s64 += *bias_s64;
 801a71e:	e9d4 2000 	ldrd	r2, r0, [r4]
 801a722:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
                ch_0_out_1_s64 += *bias_s64++;
 801a726:	e9dd 9a06 	ldrd	r9, sl, [sp, #24]
                ch_1_out_0_s64 += *bias_s64;
 801a72a:	e9d4 3102 	ldrd	r3, r1, [r4, #8]
                ch_0_out_0_s64 += *bias_s64;
 801a72e:	1995      	adds	r5, r2, r6
                ch_1_out_1_s64 += *bias_s64++;
 801a730:	f104 0410 	add.w	r4, r4, #16
                ch_0_out_1_s64 += *bias_s64++;
 801a734:	464e      	mov	r6, r9
                ch_1_out_1_s64 += *bias_s64++;
 801a736:	9418      	str	r4, [sp, #96]	@ 0x60
                ch_0_out_0_s64 += *bias_s64;
 801a738:	eb40 0407 	adc.w	r4, r0, r7
                ch_0_out_1_s64 += *bias_s64++;
 801a73c:	1992      	adds	r2, r2, r6
 801a73e:	4656      	mov	r6, sl
                ch_0_out_0_s64 += *bias_s64;
 801a740:	e9cd 5404 	strd	r5, r4, [sp, #16]
                ch_0_out_1_s64 += *bias_s64++;
 801a744:	eb40 0006 	adc.w	r0, r0, r6
                ch_1_out_0_s64 += *bias_s64;
 801a748:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
                ch_0_out_1_s64 += *bias_s64++;
 801a74c:	e9cd 2006 	strd	r2, r0, [sp, #24]
                ch_1_out_0_s64 += *bias_s64;
 801a750:	1918      	adds	r0, r3, r4
 801a752:	eb41 0205 	adc.w	r2, r1, r5
                ch_1_out_1_s64 += *bias_s64++;
 801a756:	e9dd 560a 	ldrd	r5, r6, [sp, #40]	@ 0x28
                ch_1_out_0_s64 += *bias_s64;
 801a75a:	e9cd 0208 	strd	r0, r2, [sp, #32]
                ch_1_out_1_s64 += *bias_s64++;
 801a75e:	195b      	adds	r3, r3, r5
 801a760:	eb41 0106 	adc.w	r1, r1, r6
 801a764:	e9cd 310a 	strd	r3, r1, [sp, #40]	@ 0x28
            int32_t reduced_multiplier = REDUCE_MULTIPLIER(*out_mult);
 801a768:	f858 2c08 	ldr.w	r2, [r8, #-8]
 801a76c:	4bb0      	ldr	r3, [pc, #704]	@ (801aa30 <arm_nn_mat_mult_kernel_s16+0x820>)
 801a76e:	429a      	cmp	r2, r3
 801a770:	f300 809a 	bgt.w	801a8a8 <arm_nn_mat_mult_kernel_s16+0x698>
 801a774:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
    const int64_t new_val = val * reduced_multiplier;
 801a778:	1413      	asrs	r3, r2, #16
 801a77a:	17d2      	asrs	r2, r2, #31
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a77c:	f85c 5c08 	ldr.w	r5, [ip, #-8]
    const int64_t new_val = val * reduced_multiplier;
 801a780:	e9dd 9a04 	ldrd	r9, sl, [sp, #16]
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a784:	f1c5 040e 	rsb	r4, r5, #14
 801a788:	3512      	adds	r5, #18
    const int64_t new_val = val * reduced_multiplier;
 801a78a:	fb09 f102 	mul.w	r1, r9, r2
 801a78e:	fba9 0703 	umull	r0, r7, r9, r3
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a792:	f1b4 0620 	subs.w	r6, r4, #32
    const int64_t new_val = val * reduced_multiplier;
 801a796:	fb03 110a 	mla	r1, r3, sl, r1
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a79a:	fa20 f004 	lsr.w	r0, r0, r4
    const int64_t new_val = val * reduced_multiplier;
 801a79e:	4439      	add	r1, r7
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a7a0:	fa01 f705 	lsl.w	r7, r1, r5
 801a7a4:	ea40 0007 	orr.w	r0, r0, r7
 801a7a8:	d402      	bmi.n	801a7b0 <arm_nn_mat_mult_kernel_s16+0x5a0>
 801a7aa:	fa41 f606 	asr.w	r6, r1, r6
 801a7ae:	4330      	orrs	r0, r6
    result = (result + 1) >> 1;               // Last shift position and insert round
 801a7b0:	3001      	adds	r0, #1
    const int64_t new_val = val * reduced_multiplier;
 801a7b2:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
    result = (result + 1) >> 1;               // Last shift position and insert round
 801a7b6:	1040      	asrs	r0, r0, #1
    const int64_t new_val = val * reduced_multiplier;
 801a7b8:	fb06 f202 	mul.w	r2, r6, r2
 801a7bc:	fb03 2207 	mla	r2, r3, r7, r2
 801a7c0:	fba6 3103 	umull	r3, r1, r6, r3
 801a7c4:	4411      	add	r1, r2
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a7c6:	40e3      	lsrs	r3, r4
 801a7c8:	3c20      	subs	r4, #32
 801a7ca:	fa01 f505 	lsl.w	r5, r1, r5
 801a7ce:	ea43 0305 	orr.w	r3, r3, r5
 801a7d2:	d402      	bmi.n	801a7da <arm_nn_mat_mult_kernel_s16+0x5ca>
 801a7d4:	fa41 f404 	asr.w	r4, r1, r4
 801a7d8:	4323      	orrs	r3, r4
    result = (result + 1) >> 1;               // Last shift position and insert round
 801a7da:	3301      	adds	r3, #1
            reduced_multiplier = REDUCE_MULTIPLIER(*out_mult);
 801a7dc:	f858 4c04 	ldr.w	r4, [r8, #-4]
 801a7e0:	1059      	asrs	r1, r3, #1
 801a7e2:	4b93      	ldr	r3, [pc, #588]	@ (801aa30 <arm_nn_mat_mult_kernel_s16+0x820>)
 801a7e4:	429c      	cmp	r4, r3
 801a7e6:	dc5b      	bgt.n	801a8a0 <arm_nn_mat_mult_kernel_s16+0x690>
 801a7e8:	f504 4400 	add.w	r4, r4, #32768	@ 0x8000
    const int64_t new_val = val * reduced_multiplier;
 801a7ec:	1423      	asrs	r3, r4, #16
 801a7ee:	17e4      	asrs	r4, r4, #31
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a7f0:	f85c 6c04 	ldr.w	r6, [ip, #-4]
    const int64_t new_val = val * reduced_multiplier;
 801a7f4:	e9dd 9a08 	ldrd	r9, sl, [sp, #32]
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a7f8:	f1c6 050e 	rsb	r5, r6, #14
 801a7fc:	3612      	adds	r6, #18
    const int64_t new_val = val * reduced_multiplier;
 801a7fe:	fb09 f704 	mul.w	r7, r9, r4
 801a802:	fba9 2903 	umull	r2, r9, r9, r3
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a806:	f1b5 0e20 	subs.w	lr, r5, #32
    const int64_t new_val = val * reduced_multiplier;
 801a80a:	fb03 770a 	mla	r7, r3, sl, r7
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a80e:	fa22 f205 	lsr.w	r2, r2, r5
    const int64_t new_val = val * reduced_multiplier;
 801a812:	444f      	add	r7, r9
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a814:	fa07 f906 	lsl.w	r9, r7, r6
 801a818:	ea42 0209 	orr.w	r2, r2, r9
 801a81c:	d403      	bmi.n	801a826 <arm_nn_mat_mult_kernel_s16+0x616>
 801a81e:	fa47 fe0e 	asr.w	lr, r7, lr
 801a822:	ea42 020e 	orr.w	r2, r2, lr
    result = (result + 1) >> 1;               // Last shift position and insert round
 801a826:	3201      	adds	r2, #1
    const int64_t new_val = val * reduced_multiplier;
 801a828:	e9dd 9a0a 	ldrd	r9, sl, [sp, #40]	@ 0x28
 801a82c:	464f      	mov	r7, r9
 801a82e:	fb07 f404 	mul.w	r4, r7, r4
 801a832:	fb03 440a 	mla	r4, r3, sl, r4
 801a836:	fba9 3703 	umull	r3, r7, r9, r3
 801a83a:	4427      	add	r7, r4
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a83c:	40eb      	lsrs	r3, r5
 801a83e:	3d20      	subs	r5, #32
 801a840:	fa07 f606 	lsl.w	r6, r7, r6
 801a844:	ea43 0306 	orr.w	r3, r3, r6
 801a848:	d402      	bmi.n	801a850 <arm_nn_mat_mult_kernel_s16+0x640>
 801a84a:	fa47 f505 	asr.w	r5, r7, r5
 801a84e:	432b      	orrs	r3, r5
            ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 801a850:	9c33      	ldr	r4, [sp, #204]	@ 0xcc
    result = (result + 1) >> 1;               // Last shift position and insert round
 801a852:	1052      	asrs	r2, r2, #1
 801a854:	3301      	adds	r3, #1
 801a856:	42a0      	cmp	r0, r4
 801a858:	ea4f 0363 	mov.w	r3, r3, asr #1
 801a85c:	bfb8      	it	lt
 801a85e:	4620      	movlt	r0, r4
            ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 801a860:	42a1      	cmp	r1, r4
 801a862:	bfb8      	it	lt
 801a864:	4621      	movlt	r1, r4
            ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 801a866:	42a2      	cmp	r2, r4
 801a868:	bfb8      	it	lt
 801a86a:	4622      	movlt	r2, r4
            ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 801a86c:	9c34      	ldr	r4, [sp, #208]	@ 0xd0
 801a86e:	42a0      	cmp	r0, r4
 801a870:	bfa8      	it	ge
 801a872:	4620      	movge	r0, r4
            *out_0++ = (int16_t)ch_0_out_0;
 801a874:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 801a876:	f824 0c04 	strh.w	r0, [r4, #-4]
            ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 801a87a:	9833      	ldr	r0, [sp, #204]	@ 0xcc
 801a87c:	4283      	cmp	r3, r0
 801a87e:	bfb8      	it	lt
 801a880:	4603      	movlt	r3, r0
            ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 801a882:	9834      	ldr	r0, [sp, #208]	@ 0xd0
 801a884:	4282      	cmp	r2, r0
 801a886:	bfa8      	it	ge
 801a888:	4602      	movge	r2, r0
            ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 801a88a:	4281      	cmp	r1, r0
 801a88c:	bfa8      	it	ge
 801a88e:	4601      	movge	r1, r0
            ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 801a890:	4283      	cmp	r3, r0
            *out_0++ = (int16_t)ch_1_out_0;
 801a892:	b212      	sxth	r2, r2
            ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 801a894:	bfa8      	it	ge
 801a896:	4603      	movge	r3, r0
            *out_1++ = (int16_t)ch_0_out_1;
 801a898:	f82b 1c04 	strh.w	r1, [fp, #-4]
            *out_1++ = (int16_t)ch_1_out_1;
 801a89c:	b21b      	sxth	r3, r3
            out_shift++;
 801a89e:	e64a      	b.n	801a536 <arm_nn_mat_mult_kernel_s16+0x326>
 801a8a0:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 801a8a4:	2400      	movs	r4, #0
 801a8a6:	e7a3      	b.n	801a7f0 <arm_nn_mat_mult_kernel_s16+0x5e0>
 801a8a8:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 801a8ac:	2200      	movs	r2, #0
 801a8ae:	e765      	b.n	801a77c <arm_nn_mat_mult_kernel_s16+0x56c>
                while (col_count)
 801a8b0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801a8b2:	2a00      	cmp	r2, #0
 801a8b4:	f43f af31 	beq.w	801a71a <arm_nn_mat_mult_kernel_s16+0x50a>
 801a8b8:	9a03      	ldr	r2, [sp, #12]
 801a8ba:	46de      	mov	lr, fp
 801a8bc:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 801a8be:	f8cd 8004 	str.w	r8, [sp, #4]
 801a8c2:	1916      	adds	r6, r2, r4
 801a8c4:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	@ 0x28
                    int8_t a0 = *ip_a0++;
 801a8c8:	f912 7b01 	ldrsb.w	r7, [r2], #1
                    int16_t b0 = *ip_b0++;
 801a8cc:	f933 5b02 	ldrsh.w	r5, [r3], #2
                    int8_t a1 = *ip_a1++;
 801a8d0:	f911 4b01 	ldrsb.w	r4, [r1], #1
                while (col_count)
 801a8d4:	42b2      	cmp	r2, r6
                    ch_0_out_0_s64 += a0 * b0;
 801a8d6:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801a8da:	fbc5 8987 	smlalbb	r8, r9, r5, r7
 801a8de:	e9cd 8904 	strd	r8, r9, [sp, #16]
                    ch_1_out_0_s64 += a1 * b0;
 801a8e2:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 801a8e6:	fbc5 8984 	smlalbb	r8, r9, r5, r4
                    int16_t b1 = *ip_b1++;
 801a8ea:	f930 5b02 	ldrsh.w	r5, [r0], #2
                    ch_1_out_0_s64 += a1 * b0;
 801a8ee:	e9cd 8908 	strd	r8, r9, [sp, #32]
                    ch_0_out_1_s64 += a0 * b1;
 801a8f2:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
                    ch_1_out_1_s64 += a1 * b1;
 801a8f6:	fbc5 ab84 	smlalbb	sl, fp, r5, r4
                    ch_0_out_1_s64 += a0 * b1;
 801a8fa:	fbc5 8987 	smlalbb	r8, r9, r5, r7
 801a8fe:	e9cd 8906 	strd	r8, r9, [sp, #24]
                while (col_count)
 801a902:	d1e1      	bne.n	801a8c8 <arm_nn_mat_mult_kernel_s16+0x6b8>
 801a904:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a908:	9203      	str	r2, [sp, #12]
 801a90a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	@ 0x28
 801a90e:	46f3      	mov	fp, lr
 801a910:	e703      	b.n	801a71a <arm_nn_mat_mult_kernel_s16+0x50a>
 801a912:	461d      	mov	r5, r3
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801a914:	9816      	ldr	r0, [sp, #88]	@ 0x58
        const int16_t *ip_b0 = input_b;
 801a916:	9b14      	ldr	r3, [sp, #80]	@ 0x50
        int32_t ch_1_out_1 = 0;
 801a918:	46a9      	mov	r9, r5
        int32_t ch_1_out_0 = 0;
 801a91a:	462c      	mov	r4, r5
        int32_t ch_0_out_1 = 0;
 801a91c:	462a      	mov	r2, r5
        while (col_count)
 801a91e:	f8cd a00c 	str.w	sl, [sp, #12]
 801a922:	e52d      	b.n	801a380 <arm_nn_mat_mult_kernel_s16+0x170>
            int64_t ch_0_out_1_s64 = ch_0_out_1;
 801a924:	17d3      	asrs	r3, r2, #31
            int64_t ch_0_out_0_s64 = ch_0_out_0;
 801a926:	460c      	mov	r4, r1
 801a928:	17cd      	asrs	r5, r1, #31
            int64_t ch_0_out_1_s64 = ch_0_out_1;
 801a92a:	4610      	mov	r0, r2
 801a92c:	4619      	mov	r1, r3
            if (num_col_a > MAX_COL_COUNT)
 801a92e:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 801a930:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a934:	dd10      	ble.n	801a958 <arm_nn_mat_mult_kernel_s16+0x748>
                while (col_count)
 801a936:	b2b3      	uxth	r3, r6
 801a938:	b173      	cbz	r3, 801a958 <arm_nn_mat_mult_kernel_s16+0x748>
 801a93a:	fa1c f686 	uxtah	r6, ip, r6
 801a93e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
                    int8_t a0 = *ip_a0++;
 801a940:	f91c 3b01 	ldrsb.w	r3, [ip], #1
                    ch_0_out_0_s64 += a0 * b0;
 801a944:	f832 7b02 	ldrh.w	r7, [r2], #2
                while (col_count)
 801a948:	45b4      	cmp	ip, r6
                    ch_0_out_0_s64 += a0 * b0;
 801a94a:	fbc7 4583 	smlalbb	r4, r5, r7, r3
                    ch_0_out_1_s64 += a0 * b1;
 801a94e:	f83e 7b02 	ldrh.w	r7, [lr], #2
 801a952:	fbc7 0183 	smlalbb	r0, r1, r7, r3
                while (col_count)
 801a956:	d1f3      	bne.n	801a940 <arm_nn_mat_mult_kernel_s16+0x730>
            if (bias_s64)
 801a958:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801a95a:	b15a      	cbz	r2, 801a974 <arm_nn_mat_mult_kernel_s16+0x764>
                ch_0_out_0_s64 += *bias_s64;
 801a95c:	e9d2 3200 	ldrd	r3, r2, [r2]
 801a960:	191f      	adds	r7, r3, r4
 801a962:	eb42 0605 	adc.w	r6, r2, r5
                ch_0_out_1_s64 += *bias_s64++;
 801a966:	181b      	adds	r3, r3, r0
                ch_0_out_0_s64 += *bias_s64;
 801a968:	463c      	mov	r4, r7
                ch_0_out_1_s64 += *bias_s64++;
 801a96a:	eb42 0201 	adc.w	r2, r2, r1
                ch_0_out_0_s64 += *bias_s64;
 801a96e:	4635      	mov	r5, r6
                ch_0_out_1_s64 += *bias_s64++;
 801a970:	4618      	mov	r0, r3
 801a972:	4611      	mov	r1, r2
            int32_t reduced_multiplier = REDUCE_MULTIPLIER(*out_mult);
 801a974:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 801a976:	4a2e      	ldr	r2, [pc, #184]	@ (801aa30 <arm_nn_mat_mult_kernel_s16+0x820>)
 801a978:	681b      	ldr	r3, [r3, #0]
 801a97a:	4293      	cmp	r3, r2
 801a97c:	dd4c      	ble.n	801aa18 <arm_nn_mat_mult_kernel_s16+0x808>
 801a97e:	f647 76ff 	movw	r6, #32767	@ 0x7fff
 801a982:	2200      	movs	r2, #0
    const int64_t new_val = val * reduced_multiplier;
 801a984:	fb04 f702 	mul.w	r7, r4, r2
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a988:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
    const int64_t new_val = val * reduced_multiplier;
 801a98a:	fba4 c406 	umull	ip, r4, r4, r6
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a98e:	681b      	ldr	r3, [r3, #0]
    const int64_t new_val = val * reduced_multiplier;
 801a990:	fb06 7705 	mla	r7, r6, r5, r7
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a994:	f103 0512 	add.w	r5, r3, #18
    const int64_t new_val = val * reduced_multiplier;
 801a998:	4427      	add	r7, r4
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a99a:	f1c3 040e 	rsb	r4, r3, #14
 801a99e:	fa07 fe05 	lsl.w	lr, r7, r5
 801a9a2:	fa2c f304 	lsr.w	r3, ip, r4
 801a9a6:	f1b4 0c20 	subs.w	ip, r4, #32
 801a9aa:	ea43 030e 	orr.w	r3, r3, lr
 801a9ae:	d403      	bmi.n	801a9b8 <arm_nn_mat_mult_kernel_s16+0x7a8>
 801a9b0:	fa47 fc0c 	asr.w	ip, r7, ip
 801a9b4:	ea43 030c 	orr.w	r3, r3, ip
    const int64_t new_val = val * reduced_multiplier;
 801a9b8:	fb00 f202 	mul.w	r2, r0, r2
    result = (result + 1) >> 1;               // Last shift position and insert round
 801a9bc:	3301      	adds	r3, #1
    const int64_t new_val = val * reduced_multiplier;
 801a9be:	fb06 2101 	mla	r1, r6, r1, r2
 801a9c2:	fba0 2606 	umull	r2, r6, r0, r6
 801a9c6:	4431      	add	r1, r6
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801a9c8:	40e2      	lsrs	r2, r4
 801a9ca:	3c20      	subs	r4, #32
 801a9cc:	fa01 f505 	lsl.w	r5, r1, r5
 801a9d0:	ea42 0205 	orr.w	r2, r2, r5
 801a9d4:	d402      	bmi.n	801a9dc <arm_nn_mat_mult_kernel_s16+0x7cc>
 801a9d6:	fa41 f404 	asr.w	r4, r1, r4
 801a9da:	4322      	orrs	r2, r4
            ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 801a9dc:	9933      	ldr	r1, [sp, #204]	@ 0xcc
    result = (result + 1) >> 1;               // Last shift position and insert round
 801a9de:	105b      	asrs	r3, r3, #1
 801a9e0:	3201      	adds	r2, #1
            *out_0++ = (int16_t)ch_0_out_0;
 801a9e2:	4648      	mov	r0, r9
            ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 801a9e4:	4299      	cmp	r1, r3
 801a9e6:	bfb8      	it	lt
 801a9e8:	4619      	movlt	r1, r3
 801a9ea:	1053      	asrs	r3, r2, #1
            ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 801a9ec:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 801a9ee:	4293      	cmp	r3, r2
 801a9f0:	bfb8      	it	lt
 801a9f2:	4613      	movlt	r3, r2
            ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 801a9f4:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 801a9f6:	428a      	cmp	r2, r1
 801a9f8:	bfa8      	it	ge
 801a9fa:	460a      	movge	r2, r1
            ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 801a9fc:	9934      	ldr	r1, [sp, #208]	@ 0xd0
            *out_0++ = (int16_t)ch_0_out_0;
 801a9fe:	f820 2b02 	strh.w	r2, [r0], #2
            ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 801aa02:	428b      	cmp	r3, r1
            *out_0++ = (int16_t)ch_0_out_0;
 801aa04:	4681      	mov	r9, r0
}
 801aa06:	9820      	ldr	r0, [sp, #128]	@ 0x80
            ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 801aa08:	bfa8      	it	ge
 801aa0a:	460b      	movge	r3, r1
}
 801aa0c:	4448      	add	r0, r9
            *out_1++ = (int16_t)ch_0_out_1;
 801aa0e:	f8ab 3000 	strh.w	r3, [fp]
}
 801aa12:	b029      	add	sp, #164	@ 0xa4
 801aa14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            int32_t reduced_multiplier = REDUCE_MULTIPLIER(*out_mult);
 801aa18:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
    const int64_t new_val = val * reduced_multiplier;
 801aa1c:	141e      	asrs	r6, r3, #16
 801aa1e:	17da      	asrs	r2, r3, #31
 801aa20:	e7b0      	b.n	801a984 <arm_nn_mat_mult_kernel_s16+0x774>
        while (col_count)
 801aa22:	46d4      	mov	ip, sl
        int32_t ch_0_out_0 = 0;
 801aa24:	4611      	mov	r1, r2
 801aa26:	e5e7      	b.n	801a5f8 <arm_nn_mat_mult_kernel_s16+0x3e8>
    const int32_t *bias_s32 = (const int32_t *)bias_data->data;
 801aa28:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801aa2a:	9319      	str	r3, [sp, #100]	@ 0x64
 801aa2c:	e5ac      	b.n	801a588 <arm_nn_mat_mult_kernel_s16+0x378>
 801aa2e:	bf00      	nop
 801aa30:	7ffeffff 	.word	0x7ffeffff

0801aa34 <arm_nn_mat_mult_kernel_s4_s16>:
                                      const int32_t activation_min,
                                      const int32_t activation_max,
                                      const int32_t num_col_a,
                                      const int32_t *const output_bias,
                                      int8_t *OPTIONAL_RESTRICT_KEYWORD out_0)
{
 801aa34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aa38:	b0a1      	sub	sp, #132	@ 0x84
 801aa3a:	4615      	mov	r5, r2
 801aa3c:	461c      	mov	r4, r3
 801aa3e:	460a      	mov	r2, r1
 801aa40:	f8dd e0c0 	ldr.w	lr, [sp, #192]	@ 0xc0
 801aa44:	910a      	str	r1, [sp, #40]	@ 0x28
    const int32_t *bias = output_bias;

    uint16_t row_count = output_ch / 4;
    const int8_t *packed_ip_a0 = packed_input_a;
    /* this loop over rows in A */
    while (row_count)
 801aa46:	08a9      	lsrs	r1, r5, #2
    int8_t *out_1 = out_0 + output_ch;
 801aa48:	eb0e 0305 	add.w	r3, lr, r5
{
 801aa4c:	9e2a      	ldr	r6, [sp, #168]	@ 0xa8
 801aa4e:	9004      	str	r0, [sp, #16]
    int8_t *out_1 = out_0 + output_ch;
 801aa50:	930c      	str	r3, [sp, #48]	@ 0x30
    while (row_count)
 801aa52:	f000 836b 	beq.w	801b12c <arm_nn_mat_mult_kernel_s4_s16+0x6f8>
    {
        int8_t spillover0 = 0;
        int8_t spillover1 = 0;
        /* setup pointers for B */
        const int16_t *ip_b0 = input_b;
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801aa56:	4613      	mov	r3, r2
 801aa58:	9a2e      	ldr	r2, [sp, #184]	@ 0xb8
 801aa5a:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 801aa5c:	eb03 0342 	add.w	r3, r3, r2, lsl #1
            ch_1_out_0 = *bias;
            ch_1_out_1 = *bias--;
        }

#if defined(ARM_MATH_DSP)
        int32_t col_count = num_col_a / 4;
 801aa60:	2a00      	cmp	r2, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 801aa62:	911c      	str	r1, [sp, #112]	@ 0x70
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801aa64:	930d      	str	r3, [sp, #52]	@ 0x34
        int32_t col_count = num_col_a / 4;
 801aa66:	4613      	mov	r3, r2
 801aa68:	f107 0208 	add.w	r2, r7, #8
 801aa6c:	962a      	str	r6, [sp, #168]	@ 0xa8
 801aa6e:	bfb8      	it	lt
 801aa70:	3303      	addlt	r3, #3
 801aa72:	f8cd e0c0 	str.w	lr, [sp, #192]	@ 0xc0
 801aa76:	1098      	asrs	r0, r3, #2
 801aa78:	1e4b      	subs	r3, r1, #1
 801aa7a:	b29b      	uxth	r3, r3
 801aa7c:	900e      	str	r0, [sp, #56]	@ 0x38
 801aa7e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801aa82:	9317      	str	r3, [sp, #92]	@ 0x5c
            ch_1_out_0 = SMLAD(a12, b0, ch_1_out_0);
            ch_1_out_1 = SMLAD(a12, b1, ch_1_out_1);

            col_count--;
        } /* while over col_count */
        col_count = (num_col_a & 0x3) >> 1;
 801aa84:	9b2e      	ldr	r3, [sp, #184]	@ 0xb8
 801aa86:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801aa8a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801aa8c:	9b2e      	ldr	r3, [sp, #184]	@ 0xb8
 801aa8e:	f003 0301 	and.w	r3, r3, #1
 801aa92:	930b      	str	r3, [sp, #44]	@ 0x2c
        }

        if (num_col_a % 2)
        {
            int16_t b0 = *ip_b0++;
            int16_t b1 = *ip_b1++;
 801aa94:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801aa96:	1c9a      	adds	r2, r3, #2
 801aa98:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 801aa9c:	921b      	str	r2, [sp, #108]	@ 0x6c
 801aa9e:	f10e 0204 	add.w	r2, lr, #4
 801aaa2:	931a      	str	r3, [sp, #104]	@ 0x68
 801aaa4:	0043      	lsls	r3, r0, #1
 801aaa6:	9207      	str	r2, [sp, #28]
 801aaa8:	1d3a      	adds	r2, r7, #4
 801aaaa:	9310      	str	r3, [sp, #64]	@ 0x40
 801aaac:	9209      	str	r2, [sp, #36]	@ 0x24
 801aaae:	f106 0210 	add.w	r2, r6, #16
 801aab2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801aab4:	9205      	str	r2, [sp, #20]
 801aab6:	f104 0210 	add.w	r2, r4, #16
 801aaba:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 801aabe:	9206      	str	r2, [sp, #24]
 801aac0:	00c2      	lsls	r2, r0, #3
 801aac2:	9319      	str	r3, [sp, #100]	@ 0x64
 801aac4:	9218      	str	r2, [sp, #96]	@ 0x60
 801aac6:	e9cd ba11 	strd	fp, sl, [sp, #68]	@ 0x44
 801aaca:	e9cd 541d 	strd	r5, r4, [sp, #116]	@ 0x74
        const int8_t *packed_ip_a1 = packed_ip_a0 + num_col_a;
 801aace:	9b04      	ldr	r3, [sp, #16]
 801aad0:	9a2e      	ldr	r2, [sp, #184]	@ 0xb8
 801aad2:	4413      	add	r3, r2
 801aad4:	9308      	str	r3, [sp, #32]
        if (bias)
 801aad6:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 801aad8:	2b00      	cmp	r3, #0
 801aada:	f000 845d 	beq.w	801b398 <arm_nn_mat_mult_kernel_s4_s16+0x964>
 801aade:	461a      	mov	r2, r3
            ch_0_out_0 = *bias;
 801aae0:	681b      	ldr	r3, [r3, #0]
            ch_1_out_0 = *bias;
 801aae2:	f8d2 9008 	ldr.w	r9, [r2, #8]
            ch_1_out_1 = *bias--;
 801aae6:	3204      	adds	r2, #4
 801aae8:	922f      	str	r2, [sp, #188]	@ 0xbc
        while (col_count)
 801aaea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801aaec:	2a00      	cmp	r2, #0
 801aaee:	f000 8458 	beq.w	801b3a2 <arm_nn_mat_mult_kernel_s4_s16+0x96e>
        const int8_t *packed_ip_a1 = packed_ip_a0 + num_col_a;
 801aaf2:	f8dd a020 	ldr.w	sl, [sp, #32]
        while (col_count)
 801aaf6:	46ce      	mov	lr, r9
 801aaf8:	9904      	ldr	r1, [sp, #16]
        int32_t col_count = num_col_a / 4;
 801aafa:	9202      	str	r2, [sp, #8]
        while (col_count)
 801aafc:	461a      	mov	r2, r3
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801aafe:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
        const int16_t *ip_b0 = input_b;
 801ab00:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
        while (col_count)
 801ab02:	f8cd a00c 	str.w	sl, [sp, #12]
 801ab06:	e9dd 6713 	ldrd	r6, r7, [sp, #76]	@ 0x4c
 801ab0a:	e9cd 3100 	strd	r3, r1, [sp]
    memcpy(&val, in_s8, 2);
 801ab0e:	9901      	ldr	r1, [sp, #4]
    memcpy(&val, *in_q15, 4);
 801ab10:	f8d4 a000 	ldr.w	sl, [r4]
    memcpy(&val, in_s8, 2);
 801ab14:	f831 3b02 	ldrh.w	r3, [r1], #2
    memcpy(&val, *in_q15, 4);
 801ab18:	f8d5 8000 	ldr.w	r8, [r5]
    memcpy(&val, in_s8, 2);
 801ab1c:	9101      	str	r1, [sp, #4]
 801ab1e:	f363 060f 	bfi	r6, r3, #0, #16
 801ab22:	9903      	ldr	r1, [sp, #12]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801ab24:	ea4f 2b06 	mov.w	fp, r6, lsl #8
    memcpy(&val, in_s8, 2);
 801ab28:	f831 3b02 	ldrh.w	r3, [r1], #2
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801ab2c:	f40b 0b7f 	and.w	fp, fp, #16711680	@ 0xff0000
    memcpy(&val, in_s8, 2);
 801ab30:	f363 070f 	bfi	r7, r3, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801ab34:	b2f3      	uxtb	r3, r6
    memcpy(&val, in_s8, 2);
 801ab36:	9103      	str	r1, [sp, #12]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801ab38:	0238      	lsls	r0, r7, #8
 801ab3a:	ea4b 0b03 	orr.w	fp, fp, r3
 801ab3e:	b2fb      	uxtb	r3, r7
 801ab40:	f400 007f 	and.w	r0, r0, #16711680	@ 0xff0000
    int32_t inAbuf2 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801ab44:	ea4f 110b 	mov.w	r1, fp, lsl #4
 801ab48:	fa2f fb8b 	sxtb16	fp, fp
 801ab4c:	fa2f f181 	sxtb16	r1, r1
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801ab50:	4318      	orrs	r0, r3
    return (op1 >> op2) | (op1 << (32U - op2));
 801ab52:	ea4f 1b3b 	mov.w	fp, fp, ror #4
    int32_t inAbuf2 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801ab56:	0103      	lsls	r3, r0, #4
 801ab58:	fa2f f080 	sxtb16	r0, r0
 801ab5c:	ea4f 1131 	mov.w	r1, r1, ror #4
 801ab60:	fa2f f383 	sxtb16	r3, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ab64:	fa2f fb8b 	sxtb16	fp, fp
 801ab68:	fa2f f181 	sxtb16	r1, r1
    return (op1 >> op2) | (op1 << (32U - op2));
 801ab6c:	ea4f 1030 	mov.w	r0, r0, ror #4
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 801ab70:	eacb 4c21 	pkhtb	ip, fp, r1, asr #16
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ab74:	fa2f f080 	sxtb16	r0, r0
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 801ab78:	eac1 410b 	pkhbt	r1, r1, fp, lsl #16
    return (op1 >> op2) | (op1 << (32U - op2));
 801ab7c:	ea4f 1333 	mov.w	r3, r3, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ab80:	fa2f f383 	sxtb16	r3, r3
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 801ab84:	eac0 4b23 	pkhtb	fp, r0, r3, asr #16
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 801ab88:	eac3 4300 	pkhbt	r3, r3, r0, lsl #16
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ab8c:	9800      	ldr	r0, [sp, #0]
 801ab8e:	fb21 000a 	smlad	r0, r1, sl, r0
 801ab92:	fb21 2108 	smlad	r1, r1, r8, r2
 801ab96:	fb23 990a 	smlad	r9, r3, sl, r9
 801ab9a:	fb23 e308 	smlad	r3, r3, r8, lr
    memcpy(&val, *in_q15, 4);
 801ab9e:	f8d4 8004 	ldr.w	r8, [r4, #4]
    *in_q15 += 2;
 801aba2:	3508      	adds	r5, #8
    memcpy(&val, *in_q15, 4);
 801aba4:	f855 ec04 	ldr.w	lr, [r5, #-4]
    *in_q15 += 2;
 801aba8:	3408      	adds	r4, #8
 801abaa:	fb2c 0208 	smlad	r2, ip, r8, r0
 801abae:	9200      	str	r2, [sp, #0]
 801abb0:	fb2c 120e 	smlad	r2, ip, lr, r1
 801abb4:	fb2b 9908 	smlad	r9, fp, r8, r9
 801abb8:	fb2b 3e0e 	smlad	lr, fp, lr, r3
 801abbc:	9b02      	ldr	r3, [sp, #8]
 801abbe:	3b01      	subs	r3, #1
 801abc0:	9302      	str	r3, [sp, #8]
 801abc2:	d1a4      	bne.n	801ab0e <arm_nn_mat_mult_kernel_s4_s16+0xda>
 801abc4:	9904      	ldr	r1, [sp, #16]
 801abc6:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801abc8:	9b00      	ldr	r3, [sp, #0]
 801abca:	4401      	add	r1, r0
 801abcc:	9104      	str	r1, [sp, #16]
 801abce:	9908      	ldr	r1, [sp, #32]
 801abd0:	4401      	add	r1, r0
 801abd2:	9108      	str	r1, [sp, #32]
 801abd4:	e9dd 1a19 	ldrd	r1, sl, [sp, #100]	@ 0x64
 801abd8:	e9cd 6713 	strd	r6, r7, [sp, #76]	@ 0x4c
        while (col_count)
 801abdc:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 801abde:	b338      	cbz	r0, 801ac30 <arm_nn_mat_mult_kernel_s4_s16+0x1fc>
            int8_t lower_a0 = (int8_t)(packed_ip_a0[0] << 4) >> 4;
 801abe0:	9804      	ldr	r0, [sp, #16]
            int16_t b1 = *ip_b1++;
 801abe2:	4656      	mov	r6, sl
            int8_t lower_a1 = (int8_t)(packed_ip_a1[0] << 4) >> 4;
 801abe4:	9d08      	ldr	r5, [sp, #32]
            int8_t lower_a0 = (int8_t)(packed_ip_a0[0] << 4) >> 4;
 801abe6:	f910 4b01 	ldrsb.w	r4, [r0], #1
            int16_t b1 = *ip_b1++;
 801abea:	f936 8b04 	ldrsh.w	r8, [r6], #4
            int8_t lower_a0 = (int8_t)(packed_ip_a0[0] << 4) >> 4;
 801abee:	9004      	str	r0, [sp, #16]
            int8_t lower_a1 = (int8_t)(packed_ip_a1[0] << 4) >> 4;
 801abf0:	f915 0b01 	ldrsb.w	r0, [r5], #1
            b0 = *ip_b0++;
 801abf4:	f9b1 c002 	ldrsh.w	ip, [r1, #2]
            b1 = *ip_b1++;
 801abf8:	f9ba 7002 	ldrsh.w	r7, [sl, #2]
 801abfc:	46b2      	mov	sl, r6
            int8_t lower_a1 = (int8_t)(packed_ip_a1[0] << 4) >> 4;
 801abfe:	9508      	str	r5, [sp, #32]
            int8_t lower_a0 = (int8_t)(packed_ip_a0[0] << 4) >> 4;
 801ac00:	f344 0603 	sbfx	r6, r4, #0, #4
            int16_t b0 = *ip_b0++;
 801ac04:	f931 5b04 	ldrsh.w	r5, [r1], #4
            int8_t higher_a0 = packed_ip_a0[0] >> 4;
 801ac08:	1124      	asrs	r4, r4, #4
            ch_0_out_0 += lower_a0 * b0;
 801ac0a:	fb05 3306 	mla	r3, r5, r6, r3
            ch_0_out_1 += lower_a0 * b1;
 801ac0e:	fb08 2606 	mla	r6, r8, r6, r2
            ch_0_out_0 += higher_a0 * b0;
 801ac12:	fb0c 3304 	mla	r3, ip, r4, r3
            ch_0_out_1 += higher_a0 * b1;
 801ac16:	fb07 6204 	mla	r2, r7, r4, r6
            int8_t lower_a1 = (int8_t)(packed_ip_a1[0] << 4) >> 4;
 801ac1a:	f340 0403 	sbfx	r4, r0, #0, #4
            int8_t higher_a1 = packed_ip_a1[0] >> 4;
 801ac1e:	1100      	asrs	r0, r0, #4
            ch_1_out_0 += lower_a1 * b0;
 801ac20:	fb05 9504 	mla	r5, r5, r4, r9
            ch_1_out_1 += lower_a1 * b1;
 801ac24:	fb08 e404 	mla	r4, r8, r4, lr
            ch_1_out_0 += higher_a1 * b0;
 801ac28:	fb0c 5900 	mla	r9, ip, r0, r5
            ch_1_out_1 += higher_a1 * b1;
 801ac2c:	fb07 4e00 	mla	lr, r7, r0, r4
        if (num_col_a % 2)
 801ac30:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801ac32:	2800      	cmp	r0, #0
 801ac34:	f000 8396 	beq.w	801b364 <arm_nn_mat_mult_kernel_s4_s16+0x930>
            int8_t lower_a0 = (int8_t)(packed_ip_a0[0] << 4) >> 4;
 801ac38:	9e04      	ldr	r6, [sp, #16]
            int8_t lower_a1 = (int8_t)(packed_ip_a1[0] << 4) >> 4;
 801ac3a:	9808      	ldr	r0, [sp, #32]
            int16_t b0 = *ip_b0++;
 801ac3c:	f9b1 5000 	ldrsh.w	r5, [r1]
            int8_t lower_a1 = (int8_t)(packed_ip_a1[0] << 4) >> 4;
 801ac40:	f990 4000 	ldrsb.w	r4, [r0]
            int8_t lower_a0 = (int8_t)(packed_ip_a0[0] << 4) >> 4;
 801ac44:	f916 1b01 	ldrsb.w	r1, [r6], #1
            int16_t b1 = *ip_b1++;
 801ac48:	f9ba 0000 	ldrsh.w	r0, [sl]
            spillover1 = packed_ip_a1[0] >> 4;
 801ac4c:	1127      	asrs	r7, r4, #4
            int8_t lower_a0 = (int8_t)(packed_ip_a0[0] << 4) >> 4;
 801ac4e:	9604      	str	r6, [sp, #16]
            int8_t lower_a1 = (int8_t)(packed_ip_a1[0] << 4) >> 4;
 801ac50:	f344 0603 	sbfx	r6, r4, #0, #4
            int8_t lower_a0 = (int8_t)(packed_ip_a0[0] << 4) >> 4;
 801ac54:	f341 0403 	sbfx	r4, r1, #0, #4
            ch_1_out_0 += lower_a1 * b0;
 801ac58:	fb05 9906 	mla	r9, r5, r6, r9
            ch_1_out_1 += lower_a1 * b1;
 801ac5c:	fb00 ee06 	mla	lr, r0, r6, lr
            spillover0 = packed_ip_a0[0] >> 4;
 801ac60:	110e      	asrs	r6, r1, #4
            ch_0_out_0 += lower_a0 * b0;
 801ac62:	fb05 3304 	mla	r3, r5, r4, r3
            ch_0_out_1 += lower_a0 * b1;
 801ac66:	fb00 2204 	mla	r2, r0, r4, r2
        ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 801ac6a:	9906      	ldr	r1, [sp, #24]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ac6c:	2500      	movs	r5, #0
 801ac6e:	f851 0c10 	ldr.w	r0, [r1, #-16]
 801ac72:	9905      	ldr	r1, [sp, #20]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801ac74:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 801ac78:	4240      	negs	r0, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ac7a:	f851 1c10 	ldr.w	r1, [r1, #-16]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801ac7e:	fa03 f404 	lsl.w	r4, r3, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ac82:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801ac86:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ac8a:	fbc4 3501 	smlal	r3, r5, r4, r1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801ac8e:	2101      	movs	r1, #1
    result = (int32_t)(mult.long_long >> 31);
 801ac90:	0fdb      	lsrs	r3, r3, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801ac92:	4081      	lsls	r1, r0
    result = (int32_t)(mult.long_long >> 31);
 801ac94:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801ac98:	3901      	subs	r1, #1
    int32_t remainder = remainder_mask & dividend;
 801ac9a:	ea03 0401 	and.w	r4, r3, r1
    if (result < 0)
 801ac9e:	4103      	asrs	r3, r0
    int32_t threshold = remainder_mask >> 1;
 801aca0:	ea4f 0161 	mov.w	r1, r1, asr #1
        threshold++;
 801aca4:	bf48      	it	mi
 801aca6:	3101      	addmi	r1, #1
    if (remainder > threshold)
 801aca8:	428c      	cmp	r4, r1
        ch_0_out_0 += out_offset;
 801acaa:	992b      	ldr	r1, [sp, #172]	@ 0xac
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801acac:	f04f 0400 	mov.w	r4, #0
        result++;
 801acb0:	bfc8      	it	gt
 801acb2:	3301      	addgt	r3, #1
 801acb4:	440b      	add	r3, r1
        ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 801acb6:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 801acb8:	428b      	cmp	r3, r1
 801acba:	bfb8      	it	lt
 801acbc:	460b      	movlt	r3, r1
        ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 801acbe:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 801acc0:	428b      	cmp	r3, r1
 801acc2:	bfa8      	it	ge
 801acc4:	460b      	movge	r3, r1
        *out_0 = (int8_t)ch_0_out_0;
 801acc6:	9907      	ldr	r1, [sp, #28]
 801acc8:	f801 3c04 	strb.w	r3, [r1, #-4]
        ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 801accc:	9b06      	ldr	r3, [sp, #24]
 801acce:	f853 1c10 	ldr.w	r1, [r3, #-16]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801acd2:	9b05      	ldr	r3, [sp, #20]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801acd4:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 801acd8:	4249      	negs	r1, r1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801acda:	f853 3c10 	ldr.w	r3, [r3, #-16]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801acde:	fa02 f000 	lsl.w	r0, r2, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ace2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801ace6:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801acea:	fbc0 2403 	smlal	r2, r4, r0, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801acee:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 801acf0:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801acf2:	408b      	lsls	r3, r1
    result = (int32_t)(mult.long_long >> 31);
 801acf4:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801acf8:	2400      	movs	r4, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 801acfa:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 801acfc:	ea02 0003 	and.w	r0, r2, r3
    if (result < 0)
 801ad00:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 801ad02:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 801ad06:	bf48      	it	mi
 801ad08:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801ad0a:	4298      	cmp	r0, r3
        ch_0_out_1 += out_offset;
 801ad0c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
        result++;
 801ad0e:	bfc8      	it	gt
 801ad10:	3201      	addgt	r2, #1
 801ad12:	441a      	add	r2, r3
        ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 801ad14:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 801ad16:	429a      	cmp	r2, r3
 801ad18:	bfb8      	it	lt
 801ad1a:	461a      	movlt	r2, r3
        ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 801ad1c:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 801ad1e:	429a      	cmp	r2, r3
 801ad20:	bfa8      	it	ge
 801ad22:	461a      	movge	r2, r3
        *out_1 = (int8_t)ch_0_out_1;
 801ad24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ad26:	f803 2c04 	strb.w	r2, [r3, #-4]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ad2a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
        ch_1_out_0 = arm_nn_requantize(ch_1_out_0, *out_mult, *out_shift);
 801ad2e:	9b06      	ldr	r3, [sp, #24]
 801ad30:	f853 1c08 	ldr.w	r1, [r3, #-8]
 801ad34:	9b05      	ldr	r3, [sp, #20]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801ad36:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 801ad3a:	4249      	negs	r1, r1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ad3c:	f853 3c08 	ldr.w	r3, [r3, #-8]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801ad40:	fa09 f000 	lsl.w	r0, r9, r0
 801ad44:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ad48:	fbc0 2403 	smlal	r2, r4, r0, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801ad4c:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 801ad4e:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801ad50:	408b      	lsls	r3, r1
    result = (int32_t)(mult.long_long >> 31);
 801ad52:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ad56:	2400      	movs	r4, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 801ad58:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 801ad5a:	ea02 0003 	and.w	r0, r2, r3
    if (result < 0)
 801ad5e:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 801ad60:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 801ad64:	bf48      	it	mi
 801ad66:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801ad68:	4298      	cmp	r0, r3
        ch_1_out_0 += out_offset;
 801ad6a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
        result++;
 801ad6c:	bfc8      	it	gt
 801ad6e:	3201      	addgt	r2, #1
 801ad70:	441a      	add	r2, r3
        ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 801ad72:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 801ad74:	429a      	cmp	r2, r3
 801ad76:	bfb8      	it	lt
 801ad78:	461a      	movlt	r2, r3
        ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 801ad7a:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 801ad7c:	429a      	cmp	r2, r3
 801ad7e:	bfa8      	it	ge
 801ad80:	461a      	movge	r2, r3
        *out_0-- = (int8_t)ch_1_out_0;
 801ad82:	9b07      	ldr	r3, [sp, #28]
 801ad84:	f803 2c02 	strb.w	r2, [r3, #-2]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ad88:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
        ch_1_out_1 = arm_nn_requantize(ch_1_out_1, *out_mult, *out_shift);
 801ad8c:	9b06      	ldr	r3, [sp, #24]
 801ad8e:	f853 1c08 	ldr.w	r1, [r3, #-8]
 801ad92:	9b05      	ldr	r3, [sp, #20]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801ad94:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 801ad98:	4249      	negs	r1, r1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ad9a:	f853 3c08 	ldr.w	r3, [r3, #-8]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801ad9e:	fa0e f000 	lsl.w	r0, lr, r0
 801ada2:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ada6:	fbc0 2403 	smlal	r2, r4, r0, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801adaa:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 801adac:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801adae:	408b      	lsls	r3, r1
    result = (int32_t)(mult.long_long >> 31);
 801adb0:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801adb4:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 801adb6:	ea02 0003 	and.w	r0, r2, r3
    if (result < 0)
 801adba:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 801adbc:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 801adc0:	bf48      	it	mi
 801adc2:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801adc4:	4298      	cmp	r0, r3
        ch_1_out_1 += out_offset;
 801adc6:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
        result++;
 801adc8:	bfc8      	it	gt
 801adca:	3201      	addgt	r2, #1
 801adcc:	441a      	add	r2, r3
        ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 801adce:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 801add0:	429a      	cmp	r2, r3
 801add2:	bfb8      	it	lt
 801add4:	461a      	movlt	r2, r3
        ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 801add6:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 801add8:	429a      	cmp	r2, r3
 801adda:	bfa8      	it	ge
 801addc:	461a      	movge	r2, r3
        *out_1-- = (int8_t)ch_1_out_1;
 801adde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ade0:	f803 2c02 	strb.w	r2, [r3, #-2]
        packed_ip_a1 = packed_ip_a0 + num_col_a;
 801ade4:	9b04      	ldr	r3, [sp, #16]
 801ade6:	9a2e      	ldr	r2, [sp, #184]	@ 0xb8
 801ade8:	1898      	adds	r0, r3, r2
        if (bias)
 801adea:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 801adec:	2b00      	cmp	r3, #0
 801adee:	f000 82d1 	beq.w	801b394 <arm_nn_mat_mult_kernel_s4_s16+0x960>
 801adf2:	461a      	mov	r2, r3
            ch_0_out_0 = *bias;
 801adf4:	681b      	ldr	r3, [r3, #0]
            ch_1_out_0 = *bias;
 801adf6:	f8d2 9008 	ldr.w	r9, [r2, #8]
            ch_1_out_1 = *bias++;
 801adfa:	320c      	adds	r2, #12
 801adfc:	922f      	str	r2, [sp, #188]	@ 0xbc
        if (num_col_a % 2)
 801adfe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801ae00:	2a00      	cmp	r2, #0
 801ae02:	f000 82a8 	beq.w	801b356 <arm_nn_mat_mult_kernel_s4_s16+0x922>
            int16_t b1 = *ip_b1++;
 801ae06:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
            int16_t b0 = *ip_b0++;
 801ae08:	990a      	ldr	r1, [sp, #40]	@ 0x28
            int16_t b1 = *ip_b1++;
 801ae0a:	f9b2 5000 	ldrsh.w	r5, [r2]
            int16_t b0 = *ip_b0++;
 801ae0e:	f931 4b02 	ldrsh.w	r4, [r1], #2

            ch_0_out_0 += spillover0 * b0;
            ch_0_out_1 += spillover0 * b1;
 801ae12:	fb05 3206 	mla	r2, r5, r6, r3
            int16_t b1 = *ip_b1++;
 801ae16:	f8dd c06c 	ldr.w	ip, [sp, #108]	@ 0x6c
            ch_1_out_0 += spillover1 * b0;
            ch_1_out_1 += spillover1 * b1;
 801ae1a:	fb05 9507 	mla	r5, r5, r7, r9
            ch_0_out_0 += spillover0 * b0;
 801ae1e:	fb04 3306 	mla	r3, r4, r6, r3
            ch_1_out_0 += spillover1 * b0;
 801ae22:	fb04 9907 	mla	r9, r4, r7, r9
            ch_1_out_1 += spillover1 * b1;
 801ae26:	9500      	str	r5, [sp, #0]
        }

#if defined(ARM_MATH_DSP)
        col_count = num_col_a / 4;
        /* accumulate over the vector */
        while (col_count)
 801ae28:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 801ae2a:	2e00      	cmp	r6, #0
 801ae2c:	d075      	beq.n	801af1a <arm_nn_mat_mult_kernel_s4_s16+0x4e6>
 801ae2e:	4665      	mov	r5, ip
 801ae30:	9601      	str	r6, [sp, #4]
 801ae32:	460c      	mov	r4, r1
 801ae34:	9e04      	ldr	r6, [sp, #16]
 801ae36:	9003      	str	r0, [sp, #12]
 801ae38:	9602      	str	r6, [sp, #8]
 801ae3a:	9108      	str	r1, [sp, #32]
 801ae3c:	e9cd c015 	strd	ip, r0, [sp, #84]	@ 0x54
 801ae40:	e9dd 7c11 	ldrd	r7, ip, [sp, #68]	@ 0x44
    memcpy(&val, in_s8, 2);
 801ae44:	9802      	ldr	r0, [sp, #8]
    memcpy(&val, *in_q15, 4);
 801ae46:	f8d4 a000 	ldr.w	sl, [r4]
    memcpy(&val, in_s8, 2);
 801ae4a:	f830 1b02 	ldrh.w	r1, [r0], #2
    memcpy(&val, *in_q15, 4);
 801ae4e:	f8d5 8000 	ldr.w	r8, [r5]
    memcpy(&val, in_s8, 2);
 801ae52:	9002      	str	r0, [sp, #8]
 801ae54:	f361 070f 	bfi	r7, r1, #0, #16
 801ae58:	9803      	ldr	r0, [sp, #12]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801ae5a:	ea4f 2b07 	mov.w	fp, r7, lsl #8
    memcpy(&val, in_s8, 2);
 801ae5e:	f830 1b02 	ldrh.w	r1, [r0], #2
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801ae62:	f40b 0b7f 	and.w	fp, fp, #16711680	@ 0xff0000
    memcpy(&val, in_s8, 2);
 801ae66:	f361 0c0f 	bfi	ip, r1, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801ae6a:	b2f9      	uxtb	r1, r7
    memcpy(&val, in_s8, 2);
 801ae6c:	9003      	str	r0, [sp, #12]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801ae6e:	ea4f 260c 	mov.w	r6, ip, lsl #8
 801ae72:	ea4b 0b01 	orr.w	fp, fp, r1
 801ae76:	fa5f f18c 	uxtb.w	r1, ip
 801ae7a:	f406 067f 	and.w	r6, r6, #16711680	@ 0xff0000
    int32_t inAbuf2 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801ae7e:	ea4f 100b 	mov.w	r0, fp, lsl #4
 801ae82:	fa2f fb8b 	sxtb16	fp, fp
 801ae86:	fa2f f080 	sxtb16	r0, r0
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801ae8a:	430e      	orrs	r6, r1
    return (op1 >> op2) | (op1 << (32U - op2));
 801ae8c:	ea4f 1b3b 	mov.w	fp, fp, ror #4
    int32_t inAbuf2 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801ae90:	0131      	lsls	r1, r6, #4
 801ae92:	fa2f f686 	sxtb16	r6, r6
 801ae96:	ea4f 1030 	mov.w	r0, r0, ror #4
 801ae9a:	fa2f f181 	sxtb16	r1, r1
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ae9e:	fa2f fb8b 	sxtb16	fp, fp
 801aea2:	fa2f f080 	sxtb16	r0, r0
    return (op1 >> op2) | (op1 << (32U - op2));
 801aea6:	ea4f 1636 	mov.w	r6, r6, ror #4
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 801aeaa:	eacb 4e20 	pkhtb	lr, fp, r0, asr #16
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801aeae:	fa2f f686 	sxtb16	r6, r6
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 801aeb2:	eac0 400b 	pkhbt	r0, r0, fp, lsl #16
    return (op1 >> op2) | (op1 << (32U - op2));
 801aeb6:	ea4f 1131 	mov.w	r1, r1, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801aeba:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 801aebe:	eac6 4b21 	pkhtb	fp, r6, r1, asr #16
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 801aec2:	eac1 4106 	pkhbt	r1, r1, r6, lsl #16
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801aec6:	fb20 330a 	smlad	r3, r0, sl, r3
 801aeca:	fb20 2008 	smlad	r0, r0, r8, r2
 801aece:	fb21 990a 	smlad	r9, r1, sl, r9
 801aed2:	9a00      	ldr	r2, [sp, #0]
 801aed4:	fb21 2108 	smlad	r1, r1, r8, r2
    memcpy(&val, *in_q15, 4);
 801aed8:	f8d4 8004 	ldr.w	r8, [r4, #4]
    *in_q15 += 2;
 801aedc:	3508      	adds	r5, #8
    memcpy(&val, *in_q15, 4);
 801aede:	f855 6c04 	ldr.w	r6, [r5, #-4]
    *in_q15 += 2;
 801aee2:	3408      	adds	r4, #8
 801aee4:	fb2e 3308 	smlad	r3, lr, r8, r3
 801aee8:	fb2e 0206 	smlad	r2, lr, r6, r0
 801aeec:	fb2b 9908 	smlad	r9, fp, r8, r9
 801aef0:	fb2b 1106 	smlad	r1, fp, r6, r1
 801aef4:	9100      	str	r1, [sp, #0]
 801aef6:	9901      	ldr	r1, [sp, #4]
 801aef8:	3901      	subs	r1, #1
 801aefa:	9101      	str	r1, [sp, #4]
 801aefc:	d1a2      	bne.n	801ae44 <arm_nn_mat_mult_kernel_s4_s16+0x410>
 801aefe:	9c04      	ldr	r4, [sp, #16]
 801af00:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801af02:	9908      	ldr	r1, [sp, #32]
 801af04:	442c      	add	r4, r5
 801af06:	9816      	ldr	r0, [sp, #88]	@ 0x58
 801af08:	e9cd 7c11 	strd	r7, ip, [sp, #68]	@ 0x44
 801af0c:	9404      	str	r4, [sp, #16]
 801af0e:	4428      	add	r0, r5
 801af10:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 801af12:	f8dd c054 	ldr.w	ip, [sp, #84]	@ 0x54
 801af16:	4421      	add	r1, r4
 801af18:	44a4      	add	ip, r4
        } /* while over col_count */
        col_count = (num_col_a & 0x3) >> 1;
#else
        col_count = num_col_a >> 1;
#endif
        while (col_count)
 801af1a:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 801af1c:	b32c      	cbz	r4, 801af6a <arm_nn_mat_mult_kernel_s4_s16+0x536>
        {
            int8_t lower_a0 = (int8_t)(packed_ip_a0[0] << 4) >> 4;
 801af1e:	9c04      	ldr	r4, [sp, #16]
            int8_t higher_a0 = packed_ip_a0[0] >> 4;
            int16_t b0 = *ip_b0++;

            int8_t lower_a1 = (int8_t)(packed_ip_a1[0] << 4) >> 4;
 801af20:	f990 0000 	ldrsb.w	r0, [r0]
            int8_t lower_a0 = (int8_t)(packed_ip_a0[0] << 4) >> 4;
 801af24:	f914 6b01 	ldrsb.w	r6, [r4], #1
            int16_t b0 = *ip_b0++;
 801af28:	f9b1 5000 	ldrsh.w	r5, [r1]
            ch_0_out_0 += lower_a0 * b0;
            ch_0_out_1 += lower_a0 * b1;
            ch_1_out_0 += lower_a1 * b0;
            ch_1_out_1 += lower_a1 * b1;

            b0 = *ip_b0++;
 801af2c:	f9b1 7002 	ldrsh.w	r7, [r1, #2]
            int8_t higher_a0 = packed_ip_a0[0] >> 4;
 801af30:	1131      	asrs	r1, r6, #4
            int8_t lower_a0 = (int8_t)(packed_ip_a0[0] << 4) >> 4;
 801af32:	9404      	str	r4, [sp, #16]
 801af34:	f346 0403 	sbfx	r4, r6, #0, #4
            int8_t lower_a1 = (int8_t)(packed_ip_a1[0] << 4) >> 4;
 801af38:	f340 0603 	sbfx	r6, r0, #0, #4
            int8_t higher_a1 = packed_ip_a1[0] >> 4;
 801af3c:	1100      	asrs	r0, r0, #4
            ch_0_out_0 += lower_a0 * b0;
 801af3e:	fb05 3304 	mla	r3, r5, r4, r3
            ch_1_out_0 += lower_a1 * b0;
 801af42:	fb05 9506 	mla	r5, r5, r6, r9
            b1 = *ip_b1++;

            ch_0_out_0 += higher_a0 * b0;
 801af46:	fb07 3301 	mla	r3, r7, r1, r3
            ch_0_out_1 += higher_a0 * b1;
            ch_1_out_0 += higher_a1 * b0;
 801af4a:	fb07 5900 	mla	r9, r7, r0, r5
            int16_t b1 = *ip_b1++;
 801af4e:	f9bc 5000 	ldrsh.w	r5, [ip]
            ch_0_out_1 += lower_a0 * b1;
 801af52:	fb05 2404 	mla	r4, r5, r4, r2
            ch_1_out_1 += lower_a1 * b1;
 801af56:	9a00      	ldr	r2, [sp, #0]
 801af58:	fb05 2506 	mla	r5, r5, r6, r2
            b1 = *ip_b1++;
 801af5c:	f9bc 6002 	ldrsh.w	r6, [ip, #2]
            ch_0_out_1 += higher_a0 * b1;
 801af60:	fb06 4201 	mla	r2, r6, r1, r4
            ch_1_out_1 += higher_a1 * b1;
 801af64:	fb06 5100 	mla	r1, r6, r0, r5
 801af68:	9100      	str	r1, [sp, #0]

            col_count--;
        } /* while over col_count */

        ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 801af6a:	9906      	ldr	r1, [sp, #24]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801af6c:	2500      	movs	r5, #0
 801af6e:	f851 0c0c 	ldr.w	r0, [r1, #-12]
 801af72:	9905      	ldr	r1, [sp, #20]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801af74:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 801af78:	4240      	negs	r0, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801af7a:	f851 1c0c 	ldr.w	r1, [r1, #-12]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801af7e:	fa03 f404 	lsl.w	r4, r3, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801af82:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801af86:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801af8a:	fbc4 3501 	smlal	r3, r5, r4, r1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801af8e:	2101      	movs	r1, #1
    result = (int32_t)(mult.long_long >> 31);
 801af90:	0fdb      	lsrs	r3, r3, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801af92:	4081      	lsls	r1, r0
    result = (int32_t)(mult.long_long >> 31);
 801af94:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801af98:	3901      	subs	r1, #1
    int32_t remainder = remainder_mask & dividend;
 801af9a:	ea03 0401 	and.w	r4, r3, r1
    if (result < 0)
 801af9e:	4103      	asrs	r3, r0
    int32_t threshold = remainder_mask >> 1;
 801afa0:	ea4f 0161 	mov.w	r1, r1, asr #1
        threshold++;
 801afa4:	bf48      	it	mi
 801afa6:	3101      	addmi	r1, #1
    if (remainder > threshold)
 801afa8:	428c      	cmp	r4, r1
        ch_0_out_0 += out_offset;
 801afaa:	992b      	ldr	r1, [sp, #172]	@ 0xac
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801afac:	f04f 0400 	mov.w	r4, #0
        result++;
 801afb0:	bfc8      	it	gt
 801afb2:	3301      	addgt	r3, #1
 801afb4:	440b      	add	r3, r1
        ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 801afb6:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 801afb8:	428b      	cmp	r3, r1
 801afba:	bfb8      	it	lt
 801afbc:	460b      	movlt	r3, r1
        ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 801afbe:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 801afc0:	428b      	cmp	r3, r1
 801afc2:	bfa8      	it	ge
 801afc4:	460b      	movge	r3, r1
        *out_0 = (int8_t)ch_0_out_0;
 801afc6:	9907      	ldr	r1, [sp, #28]
 801afc8:	f801 3c03 	strb.w	r3, [r1, #-3]
        out_0 += 2;

        ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 801afcc:	9b06      	ldr	r3, [sp, #24]
 801afce:	f853 1c0c 	ldr.w	r1, [r3, #-12]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801afd2:	9b05      	ldr	r3, [sp, #20]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801afd4:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 801afd8:	4249      	negs	r1, r1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801afda:	f853 3c0c 	ldr.w	r3, [r3, #-12]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801afde:	fa02 f000 	lsl.w	r0, r2, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801afe2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801afe6:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801afea:	fbc0 2403 	smlal	r2, r4, r0, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801afee:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 801aff0:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801aff2:	408b      	lsls	r3, r1
    result = (int32_t)(mult.long_long >> 31);
 801aff4:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801aff8:	2400      	movs	r4, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 801affa:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 801affc:	ea02 0003 	and.w	r0, r2, r3
    if (result < 0)
 801b000:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 801b002:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 801b006:	bf48      	it	mi
 801b008:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801b00a:	4298      	cmp	r0, r3
        ch_0_out_1 += out_offset;
 801b00c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
        result++;
 801b00e:	bfc8      	it	gt
 801b010:	3201      	addgt	r2, #1
 801b012:	441a      	add	r2, r3
        ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 801b014:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 801b016:	429a      	cmp	r2, r3
 801b018:	bfb8      	it	lt
 801b01a:	461a      	movlt	r2, r3
        ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 801b01c:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 801b01e:	429a      	cmp	r2, r3
 801b020:	bfa8      	it	ge
 801b022:	461a      	movge	r2, r3
        *out_1 = (int8_t)ch_0_out_1;
 801b024:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b026:	f803 2c03 	strb.w	r2, [r3, #-3]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b02a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
        out_1 += 2;
        out_mult += 2;
        out_shift += 2;

        ch_1_out_0 = arm_nn_requantize(ch_1_out_0, *out_mult, *out_shift);
 801b02e:	9b06      	ldr	r3, [sp, #24]
 801b030:	f853 1c04 	ldr.w	r1, [r3, #-4]
 801b034:	9b05      	ldr	r3, [sp, #20]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b036:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 801b03a:	4249      	negs	r1, r1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b03c:	f853 3c04 	ldr.w	r3, [r3, #-4]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b040:	fa09 f000 	lsl.w	r0, r9, r0
 801b044:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b048:	fbc0 2403 	smlal	r2, r4, r0, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b04c:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 801b04e:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b050:	408b      	lsls	r3, r1
    result = (int32_t)(mult.long_long >> 31);
 801b052:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b056:	2400      	movs	r4, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b058:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 801b05a:	ea02 0003 	and.w	r0, r2, r3
    if (result < 0)
 801b05e:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 801b060:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 801b064:	bf48      	it	mi
 801b066:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801b068:	4298      	cmp	r0, r3
        ch_1_out_0 += out_offset;
 801b06a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
        result++;
 801b06c:	bfc8      	it	gt
 801b06e:	3201      	addgt	r2, #1
 801b070:	441a      	add	r2, r3
        ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 801b072:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 801b074:	429a      	cmp	r2, r3
 801b076:	bfb8      	it	lt
 801b078:	461a      	movlt	r2, r3
        ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 801b07a:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 801b07c:	429a      	cmp	r2, r3
 801b07e:	bfa8      	it	ge
 801b080:	461a      	movge	r2, r3
        *out_0++ = (int8_t)ch_1_out_0;
 801b082:	9b07      	ldr	r3, [sp, #28]
 801b084:	f803 2c01 	strb.w	r2, [r3, #-1]

        ch_1_out_1 = arm_nn_requantize(ch_1_out_1, *out_mult, *out_shift);
 801b088:	9b06      	ldr	r3, [sp, #24]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b08a:	9a00      	ldr	r2, [sp, #0]
 801b08c:	f853 1c04 	ldr.w	r1, [r3, #-4]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b090:	9b05      	ldr	r3, [sp, #20]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b092:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 801b096:	4249      	negs	r1, r1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b098:	f853 3c04 	ldr.w	r3, [r3, #-4]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b09c:	4082      	lsls	r2, r0
 801b09e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 801b0a2:	4610      	mov	r0, r2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b0a4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 801b0a8:	fbc0 2403 	smlal	r2, r4, r0, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b0ac:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 801b0ae:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b0b0:	408b      	lsls	r3, r1
    result = (int32_t)(mult.long_long >> 31);
 801b0b2:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b0b6:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 801b0b8:	ea02 0003 	and.w	r0, r2, r3
    if (result < 0)
 801b0bc:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 801b0be:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 801b0c2:	bf48      	it	mi
 801b0c4:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801b0c6:	4298      	cmp	r0, r3
        ch_1_out_1 += out_offset;
 801b0c8:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
        *out_1++ = (int8_t)ch_1_out_1;
        out_mult++;
        out_shift++;

        /* skip 2 rows */
        packed_ip_a0 += num_col_a;
 801b0ca:	992e      	ldr	r1, [sp, #184]	@ 0xb8
        result++;
 801b0cc:	bfc8      	it	gt
 801b0ce:	3201      	addgt	r2, #1
        ch_1_out_1 += out_offset;
 801b0d0:	441a      	add	r2, r3
        packed_ip_a0 += num_col_a;
 801b0d2:	9b04      	ldr	r3, [sp, #16]
 801b0d4:	440b      	add	r3, r1
 801b0d6:	9304      	str	r3, [sp, #16]
    while (row_count)
 801b0d8:	9b07      	ldr	r3, [sp, #28]
 801b0da:	3304      	adds	r3, #4
 801b0dc:	9307      	str	r3, [sp, #28]
 801b0de:	9b05      	ldr	r3, [sp, #20]
 801b0e0:	3310      	adds	r3, #16
 801b0e2:	9305      	str	r3, [sp, #20]
        ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 801b0e4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 801b0e6:	429a      	cmp	r2, r3
 801b0e8:	bfb8      	it	lt
 801b0ea:	461a      	movlt	r2, r3
    while (row_count)
 801b0ec:	9b06      	ldr	r3, [sp, #24]
 801b0ee:	3310      	adds	r3, #16
 801b0f0:	9306      	str	r3, [sp, #24]
        ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 801b0f2:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 801b0f4:	429a      	cmp	r2, r3
 801b0f6:	bfa8      	it	ge
 801b0f8:	461a      	movge	r2, r3
        *out_1++ = (int8_t)ch_1_out_1;
 801b0fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b0fc:	f803 2c01 	strb.w	r2, [r3, #-1]
    while (row_count)
 801b100:	3304      	adds	r3, #4
 801b102:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801b104:	9309      	str	r3, [sp, #36]	@ 0x24
 801b106:	4293      	cmp	r3, r2
 801b108:	f47f ace1 	bne.w	801aace <arm_nn_mat_mult_kernel_s4_s16+0x9a>
 801b10c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b10e:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
 801b110:	9e2a      	ldr	r6, [sp, #168]	@ 0xa8
 801b112:	f8dd e0c0 	ldr.w	lr, [sp, #192]	@ 0xc0
 801b116:	e9dd 151c 	ldrd	r1, r5, [sp, #112]	@ 0x70
 801b11a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801b11e:	eb0e 0e81 	add.w	lr, lr, r1, lsl #2
 801b122:	eb06 1601 	add.w	r6, r6, r1, lsl #4
 801b126:	930c      	str	r3, [sp, #48]	@ 0x30
 801b128:	eb04 1401 	add.w	r4, r4, r1, lsl #4
        row_count--;
    }

    /* compute the 0 - 3 rows if any */
    int16_t left_over_rows = 0;
    while (left_over_rows < output_ch % 4)
 801b12c:	f015 0303 	ands.w	r3, r5, #3
 801b130:	9305      	str	r3, [sp, #20]
 801b132:	f000 8109 	beq.w	801b348 <arm_nn_mat_mult_kernel_s4_s16+0x914>
    {
        /* setup pointers for B */
        const int16_t *ip_b0 = input_b;
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801b136:	9a2e      	ldr	r2, [sp, #184]	@ 0xb8
 801b138:	3c04      	subs	r4, #4
 801b13a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    int16_t left_over_rows = 0;
 801b13c:	f04f 0b00 	mov.w	fp, #0
 801b140:	992e      	ldr	r1, [sp, #184]	@ 0xb8
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801b142:	eb03 0342 	add.w	r3, r3, r2, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b146:	f8cd e0c0 	str.w	lr, [sp, #192]	@ 0xc0
 801b14a:	f001 0102 	and.w	r1, r1, #2
 801b14e:	f8dd c07c 	ldr.w	ip, [sp, #124]	@ 0x7c
 801b152:	461a      	mov	r2, r3
 801b154:	9308      	str	r3, [sp, #32]
            ch_0_out_0 += spilled_column * b0;
            ch_0_out_1 += spilled_column * b1;
        }

#if defined(ARM_MATH_DSP)
        int32_t col_count = num_col_a / 4;
 801b156:	9b2e      	ldr	r3, [sp, #184]	@ 0xb8
            int16_t b1 = *ip_b1++;
 801b158:	3202      	adds	r2, #2
 801b15a:	9106      	str	r1, [sp, #24]
        int32_t col_count = num_col_a / 4;
 801b15c:	2b00      	cmp	r3, #0
            ch_0_out_0 += a1 * b0;
            ch_0_out_1 += a1 * b1;

            col_count--;
        }
        if (num_col_a % 2 && left_over_rows != 1)
 801b15e:	992e      	ldr	r1, [sp, #184]	@ 0xb8
            int16_t b1 = *ip_b1++;
 801b160:	920d      	str	r2, [sp, #52]	@ 0x34
        int32_t col_count = num_col_a / 4;
 801b162:	bfb8      	it	lt
 801b164:	3303      	addlt	r3, #3
        if (num_col_a % 2 && left_over_rows != 1)
 801b166:	f001 0101 	and.w	r1, r1, #1
 801b16a:	f8dd e010 	ldr.w	lr, [sp, #16]
        int32_t col_count = num_col_a / 4;
 801b16e:	109a      	asrs	r2, r3, #2
        if (num_col_a % 2 && left_over_rows != 1)
 801b170:	9107      	str	r1, [sp, #28]
 801b172:	1f33      	subs	r3, r6, #4
 801b174:	950e      	str	r5, [sp, #56]	@ 0x38
 801b176:	0051      	lsls	r1, r2, #1
        int32_t col_count = num_col_a / 4;
 801b178:	9200      	str	r2, [sp, #0]
 801b17a:	00d2      	lsls	r2, r2, #3
 801b17c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801b17e:	4621      	mov	r1, r4
 801b180:	9209      	str	r2, [sp, #36]	@ 0x24
        if (bias)
 801b182:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 801b184:	2a00      	cmp	r2, #0
 801b186:	f000 8112 	beq.w	801b3ae <arm_nn_mat_mult_kernel_s4_s16+0x97a>
            ch_0_out_0 = *bias;
 801b18a:	f852 0b04 	ldr.w	r0, [r2], #4
 801b18e:	922f      	str	r2, [sp, #188]	@ 0xbc
        if (left_over_rows == 1 && num_col_a % 2)
 801b190:	f1bb 0f01 	cmp.w	fp, #1
 801b194:	f000 80e9 	beq.w	801b36a <arm_nn_mat_mult_kernel_s4_s16+0x936>
        while (col_count)
 801b198:	9a00      	ldr	r2, [sp, #0]
 801b19a:	f8dd a020 	ldr.w	sl, [sp, #32]
 801b19e:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801b1a2:	2a00      	cmp	r2, #0
 801b1a4:	f000 80d5 	beq.w	801b352 <arm_nn_mat_mult_kernel_s4_s16+0x91e>
 801b1a8:	4602      	mov	r2, r0
 801b1aa:	4656      	mov	r6, sl
 801b1ac:	464d      	mov	r5, r9
        int32_t col_count = num_col_a / 4;
 801b1ae:	9f00      	ldr	r7, [sp, #0]
 801b1b0:	46f0      	mov	r8, lr
 801b1b2:	e9cd b901 	strd	fp, r9, [sp, #4]
 801b1b6:	e9cd 3103 	strd	r3, r1, [sp, #12]
    memcpy(&val, in_s8, 2);
 801b1ba:	f838 3b02 	ldrh.w	r3, [r8], #2
    memcpy(&val, *in_q15, 4);
 801b1be:	f8d5 b000 	ldr.w	fp, [r5]
    memcpy(&val, in_s8, 2);
 801b1c2:	f363 0c0f 	bfi	ip, r3, #0, #16
    memcpy(&val, *in_q15, 4);
 801b1c6:	f8d6 9000 	ldr.w	r9, [r6]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801b1ca:	ea4f 230c 	mov.w	r3, ip, lsl #8
 801b1ce:	fa5f f18c 	uxtb.w	r1, ip
 801b1d2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801b1d6:	4319      	orrs	r1, r3
    int32_t inAbuf2 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801b1d8:	010b      	lsls	r3, r1, #4
 801b1da:	fa2f f181 	sxtb16	r1, r1
 801b1de:	fa2f f383 	sxtb16	r3, r3
    return (op1 >> op2) | (op1 << (32U - op2));
 801b1e2:	ea4f 1131 	mov.w	r1, r1, ror #4
 801b1e6:	ea4f 1333 	mov.w	r3, r3, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801b1ea:	fa2f f181 	sxtb16	r1, r1
 801b1ee:	fa2f f383 	sxtb16	r3, r3
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 801b1f2:	eac1 4423 	pkhtb	r4, r1, r3, asr #16
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 801b1f6:	eac3 4301 	pkhbt	r3, r3, r1, lsl #16
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801b1fa:	fb23 000b 	smlad	r0, r3, fp, r0
 801b1fe:	fb23 2309 	smlad	r3, r3, r9, r2
    memcpy(&val, *in_q15, 4);
 801b202:	6869      	ldr	r1, [r5, #4]
    *in_q15 += 2;
 801b204:	3608      	adds	r6, #8
    memcpy(&val, *in_q15, 4);
 801b206:	f856 2c04 	ldr.w	r2, [r6, #-4]
    *in_q15 += 2;
 801b20a:	3508      	adds	r5, #8
 801b20c:	fb24 0001 	smlad	r0, r4, r1, r0
 801b210:	fb24 3202 	smlad	r2, r4, r2, r3
        while (col_count)
 801b214:	3f01      	subs	r7, #1
 801b216:	d1d0      	bne.n	801b1ba <arm_nn_mat_mult_kernel_s4_s16+0x786>
 801b218:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801b21a:	e9dd b901 	ldrd	fp, r9, [sp, #4]
 801b21e:	44a6      	add	lr, r4
 801b220:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 801b222:	e9dd 3103 	ldrd	r3, r1, [sp, #12]
 801b226:	44a2      	add	sl, r4
 801b228:	44a1      	add	r9, r4
        while (col_count)
 801b22a:	9c06      	ldr	r4, [sp, #24]
 801b22c:	b1a4      	cbz	r4, 801b258 <arm_nn_mat_mult_kernel_s4_s16+0x824>
            int8_t a0 = (int8_t)(packed_ip_a0[0] << 4) >> 4;
 801b22e:	f91e 4b01 	ldrsb.w	r4, [lr], #1
            ch_0_out_0 += a1 * b0;
 801b232:	f8b9 8002 	ldrh.w	r8, [r9, #2]
            int8_t a0 = (int8_t)(packed_ip_a0[0] << 4) >> 4;
 801b236:	f344 0603 	sbfx	r6, r4, #0, #4
            ch_0_out_0 += a0 * b0;
 801b23a:	f839 5b04 	ldrh.w	r5, [r9], #4
            int8_t a1 = packed_ip_a0[0] >> 4;
 801b23e:	1124      	asrs	r4, r4, #4
            ch_0_out_1 += a1 * b1;
 801b240:	f8ba 7002 	ldrh.w	r7, [sl, #2]
            ch_0_out_0 += a0 * b0;
 801b244:	fb15 0506 	smlabb	r5, r5, r6, r0
            ch_0_out_0 += a1 * b0;
 801b248:	fb18 5004 	smlabb	r0, r8, r4, r5
            ch_0_out_1 += a0 * b1;
 801b24c:	f83a 5b04 	ldrh.w	r5, [sl], #4
 801b250:	fb15 2506 	smlabb	r5, r5, r6, r2
            ch_0_out_1 += a1 * b1;
 801b254:	fb17 5204 	smlabb	r2, r7, r4, r5
        if (num_col_a % 2 && left_over_rows != 1)
 801b258:	f1bb 0f01 	cmp.w	fp, #1
 801b25c:	d00d      	beq.n	801b27a <arm_nn_mat_mult_kernel_s4_s16+0x846>
 801b25e:	9c07      	ldr	r4, [sp, #28]
 801b260:	b15c      	cbz	r4, 801b27a <arm_nn_mat_mult_kernel_s4_s16+0x846>
        {
            int8_t a0 = (int8_t)(packed_ip_a0[0] << 4) >> 4;
 801b262:	f89e 4000 	ldrb.w	r4, [lr]

            int16_t b0 = *ip_b0++;
            int16_t b1 = *ip_b1++;

            ch_0_out_0 += a0 * b0;
 801b266:	f8b9 5000 	ldrh.w	r5, [r9]
            int8_t a0 = (int8_t)(packed_ip_a0[0] << 4) >> 4;
 801b26a:	f344 0403 	sbfx	r4, r4, #0, #4
            ch_0_out_1 += a0 * b1;
 801b26e:	f8ba 6000 	ldrh.w	r6, [sl]
            ch_0_out_0 += a0 * b0;
 801b272:	fb15 0004 	smlabb	r0, r5, r4, r0
            ch_0_out_1 += a0 * b1;
 801b276:	fb16 2204 	smlabb	r2, r6, r4, r2
        }
        ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 801b27a:	684d      	ldr	r5, [r1, #4]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b27c:	2700      	movs	r7, #0
 801b27e:	685c      	ldr	r4, [r3, #4]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b280:	ea25 76e5 	bic.w	r6, r5, r5, asr #31
 801b284:	426d      	negs	r5, r5
 801b286:	fa00 f606 	lsl.w	r6, r0, r6
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b28a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b28e:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b292:	fbc6 0704 	smlal	r0, r7, r6, r4
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b296:	2401      	movs	r4, #1
    result = (int32_t)(mult.long_long >> 31);
 801b298:	0fc0      	lsrs	r0, r0, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b29a:	40ac      	lsls	r4, r5
    result = (int32_t)(mult.long_long >> 31);
 801b29c:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b2a0:	3c01      	subs	r4, #1
    int32_t remainder = remainder_mask & dividend;
 801b2a2:	ea00 0604 	and.w	r6, r0, r4
    if (result < 0)
 801b2a6:	4128      	asrs	r0, r5
    int32_t threshold = remainder_mask >> 1;
 801b2a8:	ea4f 0464 	mov.w	r4, r4, asr #1
        threshold++;
 801b2ac:	bf48      	it	mi
 801b2ae:	3401      	addmi	r4, #1
    if (remainder > threshold)
 801b2b0:	42a6      	cmp	r6, r4
        ch_0_out_0 += out_offset;
 801b2b2:	9c2b      	ldr	r4, [sp, #172]	@ 0xac
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b2b4:	f04f 0600 	mov.w	r6, #0
        result++;
 801b2b8:	bfc8      	it	gt
 801b2ba:	3001      	addgt	r0, #1
 801b2bc:	4420      	add	r0, r4
        ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 801b2be:	9c2c      	ldr	r4, [sp, #176]	@ 0xb0
 801b2c0:	42a0      	cmp	r0, r4
 801b2c2:	bfb8      	it	lt
 801b2c4:	4620      	movlt	r0, r4
        ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 801b2c6:	9c2d      	ldr	r4, [sp, #180]	@ 0xb4
 801b2c8:	42a0      	cmp	r0, r4
 801b2ca:	bfa8      	it	ge
 801b2cc:	4620      	movge	r0, r4
        *out_0++ = (int8_t)ch_0_out_0;
 801b2ce:	9c30      	ldr	r4, [sp, #192]	@ 0xc0
 801b2d0:	f804 0b01 	strb.w	r0, [r4], #1

        ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 801b2d4:	f851 0f04 	ldr.w	r0, [r1, #4]!
        *out_0++ = (int8_t)ch_0_out_0;
 801b2d8:	9430      	str	r4, [sp, #192]	@ 0xc0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b2da:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b2de:	f853 5f04 	ldr.w	r5, [r3, #4]!
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b2e2:	4240      	negs	r0, r0
 801b2e4:	fa02 f404 	lsl.w	r4, r2, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b2e8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b2ec:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b2f0:	fbc4 2605 	smlal	r2, r6, r4, r5
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b2f4:	2401      	movs	r4, #1
    result = (int32_t)(mult.long_long >> 31);
 801b2f6:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b2f8:	4084      	lsls	r4, r0
    result = (int32_t)(mult.long_long >> 31);
 801b2fa:	ea42 0246 	orr.w	r2, r2, r6, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b2fe:	3c01      	subs	r4, #1
    int32_t remainder = remainder_mask & dividend;
 801b300:	ea02 0504 	and.w	r5, r2, r4
    if (result < 0)
 801b304:	4102      	asrs	r2, r0
    int32_t threshold = remainder_mask >> 1;
 801b306:	ea4f 0464 	mov.w	r4, r4, asr #1
        ch_0_out_1 += out_offset;
 801b30a:	982b      	ldr	r0, [sp, #172]	@ 0xac
        threshold++;
 801b30c:	bf48      	it	mi
 801b30e:	3401      	addmi	r4, #1
    if (remainder > threshold)
 801b310:	42a5      	cmp	r5, r4
        ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 801b312:	9c2c      	ldr	r4, [sp, #176]	@ 0xb0
        result++;
 801b314:	bfc8      	it	gt
 801b316:	3201      	addgt	r2, #1
        ch_0_out_1 += out_offset;
 801b318:	4402      	add	r2, r0
        ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 801b31a:	f10b 0001 	add.w	r0, fp, #1
 801b31e:	42a2      	cmp	r2, r4
        ch_0_out_1 = MIN(ch_0_out_1, activation_max);
        *out_1++ = (int8_t)ch_0_out_1;
        out_mult++;
        out_shift++;

        ++left_over_rows;
 801b320:	fa0f fb80 	sxth.w	fp, r0
        ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 801b324:	bfb8      	it	lt
 801b326:	4622      	movlt	r2, r4
        ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 801b328:	9c2d      	ldr	r4, [sp, #180]	@ 0xb4
 801b32a:	42a2      	cmp	r2, r4
 801b32c:	bfa8      	it	ge
 801b32e:	4622      	movge	r2, r4
        *out_1++ = (int8_t)ch_0_out_1;
 801b330:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 801b332:	f804 2b01 	strb.w	r2, [r4], #1
 801b336:	b282      	uxth	r2, r0
    while (left_over_rows < output_ch % 4)
 801b338:	9805      	ldr	r0, [sp, #20]
        *out_1++ = (int8_t)ch_0_out_1;
 801b33a:	940c      	str	r4, [sp, #48]	@ 0x30
    while (left_over_rows < output_ch % 4)
 801b33c:	4290      	cmp	r0, r2
 801b33e:	f63f af20 	bhi.w	801b182 <arm_nn_mat_mult_kernel_s4_s16+0x74e>
 801b342:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 801b344:	f8dd e0c0 	ldr.w	lr, [sp, #192]	@ 0xc0

    out_0 += output_ch;

    /* return the new output pointer with offset */
    return out_0;
}
 801b348:	eb0e 0005 	add.w	r0, lr, r5
 801b34c:	b021      	add	sp, #132	@ 0x84
 801b34e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        while (col_count)
 801b352:	4602      	mov	r2, r0
 801b354:	e769      	b.n	801b22a <arm_nn_mat_mult_kernel_s4_s16+0x7f6>
        ip_b1 = ip_b0 + num_col_a;
 801b356:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
 801b35a:	461a      	mov	r2, r3
        ip_b0 = input_b;
 801b35c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801b35e:	f8cd 9000 	str.w	r9, [sp]
 801b362:	e561      	b.n	801ae28 <arm_nn_mat_mult_kernel_s4_s16+0x3f4>
 801b364:	4606      	mov	r6, r0
        int8_t spillover1 = 0;
 801b366:	4607      	mov	r7, r0
 801b368:	e47f      	b.n	801ac6a <arm_nn_mat_mult_kernel_s4_s16+0x236>
        if (left_over_rows == 1 && num_col_a % 2)
 801b36a:	9a07      	ldr	r2, [sp, #28]
 801b36c:	b30a      	cbz	r2, 801b3b2 <arm_nn_mat_mult_kernel_s4_s16+0x97e>
            int16_t b0 = *ip_b0++;
 801b36e:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
            int8_t spilled_column = packed_ip_a0[0] >> 4;
 801b372:	f91e 4b01 	ldrsb.w	r4, [lr], #1
            ch_0_out_1 += spilled_column * b1;
 801b376:	9a08      	ldr	r2, [sp, #32]
            int8_t spilled_column = packed_ip_a0[0] >> 4;
 801b378:	1124      	asrs	r4, r4, #4
            ch_0_out_0 += spilled_column * b0;
 801b37a:	f839 5b02 	ldrh.w	r5, [r9], #2
            ch_0_out_1 += spilled_column * b1;
 801b37e:	8812      	ldrh	r2, [r2, #0]
            ch_0_out_0 += spilled_column * b0;
 801b380:	fb15 0504 	smlabb	r5, r5, r4, r0
            ch_0_out_1 += spilled_column * b1;
 801b384:	fb12 0204 	smlabb	r2, r2, r4, r0
        while (col_count)
 801b388:	9800      	ldr	r0, [sp, #0]
 801b38a:	b1c8      	cbz	r0, 801b3c0 <arm_nn_mat_mult_kernel_s4_s16+0x98c>
            ch_0_out_0 += spilled_column * b0;
 801b38c:	4628      	mov	r0, r5
            int16_t b1 = *ip_b1++;
 801b38e:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 801b392:	e70a      	b.n	801b1aa <arm_nn_mat_mult_kernel_s4_s16+0x776>
 801b394:	4699      	mov	r9, r3
 801b396:	e532      	b.n	801adfe <arm_nn_mat_mult_kernel_s4_s16+0x3ca>
        while (col_count)
 801b398:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b39a:	4699      	mov	r9, r3
 801b39c:	2a00      	cmp	r2, #0
 801b39e:	f47f aba8 	bne.w	801aaf2 <arm_nn_mat_mult_kernel_s4_s16+0xbe>
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801b3a2:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
        while (col_count)
 801b3a6:	46ce      	mov	lr, r9
        const int16_t *ip_b0 = input_b;
 801b3a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
        while (col_count)
 801b3aa:	461a      	mov	r2, r3
 801b3ac:	e416      	b.n	801abdc <arm_nn_mat_mult_kernel_s4_s16+0x1a8>
 801b3ae:	4610      	mov	r0, r2
 801b3b0:	e6ee      	b.n	801b190 <arm_nn_mat_mult_kernel_s4_s16+0x75c>
        while (col_count)
 801b3b2:	9a00      	ldr	r2, [sp, #0]
 801b3b4:	b142      	cbz	r2, 801b3c8 <arm_nn_mat_mult_kernel_s4_s16+0x994>
 801b3b6:	f8dd a020 	ldr.w	sl, [sp, #32]
 801b3ba:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801b3be:	e6f3      	b.n	801b1a8 <arm_nn_mat_mult_kernel_s4_s16+0x774>
        while (col_count)
 801b3c0:	9806      	ldr	r0, [sp, #24]
 801b3c2:	b928      	cbnz	r0, 801b3d0 <arm_nn_mat_mult_kernel_s4_s16+0x99c>
            ch_0_out_0 += spilled_column * b0;
 801b3c4:	4628      	mov	r0, r5
 801b3c6:	e758      	b.n	801b27a <arm_nn_mat_mult_kernel_s4_s16+0x846>
        while (col_count)
 801b3c8:	9a06      	ldr	r2, [sp, #24]
 801b3ca:	b92a      	cbnz	r2, 801b3d8 <arm_nn_mat_mult_kernel_s4_s16+0x9a4>
 801b3cc:	4602      	mov	r2, r0
 801b3ce:	e754      	b.n	801b27a <arm_nn_mat_mult_kernel_s4_s16+0x846>
            ch_0_out_0 += spilled_column * b0;
 801b3d0:	4628      	mov	r0, r5
            int16_t b1 = *ip_b1++;
 801b3d2:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 801b3d6:	e72a      	b.n	801b22e <arm_nn_mat_mult_kernel_s4_s16+0x7fa>
        const int16_t *ip_b1 = ip_b0 + num_col_a;
 801b3d8:	f8dd a020 	ldr.w	sl, [sp, #32]
        while (col_count)
 801b3dc:	4602      	mov	r2, r0
        const int16_t *ip_b0 = input_b;
 801b3de:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801b3e2:	e724      	b.n	801b22e <arm_nn_mat_mult_kernel_s4_s16+0x7fa>

0801b3e4 <arm_nn_mat_mult_kernel_s8_s16>:
                                      const int16_t activation_max,
                                      const int32_t num_col_a,
                                      const int32_t aligned_num_col_a,
                                      const int32_t *const output_bias,
                                      int8_t *OPTIONAL_RESTRICT_KEYWORD out_0)
{
 801b3e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b3e8:	b097      	sub	sp, #92	@ 0x5c
 801b3ea:	4698      	mov	r8, r3
 801b3ec:	4692      	mov	sl, r2
 801b3ee:	4607      	mov	r7, r0
 801b3f0:	f9bd 3088 	ldrsh.w	r3, [sp, #136]	@ 0x88
 801b3f4:	f8dd b09c 	ldr.w	fp, [sp, #156]	@ 0x9c
 801b3f8:	9302      	str	r3, [sp, #8]
 801b3fa:	f9bd 308c 	ldrsh.w	r3, [sp, #140]	@ 0x8c
#if !defined(ARM_MATH_MVEI)
    /* set up the second output pointers */
    int8_t *out_1 = out_0 + output_ch;
 801b3fe:	eb0b 0902 	add.w	r9, fp, r2
{
 801b402:	9c25      	ldr	r4, [sp, #148]	@ 0x94
 801b404:	9303      	str	r3, [sp, #12]
    const int32_t *bias = output_bias;

    uint16_t row_count = output_ch / 2;
    const int8_t *ip_a0 = input_a;
    /* this loop over rows in A */
    while (row_count)
 801b406:	0853      	lsrs	r3, r2, #1
{
 801b408:	910b      	str	r1, [sp, #44]	@ 0x2c
    while (row_count)
 801b40a:	f000 819b 	beq.w	801b744 <arm_nn_mat_mult_kernel_s8_s16+0x360>
    {
        /* setup pointers for B */
        const int16_t *ip_b0 = input_b;
        const int16_t *ip_b1 = ip_b0 + aligned_num_col_a;
 801b40e:	eb01 0244 	add.w	r2, r1, r4, lsl #1
 801b412:	f109 0104 	add.w	r1, r9, #4
 801b416:	f108 0608 	add.w	r6, r8, #8
 801b41a:	f109 0c02 	add.w	ip, r9, #2
 801b41e:	920c      	str	r2, [sp, #48]	@ 0x30
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b420:	463d      	mov	r5, r7
            ch_1_out_0 = *bias;
            ch_1_out_1 = *bias++;
        }

    #if defined(ARM_MATH_DSP)
        int32_t col_count = num_col_a / 4;
 801b422:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 801b424:	9425      	str	r4, [sp, #148]	@ 0x94
 801b426:	2a00      	cmp	r2, #0
 801b428:	f8cd b09c 	str.w	fp, [sp, #156]	@ 0x9c
 801b42c:	bfb8      	it	lt
 801b42e:	3203      	addlt	r2, #3
 801b430:	1090      	asrs	r0, r2, #2
 801b432:	1e5a      	subs	r2, r3, #1
 801b434:	b292      	uxth	r2, r2
 801b436:	900d      	str	r0, [sp, #52]	@ 0x34
 801b438:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 801b43c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801b43e:	920e      	str	r2, [sp, #56]	@ 0x38
 801b440:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
            ch_1_out_0 = SMLAD(a12, b0, ch_1_out_0);
            ch_1_out_1 = SMLAD(a12, b1, ch_1_out_1);

            col_count--;
        } /* while over col_count */
        col_count = num_col_a & 0x3;
 801b444:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 801b446:	9111      	str	r1, [sp, #68]	@ 0x44
 801b448:	f002 0203 	and.w	r2, r2, #3
 801b44c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801b44e:	9207      	str	r2, [sp, #28]
 801b450:	f10b 0202 	add.w	r2, fp, #2
 801b454:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801b458:	9204      	str	r2, [sp, #16]
 801b45a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801b45c:	9110      	str	r1, [sp, #64]	@ 0x40
 801b45e:	0081      	lsls	r1, r0, #2
 801b460:	3208      	adds	r2, #8
 801b462:	4630      	mov	r0, r6
 801b464:	910f      	str	r1, [sp, #60]	@ 0x3c
 801b466:	4614      	mov	r4, r2
 801b468:	e9cd a814 	strd	sl, r8, [sp, #80]	@ 0x50
 801b46c:	46e0      	mov	r8, ip
 801b46e:	e9cd 3912 	strd	r3, r9, [sp, #72]	@ 0x48
        const int8_t *ip_a1 = ip_a0 + num_col_a;
 801b472:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801b474:	18e9      	adds	r1, r5, r3
        if (bias)
 801b476:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801b478:	2b00      	cmp	r3, #0
 801b47a:	f000 8225 	beq.w	801b8c8 <arm_nn_mat_mult_kernel_s8_s16+0x4e4>
 801b47e:	461a      	mov	r2, r3
            ch_0_out_0 = *bias;
 801b480:	681b      	ldr	r3, [r3, #0]
            ch_1_out_0 = *bias;
 801b482:	f8d2 b004 	ldr.w	fp, [r2, #4]
            ch_1_out_1 = *bias++;
 801b486:	3208      	adds	r2, #8
 801b488:	9226      	str	r2, [sp, #152]	@ 0x98
        while (col_count)
 801b48a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b48c:	2a00      	cmp	r2, #0
 801b48e:	f000 8220 	beq.w	801b8d2 <arm_nn_mat_mult_kernel_s8_s16+0x4ee>
        int32_t col_count = num_col_a / 4;
 801b492:	4694      	mov	ip, r2
        while (col_count)
 801b494:	46da      	mov	sl, fp
 801b496:	461a      	mov	r2, r3
 801b498:	46a9      	mov	r9, r5
        const int8_t *ip_a1 = ip_a0 + num_col_a;
 801b49a:	9101      	str	r1, [sp, #4]
        while (col_count)
 801b49c:	950a      	str	r5, [sp, #40]	@ 0x28
        const int16_t *ip_b0 = input_b;
 801b49e:	e9dd 670b 	ldrd	r6, r7, [sp, #44]	@ 0x2c
        while (col_count)
 801b4a2:	e9cd 8405 	strd	r8, r4, [sp, #20]
 801b4a6:	e9cd 1008 	strd	r1, r0, [sp, #32]
    memcpy(&val, *in_s8, 4);
 801b4aa:	9c01      	ldr	r4, [sp, #4]
 801b4ac:	f859 0b04 	ldr.w	r0, [r9], #4
 801b4b0:	f854 1b04 	ldr.w	r1, [r4], #4
    return (op1 >> op2) | (op1 << (32U - op2));
 801b4b4:	ea4f 2530 	mov.w	r5, r0, ror #8
    memcpy(&val, *in_q15, 4);
 801b4b8:	f8d6 8000 	ldr.w	r8, [r6]
    memcpy(&val, *in_s8, 4);
 801b4bc:	9401      	str	r4, [sp, #4]
 801b4be:	ea4f 2431 	mov.w	r4, r1, ror #8
    memcpy(&val, *in_q15, 4);
 801b4c2:	f8d7 e000 	ldr.w	lr, [r7]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801b4c6:	fa2f f585 	sxtb16	r5, r5
 801b4ca:	fa2f f080 	sxtb16	r0, r0
 801b4ce:	fa2f f484 	sxtb16	r4, r4
 801b4d2:	fa2f f181 	sxtb16	r1, r1
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801b4d6:	fb20 3308 	smlad	r3, r0, r8, r3
 801b4da:	fb20 220e 	smlad	r2, r0, lr, r2
 801b4de:	fb21 bb08 	smlad	fp, r1, r8, fp
 801b4e2:	fb21 aa0e 	smlad	sl, r1, lr, sl
 801b4e6:	6870      	ldr	r0, [r6, #4]
    *in_q15 += 2;
 801b4e8:	3708      	adds	r7, #8
    memcpy(&val, *in_q15, 4);
 801b4ea:	f857 1c04 	ldr.w	r1, [r7, #-4]
    *in_q15 += 2;
 801b4ee:	3608      	adds	r6, #8
 801b4f0:	fb25 3300 	smlad	r3, r5, r0, r3
 801b4f4:	fb25 2201 	smlad	r2, r5, r1, r2
 801b4f8:	fb24 bb00 	smlad	fp, r4, r0, fp
 801b4fc:	fb24 aa01 	smlad	sl, r4, r1, sl
 801b500:	f1bc 0c01 	subs.w	ip, ip, #1
 801b504:	d1d1      	bne.n	801b4aa <arm_nn_mat_mult_kernel_s8_s16+0xc6>
 801b506:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 801b508:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 801b50a:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 801b50e:	4435      	add	r5, r6
 801b510:	4431      	add	r1, r6
 801b512:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 801b514:	e9dd 8405 	ldrd	r8, r4, [sp, #20]
 801b518:	9605      	str	r6, [sp, #20]
 801b51a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 801b51c:	9601      	str	r6, [sp, #4]
    #else
        int32_t col_count = num_col_a;
    #endif
        while (col_count)
 801b51e:	9e07      	ldr	r6, [sp, #28]
 801b520:	2e00      	cmp	r6, #0
 801b522:	d03c      	beq.n	801b59e <arm_nn_mat_mult_kernel_s8_s16+0x1ba>
        {
            int8_t a0 = *ip_a0++;
            int16_t b0 = *ip_b0++;
 801b524:	9f01      	ldr	r7, [sp, #4]
        while (col_count)
 801b526:	2e01      	cmp	r6, #1
            int8_t a0 = *ip_a0++;
 801b528:	f995 9000 	ldrsb.w	r9, [r5]
            int16_t b0 = *ip_b0++;
 801b52c:	f9b7 e000 	ldrsh.w	lr, [r7]
            int8_t a1 = *ip_a1++;
 801b530:	f991 c000 	ldrsb.w	ip, [r1]
            int16_t b1 = *ip_b1++;
 801b534:	9f05      	ldr	r7, [sp, #20]

            ch_0_out_0 += a0 * b0;
 801b536:	fb0e 3309 	mla	r3, lr, r9, r3
            ch_0_out_1 += a0 * b1;
            ch_1_out_0 += a1 * b0;
 801b53a:	fb0e bb0c 	mla	fp, lr, ip, fp
            int16_t b1 = *ip_b1++;
 801b53e:	f9b7 e000 	ldrsh.w	lr, [r7]
        while (col_count)
 801b542:	9606      	str	r6, [sp, #24]
            ch_0_out_1 += a0 * b1;
 801b544:	fb0e 2209 	mla	r2, lr, r9, r2
            ch_1_out_1 += a1 * b1;
 801b548:	fb0e aa0c 	mla	sl, lr, ip, sl
        while (col_count)
 801b54c:	d025      	beq.n	801b59a <arm_nn_mat_mult_kernel_s8_s16+0x1b6>
            int16_t b0 = *ip_b0++;
 801b54e:	9e01      	ldr	r6, [sp, #4]
            int8_t a0 = *ip_a0++;
 801b550:	f995 9001 	ldrsb.w	r9, [r5, #1]
            int16_t b0 = *ip_b0++;
 801b554:	f9b6 e002 	ldrsh.w	lr, [r6, #2]
            int8_t a1 = *ip_a1++;
 801b558:	f991 c001 	ldrsb.w	ip, [r1, #1]
        while (col_count)
 801b55c:	9e06      	ldr	r6, [sp, #24]
            ch_0_out_0 += a0 * b0;
 801b55e:	fb0e 3309 	mla	r3, lr, r9, r3
            ch_1_out_0 += a1 * b0;
 801b562:	fb0e bb0c 	mla	fp, lr, ip, fp
            int16_t b1 = *ip_b1++;
 801b566:	f9b7 e002 	ldrsh.w	lr, [r7, #2]
        while (col_count)
 801b56a:	2e02      	cmp	r6, #2
            ch_0_out_1 += a0 * b1;
 801b56c:	fb0e 2209 	mla	r2, lr, r9, r2
            ch_1_out_1 += a1 * b1;
 801b570:	fb0e aa0c 	mla	sl, lr, ip, sl
        while (col_count)
 801b574:	d011      	beq.n	801b59a <arm_nn_mat_mult_kernel_s8_s16+0x1b6>
            int16_t b0 = *ip_b0++;
 801b576:	9e01      	ldr	r6, [sp, #4]
            int8_t a1 = *ip_a1++;
 801b578:	f991 1002 	ldrsb.w	r1, [r1, #2]
            int16_t b0 = *ip_b0++;
 801b57c:	f9b6 7004 	ldrsh.w	r7, [r6, #4]
            int16_t b1 = *ip_b1++;
 801b580:	9e05      	ldr	r6, [sp, #20]
            ch_1_out_0 += a1 * b0;
 801b582:	fb07 bb01 	mla	fp, r7, r1, fp
            int16_t b1 = *ip_b1++;
 801b586:	f9b6 6004 	ldrsh.w	r6, [r6, #4]
            ch_1_out_1 += a1 * b1;
 801b58a:	fb06 aa01 	mla	sl, r6, r1, sl
            int8_t a0 = *ip_a0++;
 801b58e:	f995 1002 	ldrsb.w	r1, [r5, #2]
            ch_0_out_0 += a0 * b0;
 801b592:	fb07 3301 	mla	r3, r7, r1, r3
            ch_0_out_1 += a0 * b1;
 801b596:	fb06 2201 	mla	r2, r6, r1, r2
        while (col_count)
 801b59a:	9907      	ldr	r1, [sp, #28]
 801b59c:	440d      	add	r5, r1
            col_count--;
        } /* while over col_count */

        ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 801b59e:	f850 6c08 	ldr.w	r6, [r0, #-8]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b5a2:	f04f 0c00 	mov.w	ip, #0
 801b5a6:	f854 1c08 	ldr.w	r1, [r4, #-8]
    while (row_count)
 801b5aa:	f108 0802 	add.w	r8, r8, #2
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b5ae:	ea26 77e6 	bic.w	r7, r6, r6, asr #31
 801b5b2:	4276      	negs	r6, r6
 801b5b4:	3408      	adds	r4, #8
 801b5b6:	3008      	adds	r0, #8
 801b5b8:	fa03 f707 	lsl.w	r7, r3, r7
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b5bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b5c0:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b5c4:	fbc7 3c01 	smlal	r3, ip, r7, r1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b5c8:	2101      	movs	r1, #1
    result = (int32_t)(mult.long_long >> 31);
 801b5ca:	0fdb      	lsrs	r3, r3, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b5cc:	40b1      	lsls	r1, r6
    result = (int32_t)(mult.long_long >> 31);
 801b5ce:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b5d2:	3901      	subs	r1, #1
    int32_t remainder = remainder_mask & dividend;
 801b5d4:	ea03 0701 	and.w	r7, r3, r1
    if (result < 0)
 801b5d8:	4133      	asrs	r3, r6
    int32_t threshold = remainder_mask >> 1;
 801b5da:	ea4f 0161 	mov.w	r1, r1, asr #1
        threshold++;
 801b5de:	bf48      	it	mi
 801b5e0:	3101      	addmi	r1, #1
    if (remainder > threshold)
 801b5e2:	428f      	cmp	r7, r1
        ch_0_out_0 += out_offset;
 801b5e4:	9921      	ldr	r1, [sp, #132]	@ 0x84
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b5e6:	f04f 0700 	mov.w	r7, #0
        result++;
 801b5ea:	bfc8      	it	gt
 801b5ec:	3301      	addgt	r3, #1
 801b5ee:	440b      	add	r3, r1
        ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 801b5f0:	9902      	ldr	r1, [sp, #8]
 801b5f2:	428b      	cmp	r3, r1
 801b5f4:	bfb8      	it	lt
 801b5f6:	460b      	movlt	r3, r1
        ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 801b5f8:	9903      	ldr	r1, [sp, #12]
 801b5fa:	428b      	cmp	r3, r1
 801b5fc:	bfa8      	it	ge
 801b5fe:	460b      	movge	r3, r1
        *out_0++ = (int8_t)ch_0_out_0;
 801b600:	9904      	ldr	r1, [sp, #16]
 801b602:	f801 3c02 	strb.w	r3, [r1, #-2]

        ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 801b606:	f850 1c10 	ldr.w	r1, [r0, #-16]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b60a:	f854 3c10 	ldr.w	r3, [r4, #-16]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b60e:	ea21 76e1 	bic.w	r6, r1, r1, asr #31
 801b612:	4249      	negs	r1, r1
 801b614:	fa02 f606 	lsl.w	r6, r2, r6
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b618:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b61c:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b620:	fbc6 2703 	smlal	r2, r7, r6, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b624:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 801b626:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b628:	408b      	lsls	r3, r1
    result = (int32_t)(mult.long_long >> 31);
 801b62a:	ea42 0247 	orr.w	r2, r2, r7, lsl #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b62e:	2700      	movs	r7, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b630:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 801b632:	ea02 0603 	and.w	r6, r2, r3
    if (result < 0)
 801b636:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 801b638:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 801b63c:	bf48      	it	mi
 801b63e:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801b640:	429e      	cmp	r6, r3
        ch_0_out_1 += out_offset;
 801b642:	9b21      	ldr	r3, [sp, #132]	@ 0x84
        result++;
 801b644:	bfc8      	it	gt
 801b646:	3201      	addgt	r2, #1
 801b648:	441a      	add	r2, r3
        ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 801b64a:	9b02      	ldr	r3, [sp, #8]
 801b64c:	429a      	cmp	r2, r3
 801b64e:	bfb8      	it	lt
 801b650:	461a      	movlt	r2, r3
        ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 801b652:	9b03      	ldr	r3, [sp, #12]
 801b654:	429a      	cmp	r2, r3
 801b656:	bfa8      	it	ge
 801b658:	461a      	movge	r2, r3
        *out_1++ = (int8_t)ch_0_out_1;
 801b65a:	f808 2c04 	strb.w	r2, [r8, #-4]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b65e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
        out_mult++;
        out_shift++;

        ch_1_out_0 = arm_nn_requantize(ch_1_out_0, *out_mult, *out_shift);
 801b662:	f850 1c0c 	ldr.w	r1, [r0, #-12]
 801b666:	f854 3c0c 	ldr.w	r3, [r4, #-12]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b66a:	ea21 76e1 	bic.w	r6, r1, r1, asr #31
 801b66e:	4249      	negs	r1, r1
 801b670:	fa0b f606 	lsl.w	r6, fp, r6
 801b674:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b678:	fbc6 2703 	smlal	r2, r7, r6, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b67c:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 801b67e:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b680:	408b      	lsls	r3, r1
    result = (int32_t)(mult.long_long >> 31);
 801b682:	ea42 0247 	orr.w	r2, r2, r7, lsl #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b686:	2700      	movs	r7, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b688:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 801b68a:	ea02 0603 	and.w	r6, r2, r3
    if (result < 0)
 801b68e:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 801b690:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 801b694:	bf48      	it	mi
 801b696:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801b698:	429e      	cmp	r6, r3
        ch_1_out_0 += out_offset;
 801b69a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
        result++;
 801b69c:	bfc8      	it	gt
 801b69e:	3201      	addgt	r2, #1
 801b6a0:	441a      	add	r2, r3
        ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 801b6a2:	9b02      	ldr	r3, [sp, #8]
 801b6a4:	429a      	cmp	r2, r3
 801b6a6:	bfb8      	it	lt
 801b6a8:	461a      	movlt	r2, r3
        ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 801b6aa:	9b03      	ldr	r3, [sp, #12]
 801b6ac:	429a      	cmp	r2, r3
 801b6ae:	bfa8      	it	ge
 801b6b0:	461a      	movge	r2, r3
        *out_0++ = (int8_t)ch_1_out_0;
 801b6b2:	9b04      	ldr	r3, [sp, #16]
 801b6b4:	f803 2c01 	strb.w	r2, [r3, #-1]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b6b8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000

        ch_1_out_1 = arm_nn_requantize(ch_1_out_1, *out_mult, *out_shift);
 801b6bc:	f850 1c0c 	ldr.w	r1, [r0, #-12]
 801b6c0:	f854 3c0c 	ldr.w	r3, [r4, #-12]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b6c4:	ea21 76e1 	bic.w	r6, r1, r1, asr #31
 801b6c8:	4249      	negs	r1, r1
 801b6ca:	fa0a f606 	lsl.w	r6, sl, r6
 801b6ce:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b6d2:	fbc6 2703 	smlal	r2, r7, r6, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b6d6:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 801b6d8:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b6da:	408b      	lsls	r3, r1
    result = (int32_t)(mult.long_long >> 31);
 801b6dc:	ea42 0247 	orr.w	r2, r2, r7, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b6e0:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 801b6e2:	ea02 0603 	and.w	r6, r2, r3
    if (result < 0)
 801b6e6:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 801b6e8:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 801b6ec:	bf48      	it	mi
 801b6ee:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801b6f0:	429e      	cmp	r6, r3
        ch_1_out_1 += out_offset;
 801b6f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
        result++;
 801b6f4:	bfc8      	it	gt
 801b6f6:	3201      	addgt	r2, #1
 801b6f8:	441a      	add	r2, r3
        *out_1++ = (int8_t)ch_1_out_1;
        out_mult++;
        out_shift++;

        /* skip row */
        ip_a0 += num_col_a;
 801b6fa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801b6fc:	441d      	add	r5, r3
    while (row_count)
 801b6fe:	9b04      	ldr	r3, [sp, #16]
 801b700:	3302      	adds	r3, #2
 801b702:	9304      	str	r3, [sp, #16]
        ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 801b704:	9b02      	ldr	r3, [sp, #8]
 801b706:	429a      	cmp	r2, r3
 801b708:	bfb8      	it	lt
 801b70a:	461a      	movlt	r2, r3
        ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 801b70c:	9b03      	ldr	r3, [sp, #12]
 801b70e:	429a      	cmp	r2, r3
 801b710:	bfa8      	it	ge
 801b712:	461a      	movge	r2, r3
    while (row_count)
 801b714:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
        *out_1++ = (int8_t)ch_1_out_1;
 801b716:	f808 2c03 	strb.w	r2, [r8, #-3]
    while (row_count)
 801b71a:	4598      	cmp	r8, r3
 801b71c:	f47f aea9 	bne.w	801b472 <arm_nn_mat_mult_kernel_s8_s16+0x8e>
 801b720:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801b722:	462f      	mov	r7, r5
 801b724:	f8dd b09c 	ldr.w	fp, [sp, #156]	@ 0x9c
 801b728:	9c25      	ldr	r4, [sp, #148]	@ 0x94
 801b72a:	e9dd 3912 	ldrd	r3, r9, [sp, #72]	@ 0x48
 801b72e:	e9dd a814 	ldrd	sl, r8, [sp, #80]	@ 0x50
 801b732:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801b736:	eb0b 0b43 	add.w	fp, fp, r3, lsl #1
 801b73a:	eb09 0943 	add.w	r9, r9, r3, lsl #1
 801b73e:	9220      	str	r2, [sp, #128]	@ 0x80
 801b740:	eb08 08c3 	add.w	r8, r8, r3, lsl #3
        row_count--;
    }

    /* compute the last odd numbered row if any */
    if (output_ch & 0x1)
 801b744:	f01a 0f01 	tst.w	sl, #1
 801b748:	f000 80b9 	beq.w	801b8be <arm_nn_mat_mult_kernel_s8_s16+0x4da>
    {
        /* setup pointers for B */
        const int16_t *ip_b0 = input_b;
        const int16_t *ip_b1 = ip_b0 + aligned_num_col_a;
 801b74c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b74e:	eb03 0c44 	add.w	ip, r3, r4, lsl #1

        int32_t ch_0_out_0 = 0;
        int32_t ch_0_out_1 = 0;

        /* load the bias */
        if (bias)
 801b752:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801b754:	2b00      	cmp	r3, #0
 801b756:	f000 80c3 	beq.w	801b8e0 <arm_nn_mat_mult_kernel_s8_s16+0x4fc>
        {
            ch_0_out_0 = *bias;
 801b75a:	6819      	ldr	r1, [r3, #0]
            ch_0_out_1 = *bias++;
        }

    #if defined(ARM_MATH_DSP)
        int32_t col_count = num_col_a >> 2;
        while (col_count)
 801b75c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801b75e:	109b      	asrs	r3, r3, #2
 801b760:	f000 80c0 	beq.w	801b8e4 <arm_nn_mat_mult_kernel_s8_s16+0x500>
        const int16_t *ip_b1 = ip_b0 + aligned_num_col_a;
 801b764:	4665      	mov	r5, ip
        const int16_t *ip_b0 = input_b;
 801b766:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
        int32_t col_count = num_col_a >> 2;
 801b768:	461e      	mov	r6, r3
        while (col_count)
 801b76a:	460a      	mov	r2, r1
 801b76c:	46be      	mov	lr, r7
 801b76e:	9301      	str	r3, [sp, #4]
 801b770:	f8cd 9010 	str.w	r9, [sp, #16]
    memcpy(&val, *in_s8, 4);
 801b774:	f85e 3b04 	ldr.w	r3, [lr], #4
    memcpy(&val, *in_q15, 4);
 801b778:	f8d4 9000 	ldr.w	r9, [r4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801b77c:	fa2f f083 	sxtb16	r0, r3
    return (op1 >> op2) | (op1 << (32U - op2));
 801b780:	ea4f 2333 	mov.w	r3, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801b784:	fa2f f383 	sxtb16	r3, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801b788:	fb20 1109 	smlad	r1, r0, r9, r1
 801b78c:	f8d5 9000 	ldr.w	r9, [r5]
 801b790:	fb20 2009 	smlad	r0, r0, r9, r2
 801b794:	f8d4 9004 	ldr.w	r9, [r4, #4]
    *in_q15 += 2;
 801b798:	3508      	adds	r5, #8
    memcpy(&val, *in_q15, 4);
 801b79a:	f855 2c04 	ldr.w	r2, [r5, #-4]
    *in_q15 += 2;
 801b79e:	3408      	adds	r4, #8
 801b7a0:	fb23 1109 	smlad	r1, r3, r9, r1
 801b7a4:	fb23 0202 	smlad	r2, r3, r2, r0
 801b7a8:	3e01      	subs	r6, #1
 801b7aa:	d1e3      	bne.n	801b774 <arm_nn_mat_mult_kernel_s8_s16+0x390>
 801b7ac:	9b01      	ldr	r3, [sp, #4]
 801b7ae:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801b7b0:	eb0c 0cc3 	add.w	ip, ip, r3, lsl #3
 801b7b4:	f8dd 9010 	ldr.w	r9, [sp, #16]
 801b7b8:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 801b7bc:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 801b7c0:	930b      	str	r3, [sp, #44]	@ 0x2c
        }
        col_count = num_col_a & 0x3;
    #else
        int32_t col_count = num_col_a;
    #endif
        while (col_count)
 801b7c2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801b7c4:	f013 0003 	ands.w	r0, r3, #3
 801b7c8:	d01f      	beq.n	801b80a <arm_nn_mat_mult_kernel_s8_s16+0x426>
        {
            int8_t a0 = *ip_a0++;
            int16_t b0 = *ip_b0++;
            int16_t b1 = *ip_b1++;

            ch_0_out_0 += a0 * b0;
 801b7ca:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
        while (col_count)
 801b7cc:	2801      	cmp	r0, #1
            int8_t a0 = *ip_a0++;
 801b7ce:	f997 3000 	ldrsb.w	r3, [r7]
            ch_0_out_0 += a0 * b0;
 801b7d2:	882c      	ldrh	r4, [r5, #0]
 801b7d4:	fb14 1103 	smlabb	r1, r4, r3, r1
            ch_0_out_1 += a0 * b1;
 801b7d8:	f8bc 4000 	ldrh.w	r4, [ip]
 801b7dc:	fb14 2203 	smlabb	r2, r4, r3, r2
        while (col_count)
 801b7e0:	d013      	beq.n	801b80a <arm_nn_mat_mult_kernel_s8_s16+0x426>
            int8_t a0 = *ip_a0++;
 801b7e2:	f997 3001 	ldrsb.w	r3, [r7, #1]
        while (col_count)
 801b7e6:	2802      	cmp	r0, #2
            ch_0_out_0 += a0 * b0;
 801b7e8:	886c      	ldrh	r4, [r5, #2]
 801b7ea:	fb14 1103 	smlabb	r1, r4, r3, r1
            ch_0_out_1 += a0 * b1;
 801b7ee:	f8bc 4002 	ldrh.w	r4, [ip, #2]
 801b7f2:	fb14 2203 	smlabb	r2, r4, r3, r2
        while (col_count)
 801b7f6:	d008      	beq.n	801b80a <arm_nn_mat_mult_kernel_s8_s16+0x426>
            int8_t a0 = *ip_a0++;
 801b7f8:	f997 3002 	ldrsb.w	r3, [r7, #2]
            ch_0_out_0 += a0 * b0;
 801b7fc:	88a8      	ldrh	r0, [r5, #4]
 801b7fe:	fb10 1103 	smlabb	r1, r0, r3, r1
            ch_0_out_1 += a0 * b1;
 801b802:	f8bc 0004 	ldrh.w	r0, [ip, #4]
 801b806:	fb10 2203 	smlabb	r2, r0, r3, r2
            col_count--;
        }
        ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 801b80a:	f8d8 4000 	ldr.w	r4, [r8]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b80e:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 801b812:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801b814:	2600      	movs	r6, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b816:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
 801b81a:	4264      	negs	r4, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b81c:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b81e:	fa01 f505 	lsl.w	r5, r1, r5
 801b822:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b826:	2101      	movs	r1, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b828:	fbc5 0603 	smlal	r0, r6, r5, r3
    result = (int32_t)(mult.long_long >> 31);
 801b82c:	0fc3      	lsrs	r3, r0, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b82e:	40a1      	lsls	r1, r4
    result = (int32_t)(mult.long_long >> 31);
 801b830:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b834:	3901      	subs	r1, #1
    int32_t remainder = remainder_mask & dividend;
 801b836:	ea03 0001 	and.w	r0, r3, r1
    if (result < 0)
 801b83a:	4123      	asrs	r3, r4
    int32_t threshold = remainder_mask >> 1;
 801b83c:	ea4f 0161 	mov.w	r1, r1, asr #1
        threshold++;
 801b840:	bf48      	it	mi
 801b842:	3101      	addmi	r1, #1
    if (remainder > threshold)
 801b844:	4288      	cmp	r0, r1
        ch_0_out_0 += out_offset;
 801b846:	9921      	ldr	r1, [sp, #132]	@ 0x84
        ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 801b848:	9802      	ldr	r0, [sp, #8]
        result++;
 801b84a:	bfc8      	it	gt
 801b84c:	3301      	addgt	r3, #1
        ch_0_out_0 += out_offset;
 801b84e:	440b      	add	r3, r1
        ch_0_out_0 = MIN(ch_0_out_0, activation_max);
        *out_0++ = (int8_t)ch_0_out_0;
 801b850:	4659      	mov	r1, fp
        ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 801b852:	4283      	cmp	r3, r0
 801b854:	bfb8      	it	lt
 801b856:	4603      	movlt	r3, r0
        ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 801b858:	9803      	ldr	r0, [sp, #12]
 801b85a:	4283      	cmp	r3, r0
 801b85c:	bfa8      	it	ge
 801b85e:	4603      	movge	r3, r0
        *out_0++ = (int8_t)ch_0_out_0;
 801b860:	f801 3b01 	strb.w	r3, [r1], #1
 801b864:	468b      	mov	fp, r1

        ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 801b866:	f8d8 0000 	ldr.w	r0, [r8]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b86a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b86c:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 801b870:	4240      	negs	r0, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b872:	681d      	ldr	r5, [r3, #0]
 801b874:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b878:	40a2      	lsls	r2, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b87a:	2400      	movs	r4, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801b87c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801b880:	fbc2 3405 	smlal	r3, r4, r2, r5
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b884:	2201      	movs	r2, #1
    result = (int32_t)(mult.long_long >> 31);
 801b886:	0fdb      	lsrs	r3, r3, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b888:	4082      	lsls	r2, r0
    result = (int32_t)(mult.long_long >> 31);
 801b88a:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801b88e:	3a01      	subs	r2, #1
    int32_t remainder = remainder_mask & dividend;
 801b890:	ea03 0402 	and.w	r4, r3, r2
    if (result < 0)
 801b894:	4103      	asrs	r3, r0
    int32_t threshold = remainder_mask >> 1;
 801b896:	ea4f 0262 	mov.w	r2, r2, asr #1
        threshold++;
 801b89a:	bf48      	it	mi
 801b89c:	3201      	addmi	r2, #1
    if (remainder > threshold)
 801b89e:	4294      	cmp	r4, r2
        ch_0_out_1 += out_offset;
 801b8a0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
        result++;
 801b8a2:	bfc8      	it	gt
 801b8a4:	3301      	addgt	r3, #1
 801b8a6:	4413      	add	r3, r2
        ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 801b8a8:	9a02      	ldr	r2, [sp, #8]
 801b8aa:	429a      	cmp	r2, r3
 801b8ac:	bfb8      	it	lt
 801b8ae:	461a      	movlt	r2, r3
 801b8b0:	4613      	mov	r3, r2
        ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 801b8b2:	9a03      	ldr	r2, [sp, #12]
 801b8b4:	429a      	cmp	r2, r3
 801b8b6:	bfa8      	it	ge
 801b8b8:	461a      	movge	r2, r3
        *out_1++ = (int8_t)ch_0_out_1;
 801b8ba:	f889 2000 	strb.w	r2, [r9]
    (void)output_bias;
    (void)out_0;
    /* To be completed */
    return NULL;
#endif
}
 801b8be:	eb0b 000a 	add.w	r0, fp, sl
 801b8c2:	b017      	add	sp, #92	@ 0x5c
 801b8c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        while (col_count)
 801b8c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b8ca:	469b      	mov	fp, r3
 801b8cc:	2a00      	cmp	r2, #0
 801b8ce:	f47f ade0 	bne.w	801b492 <arm_nn_mat_mult_kernel_s8_s16+0xae>
        const int16_t *ip_b1 = ip_b0 + aligned_num_col_a;
 801b8d2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
        while (col_count)
 801b8d4:	46da      	mov	sl, fp
        const int16_t *ip_b1 = ip_b0 + aligned_num_col_a;
 801b8d6:	9205      	str	r2, [sp, #20]
        const int16_t *ip_b0 = input_b;
 801b8d8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801b8da:	9201      	str	r2, [sp, #4]
        while (col_count)
 801b8dc:	461a      	mov	r2, r3
 801b8de:	e61e      	b.n	801b51e <arm_nn_mat_mult_kernel_s8_s16+0x13a>
 801b8e0:	4619      	mov	r1, r3
 801b8e2:	e73b      	b.n	801b75c <arm_nn_mat_mult_kernel_s8_s16+0x378>
        while (col_count)
 801b8e4:	460a      	mov	r2, r1
 801b8e6:	e76c      	b.n	801b7c2 <arm_nn_mat_mult_kernel_s8_s16+0x3de>

0801b8e8 <arm_fully_connected_s16_get_buffer_size>:

int32_t arm_fully_connected_s16_get_buffer_size(const cmsis_nn_dims *filter_dims)
{
    (void)filter_dims;
    return 0;
}
 801b8e8:	2000      	movs	r0, #0
 801b8ea:	4770      	bx	lr

0801b8ec <arm_fully_connected_s8_get_buffer_size>:
#if defined(ARM_MATH_MVEI)
    return arm_fully_connected_s8_get_buffer_size_mve(filter_dims);
#else
    return arm_fully_connected_s8_get_buffer_size_dsp(filter_dims);
#endif
}
 801b8ec:	2000      	movs	r0, #0
 801b8ee:	4770      	bx	lr

0801b8f0 <arm_fully_connected_per_channel_s8>:
                                                       const int8_t *kernel,
                                                       const cmsis_nn_dims *bias_dims,
                                                       const int32_t *bias_data,
                                                       const cmsis_nn_dims *output_dims,
                                                       int8_t *output_data)
{
 801b8f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)bias_dims;

    int32_t batch_cnt = input_dims->n;
 801b8f4:	681d      	ldr	r5, [r3, #0]
{
 801b8f6:	b08f      	sub	sp, #60	@ 0x3c
 801b8f8:	4690      	mov	r8, r2
    {
        return (ARM_CMSIS_NN_ARG_ERROR);
    }
#endif

    const int32_t *kernel_sum = (const int32_t *)ctx->buf;
 801b8fa:	6802      	ldr	r2, [r0, #0]
{
 801b8fc:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 801b8fe:	f8dd a064 	ldr.w	sl, [sp, #100]	@ 0x64
 801b902:	e9dd 971d 	ldrd	r9, r7, [sp, #116]	@ 0x74

    while (batch_cnt)
 801b906:	b355      	cbz	r5, 801b95e <arm_fully_connected_per_channel_s8+0x6e>
 801b908:	460c      	mov	r4, r1
                                        fc_params->input_offset,
                                        fc_params->output_offset,
                                        quant_params->multiplier,
                                        quant_params->shift,
                                        filter_dims->n, /* col_dim or accum_depth */
                                        output_dims->c, /* row_dim or output_depth */
 801b90a:	f8d9 300c 	ldr.w	r3, [r9, #12]
                                        filter_dims->n, /* col_dim or accum_depth */
 801b90e:	f8da 1000 	ldr.w	r1, [sl]
        arm_nn_vec_mat_mult_t_per_ch_s8(input_data,
 801b912:	f04f 0b01 	mov.w	fp, #1
 801b916:	920d      	str	r2, [sp, #52]	@ 0x34
 801b918:	9306      	str	r3, [sp, #24]
 801b91a:	4630      	mov	r0, r6
 801b91c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b920:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801b924:	e9cd 3104 	strd	r3, r1, [sp, #16]
 801b928:	f8d8 2000 	ldr.w	r2, [r8]
 801b92c:	68a3      	ldr	r3, [r4, #8]
 801b92e:	9700      	str	r7, [sp, #0]
 801b930:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801b932:	e9cd 3202 	strd	r3, r2, [sp, #8]
 801b936:	6822      	ldr	r2, [r4, #0]
 801b938:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801b93a:	9201      	str	r2, [sp, #4]
 801b93c:	6862      	ldr	r2, [r4, #4]
 801b93e:	920a      	str	r2, [sp, #40]	@ 0x28
 801b940:	6922      	ldr	r2, [r4, #16]
 801b942:	9208      	str	r2, [sp, #32]
 801b944:	68e2      	ldr	r2, [r4, #12]
 801b946:	9207      	str	r2, [sp, #28]
 801b948:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b94a:	f002 fd2d 	bl	801e3a8 <arm_nn_vec_mat_mult_t_per_ch_s8>
                                        fc_params->activation.min,
                                        fc_params->activation.max,
                                        1L,
                                        fc_params->filter_offset);

        input_data += filter_dims->n;
 801b94e:	f8da 1000 	ldr.w	r1, [sl]
        output_data += output_dims->c;
 801b952:	f8d9 300c 	ldr.w	r3, [r9, #12]
    while (batch_cnt)
 801b956:	3d01      	subs	r5, #1
        input_data += filter_dims->n;
 801b958:	440e      	add	r6, r1
        output_data += output_dims->c;
 801b95a:	441f      	add	r7, r3
    while (batch_cnt)
 801b95c:	d1dc      	bne.n	801b918 <arm_fully_connected_per_channel_s8+0x28>
        batch_cnt--;
    }
    return (ARM_CMSIS_NN_SUCCESS);
}
 801b95e:	2000      	movs	r0, #0
 801b960:	b00f      	add	sp, #60	@ 0x3c
 801b962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b966:	bf00      	nop

0801b968 <arm_fully_connected_s16>:
                                            const int8_t *kernel,
                                            const cmsis_nn_dims *bias_dims,
                                            const int64_t *bias,
                                            const cmsis_nn_dims *output_dims,
                                            int16_t *output)
{
 801b968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)ctx;
    (void)fc_params->filter_offset;

    int32_t batch_cnt = input_dims->n;

    const int32_t reduced_multiplier = REDUCE_MULTIPLIER(quant_params->multiplier);
 801b96c:	6810      	ldr	r0, [r2, #0]
{
 801b96e:	b087      	sub	sp, #28
    int32_t batch_cnt = input_dims->n;
 801b970:	681c      	ldr	r4, [r3, #0]
{
 801b972:	4693      	mov	fp, r2
    const int32_t reduced_multiplier = REDUCE_MULTIPLIER(quant_params->multiplier);
 801b974:	4b1b      	ldr	r3, [pc, #108]	@ (801b9e4 <arm_fully_connected_s16+0x7c>)
{
 801b976:	460f      	mov	r7, r1
 801b978:	9d10      	ldr	r5, [sp, #64]	@ 0x40
    const int32_t reduced_multiplier = REDUCE_MULTIPLIER(quant_params->multiplier);
 801b97a:	4298      	cmp	r0, r3
{
 801b97c:	f8dd 9044 	ldr.w	r9, [sp, #68]	@ 0x44
 801b980:	e9dd 8615 	ldrd	r8, r6, [sp, #84]	@ 0x54
    const int32_t reduced_multiplier = REDUCE_MULTIPLIER(quant_params->multiplier);
 801b984:	dc2b      	bgt.n	801b9de <arm_fully_connected_s16+0x76>
 801b986:	f500 4000 	add.w	r0, r0, #32768	@ 0x8000
 801b98a:	ea4f 4a20 	mov.w	sl, r0, asr #16

    while (batch_cnt)
 801b98e:	b314      	cbz	r4, 801b9d6 <arm_fully_connected_s16+0x6e>
                                  bias,
                                  output,
                                  reduced_multiplier,
                                  quant_params->shift,
                                  filter_dims->n, /* col_dim or accum_depth */
                                  output_dims->c, /* row_dim or output_depth */
 801b990:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b994:	9616      	str	r6, [sp, #88]	@ 0x58
 801b996:	4656      	mov	r6, sl
                                  filter_dims->n, /* col_dim or accum_depth */
 801b998:	f8d9 1000 	ldr.w	r1, [r9]
                                  output_dims->c, /* row_dim or output_depth */
 801b99c:	461a      	mov	r2, r3
 801b99e:	f8dd a058 	ldr.w	sl, [sp, #88]	@ 0x58
        arm_nn_vec_mat_mult_t_s16(input,
 801b9a2:	6938      	ldr	r0, [r7, #16]
 801b9a4:	4653      	mov	r3, sl
 801b9a6:	9203      	str	r2, [sp, #12]
 801b9a8:	f8db 2004 	ldr.w	r2, [fp, #4]
 801b9ac:	9005      	str	r0, [sp, #20]
 801b9ae:	4628      	mov	r0, r5
 801b9b0:	9102      	str	r1, [sp, #8]
 801b9b2:	68f9      	ldr	r1, [r7, #12]
 801b9b4:	9201      	str	r2, [sp, #4]
 801b9b6:	9104      	str	r1, [sp, #16]
 801b9b8:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801b9ba:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801b9bc:	9600      	str	r6, [sp, #0]
 801b9be:	f003 fc5f 	bl	801f280 <arm_nn_vec_mat_mult_t_s16>
                                  fc_params->activation.min,
                                  fc_params->activation.max);
        input += filter_dims->n;
 801b9c2:	f8d9 1000 	ldr.w	r1, [r9]
        output += output_dims->c;
 801b9c6:	f8d8 200c 	ldr.w	r2, [r8, #12]
    while (batch_cnt)
 801b9ca:	3c01      	subs	r4, #1
        input += filter_dims->n;
 801b9cc:	eb05 0541 	add.w	r5, r5, r1, lsl #1
        output += output_dims->c;
 801b9d0:	eb0a 0a42 	add.w	sl, sl, r2, lsl #1
    while (batch_cnt)
 801b9d4:	d1e5      	bne.n	801b9a2 <arm_fully_connected_s16+0x3a>
        batch_cnt--;
    }

    return (ARM_CMSIS_NN_SUCCESS);
}
 801b9d6:	2000      	movs	r0, #0
 801b9d8:	b007      	add	sp, #28
 801b9da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    const int32_t reduced_multiplier = REDUCE_MULTIPLIER(quant_params->multiplier);
 801b9de:	f647 7aff 	movw	sl, #32767	@ 0x7fff
 801b9e2:	e7d4      	b.n	801b98e <arm_fully_connected_s16+0x26>
 801b9e4:	7ffeffff 	.word	0x7ffeffff

0801b9e8 <arm_fully_connected_s4>:
                                           const int8_t *kernel,
                                           const cmsis_nn_dims *bias_dims,
                                           const int32_t *bias,
                                           const cmsis_nn_dims *output_dims,
                                           int8_t *output)
{
 801b9e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)bias_dims;
    (void)ctx;
    (void)fc_params->filter_offset;

    int32_t batch_cnt = input_dims->n;
 801b9ec:	681d      	ldr	r5, [r3, #0]
{
 801b9ee:	b089      	sub	sp, #36	@ 0x24
 801b9f0:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 801b9f2:	f8dd 904c 	ldr.w	r9, [sp, #76]	@ 0x4c
 801b9f6:	e9dd b816 	ldrd	fp, r8, [sp, #88]	@ 0x58

    while (batch_cnt)
 801b9fa:	b32d      	cbz	r5, 801ba48 <arm_fully_connected_s4+0x60>
 801b9fc:	460c      	mov	r4, r1
 801b9fe:	4617      	mov	r7, r2
                                 fc_params->input_offset,
                                 fc_params->output_offset,
                                 quant_params->multiplier,
                                 quant_params->shift,
                                 filter_dims->n, /* col_dim or accum_depth */
                                 output_dims->c, /* row_dim or output_depth */
 801ba00:	46c2      	mov	sl, r8
 801ba02:	f8d8 200c 	ldr.w	r2, [r8, #12]
                                 filter_dims->n, /* col_dim or accum_depth */
 801ba06:	f8d9 1000 	ldr.w	r1, [r9]
                                 output_dims->c, /* row_dim or output_depth */
 801ba0a:	f8dd 8060 	ldr.w	r8, [sp, #96]	@ 0x60
        arm_nn_vec_mat_mult_t_s4(input,
 801ba0e:	e9d4 3e03 	ldrd	r3, lr, [r4, #12]
 801ba12:	9205      	str	r2, [sp, #20]
 801ba14:	6878      	ldr	r0, [r7, #4]
 801ba16:	e9cd 3e06 	strd	r3, lr, [sp, #24]
 801ba1a:	68a2      	ldr	r2, [r4, #8]
 801ba1c:	4643      	mov	r3, r8
 801ba1e:	f8d7 c000 	ldr.w	ip, [r7]
 801ba22:	e9cd 0103 	strd	r0, r1, [sp, #12]
 801ba26:	6820      	ldr	r0, [r4, #0]
 801ba28:	9914      	ldr	r1, [sp, #80]	@ 0x50
 801ba2a:	9000      	str	r0, [sp, #0]
 801ba2c:	4630      	mov	r0, r6
 801ba2e:	e9cd 2c01 	strd	r2, ip, [sp, #4]
 801ba32:	465a      	mov	r2, fp
 801ba34:	f003 fdb6 	bl	801f5a4 <arm_nn_vec_mat_mult_t_s4>
                                 fc_params->activation.min,
                                 fc_params->activation.max);

        input += filter_dims->n;
 801ba38:	f8d9 1000 	ldr.w	r1, [r9]
        output += output_dims->c;
 801ba3c:	f8da 200c 	ldr.w	r2, [sl, #12]
    while (batch_cnt)
 801ba40:	3d01      	subs	r5, #1
        input += filter_dims->n;
 801ba42:	440e      	add	r6, r1
        output += output_dims->c;
 801ba44:	4490      	add	r8, r2
    while (batch_cnt)
 801ba46:	d1e2      	bne.n	801ba0e <arm_fully_connected_s4+0x26>
        batch_cnt--;
    }
    return (ARM_CMSIS_NN_SUCCESS);
}
 801ba48:	2000      	movs	r0, #0
 801ba4a:	b009      	add	sp, #36	@ 0x24
 801ba4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801ba50 <arm_fully_connected_s8>:
                                           const int8_t *kernel,
                                           const cmsis_nn_dims *bias_dims,
                                           const int32_t *bias,
                                           const cmsis_nn_dims *output_dims,
                                           int8_t *output)
{
 801ba50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)bias_dims;

    int32_t batch_cnt = input_dims->n;
 801ba54:	681d      	ldr	r5, [r3, #0]
{
 801ba56:	b08f      	sub	sp, #60	@ 0x3c
 801ba58:	4690      	mov	r8, r2
    {
        return (ARM_CMSIS_NN_ARG_ERROR);
    }
#endif

    const int32_t *kernel_sum = (const int32_t *)ctx->buf;
 801ba5a:	6802      	ldr	r2, [r0, #0]
{
 801ba5c:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 801ba5e:	f8dd a064 	ldr.w	sl, [sp, #100]	@ 0x64
 801ba62:	e9dd 971d 	ldrd	r9, r7, [sp, #116]	@ 0x74

    while (batch_cnt)
 801ba66:	b355      	cbz	r5, 801babe <arm_fully_connected_s8+0x6e>
 801ba68:	460c      	mov	r4, r1
                                 fc_params->input_offset,
                                 fc_params->output_offset,
                                 quant_params->multiplier,
                                 quant_params->shift,
                                 filter_dims->n, /* col_dim or accum_depth */
                                 output_dims->c, /* row_dim or output_depth */
 801ba6a:	f8d9 300c 	ldr.w	r3, [r9, #12]
                                 filter_dims->n, /* col_dim or accum_depth */
 801ba6e:	f8da 1000 	ldr.w	r1, [sl]
        arm_nn_vec_mat_mult_t_s8(input,
 801ba72:	f04f 0b01 	mov.w	fp, #1
 801ba76:	920d      	str	r2, [sp, #52]	@ 0x34
 801ba78:	9306      	str	r3, [sp, #24]
 801ba7a:	4630      	mov	r0, r6
 801ba7c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801ba80:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801ba84:	e9cd 3104 	strd	r3, r1, [sp, #16]
 801ba88:	f8d8 2000 	ldr.w	r2, [r8]
 801ba8c:	68a3      	ldr	r3, [r4, #8]
 801ba8e:	9700      	str	r7, [sp, #0]
 801ba90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801ba92:	e9cd 3202 	strd	r3, r2, [sp, #8]
 801ba96:	6822      	ldr	r2, [r4, #0]
 801ba98:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801ba9a:	9201      	str	r2, [sp, #4]
 801ba9c:	6862      	ldr	r2, [r4, #4]
 801ba9e:	920a      	str	r2, [sp, #40]	@ 0x28
 801baa0:	6922      	ldr	r2, [r4, #16]
 801baa2:	9208      	str	r2, [sp, #32]
 801baa4:	68e2      	ldr	r2, [r4, #12]
 801baa6:	9207      	str	r2, [sp, #28]
 801baa8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801baaa:	f004 f8d3 	bl	801fc54 <arm_nn_vec_mat_mult_t_s8>
                                 fc_params->activation.min,
                                 fc_params->activation.max,
                                 1L,
                                 fc_params->filter_offset);

        input += filter_dims->n;
 801baae:	f8da 1000 	ldr.w	r1, [sl]
        output += output_dims->c;
 801bab2:	f8d9 300c 	ldr.w	r3, [r9, #12]
    while (batch_cnt)
 801bab6:	3d01      	subs	r5, #1
        input += filter_dims->n;
 801bab8:	440e      	add	r6, r1
        output += output_dims->c;
 801baba:	441f      	add	r7, r3
    while (batch_cnt)
 801babc:	d1dc      	bne.n	801ba78 <arm_fully_connected_s8+0x28>
        batch_cnt--;
    }
    return (ARM_CMSIS_NN_SUCCESS);
}
 801babe:	2000      	movs	r0, #0
 801bac0:	b00f      	add	sp, #60	@ 0x3c
 801bac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bac6:	bf00      	nop

0801bac8 <arm_fully_connected_wrapper_s8>:
                                                   const int8_t *filter_data,
                                                   const cmsis_nn_dims *bias_dims,
                                                   const int32_t *bias_data,
                                                   const cmsis_nn_dims *output_dims,
                                                   int8_t *output_data)
{
 801bac8:	b570      	push	{r4, r5, r6, lr}

    if (quant_params->is_per_channel)
 801baca:	6896      	ldr	r6, [r2, #8]
{
 801bacc:	b08a      	sub	sp, #40	@ 0x28
    {
        const cmsis_nn_per_channel_quant_params per_channel_quant_params = {quant_params->multiplier,
 801bace:	e9d2 5400 	ldrd	r5, r4, [r2]
    if (quant_params->is_per_channel)
 801bad2:	b1a6      	cbz	r6, 801bafe <arm_fully_connected_wrapper_s8+0x36>
                                                                            quant_params->shift};

        return arm_fully_connected_per_channel_s8(ctx,
 801bad4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
        const cmsis_nn_per_channel_quant_params per_channel_quant_params = {quant_params->multiplier,
 801bad6:	9508      	str	r5, [sp, #32]
        return arm_fully_connected_per_channel_s8(ctx,
 801bad8:	9206      	str	r2, [sp, #24]
 801bada:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
        const cmsis_nn_per_channel_quant_params per_channel_quant_params = {quant_params->multiplier,
 801badc:	9409      	str	r4, [sp, #36]	@ 0x24
        return arm_fully_connected_per_channel_s8(ctx,
 801bade:	9205      	str	r2, [sp, #20]
 801bae0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801bae2:	9204      	str	r2, [sp, #16]
 801bae4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801bae6:	9203      	str	r2, [sp, #12]
 801bae8:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801baea:	9202      	str	r2, [sp, #8]
 801baec:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801baee:	9201      	str	r2, [sp, #4]
 801baf0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801baf2:	9200      	str	r2, [sp, #0]
 801baf4:	aa08      	add	r2, sp, #32
 801baf6:	f7ff fefb 	bl	801b8f0 <arm_fully_connected_per_channel_s8>
                                      bias_dims,
                                      bias_data,
                                      output_dims,
                                      output_data);
    }
}
 801bafa:	b00a      	add	sp, #40	@ 0x28
 801bafc:	bd70      	pop	{r4, r5, r6, pc}
        const cmsis_nn_per_tensor_quant_params per_tensor_quant_params = {*quant_params->multiplier,
 801bafe:	682a      	ldr	r2, [r5, #0]
 801bb00:	9208      	str	r2, [sp, #32]
                                                                          *quant_params->shift};
 801bb02:	6822      	ldr	r2, [r4, #0]
        return arm_fully_connected_s8(ctx,
 801bb04:	9c14      	ldr	r4, [sp, #80]	@ 0x50
        const cmsis_nn_per_tensor_quant_params per_tensor_quant_params = {*quant_params->multiplier,
 801bb06:	9209      	str	r2, [sp, #36]	@ 0x24
        return arm_fully_connected_s8(ctx,
 801bb08:	aa08      	add	r2, sp, #32
 801bb0a:	9406      	str	r4, [sp, #24]
 801bb0c:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 801bb0e:	9405      	str	r4, [sp, #20]
 801bb10:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 801bb12:	9404      	str	r4, [sp, #16]
 801bb14:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 801bb16:	9403      	str	r4, [sp, #12]
 801bb18:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 801bb1a:	9402      	str	r4, [sp, #8]
 801bb1c:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 801bb1e:	9401      	str	r4, [sp, #4]
 801bb20:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 801bb22:	9400      	str	r4, [sp, #0]
 801bb24:	f7ff ff94 	bl	801ba50 <arm_fully_connected_s8>
}
 801bb28:	b00a      	add	sp, #40	@ 0x28
 801bb2a:	bd70      	pop	{r4, r5, r6, pc}

0801bb2c <arm_vector_sum_s8>:
                                      const int32_t vector_rows,
                                      const int8_t *vector_data,
                                      const int32_t lhs_offset,
                                      const int32_t rhs_offset,
                                      const int32_t *bias_data)
{
 801bb2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bb30:	460e      	mov	r6, r1
 801bb32:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801bb34:	4617      	mov	r7, r2
 801bb36:	4605      	mov	r5, r0
 801bb38:	461c      	mov	r4, r3

    if (bias_data)
    {
        memcpy(vector_sum_buf, bias_data, vector_rows * sizeof(int32_t));
 801bb3a:	0092      	lsls	r2, r2, #2
{
 801bb3c:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
    if (bias_data)
 801bb40:	b3b1      	cbz	r1, 801bbb0 <arm_vector_sum_s8+0x84>
        memcpy(vector_sum_buf, bias_data, vector_rows * sizeof(int32_t));
 801bb42:	f007 fe86 	bl	8023852 <memcpy>
    else
    {
        memset(vector_sum_buf, 0, vector_rows * sizeof(int32_t));
    }

    if (lhs_offset)
 801bb46:	f1b8 0f00 	cmp.w	r8, #0
 801bb4a:	d020      	beq.n	801bb8e <arm_vector_sum_s8+0x62>
            vector_sum_0 *= lhs_offset;

            vector_sum_buf[i_row_loop_cnt] += vector_sum_0;
        }
#else
        for (int i = 0; i < vector_rows; i++)
 801bb4c:	2f00      	cmp	r7, #0
 801bb4e:	dd1e      	ble.n	801bb8e <arm_vector_sum_s8+0x62>
        {
            int32_t sum = 0;
            for (int j = 0; j < vector_cols; j++)
 801bb50:	2e00      	cmp	r6, #0
            {
                sum += *vector_data++;
            }
            if (rhs_offset)
            {
                sum += vector_cols * rhs_offset;
 801bb52:	fb06 f009 	mul.w	r0, r6, r9
            for (int j = 0; j < vector_cols; j++)
 801bb56:	dd2e      	ble.n	801bbb6 <arm_vector_sum_s8+0x8a>
 801bb58:	2200      	movs	r2, #0
 801bb5a:	eb04 0e06 	add.w	lr, r4, r6
            int32_t sum = 0;
 801bb5e:	2300      	movs	r3, #0
                sum += *vector_data++;
 801bb60:	f914 cb01 	ldrsb.w	ip, [r4], #1
            for (int j = 0; j < vector_cols; j++)
 801bb64:	4574      	cmp	r4, lr
                sum += *vector_data++;
 801bb66:	4463      	add	r3, ip
            for (int j = 0; j < vector_cols; j++)
 801bb68:	d1fa      	bne.n	801bb60 <arm_vector_sum_s8+0x34>
            if (rhs_offset)
 801bb6a:	f1b9 0f00 	cmp.w	r9, #0
 801bb6e:	d012      	beq.n	801bb96 <arm_vector_sum_s8+0x6a>
                sum += vector_cols * rhs_offset;
 801bb70:	18c4      	adds	r4, r0, r3
            }
            *vector_sum_buf++ += sum * lhs_offset;
 801bb72:	f855 1b04 	ldr.w	r1, [r5], #4
        for (int i = 0; i < vector_rows; i++)
 801bb76:	3201      	adds	r2, #1
            int32_t sum = 0;
 801bb78:	2300      	movs	r3, #0
            *vector_sum_buf++ += sum * lhs_offset;
 801bb7a:	fb08 1104 	mla	r1, r8, r4, r1
        for (int i = 0; i < vector_rows; i++)
 801bb7e:	4297      	cmp	r7, r2
            *vector_sum_buf++ += sum * lhs_offset;
 801bb80:	f845 1c04 	str.w	r1, [r5, #-4]
        for (int i = 0; i < vector_rows; i++)
 801bb84:	d003      	beq.n	801bb8e <arm_vector_sum_s8+0x62>
            for (int j = 0; j < vector_cols; j++)
 801bb86:	2e00      	cmp	r6, #0
 801bb88:	ddf2      	ble.n	801bb70 <arm_vector_sum_s8+0x44>
 801bb8a:	4674      	mov	r4, lr
 801bb8c:	e7e5      	b.n	801bb5a <arm_vector_sum_s8+0x2e>
        }
#endif
    }

    return (ARM_CMSIS_NN_SUCCESS);
}
 801bb8e:	2000      	movs	r0, #0
 801bb90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
            int32_t sum = 0;
 801bb94:	2300      	movs	r3, #0
            *vector_sum_buf++ += sum * lhs_offset;
 801bb96:	f855 1b04 	ldr.w	r1, [r5], #4
        for (int i = 0; i < vector_rows; i++)
 801bb9a:	3201      	adds	r2, #1
            *vector_sum_buf++ += sum * lhs_offset;
 801bb9c:	fb03 1308 	mla	r3, r3, r8, r1
        for (int i = 0; i < vector_rows; i++)
 801bba0:	4297      	cmp	r7, r2
            *vector_sum_buf++ += sum * lhs_offset;
 801bba2:	f845 3c04 	str.w	r3, [r5, #-4]
        for (int i = 0; i < vector_rows; i++)
 801bba6:	d0f2      	beq.n	801bb8e <arm_vector_sum_s8+0x62>
            for (int j = 0; j < vector_cols; j++)
 801bba8:	2e00      	cmp	r6, #0
 801bbaa:	ddf3      	ble.n	801bb94 <arm_vector_sum_s8+0x68>
 801bbac:	4674      	mov	r4, lr
 801bbae:	e7d4      	b.n	801bb5a <arm_vector_sum_s8+0x2e>
        memset(vector_sum_buf, 0, vector_rows * sizeof(int32_t));
 801bbb0:	f007 fdc4 	bl	802373c <memset>
 801bbb4:	e7c7      	b.n	801bb46 <arm_vector_sum_s8+0x1a>
            for (int j = 0; j < vector_cols; j++)
 801bbb6:	2200      	movs	r2, #0
 801bbb8:	46a6      	mov	lr, r4
            int32_t sum = 0;
 801bbba:	4613      	mov	r3, r2
 801bbbc:	e7d5      	b.n	801bb6a <arm_vector_sum_s8+0x3e>
 801bbbe:	bf00      	nop

0801bbc0 <arm_nn_mat_mult_nt_t_s4>:
                                            const int32_t lhs_offset,
                                            const int32_t dst_offset,
                                            const int32_t activation_min,
                                            const int32_t activation_max,
                                            const int32_t lhs_cols_offset)
{
 801bbc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bbc4:	b0e1      	sub	sp, #388	@ 0x184
 801bbc6:	469c      	mov	ip, r3
 801bbc8:	4696      	mov	lr, r2
    const int32_t lhs_cols_off1 = lhs_cols_offset - 4;
    const int16_t i16_lhs_offset = (int16_t)lhs_offset;
    const uint32_t ui32_lhs_offset_i16x2 = PKHBT(i16_lhs_offset, i16_lhs_offset, 16);
    const int32_t rhs_cols_int4 = rhs_cols >> 1;

    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 4); rhs_rows_idx += 4)
 801bbca:	9e6d      	ldr	r6, [sp, #436]	@ 0x1b4
    const uint32_t ui32_lhs_offset_i16x2 = PKHBT(i16_lhs_offset, i16_lhs_offset, 16);
 801bbcc:	9b6f      	ldr	r3, [sp, #444]	@ 0x1bc
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 4); rhs_rows_idx += 4)
 801bbce:	2e03      	cmp	r6, #3
{
 801bbd0:	904d      	str	r0, [sp, #308]	@ 0x134
    const uint32_t ui32_lhs_offset_i16x2 = PKHBT(i16_lhs_offset, i16_lhs_offset, 16);
 801bbd2:	b21b      	sxth	r3, r3
{
 801bbd4:	9d6c      	ldr	r5, [sp, #432]	@ 0x1b0
 801bbd6:	913e      	str	r1, [sp, #248]	@ 0xf8
 801bbd8:	9229      	str	r2, [sp, #164]	@ 0xa4
    const uint32_t ui32_lhs_offset_i16x2 = PKHBT(i16_lhs_offset, i16_lhs_offset, 16);
 801bbda:	eac3 4b03 	pkhbt	fp, r3, r3, lsl #16
{
 801bbde:	e9dd 406a 	ldrd	r4, r0, [sp, #424]	@ 0x1a8
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 4); rhs_rows_idx += 4)
 801bbe2:	f341 86f6 	ble.w	801d9d2 <arm_nn_mat_mult_nt_t_s4+0x1e12>
 801bbe6:	9e6e      	ldr	r6, [sp, #440]	@ 0x1b8
 801bbe8:	4688      	mov	r8, r1
    {

        const int8_t *lhs_ptr = &lhs[0];
        int8_t *dst_ptr = &dst[0];

        int32_t lhs_rows_idx = lhs_rows >> 1;
 801bbea:	106f      	asrs	r7, r5, #1
 801bbec:	f8cd e0d4 	str.w	lr, [sp, #212]	@ 0xd4
 801bbf0:	f1a6 0210 	sub.w	r2, r6, #16
 801bbf4:	9e6d      	ldr	r6, [sp, #436]	@ 0x1b4
 801bbf6:	974f      	str	r7, [sp, #316]	@ 0x13c
 801bbf8:	1f33      	subs	r3, r6, #4
 801bbfa:	089b      	lsrs	r3, r3, #2
 801bbfc:	1c5e      	adds	r6, r3, #1
 801bbfe:	0913      	lsrs	r3, r2, #4
 801bc00:	f022 020f 	bic.w	r2, r2, #15
 801bc04:	1c59      	adds	r1, r3, #1
 801bc06:	9b73      	ldr	r3, [sp, #460]	@ 0x1cc
 801bc08:	441a      	add	r2, r3
 801bc0a:	9b6d      	ldr	r3, [sp, #436]	@ 0x1b4
 801bc0c:	fb03 f307 	mul.w	r3, r3, r7
 801bc10:	3214      	adds	r2, #20
 801bc12:	005f      	lsls	r7, r3, #1
 801bc14:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
 801bc16:	922a      	str	r2, [sp, #168]	@ 0xa8
 801bc18:	9751      	str	r7, [sp, #324]	@ 0x144
 801bc1a:	f06f 0701 	mvn.w	r7, #1
 801bc1e:	9a6e      	ldr	r2, [sp, #440]	@ 0x1b8
 801bc20:	1aff      	subs	r7, r7, r3
 801bc22:	9b73      	ldr	r3, [sp, #460]	@ 0x1cc
 801bc24:	3202      	adds	r2, #2
 801bc26:	9704      	str	r7, [sp, #16]
 801bc28:	f06f 0703 	mvn.w	r7, #3
 801bc2c:	9236      	str	r2, [sp, #216]	@ 0xd8
 801bc2e:	1aff      	subs	r7, r7, r3
 801bc30:	9705      	str	r7, [sp, #20]

            int32_t rhs_cols_idx = 0;

            int32_t lhs_low, rhs_low0, rhs_high0, lhs_high, rhs_low1, rhs_high1;

            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801bc32:	9f6e      	ldr	r7, [sp, #440]	@ 0x1b8
 801bc34:	3f0f      	subs	r7, #15
 801bc36:	9723      	str	r7, [sp, #140]	@ 0x8c
 801bc38:	9f6e      	ldr	r7, [sp, #440]	@ 0x1b8
 801bc3a:	f007 0701 	and.w	r7, r7, #1
 801bc3e:	9731      	str	r7, [sp, #196]	@ 0xc4
 801bc40:	9f6e      	ldr	r7, [sp, #440]	@ 0x1b8
 801bc42:	ebc7 0743 	rsb	r7, r7, r3, lsl #1
 801bc46:	9732      	str	r7, [sp, #200]	@ 0xc8
 801bc48:	f005 0701 	and.w	r7, r5, #1
 801bc4c:	9750      	str	r7, [sp, #320]	@ 0x140

            dst_ptr[1] = (int8_t)res00;
            dst_ptr[3] = (int8_t)res01;
        }

        packed_rhs += 2 * rhs_cols;
 801bc4e:	9f6e      	ldr	r7, [sp, #440]	@ 0x1b8
 801bc50:	007f      	lsls	r7, r7, #1
 801bc52:	974e      	str	r7, [sp, #312]	@ 0x138
 801bc54:	4647      	mov	r7, r8
 801bc56:	18ba      	adds	r2, r7, r2
 801bc58:	922f      	str	r2, [sp, #188]	@ 0xbc
 801bc5a:	eb0c 0286 	add.w	r2, ip, r6, lsl #2
 801bc5e:	924c      	str	r2, [sp, #304]	@ 0x130
 801bc60:	9a6d      	ldr	r2, [sp, #436]	@ 0x1b4
 801bc62:	0052      	lsls	r2, r2, #1
 801bc64:	9233      	str	r2, [sp, #204]	@ 0xcc
 801bc66:	010a      	lsls	r2, r1, #4
 801bc68:	9228      	str	r2, [sp, #160]	@ 0xa0
 801bc6a:	00ca      	lsls	r2, r1, #3
 801bc6c:	9230      	str	r2, [sp, #192]	@ 0xc0
 801bc6e:	9a6e      	ldr	r2, [sp, #440]	@ 0x1b8
 801bc70:	4252      	negs	r2, r2
 801bc72:	e9cd 401a 	strd	r4, r0, [sp, #104]	@ 0x68
 801bc76:	9249      	str	r2, [sp, #292]	@ 0x124
            int32_t spillover01 = 0;
 801bc78:	f8cd 917c 	str.w	r9, [sp, #380]	@ 0x17c
 801bc7c:	e9cd 6a5d 	strd	r6, sl, [sp, #372]	@ 0x174
 801bc80:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 801bc82:	9b04      	ldr	r3, [sp, #16]
 801bc84:	4413      	add	r3, r2
        while (lhs_rows_idx)
 801bc86:	9a4f      	ldr	r2, [sp, #316]	@ 0x13c
 801bc88:	934a      	str	r3, [sp, #296]	@ 0x128
 801bc8a:	2a00      	cmp	r2, #0
 801bc8c:	f001 8665 	beq.w	801d95a <arm_nn_mat_mult_nt_t_s4+0x1d9a>
                // 2 x MAC res00
                res00 = SMLAD(rhs_low0, lhs_low, res00);
                res00 = SMLAD(rhs_high0, lhs_high, res00);
            }

            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801bc90:	996e      	ldr	r1, [sp, #440]	@ 0x1b8
        int32_t lhs_rows_idx = lhs_rows >> 1;
 801bc92:	9220      	str	r2, [sp, #128]	@ 0x80
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801bc94:	3903      	subs	r1, #3
 801bc96:	9a73      	ldr	r2, [sp, #460]	@ 0x1cc
        int8_t *dst_ptr = &dst[0];
 801bc98:	f8cd c070 	str.w	ip, [sp, #112]	@ 0x70
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801bc9c:	9121      	str	r1, [sp, #132]	@ 0x84
 801bc9e:	3204      	adds	r2, #4
                // 2 x MAC res00
                res00 = SMLAD(rhs_low0, lhs_low, res00);
                res00 = SMLAD(rhs_high0, lhs_high, res00);
            }

            for (; rhs_cols_idx <= rhs_cols - 2; rhs_cols_idx += 2)
 801bca0:	996e      	ldr	r1, [sp, #440]	@ 0x1b8
 801bca2:	9227      	str	r2, [sp, #156]	@ 0x9c
 801bca4:	3901      	subs	r1, #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801bca6:	f8cd c12c 	str.w	ip, [sp, #300]	@ 0x12c
 801bcaa:	9122      	str	r1, [sp, #136]	@ 0x88
 801bcac:	996d      	ldr	r1, [sp, #436]	@ 0x1b4
 801bcae:	4461      	add	r1, ip
 801bcb0:	911d      	str	r1, [sp, #116]	@ 0x74
 801bcb2:	9930      	ldr	r1, [sp, #192]	@ 0xc0
 801bcb4:	440b      	add	r3, r1
 801bcb6:	9334      	str	r3, [sp, #208]	@ 0xd0
        const int8_t *lhs_ptr = &lhs[0];
 801bcb8:	9b4d      	ldr	r3, [sp, #308]	@ 0x134
 801bcba:	4698      	mov	r8, r3
            if (bias)
 801bcbc:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 801bcbe:	2b00      	cmp	r3, #0
 801bcc0:	f001 81ae 	beq.w	801d020 <arm_nn_mat_mult_nt_t_s4+0x1460>
                res00 = bias[rhs_rows_idx];
 801bcc4:	9935      	ldr	r1, [sp, #212]	@ 0xd4
                res01 = bias[rhs_rows_idx + 2];
 801bcc6:	688a      	ldr	r2, [r1, #8]
                res00 = bias[rhs_rows_idx];
 801bcc8:	680b      	ldr	r3, [r1, #0]
                res01 = bias[rhs_rows_idx + 2];
 801bcca:	9219      	str	r2, [sp, #100]	@ 0x64
                spillover00 = bias[rhs_rows_idx + 1];
 801bccc:	684a      	ldr	r2, [r1, #4]
 801bcce:	9218      	str	r2, [sp, #96]	@ 0x60
                spillover01 = bias[rhs_rows_idx + 3];
 801bcd0:	68ca      	ldr	r2, [r1, #12]
 801bcd2:	9202      	str	r2, [sp, #8]
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801bcd4:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801bcd6:	2a00      	cmp	r2, #0
 801bcd8:	f341 81a9 	ble.w	801d02e <arm_nn_mat_mult_nt_t_s4+0x146e>
 801bcdc:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 801bcde:	4699      	mov	r9, r3
 801bce0:	f8dd a0bc 	ldr.w	sl, [sp, #188]	@ 0xbc
 801bce4:	eb08 0702 	add.w	r7, r8, r2
 801bce8:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 801bcea:	9303      	str	r3, [sp, #12]
 801bcec:	4442      	add	r2, r8
 801bcee:	9700      	str	r7, [sp, #0]
 801bcf0:	9217      	str	r2, [sp, #92]	@ 0x5c
 801bcf2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801bcf4:	f8cd 8064 	str.w	r8, [sp, #100]	@ 0x64
 801bcf8:	4694      	mov	ip, r2
    memcpy(&val, in_s8, 2);
 801bcfa:	9f04      	ldr	r7, [sp, #16]
 801bcfc:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 801bcfe:	f837 100a 	ldrh.w	r1, [r7, sl]
 801bd02:	eb07 080a 	add.w	r8, r7, sl
 801bd06:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801bd08:	f361 040f 	bfi	r4, r1, #0, #16
 801bd0c:	f83a 1c02 	ldrh.w	r1, [sl, #-2]
    memcpy(&val, *in_s8, 4);
 801bd10:	9b05      	ldr	r3, [sp, #20]
    memcpy(&val, in_s8, 2);
 801bd12:	f361 050f 	bfi	r5, r1, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801bd16:	0220      	lsls	r0, r4, #8
    memcpy(&val, in_s8, 2);
 801bd18:	940f      	str	r4, [sp, #60]	@ 0x3c
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801bd1a:	b2e4      	uxtb	r4, r4
 801bd1c:	0229      	lsls	r1, r5, #8
 801bd1e:	f400 007f 	and.w	r0, r0, #16711680	@ 0xff0000
    memcpy(&val, *in_s8, 4);
 801bd22:	9e00      	ldr	r6, [sp, #0]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801bd24:	4320      	orrs	r0, r4
 801bd26:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
 801bd2a:	b2ec      	uxtb	r4, r5
    memcpy(&val, in_s8, 2);
 801bd2c:	9510      	str	r5, [sp, #64]	@ 0x40
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801bd2e:	0105      	lsls	r5, r0, #4
 801bd30:	fa2f f080 	sxtb16	r0, r0
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801bd34:	4321      	orrs	r1, r4
 801bd36:	fa2f f585 	sxtb16	r5, r5
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801bd3a:	010c      	lsls	r4, r1, #4
 801bd3c:	fa2f f181 	sxtb16	r1, r1
    return (op1 >> op2) | (op1 << (32U - op2));
 801bd40:	ea4f 1030 	mov.w	r0, r0, ror #4
 801bd44:	fa2f f484 	sxtb16	r4, r4
 801bd48:	ea4f 1535 	mov.w	r5, r5, ror #4
 801bd4c:	ea4f 1e31 	mov.w	lr, r1, ror #4
    memcpy(&val, *in_s8, 4);
 801bd50:	5999      	ldr	r1, [r3, r6]
 801bd52:	4433      	add	r3, r6
 801bd54:	ea4f 1434 	mov.w	r4, r4, ror #4
 801bd58:	9101      	str	r1, [sp, #4]
 801bd5a:	9306      	str	r3, [sp, #24]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801bd5c:	fa2f f18e 	sxtb16	r1, lr
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801bd60:	9b01      	ldr	r3, [sp, #4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801bd62:	fa2f f585 	sxtb16	r5, r5
 801bd66:	fa2f f080 	sxtb16	r0, r0
 801bd6a:	fa2f f484 	sxtb16	r4, r4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801bd6e:	fa2b fe83 	sxtab16	lr, fp, r3
__STATIC_FORCEINLINE uint32_t SXTAB16_RORn(uint32_t op1, uint32_t op2, uint32_t rotate)
{
    uint32_t result;
    if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
    {
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801bd72:	fa2b f693 	sxtab16	r6, fp, r3, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801bd76:	9b03      	ldr	r3, [sp, #12]
 801bd78:	fb25 330e 	smlad	r3, r5, lr, r3
 801bd7c:	fb20 3306 	smlad	r3, r0, r6, r3
 801bd80:	fb24 2e0e 	smlad	lr, r4, lr, r2
 801bd84:	fb21 e206 	smlad	r2, r1, r6, lr
    memcpy(&val, in_s8, 4);
 801bd88:	9e00      	ldr	r6, [sp, #0]
 801bd8a:	f856 6c04 	ldr.w	r6, [r6, #-4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801bd8e:	fa2b fe86 	sxtab16	lr, fp, r6
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801bd92:	fa2b f696 	sxtab16	r6, fp, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801bd96:	fb25 950e 	smlad	r5, r5, lr, r9
 801bd9a:	fb24 c40e 	smlad	r4, r4, lr, ip
 801bd9e:	fb20 5006 	smlad	r0, r0, r6, r5
 801bda2:	fb21 4106 	smlad	r1, r1, r6, r4
    memcpy(&val, in_s8, 2);
 801bda6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801bdaa:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 801bdac:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 801bdae:	f364 060f 	bfi	r6, r4, #0, #16
 801bdb2:	f8ba 4000 	ldrh.w	r4, [sl]
 801bdb6:	f364 050f 	bfi	r5, r4, #0, #16
 801bdba:	9611      	str	r6, [sp, #68]	@ 0x44
 801bdbc:	462f      	mov	r7, r5
 801bdbe:	462c      	mov	r4, r5
 801bdc0:	9512      	str	r5, [sp, #72]	@ 0x48
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801bdc2:	0235      	lsls	r5, r6, #8
 801bdc4:	0224      	lsls	r4, r4, #8
 801bdc6:	b2f6      	uxtb	r6, r6
 801bdc8:	f405 057f 	and.w	r5, r5, #16711680	@ 0xff0000
 801bdcc:	f404 047f 	and.w	r4, r4, #16711680	@ 0xff0000
 801bdd0:	4335      	orrs	r5, r6
 801bdd2:	b2fe      	uxtb	r6, r7
    memcpy(&val, *in_s8, 4);
 801bdd4:	9f06      	ldr	r7, [sp, #24]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801bdd6:	4334      	orrs	r4, r6
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801bdd8:	012e      	lsls	r6, r5, #4
 801bdda:	fa2f f585 	sxtb16	r5, r5
    memcpy(&val, *in_s8, 4);
 801bdde:	f8d7 9004 	ldr.w	r9, [r7, #4]
 801bde2:	fa2f f686 	sxtb16	r6, r6
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801bde6:	ea4f 1c04 	mov.w	ip, r4, lsl #4
 801bdea:	fa2f f484 	sxtb16	r4, r4
    return (op1 >> op2) | (op1 << (32U - op2));
 801bdee:	ea4f 1535 	mov.w	r5, r5, ror #4
 801bdf2:	fa2f fc8c 	sxtb16	ip, ip
 801bdf6:	ea4f 1636 	mov.w	r6, r6, ror #4
 801bdfa:	ea4f 1434 	mov.w	r4, r4, ror #4
 801bdfe:	ea4f 1c3c 	mov.w	ip, ip, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801be02:	fa2f f686 	sxtb16	r6, r6
 801be06:	fa2f f585 	sxtb16	r5, r5
 801be0a:	fa2f fc8c 	sxtb16	ip, ip
 801be0e:	fa2f f484 	sxtb16	r4, r4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801be12:	fa2b fe89 	sxtab16	lr, fp, r9
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801be16:	fa2b f999 	sxtab16	r9, fp, r9, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801be1a:	fb26 330e 	smlad	r3, r6, lr, r3
 801be1e:	fb25 3309 	smlad	r3, r5, r9, r3
 801be22:	fb2c 2e0e 	smlad	lr, ip, lr, r2
 801be26:	fb24 ee09 	smlad	lr, r4, r9, lr
    memcpy(&val, in_s8, 4);
 801be2a:	9a00      	ldr	r2, [sp, #0]
 801be2c:	6812      	ldr	r2, [r2, #0]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801be2e:	fa2b f982 	sxtab16	r9, fp, r2
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801be32:	fa2b f292 	sxtab16	r2, fp, r2, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801be36:	fb26 0609 	smlad	r6, r6, r9, r0
 801be3a:	fb2c 1c09 	smlad	ip, ip, r9, r1
 801be3e:	fb25 6602 	smlad	r6, r5, r2, r6
 801be42:	fb24 cc02 	smlad	ip, r4, r2, ip
    memcpy(&val, in_s8, 2);
 801be46:	f8b8 2004 	ldrh.w	r2, [r8, #4]
 801be4a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801be4c:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 801be4e:	f362 010f 	bfi	r1, r2, #0, #16
 801be52:	f8ba 2002 	ldrh.w	r2, [sl, #2]
    memcpy(&val, *in_s8, 4);
 801be56:	f8d7 9008 	ldr.w	r9, [r7, #8]
    memcpy(&val, in_s8, 2);
 801be5a:	f362 040f 	bfi	r4, r2, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801be5e:	0208      	lsls	r0, r1, #8
 801be60:	460a      	mov	r2, r1
    memcpy(&val, in_s8, 2);
 801be62:	9113      	str	r1, [sp, #76]	@ 0x4c
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801be64:	f400 007f 	and.w	r0, r0, #16711680	@ 0xff0000
 801be68:	0221      	lsls	r1, r4, #8
 801be6a:	b2d2      	uxtb	r2, r2
    memcpy(&val, in_s8, 2);
 801be6c:	9414      	str	r4, [sp, #80]	@ 0x50
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801be6e:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
 801be72:	4310      	orrs	r0, r2
 801be74:	b2e2      	uxtb	r2, r4
 801be76:	4311      	orrs	r1, r2
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801be78:	0105      	lsls	r5, r0, #4
 801be7a:	fa2f f080 	sxtb16	r0, r0
 801be7e:	fa2f f585 	sxtb16	r5, r5
 801be82:	010c      	lsls	r4, r1, #4
 801be84:	fa2f f181 	sxtb16	r1, r1
    return (op1 >> op2) | (op1 << (32U - op2));
 801be88:	ea4f 1030 	mov.w	r0, r0, ror #4
 801be8c:	fa2f f484 	sxtb16	r4, r4
 801be90:	ea4f 1535 	mov.w	r5, r5, ror #4
 801be94:	ea4f 1131 	mov.w	r1, r1, ror #4
 801be98:	ea4f 1434 	mov.w	r4, r4, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801be9c:	fa2f f585 	sxtb16	r5, r5
 801bea0:	fa2f f080 	sxtb16	r0, r0
 801bea4:	fa2f f484 	sxtb16	r4, r4
 801bea8:	fa2f f181 	sxtb16	r1, r1
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801beac:	fa2b f289 	sxtab16	r2, fp, r9
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801beb0:	fa2b f999 	sxtab16	r9, fp, r9, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801beb4:	fb25 3302 	smlad	r3, r5, r2, r3
 801beb8:	fb20 3309 	smlad	r3, r0, r9, r3
 801bebc:	fb24 e202 	smlad	r2, r4, r2, lr
 801bec0:	fb21 2e09 	smlad	lr, r1, r9, r2
    memcpy(&val, in_s8, 4);
 801bec4:	9a00      	ldr	r2, [sp, #0]
 801bec6:	6852      	ldr	r2, [r2, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801bec8:	fa2b f982 	sxtab16	r9, fp, r2
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801becc:	fa2b f292 	sxtab16	r2, fp, r2, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801bed0:	fb25 6509 	smlad	r5, r5, r9, r6
 801bed4:	fb24 c409 	smlad	r4, r4, r9, ip
 801bed8:	fb20 5502 	smlad	r5, r0, r2, r5
 801bedc:	fb21 4402 	smlad	r4, r1, r2, r4
    memcpy(&val, in_s8, 2);
 801bee0:	f8b8 2006 	ldrh.w	r2, [r8, #6]
 801bee4:	9815      	ldr	r0, [sp, #84]	@ 0x54
 801bee6:	f8ba 1004 	ldrh.w	r1, [sl, #4]
 801beea:	f362 000f 	bfi	r0, r2, #0, #16
 801beee:	9e16      	ldr	r6, [sp, #88]	@ 0x58
    memcpy(&val, *in_s8, 4);
 801bef0:	68fa      	ldr	r2, [r7, #12]
    memcpy(&val, in_s8, 2);
 801bef2:	f361 060f 	bfi	r6, r1, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801bef6:	0201      	lsls	r1, r0, #8
    memcpy(&val, in_s8, 2);
 801bef8:	9015      	str	r0, [sp, #84]	@ 0x54
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801befa:	b2c0      	uxtb	r0, r0
 801befc:	ea4f 2c06 	mov.w	ip, r6, lsl #8
 801bf00:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
    memcpy(&val, in_s8, 2);
 801bf04:	9616      	str	r6, [sp, #88]	@ 0x58
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801bf06:	4301      	orrs	r1, r0
 801bf08:	f40c 0c7f 	and.w	ip, ip, #16711680	@ 0xff0000
 801bf0c:	b2f0      	uxtb	r0, r6
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801bf0e:	010e      	lsls	r6, r1, #4
 801bf10:	fa2f f181 	sxtb16	r1, r1
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801bf14:	ea4c 0c00 	orr.w	ip, ip, r0
 801bf18:	fa2f f686 	sxtb16	r6, r6
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801bf1c:	ea4f 100c 	mov.w	r0, ip, lsl #4
 801bf20:	fa2f fc8c 	sxtb16	ip, ip
    return (op1 >> op2) | (op1 << (32U - op2));
 801bf24:	ea4f 1131 	mov.w	r1, r1, ror #4
 801bf28:	fa2f f080 	sxtb16	r0, r0
 801bf2c:	ea4f 1636 	mov.w	r6, r6, ror #4
 801bf30:	ea4f 1c3c 	mov.w	ip, ip, ror #4
 801bf34:	ea4f 1030 	mov.w	r0, r0, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801bf38:	fa2f f686 	sxtb16	r6, r6
 801bf3c:	fa2f f181 	sxtb16	r1, r1
 801bf40:	fa2f f080 	sxtb16	r0, r0
 801bf44:	fa2f fc8c 	sxtb16	ip, ip
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801bf48:	fa2b f882 	sxtab16	r8, fp, r2
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801bf4c:	fa2b f292 	sxtab16	r2, fp, r2, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801bf50:	fb26 3308 	smlad	r3, r6, r8, r3
 801bf54:	fb21 3702 	smlad	r7, r1, r2, r3
 801bf58:	9703      	str	r7, [sp, #12]
 801bf5a:	fb20 e808 	smlad	r8, r0, r8, lr
 801bf5e:	fb2c 8202 	smlad	r2, ip, r2, r8
    memcpy(&val, in_s8, 4);
 801bf62:	9b00      	ldr	r3, [sp, #0]
 801bf64:	f8d3 e008 	ldr.w	lr, [r3, #8]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801bf68:	fa2b f88e 	sxtab16	r8, fp, lr
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801bf6c:	fa2b fe9e 	sxtab16	lr, fp, lr, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801bf70:	fb26 5608 	smlad	r6, r6, r8, r5
 801bf74:	fb20 4008 	smlad	r0, r0, r8, r4
 801bf78:	fb21 690e 	smlad	r9, r1, lr, r6
 801bf7c:	fb2c 0c0e 	smlad	ip, ip, lr, r0
 801bf80:	3310      	adds	r3, #16
 801bf82:	f10a 0a08 	add.w	sl, sl, #8
 801bf86:	4619      	mov	r1, r3
 801bf88:	9300      	str	r3, [sp, #0]
 801bf8a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801bf8c:	4299      	cmp	r1, r3
 801bf8e:	f47f aeb4 	bne.w	801bcfa <arm_nn_mat_mult_nt_t_s4+0x13a>
 801bf92:	f8dd 8064 	ldr.w	r8, [sp, #100]	@ 0x64
 801bf96:	463b      	mov	r3, r7
 801bf98:	9219      	str	r2, [sp, #100]	@ 0x64
 801bf9a:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801bf9c:	9921      	ldr	r1, [sp, #132]	@ 0x84
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801bf9e:	9217      	str	r2, [sp, #92]	@ 0x5c
 801bfa0:	4490      	add	r8, r2
 801bfa2:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 801bfa4:	f8cd 9000 	str.w	r9, [sp]
 801bfa8:	9203      	str	r2, [sp, #12]
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801bfaa:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801bfac:	428a      	cmp	r2, r1
 801bfae:	f281 804a 	bge.w	801d046 <arm_nn_mat_mult_nt_t_s4+0x1486>
 801bfb2:	996e      	ldr	r1, [sp, #440]	@ 0x1b8
 801bfb4:	9f03      	ldr	r7, [sp, #12]
 801bfb6:	3904      	subs	r1, #4
 801bfb8:	9301      	str	r3, [sp, #4]
 801bfba:	1a89      	subs	r1, r1, r2
 801bfbc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801bfbe:	0888      	lsrs	r0, r1, #2
 801bfc0:	1c41      	adds	r1, r0, #1
 801bfc2:	e9dd e92d 	ldrd	lr, r9, [sp, #180]	@ 0xb4
 801bfc6:	eb08 0a81 	add.w	sl, r8, r1, lsl #2
 801bfca:	e9cd 011e 	strd	r0, r1, [sp, #120]	@ 0x78
 801bfce:	f8cd a018 	str.w	sl, [sp, #24]
    memcpy(&val, in_s8, 2);
 801bfd2:	8839      	ldrh	r1, [r7, #0]
    memcpy(&val, *in_s8, 4);
 801bfd4:	f858 6b04 	ldr.w	r6, [r8], #4
    memcpy(&val, in_s8, 2);
 801bfd8:	f361 0e0f 	bfi	lr, r1, #0, #16
 801bfdc:	996e      	ldr	r1, [sp, #440]	@ 0x1b8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801bfde:	fa2b fa86 	sxtab16	sl, fp, r6
 801bfe2:	5a79      	ldrh	r1, [r7, r1]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801bfe4:	ea4f 200e 	mov.w	r0, lr, lsl #8
 801bfe8:	fa5f f48e 	uxtb.w	r4, lr
                packed_rhs_ptr += 2;
 801bfec:	3702      	adds	r7, #2
    memcpy(&val, in_s8, 2);
 801bfee:	f361 090f 	bfi	r9, r1, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801bff2:	f400 007f 	and.w	r0, r0, #16711680	@ 0xff0000
 801bff6:	ea4f 2109 	mov.w	r1, r9, lsl #8
 801bffa:	4320      	orrs	r0, r4
 801bffc:	fa5f f489 	uxtb.w	r4, r9
 801c000:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801c004:	0105      	lsls	r5, r0, #4
 801c006:	fa2f f080 	sxtb16	r0, r0
 801c00a:	fa2f f585 	sxtb16	r5, r5
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c00e:	4321      	orrs	r1, r4
    return (op1 >> op2) | (op1 << (32U - op2));
 801c010:	ea4f 1030 	mov.w	r0, r0, ror #4
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801c014:	010c      	lsls	r4, r1, #4
 801c016:	fa2f f181 	sxtb16	r1, r1
 801c01a:	ea4f 1535 	mov.w	r5, r5, ror #4
 801c01e:	fa2f f484 	sxtb16	r4, r4
 801c022:	ea4f 1131 	mov.w	r1, r1, ror #4
 801c026:	ea4f 1434 	mov.w	r4, r4, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801c02a:	fa2f f585 	sxtb16	r5, r5
 801c02e:	fa2f f080 	sxtb16	r0, r0
 801c032:	fa2f f484 	sxtb16	r4, r4
 801c036:	fa2f f181 	sxtb16	r1, r1
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801c03a:	fa2b f696 	sxtab16	r6, fp, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801c03e:	9b01      	ldr	r3, [sp, #4]
 801c040:	fb25 330a 	smlad	r3, r5, sl, r3
 801c044:	fb20 3306 	smlad	r3, r0, r6, r3
 801c048:	9301      	str	r3, [sp, #4]
 801c04a:	fb24 2a0a 	smlad	sl, r4, sl, r2
 801c04e:	fb21 a206 	smlad	r2, r1, r6, sl
    memcpy(&val, in_s8, 4);
 801c052:	9e73      	ldr	r6, [sp, #460]	@ 0x1cc
 801c054:	4446      	add	r6, r8
 801c056:	f856 6c04 	ldr.w	r6, [r6, #-4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801c05a:	fa2b fa86 	sxtab16	sl, fp, r6
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801c05e:	fa2b f696 	sxtab16	r6, fp, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801c062:	9b00      	ldr	r3, [sp, #0]
 801c064:	fb25 350a 	smlad	r5, r5, sl, r3
 801c068:	fb24 c40a 	smlad	r4, r4, sl, ip
 801c06c:	fb20 5306 	smlad	r3, r0, r6, r5
 801c070:	9300      	str	r3, [sp, #0]
 801c072:	fb21 4c06 	smlad	ip, r1, r6, r4
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801c076:	9b06      	ldr	r3, [sp, #24]
 801c078:	4598      	cmp	r8, r3
 801c07a:	d1aa      	bne.n	801bfd2 <arm_nn_mat_mult_nt_t_s4+0x412>
 801c07c:	9219      	str	r2, [sp, #100]	@ 0x64
 801c07e:	469a      	mov	sl, r3
 801c080:	9a03      	ldr	r2, [sp, #12]
 801c082:	9b01      	ldr	r3, [sp, #4]
 801c084:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 801c088:	e9cd e92d 	strd	lr, r9, [sp, #180]	@ 0xb4
 801c08c:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 801c090:	9203      	str	r2, [sp, #12]
 801c092:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801c094:	1d11      	adds	r1, r2, #4
 801c096:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 801c09a:	921f      	str	r2, [sp, #124]	@ 0x7c
            for (; rhs_cols_idx <= rhs_cols - 2; rhs_cols_idx += 2)
 801c09c:	9922      	ldr	r1, [sp, #136]	@ 0x88
 801c09e:	428a      	cmp	r2, r1
 801c0a0:	da36      	bge.n	801c110 <arm_nn_mat_mult_nt_t_s4+0x550>
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801c0a2:	9903      	ldr	r1, [sp, #12]
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801c0a4:	9a6e      	ldr	r2, [sp, #440]	@ 0x1b8
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801c0a6:	f991 4000 	ldrsb.w	r4, [r1]
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801c0aa:	5688      	ldrsb	r0, [r1, r2]
                ++packed_rhs_ptr;
 801c0ac:	1c4a      	adds	r2, r1, #1
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801c0ae:	f99a 1000 	ldrsb.w	r1, [sl]
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801c0b2:	f344 0703 	sbfx	r7, r4, #0, #4
                ++packed_rhs_ptr;
 801c0b6:	9203      	str	r2, [sp, #12]
                rhs_high0 = packed_rhs_ptr[0] >> 4;
 801c0b8:	1124      	asrs	r4, r4, #4
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801c0ba:	9a6f      	ldr	r2, [sp, #444]	@ 0x1bc
 801c0bc:	4411      	add	r1, r2
                lhs_low = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801c0be:	9a73      	ldr	r2, [sp, #460]	@ 0x1cc
 801c0c0:	f91a 6002 	ldrsb.w	r6, [sl, r2]
                res00 += lhs_low * rhs_low0;
 801c0c4:	fb01 3307 	mla	r3, r1, r7, r3
                lhs_low = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801c0c8:	9a6f      	ldr	r2, [sp, #444]	@ 0x1bc
 801c0ca:	4416      	add	r6, r2
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset + 1] + lhs_offset;
 801c0cc:	9a73      	ldr	r2, [sp, #460]	@ 0x1cc
 801c0ce:	eb0a 0502 	add.w	r5, sl, r2
 801c0d2:	9a6f      	ldr	r2, [sp, #444]	@ 0x1bc
                lhs_ptr += 2;
 801c0d4:	f10a 0a02 	add.w	sl, sl, #2
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset + 1] + lhs_offset;
 801c0d8:	f995 5001 	ldrsb.w	r5, [r5, #1]
 801c0dc:	4415      	add	r5, r2
                res10 += lhs_low * rhs_low0;
 801c0de:	9a00      	ldr	r2, [sp, #0]
 801c0e0:	fb06 2707 	mla	r7, r6, r7, r2
                res10 += lhs_high * rhs_high0;
 801c0e4:	fb05 7204 	mla	r2, r5, r4, r7
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801c0e8:	f340 0703 	sbfx	r7, r0, #0, #4
                rhs_high1 = packed_rhs_ptr[rhs_cols] >> 4;
 801c0ec:	1100      	asrs	r0, r0, #4
                res10 += lhs_high * rhs_high0;
 801c0ee:	9200      	str	r2, [sp, #0]
                res01 += lhs_low * rhs_low1;
 801c0f0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801c0f2:	fb01 2107 	mla	r1, r1, r7, r2
                lhs_high = (int8_t)lhs_ptr[1] + lhs_offset;
 801c0f6:	f91a 2c01 	ldrsb.w	r2, [sl, #-1]
                res11 += lhs_low * rhs_low1;
 801c0fa:	fb06 c707 	mla	r7, r6, r7, ip
                res11 += lhs_high * rhs_high1;
 801c0fe:	fb05 7c00 	mla	ip, r5, r0, r7
                lhs_high = (int8_t)lhs_ptr[1] + lhs_offset;
 801c102:	9d6f      	ldr	r5, [sp, #444]	@ 0x1bc
 801c104:	442a      	add	r2, r5
                res00 += lhs_high * rhs_high0;
 801c106:	fb02 3304 	mla	r3, r2, r4, r3
                res01 += lhs_high * rhs_high1;
 801c10a:	fb02 1200 	mla	r2, r2, r0, r1
 801c10e:	9219      	str	r2, [sp, #100]	@ 0x64
            if (rhs_cols % 2)
 801c110:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 801c112:	2a00      	cmp	r2, #0
 801c114:	f000 877c 	beq.w	801d010 <arm_nn_mat_mult_nt_t_s4+0x1450>
                lhs_ptr -= rhs_cols - 1;
 801c118:	9a6e      	ldr	r2, [sp, #440]	@ 0x1b8
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801c11a:	996e      	ldr	r1, [sp, #440]	@ 0x1b8
                lhs_ptr -= rhs_cols - 1;
 801c11c:	f1c2 0401 	rsb	r4, r2, #1
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801c120:	9a03      	ldr	r2, [sp, #12]
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801c122:	f99a e000 	ldrsb.w	lr, [sl]
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801c126:	f992 0000 	ldrsb.w	r0, [r2]
                lhs_ptr -= rhs_cols - 1;
 801c12a:	eb0a 0704 	add.w	r7, sl, r4
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801c12e:	5651      	ldrsb	r1, [r2, r1]
                ++packed_rhs_ptr;
 801c130:	3201      	adds	r2, #1
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801c132:	f91a 4004 	ldrsb.w	r4, [sl, r4]
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801c136:	f340 0803 	sbfx	r8, r0, #0, #4
                ++packed_rhs_ptr;
 801c13a:	9203      	str	r2, [sp, #12]
                rhs_high0 = packed_rhs_ptr[0] >> 4;
 801c13c:	1100      	asrs	r0, r0, #4
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801c13e:	9a6f      	ldr	r2, [sp, #444]	@ 0x1bc
 801c140:	4414      	add	r4, r2
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801c142:	9a73      	ldr	r2, [sp, #460]	@ 0x1cc
 801c144:	f91a 6002 	ldrsb.w	r6, [sl, r2]
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801c148:	9a6f      	ldr	r2, [sp, #444]	@ 0x1bc
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801c14a:	4416      	add	r6, r2
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801c14c:	4496      	add	lr, r2
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801c14e:	9a73      	ldr	r2, [sp, #460]	@ 0x1cc
                res00 += lhs_low * rhs_low0;
 801c150:	fb0e 3308 	mla	r3, lr, r8, r3
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801c154:	56bd      	ldrsb	r5, [r7, r2]
                ++lhs_ptr;
 801c156:	3701      	adds	r7, #1
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801c158:	9a6f      	ldr	r2, [sp, #444]	@ 0x1bc
 801c15a:	4415      	add	r5, r2
                res10 += lhs_high * rhs_low0;
 801c15c:	9a00      	ldr	r2, [sp, #0]
 801c15e:	fb06 2208 	mla	r2, r6, r8, r2
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801c162:	f341 0803 	sbfx	r8, r1, #0, #4
                res10 += lhs_high * rhs_low0;
 801c166:	9200      	str	r2, [sp, #0]
                res01 += lhs_low * rhs_low1;
 801c168:	9a19      	ldr	r2, [sp, #100]	@ 0x64
                res11 += lhs_high * rhs_low1;
 801c16a:	fb06 cc08 	mla	ip, r6, r8, ip
                rhs_high1 = packed_rhs_ptr[rhs_cols] >> 4;
 801c16e:	110e      	asrs	r6, r1, #4
                res01 += lhs_low * rhs_low1;
 801c170:	fb0e 2208 	mla	r2, lr, r8, r2
 801c174:	9219      	str	r2, [sp, #100]	@ 0x64
                spillover10 += lhs_high * rhs_high0;
 801c176:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801c178:	fb05 2100 	mla	r1, r5, r0, r2
                spillover00 += lhs_low * rhs_high0;
 801c17c:	fb04 2200 	mla	r2, r4, r0, r2
 801c180:	9218      	str	r2, [sp, #96]	@ 0x60
                spillover11 += lhs_high * rhs_high1;
 801c182:	9a02      	ldr	r2, [sp, #8]
 801c184:	fb05 2a06 	mla	sl, r5, r6, r2
                spillover01 += lhs_low * rhs_high1;
 801c188:	fb04 2206 	mla	r2, r4, r6, r2
 801c18c:	9202      	str	r2, [sp, #8]
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx]);
 801c18e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c190:	f04f 4580 	mov.w	r5, #1073741824	@ 0x40000000
 801c194:	6814      	ldr	r4, [r2, #0]
 801c196:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c198:	ea24 70e4 	bic.w	r0, r4, r4, asr #31
 801c19c:	4264      	negs	r4, r4
 801c19e:	6816      	ldr	r6, [r2, #0]
    const int32_t remainder_mask = (1 << exponent) - 1;
 801c1a0:	2201      	movs	r2, #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c1a2:	4083      	lsls	r3, r0
 801c1a4:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 801c1a8:	4681      	mov	r9, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c1aa:	2000      	movs	r0, #0
 801c1ac:	9624      	str	r6, [sp, #144]	@ 0x90
 801c1ae:	fbc3 5006 	smlal	r5, r0, r3, r6
    result = (int32_t)(mult.long_long >> 31);
 801c1b2:	0feb      	lsrs	r3, r5, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801c1b4:	fa02 f504 	lsl.w	r5, r2, r4
    result = (int32_t)(mult.long_long >> 31);
 801c1b8:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801c1bc:	3d01      	subs	r5, #1
    int32_t threshold = remainder_mask >> 1;
 801c1be:	fa45 f202 	asr.w	r2, r5, r2
    int32_t remainder = remainder_mask & dividend;
 801c1c2:	ea03 0005 	and.w	r0, r3, r5
    if (result < 0)
 801c1c6:	4123      	asrs	r3, r4
    int32_t threshold = remainder_mask >> 1;
 801c1c8:	9201      	str	r2, [sp, #4]
    if (result < 0)
 801c1ca:	931e      	str	r3, [sp, #120]	@ 0x78
        threshold++;
 801c1cc:	bf4c      	ite	mi
 801c1ce:	1c53      	addmi	r3, r2, #1
 801c1d0:	4613      	movpl	r3, r2
    if (remainder > threshold)
 801c1d2:	4298      	cmp	r0, r3
 801c1d4:	dd02      	ble.n	801c1dc <arm_nn_mat_mult_nt_t_s4+0x61c>
        result++;
 801c1d6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801c1d8:	3301      	adds	r3, #1
 801c1da:	931e      	str	r3, [sp, #120]	@ 0x78
            res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 2], dst_shifts[rhs_rows_idx + 2]);
 801c1dc:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c1de:	f04f 0e00 	mov.w	lr, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c1e2:	9e19      	ldr	r6, [sp, #100]	@ 0x64
 801c1e4:	6898      	ldr	r0, [r3, #8]
 801c1e6:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 801c1e8:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
 801c1ec:	4240      	negs	r0, r0
 801c1ee:	689b      	ldr	r3, [r3, #8]
 801c1f0:	4096      	lsls	r6, r2
 801c1f2:	9226      	str	r2, [sp, #152]	@ 0x98
 801c1f4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801c1f8:	9325      	str	r3, [sp, #148]	@ 0x94
 801c1fa:	4632      	mov	r2, r6
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c1fc:	f04f 4680 	mov.w	r6, #1073741824	@ 0x40000000
 801c200:	fbc2 6e03 	smlal	r6, lr, r2, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801c204:	2201      	movs	r2, #1
    result = (int32_t)(mult.long_long >> 31);
 801c206:	0ff3      	lsrs	r3, r6, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801c208:	4082      	lsls	r2, r0
    result = (int32_t)(mult.long_long >> 31);
 801c20a:	ea43 034e 	orr.w	r3, r3, lr, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801c20e:	3a01      	subs	r2, #1
    int32_t remainder = remainder_mask & dividend;
 801c210:	ea03 0802 	and.w	r8, r3, r2
    int32_t threshold = remainder_mask >> 1;
 801c214:	ea4f 0e62 	mov.w	lr, r2, asr #1
    if (result < 0)
 801c218:	4103      	asrs	r3, r0
 801c21a:	9306      	str	r3, [sp, #24]
        threshold++;
 801c21c:	bf4c      	ite	mi
 801c21e:	f10e 0301 	addmi.w	r3, lr, #1
    int32_t threshold = remainder_mask >> 1;
 801c222:	4673      	movpl	r3, lr
    if (remainder > threshold)
 801c224:	4598      	cmp	r8, r3
 801c226:	dd02      	ble.n	801c22e <arm_nn_mat_mult_nt_t_s4+0x66e>
        result++;
 801c228:	9b06      	ldr	r3, [sp, #24]
 801c22a:	3301      	adds	r3, #1
 801c22c:	9306      	str	r3, [sp, #24]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c22e:	9b00      	ldr	r3, [sp, #0]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c230:	f04f 0800 	mov.w	r8, #0
 801c234:	9e24      	ldr	r6, [sp, #144]	@ 0x90
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c236:	fa03 f909 	lsl.w	r9, r3, r9
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c23a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801c23e:	fbc9 3806 	smlal	r3, r8, r9, r6
    result = (int32_t)(mult.long_long >> 31);
 801c242:	0fdb      	lsrs	r3, r3, #31
 801c244:	ea43 0348 	orr.w	r3, r3, r8, lsl #1
    int32_t remainder = remainder_mask & dividend;
 801c248:	401d      	ands	r5, r3
    if (result < 0)
 801c24a:	4123      	asrs	r3, r4
 801c24c:	d502      	bpl.n	801c254 <arm_nn_mat_mult_nt_t_s4+0x694>
        threshold++;
 801c24e:	9c01      	ldr	r4, [sp, #4]
 801c250:	3401      	adds	r4, #1
 801c252:	9401      	str	r4, [sp, #4]
    if (remainder > threshold)
 801c254:	9c01      	ldr	r4, [sp, #4]
 801c256:	42a5      	cmp	r5, r4
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c258:	9c26      	ldr	r4, [sp, #152]	@ 0x98
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c25a:	f04f 0500 	mov.w	r5, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c25e:	fa0c f604 	lsl.w	r6, ip, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c262:	9c25      	ldr	r4, [sp, #148]	@ 0x94
 801c264:	f04f 4c80 	mov.w	ip, #1073741824	@ 0x40000000
        result++;
 801c268:	bfc8      	it	gt
 801c26a:	3301      	addgt	r3, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c26c:	fbc6 c504 	smlal	ip, r5, r6, r4
 801c270:	4664      	mov	r4, ip
    result = (int32_t)(mult.long_long >> 31);
 801c272:	0fe4      	lsrs	r4, r4, #31
 801c274:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
            res01 += dst_offset;
 801c278:	9d70      	ldr	r5, [sp, #448]	@ 0x1c0
    int32_t remainder = remainder_mask & dividend;
 801c27a:	4022      	ands	r2, r4
    if (result < 0)
 801c27c:	4104      	asrs	r4, r0
            res00 += dst_offset;
 801c27e:	9870      	ldr	r0, [sp, #448]	@ 0x1c0
            res10 += dst_offset;
 801c280:	442b      	add	r3, r5
        threshold++;
 801c282:	bf48      	it	mi
 801c284:	f10e 0e01 	addmi.w	lr, lr, #1
    if (remainder > threshold)
 801c288:	4572      	cmp	r2, lr
            res00 += dst_offset;
 801c28a:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
        result++;
 801c28c:	bfc8      	it	gt
 801c28e:	3401      	addgt	r4, #1
 801c290:	4402      	add	r2, r0
            res01 += dst_offset;
 801c292:	9806      	ldr	r0, [sp, #24]
            res11 += dst_offset;
 801c294:	442c      	add	r4, r5
            res01 += dst_offset;
 801c296:	4428      	add	r0, r5
            res00 = MAX(res00, activation_min);
 801c298:	9d71      	ldr	r5, [sp, #452]	@ 0x1c4
 801c29a:	42aa      	cmp	r2, r5
 801c29c:	bfb8      	it	lt
 801c29e:	462a      	movlt	r2, r5
            res01 = MAX(res01, activation_min);
 801c2a0:	42a8      	cmp	r0, r5
 801c2a2:	bfb8      	it	lt
 801c2a4:	4628      	movlt	r0, r5
            res10 = MAX(res10, activation_min);
 801c2a6:	42ab      	cmp	r3, r5
 801c2a8:	bfb8      	it	lt
 801c2aa:	462b      	movlt	r3, r5
            res11 = MAX(res11, activation_min);
 801c2ac:	42ac      	cmp	r4, r5
 801c2ae:	bfb8      	it	lt
 801c2b0:	462c      	movlt	r4, r5
            res00 = MIN(res00, activation_max);
 801c2b2:	9d72      	ldr	r5, [sp, #456]	@ 0x1c8
 801c2b4:	42aa      	cmp	r2, r5
 801c2b6:	bfa8      	it	ge
 801c2b8:	462a      	movge	r2, r5
            dst_ptr[0] = (int8_t)res00;
 801c2ba:	9d1c      	ldr	r5, [sp, #112]	@ 0x70
 801c2bc:	702a      	strb	r2, [r5, #0]
            res01 = MIN(res01, activation_max);
 801c2be:	9a72      	ldr	r2, [sp, #456]	@ 0x1c8
 801c2c0:	4290      	cmp	r0, r2
 801c2c2:	bfa8      	it	ge
 801c2c4:	4610      	movge	r0, r2
            res10 = MIN(res10, activation_max);
 801c2c6:	4293      	cmp	r3, r2
 801c2c8:	bfa8      	it	ge
 801c2ca:	4613      	movge	r3, r2
            dst_ptr[0] = (int8_t)res10;
 801c2cc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
            dst_ptr[2] = (int8_t)res01;
 801c2ce:	70a8      	strb	r0, [r5, #2]
            dst_ptr[0] = (int8_t)res10;
 801c2d0:	7013      	strb	r3, [r2, #0]
            res11 = MIN(res11, activation_max);
 801c2d2:	9b72      	ldr	r3, [sp, #456]	@ 0x1c8
 801c2d4:	429c      	cmp	r4, r3
 801c2d6:	bfa8      	it	ge
 801c2d8:	461c      	movge	r4, r3
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801c2da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801c2dc:	2b00      	cmp	r3, #0
            dst_ptr[2] = (int8_t)res11;
 801c2de:	7094      	strb	r4, [r2, #2]
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801c2e0:	f340 8165 	ble.w	801c5ae <arm_nn_mat_mult_nt_t_s4+0x9ee>
 801c2e4:	9b03      	ldr	r3, [sp, #12]
 801c2e6:	9a36      	ldr	r2, [sp, #216]	@ 0xd8
 801c2e8:	f8dd 9008 	ldr.w	r9, [sp, #8]
 801c2ec:	eb03 0c02 	add.w	ip, r3, r2
 801c2f0:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801c2f2:	9818      	ldr	r0, [sp, #96]	@ 0x60
 801c2f4:	18fd      	adds	r5, r7, r3
 801c2f6:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 801c2f8:	9719      	str	r7, [sp, #100]	@ 0x64
 801c2fa:	18fb      	adds	r3, r7, r3
 801c2fc:	9101      	str	r1, [sp, #4]
 801c2fe:	9500      	str	r5, [sp, #0]
 801c300:	9306      	str	r3, [sp, #24]
    memcpy(&val, in_s8, 2);
 801c302:	9d04      	ldr	r5, [sp, #16]
 801c304:	9c07      	ldr	r4, [sp, #28]
 801c306:	f835 300c 	ldrh.w	r3, [r5, ip]
 801c30a:	eb05 080c 	add.w	r8, r5, ip
 801c30e:	9e08      	ldr	r6, [sp, #32]
 801c310:	f363 040f 	bfi	r4, r3, #0, #16
 801c314:	f83c 3c02 	ldrh.w	r3, [ip, #-2]
    memcpy(&val, *in_s8, 4);
 801c318:	9f05      	ldr	r7, [sp, #20]
    memcpy(&val, in_s8, 2);
 801c31a:	f363 060f 	bfi	r6, r3, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c31e:	0222      	lsls	r2, r4, #8
    memcpy(&val, in_s8, 2);
 801c320:	9407      	str	r4, [sp, #28]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c322:	b2e4      	uxtb	r4, r4
 801c324:	0233      	lsls	r3, r6, #8
 801c326:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
    memcpy(&val, *in_s8, 4);
 801c32a:	9900      	ldr	r1, [sp, #0]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c32c:	4322      	orrs	r2, r4
 801c32e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801c332:	b2f4      	uxtb	r4, r6
    memcpy(&val, in_s8, 2);
 801c334:	9608      	str	r6, [sp, #32]
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801c336:	0116      	lsls	r6, r2, #4
    memcpy(&val, *in_s8, 4);
 801c338:	f857 e001 	ldr.w	lr, [r7, r1]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c33c:	4323      	orrs	r3, r4
 801c33e:	440f      	add	r7, r1
 801c340:	fa2f f282 	sxtb16	r2, r2
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801c344:	011c      	lsls	r4, r3, #4
 801c346:	9702      	str	r7, [sp, #8]
 801c348:	fa2f f686 	sxtb16	r6, r6
    return (op1 >> op2) | (op1 << (32U - op2));
 801c34c:	ea4f 1232 	mov.w	r2, r2, ror #4
 801c350:	fa2f f383 	sxtb16	r3, r3
 801c354:	fa2f f484 	sxtb16	r4, r4
 801c358:	ea4f 1636 	mov.w	r6, r6, ror #4
 801c35c:	ea4f 1333 	mov.w	r3, r3, ror #4
 801c360:	ea4f 1434 	mov.w	r4, r4, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801c364:	fa2f f686 	sxtb16	r6, r6
 801c368:	fa2f f282 	sxtb16	r2, r2
 801c36c:	fa2f f484 	sxtb16	r4, r4
 801c370:	fa2f f383 	sxtb16	r3, r3
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801c374:	fa2b f78e 	sxtab16	r7, fp, lr
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801c378:	fa2b fe9e 	sxtab16	lr, fp, lr, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801c37c:	fb26 0007 	smlad	r0, r6, r7, r0
 801c380:	fb22 000e 	smlad	r0, r2, lr, r0
 801c384:	fb24 9707 	smlad	r7, r4, r7, r9
 801c388:	fb23 7e0e 	smlad	lr, r3, lr, r7
    memcpy(&val, in_s8, 4);
 801c38c:	f851 7c04 	ldr.w	r7, [r1, #-4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801c390:	fa2b f987 	sxtab16	r9, fp, r7
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801c394:	fa2b f797 	sxtab16	r7, fp, r7, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801c398:	9901      	ldr	r1, [sp, #4]
 801c39a:	fb26 1609 	smlad	r6, r6, r9, r1
 801c39e:	fb24 a409 	smlad	r4, r4, r9, sl
 801c3a2:	fb22 6207 	smlad	r2, r2, r7, r6
 801c3a6:	fb23 4307 	smlad	r3, r3, r7, r4
    memcpy(&val, in_s8, 2);
 801c3aa:	f8b8 1002 	ldrh.w	r1, [r8, #2]
 801c3ae:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801c3b0:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 801c3b2:	f361 060f 	bfi	r6, r1, #0, #16
 801c3b6:	f8bc 1000 	ldrh.w	r1, [ip]
    memcpy(&val, *in_s8, 4);
 801c3ba:	9d02      	ldr	r5, [sp, #8]
    memcpy(&val, in_s8, 2);
 801c3bc:	f361 070f 	bfi	r7, r1, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c3c0:	0234      	lsls	r4, r6, #8
    memcpy(&val, in_s8, 2);
 801c3c2:	9609      	str	r6, [sp, #36]	@ 0x24
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c3c4:	b2f6      	uxtb	r6, r6
 801c3c6:	0239      	lsls	r1, r7, #8
 801c3c8:	f404 047f 	and.w	r4, r4, #16711680	@ 0xff0000
    memcpy(&val, in_s8, 2);
 801c3cc:	970a      	str	r7, [sp, #40]	@ 0x28
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c3ce:	4334      	orrs	r4, r6
 801c3d0:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
 801c3d4:	b2fe      	uxtb	r6, r7
    memcpy(&val, *in_s8, 4);
 801c3d6:	f8d5 a004 	ldr.w	sl, [r5, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801c3da:	fa2b f98a 	sxtab16	r9, fp, sl
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c3de:	4331      	orrs	r1, r6
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801c3e0:	0126      	lsls	r6, r4, #4
 801c3e2:	fa2f f484 	sxtb16	r4, r4
 801c3e6:	fa2f f686 	sxtb16	r6, r6
 801c3ea:	010f      	lsls	r7, r1, #4
 801c3ec:	fa2f f181 	sxtb16	r1, r1
    return (op1 >> op2) | (op1 << (32U - op2));
 801c3f0:	ea4f 1434 	mov.w	r4, r4, ror #4
 801c3f4:	fa2f f787 	sxtb16	r7, r7
 801c3f8:	ea4f 1636 	mov.w	r6, r6, ror #4
 801c3fc:	ea4f 1131 	mov.w	r1, r1, ror #4
 801c400:	ea4f 1737 	mov.w	r7, r7, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801c404:	fa2f f686 	sxtb16	r6, r6
 801c408:	fa2f f484 	sxtb16	r4, r4
 801c40c:	fa2f f787 	sxtb16	r7, r7
 801c410:	fa2f f181 	sxtb16	r1, r1
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801c414:	fa2b fa9a 	sxtab16	sl, fp, sl, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801c418:	fb26 0009 	smlad	r0, r6, r9, r0
 801c41c:	fb24 000a 	smlad	r0, r4, sl, r0
 801c420:	9001      	str	r0, [sp, #4]
 801c422:	fb27 e909 	smlad	r9, r7, r9, lr
 801c426:	fb21 990a 	smlad	r9, r1, sl, r9
    memcpy(&val, in_s8, 4);
 801c42a:	9800      	ldr	r0, [sp, #0]
 801c42c:	f8d0 e000 	ldr.w	lr, [r0]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801c430:	fa2b fa8e 	sxtab16	sl, fp, lr
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801c434:	fa2b fe9e 	sxtab16	lr, fp, lr, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801c438:	fb26 260a 	smlad	r6, r6, sl, r2
 801c43c:	fb27 370a 	smlad	r7, r7, sl, r3
 801c440:	fb24 660e 	smlad	r6, r4, lr, r6
 801c444:	fb21 770e 	smlad	r7, r1, lr, r7
    memcpy(&val, in_s8, 2);
 801c448:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 801c44c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801c44e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 801c450:	f363 010f 	bfi	r1, r3, #0, #16
 801c454:	f8bc 3002 	ldrh.w	r3, [ip, #2]
    memcpy(&val, *in_s8, 4);
 801c458:	f8d5 a008 	ldr.w	sl, [r5, #8]
    memcpy(&val, in_s8, 2);
 801c45c:	f363 040f 	bfi	r4, r3, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c460:	020a      	lsls	r2, r1, #8
    memcpy(&val, in_s8, 2);
 801c462:	910b      	str	r1, [sp, #44]	@ 0x2c
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c464:	b2c9      	uxtb	r1, r1
 801c466:	0223      	lsls	r3, r4, #8
 801c468:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
    memcpy(&val, in_s8, 2);
 801c46c:	940c      	str	r4, [sp, #48]	@ 0x30
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c46e:	430a      	orrs	r2, r1
 801c470:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801c474:	b2e1      	uxtb	r1, r4
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801c476:	0114      	lsls	r4, r2, #4
 801c478:	fa2f f282 	sxtb16	r2, r2
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c47c:	430b      	orrs	r3, r1
 801c47e:	fa2f f484 	sxtb16	r4, r4
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801c482:	0119      	lsls	r1, r3, #4
 801c484:	fa2f f383 	sxtb16	r3, r3
    return (op1 >> op2) | (op1 << (32U - op2));
 801c488:	ea4f 1232 	mov.w	r2, r2, ror #4
 801c48c:	fa2f f181 	sxtb16	r1, r1
 801c490:	ea4f 1434 	mov.w	r4, r4, ror #4
 801c494:	ea4f 1333 	mov.w	r3, r3, ror #4
 801c498:	ea4f 1131 	mov.w	r1, r1, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801c49c:	fa2f f484 	sxtb16	r4, r4
 801c4a0:	fa2f f282 	sxtb16	r2, r2
 801c4a4:	fa2f f181 	sxtb16	r1, r1
 801c4a8:	fa2f f383 	sxtb16	r3, r3
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801c4ac:	fa2b fe8a 	sxtab16	lr, fp, sl
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801c4b0:	fa2b fa9a 	sxtab16	sl, fp, sl, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801c4b4:	9801      	ldr	r0, [sp, #4]
 801c4b6:	fb24 000e 	smlad	r0, r4, lr, r0
 801c4ba:	fb22 000a 	smlad	r0, r2, sl, r0
 801c4be:	9001      	str	r0, [sp, #4]
 801c4c0:	fb21 9e0e 	smlad	lr, r1, lr, r9
 801c4c4:	fb23 ee0a 	smlad	lr, r3, sl, lr
    memcpy(&val, in_s8, 4);
 801c4c8:	9800      	ldr	r0, [sp, #0]
 801c4ca:	f8d0 9004 	ldr.w	r9, [r0, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801c4ce:	fa2b fa89 	sxtab16	sl, fp, r9
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801c4d2:	fa2b f999 	sxtab16	r9, fp, r9, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801c4d6:	fb24 640a 	smlad	r4, r4, sl, r6
 801c4da:	fb21 710a 	smlad	r1, r1, sl, r7
 801c4de:	fb22 4409 	smlad	r4, r2, r9, r4
 801c4e2:	fb23 1209 	smlad	r2, r3, r9, r1
    memcpy(&val, in_s8, 2);
 801c4e6:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 801c4ea:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801c4ec:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 801c4ee:	f363 010f 	bfi	r1, r3, #0, #16
 801c4f2:	f8bc 3004 	ldrh.w	r3, [ip, #4]
    memcpy(&val, *in_s8, 4);
 801c4f6:	68ef      	ldr	r7, [r5, #12]
    memcpy(&val, in_s8, 2);
 801c4f8:	f363 060f 	bfi	r6, r3, #0, #16
 801c4fc:	910d      	str	r1, [sp, #52]	@ 0x34
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c4fe:	460b      	mov	r3, r1
 801c500:	0209      	lsls	r1, r1, #8
 801c502:	ea4f 2a06 	mov.w	sl, r6, lsl #8
    memcpy(&val, in_s8, 2);
 801c506:	960e      	str	r6, [sp, #56]	@ 0x38
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c508:	b2db      	uxtb	r3, r3
 801c50a:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
 801c50e:	f40a 0a7f 	and.w	sl, sl, #16711680	@ 0xff0000
 801c512:	4319      	orrs	r1, r3
 801c514:	b2f3      	uxtb	r3, r6
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801c516:	fa2b f887 	sxtab16	r8, fp, r7
 801c51a:	ea4a 0a03 	orr.w	sl, sl, r3
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801c51e:	010e      	lsls	r6, r1, #4
 801c520:	fa2f f181 	sxtb16	r1, r1
 801c524:	fa2f f686 	sxtb16	r6, r6
 801c528:	ea4f 130a 	mov.w	r3, sl, lsl #4
 801c52c:	fa2f fa8a 	sxtb16	sl, sl
    return (op1 >> op2) | (op1 << (32U - op2));
 801c530:	ea4f 1131 	mov.w	r1, r1, ror #4
 801c534:	fa2f f383 	sxtb16	r3, r3
 801c538:	ea4f 1636 	mov.w	r6, r6, ror #4
 801c53c:	ea4f 1a3a 	mov.w	sl, sl, ror #4
 801c540:	ea4f 1333 	mov.w	r3, r3, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801c544:	fa2f f686 	sxtb16	r6, r6
 801c548:	fa2f f181 	sxtb16	r1, r1
 801c54c:	fa2f f383 	sxtb16	r3, r3
 801c550:	fa2f fa8a 	sxtb16	sl, sl
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801c554:	fa2b f797 	sxtab16	r7, fp, r7, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801c558:	9801      	ldr	r0, [sp, #4]
 801c55a:	fb26 0008 	smlad	r0, r6, r8, r0
 801c55e:	fb21 0007 	smlad	r0, r1, r7, r0
 801c562:	fb23 e808 	smlad	r8, r3, r8, lr
 801c566:	fb2a 8907 	smlad	r9, sl, r7, r8
    memcpy(&val, in_s8, 4);
 801c56a:	9d00      	ldr	r5, [sp, #0]
 801c56c:	68af      	ldr	r7, [r5, #8]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801c56e:	fa2b fe87 	sxtab16	lr, fp, r7
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801c572:	fa2b f797 	sxtab16	r7, fp, r7, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801c576:	fb26 460e 	smlad	r6, r6, lr, r4
 801c57a:	fb23 230e 	smlad	r3, r3, lr, r2
 801c57e:	fb21 6207 	smlad	r2, r1, r7, r6
 801c582:	9201      	str	r2, [sp, #4]
 801c584:	fb2a 3a07 	smlad	sl, sl, r7, r3
 801c588:	3510      	adds	r5, #16
 801c58a:	9b06      	ldr	r3, [sp, #24]
 801c58c:	f10c 0c08 	add.w	ip, ip, #8
 801c590:	429d      	cmp	r5, r3
 801c592:	9500      	str	r5, [sp, #0]
 801c594:	f47f aeb5 	bne.w	801c302 <arm_nn_mat_mult_nt_t_s4+0x742>
 801c598:	9b03      	ldr	r3, [sp, #12]
 801c59a:	4611      	mov	r1, r2
 801c59c:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 801c59e:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 801c5a0:	4413      	add	r3, r2
 801c5a2:	f8cd 9008 	str.w	r9, [sp, #8]
 801c5a6:	9018      	str	r0, [sp, #96]	@ 0x60
 801c5a8:	9303      	str	r3, [sp, #12]
 801c5aa:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801c5ac:	441f      	add	r7, r3
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801c5ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801c5b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801c5b2:	429a      	cmp	r2, r3
 801c5b4:	f280 8567 	bge.w	801d086 <arm_nn_mat_mult_nt_t_s4+0x14c6>
 801c5b8:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
 801c5ba:	9e03      	ldr	r6, [sp, #12]
 801c5bc:	3b04      	subs	r3, #4
 801c5be:	f8dd c060 	ldr.w	ip, [sp, #96]	@ 0x60
 801c5c2:	1a9b      	subs	r3, r3, r2
 801c5c4:	089b      	lsrs	r3, r3, #2
 801c5c6:	3301      	adds	r3, #1
 801c5c8:	eb07 0e83 	add.w	lr, r7, r3, lsl #2
 801c5cc:	9306      	str	r3, [sp, #24]
 801c5ce:	e9cd 1e00 	strd	r1, lr, [sp]
 801c5d2:	e9dd e82b 	ldrd	lr, r8, [sp, #172]	@ 0xac
    memcpy(&val, in_s8, 2);
 801c5d6:	8833      	ldrh	r3, [r6, #0]
    memcpy(&val, *in_s8, 4);
 801c5d8:	f857 5b04 	ldr.w	r5, [r7], #4
    memcpy(&val, in_s8, 2);
 801c5dc:	f363 0e0f 	bfi	lr, r3, #0, #16
 801c5e0:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801c5e2:	fa2b f985 	sxtab16	r9, fp, r5
 801c5e6:	5af3      	ldrh	r3, [r6, r3]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c5e8:	ea4f 220e 	mov.w	r2, lr, lsl #8
 801c5ec:	fa5f f08e 	uxtb.w	r0, lr
                packed_rhs_ptr += 2;
 801c5f0:	3602      	adds	r6, #2
    memcpy(&val, in_s8, 2);
 801c5f2:	f363 080f 	bfi	r8, r3, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c5f6:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801c5fa:	ea4f 2308 	mov.w	r3, r8, lsl #8
 801c5fe:	4302      	orrs	r2, r0
 801c600:	fa5f f088 	uxtb.w	r0, r8
 801c604:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801c608:	0114      	lsls	r4, r2, #4
 801c60a:	fa2f f282 	sxtb16	r2, r2
 801c60e:	fa2f f484 	sxtb16	r4, r4
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c612:	4303      	orrs	r3, r0
    return (op1 >> op2) | (op1 << (32U - op2));
 801c614:	ea4f 1232 	mov.w	r2, r2, ror #4
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801c618:	0118      	lsls	r0, r3, #4
 801c61a:	fa2f f383 	sxtb16	r3, r3
 801c61e:	ea4f 1434 	mov.w	r4, r4, ror #4
 801c622:	fa2f f080 	sxtb16	r0, r0
 801c626:	ea4f 1333 	mov.w	r3, r3, ror #4
 801c62a:	ea4f 1030 	mov.w	r0, r0, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801c62e:	fa2f f484 	sxtb16	r4, r4
 801c632:	fa2f f282 	sxtb16	r2, r2
 801c636:	fa2f f080 	sxtb16	r0, r0
 801c63a:	fa2f f383 	sxtb16	r3, r3
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801c63e:	fa2b f595 	sxtab16	r5, fp, r5, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801c642:	fb24 cc09 	smlad	ip, r4, r9, ip
 801c646:	fb22 cc05 	smlad	ip, r2, r5, ip
 801c64a:	9902      	ldr	r1, [sp, #8]
 801c64c:	fb20 1909 	smlad	r9, r0, r9, r1
 801c650:	fb23 9105 	smlad	r1, r3, r5, r9
 801c654:	9102      	str	r1, [sp, #8]
    memcpy(&val, in_s8, 4);
 801c656:	9973      	ldr	r1, [sp, #460]	@ 0x1cc
 801c658:	187d      	adds	r5, r7, r1
 801c65a:	f855 5c04 	ldr.w	r5, [r5, #-4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801c65e:	fa2b f985 	sxtab16	r9, fp, r5
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801c662:	fa2b f595 	sxtab16	r5, fp, r5, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801c666:	9900      	ldr	r1, [sp, #0]
 801c668:	fb24 1409 	smlad	r4, r4, r9, r1
 801c66c:	fb20 a009 	smlad	r0, r0, r9, sl
 801c670:	fb22 4205 	smlad	r2, r2, r5, r4
 801c674:	9200      	str	r2, [sp, #0]
 801c676:	fb23 0a05 	smlad	sl, r3, r5, r0
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801c67a:	9b01      	ldr	r3, [sp, #4]
 801c67c:	429f      	cmp	r7, r3
 801c67e:	d1aa      	bne.n	801c5d6 <arm_nn_mat_mult_nt_t_s4+0xa16>
 801c680:	4611      	mov	r1, r2
 801c682:	9b06      	ldr	r3, [sp, #24]
 801c684:	9a03      	ldr	r2, [sp, #12]
 801c686:	f8cd e0ac 	str.w	lr, [sp, #172]	@ 0xac
 801c68a:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 801c68e:	f8dd e004 	ldr.w	lr, [sp, #4]
 801c692:	f8cd c060 	str.w	ip, [sp, #96]	@ 0x60
 801c696:	f8cd 80b0 	str.w	r8, [sp, #176]	@ 0xb0
 801c69a:	9303      	str	r3, [sp, #12]
            for (; rhs_cols_idx <= rhs_cols - 2; rhs_cols_idx += 2)
 801c69c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801c69e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 801c6a0:	4293      	cmp	r3, r2
 801c6a2:	da33      	bge.n	801c70c <arm_nn_mat_mult_nt_t_s4+0xb4c>
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801c6a4:	9b03      	ldr	r3, [sp, #12]
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801c6a6:	9a6e      	ldr	r2, [sp, #440]	@ 0x1b8
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801c6a8:	f993 0000 	ldrsb.w	r0, [r3]
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801c6ac:	569a      	ldrsb	r2, [r3, r2]
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801c6ae:	9c6f      	ldr	r4, [sp, #444]	@ 0x1bc
 801c6b0:	f99e 3000 	ldrsb.w	r3, [lr]
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset + 1] + lhs_offset;
 801c6b4:	9e6f      	ldr	r6, [sp, #444]	@ 0x1bc
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801c6b6:	4423      	add	r3, r4
                lhs_low = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801c6b8:	9c73      	ldr	r4, [sp, #460]	@ 0x1cc
                res00 += lhs_low * rhs_low0;
 801c6ba:	9f18      	ldr	r7, [sp, #96]	@ 0x60
                lhs_low = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801c6bc:	f91e 5004 	ldrsb.w	r5, [lr, r4]
 801c6c0:	9c6f      	ldr	r4, [sp, #444]	@ 0x1bc
 801c6c2:	4425      	add	r5, r4
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset + 1] + lhs_offset;
 801c6c4:	9c73      	ldr	r4, [sp, #460]	@ 0x1cc
 801c6c6:	4474      	add	r4, lr
                lhs_ptr += 2;
 801c6c8:	f10e 0e02 	add.w	lr, lr, #2
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset + 1] + lhs_offset;
 801c6cc:	f994 4001 	ldrsb.w	r4, [r4, #1]
 801c6d0:	4434      	add	r4, r6
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801c6d2:	f340 0603 	sbfx	r6, r0, #0, #4
                rhs_high0 = packed_rhs_ptr[0] >> 4;
 801c6d6:	1100      	asrs	r0, r0, #4
                res00 += lhs_low * rhs_low0;
 801c6d8:	fb03 7c06 	mla	ip, r3, r6, r7
                res01 += lhs_low * rhs_low1;
 801c6dc:	9f02      	ldr	r7, [sp, #8]
                res10 += lhs_low * rhs_low0;
 801c6de:	fb05 1606 	mla	r6, r5, r6, r1
                res10 += lhs_high * rhs_high0;
 801c6e2:	fb04 6100 	mla	r1, r4, r0, r6
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801c6e6:	f342 0603 	sbfx	r6, r2, #0, #4
                rhs_high1 = packed_rhs_ptr[rhs_cols] >> 4;
 801c6ea:	1112      	asrs	r2, r2, #4
                res01 += lhs_low * rhs_low1;
 801c6ec:	fb03 7306 	mla	r3, r3, r6, r7
                res11 += lhs_low * rhs_low1;
 801c6f0:	fb05 a606 	mla	r6, r5, r6, sl
                lhs_high = (int8_t)lhs_ptr[1] + lhs_offset;
 801c6f4:	9d6f      	ldr	r5, [sp, #444]	@ 0x1bc
                res11 += lhs_high * rhs_high1;
 801c6f6:	fb04 6a02 	mla	sl, r4, r2, r6
                lhs_high = (int8_t)lhs_ptr[1] + lhs_offset;
 801c6fa:	f91e 4c01 	ldrsb.w	r4, [lr, #-1]
 801c6fe:	442c      	add	r4, r5
                res00 += lhs_high * rhs_high0;
 801c700:	fb04 c000 	mla	r0, r4, r0, ip
                res01 += lhs_high * rhs_high1;
 801c704:	fb04 3302 	mla	r3, r4, r2, r3
                res00 += lhs_high * rhs_high0;
 801c708:	9018      	str	r0, [sp, #96]	@ 0x60
                res01 += lhs_high * rhs_high1;
 801c70a:	9302      	str	r3, [sp, #8]
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows_idx + 1]);
 801c70c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c70e:	2000      	movs	r0, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c710:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801c712:	685c      	ldr	r4, [r3, #4]
 801c714:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 801c716:	685d      	ldr	r5, [r3, #4]
 801c718:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 801c71c:	4264      	negs	r4, r4
 801c71e:	409a      	lsls	r2, r3
 801c720:	9317      	str	r3, [sp, #92]	@ 0x5c
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c722:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c726:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 801c72a:	9503      	str	r5, [sp, #12]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c72c:	fbc2 3005 	smlal	r3, r0, r2, r5
    const int32_t remainder_mask = (1 << exponent) - 1;
 801c730:	2201      	movs	r2, #1
    result = (int32_t)(mult.long_long >> 31);
 801c732:	0fdb      	lsrs	r3, r3, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801c734:	fa02 f604 	lsl.w	r6, r2, r4
    result = (int32_t)(mult.long_long >> 31);
 801c738:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801c73c:	3e01      	subs	r6, #1
    int32_t remainder = remainder_mask & dividend;
 801c73e:	ea03 0206 	and.w	r2, r3, r6
    int32_t threshold = remainder_mask >> 1;
 801c742:	1077      	asrs	r7, r6, #1
    if (result < 0)
 801c744:	4123      	asrs	r3, r4
 801c746:	9301      	str	r3, [sp, #4]
        threshold++;
 801c748:	bf4c      	ite	mi
 801c74a:	1c7b      	addmi	r3, r7, #1
    int32_t threshold = remainder_mask >> 1;
 801c74c:	463b      	movpl	r3, r7
    if (remainder > threshold)
 801c74e:	429a      	cmp	r2, r3
 801c750:	dd02      	ble.n	801c758 <arm_nn_mat_mult_nt_t_s4+0xb98>
        result++;
 801c752:	9b01      	ldr	r3, [sp, #4]
 801c754:	3301      	adds	r3, #1
 801c756:	9301      	str	r3, [sp, #4]
            res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 3], dst_shifts[rhs_rows_idx + 3]);
 801c758:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c75a:	f04f 4c80 	mov.w	ip, #1073741824	@ 0x40000000
 801c75e:	2500      	movs	r5, #0
 801c760:	68d8      	ldr	r0, [r3, #12]
 801c762:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c764:	ea20 78e0 	bic.w	r8, r0, r0, asr #31
 801c768:	4240      	negs	r0, r0
 801c76a:	68da      	ldr	r2, [r3, #12]
 801c76c:	9b02      	ldr	r3, [sp, #8]
 801c76e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801c772:	9206      	str	r2, [sp, #24]
 801c774:	fa03 f308 	lsl.w	r3, r3, r8
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c778:	fbc3 c502 	smlal	ip, r5, r3, r2
 801c77c:	4662      	mov	r2, ip
    const int32_t remainder_mask = (1 << exponent) - 1;
 801c77e:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 801c780:	0fd2      	lsrs	r2, r2, #31
 801c782:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801c786:	fa03 f500 	lsl.w	r5, r3, r0
 801c78a:	3d01      	subs	r5, #1
    int32_t remainder = remainder_mask & dividend;
 801c78c:	ea02 0305 	and.w	r3, r2, r5
    int32_t threshold = remainder_mask >> 1;
 801c790:	ea4f 0965 	mov.w	r9, r5, asr #1
    if (result < 0)
 801c794:	4102      	asrs	r2, r0
        threshold++;
 801c796:	bf4c      	ite	mi
 801c798:	f109 0c01 	addmi.w	ip, r9, #1
    int32_t threshold = remainder_mask >> 1;
 801c79c:	46cc      	movpl	ip, r9
    if (result < 0)
 801c79e:	9200      	str	r2, [sp, #0]
    if (remainder > threshold)
 801c7a0:	4563      	cmp	r3, ip
 801c7a2:	dd02      	ble.n	801c7aa <arm_nn_mat_mult_nt_t_s4+0xbea>
        result++;
 801c7a4:	9b00      	ldr	r3, [sp, #0]
 801c7a6:	3301      	adds	r3, #1
 801c7a8:	9300      	str	r3, [sp, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c7aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c7ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 801c7b0:	f04f 0c00 	mov.w	ip, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c7b4:	fa0a fa08 	lsl.w	sl, sl, r8
 801c7b8:	4099      	lsls	r1, r3
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c7ba:	9b03      	ldr	r3, [sp, #12]
 801c7bc:	fbc1 2c03 	smlal	r2, ip, r1, r3
    result = (int32_t)(mult.long_long >> 31);
 801c7c0:	0fd3      	lsrs	r3, r2, #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c7c2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
            res01 += dst_offset;
 801c7c6:	9a00      	ldr	r2, [sp, #0]
    result = (int32_t)(mult.long_long >> 31);
 801c7c8:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
    int32_t remainder = remainder_mask & dividend;
 801c7cc:	401e      	ands	r6, r3
    if (result < 0)
 801c7ce:	4123      	asrs	r3, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c7d0:	f04f 0400 	mov.w	r4, #0
        threshold++;
 801c7d4:	bf48      	it	mi
 801c7d6:	3701      	addmi	r7, #1
    if (remainder > threshold)
 801c7d8:	42be      	cmp	r6, r7
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801c7da:	9e06      	ldr	r6, [sp, #24]
 801c7dc:	fbca 1406 	smlal	r1, r4, sl, r6
    result = (int32_t)(mult.long_long >> 31);
 801c7e0:	ea4f 71d1 	mov.w	r1, r1, lsr #31
        result++;
 801c7e4:	bfc8      	it	gt
 801c7e6:	3301      	addgt	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 801c7e8:	ea41 0144 	orr.w	r1, r1, r4, lsl #1
            res00 += dst_offset;
 801c7ec:	9c70      	ldr	r4, [sp, #448]	@ 0x1c0
    int32_t remainder = remainder_mask & dividend;
 801c7ee:	400d      	ands	r5, r1
    if (result < 0)
 801c7f0:	4101      	asrs	r1, r0
 801c7f2:	9801      	ldr	r0, [sp, #4]
            res01 += dst_offset;
 801c7f4:	4422      	add	r2, r4
        threshold++;
 801c7f6:	bf48      	it	mi
 801c7f8:	f109 0901 	addmi.w	r9, r9, #1
            res10 += dst_offset;
 801c7fc:	4423      	add	r3, r4
            res00 += dst_offset;
 801c7fe:	4420      	add	r0, r4
    if (remainder > threshold)
 801c800:	454d      	cmp	r5, r9
        result++;
 801c802:	bfc8      	it	gt
 801c804:	3101      	addgt	r1, #1
            res11 += dst_offset;
 801c806:	4421      	add	r1, r4
            res00 = MAX(res00, activation_min);
 801c808:	9c71      	ldr	r4, [sp, #452]	@ 0x1c4
 801c80a:	42a0      	cmp	r0, r4
 801c80c:	bfb8      	it	lt
 801c80e:	4620      	movlt	r0, r4
            res01 = MAX(res01, activation_min);
 801c810:	42a2      	cmp	r2, r4
 801c812:	bfb8      	it	lt
 801c814:	4622      	movlt	r2, r4
            res10 = MAX(res10, activation_min);
 801c816:	42a3      	cmp	r3, r4
 801c818:	bfb8      	it	lt
 801c81a:	4623      	movlt	r3, r4
            res11 = MAX(res11, activation_min);
 801c81c:	42a1      	cmp	r1, r4
 801c81e:	bfb8      	it	lt
 801c820:	4621      	movlt	r1, r4
            res00 = MIN(res00, activation_max);
 801c822:	9c72      	ldr	r4, [sp, #456]	@ 0x1c8
 801c824:	42a0      	cmp	r0, r4
 801c826:	bfa8      	it	ge
 801c828:	4620      	movge	r0, r4
            dst_ptr[1] = (int8_t)res00;
 801c82a:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 801c82c:	7060      	strb	r0, [r4, #1]
            res01 = MIN(res01, activation_max);
 801c82e:	9872      	ldr	r0, [sp, #456]	@ 0x1c8
 801c830:	4282      	cmp	r2, r0
 801c832:	bfa8      	it	ge
 801c834:	4602      	movge	r2, r0
            dst_ptr[3] = (int8_t)res01;
 801c836:	70e2      	strb	r2, [r4, #3]
            res10 = MIN(res10, activation_max);
 801c838:	9a72      	ldr	r2, [sp, #456]	@ 0x1c8
 801c83a:	4293      	cmp	r3, r2
 801c83c:	bfa8      	it	ge
 801c83e:	4613      	movge	r3, r2
            dst_ptr[1] = (int8_t)res10;
 801c840:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801c842:	7053      	strb	r3, [r2, #1]
            res11 = MIN(res11, activation_max);
 801c844:	9b72      	ldr	r3, [sp, #456]	@ 0x1c8
 801c846:	4299      	cmp	r1, r3
 801c848:	bfa8      	it	ge
 801c84a:	4619      	movge	r1, r3
            dst_ptr[3] = (int8_t)res11;
 801c84c:	4613      	mov	r3, r2
 801c84e:	70d1      	strb	r1, [r2, #3]
            dst_ptr += rhs_rows;
 801c850:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
        while (lhs_rows_idx)
 801c852:	4413      	add	r3, r2
 801c854:	18a1      	adds	r1, r4, r2
 801c856:	931d      	str	r3, [sp, #116]	@ 0x74
 801c858:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801c85a:	911c      	str	r1, [sp, #112]	@ 0x70
 801c85c:	3b01      	subs	r3, #1
            lhs_ptr += 2 * lhs_cols_offset;
 801c85e:	9932      	ldr	r1, [sp, #200]	@ 0xc8
        while (lhs_rows_idx)
 801c860:	9320      	str	r3, [sp, #128]	@ 0x80
            lhs_ptr += 2 * lhs_cols_offset;
 801c862:	eb0e 0801 	add.w	r8, lr, r1
        while (lhs_rows_idx)
 801c866:	f47f aa29 	bne.w	801bcbc <arm_nn_mat_mult_nt_t_s4+0xfc>
 801c86a:	f8dd c12c 	ldr.w	ip, [sp, #300]	@ 0x12c
 801c86e:	4641      	mov	r1, r8
 801c870:	9b51      	ldr	r3, [sp, #324]	@ 0x144
 801c872:	4463      	add	r3, ip
 801c874:	9306      	str	r3, [sp, #24]
        if (lhs_rows % 2)
 801c876:	9b50      	ldr	r3, [sp, #320]	@ 0x140
 801c878:	2b00      	cmp	r3, #0
 801c87a:	f040 840e 	bne.w	801d09a <arm_nn_mat_mult_nt_t_s4+0x14da>
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 4); rhs_rows_idx += 4)
 801c87e:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
        dst += 4;
 801c880:	f10c 0c04 	add.w	ip, ip, #4
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 4); rhs_rows_idx += 4)
 801c884:	9a4e      	ldr	r2, [sp, #312]	@ 0x138
 801c886:	3310      	adds	r3, #16
 801c888:	931a      	str	r3, [sp, #104]	@ 0x68
 801c88a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801c88c:	3310      	adds	r3, #16
 801c88e:	931b      	str	r3, [sp, #108]	@ 0x6c
 801c890:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 801c892:	3310      	adds	r3, #16
 801c894:	9335      	str	r3, [sp, #212]	@ 0xd4
 801c896:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 801c898:	4413      	add	r3, r2
 801c89a:	932f      	str	r3, [sp, #188]	@ 0xbc
 801c89c:	9b4c      	ldr	r3, [sp, #304]	@ 0x130
 801c89e:	459c      	cmp	ip, r3
 801c8a0:	f47f a9ee 	bne.w	801bc80 <arm_nn_mat_mult_nt_t_s4+0xc0>
 801c8a4:	9b3e      	ldr	r3, [sp, #248]	@ 0xf8
 801c8a6:	f8dd 917c 	ldr.w	r9, [sp, #380]	@ 0x17c
 801c8aa:	9d6c      	ldr	r5, [sp, #432]	@ 0x1b0
 801c8ac:	e9dd 6a5d 	ldrd	r6, sl, [sp, #372]	@ 0x174
 801c8b0:	e9dd 406a 	ldrd	r4, r0, [sp, #424]	@ 0x1a8
 801c8b4:	fb06 3302 	mla	r3, r6, r2, r3
 801c8b8:	933e      	str	r3, [sp, #248]	@ 0xf8
    const int32_t rhs_rows_finished = rhs_rows - (rhs_rows % 4);
 801c8ba:	9b6d      	ldr	r3, [sp, #436]	@ 0x1b4
 801c8bc:	9a6d      	ldr	r2, [sp, #436]	@ 0x1b4
 801c8be:	425b      	negs	r3, r3
 801c8c0:	f002 0203 	and.w	r2, r2, #3
 801c8c4:	f003 0303 	and.w	r3, r3, #3
 801c8c8:	bf58      	it	pl
 801c8ca:	425a      	negpl	r2, r3
    for (int rhs_rows_idx = 0; rhs_rows_idx < rhs_rows % 4; ++rhs_rows_idx)
 801c8cc:	2a00      	cmp	r2, #0
    const int32_t rhs_rows_finished = rhs_rows - (rhs_rows % 4);
 801c8ce:	9218      	str	r2, [sp, #96]	@ 0x60
    for (int rhs_rows_idx = 0; rhs_rows_idx < rhs_rows % 4; ++rhs_rows_idx)
 801c8d0:	f341 803f 	ble.w	801d952 <arm_nn_mat_mult_nt_t_s4+0x1d92>
 801c8d4:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
        int32_t lhs_rows_idx = lhs_rows >> 1;
 801c8d6:	106e      	asrs	r6, r5, #1
    for (int rhs_rows_idx = 0; rhs_rows_idx < rhs_rows % 4; ++rhs_rows_idx)
 801c8d8:	f04f 0800 	mov.w	r8, #0
 801c8dc:	3b10      	subs	r3, #16
        int32_t lhs_rows_idx = lhs_rows >> 1;
 801c8de:	9619      	str	r6, [sp, #100]	@ 0x64
 801c8e0:	46c4      	mov	ip, r8
    int8_t rhs_spilled_col = 0;
 801c8e2:	f8cd 8058 	str.w	r8, [sp, #88]	@ 0x58
 801c8e6:	091b      	lsrs	r3, r3, #4
 801c8e8:	1c59      	adds	r1, r3, #1
 801c8ea:	f005 0301 	and.w	r3, r5, #1
 801c8ee:	931a      	str	r3, [sp, #104]	@ 0x68
    const int32_t rhs_rows_finished = rhs_rows - (rhs_rows % 4);
 801c8f0:	9b6d      	ldr	r3, [sp, #436]	@ 0x1b4
 801c8f2:	9120      	str	r1, [sp, #128]	@ 0x80
 801c8f4:	1a9b      	subs	r3, r3, r2
 801c8f6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 801c8fa:	9209      	str	r2, [sp, #36]	@ 0x24
 801c8fc:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 801c900:	9873      	ldr	r0, [sp, #460]	@ 0x1cc
 801c902:	920a      	str	r2, [sp, #40]	@ 0x28
 801c904:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 801c906:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801c90a:	9a4c      	ldr	r2, [sp, #304]	@ 0x130
 801c90c:	9311      	str	r3, [sp, #68]	@ 0x44
 801c90e:	9b6d      	ldr	r3, [sp, #436]	@ 0x1b4
 801c910:	fb03 f306 	mul.w	r3, r3, r6
 801c914:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 801c918:	9a73      	ldr	r2, [sp, #460]	@ 0x1cc
 801c91a:	931d      	str	r3, [sp, #116]	@ 0x74
 801c91c:	f06f 0303 	mvn.w	r3, #3
 801c920:	1a9b      	subs	r3, r3, r2
 801c922:	9a6e      	ldr	r2, [sp, #440]	@ 0x1b8
 801c924:	f002 0201 	and.w	r2, r2, #1
 801c928:	4698      	mov	r8, r3
 801c92a:	9208      	str	r2, [sp, #32]
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801c92c:	9a6e      	ldr	r2, [sp, #440]	@ 0x1b8
 801c92e:	3a0f      	subs	r2, #15
 801c930:	920e      	str	r2, [sp, #56]	@ 0x38
 801c932:	9a6e      	ldr	r2, [sp, #440]	@ 0x1b8
 801c934:	ebc2 0240 	rsb	r2, r2, r0, lsl #1
 801c938:	920f      	str	r2, [sp, #60]	@ 0x3c
    const int32_t rhs_cols_int4 = rhs_cols >> 1;
 801c93a:	9a6e      	ldr	r2, [sp, #440]	@ 0x1b8
 801c93c:	1052      	asrs	r2, r2, #1
 801c93e:	921c      	str	r2, [sp, #112]	@ 0x70
 801c940:	00ca      	lsls	r2, r1, #3
 801c942:	921b      	str	r2, [sp, #108]	@ 0x6c
 801c944:	010a      	lsls	r2, r1, #4
 801c946:	9213      	str	r2, [sp, #76]	@ 0x4c
 801c948:	9a6d      	ldr	r2, [sp, #436]	@ 0x1b4
 801c94a:	0052      	lsls	r2, r2, #1
 801c94c:	9210      	str	r2, [sp, #64]	@ 0x40
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801c94e:	9a6e      	ldr	r2, [sp, #440]	@ 0x1b8
 801c950:	3a03      	subs	r2, #3
 801c952:	920d      	str	r2, [sp, #52]	@ 0x34
 801c954:	9a6e      	ldr	r2, [sp, #440]	@ 0x1b8
 801c956:	3a04      	subs	r2, #4
 801c958:	9214      	str	r2, [sp, #80]	@ 0x50
 801c95a:	e9cd a91e 	strd	sl, r9, [sp, #120]	@ 0x78
 801c95e:	9b4c      	ldr	r3, [sp, #304]	@ 0x130
 801c960:	4463      	add	r3, ip
 801c962:	9303      	str	r3, [sp, #12]
        while (lhs_rows_idx)
 801c964:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801c966:	2b00      	cmp	r3, #0
 801c968:	f000 820a 	beq.w	801cd80 <arm_nn_mat_mult_nt_t_s4+0x11c0>
            if (rhs_cols % 2 && rhs_rows_idx == 1)
 801c96c:	9a08      	ldr	r2, [sp, #32]
    const int32_t remainder_mask = (1 << exponent) - 1;
 801c96e:	4646      	mov	r6, r8
 801c970:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 801c972:	f1bc 0f01 	cmp.w	ip, #1
 801c976:	bf14      	ite	ne
 801c978:	2200      	movne	r2, #0
 801c97a:	f002 0201 	andeq.w	r2, r2, #1
        int32_t lhs_rows_idx = lhs_rows >> 1;
 801c97e:	9304      	str	r3, [sp, #16]
 801c980:	9b73      	ldr	r3, [sp, #460]	@ 0x1cc
            if (rhs_cols % 2 && rhs_rows_idx == 1)
 801c982:	920b      	str	r2, [sp, #44]	@ 0x2c
 801c984:	f00c 0201 	and.w	r2, ip, #1
        const int8_t *lhs_ptr = &lhs[0];
 801c988:	f8dd a134 	ldr.w	sl, [sp, #308]	@ 0x134
 801c98c:	3304      	adds	r3, #4
 801c98e:	9215      	str	r2, [sp, #84]	@ 0x54
            for (; rhs_cols_idx <= rhs_cols - 2; rhs_cols_idx += 2)
 801c990:	9a6e      	ldr	r2, [sp, #440]	@ 0x1b8
 801c992:	f8dd 9148 	ldr.w	r9, [sp, #328]	@ 0x148
 801c996:	3a01      	subs	r2, #1
 801c998:	9312      	str	r3, [sp, #72]	@ 0x48
 801c99a:	f8cd c05c 	str.w	ip, [sp, #92]	@ 0x5c
 801c99e:	920c      	str	r2, [sp, #48]	@ 0x30
 801c9a0:	9a3e      	ldr	r2, [sp, #248]	@ 0xf8
 801c9a2:	f8cd a004 	str.w	sl, [sp, #4]
 801c9a6:	440a      	add	r2, r1
 801c9a8:	9202      	str	r2, [sp, #8]
            if (bias)
 801c9aa:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 801c9ac:	2b00      	cmp	r3, #0
 801c9ae:	f000 834e 	beq.w	801d04e <arm_nn_mat_mult_nt_t_s4+0x148e>
                res00 = bias[rhs_rows_finished + rhs_rows_idx];
 801c9b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c9b4:	6819      	ldr	r1, [r3, #0]
            if (rhs_cols % 2 && rhs_rows_idx == 1)
 801c9b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c9b8:	2b00      	cmp	r3, #0
 801c9ba:	f040 834d 	bne.w	801d058 <arm_nn_mat_mult_nt_t_s4+0x1498>
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801c9be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c9c0:	2b00      	cmp	r3, #0
 801c9c2:	460b      	mov	r3, r1
 801c9c4:	f340 8365 	ble.w	801d092 <arm_nn_mat_mult_nt_t_s4+0x14d2>
 801c9c8:	9a01      	ldr	r2, [sp, #4]
 801c9ca:	9812      	ldr	r0, [sp, #72]	@ 0x48
                res00 += lhs_low * rhs_spilled_col;
 801c9cc:	f8dd c0f8 	ldr.w	ip, [sp, #248]	@ 0xf8
 801c9d0:	1817      	adds	r7, r2, r0
 801c9d2:	9d3d      	ldr	r5, [sp, #244]	@ 0xf4
 801c9d4:	9600      	str	r6, [sp, #0]
 801c9d6:	e9dd 843b 	ldrd	r8, r4, [sp, #236]	@ 0xec
    memcpy(&val, in_s8, 2);
 801c9da:	f8bc 2000 	ldrh.w	r2, [ip]
 801c9de:	f362 080f 	bfi	r8, r2, #0, #16
    memcpy(&val, *in_s8, 4);
 801c9e2:	9a00      	ldr	r2, [sp, #0]
 801c9e4:	f852 e007 	ldr.w	lr, [r2, r7]
 801c9e8:	19d0      	adds	r0, r2, r7
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801c9ea:	ea4f 2208 	mov.w	r2, r8, lsl #8
 801c9ee:	fa5f f688 	uxtb.w	r6, r8
 801c9f2:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801c9f6:	fa2b fa8e 	sxtab16	sl, fp, lr
 801c9fa:	4332      	orrs	r2, r6
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801c9fc:	0116      	lsls	r6, r2, #4
 801c9fe:	fa2f f282 	sxtb16	r2, r2
 801ca02:	fa2f f686 	sxtb16	r6, r6
    return (op1 >> op2) | (op1 << (32U - op2));
 801ca06:	ea4f 1232 	mov.w	r2, r2, ror #4
 801ca0a:	ea4f 1636 	mov.w	r6, r6, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ca0e:	fa2f f282 	sxtb16	r2, r2
 801ca12:	fa2f f686 	sxtb16	r6, r6
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801ca16:	fa2b fe9e 	sxtab16	lr, fp, lr, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ca1a:	fb26 1a0a 	smlad	sl, r6, sl, r1
 801ca1e:	fb22 ae0e 	smlad	lr, r2, lr, sl
    memcpy(&val, in_s8, 4);
 801ca22:	f857 1c04 	ldr.w	r1, [r7, #-4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801ca26:	fa2b fa81 	sxtab16	sl, fp, r1
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801ca2a:	fa2b f191 	sxtab16	r1, fp, r1, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ca2e:	fb26 360a 	smlad	r6, r6, sl, r3
 801ca32:	fb22 6101 	smlad	r1, r2, r1, r6
    memcpy(&val, in_s8, 2);
 801ca36:	f8bc 3002 	ldrh.w	r3, [ip, #2]
    memcpy(&val, *in_s8, 4);
 801ca3a:	6846      	ldr	r6, [r0, #4]
    memcpy(&val, in_s8, 2);
 801ca3c:	f363 040f 	bfi	r4, r3, #0, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801ca40:	fa2b fa86 	sxtab16	sl, fp, r6
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801ca44:	0222      	lsls	r2, r4, #8
 801ca46:	b2e3      	uxtb	r3, r4
 801ca48:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801ca4c:	4313      	orrs	r3, r2
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801ca4e:	011a      	lsls	r2, r3, #4
 801ca50:	fa2f f383 	sxtb16	r3, r3
 801ca54:	fa2f f282 	sxtb16	r2, r2
    return (op1 >> op2) | (op1 << (32U - op2));
 801ca58:	ea4f 1333 	mov.w	r3, r3, ror #4
 801ca5c:	ea4f 1232 	mov.w	r2, r2, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ca60:	fa2f f383 	sxtb16	r3, r3
 801ca64:	fa2f f282 	sxtb16	r2, r2
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801ca68:	fa2b f696 	sxtab16	r6, fp, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ca6c:	fb22 ea0a 	smlad	sl, r2, sl, lr
 801ca70:	fb23 a606 	smlad	r6, r3, r6, sl
    memcpy(&val, in_s8, 4);
 801ca74:	f8d7 e000 	ldr.w	lr, [r7]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801ca78:	fa2b fa8e 	sxtab16	sl, fp, lr
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801ca7c:	fa2b fe9e 	sxtab16	lr, fp, lr, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ca80:	fb22 120a 	smlad	r2, r2, sl, r1
 801ca84:	fb23 230e 	smlad	r3, r3, lr, r2
    memcpy(&val, in_s8, 2);
 801ca88:	f8bc 2004 	ldrh.w	r2, [ip, #4]
    memcpy(&val, *in_s8, 4);
 801ca8c:	f8d0 e008 	ldr.w	lr, [r0, #8]
    memcpy(&val, in_s8, 2);
 801ca90:	f362 050f 	bfi	r5, r2, #0, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801ca94:	fa2b fa8e 	sxtab16	sl, fp, lr
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801ca98:	022a      	lsls	r2, r5, #8
 801ca9a:	b2e9      	uxtb	r1, r5
 801ca9c:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801caa0:	4311      	orrs	r1, r2
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801caa2:	010a      	lsls	r2, r1, #4
 801caa4:	fa2f f181 	sxtb16	r1, r1
 801caa8:	fa2f f282 	sxtb16	r2, r2
    return (op1 >> op2) | (op1 << (32U - op2));
 801caac:	ea4f 1131 	mov.w	r1, r1, ror #4
 801cab0:	ea4f 1232 	mov.w	r2, r2, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801cab4:	fa2f f181 	sxtb16	r1, r1
 801cab8:	fa2f f282 	sxtb16	r2, r2
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801cabc:	fa2b fe9e 	sxtab16	lr, fp, lr, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801cac0:	fb22 6a0a 	smlad	sl, r2, sl, r6
 801cac4:	fb21 ae0e 	smlad	lr, r1, lr, sl
    memcpy(&val, in_s8, 4);
 801cac8:	687e      	ldr	r6, [r7, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801caca:	fa2b fa86 	sxtab16	sl, fp, r6
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801cace:	fa2b f696 	sxtab16	r6, fp, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801cad2:	fb22 320a 	smlad	r2, r2, sl, r3
 801cad6:	fb21 2206 	smlad	r2, r1, r6, r2
    memcpy(&val, in_s8, 2);
 801cada:	f8bc 3006 	ldrh.w	r3, [ip, #6]
                packed_rhs_ptr += 2;
 801cade:	f10c 0c08 	add.w	ip, ip, #8
    memcpy(&val, *in_s8, 4);
 801cae2:	68c1      	ldr	r1, [r0, #12]
    memcpy(&val, in_s8, 2);
 801cae4:	f363 090f 	bfi	r9, r3, #0, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801cae8:	fa2b f681 	sxtab16	r6, fp, r1
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801caec:	ea4f 2009 	mov.w	r0, r9, lsl #8
 801caf0:	fa5f f389 	uxtb.w	r3, r9
 801caf4:	f400 007f 	and.w	r0, r0, #16711680	@ 0xff0000
 801caf8:	4303      	orrs	r3, r0
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801cafa:	0118      	lsls	r0, r3, #4
 801cafc:	fa2f f383 	sxtb16	r3, r3
 801cb00:	fa2f f080 	sxtb16	r0, r0
    return (op1 >> op2) | (op1 << (32U - op2));
 801cb04:	ea4f 1333 	mov.w	r3, r3, ror #4
 801cb08:	ea4f 1030 	mov.w	r0, r0, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801cb0c:	fa2f f383 	sxtb16	r3, r3
 801cb10:	fa2f f080 	sxtb16	r0, r0
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801cb14:	fa2b f191 	sxtab16	r1, fp, r1, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801cb18:	fb20 e606 	smlad	r6, r0, r6, lr
 801cb1c:	fb23 6101 	smlad	r1, r3, r1, r6
    memcpy(&val, in_s8, 4);
 801cb20:	68be      	ldr	r6, [r7, #8]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801cb22:	fa2b fe86 	sxtab16	lr, fp, r6
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801cb26:	fa2b f696 	sxtab16	r6, fp, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801cb2a:	fb20 200e 	smlad	r0, r0, lr, r2
 801cb2e:	fb23 0306 	smlad	r3, r3, r6, r0
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801cb32:	9a02      	ldr	r2, [sp, #8]
 801cb34:	3710      	adds	r7, #16
 801cb36:	4594      	cmp	ip, r2
 801cb38:	f47f af4f 	bne.w	801c9da <arm_nn_mat_mult_nt_t_s4+0xe1a>
 801cb3c:	4694      	mov	ip, r2
 801cb3e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801cb40:	953d      	str	r5, [sp, #244]	@ 0xf4
 801cb42:	e9dd 6000 	ldrd	r6, r0, [sp]
 801cb46:	e9cd 843b 	strd	r8, r4, [sp, #236]	@ 0xec
 801cb4a:	4410      	add	r0, r2
 801cb4c:	9001      	str	r0, [sp, #4]
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801cb4e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801cb50:	4282      	cmp	r2, r0
 801cb52:	f280 829b 	bge.w	801d08c <arm_nn_mat_mult_nt_t_s4+0x14cc>
 801cb56:	9814      	ldr	r0, [sp, #80]	@ 0x50
 801cb58:	f8dd a004 	ldr.w	sl, [sp, #4]
 801cb5c:	1a80      	subs	r0, r0, r2
 801cb5e:	f8dd e0e8 	ldr.w	lr, [sp, #232]	@ 0xe8
 801cb62:	f8dd 81cc 	ldr.w	r8, [sp, #460]	@ 0x1cc
 801cb66:	0884      	lsrs	r4, r0, #2
 801cb68:	1c60      	adds	r0, r4, #1
 801cb6a:	eb0c 0740 	add.w	r7, ip, r0, lsl #1
 801cb6e:	9007      	str	r0, [sp, #28]
 801cb70:	9700      	str	r7, [sp, #0]
 801cb72:	e9cd 2405 	strd	r2, r4, [sp, #20]
    memcpy(&val, in_s8, 2);
 801cb76:	f83c 2b02 	ldrh.w	r2, [ip], #2
    memcpy(&val, *in_s8, 4);
 801cb7a:	f85a 4b04 	ldr.w	r4, [sl], #4
    memcpy(&val, in_s8, 2);
 801cb7e:	f362 0e0f 	bfi	lr, r2, #0, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801cb82:	fa2b f584 	sxtab16	r5, fp, r4
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801cb86:	ea4f 200e 	mov.w	r0, lr, lsl #8
 801cb8a:	fa5f f28e 	uxtb.w	r2, lr
 801cb8e:	f400 007f 	and.w	r0, r0, #16711680	@ 0xff0000
 801cb92:	4302      	orrs	r2, r0
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801cb94:	0110      	lsls	r0, r2, #4
 801cb96:	fa2f f282 	sxtb16	r2, r2
 801cb9a:	fa2f f080 	sxtb16	r0, r0
    return (op1 >> op2) | (op1 << (32U - op2));
 801cb9e:	ea4f 1232 	mov.w	r2, r2, ror #4
 801cba2:	ea4f 1030 	mov.w	r0, r0, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801cba6:	fa2f f282 	sxtb16	r2, r2
 801cbaa:	fa2f f080 	sxtb16	r0, r0
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801cbae:	fa2b f494 	sxtab16	r4, fp, r4, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801cbb2:	fb20 1505 	smlad	r5, r0, r5, r1
 801cbb6:	fb22 5104 	smlad	r1, r2, r4, r5
    memcpy(&val, in_s8, 4);
 801cbba:	eb0a 0408 	add.w	r4, sl, r8
 801cbbe:	f854 4c04 	ldr.w	r4, [r4, #-4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801cbc2:	fa2b f584 	sxtab16	r5, fp, r4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801cbc6:	fa2b f494 	sxtab16	r4, fp, r4, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801cbca:	fb20 3005 	smlad	r0, r0, r5, r3
 801cbce:	fb22 0304 	smlad	r3, r2, r4, r0
 801cbd2:	45bc      	cmp	ip, r7
 801cbd4:	d1cf      	bne.n	801cb76 <arm_nn_mat_mult_nt_t_s4+0xfb6>
 801cbd6:	9d01      	ldr	r5, [sp, #4]
 801cbd8:	9807      	ldr	r0, [sp, #28]
 801cbda:	f8cd e0e8 	str.w	lr, [sp, #232]	@ 0xe8
 801cbde:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 801cbe2:	e9dd 2405 	ldrd	r2, r4, [sp, #20]
 801cbe6:	9001      	str	r0, [sp, #4]
 801cbe8:	3204      	adds	r2, #4
 801cbea:	eb02 0284 	add.w	r2, r2, r4, lsl #2
            for (; rhs_cols_idx <= rhs_cols - 2; rhs_cols_idx += 2)
 801cbee:	980c      	ldr	r0, [sp, #48]	@ 0x30
 801cbf0:	4282      	cmp	r2, r0
 801cbf2:	da24      	bge.n	801cc3e <arm_nn_mat_mult_nt_t_s4+0x107e>
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801cbf4:	9a00      	ldr	r2, [sp, #0]
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801cbf6:	9d01      	ldr	r5, [sp, #4]
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801cbf8:	f912 0b01 	ldrsb.w	r0, [r2], #1
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801cbfc:	9c6f      	ldr	r4, [sp, #444]	@ 0x1bc
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801cbfe:	9200      	str	r2, [sp, #0]
 801cc00:	f340 0c03 	sbfx	ip, r0, #0, #4
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801cc04:	f995 2000 	ldrsb.w	r2, [r5]
                rhs_high0 = packed_rhs_ptr[0] >> 4;
 801cc08:	1100      	asrs	r0, r0, #4
                lhs_low = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801cc0a:	9f6f      	ldr	r7, [sp, #444]	@ 0x1bc
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801cc0c:	eb02 0e04 	add.w	lr, r2, r4
                lhs_low = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801cc10:	9c73      	ldr	r4, [sp, #460]	@ 0x1cc
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset + 1] + lhs_offset;
 801cc12:	9a6f      	ldr	r2, [sp, #444]	@ 0x1bc
                lhs_low = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801cc14:	572c      	ldrsb	r4, [r5, r4]
 801cc16:	443c      	add	r4, r7
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset + 1] + lhs_offset;
 801cc18:	9f73      	ldr	r7, [sp, #460]	@ 0x1cc
 801cc1a:	19ef      	adds	r7, r5, r7
                res10 += lhs_low * rhs_low0;
 801cc1c:	fb0c 3304 	mla	r3, ip, r4, r3
                lhs_ptr += 2;
 801cc20:	1cac      	adds	r4, r5, #2
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset + 1] + lhs_offset;
 801cc22:	f997 7001 	ldrsb.w	r7, [r7, #1]
                lhs_ptr += 2;
 801cc26:	9401      	str	r4, [sp, #4]
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset + 1] + lhs_offset;
 801cc28:	4417      	add	r7, r2
                lhs_high = (int8_t)lhs_ptr[1] + lhs_offset;
 801cc2a:	9c6f      	ldr	r4, [sp, #444]	@ 0x1bc
                res00 += lhs_low * rhs_low0;
 801cc2c:	fb0c 120e 	mla	r2, ip, lr, r1
                lhs_high = (int8_t)lhs_ptr[1] + lhs_offset;
 801cc30:	f995 1001 	ldrsb.w	r1, [r5, #1]
                res10 += lhs_high * rhs_high0;
 801cc34:	fb00 3307 	mla	r3, r0, r7, r3
                lhs_high = (int8_t)lhs_ptr[1] + lhs_offset;
 801cc38:	4421      	add	r1, r4
                res00 += lhs_high * rhs_high0;
 801cc3a:	fb00 2101 	mla	r1, r0, r1, r2
            if (rhs_cols % 2 && !(rhs_rows_idx % 2))
 801cc3e:	9a08      	ldr	r2, [sp, #32]
 801cc40:	b19a      	cbz	r2, 801cc6a <arm_nn_mat_mult_nt_t_s4+0x10aa>
 801cc42:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801cc44:	b98a      	cbnz	r2, 801cc6a <arm_nn_mat_mult_nt_t_s4+0x10aa>
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801cc46:	9c01      	ldr	r4, [sp, #4]
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801cc48:	9a00      	ldr	r2, [sp, #0]
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801cc4a:	f994 0000 	ldrsb.w	r0, [r4]
 801cc4e:	9d6f      	ldr	r5, [sp, #444]	@ 0x1bc
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801cc50:	7812      	ldrb	r2, [r2, #0]
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801cc52:	4428      	add	r0, r5
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801cc54:	f342 0203 	sbfx	r2, r2, #0, #4
                res00 += lhs_low * rhs_low0;
 801cc58:	fb02 1100 	mla	r1, r2, r0, r1
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801cc5c:	9873      	ldr	r0, [sp, #460]	@ 0x1cc
 801cc5e:	5620      	ldrsb	r0, [r4, r0]
                ++lhs_ptr;
 801cc60:	3401      	adds	r4, #1
                lhs_high = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801cc62:	4428      	add	r0, r5
                ++lhs_ptr;
 801cc64:	9401      	str	r4, [sp, #4]
                res10 += lhs_high * rhs_low0;
 801cc66:	fb02 3300 	mla	r3, r2, r0, r3
            lhs_ptr += 2 * lhs_cols_offset;
 801cc6a:	9a01      	ldr	r2, [sp, #4]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801cc6c:	2400      	movs	r4, #0
 801cc6e:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 801cc70:	4402      	add	r2, r0
 801cc72:	9201      	str	r2, [sp, #4]
            res00 = arm_nn_requantize(
 801cc74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801cc76:	6810      	ldr	r0, [r2, #0]
 801cc78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801cc7a:	ea20 77e0 	bic.w	r7, r0, r0, asr #31
 801cc7e:	4240      	negs	r0, r0
 801cc80:	6815      	ldr	r5, [r2, #0]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801cc82:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801cc86:	40b9      	lsls	r1, r7
 801cc88:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801cc8c:	46ae      	mov	lr, r5
 801cc8e:	40bb      	lsls	r3, r7
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801cc90:	fbc1 2405 	smlal	r2, r4, r1, r5
    const int32_t remainder_mask = (1 << exponent) - 1;
 801cc94:	2101      	movs	r1, #1
    result = (int32_t)(mult.long_long >> 31);
 801cc96:	0fd2      	lsrs	r2, r2, #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801cc98:	f04f 4780 	mov.w	r7, #1073741824	@ 0x40000000
    const int32_t remainder_mask = (1 << exponent) - 1;
 801cc9c:	4081      	lsls	r1, r0
    result = (int32_t)(mult.long_long >> 31);
 801cc9e:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801cca2:	3901      	subs	r1, #1
    int32_t threshold = remainder_mask >> 1;
 801cca4:	104d      	asrs	r5, r1, #1
    int32_t remainder = remainder_mask & dividend;
 801cca6:	ea02 0401 	and.w	r4, r2, r1
    if (result < 0)
 801ccaa:	4102      	asrs	r2, r0
        threshold++;
 801ccac:	bf4c      	ite	mi
 801ccae:	f105 0c01 	addmi.w	ip, r5, #1
    int32_t threshold = remainder_mask >> 1;
 801ccb2:	46ac      	movpl	ip, r5
    if (remainder > threshold)
 801ccb4:	4564      	cmp	r4, ip
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ccb6:	f04f 0c00 	mov.w	ip, #0
 801ccba:	fbc3 7c0e 	smlal	r7, ip, r3, lr
    result = (int32_t)(mult.long_long >> 31);
 801ccbe:	ea4f 77d7 	mov.w	r7, r7, lsr #31
        result++;
 801ccc2:	bfc8      	it	gt
 801ccc4:	3201      	addgt	r2, #1
            res00 += dst_offset;
 801ccc6:	9b70      	ldr	r3, [sp, #448]	@ 0x1c0
    result = (int32_t)(mult.long_long >> 31);
 801ccc8:	ea47 074c 	orr.w	r7, r7, ip, lsl #1
 801cccc:	441a      	add	r2, r3
    int32_t remainder = remainder_mask & dividend;
 801ccce:	4039      	ands	r1, r7
    if (result < 0)
 801ccd0:	4107      	asrs	r7, r0
        threshold++;
 801ccd2:	bf48      	it	mi
 801ccd4:	3501      	addmi	r5, #1
    if (remainder > threshold)
 801ccd6:	42a9      	cmp	r1, r5
        result++;
 801ccd8:	bfc8      	it	gt
 801ccda:	3701      	addgt	r7, #1
            res10 += dst_offset;
 801ccdc:	441f      	add	r7, r3
            res00 = MAX(res00, activation_min);
 801ccde:	9b71      	ldr	r3, [sp, #452]	@ 0x1c4
 801cce0:	429a      	cmp	r2, r3
 801cce2:	bfb8      	it	lt
 801cce4:	461a      	movlt	r2, r3
            res10 = MAX(res10, activation_min);
 801cce6:	429f      	cmp	r7, r3
 801cce8:	bfb8      	it	lt
 801ccea:	461f      	movlt	r7, r3
            res00 = MIN(res00, activation_max);
 801ccec:	9b72      	ldr	r3, [sp, #456]	@ 0x1c8
 801ccee:	429a      	cmp	r2, r3
 801ccf0:	bfa8      	it	ge
 801ccf2:	461a      	movge	r2, r3
            dst_ptr[0] = (int8_t)res00;
 801ccf4:	9b03      	ldr	r3, [sp, #12]
 801ccf6:	701a      	strb	r2, [r3, #0]
            res10 = MIN(res10, activation_max);
 801ccf8:	9a72      	ldr	r2, [sp, #456]	@ 0x1c8
 801ccfa:	4297      	cmp	r7, r2
 801ccfc:	bfa8      	it	ge
 801ccfe:	4617      	movge	r7, r2
            dst_ptr[0] = (int8_t)res10;
 801cd00:	9a6d      	ldr	r2, [sp, #436]	@ 0x1b4
 801cd02:	549f      	strb	r7, [r3, r2]
            dst_ptr += rhs_rows;
 801cd04:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801cd06:	4413      	add	r3, r2
 801cd08:	9303      	str	r3, [sp, #12]
        while (lhs_rows_idx)
 801cd0a:	9b04      	ldr	r3, [sp, #16]
 801cd0c:	3b01      	subs	r3, #1
 801cd0e:	9304      	str	r3, [sp, #16]
 801cd10:	f47f ae4b 	bne.w	801c9aa <arm_nn_mat_mult_nt_t_s4+0xdea>
        if (lhs_rows % 2)
 801cd14:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 801cd18:	46b0      	mov	r8, r6
 801cd1a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801cd1c:	f8dd a004 	ldr.w	sl, [sp, #4]
 801cd20:	4463      	add	r3, ip
 801cd22:	f8cd 9148 	str.w	r9, [sp, #328]	@ 0x148
 801cd26:	9303      	str	r3, [sp, #12]
 801cd28:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 801cd2a:	2b00      	cmp	r3, #0
 801cd2c:	d12d      	bne.n	801cd8a <arm_nn_mat_mult_nt_t_s4+0x11ca>

            dst_ptr[0] = (int8_t)res00;
        }
        if (rhs_cols % 2 && !(rhs_rows_idx % 2))
        {
            rhs_spilled_col = packed_rhs[rhs_cols_int4] >> 4;
 801cd2e:	9a3e      	ldr	r2, [sp, #248]	@ 0xf8
 801cd30:	991c      	ldr	r1, [sp, #112]	@ 0x70
        if (rhs_cols % 2 && !(rhs_rows_idx % 2))
 801cd32:	9808      	ldr	r0, [sp, #32]
            rhs_spilled_col = packed_rhs[rhs_cols_int4] >> 4;
 801cd34:	1853      	adds	r3, r2, r1
        if (rhs_cols % 2 && !(rhs_rows_idx % 2))
 801cd36:	2800      	cmp	r0, #0
 801cd38:	f000 8605 	beq.w	801d946 <arm_nn_mat_mult_nt_t_s4+0x1d86>
 801cd3c:	f01c 0f01 	tst.w	ip, #1
 801cd40:	f040 8611 	bne.w	801d966 <arm_nn_mat_mult_nt_t_s4+0x1da6>
            rhs_spilled_col = packed_rhs[rhs_cols_int4] >> 4;
 801cd44:	f993 3000 	ldrsb.w	r3, [r3]
 801cd48:	111b      	asrs	r3, r3, #4
 801cd4a:	9316      	str	r3, [sp, #88]	@ 0x58
            packed_rhs += rhs_cols_int4 + 1;
 801cd4c:	1c4b      	adds	r3, r1, #1
 801cd4e:	441a      	add	r2, r3
 801cd50:	4613      	mov	r3, r2
    for (int rhs_rows_idx = 0; rhs_rows_idx < rhs_rows % 4; ++rhs_rows_idx)
 801cd52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801cd54:	f10c 0c01 	add.w	ip, ip, #1
 801cd58:	3204      	adds	r2, #4
 801cd5a:	9209      	str	r2, [sp, #36]	@ 0x24
 801cd5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801cd5e:	3204      	adds	r2, #4
 801cd60:	920a      	str	r2, [sp, #40]	@ 0x28
 801cd62:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801cd64:	3204      	adds	r2, #4
 801cd66:	9211      	str	r2, [sp, #68]	@ 0x44
 801cd68:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801cd6a:	4562      	cmp	r2, ip
 801cd6c:	f000 85f1 	beq.w	801d952 <arm_nn_mat_mult_nt_t_s4+0x1d92>
 801cd70:	933e      	str	r3, [sp, #248]	@ 0xf8
 801cd72:	9b4c      	ldr	r3, [sp, #304]	@ 0x130
 801cd74:	4463      	add	r3, ip
 801cd76:	9303      	str	r3, [sp, #12]
        while (lhs_rows_idx)
 801cd78:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801cd7a:	2b00      	cmp	r3, #0
 801cd7c:	f47f adf6 	bne.w	801c96c <arm_nn_mat_mult_nt_t_s4+0xdac>
        if (lhs_rows % 2)
 801cd80:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
        const int8_t *lhs_ptr = &lhs[0];
 801cd82:	f8dd a134 	ldr.w	sl, [sp, #308]	@ 0x134
        if (lhs_rows % 2)
 801cd86:	2b00      	cmp	r3, #0
 801cd88:	d0d1      	beq.n	801cd2e <arm_nn_mat_mult_nt_t_s4+0x116e>
            if (bias)
 801cd8a:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 801cd8c:	2b00      	cmp	r3, #0
 801cd8e:	f000 860f 	beq.w	801d9b0 <arm_nn_mat_mult_nt_t_s4+0x1df0>
                res00 = bias[rhs_rows_finished + rhs_rows_idx];
 801cd92:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801cd94:	681f      	ldr	r7, [r3, #0]
            if (rhs_cols % 2 && rhs_rows_idx == 1)
 801cd96:	f1bc 0f01 	cmp.w	ip, #1
 801cd9a:	d103      	bne.n	801cda4 <arm_nn_mat_mult_nt_t_s4+0x11e4>
 801cd9c:	9b08      	ldr	r3, [sp, #32]
 801cd9e:	2b00      	cmp	r3, #0
 801cda0:	f040 860e 	bne.w	801d9c0 <arm_nn_mat_mult_nt_t_s4+0x1e00>
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801cda4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801cda6:	2b00      	cmp	r3, #0
 801cda8:	f340 8617 	ble.w	801d9da <arm_nn_mat_mult_nt_t_s4+0x1e1a>
 801cdac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801cdae:	f8dd e0f8 	ldr.w	lr, [sp, #248]	@ 0xf8
 801cdb2:	eb0a 0903 	add.w	r9, sl, r3
 801cdb6:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 801cdb8:	9e5c      	ldr	r6, [sp, #368]	@ 0x170
 801cdba:	f8cd c000 	str.w	ip, [sp]
 801cdbe:	e9dd 455a 	ldrd	r4, r5, [sp, #360]	@ 0x168
    memcpy(&val, in_s8, 2);
 801cdc2:	f8be 3000 	ldrh.w	r3, [lr]
    memcpy(&val, *in_s8, 4);
 801cdc6:	f8da 1000 	ldr.w	r1, [sl]
    memcpy(&val, in_s8, 2);
 801cdca:	f363 000f 	bfi	r0, r3, #0, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801cdce:	fa2b fc81 	sxtab16	ip, fp, r1
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801cdd2:	0202      	lsls	r2, r0, #8
 801cdd4:	b2c3      	uxtb	r3, r0
 801cdd6:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801cdda:	4313      	orrs	r3, r2
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801cddc:	011a      	lsls	r2, r3, #4
 801cdde:	fa2f f383 	sxtb16	r3, r3
 801cde2:	fa2f f282 	sxtb16	r2, r2
    return (op1 >> op2) | (op1 << (32U - op2));
 801cde6:	ea4f 1333 	mov.w	r3, r3, ror #4
 801cdea:	ea4f 1232 	mov.w	r2, r2, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801cdee:	fa2f f383 	sxtb16	r3, r3
 801cdf2:	fa2f f282 	sxtb16	r2, r2
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801cdf6:	fa2b f191 	sxtab16	r1, fp, r1, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801cdfa:	fb22 720c 	smlad	r2, r2, ip, r7
 801cdfe:	fb23 2301 	smlad	r3, r3, r1, r2
    memcpy(&val, in_s8, 2);
 801ce02:	f8be 2002 	ldrh.w	r2, [lr, #2]
    memcpy(&val, *in_s8, 4);
 801ce06:	f8da 7004 	ldr.w	r7, [sl, #4]
    memcpy(&val, in_s8, 2);
 801ce0a:	f362 040f 	bfi	r4, r2, #0, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801ce0e:	fa2b fc87 	sxtab16	ip, fp, r7
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801ce12:	0221      	lsls	r1, r4, #8
 801ce14:	b2e2      	uxtb	r2, r4
 801ce16:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
 801ce1a:	430a      	orrs	r2, r1
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801ce1c:	0111      	lsls	r1, r2, #4
 801ce1e:	fa2f f282 	sxtb16	r2, r2
 801ce22:	fa2f f181 	sxtb16	r1, r1
    return (op1 >> op2) | (op1 << (32U - op2));
 801ce26:	ea4f 1232 	mov.w	r2, r2, ror #4
 801ce2a:	ea4f 1131 	mov.w	r1, r1, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ce2e:	fa2f f282 	sxtb16	r2, r2
 801ce32:	fa2f f181 	sxtb16	r1, r1
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801ce36:	fa2b f797 	sxtab16	r7, fp, r7, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ce3a:	fb21 310c 	smlad	r1, r1, ip, r3
 801ce3e:	fb22 1207 	smlad	r2, r2, r7, r1
    memcpy(&val, in_s8, 2);
 801ce42:	f8be 3004 	ldrh.w	r3, [lr, #4]
    memcpy(&val, *in_s8, 4);
 801ce46:	f8da 7008 	ldr.w	r7, [sl, #8]
    memcpy(&val, in_s8, 2);
 801ce4a:	f363 050f 	bfi	r5, r3, #0, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801ce4e:	fa2b fc87 	sxtab16	ip, fp, r7
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801ce52:	0229      	lsls	r1, r5, #8
 801ce54:	b2eb      	uxtb	r3, r5
 801ce56:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
 801ce5a:	430b      	orrs	r3, r1
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801ce5c:	0119      	lsls	r1, r3, #4
 801ce5e:	fa2f f383 	sxtb16	r3, r3
 801ce62:	fa2f f181 	sxtb16	r1, r1
    return (op1 >> op2) | (op1 << (32U - op2));
 801ce66:	ea4f 1333 	mov.w	r3, r3, ror #4
 801ce6a:	ea4f 1131 	mov.w	r1, r1, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ce6e:	fa2f f383 	sxtb16	r3, r3
 801ce72:	fa2f f181 	sxtb16	r1, r1
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801ce76:	fa2b f797 	sxtab16	r7, fp, r7, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ce7a:	fb21 210c 	smlad	r1, r1, ip, r2
 801ce7e:	fb23 1307 	smlad	r3, r3, r7, r1
    memcpy(&val, in_s8, 2);
 801ce82:	f8be 2006 	ldrh.w	r2, [lr, #6]
    *in_s8 += 4;
 801ce86:	f10a 0a10 	add.w	sl, sl, #16
    memcpy(&val, *in_s8, 4);
 801ce8a:	f85a 1c04 	ldr.w	r1, [sl, #-4]
                packed_rhs_ptr += 2;
 801ce8e:	f10e 0e08 	add.w	lr, lr, #8
    memcpy(&val, in_s8, 2);
 801ce92:	f362 060f 	bfi	r6, r2, #0, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801ce96:	fa2b fc81 	sxtab16	ip, fp, r1
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801ce9a:	0237      	lsls	r7, r6, #8
 801ce9c:	b2f2      	uxtb	r2, r6
 801ce9e:	f407 077f 	and.w	r7, r7, #16711680	@ 0xff0000
 801cea2:	4317      	orrs	r7, r2
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801cea4:	013a      	lsls	r2, r7, #4
 801cea6:	fa2f f787 	sxtb16	r7, r7
 801ceaa:	fa2f f282 	sxtb16	r2, r2
    return (op1 >> op2) | (op1 << (32U - op2));
 801ceae:	ea4f 1737 	mov.w	r7, r7, ror #4
 801ceb2:	ea4f 1232 	mov.w	r2, r2, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ceb6:	fa2f f787 	sxtb16	r7, r7
 801ceba:	fa2f f282 	sxtb16	r2, r2
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801cebe:	fa2b f191 	sxtab16	r1, fp, r1, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801cec2:	fb22 320c 	smlad	r2, r2, ip, r3
 801cec6:	fb27 2701 	smlad	r7, r7, r1, r2
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801ceca:	45ca      	cmp	sl, r9
 801cecc:	f47f af79 	bne.w	801cdc2 <arm_nn_mat_mult_nt_t_s4+0x1202>
 801ced0:	9b3e      	ldr	r3, [sp, #248]	@ 0xf8
 801ced2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801ced4:	901f      	str	r0, [sp, #124]	@ 0x7c
 801ced6:	eb03 0e02 	add.w	lr, r3, r2
 801ceda:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801cedc:	f8dd c000 	ldr.w	ip, [sp]
 801cee0:	0118      	lsls	r0, r3, #4
 801cee2:	965c      	str	r6, [sp, #368]	@ 0x170
 801cee4:	e9cd 455a 	strd	r4, r5, [sp, #360]	@ 0x168
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801cee8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801ceea:	4283      	cmp	r3, r0
 801ceec:	f340 857b 	ble.w	801d9e6 <arm_nn_mat_mult_nt_t_s4+0x1e26>
 801cef0:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
 801cef2:	4672      	mov	r2, lr
 801cef4:	4604      	mov	r4, r0
 801cef6:	4665      	mov	r5, ip
 801cef8:	3b04      	subs	r3, #4
 801cefa:	1a1b      	subs	r3, r3, r0
 801cefc:	0899      	lsrs	r1, r3, #2
 801cefe:	1c4b      	adds	r3, r1, #1
 801cf00:	e9cd e100 	strd	lr, r1, [sp]
 801cf04:	eb09 0683 	add.w	r6, r9, r3, lsl #2
 801cf08:	f8dd e078 	ldr.w	lr, [sp, #120]	@ 0x78
    memcpy(&val, in_s8, 2);
 801cf0c:	f832 1b02 	ldrh.w	r1, [r2], #2
    memcpy(&val, *in_s8, 4);
 801cf10:	f859 cb04 	ldr.w	ip, [r9], #4
    memcpy(&val, in_s8, 2);
 801cf14:	f361 0e0f 	bfi	lr, r1, #0, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801cf18:	fa2b fa8c 	sxtab16	sl, fp, ip
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801cf1c:	ea4f 200e 	mov.w	r0, lr, lsl #8
 801cf20:	fa5f f18e 	uxtb.w	r1, lr
 801cf24:	f400 007f 	and.w	r0, r0, #16711680	@ 0xff0000
 801cf28:	4301      	orrs	r1, r0
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801cf2a:	0108      	lsls	r0, r1, #4
 801cf2c:	fa2f f181 	sxtb16	r1, r1
 801cf30:	fa2f f080 	sxtb16	r0, r0
    return (op1 >> op2) | (op1 << (32U - op2));
 801cf34:	ea4f 1131 	mov.w	r1, r1, ror #4
 801cf38:	ea4f 1030 	mov.w	r0, r0, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801cf3c:	fa2f f181 	sxtb16	r1, r1
 801cf40:	fa2f f080 	sxtb16	r0, r0
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801cf44:	fa2b fc9c 	sxtab16	ip, fp, ip, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801cf48:	fb20 700a 	smlad	r0, r0, sl, r7
 801cf4c:	fb21 070c 	smlad	r7, r1, ip, r0
 801cf50:	45b1      	cmp	r9, r6
 801cf52:	d1db      	bne.n	801cf0c <arm_nn_mat_mult_nt_t_s4+0x134c>
 801cf54:	f8cd e078 	str.w	lr, [sp, #120]	@ 0x78
 801cf58:	46ac      	mov	ip, r5
 801cf5a:	f8dd e000 	ldr.w	lr, [sp]
 801cf5e:	9901      	ldr	r1, [sp, #4]
 801cf60:	eb0e 0e43 	add.w	lr, lr, r3, lsl #1
 801cf64:	1d23      	adds	r3, r4, #4
 801cf66:	eb03 0081 	add.w	r0, r3, r1, lsl #2
            for (; rhs_cols_idx <= rhs_cols - 2; rhs_cols_idx += 2)
 801cf6a:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
 801cf6c:	3b01      	subs	r3, #1
 801cf6e:	4298      	cmp	r0, r3
 801cf70:	da10      	bge.n	801cf94 <arm_nn_mat_mult_nt_t_s4+0x13d4>
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801cf72:	9a6f      	ldr	r2, [sp, #444]	@ 0x1bc
                lhs_ptr += 2;
 801cf74:	3602      	adds	r6, #2
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801cf76:	f91e 0b01 	ldrsb.w	r0, [lr], #1
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801cf7a:	f916 3c02 	ldrsb.w	r3, [r6, #-2]
                lhs_high = (int8_t)lhs_ptr[1] + lhs_offset;
 801cf7e:	f916 1c01 	ldrsb.w	r1, [r6, #-1]
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801cf82:	4413      	add	r3, r2
                lhs_high = (int8_t)lhs_ptr[1] + lhs_offset;
 801cf84:	4411      	add	r1, r2
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801cf86:	f340 0203 	sbfx	r2, r0, #0, #4
                rhs_high0 = packed_rhs_ptr[0] >> 4;
 801cf8a:	1100      	asrs	r0, r0, #4
                res00 += lhs_low * rhs_low0;
 801cf8c:	fb03 7302 	mla	r3, r3, r2, r7
                res00 += lhs_high * rhs_high0;
 801cf90:	fb00 3701 	mla	r7, r0, r1, r3
            if (rhs_cols % 2 && !(rhs_rows_idx % 2))
 801cf94:	9b08      	ldr	r3, [sp, #32]
 801cf96:	b163      	cbz	r3, 801cfb2 <arm_nn_mat_mult_nt_t_s4+0x13f2>
 801cf98:	f01c 0f01 	tst.w	ip, #1
 801cf9c:	d109      	bne.n	801cfb2 <arm_nn_mat_mult_nt_t_s4+0x13f2>
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801cf9e:	f89e 3000 	ldrb.w	r3, [lr]
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801cfa2:	f996 1000 	ldrsb.w	r1, [r6]
 801cfa6:	9a6f      	ldr	r2, [sp, #444]	@ 0x1bc
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801cfa8:	f343 0303 	sbfx	r3, r3, #0, #4
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801cfac:	4411      	add	r1, r2
                res00 += lhs_low * rhs_low0;
 801cfae:	fb01 7703 	mla	r7, r1, r3, r7
            res00 = arm_nn_requantize(
 801cfb2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    const int32_t remainder_mask = (1 << exponent) - 1;
 801cfb4:	f04f 0e01 	mov.w	lr, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801cfb8:	2200      	movs	r2, #0
 801cfba:	6819      	ldr	r1, [r3, #0]
 801cfbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801cfbe:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 801cfc2:	4249      	negs	r1, r1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801cfc4:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801cfc6:	fa07 f000 	lsl.w	r0, r7, r0
 801cfca:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801cfce:	f04f 4780 	mov.w	r7, #1073741824	@ 0x40000000
 801cfd2:	fbc0 7203 	smlal	r7, r2, r0, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801cfd6:	fa0e f001 	lsl.w	r0, lr, r1
    result = (int32_t)(mult.long_long >> 31);
 801cfda:	0ffb      	lsrs	r3, r7, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801cfdc:	3801      	subs	r0, #1
    result = (int32_t)(mult.long_long >> 31);
 801cfde:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
    int32_t remainder = remainder_mask & dividend;
 801cfe2:	ea03 0200 	and.w	r2, r3, r0
    if (result < 0)
 801cfe6:	410b      	asrs	r3, r1
    int32_t threshold = remainder_mask >> 1;
 801cfe8:	fa40 f00e 	asr.w	r0, r0, lr
        threshold++;
 801cfec:	bf48      	it	mi
 801cfee:	4470      	addmi	r0, lr
    if (remainder > threshold)
 801cff0:	4282      	cmp	r2, r0
            res00 += dst_offset;
 801cff2:	9a70      	ldr	r2, [sp, #448]	@ 0x1c0
        result++;
 801cff4:	bfc8      	it	gt
 801cff6:	3301      	addgt	r3, #1
 801cff8:	4413      	add	r3, r2
            res00 = MAX(res00, activation_min);
 801cffa:	9a71      	ldr	r2, [sp, #452]	@ 0x1c4
 801cffc:	4293      	cmp	r3, r2
 801cffe:	bfb8      	it	lt
 801d000:	4613      	movlt	r3, r2
            res00 = MIN(res00, activation_max);
 801d002:	9a72      	ldr	r2, [sp, #456]	@ 0x1c8
 801d004:	4293      	cmp	r3, r2
 801d006:	bfa8      	it	ge
 801d008:	4613      	movge	r3, r2
            dst_ptr[0] = (int8_t)res00;
 801d00a:	9a03      	ldr	r2, [sp, #12]
 801d00c:	7013      	strb	r3, [r2, #0]
 801d00e:	e68e      	b.n	801cd2e <arm_nn_mat_mult_nt_t_s4+0x116e>
                lhs_ptr -= rhs_cols;
 801d010:	9a49      	ldr	r2, [sp, #292]	@ 0x124
 801d012:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801d014:	eb0a 0702 	add.w	r7, sl, r2
 801d018:	f8dd a008 	ldr.w	sl, [sp, #8]
 801d01c:	f7ff b8b7 	b.w	801c18e <arm_nn_mat_mult_nt_t_s4+0x5ce>
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801d020:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
            int32_t spillover01 = 0;
 801d022:	9302      	str	r3, [sp, #8]
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801d024:	2a00      	cmp	r2, #0
            int32_t res01 = 0;
 801d026:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801d02a:	f73e ae57 	bgt.w	801bcdc <arm_nn_mat_mult_nt_t_s4+0x11c>
            const int8_t *packed_rhs_ptr = &packed_rhs[0];
 801d02e:	9a4a      	ldr	r2, [sp, #296]	@ 0x128
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801d030:	9921      	ldr	r1, [sp, #132]	@ 0x84
            const int8_t *packed_rhs_ptr = &packed_rhs[0];
 801d032:	9203      	str	r2, [sp, #12]
            int32_t rhs_cols_idx = 0;
 801d034:	2200      	movs	r2, #0
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801d036:	f8dd c064 	ldr.w	ip, [sp, #100]	@ 0x64
            int32_t rhs_cols_idx = 0;
 801d03a:	9217      	str	r2, [sp, #92]	@ 0x5c
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801d03c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801d03e:	9300      	str	r3, [sp, #0]
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801d040:	428a      	cmp	r2, r1
 801d042:	f6fe afb6 	blt.w	801bfb2 <arm_nn_mat_mult_nt_t_s4+0x3f2>
 801d046:	46c2      	mov	sl, r8
 801d048:	921f      	str	r2, [sp, #124]	@ 0x7c
 801d04a:	f7ff b827 	b.w	801c09c <arm_nn_mat_mult_nt_t_s4+0x4dc>
 801d04e:	4619      	mov	r1, r3
            if (rhs_cols % 2 && rhs_rows_idx == 1)
 801d050:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d052:	2b00      	cmp	r3, #0
 801d054:	f43f acb3 	beq.w	801c9be <arm_nn_mat_mult_nt_t_s4+0xdfe>
                int32_t lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801d058:	9b01      	ldr	r3, [sp, #4]
 801d05a:	986f      	ldr	r0, [sp, #444]	@ 0x1bc
 801d05c:	f993 2000 	ldrsb.w	r2, [r3]
                res00 += lhs_low * rhs_spilled_col;
 801d060:	9c16      	ldr	r4, [sp, #88]	@ 0x58
                int32_t lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801d062:	4402      	add	r2, r0
                lhs_low = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801d064:	4618      	mov	r0, r3
 801d066:	9b73      	ldr	r3, [sp, #460]	@ 0x1cc
                res00 += lhs_low * rhs_spilled_col;
 801d068:	fb04 1202 	mla	r2, r4, r2, r1
                lhs_low = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801d06c:	56c3      	ldrsb	r3, [r0, r3]
                ++lhs_ptr;
 801d06e:	3001      	adds	r0, #1
 801d070:	9001      	str	r0, [sp, #4]
                lhs_low = (int8_t)lhs_ptr[lhs_cols_offset] + lhs_offset;
 801d072:	986f      	ldr	r0, [sp, #444]	@ 0x1bc
 801d074:	4403      	add	r3, r0
                res10 += lhs_low * rhs_spilled_col;
 801d076:	fb04 1303 	mla	r3, r4, r3, r1
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801d07a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801d07c:	2900      	cmp	r1, #0
 801d07e:	f340 848e 	ble.w	801d99e <arm_nn_mat_mult_nt_t_s4+0x1dde>
                res00 += lhs_low * rhs_spilled_col;
 801d082:	4611      	mov	r1, r2
 801d084:	e4a0      	b.n	801c9c8 <arm_nn_mat_mult_nt_t_s4+0xe08>
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801d086:	46be      	mov	lr, r7
 801d088:	f7ff bb08 	b.w	801c69c <arm_nn_mat_mult_nt_t_s4+0xadc>
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801d08c:	f8cd c000 	str.w	ip, [sp]
 801d090:	e5ad      	b.n	801cbee <arm_nn_mat_mult_nt_t_s4+0x102e>
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801d092:	f8dd c0f8 	ldr.w	ip, [sp, #248]	@ 0xf8
 801d096:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801d098:	e559      	b.n	801cb4e <arm_nn_mat_mult_nt_t_s4+0xf8e>
            if (bias)
 801d09a:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 801d09c:	2b00      	cmp	r3, #0
 801d09e:	f000 8466 	beq.w	801d96e <arm_nn_mat_mult_nt_t_s4+0x1dae>
                res00 = bias[rhs_rows_idx];
 801d0a2:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 801d0a4:	681a      	ldr	r2, [r3, #0]
                res01 = bias[rhs_rows_idx + 2];
 801d0a6:	e9d3 a901 	ldrd	sl, r9, [r3, #4]
                spillover01 = bias[rhs_rows_idx + 3];
 801d0aa:	68db      	ldr	r3, [r3, #12]
                res00 = bias[rhs_rows_idx];
 801d0ac:	9202      	str	r2, [sp, #8]
                spillover01 = bias[rhs_rows_idx + 3];
 801d0ae:	9303      	str	r3, [sp, #12]
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801d0b0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801d0b2:	2b00      	cmp	r3, #0
 801d0b4:	f340 8463 	ble.w	801d97e <arm_nn_mat_mult_nt_t_s4+0x1dbe>
 801d0b8:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801d0ba:	4608      	mov	r0, r1
 801d0bc:	f8dd e0bc 	ldr.w	lr, [sp, #188]	@ 0xbc
 801d0c0:	eb01 0803 	add.w	r8, r1, r3
 801d0c4:	9e59      	ldr	r6, [sp, #356]	@ 0x164
 801d0c6:	9b02      	ldr	r3, [sp, #8]
 801d0c8:	f8cd 8000 	str.w	r8, [sp]
 801d0cc:	f8cd a004 	str.w	sl, [sp, #4]
 801d0d0:	f8cd c05c 	str.w	ip, [sp, #92]	@ 0x5c
    memcpy(&val, in_s8, 2);
 801d0d4:	9d04      	ldr	r5, [sp, #16]
 801d0d6:	9944      	ldr	r1, [sp, #272]	@ 0x110
 801d0d8:	f835 200e 	ldrh.w	r2, [r5, lr]
 801d0dc:	9c45      	ldr	r4, [sp, #276]	@ 0x114
 801d0de:	f362 010f 	bfi	r1, r2, #0, #16
 801d0e2:	f83e 2c02 	ldrh.w	r2, [lr, #-2]
    memcpy(&val, *in_s8, 4);
 801d0e6:	f8d0 c000 	ldr.w	ip, [r0]
    memcpy(&val, in_s8, 2);
 801d0ea:	f362 040f 	bfi	r4, r2, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d0ee:	020f      	lsls	r7, r1, #8
    memcpy(&val, in_s8, 2);
 801d0f0:	9144      	str	r1, [sp, #272]	@ 0x110
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d0f2:	b2c9      	uxtb	r1, r1
 801d0f4:	0222      	lsls	r2, r4, #8
 801d0f6:	f407 077f 	and.w	r7, r7, #16711680	@ 0xff0000
    memcpy(&val, in_s8, 2);
 801d0fa:	9445      	str	r4, [sp, #276]	@ 0x114
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d0fc:	430f      	orrs	r7, r1
 801d0fe:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801d102:	b2e1      	uxtb	r1, r4
 801d104:	eb05 040e 	add.w	r4, r5, lr
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d108:	ea4f 1a07 	mov.w	sl, r7, lsl #4
 801d10c:	fa2f f787 	sxtb16	r7, r7
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d110:	430a      	orrs	r2, r1
 801d112:	fa2f fa8a 	sxtb16	sl, sl
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d116:	0111      	lsls	r1, r2, #4
 801d118:	fa2f f282 	sxtb16	r2, r2
    return (op1 >> op2) | (op1 << (32U - op2));
 801d11c:	ea4f 1737 	mov.w	r7, r7, ror #4
 801d120:	fa2f f181 	sxtb16	r1, r1
 801d124:	ea4f 1a3a 	mov.w	sl, sl, ror #4
 801d128:	ea4f 1232 	mov.w	r2, r2, ror #4
 801d12c:	ea4f 1131 	mov.w	r1, r1, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801d130:	fa2f fa8a 	sxtb16	sl, sl
 801d134:	fa2f f787 	sxtb16	r7, r7
 801d138:	fa2f f181 	sxtb16	r1, r1
 801d13c:	fa2f f282 	sxtb16	r2, r2
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801d140:	fa2b f88c 	sxtab16	r8, fp, ip
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801d144:	fa2b fc9c 	sxtab16	ip, fp, ip, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801d148:	fb2a 3a08 	smlad	sl, sl, r8, r3
 801d14c:	fb27 a70c 	smlad	r7, r7, ip, sl
 801d150:	fb21 9108 	smlad	r1, r1, r8, r9
 801d154:	fb22 120c 	smlad	r2, r2, ip, r1
    memcpy(&val, in_s8, 2);
 801d158:	8863      	ldrh	r3, [r4, #2]
 801d15a:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 801d15c:	9d46      	ldr	r5, [sp, #280]	@ 0x118
 801d15e:	f363 010f 	bfi	r1, r3, #0, #16
 801d162:	f8be 3000 	ldrh.w	r3, [lr]
    memcpy(&val, *in_s8, 4);
 801d166:	f8d0 8004 	ldr.w	r8, [r0, #4]
    memcpy(&val, in_s8, 2);
 801d16a:	f363 050f 	bfi	r5, r3, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d16e:	020b      	lsls	r3, r1, #8
 801d170:	9138      	str	r1, [sp, #224]	@ 0xe0
 801d172:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801d176:	f89d c0e0 	ldrb.w	ip, [sp, #224]	@ 0xe0
 801d17a:	0229      	lsls	r1, r5, #8
    memcpy(&val, in_s8, 2);
 801d17c:	9546      	str	r5, [sp, #280]	@ 0x118
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d17e:	ea43 030c 	orr.w	r3, r3, ip
 801d182:	fa5f fc85 	uxtb.w	ip, r5
 801d186:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d18a:	ea4f 1a03 	mov.w	sl, r3, lsl #4
 801d18e:	fa2f f383 	sxtb16	r3, r3
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d192:	ea41 010c 	orr.w	r1, r1, ip
 801d196:	fa2f fa8a 	sxtb16	sl, sl
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d19a:	ea4f 1c01 	mov.w	ip, r1, lsl #4
 801d19e:	fa2f f181 	sxtb16	r1, r1
    return (op1 >> op2) | (op1 << (32U - op2));
 801d1a2:	ea4f 1333 	mov.w	r3, r3, ror #4
 801d1a6:	fa2f fc8c 	sxtb16	ip, ip
 801d1aa:	ea4f 1a3a 	mov.w	sl, sl, ror #4
 801d1ae:	ea4f 1131 	mov.w	r1, r1, ror #4
 801d1b2:	ea4f 1c3c 	mov.w	ip, ip, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801d1b6:	fa2f fa8a 	sxtb16	sl, sl
 801d1ba:	fa2f f383 	sxtb16	r3, r3
 801d1be:	fa2f fc8c 	sxtb16	ip, ip
 801d1c2:	fa2f f181 	sxtb16	r1, r1
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801d1c6:	fa2b f988 	sxtab16	r9, fp, r8
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801d1ca:	fa2b f898 	sxtab16	r8, fp, r8, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801d1ce:	fb2a 7a09 	smlad	sl, sl, r9, r7
 801d1d2:	fb23 a308 	smlad	r3, r3, r8, sl
 801d1d6:	fb2c 2c09 	smlad	ip, ip, r9, r2
 801d1da:	fb21 c908 	smlad	r9, r1, r8, ip
    memcpy(&val, in_s8, 2);
 801d1de:	88a2      	ldrh	r2, [r4, #4]
 801d1e0:	9d47      	ldr	r5, [sp, #284]	@ 0x11c
 801d1e2:	9939      	ldr	r1, [sp, #228]	@ 0xe4
 801d1e4:	f362 050f 	bfi	r5, r2, #0, #16
 801d1e8:	f8be 2002 	ldrh.w	r2, [lr, #2]
    memcpy(&val, *in_s8, 4);
 801d1ec:	f8d0 8008 	ldr.w	r8, [r0, #8]
    memcpy(&val, in_s8, 2);
 801d1f0:	f362 010f 	bfi	r1, r2, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d1f4:	b2ef      	uxtb	r7, r5
    memcpy(&val, in_s8, 2);
 801d1f6:	9547      	str	r5, [sp, #284]	@ 0x11c
 801d1f8:	460a      	mov	r2, r1
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d1fa:	0229      	lsls	r1, r5, #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801d1fc:	fa2b fa88 	sxtab16	sl, fp, r8
 801d200:	9239      	str	r2, [sp, #228]	@ 0xe4
 801d202:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
 801d206:	0212      	lsls	r2, r2, #8
 801d208:	4339      	orrs	r1, r7
 801d20a:	f89d 70e4 	ldrb.w	r7, [sp, #228]	@ 0xe4
 801d20e:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d212:	ea4f 1c01 	mov.w	ip, r1, lsl #4
 801d216:	fa2f f181 	sxtb16	r1, r1
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d21a:	433a      	orrs	r2, r7
 801d21c:	fa2f fc8c 	sxtb16	ip, ip
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d220:	0117      	lsls	r7, r2, #4
 801d222:	fa2f f282 	sxtb16	r2, r2
    return (op1 >> op2) | (op1 << (32U - op2));
 801d226:	ea4f 1131 	mov.w	r1, r1, ror #4
 801d22a:	fa2f f787 	sxtb16	r7, r7
 801d22e:	ea4f 1c3c 	mov.w	ip, ip, ror #4
 801d232:	ea4f 1232 	mov.w	r2, r2, ror #4
 801d236:	ea4f 1737 	mov.w	r7, r7, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801d23a:	fa2f fc8c 	sxtb16	ip, ip
 801d23e:	fa2f f181 	sxtb16	r1, r1
 801d242:	fa2f f787 	sxtb16	r7, r7
 801d246:	fa2f f282 	sxtb16	r2, r2
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801d24a:	fa2b f898 	sxtab16	r8, fp, r8, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801d24e:	fb2c 3c0a 	smlad	ip, ip, sl, r3
 801d252:	fb21 cc08 	smlad	ip, r1, r8, ip
 801d256:	fb27 970a 	smlad	r7, r7, sl, r9
 801d25a:	fb22 7708 	smlad	r7, r2, r8, r7
    memcpy(&val, in_s8, 2);
 801d25e:	88e3      	ldrh	r3, [r4, #6]
    *in_s8 += 4;
 801d260:	3010      	adds	r0, #16
    memcpy(&val, in_s8, 2);
 801d262:	9a48      	ldr	r2, [sp, #288]	@ 0x120
    memcpy(&val, *in_s8, 4);
 801d264:	f850 1c04 	ldr.w	r1, [r0, #-4]
    memcpy(&val, in_s8, 2);
 801d268:	f363 020f 	bfi	r2, r3, #0, #16
 801d26c:	f8be 3004 	ldrh.w	r3, [lr, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801d270:	fa2b f481 	sxtab16	r4, fp, r1
 801d274:	f363 060f 	bfi	r6, r3, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d278:	0213      	lsls	r3, r2, #8
    memcpy(&val, in_s8, 2);
 801d27a:	9248      	str	r2, [sp, #288]	@ 0x120
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d27c:	b2d2      	uxtb	r2, r2
 801d27e:	ea4f 2906 	mov.w	r9, r6, lsl #8
 801d282:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801d286:	f409 097f 	and.w	r9, r9, #16711680	@ 0xff0000
 801d28a:	4313      	orrs	r3, r2
 801d28c:	b2f2      	uxtb	r2, r6
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d28e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801d292:	fa2f f383 	sxtb16	r3, r3
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d296:	ea49 0902 	orr.w	r9, r9, r2
 801d29a:	fa2f f888 	sxtb16	r8, r8
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d29e:	ea4f 1209 	mov.w	r2, r9, lsl #4
 801d2a2:	fa2f f989 	sxtb16	r9, r9
    return (op1 >> op2) | (op1 << (32U - op2));
 801d2a6:	ea4f 1333 	mov.w	r3, r3, ror #4
 801d2aa:	fa2f f282 	sxtb16	r2, r2
 801d2ae:	ea4f 1838 	mov.w	r8, r8, ror #4
 801d2b2:	ea4f 1939 	mov.w	r9, r9, ror #4
 801d2b6:	ea4f 1232 	mov.w	r2, r2, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801d2ba:	fa2f f888 	sxtb16	r8, r8
 801d2be:	fa2f f383 	sxtb16	r3, r3
 801d2c2:	fa2f f282 	sxtb16	r2, r2
 801d2c6:	fa2f f989 	sxtb16	r9, r9
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801d2ca:	fa2b f191 	sxtab16	r1, fp, r1, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801d2ce:	fb28 c804 	smlad	r8, r8, r4, ip
 801d2d2:	fb23 8301 	smlad	r3, r3, r1, r8
 801d2d6:	fb22 7204 	smlad	r2, r2, r4, r7
 801d2da:	fb29 2901 	smlad	r9, r9, r1, r2
 801d2de:	9a00      	ldr	r2, [sp, #0]
 801d2e0:	f10e 0e08 	add.w	lr, lr, #8
 801d2e4:	4290      	cmp	r0, r2
 801d2e6:	f47f aef5 	bne.w	801d0d4 <arm_nn_mat_mult_nt_t_s4+0x1514>
 801d2ea:	4690      	mov	r8, r2
 801d2ec:	9302      	str	r3, [sp, #8]
 801d2ee:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 801d2f0:	9b4a      	ldr	r3, [sp, #296]	@ 0x128
 801d2f2:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 801d2f6:	4413      	add	r3, r2
 801d2f8:	f8dd a004 	ldr.w	sl, [sp, #4]
 801d2fc:	9659      	str	r6, [sp, #356]	@ 0x164
 801d2fe:	934a      	str	r3, [sp, #296]	@ 0x128
 801d300:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801d302:	461a      	mov	r2, r3
 801d304:	9317      	str	r3, [sp, #92]	@ 0x5c
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801d306:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
 801d308:	3b03      	subs	r3, #3
 801d30a:	4293      	cmp	r3, r2
 801d30c:	9319      	str	r3, [sp, #100]	@ 0x64
 801d30e:	f340 8340 	ble.w	801d992 <arm_nn_mat_mult_nt_t_s4+0x1dd2>
 801d312:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
 801d314:	4646      	mov	r6, r8
 801d316:	9d4a      	ldr	r5, [sp, #296]	@ 0x128
 801d318:	3b04      	subs	r3, #4
 801d31a:	f8cd a060 	str.w	sl, [sp, #96]	@ 0x60
 801d31e:	f8cd c078 	str.w	ip, [sp, #120]	@ 0x78
 801d322:	1a9b      	subs	r3, r3, r2
 801d324:	9f57      	ldr	r7, [sp, #348]	@ 0x15c
 801d326:	f8dd c160 	ldr.w	ip, [sp, #352]	@ 0x160
 801d32a:	089a      	lsrs	r2, r3, #2
 801d32c:	f8dd a1b8 	ldr.w	sl, [sp, #440]	@ 0x1b8
 801d330:	1c53      	adds	r3, r2, #1
 801d332:	eb05 0143 	add.w	r1, r5, r3, lsl #1
 801d336:	e9cd 8100 	strd	r8, r1, [sp]
 801d33a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801d33e:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
    memcpy(&val, in_s8, 2);
 801d342:	882b      	ldrh	r3, [r5, #0]
    memcpy(&val, *in_s8, 4);
 801d344:	f856 4b04 	ldr.w	r4, [r6], #4
    memcpy(&val, in_s8, 2);
 801d348:	f363 070f 	bfi	r7, r3, #0, #16
 801d34c:	f835 300a 	ldrh.w	r3, [r5, sl]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801d350:	fa2b fe84 	sxtab16	lr, fp, r4
 801d354:	f363 0c0f 	bfi	ip, r3, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d358:	023a      	lsls	r2, r7, #8
 801d35a:	b2f9      	uxtb	r1, r7
                packed_rhs_ptr += 2;
 801d35c:	3502      	adds	r5, #2
 801d35e:	ea4f 230c 	mov.w	r3, ip, lsl #8
 801d362:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801d366:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801d36a:	430a      	orrs	r2, r1
 801d36c:	fa5f f18c 	uxtb.w	r1, ip
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d370:	0110      	lsls	r0, r2, #4
 801d372:	fa2f f282 	sxtb16	r2, r2
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d376:	430b      	orrs	r3, r1
 801d378:	fa2f f080 	sxtb16	r0, r0
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d37c:	0119      	lsls	r1, r3, #4
 801d37e:	fa2f f383 	sxtb16	r3, r3
    return (op1 >> op2) | (op1 << (32U - op2));
 801d382:	ea4f 1232 	mov.w	r2, r2, ror #4
 801d386:	fa2f f181 	sxtb16	r1, r1
 801d38a:	ea4f 1030 	mov.w	r0, r0, ror #4
 801d38e:	ea4f 1333 	mov.w	r3, r3, ror #4
 801d392:	ea4f 1131 	mov.w	r1, r1, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801d396:	fa2f f080 	sxtb16	r0, r0
 801d39a:	fa2f f282 	sxtb16	r2, r2
 801d39e:	fa2f f181 	sxtb16	r1, r1
 801d3a2:	fa2f f383 	sxtb16	r3, r3
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801d3a6:	fa2b f494 	sxtab16	r4, fp, r4, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801d3aa:	fb20 800e 	smlad	r0, r0, lr, r8
 801d3ae:	fb22 0804 	smlad	r8, r2, r4, r0
 801d3b2:	fb21 910e 	smlad	r1, r1, lr, r9
 801d3b6:	fb23 1904 	smlad	r9, r3, r4, r1
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801d3ba:	9b01      	ldr	r3, [sp, #4]
 801d3bc:	429d      	cmp	r5, r3
 801d3be:	d1c0      	bne.n	801d342 <arm_nn_mat_mult_nt_t_s4+0x1782>
 801d3c0:	f8cd 8008 	str.w	r8, [sp, #8]
 801d3c4:	f8dd 8000 	ldr.w	r8, [sp]
 801d3c8:	f8dd a060 	ldr.w	sl, [sp, #96]	@ 0x60
 801d3cc:	e9dd 231c 	ldrd	r2, r3, [sp, #112]	@ 0x70
 801d3d0:	e9cd 7c57 	strd	r7, ip, [sp, #348]	@ 0x15c
 801d3d4:	eb08 0883 	add.w	r8, r8, r3, lsl #2
 801d3d8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801d3da:	f8dd c078 	ldr.w	ip, [sp, #120]	@ 0x78
 801d3de:	3304      	adds	r3, #4
 801d3e0:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 801d3e4:	461a      	mov	r2, r3
 801d3e6:	9318      	str	r3, [sp, #96]	@ 0x60
            for (; rhs_cols_idx <= rhs_cols - 2; rhs_cols_idx += 2)
 801d3e8:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
 801d3ea:	3b01      	subs	r3, #1
 801d3ec:	429a      	cmp	r2, r3
 801d3ee:	931c      	str	r3, [sp, #112]	@ 0x70
 801d3f0:	da20      	bge.n	801d434 <arm_nn_mat_mult_nt_t_s4+0x1874>
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801d3f2:	9b01      	ldr	r3, [sp, #4]
                lhs_ptr += 2;
 801d3f4:	f108 0802 	add.w	r8, r8, #2
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801d3f8:	9a6e      	ldr	r2, [sp, #440]	@ 0x1b8
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801d3fa:	f993 0000 	ldrsb.w	r0, [r3]
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801d3fe:	569c      	ldrsb	r4, [r3, r2]
                ++packed_rhs_ptr;
 801d400:	3301      	adds	r3, #1
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801d402:	9a6f      	ldr	r2, [sp, #444]	@ 0x1bc
                ++packed_rhs_ptr;
 801d404:	9301      	str	r3, [sp, #4]
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801d406:	f918 3c02 	ldrsb.w	r3, [r8, #-2]
                lhs_high = (int8_t)lhs_ptr[1] + lhs_offset;
 801d40a:	996f      	ldr	r1, [sp, #444]	@ 0x1bc
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801d40c:	189a      	adds	r2, r3, r2
                lhs_high = (int8_t)lhs_ptr[1] + lhs_offset;
 801d40e:	f918 3c01 	ldrsb.w	r3, [r8, #-1]
                res00 += lhs_low * rhs_low0;
 801d412:	9d02      	ldr	r5, [sp, #8]
                lhs_high = (int8_t)lhs_ptr[1] + lhs_offset;
 801d414:	1859      	adds	r1, r3, r1
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801d416:	f340 0303 	sbfx	r3, r0, #0, #4
                rhs_high0 = packed_rhs_ptr[0] >> 4;
 801d41a:	1100      	asrs	r0, r0, #4
                res00 += lhs_low * rhs_low0;
 801d41c:	fb02 5303 	mla	r3, r2, r3, r5
                res00 += lhs_high * rhs_high0;
 801d420:	fb01 3300 	mla	r3, r1, r0, r3
 801d424:	9302      	str	r3, [sp, #8]
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801d426:	f344 0303 	sbfx	r3, r4, #0, #4
                res01 += lhs_low * rhs_low1;
 801d42a:	fb02 9203 	mla	r2, r2, r3, r9
                rhs_high1 = packed_rhs_ptr[rhs_cols] >> 4;
 801d42e:	1123      	asrs	r3, r4, #4
                res01 += lhs_high * rhs_high1;
 801d430:	fb01 2903 	mla	r9, r1, r3, r2
            if (rhs_cols % 2)
 801d434:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 801d436:	2b00      	cmp	r3, #0
 801d438:	f000 8288 	beq.w	801d94c <arm_nn_mat_mult_nt_t_s4+0x1d8c>
                lhs_ptr -= rhs_cols - 1;
 801d43c:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801d43e:	986e      	ldr	r0, [sp, #440]	@ 0x1b8
                lhs_ptr -= rhs_cols - 1;
 801d440:	f1c3 0201 	rsb	r2, r3, #1
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801d444:	9b01      	ldr	r3, [sp, #4]
                lhs_high = (int8_t)lhs_ptr[0] + lhs_offset;
 801d446:	9c6f      	ldr	r4, [sp, #444]	@ 0x1bc
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801d448:	f993 1000 	ldrsb.w	r1, [r3]
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801d44c:	561d      	ldrsb	r5, [r3, r0]
                ++packed_rhs_ptr;
 801d44e:	3301      	adds	r3, #1
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801d450:	986f      	ldr	r0, [sp, #444]	@ 0x1bc
                ++packed_rhs_ptr;
 801d452:	9301      	str	r3, [sp, #4]
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801d454:	f998 3000 	ldrsb.w	r3, [r8]
 801d458:	1818      	adds	r0, r3, r0
                lhs_high = (int8_t)lhs_ptr[0] + lhs_offset;
 801d45a:	f918 3002 	ldrsb.w	r3, [r8, r2]
                lhs_ptr -= rhs_cols - 1;
 801d45e:	4442      	add	r2, r8
                lhs_high = (int8_t)lhs_ptr[0] + lhs_offset;
 801d460:	191c      	adds	r4, r3, r4
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801d462:	f341 0303 	sbfx	r3, r1, #0, #4
                ++lhs_ptr;
 801d466:	f102 0801 	add.w	r8, r2, #1
                res00 += lhs_low * rhs_low0;
 801d46a:	9a02      	ldr	r2, [sp, #8]
 801d46c:	fb00 2303 	mla	r3, r0, r3, r2
                spillover01 += lhs_high * rhs_high1;
 801d470:	9a03      	ldr	r2, [sp, #12]
                res00 += lhs_low * rhs_low0;
 801d472:	9302      	str	r3, [sp, #8]
                rhs_high0 = packed_rhs_ptr[0] >> 4;
 801d474:	110b      	asrs	r3, r1, #4
                spillover00 += lhs_high * rhs_high0;
 801d476:	fb04 aa03 	mla	sl, r4, r3, sl
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801d47a:	f345 0303 	sbfx	r3, r5, #0, #4
                res01 += lhs_low * rhs_low1;
 801d47e:	fb00 9903 	mla	r9, r0, r3, r9
                rhs_high1 = packed_rhs_ptr[rhs_cols] >> 4;
 801d482:	112b      	asrs	r3, r5, #4
                spillover01 += lhs_high * rhs_high1;
 801d484:	fb04 2303 	mla	r3, r4, r3, r2
 801d488:	9303      	str	r3, [sp, #12]
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx]);
 801d48a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d48c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d490:	9802      	ldr	r0, [sp, #8]
 801d492:	681d      	ldr	r5, [r3, #0]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d494:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d496:	ea25 72e5 	bic.w	r2, r5, r5, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d49a:	681c      	ldr	r4, [r3, #0]
    const int32_t remainder_mask = (1 << exponent) - 1;
 801d49c:	2301      	movs	r3, #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d49e:	4090      	lsls	r0, r2
 801d4a0:	4602      	mov	r2, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d4a2:	2000      	movs	r0, #0
 801d4a4:	fbc2 1004 	smlal	r1, r0, r2, r4
 801d4a8:	460e      	mov	r6, r1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d4aa:	4269      	negs	r1, r5
    result = (int32_t)(mult.long_long >> 31);
 801d4ac:	0ff2      	lsrs	r2, r6, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d4ae:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    result = (int32_t)(mult.long_long >> 31);
 801d4b2:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801d4b6:	408b      	lsls	r3, r1
    if (result < 0)
 801d4b8:	fa52 f701 	asrs.w	r7, r2, r1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d4bc:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
    const int32_t remainder_mask = (1 << exponent) - 1;
 801d4c0:	f103 33ff 	add.w	r3, r3, #4294967295
    int32_t remainder = remainder_mask & dividend;
 801d4c4:	ea02 0003 	and.w	r0, r2, r3
    int32_t threshold = remainder_mask >> 1;
 801d4c8:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 801d4cc:	bf48      	it	mi
 801d4ce:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801d4d0:	4298      	cmp	r0, r3
            res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 2], dst_shifts[rhs_rows_idx + 2]);
 801d4d2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d4d4:	f04f 0000 	mov.w	r0, #0
 801d4d8:	689d      	ldr	r5, [r3, #8]
        result++;
 801d4da:	bfc8      	it	gt
 801d4dc:	3701      	addgt	r7, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d4de:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d4e0:	ea25 72e5 	bic.w	r2, r5, r5, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d4e4:	689c      	ldr	r4, [r3, #8]
    const int32_t remainder_mask = (1 << exponent) - 1;
 801d4e6:	2301      	movs	r3, #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d4e8:	fa09 f202 	lsl.w	r2, r9, r2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d4ec:	fbc2 1004 	smlal	r1, r0, r2, r4
 801d4f0:	460e      	mov	r6, r1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d4f2:	4269      	negs	r1, r5
    result = (int32_t)(mult.long_long >> 31);
 801d4f4:	0ff2      	lsrs	r2, r6, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d4f6:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    result = (int32_t)(mult.long_long >> 31);
 801d4fa:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801d4fe:	408b      	lsls	r3, r1
 801d500:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 801d502:	ea02 0003 	and.w	r0, r2, r3
    if (result < 0)
 801d506:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 801d508:	ea4f 0363 	mov.w	r3, r3, asr #1
            res01 += dst_offset;
 801d50c:	9970      	ldr	r1, [sp, #448]	@ 0x1c0
        threshold++;
 801d50e:	bf48      	it	mi
 801d510:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801d512:	4298      	cmp	r0, r3
            res00 += dst_offset;
 801d514:	9b70      	ldr	r3, [sp, #448]	@ 0x1c0
        result++;
 801d516:	bfc8      	it	gt
 801d518:	3201      	addgt	r2, #1
 801d51a:	443b      	add	r3, r7
            res01 += dst_offset;
 801d51c:	440a      	add	r2, r1
            res00 = MAX(res00, activation_min);
 801d51e:	9971      	ldr	r1, [sp, #452]	@ 0x1c4
 801d520:	428b      	cmp	r3, r1
 801d522:	bfb8      	it	lt
 801d524:	460b      	movlt	r3, r1
            res01 = MAX(res01, activation_min);
 801d526:	428a      	cmp	r2, r1
 801d528:	bfb8      	it	lt
 801d52a:	460a      	movlt	r2, r1
            res00 = MIN(res00, activation_max);
 801d52c:	9972      	ldr	r1, [sp, #456]	@ 0x1c8
 801d52e:	428b      	cmp	r3, r1
 801d530:	bfa8      	it	ge
 801d532:	460b      	movge	r3, r1
            dst_ptr[0] = (int8_t)res00;
 801d534:	9906      	ldr	r1, [sp, #24]
 801d536:	700b      	strb	r3, [r1, #0]
            res01 = MIN(res01, activation_max);
 801d538:	9b72      	ldr	r3, [sp, #456]	@ 0x1c8
 801d53a:	4293      	cmp	r3, r2
 801d53c:	bfa8      	it	ge
 801d53e:	4613      	movge	r3, r2
            dst_ptr[2] = (int8_t)res01;
 801d540:	708b      	strb	r3, [r1, #2]
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801d542:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801d544:	2b00      	cmp	r3, #0
 801d546:	f340 8238 	ble.w	801d9ba <arm_nn_mat_mult_nt_t_s4+0x1dfa>
 801d54a:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
 801d54c:	f06f 0903 	mvn.w	r9, #3
 801d550:	9a01      	ldr	r2, [sp, #4]
 801d552:	3304      	adds	r3, #4
 801d554:	f8cd c074 	str.w	ip, [sp, #116]	@ 0x74
 801d558:	eb02 0e03 	add.w	lr, r2, r3
 801d55c:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
 801d55e:	eba9 0903 	sub.w	r9, r9, r3
 801d562:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801d564:	4443      	add	r3, r8
 801d566:	f8cd 9000 	str.w	r9, [sp]
 801d56a:	9302      	str	r3, [sp, #8]
 801d56c:	9b03      	ldr	r3, [sp, #12]
 801d56e:	e9dd 4555 	ldrd	r4, r5, [sp, #340]	@ 0x154
    memcpy(&val, in_s8, 2);
 801d572:	9a00      	ldr	r2, [sp, #0]
 801d574:	993f      	ldr	r1, [sp, #252]	@ 0xfc
 801d576:	f832 200e 	ldrh.w	r2, [r2, lr]
 801d57a:	9840      	ldr	r0, [sp, #256]	@ 0x100
 801d57c:	f362 010f 	bfi	r1, r2, #0, #16
 801d580:	f83e 2c04 	ldrh.w	r2, [lr, #-4]
    memcpy(&val, *in_s8, 4);
 801d584:	f8d8 7000 	ldr.w	r7, [r8]
    memcpy(&val, in_s8, 2);
 801d588:	f362 000f 	bfi	r0, r2, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d58c:	020e      	lsls	r6, r1, #8
    memcpy(&val, in_s8, 2);
 801d58e:	913f      	str	r1, [sp, #252]	@ 0xfc
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d590:	b2c9      	uxtb	r1, r1
 801d592:	0202      	lsls	r2, r0, #8
 801d594:	f406 067f 	and.w	r6, r6, #16711680	@ 0xff0000
    memcpy(&val, in_s8, 2);
 801d598:	9040      	str	r0, [sp, #256]	@ 0x100
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d59a:	430e      	orrs	r6, r1
 801d59c:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801d5a0:	b2c1      	uxtb	r1, r0
 801d5a2:	9800      	ldr	r0, [sp, #0]
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d5a4:	ea4f 1906 	mov.w	r9, r6, lsl #4
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d5a8:	430a      	orrs	r2, r1
 801d5aa:	4470      	add	r0, lr
 801d5ac:	fa2f f686 	sxtb16	r6, r6
 801d5b0:	fa2f f989 	sxtb16	r9, r9
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d5b4:	0111      	lsls	r1, r2, #4
 801d5b6:	fa2f f282 	sxtb16	r2, r2
    return (op1 >> op2) | (op1 << (32U - op2));
 801d5ba:	ea4f 1636 	mov.w	r6, r6, ror #4
 801d5be:	fa2f f181 	sxtb16	r1, r1
 801d5c2:	ea4f 1939 	mov.w	r9, r9, ror #4
 801d5c6:	ea4f 1232 	mov.w	r2, r2, ror #4
 801d5ca:	ea4f 1131 	mov.w	r1, r1, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801d5ce:	fa2f f989 	sxtb16	r9, r9
 801d5d2:	fa2f f686 	sxtb16	r6, r6
 801d5d6:	fa2f f181 	sxtb16	r1, r1
 801d5da:	fa2f f282 	sxtb16	r2, r2
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801d5de:	fa2b fc87 	sxtab16	ip, fp, r7
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801d5e2:	fa2b f797 	sxtab16	r7, fp, r7, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801d5e6:	fb29 a90c 	smlad	r9, r9, ip, sl
 801d5ea:	fb26 9607 	smlad	r6, r6, r7, r9
 801d5ee:	fb21 310c 	smlad	r1, r1, ip, r3
 801d5f2:	fb22 1207 	smlad	r2, r2, r7, r1
    memcpy(&val, in_s8, 2);
 801d5f6:	8843      	ldrh	r3, [r0, #2]
 801d5f8:	9f41      	ldr	r7, [sp, #260]	@ 0x104
 801d5fa:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 801d5fc:	f363 070f 	bfi	r7, r3, #0, #16
 801d600:	f83e 3c02 	ldrh.w	r3, [lr, #-2]
    memcpy(&val, *in_s8, 4);
 801d604:	f8d8 c004 	ldr.w	ip, [r8, #4]
    memcpy(&val, in_s8, 2);
 801d608:	f363 010f 	bfi	r1, r3, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d60c:	023b      	lsls	r3, r7, #8
    memcpy(&val, in_s8, 2);
 801d60e:	9741      	str	r7, [sp, #260]	@ 0x104
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d610:	b2ff      	uxtb	r7, r7
 801d612:	9137      	str	r1, [sp, #220]	@ 0xdc
 801d614:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801d618:	0209      	lsls	r1, r1, #8
 801d61a:	433b      	orrs	r3, r7
 801d61c:	f89d 70dc 	ldrb.w	r7, [sp, #220]	@ 0xdc
 801d620:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d624:	ea4f 1a03 	mov.w	sl, r3, lsl #4
 801d628:	fa2f f383 	sxtb16	r3, r3
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d62c:	4339      	orrs	r1, r7
 801d62e:	fa2f fa8a 	sxtb16	sl, sl
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d632:	010f      	lsls	r7, r1, #4
 801d634:	fa2f f181 	sxtb16	r1, r1
    return (op1 >> op2) | (op1 << (32U - op2));
 801d638:	ea4f 1333 	mov.w	r3, r3, ror #4
 801d63c:	fa2f f787 	sxtb16	r7, r7
 801d640:	ea4f 1a3a 	mov.w	sl, sl, ror #4
 801d644:	ea4f 1131 	mov.w	r1, r1, ror #4
 801d648:	ea4f 1737 	mov.w	r7, r7, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801d64c:	fa2f fa8a 	sxtb16	sl, sl
 801d650:	fa2f f383 	sxtb16	r3, r3
 801d654:	fa2f f787 	sxtb16	r7, r7
 801d658:	fa2f f181 	sxtb16	r1, r1
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801d65c:	fa2b f98c 	sxtab16	r9, fp, ip
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801d660:	fa2b fc9c 	sxtab16	ip, fp, ip, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801d664:	fb2a 6a09 	smlad	sl, sl, r9, r6
 801d668:	fb23 a30c 	smlad	r3, r3, ip, sl
 801d66c:	fb27 2709 	smlad	r7, r7, r9, r2
 801d670:	fb21 790c 	smlad	r9, r1, ip, r7
    memcpy(&val, in_s8, 2);
 801d674:	8882      	ldrh	r2, [r0, #4]
 801d676:	9e42      	ldr	r6, [sp, #264]	@ 0x108
 801d678:	9f43      	ldr	r7, [sp, #268]	@ 0x10c
 801d67a:	f362 060f 	bfi	r6, r2, #0, #16
 801d67e:	f8be 2000 	ldrh.w	r2, [lr]
    memcpy(&val, *in_s8, 4);
 801d682:	f8d8 c008 	ldr.w	ip, [r8, #8]
    memcpy(&val, in_s8, 2);
 801d686:	f362 070f 	bfi	r7, r2, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d68a:	0231      	lsls	r1, r6, #8
    memcpy(&val, in_s8, 2);
 801d68c:	9642      	str	r6, [sp, #264]	@ 0x108
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d68e:	b2f6      	uxtb	r6, r6
 801d690:	023a      	lsls	r2, r7, #8
 801d692:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
    memcpy(&val, in_s8, 2);
 801d696:	9743      	str	r7, [sp, #268]	@ 0x10c
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d698:	4331      	orrs	r1, r6
 801d69a:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801d69e:	b2fe      	uxtb	r6, r7
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d6a0:	010f      	lsls	r7, r1, #4
 801d6a2:	fa2f f181 	sxtb16	r1, r1
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d6a6:	4332      	orrs	r2, r6
 801d6a8:	fa2f f787 	sxtb16	r7, r7
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d6ac:	0116      	lsls	r6, r2, #4
 801d6ae:	fa2f f282 	sxtb16	r2, r2
    return (op1 >> op2) | (op1 << (32U - op2));
 801d6b2:	ea4f 1131 	mov.w	r1, r1, ror #4
 801d6b6:	fa2f f686 	sxtb16	r6, r6
 801d6ba:	ea4f 1737 	mov.w	r7, r7, ror #4
 801d6be:	ea4f 1232 	mov.w	r2, r2, ror #4
 801d6c2:	ea4f 1636 	mov.w	r6, r6, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801d6c6:	fa2f f787 	sxtb16	r7, r7
 801d6ca:	fa2f f181 	sxtb16	r1, r1
 801d6ce:	fa2f f686 	sxtb16	r6, r6
 801d6d2:	fa2f f282 	sxtb16	r2, r2
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801d6d6:	fa2b fa8c 	sxtab16	sl, fp, ip
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801d6da:	fa2b fc9c 	sxtab16	ip, fp, ip, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801d6de:	fb27 370a 	smlad	r7, r7, sl, r3
 801d6e2:	fb21 770c 	smlad	r7, r1, ip, r7
 801d6e6:	fb26 960a 	smlad	r6, r6, sl, r9
 801d6ea:	fb22 660c 	smlad	r6, r2, ip, r6
    memcpy(&val, in_s8, 2);
 801d6ee:	88c3      	ldrh	r3, [r0, #6]
    *in_s8 += 4;
 801d6f0:	f108 0810 	add.w	r8, r8, #16
    memcpy(&val, *in_s8, 4);
 801d6f4:	f858 1c04 	ldr.w	r1, [r8, #-4]
    memcpy(&val, in_s8, 2);
 801d6f8:	f363 040f 	bfi	r4, r3, #0, #16
 801d6fc:	f8be 3002 	ldrh.w	r3, [lr, #2]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801d700:	fa2b f081 	sxtab16	r0, fp, r1
 801d704:	f363 050f 	bfi	r5, r3, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d708:	ea4f 2a04 	mov.w	sl, r4, lsl #8
 801d70c:	b2e2      	uxtb	r2, r4
 801d70e:	022b      	lsls	r3, r5, #8
 801d710:	f40a 0a7f 	and.w	sl, sl, #16711680	@ 0xff0000
 801d714:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801d718:	ea4a 0a02 	orr.w	sl, sl, r2
 801d71c:	b2ea      	uxtb	r2, r5
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d71e:	ea4f 1c0a 	mov.w	ip, sl, lsl #4
 801d722:	fa2f fa8a 	sxtb16	sl, sl
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d726:	4313      	orrs	r3, r2
 801d728:	fa2f fc8c 	sxtb16	ip, ip
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d72c:	011a      	lsls	r2, r3, #4
 801d72e:	fa2f f383 	sxtb16	r3, r3
    return (op1 >> op2) | (op1 << (32U - op2));
 801d732:	ea4f 1a3a 	mov.w	sl, sl, ror #4
 801d736:	fa2f f282 	sxtb16	r2, r2
 801d73a:	ea4f 1c3c 	mov.w	ip, ip, ror #4
 801d73e:	ea4f 1333 	mov.w	r3, r3, ror #4
 801d742:	ea4f 1232 	mov.w	r2, r2, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801d746:	fa2f fc8c 	sxtb16	ip, ip
 801d74a:	fa2f fa8a 	sxtb16	sl, sl
 801d74e:	fa2f f282 	sxtb16	r2, r2
 801d752:	fa2f f383 	sxtb16	r3, r3
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801d756:	fa2b f191 	sxtab16	r1, fp, r1, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801d75a:	fb2c 7c00 	smlad	ip, ip, r0, r7
 801d75e:	fb2a ca01 	smlad	sl, sl, r1, ip
 801d762:	fb22 6200 	smlad	r2, r2, r0, r6
 801d766:	fb23 2301 	smlad	r3, r3, r1, r2
 801d76a:	9a02      	ldr	r2, [sp, #8]
 801d76c:	f10e 0e08 	add.w	lr, lr, #8
 801d770:	4590      	cmp	r8, r2
 801d772:	f47f aefe 	bne.w	801d572 <arm_nn_mat_mult_nt_t_s4+0x19b2>
 801d776:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 801d778:	9303      	str	r3, [sp, #12]
 801d77a:	9b01      	ldr	r3, [sp, #4]
 801d77c:	f8dd c074 	ldr.w	ip, [sp, #116]	@ 0x74
 801d780:	4413      	add	r3, r2
 801d782:	e9cd 4555 	strd	r4, r5, [sp, #340]	@ 0x154
 801d786:	9301      	str	r3, [sp, #4]
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801d788:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d78a:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801d78c:	4293      	cmp	r3, r2
 801d78e:	f340 8112 	ble.w	801d9b6 <arm_nn_mat_mult_nt_t_s4+0x1df6>
 801d792:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
 801d794:	f8dd 900c 	ldr.w	r9, [sp, #12]
 801d798:	3b04      	subs	r3, #4
 801d79a:	f8dd e150 	ldr.w	lr, [sp, #336]	@ 0x150
 801d79e:	1a9b      	subs	r3, r3, r2
 801d7a0:	089b      	lsrs	r3, r3, #2
 801d7a2:	e9dd 7501 	ldrd	r7, r5, [sp, #4]
 801d7a6:	3301      	adds	r3, #1
 801d7a8:	f8cd c004 	str.w	ip, [sp, #4]
 801d7ac:	f8dd c14c 	ldr.w	ip, [sp, #332]	@ 0x14c
 801d7b0:	eb07 0443 	add.w	r4, r7, r3, lsl #1
 801d7b4:	9300      	str	r3, [sp, #0]
    memcpy(&val, in_s8, 2);
 801d7b6:	883b      	ldrh	r3, [r7, #0]
    memcpy(&val, *in_s8, 4);
 801d7b8:	f855 6b04 	ldr.w	r6, [r5], #4
    memcpy(&val, in_s8, 2);
 801d7bc:	f363 0c0f 	bfi	ip, r3, #0, #16
 801d7c0:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801d7c2:	fa2b f886 	sxtab16	r8, fp, r6
 801d7c6:	5afb      	ldrh	r3, [r7, r3]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d7c8:	ea4f 220c 	mov.w	r2, ip, lsl #8
 801d7cc:	fa5f f18c 	uxtb.w	r1, ip
                packed_rhs_ptr += 2;
 801d7d0:	3702      	adds	r7, #2
    memcpy(&val, in_s8, 2);
 801d7d2:	f363 0e0f 	bfi	lr, r3, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d7d6:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801d7da:	ea4f 230e 	mov.w	r3, lr, lsl #8
 801d7de:	430a      	orrs	r2, r1
 801d7e0:	fa5f f18e 	uxtb.w	r1, lr
 801d7e4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d7e8:	0110      	lsls	r0, r2, #4
 801d7ea:	fa2f f282 	sxtb16	r2, r2
 801d7ee:	fa2f f080 	sxtb16	r0, r0
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801d7f2:	430b      	orrs	r3, r1
    return (op1 >> op2) | (op1 << (32U - op2));
 801d7f4:	ea4f 1232 	mov.w	r2, r2, ror #4
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801d7f8:	0119      	lsls	r1, r3, #4
 801d7fa:	fa2f f383 	sxtb16	r3, r3
 801d7fe:	ea4f 1030 	mov.w	r0, r0, ror #4
 801d802:	fa2f f181 	sxtb16	r1, r1
 801d806:	ea4f 1333 	mov.w	r3, r3, ror #4
 801d80a:	ea4f 1131 	mov.w	r1, r1, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801d80e:	fa2f f080 	sxtb16	r0, r0
 801d812:	fa2f f282 	sxtb16	r2, r2
 801d816:	fa2f f181 	sxtb16	r1, r1
 801d81a:	fa2f f383 	sxtb16	r3, r3
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801d81e:	fa2b f696 	sxtab16	r6, fp, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801d822:	fb20 a008 	smlad	r0, r0, r8, sl
 801d826:	fb22 0a06 	smlad	sl, r2, r6, r0
 801d82a:	fb21 9108 	smlad	r1, r1, r8, r9
 801d82e:	fb23 1906 	smlad	r9, r3, r6, r1
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801d832:	42a7      	cmp	r7, r4
 801d834:	d1bf      	bne.n	801d7b6 <arm_nn_mat_mult_nt_t_s4+0x1bf6>
 801d836:	9b00      	ldr	r3, [sp, #0]
 801d838:	f8cd 900c 	str.w	r9, [sp, #12]
 801d83c:	e9cd ce53 	strd	ip, lr, [sp, #332]	@ 0x14c
 801d840:	e9dd c201 	ldrd	ip, r2, [sp, #4]
 801d844:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801d848:	9302      	str	r3, [sp, #8]
            for (; rhs_cols_idx <= rhs_cols - 2; rhs_cols_idx += 2)
 801d84a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801d84c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801d84e:	4293      	cmp	r3, r2
 801d850:	da1c      	bge.n	801d88c <arm_nn_mat_mult_nt_t_s4+0x1ccc>
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801d852:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801d854:	9a02      	ldr	r2, [sp, #8]
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801d856:	56e5      	ldrsb	r5, [r4, r3]
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801d858:	996f      	ldr	r1, [sp, #444]	@ 0x1bc
 801d85a:	f992 3000 	ldrsb.w	r3, [r2]
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801d85e:	f994 0000 	ldrsb.w	r0, [r4]
                lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801d862:	1859      	adds	r1, r3, r1
                lhs_high = (int8_t)lhs_ptr[1] + lhs_offset;
 801d864:	f992 2001 	ldrsb.w	r2, [r2, #1]
 801d868:	9b6f      	ldr	r3, [sp, #444]	@ 0x1bc
 801d86a:	18d4      	adds	r4, r2, r3
                rhs_low0 = (int8_t)(packed_rhs_ptr[0] << 4) >> 4;
 801d86c:	f340 0303 	sbfx	r3, r0, #0, #4
                res00 += lhs_low * rhs_low0;
 801d870:	fb01 a203 	mla	r2, r1, r3, sl
                rhs_high0 = packed_rhs_ptr[0] >> 4;
 801d874:	1103      	asrs	r3, r0, #4
                res00 += lhs_high * rhs_high0;
 801d876:	fb04 2a03 	mla	sl, r4, r3, r2
                rhs_low1 = (int8_t)(packed_rhs_ptr[rhs_cols] << 4) >> 4;
 801d87a:	f345 0303 	sbfx	r3, r5, #0, #4
                res01 += lhs_low * rhs_low1;
 801d87e:	9a03      	ldr	r2, [sp, #12]
 801d880:	fb01 2203 	mla	r2, r1, r3, r2
                rhs_high1 = packed_rhs_ptr[rhs_cols] >> 4;
 801d884:	112b      	asrs	r3, r5, #4
                res01 += lhs_high * rhs_high1;
 801d886:	fb04 2303 	mla	r3, r4, r3, r2
 801d88a:	9303      	str	r3, [sp, #12]
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows_idx + 1]);
 801d88c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d88e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 801d892:	2000      	movs	r0, #0
 801d894:	685d      	ldr	r5, [r3, #4]
 801d896:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d898:	ea25 72e5 	bic.w	r2, r5, r5, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d89c:	685c      	ldr	r4, [r3, #4]
    const int32_t remainder_mask = (1 << exponent) - 1;
 801d89e:	2301      	movs	r3, #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d8a0:	fa0a f202 	lsl.w	r2, sl, r2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d8a4:	fbc2 1004 	smlal	r1, r0, r2, r4
 801d8a8:	460e      	mov	r6, r1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d8aa:	4269      	negs	r1, r5
    result = (int32_t)(mult.long_long >> 31);
 801d8ac:	0ff2      	lsrs	r2, r6, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d8ae:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    result = (int32_t)(mult.long_long >> 31);
 801d8b2:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801d8b6:	408b      	lsls	r3, r1
    if (result < 0)
 801d8b8:	fa52 f601 	asrs.w	r6, r2, r1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d8bc:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
    const int32_t remainder_mask = (1 << exponent) - 1;
 801d8c0:	f103 33ff 	add.w	r3, r3, #4294967295
    int32_t remainder = remainder_mask & dividend;
 801d8c4:	ea02 0003 	and.w	r0, r2, r3
    int32_t threshold = remainder_mask >> 1;
 801d8c8:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 801d8cc:	bf48      	it	mi
 801d8ce:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801d8d0:	4298      	cmp	r0, r3
            res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 3], dst_shifts[rhs_rows_idx + 3]);
 801d8d2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d8d4:	9803      	ldr	r0, [sp, #12]
 801d8d6:	68df      	ldr	r7, [r3, #12]
        result++;
 801d8d8:	bfc8      	it	gt
 801d8da:	3601      	addgt	r6, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d8dc:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d8de:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d8e2:	68dc      	ldr	r4, [r3, #12]
    const int32_t remainder_mask = (1 << exponent) - 1;
 801d8e4:	2301      	movs	r3, #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d8e6:	4090      	lsls	r0, r2
 801d8e8:	4602      	mov	r2, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801d8ea:	2000      	movs	r0, #0
 801d8ec:	fbc2 1004 	smlal	r1, r0, r2, r4
 801d8f0:	460d      	mov	r5, r1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d8f2:	4279      	negs	r1, r7
    result = (int32_t)(mult.long_long >> 31);
 801d8f4:	0fea      	lsrs	r2, r5, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801d8f6:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    result = (int32_t)(mult.long_long >> 31);
 801d8fa:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801d8fe:	408b      	lsls	r3, r1
 801d900:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 801d902:	ea02 0003 	and.w	r0, r2, r3
    if (result < 0)
 801d906:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 801d908:	ea4f 0363 	mov.w	r3, r3, asr #1
            res01 += dst_offset;
 801d90c:	9970      	ldr	r1, [sp, #448]	@ 0x1c0
        threshold++;
 801d90e:	bf48      	it	mi
 801d910:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801d912:	4298      	cmp	r0, r3
            res00 += dst_offset;
 801d914:	9b70      	ldr	r3, [sp, #448]	@ 0x1c0
        result++;
 801d916:	bfc8      	it	gt
 801d918:	3201      	addgt	r2, #1
 801d91a:	4433      	add	r3, r6
            res01 += dst_offset;
 801d91c:	440a      	add	r2, r1
            res00 = MAX(res00, activation_min);
 801d91e:	9971      	ldr	r1, [sp, #452]	@ 0x1c4
 801d920:	428b      	cmp	r3, r1
 801d922:	bfb8      	it	lt
 801d924:	460b      	movlt	r3, r1
            res01 = MAX(res01, activation_min);
 801d926:	428a      	cmp	r2, r1
 801d928:	bfb8      	it	lt
 801d92a:	460a      	movlt	r2, r1
            res00 = MIN(res00, activation_max);
 801d92c:	9972      	ldr	r1, [sp, #456]	@ 0x1c8
 801d92e:	428b      	cmp	r3, r1
 801d930:	bfa8      	it	ge
 801d932:	460b      	movge	r3, r1
            dst_ptr[1] = (int8_t)res00;
 801d934:	9906      	ldr	r1, [sp, #24]
 801d936:	704b      	strb	r3, [r1, #1]
            res01 = MIN(res01, activation_max);
 801d938:	9b72      	ldr	r3, [sp, #456]	@ 0x1c8
 801d93a:	4293      	cmp	r3, r2
 801d93c:	bfa8      	it	ge
 801d93e:	4613      	movge	r3, r2
            dst_ptr[3] = (int8_t)res01;
 801d940:	70cb      	strb	r3, [r1, #3]
 801d942:	f7fe bf9c 	b.w	801c87e <arm_nn_mat_mult_nt_t_s4+0xcbe>
        }
        else
        {
            rhs_spilled_col = 0;
 801d946:	9016      	str	r0, [sp, #88]	@ 0x58
 801d948:	f7ff ba03 	b.w	801cd52 <arm_nn_mat_mult_nt_t_s4+0x1192>
                lhs_ptr -= rhs_cols;
 801d94c:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 801d94e:	4498      	add	r8, r3
 801d950:	e59b      	b.n	801d48a <arm_nn_mat_mult_nt_t_s4+0x18ca>
    }

#endif

    return ARM_CMSIS_NN_SUCCESS;
}
 801d952:	2000      	movs	r0, #0
 801d954:	b061      	add	sp, #388	@ 0x184
 801d956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        const int8_t *lhs_ptr = &lhs[0];
 801d95a:	9b4d      	ldr	r3, [sp, #308]	@ 0x134
        int8_t *dst_ptr = &dst[0];
 801d95c:	f8cd c018 	str.w	ip, [sp, #24]
        const int8_t *lhs_ptr = &lhs[0];
 801d960:	4619      	mov	r1, r3
 801d962:	f7fe bf88 	b.w	801c876 <arm_nn_mat_mult_nt_t_s4+0xcb6>
            rhs_spilled_col = 0;
 801d966:	2200      	movs	r2, #0
 801d968:	9216      	str	r2, [sp, #88]	@ 0x58
 801d96a:	f7ff b9f2 	b.w	801cd52 <arm_nn_mat_mult_nt_t_s4+0x1192>
            int32_t spillover00 = 0;
 801d96e:	469a      	mov	sl, r3
            int32_t res01 = 0;
 801d970:	4699      	mov	r9, r3
            int32_t spillover01 = 0;
 801d972:	9303      	str	r3, [sp, #12]
            int32_t res00 = 0;
 801d974:	9302      	str	r3, [sp, #8]
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801d976:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801d978:	2b00      	cmp	r3, #0
 801d97a:	f73f ab9d 	bgt.w	801d0b8 <arm_nn_mat_mult_nt_t_s4+0x14f8>
            int32_t rhs_cols_idx = 0;
 801d97e:	2300      	movs	r3, #0
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801d980:	4688      	mov	r8, r1
 801d982:	461a      	mov	r2, r3
            int32_t rhs_cols_idx = 0;
 801d984:	9317      	str	r3, [sp, #92]	@ 0x5c
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801d986:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
 801d988:	3b03      	subs	r3, #3
 801d98a:	4293      	cmp	r3, r2
 801d98c:	9319      	str	r3, [sp, #100]	@ 0x64
 801d98e:	f73f acc0 	bgt.w	801d312 <arm_nn_mat_mult_nt_t_s4+0x1752>
 801d992:	9b4a      	ldr	r3, [sp, #296]	@ 0x128
 801d994:	9301      	str	r3, [sp, #4]
 801d996:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801d998:	461a      	mov	r2, r3
 801d99a:	9318      	str	r3, [sp, #96]	@ 0x60
 801d99c:	e524      	b.n	801d3e8 <arm_nn_mat_mult_nt_t_s4+0x1828>
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801d99e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801d9a0:	2900      	cmp	r1, #0
 801d9a2:	dd23      	ble.n	801d9ec <arm_nn_mat_mult_nt_t_s4+0x1e2c>
                res00 += lhs_low * rhs_spilled_col;
 801d9a4:	4611      	mov	r1, r2
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801d9a6:	f8dd c0f8 	ldr.w	ip, [sp, #248]	@ 0xf8
 801d9aa:	2200      	movs	r2, #0
 801d9ac:	f7ff b8d3 	b.w	801cb56 <arm_nn_mat_mult_nt_t_s4+0xf96>
 801d9b0:	461f      	mov	r7, r3
 801d9b2:	f7ff b9f0 	b.w	801cd96 <arm_nn_mat_mult_nt_t_s4+0x11d6>
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801d9b6:	9c01      	ldr	r4, [sp, #4]
 801d9b8:	e747      	b.n	801d84a <arm_nn_mat_mult_nt_t_s4+0x1c8a>
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801d9ba:	f8cd 8008 	str.w	r8, [sp, #8]
 801d9be:	e6e3      	b.n	801d788 <arm_nn_mat_mult_nt_t_s4+0x1bc8>
                int32_t lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801d9c0:	9a6f      	ldr	r2, [sp, #444]	@ 0x1bc
 801d9c2:	f91a 3b01 	ldrsb.w	r3, [sl], #1
 801d9c6:	4413      	add	r3, r2
                res00 += lhs_low * rhs_spilled_col;
 801d9c8:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801d9ca:	fb02 7703 	mla	r7, r2, r3, r7
                ++lhs_ptr;
 801d9ce:	f7ff b9e9 	b.w	801cda4 <arm_nn_mat_mult_nt_t_s4+0x11e4>
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 4); rhs_rows_idx += 4)
 801d9d2:	f8cd c130 	str.w	ip, [sp, #304]	@ 0x130
 801d9d6:	f7fe bf70 	b.w	801c8ba <arm_nn_mat_mult_nt_t_s4+0xcfa>
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801d9da:	46d1      	mov	r9, sl
 801d9dc:	f8dd e0f8 	ldr.w	lr, [sp, #248]	@ 0xf8
 801d9e0:	2000      	movs	r0, #0
 801d9e2:	f7ff ba81 	b.w	801cee8 <arm_nn_mat_mult_nt_t_s4+0x1328>
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801d9e6:	464e      	mov	r6, r9
 801d9e8:	f7ff babf 	b.w	801cf6a <arm_nn_mat_mult_nt_t_s4+0x13aa>
            for (; rhs_cols_idx <= rhs_cols - 2; rhs_cols_idx += 2)
 801d9ec:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801d9ee:	2900      	cmp	r1, #0
                res00 += lhs_low * rhs_spilled_col;
 801d9f0:	4611      	mov	r1, r2
            for (; rhs_cols_idx <= rhs_cols - 2; rhs_cols_idx += 2)
 801d9f2:	9a3e      	ldr	r2, [sp, #248]	@ 0xf8
 801d9f4:	9200      	str	r2, [sp, #0]
 801d9f6:	f73f a8fd 	bgt.w	801cbf4 <arm_nn_mat_mult_nt_t_s4+0x1034>
 801d9fa:	f7ff b922 	b.w	801cc42 <arm_nn_mat_mult_nt_t_s4+0x1082>
 801d9fe:	bf00      	nop

0801da00 <arm_nn_mat_mult_nt_t_s8>:
                                            const int32_t dst_offset,
                                            const int32_t activation_min,
                                            const int32_t activation_max,
                                            const int32_t row_address_offset,
                                            const int32_t lhs_cols_offset)
{
 801da00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801da04:	b0a3      	sub	sp, #140	@ 0x8c
 801da06:	4698      	mov	r8, r3
 801da08:	4682      	mov	sl, r0
 801da0a:	460d      	mov	r5, r1
 801da0c:	921f      	str	r2, [sp, #124]	@ 0x7c
#elif defined(ARM_MATH_DSP)
    (void)row_address_offset;
    const int32_t rhs_off0 = rhs_cols - 4;
    const int32_t lhs_off0 = lhs_cols_offset - 4;

    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 801da0e:	e9dd 432e 	ldrd	r4, r3, [sp, #184]	@ 0xb8
{
 801da12:	e9dd 012c 	ldrd	r0, r1, [sp, #176]	@ 0xb0
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 801da16:	3b01      	subs	r3, #1
 801da18:	931d      	str	r3, [sp, #116]	@ 0x74
 801da1a:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 801da1c:	2b01      	cmp	r3, #1
 801da1e:	f340 82c6 	ble.w	801dfae <arm_nn_mat_mult_nt_t_s8+0x5ae>
 801da22:	9f30      	ldr	r7, [sp, #192]	@ 0xc0
 801da24:	4694      	mov	ip, r2
 801da26:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
        {
            lhs_offset_contribution0 += bias[rhs_rows_idx];
            lhs_offset_contribution1 += bias[rhs_rows_idx + 1];
        }

        int32_t lhs_rows_idx = lhs_rows >> 1;
 801da28:	1066      	asrs	r6, r4, #1
 801da2a:	1e7a      	subs	r2, r7, #1
 801da2c:	f8cd a070 	str.w	sl, [sp, #112]	@ 0x70
 801da30:	3b10      	subs	r3, #16
 801da32:	9616      	str	r6, [sp, #88]	@ 0x58
 801da34:	18af      	adds	r7, r5, r2
 801da36:	46e2      	mov	sl, ip
 801da38:	f023 020f 	bic.w	r2, r3, #15

            dst_ptr[0] = (int8_t)res00;
            dst_ptr[1] = (int8_t)res01;
        }

        rhs += 2 * rhs_cols;
 801da3c:	9515      	str	r5, [sp, #84]	@ 0x54
 801da3e:	970d      	str	r7, [sp, #52]	@ 0x34
 801da40:	f102 0710 	add.w	r7, r2, #16
 801da44:	4613      	mov	r3, r2
 801da46:	9520      	str	r5, [sp, #128]	@ 0x80
 801da48:	970f      	str	r7, [sp, #60]	@ 0x3c
 801da4a:	9f2f      	ldr	r7, [sp, #188]	@ 0xbc
 801da4c:	f8cd 8084 	str.w	r8, [sp, #132]	@ 0x84
 801da50:	fb07 f206 	mul.w	r2, r7, r6
 801da54:	ebc7 0642 	rsb	r6, r7, r2, lsl #1
 801da58:	9f30      	ldr	r7, [sp, #192]	@ 0xc0
 801da5a:	961e      	str	r6, [sp, #120]	@ 0x78
 801da5c:	f06f 0603 	mvn.w	r6, #3
 801da60:	1bf6      	subs	r6, r6, r7
 801da62:	9601      	str	r6, [sp, #4]
 801da64:	9e36      	ldr	r6, [sp, #216]	@ 0xd8
 801da66:	f106 0214 	add.w	r2, r6, #20
 801da6a:	4413      	add	r3, r2
 801da6c:	9314      	str	r3, [sp, #80]	@ 0x50
 801da6e:	f06f 0303 	mvn.w	r3, #3
 801da72:	1b9b      	subs	r3, r3, r6
 801da74:	9302      	str	r3, [sp, #8]
 801da76:	ebc7 0346 	rsb	r3, r7, r6, lsl #1
 801da7a:	1d06      	adds	r6, r0, #4
 801da7c:	9310      	str	r3, [sp, #64]	@ 0x40
 801da7e:	f004 0301 	and.w	r3, r4, #1
 801da82:	9603      	str	r6, [sp, #12]
 801da84:	1d0e      	adds	r6, r1, #4
 801da86:	931b      	str	r3, [sp, #108]	@ 0x6c
 801da88:	007b      	lsls	r3, r7, #1
 801da8a:	9604      	str	r6, [sp, #16]
 801da8c:	9e2f      	ldr	r6, [sp, #188]	@ 0xbc
 801da8e:	931a      	str	r3, [sp, #104]	@ 0x68
 801da90:	0076      	lsls	r6, r6, #1
 801da92:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 801da94:	9611      	str	r6, [sp, #68]	@ 0x44
 801da96:	4443      	add	r3, r8
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 801da98:	2600      	movs	r6, #0
 801da9a:	4699      	mov	r9, r3
 801da9c:	46b6      	mov	lr, r6
 801da9e:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 801daa0:	eba9 0303 	sub.w	r3, r9, r3
 801daa4:	9305      	str	r3, [sp, #20]
        for (int32_t x = 0; x < rhs_cols; ++x)
 801daa6:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 801daa8:	2b00      	cmp	r3, #0
 801daaa:	f340 8458 	ble.w	801e35e <arm_nn_mat_mult_nt_t_s8+0x95e>
        int32_t lhs_offset_contribution1 = 0;
 801daae:	2200      	movs	r2, #0
 801dab0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
        for (int32_t x = 0; x < rhs_cols; ++x)
 801dab2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801dab4:	3b01      	subs	r3, #1
        int32_t lhs_offset_contribution0 = 0;
 801dab6:	4611      	mov	r1, r2
        for (int32_t x = 0; x < rhs_cols; ++x)
 801dab8:	4628      	mov	r0, r5
            lhs_offset_contribution0 += rhs[x];
 801daba:	f913 4f01 	ldrsb.w	r4, [r3, #1]!
 801dabe:	4421      	add	r1, r4
        for (int32_t x = 0; x < rhs_cols; ++x)
 801dac0:	42ab      	cmp	r3, r5
            lhs_offset_contribution1 += rhs[x + rhs_cols];
 801dac2:	f910 4f01 	ldrsb.w	r4, [r0, #1]!
 801dac6:	4422      	add	r2, r4
        for (int32_t x = 0; x < rhs_cols; ++x)
 801dac8:	d1f7      	bne.n	801daba <arm_nn_mat_mult_nt_t_s8+0xba>
        lhs_offset_contribution0 *= lhs_offset;
 801daca:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 801dacc:	fb01 f303 	mul.w	r3, r1, r3
 801dad0:	930b      	str	r3, [sp, #44]	@ 0x2c
        lhs_offset_contribution1 *= lhs_offset;
 801dad2:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 801dad4:	fb02 f303 	mul.w	r3, r2, r3
 801dad8:	930c      	str	r3, [sp, #48]	@ 0x30
        if (bias)
 801dada:	f1ba 0f00 	cmp.w	sl, #0
 801dade:	d00b      	beq.n	801daf8 <arm_nn_mat_mult_nt_t_s8+0xf8>
            lhs_offset_contribution1 += bias[rhs_rows_idx + 1];
 801dae0:	f10a 0304 	add.w	r3, sl, #4
 801dae4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801dae6:	f853 302e 	ldr.w	r3, [r3, lr, lsl #2]
 801daea:	441a      	add	r2, r3
            lhs_offset_contribution0 += bias[rhs_rows_idx];
 801daec:	f85a 302e 	ldr.w	r3, [sl, lr, lsl #2]
            lhs_offset_contribution1 += bias[rhs_rows_idx + 1];
 801daf0:	920c      	str	r2, [sp, #48]	@ 0x30
            lhs_offset_contribution0 += bias[rhs_rows_idx];
 801daf2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801daf4:	441a      	add	r2, r3
 801daf6:	920b      	str	r2, [sp, #44]	@ 0x2c
        while (lhs_rows_idx)
 801daf8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801dafa:	2b00      	cmp	r3, #0
 801dafc:	f000 8437 	beq.w	801e36e <arm_nn_mat_mult_nt_t_s8+0x96e>
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801db00:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 801db02:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801db04:	3b03      	subs	r3, #3
        const int8_t *lhs_ptr = &lhs[0];
 801db06:	f8dd b070 	ldr.w	fp, [sp, #112]	@ 0x70
 801db0a:	f8cd a064 	str.w	sl, [sp, #100]	@ 0x64
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801db0e:	930e      	str	r3, [sp, #56]	@ 0x38
 801db10:	f109 0301 	add.w	r3, r9, #1
 801db14:	9307      	str	r3, [sp, #28]
 801db16:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801db18:	4413      	add	r3, r2
 801db1a:	9312      	str	r3, [sp, #72]	@ 0x48
        int32_t lhs_rows_idx = lhs_rows >> 1;
 801db1c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801db1e:	9306      	str	r3, [sp, #24]
 801db20:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 801db22:	3304      	adds	r3, #4
 801db24:	e9cd e917 	strd	lr, r9, [sp, #92]	@ 0x5c
 801db28:	9313      	str	r3, [sp, #76]	@ 0x4c
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801db2a:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 801db2c:	2b0f      	cmp	r3, #15
 801db2e:	f340 82a5 	ble.w	801e07c <arm_nn_mat_mult_nt_t_s8+0x67c>
 801db32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
            int32_t res11 = lhs_offset_contribution1;
 801db34:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801db36:	1d59      	adds	r1, r3, #5
 801db38:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801db3a:	46b2      	mov	sl, r6
            int32_t res00 = lhs_offset_contribution0;
 801db3c:	f8cd b020 	str.w	fp, [sp, #32]
 801db40:	eb0b 0203 	add.w	r2, fp, r3
 801db44:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801db46:	445b      	add	r3, fp
 801db48:	9300      	str	r3, [sp, #0]
            int32_t res10 = lhs_offset_contribution0;
 801db4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801db4c:	461f      	mov	r7, r3
    memcpy(&val, *in_s8, 4);
 801db4e:	9801      	ldr	r0, [sp, #4]
 801db50:	9c02      	ldr	r4, [sp, #8]
 801db52:	5845      	ldr	r5, [r0, r1]
 801db54:	eb00 0e01 	add.w	lr, r0, r1
 801db58:	f854 8002 	ldr.w	r8, [r4, r2]
 801db5c:	eb04 0c02 	add.w	ip, r4, r2
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801db60:	fa2f f985 	sxtb16	r9, r5
    memcpy(&val, in_s8, 4);
 801db64:	f851 4c04 	ldr.w	r4, [r1, #-4]
 801db68:	fa2f f088 	sxtb16	r0, r8
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801db6c:	fa2f f595 	sxtb16	r5, r5, ror #8
 801db70:	fa2f f898 	sxtb16	r8, r8, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801db74:	fb20 3309 	smlad	r3, r0, r9, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801db78:	fa2f fb84 	sxtb16	fp, r4
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801db7c:	fb28 3305 	smlad	r3, r8, r5, r3
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801db80:	fa2f f494 	sxtb16	r4, r4, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801db84:	fb20 600b 	smlad	r0, r0, fp, r6
 801db88:	fb28 0004 	smlad	r0, r8, r4, r0
 801db8c:	f852 6c04 	ldr.w	r6, [r2, #-4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801db90:	fa2f f886 	sxtb16	r8, r6
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801db94:	fa2f f696 	sxtb16	r6, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801db98:	fb28 7709 	smlad	r7, r8, r9, r7
 801db9c:	fb28 a80b 	smlad	r8, r8, fp, sl
 801dba0:	fb26 7705 	smlad	r7, r6, r5, r7
    memcpy(&val, *in_s8, 4);
 801dba4:	f8de 9004 	ldr.w	r9, [lr, #4]
 801dba8:	fb26 8404 	smlad	r4, r6, r4, r8
 801dbac:	f8dc a004 	ldr.w	sl, [ip, #4]
    memcpy(&val, in_s8, 4);
 801dbb0:	f8d1 8000 	ldr.w	r8, [r1]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801dbb4:	fa2f f589 	sxtb16	r5, r9
 801dbb8:	fa2f f68a 	sxtb16	r6, sl
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801dbbc:	fa2f f999 	sxtb16	r9, r9, ror #8
 801dbc0:	fa2f fa9a 	sxtb16	sl, sl, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dbc4:	fb26 3305 	smlad	r3, r6, r5, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801dbc8:	fa2f fb88 	sxtb16	fp, r8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dbcc:	fb2a 3309 	smlad	r3, sl, r9, r3
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801dbd0:	fa2f f898 	sxtb16	r8, r8, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dbd4:	fb26 060b 	smlad	r6, r6, fp, r0
 801dbd8:	fb2a 6608 	smlad	r6, sl, r8, r6
 801dbdc:	6810      	ldr	r0, [r2, #0]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801dbde:	fa2f fa80 	sxtb16	sl, r0
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801dbe2:	fa2f f090 	sxtb16	r0, r0, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dbe6:	fb2a 7505 	smlad	r5, sl, r5, r7
 801dbea:	fb2a 4a0b 	smlad	sl, sl, fp, r4
 801dbee:	fb20 5509 	smlad	r5, r0, r9, r5
    memcpy(&val, *in_s8, 4);
 801dbf2:	f8de 9008 	ldr.w	r9, [lr, #8]
 801dbf6:	fb20 a008 	smlad	r0, r0, r8, sl
 801dbfa:	f8dc a008 	ldr.w	sl, [ip, #8]
    memcpy(&val, in_s8, 4);
 801dbfe:	f8d1 8004 	ldr.w	r8, [r1, #4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801dc02:	fa2f f489 	sxtb16	r4, r9
 801dc06:	fa2f f78a 	sxtb16	r7, sl
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801dc0a:	fa2f f999 	sxtb16	r9, r9, ror #8
 801dc0e:	fa2f fa9a 	sxtb16	sl, sl, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dc12:	fb27 3304 	smlad	r3, r7, r4, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801dc16:	fa2f fb88 	sxtb16	fp, r8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dc1a:	fb2a 3309 	smlad	r3, sl, r9, r3
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801dc1e:	fa2f f898 	sxtb16	r8, r8, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dc22:	fb27 670b 	smlad	r7, r7, fp, r6
 801dc26:	fb2a 7a08 	smlad	sl, sl, r8, r7
 801dc2a:	6857      	ldr	r7, [r2, #4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801dc2c:	fa2f f687 	sxtb16	r6, r7
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801dc30:	fa2f f797 	sxtb16	r7, r7, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dc34:	fb26 5404 	smlad	r4, r6, r4, r5
 801dc38:	fb26 060b 	smlad	r6, r6, fp, r0
 801dc3c:	fb27 4409 	smlad	r4, r7, r9, r4
    memcpy(&val, *in_s8, 4);
 801dc40:	f8de 900c 	ldr.w	r9, [lr, #12]
 801dc44:	fb27 6008 	smlad	r0, r7, r8, r6
 801dc48:	f8dc 600c 	ldr.w	r6, [ip, #12]
    memcpy(&val, in_s8, 4);
 801dc4c:	688d      	ldr	r5, [r1, #8]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801dc4e:	fa2f fc89 	sxtb16	ip, r9
 801dc52:	fa2f fe86 	sxtb16	lr, r6
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801dc56:	fa2f f799 	sxtb16	r7, r9, ror #8
 801dc5a:	fa2f f696 	sxtb16	r6, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dc5e:	fb2e 330c 	smlad	r3, lr, ip, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801dc62:	fa2f f885 	sxtb16	r8, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dc66:	fb26 3307 	smlad	r3, r6, r7, r3
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801dc6a:	fa2f f595 	sxtb16	r5, r5, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dc6e:	fb2e ae08 	smlad	lr, lr, r8, sl
 801dc72:	fb26 e605 	smlad	r6, r6, r5, lr
 801dc76:	f8d2 a008 	ldr.w	sl, [r2, #8]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801dc7a:	fa2f fe8a 	sxtb16	lr, sl
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801dc7e:	fa2f fa9a 	sxtb16	sl, sl, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dc82:	fb2e 4c0c 	smlad	ip, lr, ip, r4
 801dc86:	fb2e 0e08 	smlad	lr, lr, r8, r0
 801dc8a:	fb2a c707 	smlad	r7, sl, r7, ip
 801dc8e:	fb2a ea05 	smlad	sl, sl, r5, lr
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801dc92:	3210      	adds	r2, #16
 801dc94:	9800      	ldr	r0, [sp, #0]
 801dc96:	3110      	adds	r1, #16
 801dc98:	4282      	cmp	r2, r0
 801dc9a:	f47f af58 	bne.w	801db4e <arm_nn_mat_mult_nt_t_s8+0x14e>
 801dc9e:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801dca0:	f8dd b020 	ldr.w	fp, [sp, #32]
 801dca4:	468e      	mov	lr, r1
 801dca6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801dca8:	448b      	add	fp, r1
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801dcaa:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801dcac:	458e      	cmp	lr, r1
 801dcae:	f280 81f0 	bge.w	801e092 <arm_nn_mat_mult_nt_t_s8+0x692>
 801dcb2:	9930      	ldr	r1, [sp, #192]	@ 0xc0
 801dcb4:	4694      	mov	ip, r2
 801dcb6:	f8cd e000 	str.w	lr, [sp]
 801dcba:	f1a1 0804 	sub.w	r8, r1, #4
 801dcbe:	eba8 010e 	sub.w	r1, r8, lr
 801dcc2:	0889      	lsrs	r1, r1, #2
 801dcc4:	1c4c      	adds	r4, r1, #1
 801dcc6:	00a0      	lsls	r0, r4, #2
 801dcc8:	eb0b 0984 	add.w	r9, fp, r4, lsl #2
 801dccc:	900a      	str	r0, [sp, #40]	@ 0x28
 801dcce:	e9cd 2108 	strd	r2, r1, [sp, #32]
    memcpy(&val, *in_s8, 4);
 801dcd2:	f85c 0b04 	ldr.w	r0, [ip], #4
 801dcd6:	f85b 2b04 	ldr.w	r2, [fp], #4
    memcpy(&val, in_s8, 4);
 801dcda:	f85c 1008 	ldr.w	r1, [ip, r8]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801dcde:	fa2f f580 	sxtb16	r5, r0
 801dce2:	fa2f f482 	sxtb16	r4, r2
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801dce6:	fa2f f090 	sxtb16	r0, r0, ror #8
 801dcea:	fa2f f292 	sxtb16	r2, r2, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dcee:	fb24 3305 	smlad	r3, r4, r5, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801dcf2:	fa2f fe81 	sxtb16	lr, r1
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dcf6:	fb22 3300 	smlad	r3, r2, r0, r3
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801dcfa:	fa2f f191 	sxtb16	r1, r1, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dcfe:	fb24 640e 	smlad	r4, r4, lr, r6
 801dd02:	fb22 4601 	smlad	r6, r2, r1, r4
 801dd06:	9a36      	ldr	r2, [sp, #216]	@ 0xd8
 801dd08:	445a      	add	r2, fp
 801dd0a:	f852 2c04 	ldr.w	r2, [r2, #-4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801dd0e:	fa2f f482 	sxtb16	r4, r2
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801dd12:	fa2f f292 	sxtb16	r2, r2, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801dd16:	fb24 7505 	smlad	r5, r4, r5, r7
 801dd1a:	fb24 a40e 	smlad	r4, r4, lr, sl
 801dd1e:	fb22 5700 	smlad	r7, r2, r0, r5
 801dd22:	fb22 4a01 	smlad	sl, r2, r1, r4
 801dd26:	45cb      	cmp	fp, r9
 801dd28:	d1d3      	bne.n	801dcd2 <arm_nn_mat_mult_nt_t_s8+0x2d2>
 801dd2a:	f8dd e000 	ldr.w	lr, [sp]
 801dd2e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801dd30:	f10e 0e04 	add.w	lr, lr, #4
 801dd34:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 801dd38:	4402      	add	r2, r0
 801dd3a:	eb0e 0e81 	add.w	lr, lr, r1, lsl #2
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801dd3e:	9930      	ldr	r1, [sp, #192]	@ 0xc0
 801dd40:	4571      	cmp	r1, lr
 801dd42:	dd55      	ble.n	801ddf0 <arm_nn_mat_mult_nt_t_s8+0x3f0>
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 801dd44:	5651      	ldrsb	r1, [r2, r1]
                int8_t lhs_value = lhs_ptr[0];
 801dd46:	f999 0000 	ldrsb.w	r0, [r9]
                int8_t rhs_value0 = rhs_ptr[0];
 801dd4a:	f992 4000 	ldrsb.w	r4, [r2]
                res01 += lhs_value * rhs_value1;
 801dd4e:	fb01 6600 	mla	r6, r1, r0, r6
                res00 += lhs_value * rhs_value0;
 801dd52:	fb04 3300 	mla	r3, r4, r0, r3
                lhs_value = lhs_ptr[lhs_cols_offset];
 801dd56:	9836      	ldr	r0, [sp, #216]	@ 0xd8
 801dd58:	f919 0000 	ldrsb.w	r0, [r9, r0]
                res11 += lhs_value * rhs_value1;
 801dd5c:	fb00 aa01 	mla	sl, r0, r1, sl
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801dd60:	f10e 0101 	add.w	r1, lr, #1
                res10 += lhs_value * rhs_value0;
 801dd64:	fb00 7704 	mla	r7, r0, r4, r7
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801dd68:	9830      	ldr	r0, [sp, #192]	@ 0xc0
 801dd6a:	4288      	cmp	r0, r1
 801dd6c:	dd3c      	ble.n	801dde8 <arm_nn_mat_mult_nt_t_s8+0x3e8>
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 801dd6e:	1810      	adds	r0, r2, r0
                lhs_value = lhs_ptr[lhs_cols_offset];
 801dd70:	9936      	ldr	r1, [sp, #216]	@ 0xd8
                int8_t lhs_value = lhs_ptr[0];
 801dd72:	f999 5001 	ldrsb.w	r5, [r9, #1]
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 801dd76:	f990 4001 	ldrsb.w	r4, [r0, #1]
                lhs_value = lhs_ptr[lhs_cols_offset];
 801dd7a:	4449      	add	r1, r9
                int8_t rhs_value0 = rhs_ptr[0];
 801dd7c:	f992 c001 	ldrsb.w	ip, [r2, #1]
                res01 += lhs_value * rhs_value1;
 801dd80:	fb04 6605 	mla	r6, r4, r5, r6
                res00 += lhs_value * rhs_value0;
 801dd84:	fb0c 3305 	mla	r3, ip, r5, r3
                lhs_value = lhs_ptr[lhs_cols_offset];
 801dd88:	f991 5001 	ldrsb.w	r5, [r1, #1]
                res11 += lhs_value * rhs_value1;
 801dd8c:	fb05 aa04 	mla	sl, r5, r4, sl
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801dd90:	f10e 0402 	add.w	r4, lr, #2
                res10 += lhs_value * rhs_value0;
 801dd94:	fb05 770c 	mla	r7, r5, ip, r7
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801dd98:	9d30      	ldr	r5, [sp, #192]	@ 0xc0
 801dd9a:	42a5      	cmp	r5, r4
 801dd9c:	dd24      	ble.n	801dde8 <arm_nn_mat_mult_nt_t_s8+0x3e8>
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 801dd9e:	f990 4002 	ldrsb.w	r4, [r0, #2]
                int8_t lhs_value = lhs_ptr[0];
 801dda2:	f999 5002 	ldrsb.w	r5, [r9, #2]
                int8_t rhs_value0 = rhs_ptr[0];
 801dda6:	f992 c002 	ldrsb.w	ip, [r2, #2]
                res01 += lhs_value * rhs_value1;
 801ddaa:	fb04 6605 	mla	r6, r4, r5, r6
                res00 += lhs_value * rhs_value0;
 801ddae:	fb0c 3305 	mla	r3, ip, r5, r3
                lhs_value = lhs_ptr[lhs_cols_offset];
 801ddb2:	f991 5002 	ldrsb.w	r5, [r1, #2]
                res11 += lhs_value * rhs_value1;
 801ddb6:	fb05 aa04 	mla	sl, r5, r4, sl
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801ddba:	f10e 0403 	add.w	r4, lr, #3
                res10 += lhs_value * rhs_value0;
 801ddbe:	fb05 770c 	mla	r7, r5, ip, r7
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801ddc2:	9d30      	ldr	r5, [sp, #192]	@ 0xc0
 801ddc4:	42a5      	cmp	r5, r4
 801ddc6:	dd0f      	ble.n	801dde8 <arm_nn_mat_mult_nt_t_s8+0x3e8>
                lhs_value = lhs_ptr[lhs_cols_offset];
 801ddc8:	f991 1003 	ldrsb.w	r1, [r1, #3]
                int8_t rhs_value0 = rhs_ptr[0];
 801ddcc:	f992 2003 	ldrsb.w	r2, [r2, #3]
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 801ddd0:	f990 0003 	ldrsb.w	r0, [r0, #3]
                res10 += lhs_value * rhs_value0;
 801ddd4:	fb02 7701 	mla	r7, r2, r1, r7
                res11 += lhs_value * rhs_value1;
 801ddd8:	fb00 aa01 	mla	sl, r0, r1, sl
                int8_t lhs_value = lhs_ptr[0];
 801dddc:	f999 1003 	ldrsb.w	r1, [r9, #3]
                res00 += lhs_value * rhs_value0;
 801dde0:	fb01 3302 	mla	r3, r1, r2, r3
                res01 += lhs_value * rhs_value1;
 801dde4:	fb01 6600 	mla	r6, r1, r0, r6
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801dde8:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 801ddea:	eba2 0e0e 	sub.w	lr, r2, lr
 801ddee:	44f1      	add	r9, lr
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx]);
 801ddf0:	9a04      	ldr	r2, [sp, #16]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ddf2:	2000      	movs	r0, #0
 801ddf4:	f04f 4880 	mov.w	r8, #1073741824	@ 0x40000000
 801ddf8:	f852 1c04 	ldr.w	r1, [r2, #-4]
 801ddfc:	9a03      	ldr	r2, [sp, #12]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801ddfe:	ea21 7ce1 	bic.w	ip, r1, r1, asr #31
 801de02:	4249      	negs	r1, r1
 801de04:	f852 4c04 	ldr.w	r4, [r2, #-4]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801de08:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801de0c:	fa03 f30c 	lsl.w	r3, r3, ip
 801de10:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 801de14:	9408      	str	r4, [sp, #32]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801de16:	fbc3 2004 	smlal	r2, r0, r3, r4
    const int32_t remainder_mask = (1 << exponent) - 1;
 801de1a:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 801de1c:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801de1e:	fa03 f401 	lsl.w	r4, r3, r1
    result = (int32_t)(mult.long_long >> 31);
 801de22:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801de26:	2000      	movs	r0, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 801de28:	3c01      	subs	r4, #1
    if (result < 0)
 801de2a:	fa52 fb01 	asrs.w	fp, r2, r1
    int32_t threshold = remainder_mask >> 1;
 801de2e:	ea4f 0e64 	mov.w	lr, r4, asr #1
    int32_t remainder = remainder_mask & dividend;
 801de32:	ea02 0304 	and.w	r3, r2, r4
        threshold++;
 801de36:	bf4c      	ite	mi
 801de38:	f10e 0201 	addmi.w	r2, lr, #1
    int32_t threshold = remainder_mask >> 1;
 801de3c:	4672      	movpl	r2, lr
    if (remainder > threshold)
 801de3e:	4293      	cmp	r3, r2
            res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows_idx + 1]);
 801de40:	9b04      	ldr	r3, [sp, #16]
 801de42:	681a      	ldr	r2, [r3, #0]
        result++;
 801de44:	bfc8      	it	gt
 801de46:	f10b 0b01 	addgt.w	fp, fp, #1
 801de4a:	9b03      	ldr	r3, [sp, #12]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801de4c:	ea22 75e2 	bic.w	r5, r2, r2, asr #31
 801de50:	4252      	negs	r2, r2
 801de52:	681b      	ldr	r3, [r3, #0]
 801de54:	40ae      	lsls	r6, r5
 801de56:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 801de5a:	9309      	str	r3, [sp, #36]	@ 0x24
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801de5c:	fbc6 8003 	smlal	r8, r0, r6, r3
 801de60:	4643      	mov	r3, r8
    result = (int32_t)(mult.long_long >> 31);
 801de62:	0fdb      	lsrs	r3, r3, #31
 801de64:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801de68:	2001      	movs	r0, #1
 801de6a:	4090      	lsls	r0, r2
 801de6c:	3801      	subs	r0, #1
    int32_t remainder = remainder_mask & dividend;
 801de6e:	ea03 0800 	and.w	r8, r3, r0
    int32_t threshold = remainder_mask >> 1;
 801de72:	1046      	asrs	r6, r0, #1
    if (result < 0)
 801de74:	4113      	asrs	r3, r2
 801de76:	9300      	str	r3, [sp, #0]
        threshold++;
 801de78:	bf4c      	ite	mi
 801de7a:	1c73      	addmi	r3, r6, #1
    int32_t threshold = remainder_mask >> 1;
 801de7c:	4633      	movpl	r3, r6
    if (remainder > threshold)
 801de7e:	4598      	cmp	r8, r3
 801de80:	dd02      	ble.n	801de88 <arm_nn_mat_mult_nt_t_s8+0x488>
        result++;
 801de82:	9b00      	ldr	r3, [sp, #0]
 801de84:	3301      	adds	r3, #1
 801de86:	9300      	str	r3, [sp, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801de88:	fa07 fc0c 	lsl.w	ip, r7, ip
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801de8c:	9b08      	ldr	r3, [sp, #32]
 801de8e:	f04f 4780 	mov.w	r7, #1073741824	@ 0x40000000
 801de92:	f04f 0800 	mov.w	r8, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801de96:	fa0a f505 	lsl.w	r5, sl, r5
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801de9a:	fbcc 7803 	smlal	r7, r8, ip, r3
    result = (int32_t)(mult.long_long >> 31);
 801de9e:	0fff      	lsrs	r7, r7, #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801dea0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    result = (int32_t)(mult.long_long >> 31);
 801dea2:	ea47 0748 	orr.w	r7, r7, r8, lsl #1
    int32_t remainder = remainder_mask & dividend;
 801dea6:	403c      	ands	r4, r7
    if (result < 0)
 801dea8:	410f      	asrs	r7, r1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801deaa:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
        threshold++;
 801deae:	bf48      	it	mi
 801deb0:	f10e 0e01 	addmi.w	lr, lr, #1
    if (remainder > threshold)
 801deb4:	4574      	cmp	r4, lr
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801deb6:	f04f 0400 	mov.w	r4, #0
 801deba:	fbc5 1403 	smlal	r1, r4, r5, r3
    result = (int32_t)(mult.long_long >> 31);
 801debe:	ea4f 71d1 	mov.w	r1, r1, lsr #31
        result++;
 801dec2:	bfc8      	it	gt
 801dec4:	3701      	addgt	r7, #1
            res00 += dst_offset;
 801dec6:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
    result = (int32_t)(mult.long_long >> 31);
 801dec8:	ea41 0144 	orr.w	r1, r1, r4, lsl #1
    int32_t remainder = remainder_mask & dividend;
 801decc:	4008      	ands	r0, r1
    if (result < 0)
 801dece:	4111      	asrs	r1, r2
 801ded0:	eb03 020b 	add.w	r2, r3, fp
        threshold++;
 801ded4:	bf48      	it	mi
 801ded6:	3601      	addmi	r6, #1
    if (remainder > threshold)
 801ded8:	42b0      	cmp	r0, r6
            res01 += dst_offset;
 801deda:	9800      	ldr	r0, [sp, #0]
 801dedc:	4418      	add	r0, r3
        result++;
 801dede:	bfc8      	it	gt
 801dee0:	3101      	addgt	r1, #1
 801dee2:	4603      	mov	r3, r0
            res10 += dst_offset;
 801dee4:	9832      	ldr	r0, [sp, #200]	@ 0xc8
            res11 += dst_offset;
 801dee6:	4401      	add	r1, r0
            res10 += dst_offset;
 801dee8:	4407      	add	r7, r0
            res00 = MAX(res00, activation_min);
 801deea:	9833      	ldr	r0, [sp, #204]	@ 0xcc
 801deec:	4282      	cmp	r2, r0
 801deee:	bfb8      	it	lt
 801def0:	4602      	movlt	r2, r0
            res01 = MAX(res01, activation_min);
 801def2:	4283      	cmp	r3, r0
 801def4:	bfb8      	it	lt
 801def6:	4603      	movlt	r3, r0
            res10 = MAX(res10, activation_min);
 801def8:	4287      	cmp	r7, r0
 801defa:	bfb8      	it	lt
 801defc:	4607      	movlt	r7, r0
            res11 = MAX(res11, activation_min);
 801defe:	4281      	cmp	r1, r0
 801df00:	bfb8      	it	lt
 801df02:	4601      	movlt	r1, r0
            res00 = MIN(res00, activation_max);
 801df04:	9834      	ldr	r0, [sp, #208]	@ 0xd0
 801df06:	4282      	cmp	r2, r0
 801df08:	bfa8      	it	ge
 801df0a:	4602      	movge	r2, r0
            dst_ptr[0] = (int8_t)res00;
 801df0c:	9805      	ldr	r0, [sp, #20]
 801df0e:	7002      	strb	r2, [r0, #0]
            res01 = MIN(res01, activation_max);
 801df10:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 801df12:	4293      	cmp	r3, r2
 801df14:	bfa8      	it	ge
 801df16:	4613      	movge	r3, r2
            dst_ptr[1] = (int8_t)res01;
 801df18:	4602      	mov	r2, r0
 801df1a:	7043      	strb	r3, [r0, #1]
            res10 = MIN(res10, activation_max);
 801df1c:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
            res11 = MIN(res11, activation_max);
 801df1e:	9834      	ldr	r0, [sp, #208]	@ 0xd0
            res10 = MIN(res10, activation_max);
 801df20:	429f      	cmp	r7, r3
 801df22:	bfa8      	it	ge
 801df24:	461f      	movge	r7, r3
            res11 = MIN(res11, activation_max);
 801df26:	4281      	cmp	r1, r0
            dst_ptr[0] = (int8_t)res10;
 801df28:	9b07      	ldr	r3, [sp, #28]
            res11 = MIN(res11, activation_max);
 801df2a:	bfa8      	it	ge
 801df2c:	4601      	movge	r1, r0
            dst_ptr[0] = (int8_t)res10;
 801df2e:	f803 7c01 	strb.w	r7, [r3, #-1]
            dst_ptr[1] = (int8_t)res11;
 801df32:	7019      	strb	r1, [r3, #0]
            dst_ptr += rhs_rows;
 801df34:	9911      	ldr	r1, [sp, #68]	@ 0x44
        while (lhs_rows_idx)
 801df36:	440b      	add	r3, r1
 801df38:	440a      	add	r2, r1
 801df3a:	9307      	str	r3, [sp, #28]
 801df3c:	9b06      	ldr	r3, [sp, #24]
 801df3e:	9205      	str	r2, [sp, #20]
 801df40:	3b01      	subs	r3, #1
            lhs_ptr += 2 * lhs_cols_offset;
 801df42:	9a10      	ldr	r2, [sp, #64]	@ 0x40
        while (lhs_rows_idx)
 801df44:	9306      	str	r3, [sp, #24]
            lhs_ptr += 2 * lhs_cols_offset;
 801df46:	eb09 0b02 	add.w	fp, r9, r2
        while (lhs_rows_idx)
 801df4a:	f47f adee 	bne.w	801db2a <arm_nn_mat_mult_nt_t_s8+0x12a>
 801df4e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801df50:	f8dd a064 	ldr.w	sl, [sp, #100]	@ 0x64
 801df54:	e9dd e917 	ldrd	lr, r9, [sp, #92]	@ 0x5c
 801df58:	444b      	add	r3, r9
 801df5a:	9305      	str	r3, [sp, #20]
        if (lhs_rows % 2)
 801df5c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801df5e:	2b00      	cmp	r3, #0
 801df60:	f040 8099 	bne.w	801e096 <arm_nn_mat_mult_nt_t_s8+0x696>
        rhs += 2 * rhs_cols;
 801df64:	9b15      	ldr	r3, [sp, #84]	@ 0x54
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 801df66:	f10e 0e02 	add.w	lr, lr, #2
        rhs += 2 * rhs_cols;
 801df6a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 801df6c:	f109 0902 	add.w	r9, r9, #2
        rhs += 2 * rhs_cols;
 801df70:	4413      	add	r3, r2
 801df72:	9315      	str	r3, [sp, #84]	@ 0x54
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 801df74:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801df76:	4413      	add	r3, r2
 801df78:	930d      	str	r3, [sp, #52]	@ 0x34
 801df7a:	9b03      	ldr	r3, [sp, #12]
 801df7c:	3308      	adds	r3, #8
 801df7e:	9303      	str	r3, [sp, #12]
 801df80:	9b04      	ldr	r3, [sp, #16]
 801df82:	3308      	adds	r3, #8
 801df84:	9304      	str	r3, [sp, #16]
 801df86:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801df88:	459e      	cmp	lr, r3
 801df8a:	f6ff ad88 	blt.w	801da9e <arm_nn_mat_mult_nt_t_s8+0x9e>
 801df8e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801df92:	e9dd 432e 	ldrd	r4, r3, [sp, #184]	@ 0xb8
 801df96:	e9dd 5820 	ldrd	r5, r8, [sp, #128]	@ 0x80
 801df9a:	3b02      	subs	r3, #2
 801df9c:	085b      	lsrs	r3, r3, #1
 801df9e:	fb03 2202 	mla	r2, r3, r2, r2
 801dfa2:	3301      	adds	r3, #1
 801dfa4:	e9dd 012c 	ldrd	r0, r1, [sp, #176]	@ 0xb0
 801dfa8:	4415      	add	r5, r2
 801dfaa:	eb08 0843 	add.w	r8, r8, r3, lsl #1
        dst += 2;
    }

    if (rhs_rows % 2)
 801dfae:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 801dfb0:	07db      	lsls	r3, r3, #31
 801dfb2:	d55f      	bpl.n	801e074 <arm_nn_mat_mult_nt_t_s8+0x674>
    {
        const int8_t *lhs_ptr = &lhs[0];
        int8_t *dst_ptr = &dst[0];

        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 801dfb4:	2c00      	cmp	r4, #0
 801dfb6:	dd5d      	ble.n	801e074 <arm_nn_mat_mult_nt_t_s8+0x674>
 801dfb8:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 801dfba:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801dfbc:	942e      	str	r4, [sp, #184]	@ 0xb8
 801dfbe:	eba3 0902 	sub.w	r9, r3, r2
        {
            const int8_t *rhs_ptr = &rhs[0];
            int32_t res00 = 0;
            if (bias)
            {
                res00 = bias[rhs_rows - 1];
 801dfc2:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 801dfc4:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801dfc8:	4413      	add	r3, r2
 801dfca:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
            }
            lhs_ptr -= rhs_cols;
            lhs_ptr += lhs_cols_offset;

            // Quantize down
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows - 1], dst_shifts[rhs_rows - 1]);
 801dfcc:	eb00 0e83 	add.w	lr, r0, r3, lsl #2
        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 801dfd0:	2000      	movs	r0, #0
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows - 1], dst_shifts[rhs_rows - 1]);
 801dfd2:	eb01 0c83 	add.w	ip, r1, r3, lsl #2
                res00 = bias[rhs_rows - 1];
 801dfd6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801dfda:	e9dd 4730 	ldrd	r4, r7, [sp, #192]	@ 0xc0
 801dfde:	9300      	str	r3, [sp, #0]
            if (bias)
 801dfe0:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801dfe2:	2b00      	cmp	r3, #0
 801dfe4:	f000 81c6 	beq.w	801e374 <arm_nn_mat_mult_nt_t_s8+0x974>
                res00 = bias[rhs_rows - 1];
 801dfe8:	9b00      	ldr	r3, [sp, #0]
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801dfea:	2c00      	cmp	r4, #0
                res00 = bias[rhs_rows - 1];
 801dfec:	681a      	ldr	r2, [r3, #0]
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801dfee:	f340 81c5 	ble.w	801e37c <arm_nn_mat_mult_nt_t_s8+0x97c>
 801dff2:	1e69      	subs	r1, r5, #1
 801dff4:	eb0a 0b04 	add.w	fp, sl, r4
                int32_t lhs_value = lhs_ptr[0] + lhs_offset;
 801dff8:	f91a 3b01 	ldrsb.w	r3, [sl], #1
                int32_t rhs_value = rhs_ptr[0];
 801dffc:	f911 6f01 	ldrsb.w	r6, [r1, #1]!
                int32_t lhs_value = lhs_ptr[0] + lhs_offset;
 801e000:	443b      	add	r3, r7
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e002:	45da      	cmp	sl, fp
                res00 += lhs_value * rhs_value;
 801e004:	fb06 2203 	mla	r2, r6, r3, r2
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e008:	d1f6      	bne.n	801dff8 <arm_nn_mat_mult_nt_t_s8+0x5f8>
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows - 1], dst_shifts[rhs_rows - 1]);
 801e00a:	f8dc 1000 	ldr.w	r1, [ip]
            lhs_ptr += lhs_cols_offset;
 801e00e:	eb0b 0a09 	add.w	sl, fp, r9
 801e012:	f8de 3000 	ldr.w	r3, [lr]
 801e016:	f04f 0b00 	mov.w	fp, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e01a:	ea21 76e1 	bic.w	r6, r1, r1, asr #31
 801e01e:	4249      	negs	r1, r1
        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 801e020:	3001      	adds	r0, #1
 801e022:	fa02 f606 	lsl.w	r6, r2, r6
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801e026:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e02a:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801e02e:	fbc6 2b03 	smlal	r2, fp, r6, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801e032:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 801e034:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801e036:	408b      	lsls	r3, r1
    result = (int32_t)(mult.long_long >> 31);
 801e038:	ea42 024b 	orr.w	r2, r2, fp, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801e03c:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 801e03e:	ea02 0603 	and.w	r6, r2, r3
    if (result < 0)
 801e042:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 801e044:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 801e048:	bf48      	it	mi
 801e04a:	3301      	addmi	r3, #1
    if (remainder > threshold)
 801e04c:	429e      	cmp	r6, r3

            // Add offset
            res00 += dst_offset;
 801e04e:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
        result++;
 801e050:	bfc8      	it	gt
 801e052:	3201      	addgt	r2, #1
 801e054:	4413      	add	r3, r2

            // Clamp the result
            res00 = MAX(res00, activation_min);
 801e056:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 801e058:	4293      	cmp	r3, r2
 801e05a:	bfb8      	it	lt
 801e05c:	4613      	movlt	r3, r2
            res00 = MIN(res00, activation_max);
 801e05e:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 801e060:	4293      	cmp	r3, r2
 801e062:	bfa8      	it	ge
 801e064:	4613      	movge	r3, r2

            dst_ptr[0] = (int8_t)res00;
 801e066:	f888 3000 	strb.w	r3, [r8]
            dst_ptr += rhs_rows;
 801e06a:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 801e06c:	4498      	add	r8, r3
        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 801e06e:	9b2e      	ldr	r3, [sp, #184]	@ 0xb8
 801e070:	4283      	cmp	r3, r0
 801e072:	d1b5      	bne.n	801dfe0 <arm_nn_mat_mult_nt_t_s8+0x5e0>
            dst_ptr += rhs_rows;
        }
    }
#endif
    return ARM_CMSIS_NN_SUCCESS;
}
 801e074:	2000      	movs	r0, #0
 801e076:	b023      	add	sp, #140	@ 0x8c
 801e078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            int32_t rhs_cols_idx = 0;
 801e07c:	f04f 0e00 	mov.w	lr, #0
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801e080:	990e      	ldr	r1, [sp, #56]	@ 0x38
            int32_t res11 = lhs_offset_contribution1;
 801e082:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
            int32_t res10 = lhs_offset_contribution0;
 801e084:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801e086:	458e      	cmp	lr, r1
            const int8_t *rhs_ptr = &rhs[0];
 801e088:	9a15      	ldr	r2, [sp, #84]	@ 0x54
            int32_t res11 = lhs_offset_contribution1;
 801e08a:	46b2      	mov	sl, r6
            int32_t res10 = lhs_offset_contribution0;
 801e08c:	461f      	mov	r7, r3
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801e08e:	f6ff ae10 	blt.w	801dcb2 <arm_nn_mat_mult_nt_t_s8+0x2b2>
 801e092:	46d9      	mov	r9, fp
 801e094:	e653      	b.n	801dd3e <arm_nn_mat_mult_nt_t_s8+0x33e>
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801e096:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 801e098:	2b0f      	cmp	r3, #15
 801e09a:	f340 8179 	ble.w	801e390 <arm_nn_mat_mult_nt_t_s8+0x990>
 801e09e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801e0a0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801e0a2:	eb0b 0802 	add.w	r8, fp, r2
 801e0a6:	9e01      	ldr	r6, [sp, #4]
 801e0a8:	3305      	adds	r3, #5
 801e0aa:	f8cd e000 	str.w	lr, [sp]
 801e0ae:	f8cd 9018 	str.w	r9, [sp, #24]
 801e0b2:	e9dd 120b 	ldrd	r1, r2, [sp, #44]	@ 0x2c
    memcpy(&val, *in_s8, 4);
 801e0b6:	f856 c003 	ldr.w	ip, [r6, r3]
 801e0ba:	18f5      	adds	r5, r6, r3
    memcpy(&val, in_s8, 4);
 801e0bc:	f853 4c04 	ldr.w	r4, [r3, #-4]
    memcpy(&val, *in_s8, 4);
 801e0c0:	f8db 0000 	ldr.w	r0, [fp]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801e0c4:	fa2f f98c 	sxtb16	r9, ip
 801e0c8:	fa2f f780 	sxtb16	r7, r0
 801e0cc:	fa2f fe84 	sxtb16	lr, r4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801e0d0:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 801e0d4:	fa2f f090 	sxtb16	r0, r0, ror #8
 801e0d8:	fa2f f494 	sxtb16	r4, r4, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e0dc:	fb27 1909 	smlad	r9, r7, r9, r1
 801e0e0:	fb20 910c 	smlad	r1, r0, ip, r9
 801e0e4:	fb27 270e 	smlad	r7, r7, lr, r2
 801e0e8:	fb20 7004 	smlad	r0, r0, r4, r7
 801e0ec:	686c      	ldr	r4, [r5, #4]
    memcpy(&val, in_s8, 4);
 801e0ee:	681f      	ldr	r7, [r3, #0]
    memcpy(&val, *in_s8, 4);
 801e0f0:	f8db 2004 	ldr.w	r2, [fp, #4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801e0f4:	fa2f f984 	sxtb16	r9, r4
 801e0f8:	fa2f fc82 	sxtb16	ip, r2
 801e0fc:	fa2f fe87 	sxtb16	lr, r7
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801e100:	fa2f f494 	sxtb16	r4, r4, ror #8
 801e104:	fa2f f292 	sxtb16	r2, r2, ror #8
 801e108:	fa2f f797 	sxtb16	r7, r7, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e10c:	fb2c 1909 	smlad	r9, ip, r9, r1
 801e110:	fb22 9404 	smlad	r4, r2, r4, r9
 801e114:	fb2c 0c0e 	smlad	ip, ip, lr, r0
 801e118:	fb22 c207 	smlad	r2, r2, r7, ip
 801e11c:	f8d5 e008 	ldr.w	lr, [r5, #8]
    memcpy(&val, in_s8, 4);
 801e120:	f8d3 c004 	ldr.w	ip, [r3, #4]
    memcpy(&val, *in_s8, 4);
 801e124:	f8db 7008 	ldr.w	r7, [fp, #8]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801e128:	fa2f f08e 	sxtb16	r0, lr
 801e12c:	fa2f f187 	sxtb16	r1, r7
 801e130:	fa2f f98c 	sxtb16	r9, ip
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801e134:	fa2f fe9e 	sxtb16	lr, lr, ror #8
 801e138:	fa2f f797 	sxtb16	r7, r7, ror #8
 801e13c:	fa2f fc9c 	sxtb16	ip, ip, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e140:	fb21 4000 	smlad	r0, r1, r0, r4
 801e144:	fb27 000e 	smlad	r0, r7, lr, r0
 801e148:	fb21 2109 	smlad	r1, r1, r9, r2
 801e14c:	fb27 140c 	smlad	r4, r7, ip, r1
 801e150:	68e9      	ldr	r1, [r5, #12]
    *in_s8 += 4;
 801e152:	f10b 0b10 	add.w	fp, fp, #16
    memcpy(&val, *in_s8, 4);
 801e156:	f85b 2c04 	ldr.w	r2, [fp, #-4]
    memcpy(&val, in_s8, 4);
 801e15a:	689d      	ldr	r5, [r3, #8]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801e15c:	fa2f fe81 	sxtb16	lr, r1
 801e160:	fa2f f782 	sxtb16	r7, r2
 801e164:	fa2f fc85 	sxtb16	ip, r5
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801e168:	fa2f f191 	sxtb16	r1, r1, ror #8
 801e16c:	fa2f f292 	sxtb16	r2, r2, ror #8
 801e170:	fa2f f595 	sxtb16	r5, r5, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e174:	fb27 0e0e 	smlad	lr, r7, lr, r0
 801e178:	fb22 e101 	smlad	r1, r2, r1, lr
 801e17c:	fb27 470c 	smlad	r7, r7, ip, r4
 801e180:	fb22 7205 	smlad	r2, r2, r5, r7
 801e184:	45c3      	cmp	fp, r8
 801e186:	f103 0310 	add.w	r3, r3, #16
 801e18a:	d194      	bne.n	801e0b6 <arm_nn_mat_mult_nt_t_s8+0x6b6>
 801e18c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801e18e:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 801e190:	f8dd e000 	ldr.w	lr, [sp]
 801e194:	f8dd 9018 	ldr.w	r9, [sp, #24]
 801e198:	181c      	adds	r4, r3, r0
 801e19a:	e9cd 120b 	strd	r1, r2, [sp, #44]	@ 0x2c
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801e19e:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 801e1a0:	3b03      	subs	r3, #3
 801e1a2:	4283      	cmp	r3, r0
 801e1a4:	f340 80f2 	ble.w	801e38c <arm_nn_mat_mult_nt_t_s8+0x98c>
 801e1a8:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 801e1aa:	4625      	mov	r5, r4
 801e1ac:	f8cd e000 	str.w	lr, [sp]
 801e1b0:	1f1f      	subs	r7, r3, #4
 801e1b2:	f8dd e030 	ldr.w	lr, [sp, #48]	@ 0x30
 801e1b6:	1a3b      	subs	r3, r7, r0
 801e1b8:	089a      	lsrs	r2, r3, #2
 801e1ba:	1c53      	adds	r3, r2, #1
 801e1bc:	009e      	lsls	r6, r3, #2
 801e1be:	eb08 0c83 	add.w	ip, r8, r3, lsl #2
 801e1c2:	e9cd 2608 	strd	r2, r6, [sp, #32]
 801e1c6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801e1c8:	e9cd 0406 	strd	r0, r4, [sp, #24]
    memcpy(&val, *in_s8, 4);
 801e1cc:	f855 0b04 	ldr.w	r0, [r5], #4
 801e1d0:	f858 3b04 	ldr.w	r3, [r8], #4
    memcpy(&val, in_s8, 4);
 801e1d4:	59ea      	ldr	r2, [r5, r7]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801e1d6:	fa2f f480 	sxtb16	r4, r0
 801e1da:	fa2f f183 	sxtb16	r1, r3
 801e1de:	fa2f fb82 	sxtb16	fp, r2
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801e1e2:	fa2f f090 	sxtb16	r0, r0, ror #8
 801e1e6:	fa2f f393 	sxtb16	r3, r3, ror #8
 801e1ea:	fa2f f292 	sxtb16	r2, r2, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e1ee:	fb21 6404 	smlad	r4, r1, r4, r6
 801e1f2:	fb23 4600 	smlad	r6, r3, r0, r4
 801e1f6:	fb21 e10b 	smlad	r1, r1, fp, lr
 801e1fa:	fb23 1e02 	smlad	lr, r3, r2, r1
 801e1fe:	45e0      	cmp	r8, ip
 801e200:	d1e4      	bne.n	801e1cc <arm_nn_mat_mult_nt_t_s8+0x7cc>
 801e202:	e9dd 0406 	ldrd	r0, r4, [sp, #24]
 801e206:	e9cd 6e0b 	strd	r6, lr, [sp, #44]	@ 0x2c
 801e20a:	1d03      	adds	r3, r0, #4
 801e20c:	f8dd e000 	ldr.w	lr, [sp]
 801e210:	e9dd 2608 	ldrd	r2, r6, [sp, #32]
 801e214:	4434      	add	r4, r6
 801e216:	eb03 0082 	add.w	r0, r3, r2, lsl #2
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e21a:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 801e21c:	4283      	cmp	r3, r0
 801e21e:	dd3e      	ble.n	801e29e <arm_nn_mat_mult_nt_t_s8+0x89e>
                int8_t lhs_value = lhs_ptr[0];
 801e220:	f99c 3000 	ldrsb.w	r3, [ip]
                res00 += lhs_value * rhs_value0;
 801e224:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801e226:	f994 2000 	ldrsb.w	r2, [r4]
 801e22a:	fb13 1502 	smlabb	r5, r3, r2, r1
                res01 += lhs_value * rhs_value1;
 801e22e:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 801e230:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801e232:	56a2      	ldrsb	r2, [r4, r2]
                res00 += lhs_value * rhs_value0;
 801e234:	950b      	str	r5, [sp, #44]	@ 0x2c
                res01 += lhs_value * rhs_value1;
 801e236:	fb13 1602 	smlabb	r6, r3, r2, r1
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e23a:	1c43      	adds	r3, r0, #1
 801e23c:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
                res01 += lhs_value * rhs_value1;
 801e23e:	960c      	str	r6, [sp, #48]	@ 0x30
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e240:	429a      	cmp	r2, r3
 801e242:	dd2c      	ble.n	801e29e <arm_nn_mat_mult_nt_t_s8+0x89e>
                int8_t lhs_value = lhs_ptr[0];
 801e244:	f99c 3001 	ldrsb.w	r3, [ip, #1]
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 801e248:	18a1      	adds	r1, r4, r2
                res00 += lhs_value * rhs_value0;
 801e24a:	f994 2001 	ldrsb.w	r2, [r4, #1]
 801e24e:	fb13 5502 	smlabb	r5, r3, r2, r5
                res01 += lhs_value * rhs_value1;
 801e252:	f991 2001 	ldrsb.w	r2, [r1, #1]
 801e256:	fb13 6602 	smlabb	r6, r3, r2, r6
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e25a:	1c83      	adds	r3, r0, #2
 801e25c:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
                res00 += lhs_value * rhs_value0;
 801e25e:	950b      	str	r5, [sp, #44]	@ 0x2c
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e260:	429a      	cmp	r2, r3
                res01 += lhs_value * rhs_value1;
 801e262:	960c      	str	r6, [sp, #48]	@ 0x30
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e264:	dd1b      	ble.n	801e29e <arm_nn_mat_mult_nt_t_s8+0x89e>
                int8_t lhs_value = lhs_ptr[0];
 801e266:	f99c 3002 	ldrsb.w	r3, [ip, #2]
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e26a:	3003      	adds	r0, #3
                res00 += lhs_value * rhs_value0;
 801e26c:	f994 2002 	ldrsb.w	r2, [r4, #2]
 801e270:	fb12 5503 	smlabb	r5, r2, r3, r5
                res01 += lhs_value * rhs_value1;
 801e274:	f991 2002 	ldrsb.w	r2, [r1, #2]
 801e278:	fb12 6603 	smlabb	r6, r2, r3, r6
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e27c:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
                res00 += lhs_value * rhs_value0;
 801e27e:	950b      	str	r5, [sp, #44]	@ 0x2c
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e280:	4283      	cmp	r3, r0
                res01 += lhs_value * rhs_value1;
 801e282:	960c      	str	r6, [sp, #48]	@ 0x30
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e284:	dd0b      	ble.n	801e29e <arm_nn_mat_mult_nt_t_s8+0x89e>
                int8_t lhs_value = lhs_ptr[0];
 801e286:	f99c 3003 	ldrsb.w	r3, [ip, #3]
                res00 += lhs_value * rhs_value0;
 801e28a:	f994 2003 	ldrsb.w	r2, [r4, #3]
 801e28e:	fb13 5202 	smlabb	r2, r3, r2, r5
 801e292:	920b      	str	r2, [sp, #44]	@ 0x2c
                res01 += lhs_value * rhs_value1;
 801e294:	f991 2003 	ldrsb.w	r2, [r1, #3]
 801e298:	fb13 6302 	smlabb	r3, r3, r2, r6
 801e29c:	930c      	str	r3, [sp, #48]	@ 0x30
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx]);
 801e29e:	9b04      	ldr	r3, [sp, #16]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801e2a0:	2100      	movs	r1, #0
 801e2a2:	9a03      	ldr	r2, [sp, #12]
    const int32_t remainder_mask = (1 << exponent) - 1;
 801e2a4:	2001      	movs	r0, #1
 801e2a6:	f853 3c04 	ldr.w	r3, [r3, #-4]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801e2aa:	f852 5c04 	ldr.w	r5, [r2, #-4]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e2ae:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801e2b0:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 801e2b4:	425b      	negs	r3, r3
 801e2b6:	4094      	lsls	r4, r2
 801e2b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801e2bc:	4622      	mov	r2, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801e2be:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
 801e2c2:	fbc2 4105 	smlal	r4, r1, r2, r5
    result = (int32_t)(mult.long_long >> 31);
 801e2c6:	0fe2      	lsrs	r2, r4, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e2c8:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
    result = (int32_t)(mult.long_long >> 31);
 801e2ca:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801e2ce:	fa00 f103 	lsl.w	r1, r0, r3
 801e2d2:	3901      	subs	r1, #1
    if (result < 0)
 801e2d4:	fa52 f503 	asrs.w	r5, r2, r3
            res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows_idx + 1]);
 801e2d8:	9b04      	ldr	r3, [sp, #16]
    int32_t remainder = remainder_mask & dividend;
 801e2da:	ea02 0001 	and.w	r0, r2, r1
    int32_t threshold = remainder_mask >> 1;
 801e2de:	ea4f 0161 	mov.w	r1, r1, asr #1
 801e2e2:	681b      	ldr	r3, [r3, #0]
        threshold++;
 801e2e4:	bf48      	it	mi
 801e2e6:	3101      	addmi	r1, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801e2e8:	9a03      	ldr	r2, [sp, #12]
    if (remainder > threshold)
 801e2ea:	4288      	cmp	r0, r1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e2ec:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801e2f0:	6816      	ldr	r6, [r2, #0]
 801e2f2:	f04f 0000 	mov.w	r0, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e2f6:	fa04 f401 	lsl.w	r4, r4, r1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801e2fa:	f04f 0201 	mov.w	r2, #1
        result++;
 801e2fe:	bfc8      	it	gt
 801e300:	3501      	addgt	r5, #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e302:	4621      	mov	r1, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801e304:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
 801e308:	fbc1 4006 	smlal	r4, r0, r1, r6
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e30c:	4259      	negs	r1, r3
    result = (int32_t)(mult.long_long >> 31);
 801e30e:	0fe3      	lsrs	r3, r4, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e310:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    result = (int32_t)(mult.long_long >> 31);
 801e314:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801e318:	408a      	lsls	r2, r1
 801e31a:	3a01      	subs	r2, #1
    int32_t remainder = remainder_mask & dividend;
 801e31c:	ea03 0002 	and.w	r0, r3, r2
    if (result < 0)
 801e320:	410b      	asrs	r3, r1
    int32_t threshold = remainder_mask >> 1;
 801e322:	ea4f 0262 	mov.w	r2, r2, asr #1
            res01 += dst_offset;
 801e326:	9932      	ldr	r1, [sp, #200]	@ 0xc8
        threshold++;
 801e328:	bf48      	it	mi
 801e32a:	3201      	addmi	r2, #1
    if (remainder > threshold)
 801e32c:	4290      	cmp	r0, r2
            res00 += dst_offset;
 801e32e:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
        result++;
 801e330:	bfc8      	it	gt
 801e332:	3301      	addgt	r3, #1
 801e334:	442a      	add	r2, r5
            res01 += dst_offset;
 801e336:	440b      	add	r3, r1
            res00 = MAX(res00, activation_min);
 801e338:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 801e33a:	428a      	cmp	r2, r1
 801e33c:	bfb8      	it	lt
 801e33e:	460a      	movlt	r2, r1
            res01 = MAX(res01, activation_min);
 801e340:	428b      	cmp	r3, r1
 801e342:	bfb8      	it	lt
 801e344:	460b      	movlt	r3, r1
            res00 = MIN(res00, activation_max);
 801e346:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 801e348:	428a      	cmp	r2, r1
 801e34a:	bfa8      	it	ge
 801e34c:	460a      	movge	r2, r1
            dst_ptr[0] = (int8_t)res00;
 801e34e:	9905      	ldr	r1, [sp, #20]
 801e350:	700a      	strb	r2, [r1, #0]
            res01 = MIN(res01, activation_max);
 801e352:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 801e354:	4293      	cmp	r3, r2
 801e356:	bfa8      	it	ge
 801e358:	4613      	movge	r3, r2
            dst_ptr[1] = (int8_t)res01;
 801e35a:	704b      	strb	r3, [r1, #1]
 801e35c:	e602      	b.n	801df64 <arm_nn_mat_mult_nt_t_s8+0x564>
        if (bias)
 801e35e:	f1ba 0f00 	cmp.w	sl, #0
 801e362:	d00d      	beq.n	801e380 <arm_nn_mat_mult_nt_t_s8+0x980>
 801e364:	2300      	movs	r3, #0
 801e366:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
 801e36a:	f7ff bbb9 	b.w	801dae0 <arm_nn_mat_mult_nt_t_s8+0xe0>
        const int8_t *lhs_ptr = &lhs[0];
 801e36e:	f8dd b070 	ldr.w	fp, [sp, #112]	@ 0x70
 801e372:	e5f3      	b.n	801df5c <arm_nn_mat_mult_nt_t_s8+0x55c>
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e374:	2c00      	cmp	r4, #0
 801e376:	461a      	mov	r2, r3
 801e378:	f73f ae3b 	bgt.w	801dff2 <arm_nn_mat_mult_nt_t_s8+0x5f2>
 801e37c:	46d3      	mov	fp, sl
 801e37e:	e644      	b.n	801e00a <arm_nn_mat_mult_nt_t_s8+0x60a>
        while (lhs_rows_idx)
 801e380:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801e382:	b14b      	cbz	r3, 801e398 <arm_nn_mat_mult_nt_t_s8+0x998>
        lhs_offset_contribution0 *= lhs_offset;
 801e384:	e9cd aa0b 	strd	sl, sl, [sp, #44]	@ 0x2c
 801e388:	f7ff bbba 	b.w	801db00 <arm_nn_mat_mult_nt_t_s8+0x100>
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801e38c:	46c4      	mov	ip, r8
 801e38e:	e744      	b.n	801e21a <arm_nn_mat_mult_nt_t_s8+0x81a>
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801e390:	46d8      	mov	r8, fp
            const int8_t *rhs_ptr = &rhs[0];
 801e392:	9c15      	ldr	r4, [sp, #84]	@ 0x54
            int32_t rhs_cols_idx = 0;
 801e394:	2000      	movs	r0, #0
 801e396:	e702      	b.n	801e19e <arm_nn_mat_mult_nt_t_s8+0x79e>
        if (lhs_rows % 2)
 801e398:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801e39a:	2b00      	cmp	r3, #0
 801e39c:	f43f ade2 	beq.w	801df64 <arm_nn_mat_mult_nt_t_s8+0x564>
            int32_t res01 = lhs_offset_contribution1;
 801e3a0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
            int32_t res00 = lhs_offset_contribution0;
 801e3a2:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
 801e3a6:	e77a      	b.n	801e29e <arm_nn_mat_mult_nt_t_s8+0x89e>

0801e3a8 <arm_nn_vec_mat_mult_t_per_ch_s8>:
                                                    const int32_t rhs_rows,
                                                    const int32_t activation_min,
                                                    const int32_t activation_max,
                                                    const int32_t address_offset,
                                                    const int32_t rhs_offset)
{
 801e3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e3ac:	b093      	sub	sp, #76	@ 0x4c
 801e3ae:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 801e3b0:	9301      	str	r3, [sp, #4]
        }

#elif defined(ARM_MATH_DSP)
        (void)kernel_sum;

        const int32_t row_loop_cnt = rhs_rows / 2;
 801e3b2:	2a00      	cmp	r2, #0
{
 801e3b4:	9002      	str	r0, [sp, #8]
 801e3b6:	910a      	str	r1, [sp, #40]	@ 0x28
        const int32_t row_loop_cnt = rhs_rows / 2;
 801e3b8:	bfb4      	ite	lt
 801e3ba:	1c53      	addlt	r3, r2, #1
 801e3bc:	4613      	movge	r3, r2
        const int16_t lhs_offset_s16 = (int16_t)lhs_offset;
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 801e3be:	981d      	ldr	r0, [sp, #116]	@ 0x74
        const int32_t row_loop_cnt = rhs_rows / 2;
 801e3c0:	105b      	asrs	r3, r3, #1
    if (rhs_offset)
 801e3c2:	9926      	ldr	r1, [sp, #152]	@ 0x98
{
 801e3c4:	f8dd 8070 	ldr.w	r8, [sp, #112]	@ 0x70
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 801e3c8:	b204      	sxth	r4, r0
{
 801e3ca:	f8dd 907c 	ldr.w	r9, [sp, #124]	@ 0x7c
        const int32_t row_loop_cnt = rhs_rows / 2;
 801e3ce:	9305      	str	r3, [sp, #20]
    if (rhs_offset)
 801e3d0:	2900      	cmp	r1, #0
 801e3d2:	f000 853f 	beq.w	801ee54 <arm_nn_vec_mat_mult_t_per_ch_s8+0xaac>

        const int16_t rhs_offset_s16 = (int16_t)rhs_offset;
        const uint32_t rhs_offset_s16x2 = PKHBT(rhs_offset_s16, rhs_offset_s16, 16);

        for (int32_t i = 0; i < row_loop_cnt; i++)
 801e3d6:	2a01      	cmp	r2, #1
        const uint32_t rhs_offset_s16x2 = PKHBT(rhs_offset_s16, rhs_offset_s16, 16);
 801e3d8:	b20e      	sxth	r6, r1
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 801e3da:	eac4 4004 	pkhbt	r0, r4, r4, lsl #16
        const uint32_t rhs_offset_s16x2 = PKHBT(rhs_offset_s16, rhs_offset_s16, 16);
 801e3de:	eac6 4b06 	pkhbt	fp, r6, r6, lsl #16
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 801e3e2:	9006      	str	r0, [sp, #24]
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801e3e4:	f340 8222 	ble.w	801e82c <arm_nn_vec_mat_mult_t_per_ch_s8+0x484>
            {
                acc_0 = *bias++;
                acc_1 = *bias++;
            }

            const int32_t col_loop_cnt = rhs_cols / 4;
 801e3e8:	9f21      	ldr	r7, [sp, #132]	@ 0x84
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801e3ea:	2000      	movs	r0, #0

            const int8_t *lhs_vec = lhs;
            const int8_t *rhs_0_ptr = rhs;
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
            rhs += 2 * rhs_cols;
 801e3ec:	9921      	ldr	r1, [sp, #132]	@ 0x84
 801e3ee:	f109 0c08 	add.w	ip, r9, #8
            const int32_t col_loop_cnt = rhs_cols / 4;
 801e3f2:	2f00      	cmp	r7, #0
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801e3f4:	9009      	str	r0, [sp, #36]	@ 0x24
            rhs += 2 * rhs_cols;
 801e3f6:	ea4f 0641 	mov.w	r6, r1, lsl #1
 801e3fa:	990a      	ldr	r1, [sp, #40]	@ 0x28
            const int32_t col_loop_cnt = rhs_cols / 4;
 801e3fc:	bfb8      	it	lt
 801e3fe:	3703      	addlt	r7, #3
 801e400:	f8cd 907c 	str.w	r9, [sp, #124]	@ 0x7c
            rhs += 2 * rhs_cols;
 801e404:	9607      	str	r6, [sp, #28]
 801e406:	46e1      	mov	r9, ip

                acc_1 = SMLAD(ker_1, vec_1, acc_1);
                acc_1 = SMLAD(ker_0, vec_0, acc_1);
            }

            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801e408:	f027 0403 	bic.w	r4, r7, #3
            const int32_t col_loop_cnt = rhs_cols / 4;
 801e40c:	10bb      	asrs	r3, r7, #2
            acc_0 = MIN(acc_0, activation_max);
            acc_1 = MAX(acc_1, activation_min);
            acc_1 = MIN(acc_1, activation_max);
            *dst = (int8_t)acc_0;
            *(dst + address_offset) = (int8_t)acc_1;
            dst += 2 * address_offset;
 801e40e:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 801e410:	9e02      	ldr	r6, [sp, #8]
 801e412:	1908      	adds	r0, r1, r4
 801e414:	007d      	lsls	r5, r7, #1
            const int32_t col_loop_cnt = rhs_cols / 4;
 801e416:	930d      	str	r3, [sp, #52]	@ 0x34
 801e418:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 801e41a:	4426      	add	r6, r4
 801e41c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801e41e:	940e      	str	r4, [sp, #56]	@ 0x38
 801e420:	1b3c      	subs	r4, r7, r4
 801e422:	3308      	adds	r3, #8
            dst += 2 * address_offset;
 801e424:	950c      	str	r5, [sp, #48]	@ 0x30
            if (bias)
 801e426:	9d01      	ldr	r5, [sp, #4]
 801e428:	f8dd c098 	ldr.w	ip, [sp, #152]	@ 0x98
 801e42c:	9303      	str	r3, [sp, #12]
 801e42e:	9004      	str	r0, [sp, #16]
 801e430:	9611      	str	r6, [sp, #68]	@ 0x44
 801e432:	9410      	str	r4, [sp, #64]	@ 0x40
            *(dst + address_offset) = (int8_t)acc_1;
 801e434:	f8cd 8020 	str.w	r8, [sp, #32]
            if (bias)
 801e438:	f8cd 8070 	str.w	r8, [sp, #112]	@ 0x70
 801e43c:	9222      	str	r2, [sp, #136]	@ 0x88
 801e43e:	2d00      	cmp	r5, #0
 801e440:	f000 81df 	beq.w	801e802 <arm_nn_vec_mat_mult_t_per_ch_s8+0x45a>
                acc_1 = *bias++;
 801e444:	686b      	ldr	r3, [r5, #4]
                acc_0 = *bias++;
 801e446:	f855 2b08 	ldr.w	r2, [r5], #8
                acc_1 = *bias++;
 801e44a:	9501      	str	r5, [sp, #4]
            rhs += 2 * rhs_cols;
 801e44c:	9e07      	ldr	r6, [sp, #28]
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 801e44e:	9821      	ldr	r0, [sp, #132]	@ 0x84
            rhs += 2 * rhs_cols;
 801e450:	198f      	adds	r7, r1, r6
            for (int32_t j = col_loop_cnt; j != 0; j--)
 801e452:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 801e454:	1808      	adds	r0, r1, r0
            rhs += 2 * rhs_cols;
 801e456:	970b      	str	r7, [sp, #44]	@ 0x2c
            for (int32_t j = col_loop_cnt; j != 0; j--)
 801e458:	2d00      	cmp	r5, #0
 801e45a:	f000 86ef 	beq.w	801f23c <arm_nn_vec_mat_mult_t_per_ch_s8+0xe94>
 801e45e:	f015 0703 	ands.w	r7, r5, #3
            const int8_t *lhs_vec = lhs;
 801e462:	9c02      	ldr	r4, [sp, #8]
            for (int32_t j = col_loop_cnt; j != 0; j--)
 801e464:	462e      	mov	r6, r5
 801e466:	f105 3aff 	add.w	sl, r5, #4294967295
 801e46a:	d058      	beq.n	801e51e <arm_nn_vec_mat_mult_t_per_ch_s8+0x176>
 801e46c:	2f01      	cmp	r7, #1
 801e46e:	d039      	beq.n	801e4e4 <arm_nn_vec_mat_mult_t_per_ch_s8+0x13c>
 801e470:	2f02      	cmp	r7, #2
 801e472:	d01b      	beq.n	801e4ac <arm_nn_vec_mat_mult_t_per_ch_s8+0x104>
    memcpy(&val, *in_s8, 4);
 801e474:	f854 eb04 	ldr.w	lr, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e478:	9e06      	ldr	r6, [sp, #24]
 801e47a:	fa26 f79e 	sxtab16	r7, r6, lr, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e47e:	fa26 f88e 	sxtab16	r8, r6, lr
 801e482:	f851 5b04 	ldr.w	r5, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e486:	fa2b fe95 	sxtab16	lr, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e48a:	fa2b f685 	sxtab16	r6, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e48e:	fb2e 2207 	smlad	r2, lr, r7, r2
 801e492:	fb26 2208 	smlad	r2, r6, r8, r2
 801e496:	f850 5b04 	ldr.w	r5, [r0], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e49a:	fa2b fe95 	sxtab16	lr, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e49e:	fa2b f685 	sxtab16	r6, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e4a2:	fb2e 3307 	smlad	r3, lr, r7, r3
 801e4a6:	fb26 3308 	smlad	r3, r6, r8, r3
 801e4aa:	4656      	mov	r6, sl
 801e4ac:	f854 ab04 	ldr.w	sl, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e4b0:	9f06      	ldr	r7, [sp, #24]
 801e4b2:	fa27 f89a 	sxtab16	r8, r7, sl, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e4b6:	fa27 f58a 	sxtab16	r5, r7, sl
 801e4ba:	f851 ab04 	ldr.w	sl, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e4be:	fa2b fe9a 	sxtab16	lr, fp, sl, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e4c2:	fa2b f78a 	sxtab16	r7, fp, sl
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e4c6:	fb2e 2208 	smlad	r2, lr, r8, r2
 801e4ca:	fb27 2205 	smlad	r2, r7, r5, r2
 801e4ce:	f850 ab04 	ldr.w	sl, [r0], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e4d2:	fa2b fe9a 	sxtab16	lr, fp, sl, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e4d6:	fa2b f78a 	sxtab16	r7, fp, sl
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e4da:	fb2e 3308 	smlad	r3, lr, r8, r3
 801e4de:	fb27 3305 	smlad	r3, r7, r5, r3
 801e4e2:	3e01      	subs	r6, #1
 801e4e4:	f854 5b04 	ldr.w	r5, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e4e8:	9f06      	ldr	r7, [sp, #24]
 801e4ea:	fa27 f895 	sxtab16	r8, r7, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e4ee:	fa27 fa85 	sxtab16	sl, r7, r5
 801e4f2:	f851 5b04 	ldr.w	r5, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e4f6:	fa2b fe95 	sxtab16	lr, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e4fa:	fa2b f785 	sxtab16	r7, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e4fe:	fb2e 2208 	smlad	r2, lr, r8, r2
 801e502:	fb27 220a 	smlad	r2, r7, sl, r2
 801e506:	f850 5b04 	ldr.w	r5, [r0], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e50a:	fa2b fe95 	sxtab16	lr, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e50e:	fa2b f785 	sxtab16	r7, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e512:	fb2e 3e08 	smlad	lr, lr, r8, r3
 801e516:	fb27 e30a 	smlad	r3, r7, sl, lr
 801e51a:	3e01      	subs	r6, #1
 801e51c:	d076      	beq.n	801e60c <arm_nn_vec_mat_mult_t_per_ch_s8+0x264>
 801e51e:	9d06      	ldr	r5, [sp, #24]
 801e520:	9600      	str	r6, [sp, #0]
 801e522:	f8cd 903c 	str.w	r9, [sp, #60]	@ 0x3c
 801e526:	f8cd c098 	str.w	ip, [sp, #152]	@ 0x98
 801e52a:	46a0      	mov	r8, r4
 801e52c:	f858 9b04 	ldr.w	r9, [r8], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e530:	fa25 fa99 	sxtab16	sl, r5, r9, ror #8
 801e534:	468e      	mov	lr, r1
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e536:	fa25 f789 	sxtab16	r7, r5, r9
 801e53a:	f85e 6b04 	ldr.w	r6, [lr], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e53e:	fa2b fc96 	sxtab16	ip, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e542:	fa2b f986 	sxtab16	r9, fp, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e546:	fb2c 220a 	smlad	r2, ip, sl, r2
 801e54a:	fb29 2607 	smlad	r6, r9, r7, r2
 801e54e:	4684      	mov	ip, r0
 801e550:	f85c 2b04 	ldr.w	r2, [ip], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e554:	fa2b f992 	sxtab16	r9, fp, r2, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e558:	fa2b f282 	sxtab16	r2, fp, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e55c:	fb29 330a 	smlad	r3, r9, sl, r3
 801e560:	fb22 3207 	smlad	r2, r2, r7, r3
 801e564:	6867      	ldr	r7, [r4, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e566:	fa25 f997 	sxtab16	r9, r5, r7, ror #8
 801e56a:	684b      	ldr	r3, [r1, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e56c:	fa25 f787 	sxtab16	r7, r5, r7
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e570:	fa2b fa93 	sxtab16	sl, fp, r3, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e574:	fa2b f383 	sxtab16	r3, fp, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e578:	fb2a 6609 	smlad	r6, sl, r9, r6
 801e57c:	fb23 6307 	smlad	r3, r3, r7, r6
 801e580:	f8d0 a004 	ldr.w	sl, [r0, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e584:	fa2b f69a 	sxtab16	r6, fp, sl, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e588:	fa2b fa8a 	sxtab16	sl, fp, sl
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e58c:	fb26 2209 	smlad	r2, r6, r9, r2
 801e590:	fb2a 2907 	smlad	r9, sl, r7, r2
 801e594:	f8d8 7004 	ldr.w	r7, [r8, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e598:	fa25 f697 	sxtab16	r6, r5, r7, ror #8
 801e59c:	f8de 8004 	ldr.w	r8, [lr, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e5a0:	fa25 fa87 	sxtab16	sl, r5, r7
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e5a4:	fa2b f298 	sxtab16	r2, fp, r8, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e5a8:	fa2b f788 	sxtab16	r7, fp, r8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e5ac:	fb22 3306 	smlad	r3, r2, r6, r3
 801e5b0:	fb27 380a 	smlad	r8, r7, sl, r3
 801e5b4:	f8dc e004 	ldr.w	lr, [ip, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e5b8:	fa2b f79e 	sxtab16	r7, fp, lr, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e5bc:	fa2b fc8e 	sxtab16	ip, fp, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e5c0:	fb27 9906 	smlad	r9, r7, r6, r9
 801e5c4:	fb2c 960a 	smlad	r6, ip, sl, r9
 801e5c8:	68e2      	ldr	r2, [r4, #12]
    *in_s8 += 4;
 801e5ca:	3410      	adds	r4, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e5cc:	fa25 fa92 	sxtab16	sl, r5, r2, ror #8
    memcpy(&val, *in_s8, 4);
 801e5d0:	68cb      	ldr	r3, [r1, #12]
    *in_s8 += 4;
 801e5d2:	3110      	adds	r1, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e5d4:	fa25 f782 	sxtab16	r7, r5, r2
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e5d8:	fa2b fe93 	sxtab16	lr, fp, r3, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e5dc:	fa2b fc83 	sxtab16	ip, fp, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e5e0:	fb2e 820a 	smlad	r2, lr, sl, r8
 801e5e4:	fb2c 2207 	smlad	r2, ip, r7, r2
    memcpy(&val, *in_s8, 4);
 801e5e8:	68c3      	ldr	r3, [r0, #12]
    *in_s8 += 4;
 801e5ea:	3010      	adds	r0, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e5ec:	fa2b fe93 	sxtab16	lr, fp, r3, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e5f0:	fa2b f883 	sxtab16	r8, fp, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e5f4:	fb2e 690a 	smlad	r9, lr, sl, r6
 801e5f8:	fb28 9307 	smlad	r3, r8, r7, r9
 801e5fc:	9e00      	ldr	r6, [sp, #0]
 801e5fe:	1f37      	subs	r7, r6, #4
 801e600:	9700      	str	r7, [sp, #0]
 801e602:	d192      	bne.n	801e52a <arm_nn_vec_mat_mult_t_per_ch_s8+0x182>
 801e604:	f8dd 903c 	ldr.w	r9, [sp, #60]	@ 0x3c
 801e608:	f8dd c098 	ldr.w	ip, [sp, #152]	@ 0x98
 801e60c:	9904      	ldr	r1, [sp, #16]
 801e60e:	9821      	ldr	r0, [sp, #132]	@ 0x84
 801e610:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801e612:	1808      	adds	r0, r1, r0
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801e614:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 801e616:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 801e618:	42b4      	cmp	r4, r6
 801e61a:	dd7b      	ble.n	801e714 <arm_nn_vec_mat_mult_t_per_ch_s8+0x36c>
 801e61c:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 801e61e:	f017 0403 	ands.w	r4, r7, #3
 801e622:	eb05 0a07 	add.w	sl, r5, r7
 801e626:	d02f      	beq.n	801e688 <arm_nn_vec_mat_mult_t_per_ch_s8+0x2e0>
 801e628:	2c01      	cmp	r4, #1
 801e62a:	d01d      	beq.n	801e668 <arm_nn_vec_mat_mult_t_per_ch_s8+0x2c0>
 801e62c:	2c02      	cmp	r4, #2
 801e62e:	d00d      	beq.n	801e64c <arm_nn_vec_mat_mult_t_per_ch_s8+0x2a4>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e630:	f915 8b01 	ldrsb.w	r8, [r5], #1
 801e634:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e636:	f911 7b01 	ldrsb.w	r7, [r1], #1
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e63a:	f910 4b01 	ldrsb.w	r4, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e63e:	44b0      	add	r8, r6
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e640:	4467      	add	r7, ip
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e642:	4464      	add	r4, ip
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e644:	fb08 2207 	mla	r2, r8, r7, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e648:	fb08 3304 	mla	r3, r8, r4, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e64c:	f915 8b01 	ldrsb.w	r8, [r5], #1
 801e650:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e652:	f911 7b01 	ldrsb.w	r7, [r1], #1
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e656:	f910 4b01 	ldrsb.w	r4, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e65a:	44b0      	add	r8, r6
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e65c:	4467      	add	r7, ip
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e65e:	4464      	add	r4, ip
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e660:	fb08 2207 	mla	r2, r8, r7, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e664:	fb08 3304 	mla	r3, r8, r4, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e668:	f915 8b01 	ldrsb.w	r8, [r5], #1
 801e66c:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e66e:	f911 7b01 	ldrsb.w	r7, [r1], #1
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801e672:	4555      	cmp	r5, sl
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e674:	f910 4b01 	ldrsb.w	r4, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e678:	44b0      	add	r8, r6
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e67a:	4467      	add	r7, ip
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e67c:	4464      	add	r4, ip
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e67e:	fb08 2207 	mla	r2, r8, r7, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e682:	fb08 3304 	mla	r3, r8, r4, r3
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801e686:	d045      	beq.n	801e714 <arm_nn_vec_mat_mult_t_per_ch_s8+0x36c>
 801e688:	f8dd 8074 	ldr.w	r8, [sp, #116]	@ 0x74
 801e68c:	f8cd b000 	str.w	fp, [sp]
 801e690:	f8cd 903c 	str.w	r9, [sp, #60]	@ 0x3c
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e694:	46a9      	mov	r9, r5
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e696:	460c      	mov	r4, r1
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e698:	4683      	mov	fp, r0
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e69a:	f995 7001 	ldrsb.w	r7, [r5, #1]
 801e69e:	f919 eb01 	ldrsb.w	lr, [r9], #1
                lhs_vec++;
 801e6a2:	3504      	adds	r5, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e6a4:	4447      	add	r7, r8
                rhs_0_ptr++;
 801e6a6:	3104      	adds	r1, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e6a8:	f999 6001 	ldrsb.w	r6, [r9, #1]
 801e6ac:	44c6      	add	lr, r8
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e6ae:	f914 9b01 	ldrsb.w	r9, [r4], #1
                rhs_1_ptr++;
 801e6b2:	3004      	adds	r0, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e6b4:	4446      	add	r6, r8
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e6b6:	44e1      	add	r9, ip
 801e6b8:	fb0e 2209 	mla	r2, lr, r9, r2
 801e6bc:	f994 9001 	ldrsb.w	r9, [r4, #1]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e6c0:	f91b 4b01 	ldrsb.w	r4, [fp], #1
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e6c4:	44e1      	add	r9, ip
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e6c6:	4464      	add	r4, ip
 801e6c8:	fb0e 3404 	mla	r4, lr, r4, r3
 801e6cc:	f99b 3001 	ldrsb.w	r3, [fp, #1]
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e6d0:	f911 bc03 	ldrsb.w	fp, [r1, #-3]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e6d4:	4463      	add	r3, ip
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e6d6:	44e3      	add	fp, ip
 801e6d8:	fb07 2e0b 	mla	lr, r7, fp, r2
 801e6dc:	fb06 e209 	mla	r2, r6, r9, lr
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e6e0:	f910 ec03 	ldrsb.w	lr, [r0, #-3]
 801e6e4:	44e6      	add	lr, ip
 801e6e6:	fb07 470e 	mla	r7, r7, lr, r4
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e6ea:	f911 4c01 	ldrsb.w	r4, [r1, #-1]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e6ee:	fb06 7903 	mla	r9, r6, r3, r7
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e6f2:	f915 6c01 	ldrsb.w	r6, [r5, #-1]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e6f6:	f910 3c01 	ldrsb.w	r3, [r0, #-1]
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e6fa:	4464      	add	r4, ip
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e6fc:	4446      	add	r6, r8
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801e6fe:	4555      	cmp	r5, sl
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e700:	4463      	add	r3, ip
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801e702:	fb06 2204 	mla	r2, r6, r4, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801e706:	fb06 9303 	mla	r3, r6, r3, r9
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801e70a:	d1c3      	bne.n	801e694 <arm_nn_vec_mat_mult_t_per_ch_s8+0x2ec>
 801e70c:	f8dd b000 	ldr.w	fp, [sp]
 801e710:	f8dd 903c 	ldr.w	r9, [sp, #60]	@ 0x3c
            acc_0 = arm_nn_requantize(acc_0, *dst_multiplier++, *dst_shift++);
 801e714:	9903      	ldr	r1, [sp, #12]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801e716:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
 801e71a:	f859 7c08 	ldr.w	r7, [r9, #-8]
 801e71e:	f04f 0800 	mov.w	r8, #0
 801e722:	f851 5c08 	ldr.w	r5, [r1, #-8]
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801e726:	f109 0908 	add.w	r9, r9, #8
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e72a:	ea25 70e5 	bic.w	r0, r5, r5, asr #31
 801e72e:	fa02 f600 	lsl.w	r6, r2, r0
 801e732:	426a      	negs	r2, r5
    const int32_t remainder_mask = (1 << exponent) - 1;
 801e734:	2001      	movs	r0, #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e736:	ea22 7ae2 	bic.w	sl, r2, r2, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801e73a:	fbc6 4807 	smlal	r4, r8, r6, r7
    result = (int32_t)(mult.long_long >> 31);
 801e73e:	0fe1      	lsrs	r1, r4, #31
            acc_1 = arm_nn_requantize(acc_1, *dst_multiplier++, *dst_shift++);
 801e740:	9c03      	ldr	r4, [sp, #12]
    const int32_t remainder_mask = (1 << exponent) - 1;
 801e742:	fa00 f50a 	lsl.w	r5, r0, sl
    result = (int32_t)(mult.long_long >> 31);
 801e746:	ea41 0748 	orr.w	r7, r1, r8, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801e74a:	1e6e      	subs	r6, r5, #1
    if (result < 0)
 801e74c:	fa57 f10a 	asrs.w	r1, r7, sl
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801e750:	f04f 0a00 	mov.w	sl, #0
    int32_t remainder = remainder_mask & dividend;
 801e754:	ea07 0206 	and.w	r2, r7, r6
 801e758:	f854 7c04 	ldr.w	r7, [r4, #-4]
    int32_t threshold = remainder_mask >> 1;
 801e75c:	fa46 f600 	asr.w	r6, r6, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801e760:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
        threshold++;
 801e764:	bf48      	it	mi
 801e766:	1836      	addmi	r6, r6, r0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e768:	ea27 70e7 	bic.w	r0, r7, r7, asr #31
    if (remainder > threshold)
 801e76c:	42b2      	cmp	r2, r6
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e76e:	fa03 f200 	lsl.w	r2, r3, r0
 801e772:	f1c7 0300 	rsb	r3, r7, #0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801e776:	f859 6c0c 	ldr.w	r6, [r9, #-12]
    const int32_t remainder_mask = (1 << exponent) - 1;
 801e77a:	f04f 0001 	mov.w	r0, #1
        result++;
 801e77e:	bfc8      	it	gt
 801e780:	3101      	addgt	r1, #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e782:	ea23 77e3 	bic.w	r7, r3, r3, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801e786:	fbc2 4a06 	smlal	r4, sl, r2, r6
    result = (int32_t)(mult.long_long >> 31);
 801e78a:	0fe5      	lsrs	r5, r4, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801e78c:	40b8      	lsls	r0, r7
    result = (int32_t)(mult.long_long >> 31);
 801e78e:	ea45 064a 	orr.w	r6, r5, sl, lsl #1
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801e792:	9d09      	ldr	r5, [sp, #36]	@ 0x24
    const int32_t remainder_mask = (1 << exponent) - 1;
 801e794:	1e42      	subs	r2, r0, #1
 801e796:	9803      	ldr	r0, [sp, #12]
    if (result < 0)
 801e798:	fa56 f307 	asrs.w	r3, r6, r7
            acc_0 += dst_offset;
 801e79c:	9f1e      	ldr	r7, [sp, #120]	@ 0x78
    int32_t threshold = remainder_mask >> 1;
 801e79e:	ea4f 0462 	mov.w	r4, r2, asr #1
    int32_t remainder = remainder_mask & dividend;
 801e7a2:	ea06 0802 	and.w	r8, r6, r2
 801e7a6:	4439      	add	r1, r7
            acc_0 = MAX(acc_0, activation_min);
 801e7a8:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
        threshold++;
 801e7aa:	bf48      	it	mi
 801e7ac:	3401      	addmi	r4, #1
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801e7ae:	3008      	adds	r0, #8
 801e7b0:	9a04      	ldr	r2, [sp, #16]
 801e7b2:	3501      	adds	r5, #1
    if (remainder > threshold)
 801e7b4:	45a0      	cmp	r8, r4
 801e7b6:	9003      	str	r0, [sp, #12]
 801e7b8:	9c07      	ldr	r4, [sp, #28]
        result++;
 801e7ba:	bfc8      	it	gt
 801e7bc:	3301      	addgt	r3, #1
            acc_0 = MAX(acc_0, activation_min);
 801e7be:	42b1      	cmp	r1, r6
            *(dst + address_offset) = (int8_t)acc_1;
 801e7c0:	9825      	ldr	r0, [sp, #148]	@ 0x94
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801e7c2:	4422      	add	r2, r4
            acc_1 += dst_offset;
 801e7c4:	443b      	add	r3, r7
            acc_0 = MAX(acc_0, activation_min);
 801e7c6:	bfb8      	it	lt
 801e7c8:	4631      	movlt	r1, r6
            acc_0 = MIN(acc_0, activation_max);
 801e7ca:	9f24      	ldr	r7, [sp, #144]	@ 0x90
            acc_1 = MAX(acc_1, activation_min);
 801e7cc:	42b3      	cmp	r3, r6
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801e7ce:	9204      	str	r2, [sp, #16]
 801e7d0:	9509      	str	r5, [sp, #36]	@ 0x24
            acc_1 = MAX(acc_1, activation_min);
 801e7d2:	bfb8      	it	lt
 801e7d4:	4633      	movlt	r3, r6
            acc_0 = MIN(acc_0, activation_max);
 801e7d6:	42b9      	cmp	r1, r7
            *dst = (int8_t)acc_0;
 801e7d8:	9e08      	ldr	r6, [sp, #32]
            acc_0 = MIN(acc_0, activation_max);
 801e7da:	bfa8      	it	ge
 801e7dc:	4639      	movge	r1, r7
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801e7de:	9f05      	ldr	r7, [sp, #20]
            *dst = (int8_t)acc_0;
 801e7e0:	7031      	strb	r1, [r6, #0]
            acc_1 = MIN(acc_1, activation_max);
 801e7e2:	9924      	ldr	r1, [sp, #144]	@ 0x90
 801e7e4:	428b      	cmp	r3, r1
 801e7e6:	bfa8      	it	ge
 801e7e8:	460b      	movge	r3, r1
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801e7ea:	42bd      	cmp	r5, r7
            *(dst + address_offset) = (int8_t)acc_1;
 801e7ec:	5433      	strb	r3, [r6, r0]
            dst += 2 * address_offset;
 801e7ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801e7f0:	eb06 0203 	add.w	r2, r6, r3
 801e7f4:	9208      	str	r2, [sp, #32]
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801e7f6:	da07      	bge.n	801e808 <arm_nn_vec_mat_mult_t_per_ch_s8+0x460>
            if (bias)
 801e7f8:	9d01      	ldr	r5, [sp, #4]
 801e7fa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801e7fc:	2d00      	cmp	r5, #0
 801e7fe:	f47f ae21 	bne.w	801e444 <arm_nn_vec_mat_mult_t_per_ch_s8+0x9c>
 801e802:	462a      	mov	r2, r5
            int32_t acc_1 = 0;
 801e804:	462b      	mov	r3, r5
 801e806:	e621      	b.n	801e44c <arm_nn_vec_mat_mult_t_per_ch_s8+0xa4>
 801e808:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 801e80a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 801e80c:	f8dd c070 	ldr.w	ip, [sp, #112]	@ 0x70
 801e810:	fb07 5604 	mla	r6, r7, r4, r5
 801e814:	f8dd a07c 	ldr.w	sl, [sp, #124]	@ 0x7c
 801e818:	eb00 03c7 	add.w	r3, r0, r7, lsl #3
 801e81c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801e81e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 801e820:	eb0a 09c7 	add.w	r9, sl, r7, lsl #3
 801e824:	fb07 c801 	mla	r8, r7, r1, ip
 801e828:	960a      	str	r6, [sp, #40]	@ 0x28
 801e82a:	9320      	str	r3, [sp, #128]	@ 0x80
        }

        if (rhs_rows & 0x1)
 801e82c:	07d2      	lsls	r2, r2, #31
 801e82e:	f140 830d 	bpl.w	801ee4c <arm_nn_vec_mat_mult_t_per_ch_s8+0xaa4>
        {
            int32_t acc_0 = 0;
            if (bias)
 801e832:	9b01      	ldr	r3, [sp, #4]
 801e834:	b103      	cbz	r3, 801e838 <arm_nn_vec_mat_mult_t_per_ch_s8+0x490>
            {
                acc_0 = *bias++;
 801e836:	681b      	ldr	r3, [r3, #0]
            }
            const int32_t col_loop_cnt = rhs_cols / 4;
 801e838:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801e83a:	2a00      	cmp	r2, #0
 801e83c:	bfb8      	it	lt
 801e83e:	3203      	addlt	r2, #3

            const int8_t *lhs_vec = lhs;
            const int8_t *rhs_ptr = rhs;

            for (int32_t i = col_loop_cnt; i != 0; i--)
 801e840:	1097      	asrs	r7, r2, #2
 801e842:	f000 851a 	beq.w	801f27a <arm_nn_vec_mat_mult_t_per_ch_s8+0xed2>
 801e846:	f017 0503 	ands.w	r5, r7, #3
            const int8_t *rhs_ptr = rhs;
 801e84a:	990a      	ldr	r1, [sp, #40]	@ 0x28
            const int8_t *lhs_vec = lhs;
 801e84c:	f8dd c008 	ldr.w	ip, [sp, #8]
            for (int32_t i = col_loop_cnt; i != 0; i--)
 801e850:	46be      	mov	lr, r7
 801e852:	f107 3aff 	add.w	sl, r7, #4294967295
 801e856:	d03d      	beq.n	801e8d4 <arm_nn_vec_mat_mult_t_per_ch_s8+0x52c>
 801e858:	2d01      	cmp	r5, #1
 801e85a:	d027      	beq.n	801e8ac <arm_nn_vec_mat_mult_t_per_ch_s8+0x504>
 801e85c:	2d02      	cmp	r5, #2
 801e85e:	d012      	beq.n	801e886 <arm_nn_vec_mat_mult_t_per_ch_s8+0x4de>
    memcpy(&val, *in_s8, 4);
 801e860:	f85c 4b04 	ldr.w	r4, [ip], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e864:	9e06      	ldr	r6, [sp, #24]
 801e866:	fa26 fe94 	sxtab16	lr, r6, r4, ror #8
 801e86a:	990a      	ldr	r1, [sp, #40]	@ 0x28
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e86c:	fa26 f584 	sxtab16	r5, r6, r4
 801e870:	f851 2b04 	ldr.w	r2, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e874:	fa2b f092 	sxtab16	r0, fp, r2, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e878:	fa2b f482 	sxtab16	r4, fp, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e87c:	fb20 330e 	smlad	r3, r0, lr, r3
 801e880:	fb24 3305 	smlad	r3, r4, r5, r3
 801e884:	46d6      	mov	lr, sl
 801e886:	f85c 6b04 	ldr.w	r6, [ip], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e88a:	9a06      	ldr	r2, [sp, #24]
 801e88c:	fa22 fa96 	sxtab16	sl, r2, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e890:	fa22 f586 	sxtab16	r5, r2, r6
 801e894:	f851 0b04 	ldr.w	r0, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e898:	fa2b f490 	sxtab16	r4, fp, r0, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e89c:	fa2b f680 	sxtab16	r6, fp, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e8a0:	fb24 330a 	smlad	r3, r4, sl, r3
 801e8a4:	fb26 3305 	smlad	r3, r6, r5, r3
 801e8a8:	f10e 3eff 	add.w	lr, lr, #4294967295
 801e8ac:	f85c ab04 	ldr.w	sl, [ip], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e8b0:	9a06      	ldr	r2, [sp, #24]
 801e8b2:	fa22 f59a 	sxtab16	r5, r2, sl, ror #8
 801e8b6:	f851 6b04 	ldr.w	r6, [r1], #4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e8ba:	fa22 f08a 	sxtab16	r0, r2, sl
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e8be:	fa2b f496 	sxtab16	r4, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e8c2:	fa2b fa86 	sxtab16	sl, fp, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e8c6:	fb24 3305 	smlad	r3, r4, r5, r3
 801e8ca:	fb2a 3300 	smlad	r3, sl, r0, r3
 801e8ce:	f1be 0e01 	subs.w	lr, lr, #1
 801e8d2:	d046      	beq.n	801e962 <arm_nn_vec_mat_mult_t_per_ch_s8+0x5ba>
 801e8d4:	9a06      	ldr	r2, [sp, #24]
 801e8d6:	9700      	str	r7, [sp, #0]
 801e8d8:	4667      	mov	r7, ip
 801e8da:	f857 5b04 	ldr.w	r5, [r7], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e8de:	fa22 fa95 	sxtab16	sl, r2, r5, ror #8
 801e8e2:	460e      	mov	r6, r1
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e8e4:	fa22 f485 	sxtab16	r4, r2, r5
 801e8e8:	f856 0b04 	ldr.w	r0, [r6], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e8ec:	fa2b f590 	sxtab16	r5, fp, r0, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e8f0:	fa2b f080 	sxtab16	r0, fp, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e8f4:	fb25 330a 	smlad	r3, r5, sl, r3
 801e8f8:	fb20 3304 	smlad	r3, r0, r4, r3
 801e8fc:	f8dc 4004 	ldr.w	r4, [ip, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e900:	fa22 fa94 	sxtab16	sl, r2, r4, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e904:	fa22 f584 	sxtab16	r5, r2, r4
 801e908:	684c      	ldr	r4, [r1, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e90a:	fa2b f094 	sxtab16	r0, fp, r4, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e90e:	fa2b f484 	sxtab16	r4, fp, r4
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e912:	fb20 330a 	smlad	r3, r0, sl, r3
 801e916:	fb24 3a05 	smlad	sl, r4, r5, r3
 801e91a:	687f      	ldr	r7, [r7, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e91c:	fa22 f597 	sxtab16	r5, r2, r7, ror #8
 801e920:	6870      	ldr	r0, [r6, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e922:	fa22 f487 	sxtab16	r4, r2, r7
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e926:	fa2b f690 	sxtab16	r6, fp, r0, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e92a:	fa2b f380 	sxtab16	r3, fp, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e92e:	fb26 a705 	smlad	r7, r6, r5, sl
 801e932:	fb23 7a04 	smlad	sl, r3, r4, r7
 801e936:	f8dc 500c 	ldr.w	r5, [ip, #12]
    *in_s8 += 4;
 801e93a:	f10c 0c10 	add.w	ip, ip, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e93e:	fa22 f095 	sxtab16	r0, r2, r5, ror #8
    memcpy(&val, *in_s8, 4);
 801e942:	68ce      	ldr	r6, [r1, #12]
    *in_s8 += 4;
 801e944:	3110      	adds	r1, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e946:	fa22 f485 	sxtab16	r4, r2, r5
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801e94a:	fa2b f796 	sxtab16	r7, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801e94e:	fa2b f386 	sxtab16	r3, fp, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801e952:	fb27 a500 	smlad	r5, r7, r0, sl
 801e956:	fb23 5304 	smlad	r3, r3, r4, r5
 801e95a:	f1be 0e04 	subs.w	lr, lr, #4
 801e95e:	d1bb      	bne.n	801e8d8 <arm_nn_vec_mat_mult_t_per_ch_s8+0x530>
 801e960:	9f00      	ldr	r7, [sp, #0]
 801e962:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801e964:	00be      	lsls	r6, r7, #2
 801e966:	9802      	ldr	r0, [sp, #8]
 801e968:	eb01 0287 	add.w	r2, r1, r7, lsl #2
 801e96c:	eb00 0487 	add.w	r4, r0, r7, lsl #2
 801e970:	920a      	str	r2, [sp, #40]	@ 0x28
 801e972:	9402      	str	r4, [sp, #8]

                acc_0 = SMLAD(ker_1, vec_1, acc_0);
                acc_0 = SMLAD(ker_0, vec_0, acc_0);
            }

            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 801e974:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 801e976:	42b7      	cmp	r7, r6
 801e978:	f340 80b4 	ble.w	801eae4 <arm_nn_vec_mat_mult_t_per_ch_s8+0x73c>
 801e97c:	1bbd      	subs	r5, r7, r6
 801e97e:	9902      	ldr	r1, [sp, #8]
 801e980:	f015 0207 	ands.w	r2, r5, #7
 801e984:	eb01 0605 	add.w	r6, r1, r5
 801e988:	f000 8471 	beq.w	801f26e <arm_nn_vec_mat_mult_t_per_ch_s8+0xec6>
 801e98c:	2a01      	cmp	r2, #1
 801e98e:	d050      	beq.n	801ea32 <arm_nn_vec_mat_mult_t_per_ch_s8+0x68a>
 801e990:	2a02      	cmp	r2, #2
 801e992:	d040      	beq.n	801ea16 <arm_nn_vec_mat_mult_t_per_ch_s8+0x66e>
 801e994:	2a03      	cmp	r2, #3
 801e996:	d030      	beq.n	801e9fa <arm_nn_vec_mat_mult_t_per_ch_s8+0x652>
 801e998:	2a04      	cmp	r2, #4
 801e99a:	d020      	beq.n	801e9de <arm_nn_vec_mat_mult_t_per_ch_s8+0x636>
 801e99c:	2a05      	cmp	r2, #5
 801e99e:	d010      	beq.n	801e9c2 <arm_nn_vec_mat_mult_t_per_ch_s8+0x61a>
 801e9a0:	2a06      	cmp	r2, #6
 801e9a2:	f040 8450 	bne.w	801f246 <arm_nn_vec_mat_mult_t_per_ch_s8+0xe9e>
            {
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e9a6:	9a02      	ldr	r2, [sp, #8]
                lhs_vec++;
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801e9a8:	980a      	ldr	r0, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e9aa:	f912 cb01 	ldrsb.w	ip, [r2], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801e9ae:	f910 bb01 	ldrsb.w	fp, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e9b2:	991d      	ldr	r1, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801e9b4:	9c26      	ldr	r4, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e9b6:	448c      	add	ip, r1
 801e9b8:	9202      	str	r2, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801e9ba:	44a3      	add	fp, r4
 801e9bc:	900a      	str	r0, [sp, #40]	@ 0x28
 801e9be:	fb0c 330b 	mla	r3, ip, fp, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e9c2:	9f02      	ldr	r7, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801e9c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e9c6:	f917 ab01 	ldrsb.w	sl, [r7], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801e9ca:	f911 2b01 	ldrsb.w	r2, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e9ce:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801e9d0:	9826      	ldr	r0, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e9d2:	44aa      	add	sl, r5
 801e9d4:	9702      	str	r7, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801e9d6:	4402      	add	r2, r0
 801e9d8:	910a      	str	r1, [sp, #40]	@ 0x28
 801e9da:	fb0a 3302 	mla	r3, sl, r2, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e9de:	9c02      	ldr	r4, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801e9e0:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e9e2:	f914 cb01 	ldrsb.w	ip, [r4], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801e9e6:	f915 bb01 	ldrsb.w	fp, [r5], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e9ea:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801e9ec:	9926      	ldr	r1, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e9ee:	44bc      	add	ip, r7
 801e9f0:	9402      	str	r4, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801e9f2:	448b      	add	fp, r1
 801e9f4:	950a      	str	r5, [sp, #40]	@ 0x28
 801e9f6:	fb0c 330b 	mla	r3, ip, fp, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e9fa:	9a02      	ldr	r2, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801e9fc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801e9fe:	f912 ab01 	ldrsb.w	sl, [r2], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ea02:	f914 cb01 	ldrsb.w	ip, [r4], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea06:	981d      	ldr	r0, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ea08:	9f26      	ldr	r7, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea0a:	4482      	add	sl, r0
 801ea0c:	9202      	str	r2, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ea0e:	44bc      	add	ip, r7
 801ea10:	940a      	str	r4, [sp, #40]	@ 0x28
 801ea12:	fb0a 330c 	mla	r3, sl, ip, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea16:	9d02      	ldr	r5, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ea18:	980a      	ldr	r0, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea1a:	f915 bb01 	ldrsb.w	fp, [r5], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ea1e:	f910 2b01 	ldrsb.w	r2, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea22:	991d      	ldr	r1, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ea24:	9c26      	ldr	r4, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea26:	448b      	add	fp, r1
 801ea28:	9502      	str	r5, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ea2a:	4422      	add	r2, r4
 801ea2c:	900a      	str	r0, [sp, #40]	@ 0x28
 801ea2e:	fb0b 3302 	mla	r3, fp, r2, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea32:	9f02      	ldr	r7, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ea34:	990a      	ldr	r1, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea36:	f917 ab01 	ldrsb.w	sl, [r7], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ea3a:	f911 cb01 	ldrsb.w	ip, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea3e:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 801ea40:	42b7      	cmp	r7, r6
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ea42:	9c26      	ldr	r4, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea44:	44aa      	add	sl, r5
 801ea46:	9702      	str	r7, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ea48:	44a4      	add	ip, r4
 801ea4a:	910a      	str	r1, [sp, #40]	@ 0x28
 801ea4c:	fb0a 330c 	mla	r3, sl, ip, r3
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 801ea50:	d048      	beq.n	801eae4 <arm_nn_vec_mat_mult_t_per_ch_s8+0x73c>
 801ea52:	463a      	mov	r2, r7
 801ea54:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801ea56:	981d      	ldr	r0, [sp, #116]	@ 0x74
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea58:	4693      	mov	fp, r2
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ea5a:	460d      	mov	r5, r1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea5c:	f992 e001 	ldrsb.w	lr, [r2, #1]
                lhs_vec++;
 801ea60:	3208      	adds	r2, #8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea62:	f91b ab01 	ldrsb.w	sl, [fp], #1
                rhs_ptr++;
 801ea66:	3108      	adds	r1, #8
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ea68:	f915 cb01 	ldrsb.w	ip, [r5], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea6c:	4486      	add	lr, r0
 801ea6e:	4482      	add	sl, r0
 801ea70:	f99b 7001 	ldrsb.w	r7, [fp, #1]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ea74:	44a4      	add	ip, r4
 801ea76:	f995 b001 	ldrsb.w	fp, [r5, #1]
 801ea7a:	f911 5c07 	ldrsb.w	r5, [r1, #-7]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea7e:	4407      	add	r7, r0
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ea80:	fb0a 330c 	mla	r3, sl, ip, r3
 801ea84:	44a3      	add	fp, r4
 801ea86:	4425      	add	r5, r4
 801ea88:	fb0e 3a05 	mla	sl, lr, r5, r3
 801ea8c:	f911 3c05 	ldrsb.w	r3, [r1, #-5]
 801ea90:	f911 5c04 	ldrsb.w	r5, [r1, #-4]
 801ea94:	fb07 ac0b 	mla	ip, r7, fp, sl
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ea98:	f912 7c05 	ldrsb.w	r7, [r2, #-5]
 801ea9c:	f912 ac04 	ldrsb.w	sl, [r2, #-4]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801eaa0:	4423      	add	r3, r4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801eaa2:	4407      	add	r7, r0
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801eaa4:	4425      	add	r5, r4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801eaa6:	4482      	add	sl, r0
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801eaa8:	fb07 cb03 	mla	fp, r7, r3, ip
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801eaac:	f912 7c03 	ldrsb.w	r7, [r2, #-3]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801eab0:	f911 3c03 	ldrsb.w	r3, [r1, #-3]
 801eab4:	fb0a bc05 	mla	ip, sl, r5, fp
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801eab8:	4407      	add	r7, r0
 801eaba:	f912 ac02 	ldrsb.w	sl, [r2, #-2]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801eabe:	4423      	add	r3, r4
 801eac0:	f911 5c02 	ldrsb.w	r5, [r1, #-2]
 801eac4:	fb07 cb03 	mla	fp, r7, r3, ip
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801eac8:	4482      	add	sl, r0
 801eaca:	f912 7c01 	ldrsb.w	r7, [r2, #-1]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801eace:	4425      	add	r5, r4
 801ead0:	f911 3c01 	ldrsb.w	r3, [r1, #-1]
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 801ead4:	42b2      	cmp	r2, r6
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801ead6:	fb0a bc05 	mla	ip, sl, r5, fp
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801eada:	4407      	add	r7, r0
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801eadc:	4423      	add	r3, r4
 801eade:	fb07 c303 	mla	r3, r7, r3, ip
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 801eae2:	d1b9      	bne.n	801ea58 <arm_nn_vec_mat_mult_t_per_ch_s8+0x6b0>
            }

            acc_0 = arm_nn_requantize(acc_0, *dst_multiplier++, *dst_shift++);
 801eae4:	9c20      	ldr	r4, [sp, #128]	@ 0x80
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801eae6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 801eaea:	f8d9 1000 	ldr.w	r1, [r9]
 801eaee:	f04f 0900 	mov.w	r9, #0
 801eaf2:	6826      	ldr	r6, [r4, #0]
 801eaf4:	46cb      	mov	fp, r9
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801eaf6:	ea26 70e6 	bic.w	r0, r6, r6, asr #31
 801eafa:	4275      	negs	r5, r6
 801eafc:	4083      	lsls	r3, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801eafe:	fbc3 2b01 	smlal	r2, fp, r3, r1
    result = (int32_t)(mult.long_long >> 31);
 801eb02:	0fd7      	lsrs	r7, r2, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801eb04:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
    result = (int32_t)(mult.long_long >> 31);
 801eb08:	ea47 044b 	orr.w	r4, r7, fp, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801eb0c:	e183      	b.n	801ee16 <arm_nn_vec_mat_mult_t_per_ch_s8+0xa6e>
 801eb0e:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 801eb10:	9d20      	ldr	r5, [sp, #128]	@ 0x80
 801eb12:	f8dd c070 	ldr.w	ip, [sp, #112]	@ 0x70
 801eb16:	fb03 7604 	mla	r6, r3, r4, r7
 801eb1a:	f8dd 907c 	ldr.w	r9, [sp, #124]	@ 0x7c
 801eb1e:	eb05 00c3 	add.w	r0, r5, r3, lsl #3
 801eb22:	9908      	ldr	r1, [sp, #32]
 801eb24:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 801eb26:	eb09 09c3 	add.w	r9, r9, r3, lsl #3
 801eb2a:	fb03 c801 	mla	r8, r3, r1, ip
 801eb2e:	960a      	str	r6, [sp, #40]	@ 0x28
 801eb30:	9020      	str	r0, [sp, #128]	@ 0x80
            *dst = (int8_t)acc_0;
            *(dst + address_offset) = (int8_t)acc_1;
            dst += 2 * address_offset;
        }

        if (rhs_rows & 0x1)
 801eb32:	07d3      	lsls	r3, r2, #31
 801eb34:	f140 818a 	bpl.w	801ee4c <arm_nn_vec_mat_mult_t_per_ch_s8+0xaa4>
        {
            int32_t acc_0 = 0;
            if (bias)
 801eb38:	9b01      	ldr	r3, [sp, #4]
 801eb3a:	b10b      	cbz	r3, 801eb40 <arm_nn_vec_mat_mult_t_per_ch_s8+0x798>
            {
                acc_0 = *bias++;
 801eb3c:	681a      	ldr	r2, [r3, #0]
 801eb3e:	9226      	str	r2, [sp, #152]	@ 0x98
            }
            const int32_t col_loop_cnt = rhs_cols / 4;
 801eb40:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 801eb42:	2f00      	cmp	r7, #0
 801eb44:	bfb8      	it	lt
 801eb46:	3703      	addlt	r7, #3

            const int8_t *lhs_vec = lhs;
            const int8_t *rhs_ptr = rhs;

            for (int32_t i = col_loop_cnt; i != 0; i--)
 801eb48:	10bf      	asrs	r7, r7, #2
 801eb4a:	f000 8092 	beq.w	801ec72 <arm_nn_vec_mat_mult_t_per_ch_s8+0x8ca>
 801eb4e:	f017 0603 	ands.w	r6, r7, #3
            const int8_t *rhs_ptr = rhs;
 801eb52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
            const int8_t *lhs_vec = lhs;
 801eb54:	9902      	ldr	r1, [sp, #8]
            for (int32_t i = col_loop_cnt; i != 0; i--)
 801eb56:	463c      	mov	r4, r7
 801eb58:	f107 3aff 	add.w	sl, r7, #4294967295
 801eb5c:	f000 8371 	beq.w	801f242 <arm_nn_vec_mat_mult_t_per_ch_s8+0xe9a>
 801eb60:	2e01      	cmp	r6, #1
 801eb62:	d027      	beq.n	801ebb4 <arm_nn_vec_mat_mult_t_per_ch_s8+0x80c>
 801eb64:	2e02      	cmp	r6, #2
 801eb66:	d012      	beq.n	801eb8e <arm_nn_vec_mat_mult_t_per_ch_s8+0x7e6>
    memcpy(&val, *in_s8, 4);
 801eb68:	f851 5b04 	ldr.w	r5, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801eb6c:	fa2b f495 	sxtab16	r4, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801eb70:	fa2b f685 	sxtab16	r6, fp, r5
 801eb74:	f852 cb04 	ldr.w	ip, [r2], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801eb78:	fa2f f09c 	sxtb16	r0, ip, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801eb7c:	fa2f f58c 	sxtb16	r5, ip
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801eb80:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801eb82:	fb20 3404 	smlad	r4, r0, r4, r3
 801eb86:	fb25 4606 	smlad	r6, r5, r6, r4
 801eb8a:	4654      	mov	r4, sl
 801eb8c:	9626      	str	r6, [sp, #152]	@ 0x98
 801eb8e:	f851 ab04 	ldr.w	sl, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801eb92:	fa2b f69a 	sxtab16	r6, fp, sl, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801eb96:	fa2b f08a 	sxtab16	r0, fp, sl
 801eb9a:	f852 cb04 	ldr.w	ip, [r2], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801eb9e:	fa2f f59c 	sxtb16	r5, ip, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801eba2:	fa2f fa8c 	sxtb16	sl, ip
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801eba6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801eba8:	fb25 3606 	smlad	r6, r5, r6, r3
 801ebac:	fb2a 6000 	smlad	r0, sl, r0, r6
 801ebb0:	3c01      	subs	r4, #1
 801ebb2:	9026      	str	r0, [sp, #152]	@ 0x98
 801ebb4:	f851 5b04 	ldr.w	r5, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801ebb8:	fa2b fa95 	sxtab16	sl, fp, r5, ror #8
 801ebbc:	f852 cb04 	ldr.w	ip, [r2], #4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801ebc0:	fa2b f685 	sxtab16	r6, fp, r5
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801ebc4:	fa2f f09c 	sxtb16	r0, ip, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ebc8:	9b26      	ldr	r3, [sp, #152]	@ 0x98
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ebca:	fa2f fc8c 	sxtb16	ip, ip
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ebce:	fb20 350a 	smlad	r5, r0, sl, r3
 801ebd2:	fb2c 5306 	smlad	r3, ip, r6, r5
 801ebd6:	3c01      	subs	r4, #1
 801ebd8:	9326      	str	r3, [sp, #152]	@ 0x98
 801ebda:	d041      	beq.n	801ec60 <arm_nn_vec_mat_mult_t_per_ch_s8+0x8b8>
 801ebdc:	460d      	mov	r5, r1
 801ebde:	f855 6b04 	ldr.w	r6, [r5], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801ebe2:	fa2b fa96 	sxtab16	sl, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801ebe6:	fa2b fc86 	sxtab16	ip, fp, r6
 801ebea:	4616      	mov	r6, r2
 801ebec:	f856 0b04 	ldr.w	r0, [r6], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801ebf0:	fa2f fe90 	sxtb16	lr, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ebf4:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ebf8:	fb2e 330a 	smlad	r3, lr, sl, r3
 801ebfc:	fb20 330c 	smlad	r3, r0, ip, r3
 801ec00:	6848      	ldr	r0, [r1, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801ec02:	fa2b fa90 	sxtab16	sl, fp, r0, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801ec06:	fa2b fc80 	sxtab16	ip, fp, r0
 801ec0a:	6850      	ldr	r0, [r2, #4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801ec0c:	fa2f fe90 	sxtb16	lr, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ec10:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ec14:	fb2e 330a 	smlad	r3, lr, sl, r3
 801ec18:	fb20 3a0c 	smlad	sl, r0, ip, r3
 801ec1c:	686d      	ldr	r5, [r5, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801ec1e:	fa2b f095 	sxtab16	r0, fp, r5, ror #8
 801ec22:	6873      	ldr	r3, [r6, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801ec24:	fa2b fc85 	sxtab16	ip, fp, r5
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801ec28:	fa2f f693 	sxtb16	r6, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ec2c:	fa2f f583 	sxtb16	r5, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ec30:	fb26 aa00 	smlad	sl, r6, r0, sl
 801ec34:	fb25 a30c 	smlad	r3, r5, ip, sl
 801ec38:	68c8      	ldr	r0, [r1, #12]
    *in_s8 += 4;
 801ec3a:	3110      	adds	r1, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801ec3c:	fa2b fc90 	sxtab16	ip, fp, r0, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801ec40:	fa2b f580 	sxtab16	r5, fp, r0
 801ec44:	3210      	adds	r2, #16
    memcpy(&val, *in_s8, 4);
 801ec46:	f852 0c04 	ldr.w	r0, [r2, #-4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801ec4a:	fa2f f690 	sxtb16	r6, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ec4e:	fa2f fa80 	sxtb16	sl, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ec52:	fb26 330c 	smlad	r3, r6, ip, r3
 801ec56:	fb2a 3305 	smlad	r3, sl, r5, r3
 801ec5a:	3c04      	subs	r4, #4
 801ec5c:	d1be      	bne.n	801ebdc <arm_nn_vec_mat_mult_t_per_ch_s8+0x834>
 801ec5e:	9326      	str	r3, [sp, #152]	@ 0x98
 801ec60:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801ec62:	9c02      	ldr	r4, [sp, #8]
 801ec64:	eb02 0187 	add.w	r1, r2, r7, lsl #2
 801ec68:	eb04 0587 	add.w	r5, r4, r7, lsl #2
 801ec6c:	00bf      	lsls	r7, r7, #2
 801ec6e:	910a      	str	r1, [sp, #40]	@ 0x28
 801ec70:	9502      	str	r5, [sp, #8]

                acc_0 = SMLAD(ker_1, vec_1, acc_0);
                acc_0 = SMLAD(ker_0, vec_0, acc_0);
            }

            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 801ec72:	9821      	ldr	r0, [sp, #132]	@ 0x84
 801ec74:	42b8      	cmp	r0, r7
 801ec76:	f340 80b9 	ble.w	801edec <arm_nn_vec_mat_mult_t_per_ch_s8+0xa44>
 801ec7a:	1bc6      	subs	r6, r0, r7
 801ec7c:	9a02      	ldr	r2, [sp, #8]
 801ec7e:	f016 0307 	ands.w	r3, r6, #7
 801ec82:	eb02 0506 	add.w	r5, r2, r6
 801ec86:	f000 82ee 	beq.w	801f266 <arm_nn_vec_mat_mult_t_per_ch_s8+0xebe>
 801ec8a:	2b01      	cmp	r3, #1
 801ec8c:	d05c      	beq.n	801ed48 <arm_nn_vec_mat_mult_t_per_ch_s8+0x9a0>
 801ec8e:	2b02      	cmp	r3, #2
 801ec90:	d04c      	beq.n	801ed2c <arm_nn_vec_mat_mult_t_per_ch_s8+0x984>
 801ec92:	2b03      	cmp	r3, #3
 801ec94:	d03c      	beq.n	801ed10 <arm_nn_vec_mat_mult_t_per_ch_s8+0x968>
 801ec96:	2b04      	cmp	r3, #4
 801ec98:	d02c      	beq.n	801ecf4 <arm_nn_vec_mat_mult_t_per_ch_s8+0x94c>
 801ec9a:	2b05      	cmp	r3, #5
 801ec9c:	d01c      	beq.n	801ecd8 <arm_nn_vec_mat_mult_t_per_ch_s8+0x930>
 801ec9e:	2b06      	cmp	r3, #6
 801eca0:	d00c      	beq.n	801ecbc <arm_nn_vec_mat_mult_t_per_ch_s8+0x914>
            {
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801eca2:	f912 bb01 	ldrsb.w	fp, [r2], #1
                lhs_vec++;
                acc_0 += lhs_temp * (*rhs_ptr);
 801eca6:	990a      	ldr	r1, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801eca8:	9202      	str	r2, [sp, #8]
 801ecaa:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr);
 801ecac:	f911 4b01 	ldrsb.w	r4, [r1], #1
 801ecb0:	9f26      	ldr	r7, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ecb2:	4493      	add	fp, r2
                acc_0 += lhs_temp * (*rhs_ptr);
 801ecb4:	910a      	str	r1, [sp, #40]	@ 0x28
 801ecb6:	fb0b 7004 	mla	r0, fp, r4, r7
 801ecba:	9026      	str	r0, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ecbc:	9e02      	ldr	r6, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 801ecbe:	990a      	ldr	r1, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ecc0:	f916 cb01 	ldrsb.w	ip, [r6], #1
 801ecc4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr);
 801ecc6:	f911 ab01 	ldrsb.w	sl, [r1], #1
 801ecca:	9a26      	ldr	r2, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801eccc:	449c      	add	ip, r3
 801ecce:	9602      	str	r6, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 801ecd0:	fb0c 240a 	mla	r4, ip, sl, r2
 801ecd4:	910a      	str	r1, [sp, #40]	@ 0x28
 801ecd6:	9426      	str	r4, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ecd8:	9f02      	ldr	r7, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 801ecda:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ecdc:	f917 bb01 	ldrsb.w	fp, [r7], #1
 801ece0:	981d      	ldr	r0, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr);
 801ece2:	f916 3b01 	ldrsb.w	r3, [r6], #1
 801ece6:	9926      	ldr	r1, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ece8:	4483      	add	fp, r0
 801ecea:	9702      	str	r7, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 801ecec:	fb0b 1203 	mla	r2, fp, r3, r1
 801ecf0:	960a      	str	r6, [sp, #40]	@ 0x28
 801ecf2:	9226      	str	r2, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ecf4:	9c02      	ldr	r4, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 801ecf6:	980a      	ldr	r0, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ecf8:	f914 cb01 	ldrsb.w	ip, [r4], #1
 801ecfc:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr);
 801ecfe:	f910 6b01 	ldrsb.w	r6, [r0], #1
 801ed02:	9b26      	ldr	r3, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed04:	44bc      	add	ip, r7
 801ed06:	9402      	str	r4, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed08:	fb0c 3106 	mla	r1, ip, r6, r3
 801ed0c:	900a      	str	r0, [sp, #40]	@ 0x28
 801ed0e:	9126      	str	r1, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed10:	9a02      	ldr	r2, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed12:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed14:	f912 ab01 	ldrsb.w	sl, [r2], #1
 801ed18:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed1a:	f917 0b01 	ldrsb.w	r0, [r7], #1
 801ed1e:	9e26      	ldr	r6, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed20:	44a2      	add	sl, r4
 801ed22:	9202      	str	r2, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed24:	fb0a 6300 	mla	r3, sl, r0, r6
 801ed28:	970a      	str	r7, [sp, #40]	@ 0x28
 801ed2a:	9326      	str	r3, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed2c:	9902      	ldr	r1, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed2e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed30:	f911 bb01 	ldrsb.w	fp, [r1], #1
 801ed34:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed36:	f914 7b01 	ldrsb.w	r7, [r4], #1
 801ed3a:	9826      	ldr	r0, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed3c:	4493      	add	fp, r2
 801ed3e:	9102      	str	r1, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed40:	fb0b 0607 	mla	r6, fp, r7, r0
 801ed44:	940a      	str	r4, [sp, #40]	@ 0x28
 801ed46:	9626      	str	r6, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed48:	9902      	ldr	r1, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed4a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed4c:	f911 cb01 	ldrsb.w	ip, [r1], #1
 801ed50:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed52:	f914 ab01 	ldrsb.w	sl, [r4], #1
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 801ed56:	42a9      	cmp	r1, r5
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed58:	9a26      	ldr	r2, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed5a:	449c      	add	ip, r3
 801ed5c:	9102      	str	r1, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed5e:	fb0c 270a 	mla	r7, ip, sl, r2
 801ed62:	940a      	str	r4, [sp, #40]	@ 0x28
 801ed64:	9726      	str	r7, [sp, #152]	@ 0x98
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 801ed66:	d041      	beq.n	801edec <arm_nn_vec_mat_mult_t_per_ch_s8+0xa44>
 801ed68:	460a      	mov	r2, r1
 801ed6a:	981d      	ldr	r0, [sp, #116]	@ 0x74
 801ed6c:	990a      	ldr	r1, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed6e:	4696      	mov	lr, r2
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed70:	468b      	mov	fp, r1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed72:	f992 c001 	ldrsb.w	ip, [r2, #1]
                lhs_vec++;
 801ed76:	3208      	adds	r2, #8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed78:	f91e 6b01 	ldrsb.w	r6, [lr], #1
                rhs_ptr++;
 801ed7c:	3108      	adds	r1, #8
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed7e:	f91b 3b01 	ldrsb.w	r3, [fp], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed82:	4484      	add	ip, r0
 801ed84:	4406      	add	r6, r0
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed86:	f911 ac07 	ldrsb.w	sl, [r1, #-7]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed8a:	f99e e001 	ldrsb.w	lr, [lr, #1]
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed8e:	fb06 7703 	mla	r7, r6, r3, r7
 801ed92:	f99b 4001 	ldrsb.w	r4, [fp, #1]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ed96:	4486      	add	lr, r0
                acc_0 += lhs_temp * (*rhs_ptr);
 801ed98:	f911 3c05 	ldrsb.w	r3, [r1, #-5]
 801ed9c:	fb0c 760a 	mla	r6, ip, sl, r7
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801eda0:	f912 cc05 	ldrsb.w	ip, [r2, #-5]
                acc_0 += lhs_temp * (*rhs_ptr);
 801eda4:	f911 ac04 	ldrsb.w	sl, [r1, #-4]
 801eda8:	fb0e 6b04 	mla	fp, lr, r4, r6
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801edac:	4484      	add	ip, r0
 801edae:	f912 4c04 	ldrsb.w	r4, [r2, #-4]
                acc_0 += lhs_temp * (*rhs_ptr);
 801edb2:	fb0c b703 	mla	r7, ip, r3, fp
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801edb6:	f912 cc03 	ldrsb.w	ip, [r2, #-3]
 801edba:	4404      	add	r4, r0
                acc_0 += lhs_temp * (*rhs_ptr);
 801edbc:	f911 6c03 	ldrsb.w	r6, [r1, #-3]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801edc0:	4484      	add	ip, r0
                acc_0 += lhs_temp * (*rhs_ptr);
 801edc2:	fb04 7b0a 	mla	fp, r4, sl, r7
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801edc6:	f912 7c02 	ldrsb.w	r7, [r2, #-2]
                acc_0 += lhs_temp * (*rhs_ptr);
 801edca:	f911 4c02 	ldrsb.w	r4, [r1, #-2]
 801edce:	fb0c b306 	mla	r3, ip, r6, fp
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801edd2:	4407      	add	r7, r0
 801edd4:	f912 bc01 	ldrsb.w	fp, [r2, #-1]
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 801edd8:	42aa      	cmp	r2, r5
                acc_0 += lhs_temp * (*rhs_ptr);
 801edda:	f911 6c01 	ldrsb.w	r6, [r1, #-1]
 801edde:	fb07 3a04 	mla	sl, r7, r4, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ede2:	4483      	add	fp, r0
                acc_0 += lhs_temp * (*rhs_ptr);
 801ede4:	fb0b a706 	mla	r7, fp, r6, sl
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 801ede8:	d1c1      	bne.n	801ed6e <arm_nn_vec_mat_mult_t_per_ch_s8+0x9c6>
 801edea:	9726      	str	r7, [sp, #152]	@ 0x98
            }

            acc_0 = arm_nn_requantize(acc_0, *dst_multiplier++, *dst_shift++);
 801edec:	9d20      	ldr	r5, [sp, #128]	@ 0x80
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801edee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801edf2:	9826      	ldr	r0, [sp, #152]	@ 0x98
 801edf4:	682a      	ldr	r2, [r5, #0]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801edf6:	f8d9 4000 	ldr.w	r4, [r9]
 801edfa:	f04f 0900 	mov.w	r9, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801edfe:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 801ee02:	4257      	negs	r7, r2
 801ee04:	fa00 f601 	lsl.w	r6, r0, r1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ee08:	fbc6 3904 	smlal	r3, r9, r6, r4
    result = (int32_t)(mult.long_long >> 31);
 801ee0c:	0fdd      	lsrs	r5, r3, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801ee0e:	ea27 73e7 	bic.w	r3, r7, r7, asr #31
    result = (int32_t)(mult.long_long >> 31);
 801ee12:	ea45 0449 	orr.w	r4, r5, r9, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801ee16:	2601      	movs	r6, #1

            // Add offset
            acc_0 += dst_offset;

            // Clamp the result
            acc_0 = MAX(acc_0, activation_min);
 801ee18:	9823      	ldr	r0, [sp, #140]	@ 0x8c
            acc_0 = MIN(acc_0, activation_max);
 801ee1a:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 801ee1c:	409e      	lsls	r6, r3
    if (result < 0)
 801ee1e:	fa54 f303 	asrs.w	r3, r4, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801ee22:	f106 31ff 	add.w	r1, r6, #4294967295
    int32_t threshold = remainder_mask >> 1;
 801ee26:	ea4f 0261 	mov.w	r2, r1, asr #1
    int32_t remainder = remainder_mask & dividend;
 801ee2a:	ea04 0a01 	and.w	sl, r4, r1
            acc_0 += dst_offset;
 801ee2e:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
        threshold++;
 801ee30:	bf48      	it	mi
 801ee32:	3201      	addmi	r2, #1
    if (remainder > threshold)
 801ee34:	4592      	cmp	sl, r2
        result++;
 801ee36:	bfc8      	it	gt
 801ee38:	3301      	addgt	r3, #1
 801ee3a:	4423      	add	r3, r4
            acc_0 = MAX(acc_0, activation_min);
 801ee3c:	4283      	cmp	r3, r0
 801ee3e:	bfb8      	it	lt
 801ee40:	4603      	movlt	r3, r0
            acc_0 = MIN(acc_0, activation_max);
 801ee42:	42ab      	cmp	r3, r5
 801ee44:	bfa8      	it	ge
 801ee46:	462b      	movge	r3, r5
            *dst = (int8_t)acc_0;
 801ee48:	f888 3000 	strb.w	r3, [r8]
            rhs += rhs_cols;
        }
#endif
    }
    return ARM_CMSIS_NN_SUCCESS;
}
 801ee4c:	2000      	movs	r0, #0
 801ee4e:	b013      	add	sp, #76	@ 0x4c
 801ee50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801ee54:	2a01      	cmp	r2, #1
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 801ee56:	eac4 4b04 	pkhbt	fp, r4, r4, lsl #16
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801ee5a:	f77f ae6a 	ble.w	801eb32 <arm_nn_vec_mat_mult_t_per_ch_s8+0x78a>
            const int32_t col_loop_cnt = rhs_cols / 4;
 801ee5e:	9d21      	ldr	r5, [sp, #132]	@ 0x84
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801ee60:	2300      	movs	r3, #0
            rhs += 2 * rhs_cols;
 801ee62:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 801ee64:	f109 0a08 	add.w	sl, r9, #8
            const int32_t col_loop_cnt = rhs_cols / 4;
 801ee68:	2d00      	cmp	r5, #0
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801ee6a:	9306      	str	r3, [sp, #24]
            rhs += 2 * rhs_cols;
 801ee6c:	ea4f 0144 	mov.w	r1, r4, lsl #1
 801ee70:	9c02      	ldr	r4, [sp, #8]
            const int32_t col_loop_cnt = rhs_cols / 4;
 801ee72:	bfb8      	it	lt
 801ee74:	3503      	addlt	r5, #3
 801ee76:	f8dd c074 	ldr.w	ip, [sp, #116]	@ 0x74
            rhs += 2 * rhs_cols;
 801ee7a:	9103      	str	r1, [sp, #12]
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801ee7c:	f025 0003 	bic.w	r0, r5, #3
            const int32_t col_loop_cnt = rhs_cols / 4;
 801ee80:	10af      	asrs	r7, r5, #2
            dst += 2 * address_offset;
 801ee82:	9d25      	ldr	r5, [sp, #148]	@ 0x94
 801ee84:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801ee86:	4404      	add	r4, r0
 801ee88:	006e      	lsls	r6, r5, #1
 801ee8a:	9d21      	ldr	r5, [sp, #132]	@ 0x84
 801ee8c:	180b      	adds	r3, r1, r0
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801ee8e:	900b      	str	r0, [sp, #44]	@ 0x2c
            const int32_t col_loop_cnt = rhs_cols / 4;
 801ee90:	9709      	str	r7, [sp, #36]	@ 0x24
 801ee92:	1a28      	subs	r0, r5, r0
 801ee94:	9f20      	ldr	r7, [sp, #128]	@ 0x80
            dst += 2 * address_offset;
 801ee96:	9608      	str	r6, [sp, #32]
            if (bias)
 801ee98:	9e01      	ldr	r6, [sp, #4]
 801ee9a:	3708      	adds	r7, #8
 801ee9c:	9300      	str	r3, [sp, #0]
 801ee9e:	940f      	str	r4, [sp, #60]	@ 0x3c
 801eea0:	900e      	str	r0, [sp, #56]	@ 0x38
            *(dst + address_offset) = (int8_t)acc_1;
 801eea2:	f8cd 8010 	str.w	r8, [sp, #16]
            if (bias)
 801eea6:	f8cd 8070 	str.w	r8, [sp, #112]	@ 0x70
 801eeaa:	f8cd 907c 	str.w	r9, [sp, #124]	@ 0x7c
 801eeae:	9222      	str	r2, [sp, #136]	@ 0x88
 801eeb0:	2e00      	cmp	r6, #0
 801eeb2:	f000 81c0 	beq.w	801f236 <arm_nn_vec_mat_mult_t_per_ch_s8+0xe8e>
                acc_1 = *bias++;
 801eeb6:	6873      	ldr	r3, [r6, #4]
                acc_0 = *bias++;
 801eeb8:	f856 2b08 	ldr.w	r2, [r6], #8
                acc_1 = *bias++;
 801eebc:	9601      	str	r6, [sp, #4]
            rhs += 2 * rhs_cols;
 801eebe:	9d03      	ldr	r5, [sp, #12]
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 801eec0:	9c21      	ldr	r4, [sp, #132]	@ 0x84
            rhs += 2 * rhs_cols;
 801eec2:	194e      	adds	r6, r1, r5
            for (int32_t j = col_loop_cnt; j != 0; j--)
 801eec4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 801eec6:	1908      	adds	r0, r1, r4
            const int8_t *lhs_vec = lhs;
 801eec8:	9c02      	ldr	r4, [sp, #8]
            rhs += 2 * rhs_cols;
 801eeca:	9607      	str	r6, [sp, #28]
            for (int32_t j = col_loop_cnt; j != 0; j--)
 801eecc:	2d00      	cmp	r5, #0
 801eece:	f000 80d4 	beq.w	801f07a <arm_nn_vec_mat_mult_t_per_ch_s8+0xcd2>
 801eed2:	462e      	mov	r6, r5
 801eed4:	f105 3eff 	add.w	lr, r5, #4294967295
 801eed8:	f015 0503 	ands.w	r5, r5, #3
 801eedc:	d055      	beq.n	801ef8a <arm_nn_vec_mat_mult_t_per_ch_s8+0xbe2>
 801eede:	2d01      	cmp	r5, #1
 801eee0:	d037      	beq.n	801ef52 <arm_nn_vec_mat_mult_t_per_ch_s8+0xbaa>
 801eee2:	2d02      	cmp	r5, #2
 801eee4:	d01a      	beq.n	801ef1c <arm_nn_vec_mat_mult_t_per_ch_s8+0xb74>
    memcpy(&val, *in_s8, 4);
 801eee6:	f854 6b04 	ldr.w	r6, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801eeea:	fa2b f996 	sxtab16	r9, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801eeee:	fa2b f586 	sxtab16	r5, fp, r6
 801eef2:	f851 6b04 	ldr.w	r6, [r1], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801eef6:	fa2f f896 	sxtb16	r8, r6, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801eefa:	fa2f f686 	sxtb16	r6, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801eefe:	fb28 2209 	smlad	r2, r8, r9, r2
 801ef02:	fb26 2205 	smlad	r2, r6, r5, r2
 801ef06:	f850 6b04 	ldr.w	r6, [r0], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801ef0a:	fa2f f896 	sxtb16	r8, r6, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ef0e:	fa2f f686 	sxtb16	r6, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ef12:	fb28 3309 	smlad	r3, r8, r9, r3
 801ef16:	fb26 3305 	smlad	r3, r6, r5, r3
 801ef1a:	4676      	mov	r6, lr
 801ef1c:	f854 eb04 	ldr.w	lr, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801ef20:	fa2b f99e 	sxtab16	r9, fp, lr, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801ef24:	fa2b f58e 	sxtab16	r5, fp, lr
 801ef28:	f851 eb04 	ldr.w	lr, [r1], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801ef2c:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ef30:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ef34:	fb28 2209 	smlad	r2, r8, r9, r2
 801ef38:	fb2e 2205 	smlad	r2, lr, r5, r2
 801ef3c:	f850 eb04 	ldr.w	lr, [r0], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801ef40:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ef44:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ef48:	fb28 3309 	smlad	r3, r8, r9, r3
 801ef4c:	fb2e 3305 	smlad	r3, lr, r5, r3
 801ef50:	3e01      	subs	r6, #1
 801ef52:	f854 5b04 	ldr.w	r5, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801ef56:	fa2b f995 	sxtab16	r9, fp, r5, ror #8
 801ef5a:	f851 eb04 	ldr.w	lr, [r1], #4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801ef5e:	fa2b f585 	sxtab16	r5, fp, r5
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801ef62:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ef66:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ef6a:	fb28 2209 	smlad	r2, r8, r9, r2
 801ef6e:	fb2e 2205 	smlad	r2, lr, r5, r2
 801ef72:	f850 eb04 	ldr.w	lr, [r0], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801ef76:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801ef7a:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801ef7e:	fb28 3309 	smlad	r3, r8, r9, r3
 801ef82:	fb2e 3305 	smlad	r3, lr, r5, r3
 801ef86:	3e01      	subs	r6, #1
 801ef88:	d072      	beq.n	801f070 <arm_nn_vec_mat_mult_t_per_ch_s8+0xcc8>
 801ef8a:	f8cd c074 	str.w	ip, [sp, #116]	@ 0x74
 801ef8e:	e9cd 7a0c 	strd	r7, sl, [sp, #48]	@ 0x30
 801ef92:	46a0      	mov	r8, r4
 801ef94:	f858 cb04 	ldr.w	ip, [r8], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801ef98:	fa2b fa9c 	sxtab16	sl, fp, ip, ror #8
 801ef9c:	468e      	mov	lr, r1
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801ef9e:	fa2b f78c 	sxtab16	r7, fp, ip
 801efa2:	f85e 9b04 	ldr.w	r9, [lr], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801efa6:	fa2f fc99 	sxtb16	ip, r9, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801efaa:	fa2f f589 	sxtb16	r5, r9
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801efae:	fb2c 220a 	smlad	r2, ip, sl, r2
 801efb2:	fb25 2507 	smlad	r5, r5, r7, r2
 801efb6:	4684      	mov	ip, r0
 801efb8:	f85c 2b04 	ldr.w	r2, [ip], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801efbc:	fa2f f992 	sxtb16	r9, r2, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801efc0:	fa2f f282 	sxtb16	r2, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801efc4:	fb29 330a 	smlad	r3, r9, sl, r3
 801efc8:	fb22 3207 	smlad	r2, r2, r7, r3
 801efcc:	6867      	ldr	r7, [r4, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801efce:	fa2b f997 	sxtab16	r9, fp, r7, ror #8
 801efd2:	684b      	ldr	r3, [r1, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801efd4:	fa2b f787 	sxtab16	r7, fp, r7
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801efd8:	fa2f fa93 	sxtb16	sl, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801efdc:	fa2f f383 	sxtb16	r3, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801efe0:	fb2a 5509 	smlad	r5, sl, r9, r5
 801efe4:	fb23 5307 	smlad	r3, r3, r7, r5
 801efe8:	f8d0 a004 	ldr.w	sl, [r0, #4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801efec:	fa2f f59a 	sxtb16	r5, sl, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801eff0:	fa2f fa8a 	sxtb16	sl, sl
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801eff4:	fb25 2209 	smlad	r2, r5, r9, r2
 801eff8:	fb2a 2907 	smlad	r9, sl, r7, r2
 801effc:	f8d8 7004 	ldr.w	r7, [r8, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801f000:	fa2b f597 	sxtab16	r5, fp, r7, ror #8
 801f004:	f8de 8004 	ldr.w	r8, [lr, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801f008:	fa2b fa87 	sxtab16	sl, fp, r7
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801f00c:	fa2f f298 	sxtb16	r2, r8, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801f010:	fa2f f788 	sxtb16	r7, r8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801f014:	fb22 3305 	smlad	r3, r2, r5, r3
 801f018:	fb27 380a 	smlad	r8, r7, sl, r3
 801f01c:	f8dc e004 	ldr.w	lr, [ip, #4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801f020:	fa2f f79e 	sxtb16	r7, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801f024:	fa2f fc8e 	sxtb16	ip, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801f028:	fb27 9905 	smlad	r9, r7, r5, r9
 801f02c:	fb2c 950a 	smlad	r5, ip, sl, r9
 801f030:	68e2      	ldr	r2, [r4, #12]
    *in_s8 += 4;
 801f032:	3410      	adds	r4, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801f034:	fa2b fa92 	sxtab16	sl, fp, r2, ror #8
    memcpy(&val, *in_s8, 4);
 801f038:	68cb      	ldr	r3, [r1, #12]
    *in_s8 += 4;
 801f03a:	3110      	adds	r1, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801f03c:	fa2b f782 	sxtab16	r7, fp, r2
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801f040:	fa2f fe93 	sxtb16	lr, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801f044:	fa2f fc83 	sxtb16	ip, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801f048:	fb2e 820a 	smlad	r2, lr, sl, r8
 801f04c:	fb2c 2207 	smlad	r2, ip, r7, r2
    memcpy(&val, *in_s8, 4);
 801f050:	68c3      	ldr	r3, [r0, #12]
    *in_s8 += 4;
 801f052:	3010      	adds	r0, #16
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801f054:	fa2f fe93 	sxtb16	lr, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801f058:	fa2f f883 	sxtb16	r8, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801f05c:	fb2e 590a 	smlad	r9, lr, sl, r5
 801f060:	fb28 9307 	smlad	r3, r8, r7, r9
 801f064:	3e04      	subs	r6, #4
 801f066:	d194      	bne.n	801ef92 <arm_nn_vec_mat_mult_t_per_ch_s8+0xbea>
 801f068:	f8dd c074 	ldr.w	ip, [sp, #116]	@ 0x74
 801f06c:	e9dd 7a0c 	ldrd	r7, sl, [sp, #48]	@ 0x30
 801f070:	9800      	ldr	r0, [sp, #0]
 801f072:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 801f074:	4601      	mov	r1, r0
 801f076:	4420      	add	r0, r4
 801f078:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801f07a:	9d21      	ldr	r5, [sp, #132]	@ 0x84
 801f07c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801f07e:	42b5      	cmp	r5, r6
 801f080:	dd64      	ble.n	801f14c <arm_nn_vec_mat_mult_t_per_ch_s8+0xda4>
 801f082:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 801f084:	f015 0603 	ands.w	r6, r5, #3
 801f088:	eb04 0905 	add.w	r9, r4, r5
 801f08c:	d026      	beq.n	801f0dc <arm_nn_vec_mat_mult_t_per_ch_s8+0xd34>
 801f08e:	2e01      	cmp	r6, #1
 801f090:	d017      	beq.n	801f0c2 <arm_nn_vec_mat_mult_t_per_ch_s8+0xd1a>
 801f092:	2e02      	cmp	r6, #2
 801f094:	d00a      	beq.n	801f0ac <arm_nn_vec_mat_mult_t_per_ch_s8+0xd04>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f096:	f914 8b01 	ldrsb.w	r8, [r4], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 801f09a:	f911 5b01 	ldrsb.w	r5, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f09e:	44e0      	add	r8, ip
                acc_1 += lhs_temp * (*rhs_1_ptr);
 801f0a0:	f910 6b01 	ldrsb.w	r6, [r0], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 801f0a4:	fb08 2205 	mla	r2, r8, r5, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 801f0a8:	fb08 3306 	mla	r3, r8, r6, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f0ac:	f914 8b01 	ldrsb.w	r8, [r4], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 801f0b0:	f911 5b01 	ldrsb.w	r5, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f0b4:	44e0      	add	r8, ip
                acc_1 += lhs_temp * (*rhs_1_ptr);
 801f0b6:	f910 6b01 	ldrsb.w	r6, [r0], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 801f0ba:	fb08 2205 	mla	r2, r8, r5, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 801f0be:	fb08 3306 	mla	r3, r8, r6, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f0c2:	f914 8b01 	ldrsb.w	r8, [r4], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 801f0c6:	f911 5b01 	ldrsb.w	r5, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f0ca:	44e0      	add	r8, ip
                acc_1 += lhs_temp * (*rhs_1_ptr);
 801f0cc:	f910 6b01 	ldrsb.w	r6, [r0], #1
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801f0d0:	454c      	cmp	r4, r9
                acc_0 += lhs_temp * (*rhs_0_ptr);
 801f0d2:	fb08 2205 	mla	r2, r8, r5, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 801f0d6:	fb08 3306 	mla	r3, r8, r6, r3
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801f0da:	d037      	beq.n	801f14c <arm_nn_vec_mat_mult_t_per_ch_s8+0xda4>
 801f0dc:	e9cd b70c 	strd	fp, r7, [sp, #48]	@ 0x30
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f0e0:	46a3      	mov	fp, r4
                acc_0 += lhs_temp * (*rhs_0_ptr);
 801f0e2:	460d      	mov	r5, r1
                acc_1 += lhs_temp * (*rhs_1_ptr);
 801f0e4:	4680      	mov	r8, r0
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f0e6:	f994 7001 	ldrsb.w	r7, [r4, #1]
 801f0ea:	f91b eb01 	ldrsb.w	lr, [fp], #1
                lhs_vec++;
 801f0ee:	3404      	adds	r4, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f0f0:	4467      	add	r7, ip
                rhs_0_ptr++;
 801f0f2:	3104      	adds	r1, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f0f4:	44e6      	add	lr, ip
 801f0f6:	f99b 6001 	ldrsb.w	r6, [fp, #1]
                acc_0 += lhs_temp * (*rhs_0_ptr);
 801f0fa:	f915 bb01 	ldrsb.w	fp, [r5], #1
                rhs_1_ptr++;
 801f0fe:	3004      	adds	r0, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f100:	4466      	add	r6, ip
                acc_0 += lhs_temp * (*rhs_0_ptr);
 801f102:	fb0e 220b 	mla	r2, lr, fp, r2
 801f106:	f995 b001 	ldrsb.w	fp, [r5, #1]
                acc_1 += lhs_temp * (*rhs_1_ptr);
 801f10a:	f918 5b01 	ldrsb.w	r5, [r8], #1
 801f10e:	fb0e 3505 	mla	r5, lr, r5, r3
 801f112:	f998 3001 	ldrsb.w	r3, [r8, #1]
                acc_0 += lhs_temp * (*rhs_0_ptr);
 801f116:	f911 8c03 	ldrsb.w	r8, [r1, #-3]
 801f11a:	fb07 2e08 	mla	lr, r7, r8, r2
 801f11e:	fb06 e20b 	mla	r2, r6, fp, lr
                acc_1 += lhs_temp * (*rhs_1_ptr);
 801f122:	f910 ec03 	ldrsb.w	lr, [r0, #-3]
 801f126:	fb07 570e 	mla	r7, r7, lr, r5
                acc_0 += lhs_temp * (*rhs_0_ptr);
 801f12a:	f911 5c01 	ldrsb.w	r5, [r1, #-1]
                acc_1 += lhs_temp * (*rhs_1_ptr);
 801f12e:	fb06 7b03 	mla	fp, r6, r3, r7
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f132:	f914 6c01 	ldrsb.w	r6, [r4, #-1]
                acc_1 += lhs_temp * (*rhs_1_ptr);
 801f136:	f910 3c01 	ldrsb.w	r3, [r0, #-1]
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801f13a:	454c      	cmp	r4, r9
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f13c:	4466      	add	r6, ip
                acc_0 += lhs_temp * (*rhs_0_ptr);
 801f13e:	fb06 2205 	mla	r2, r6, r5, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 801f142:	fb06 b303 	mla	r3, r6, r3, fp
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801f146:	d1cb      	bne.n	801f0e0 <arm_nn_vec_mat_mult_t_per_ch_s8+0xd38>
 801f148:	e9dd b70c 	ldrd	fp, r7, [sp, #48]	@ 0x30
            acc_0 = arm_nn_requantize(acc_0, *dst_multiplier++, *dst_shift++);
 801f14c:	f857 0c08 	ldr.w	r0, [r7, #-8]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f150:	f04f 0800 	mov.w	r8, #0
 801f154:	f85a 1c08 	ldr.w	r1, [sl, #-8]
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801f158:	3708      	adds	r7, #8
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801f15a:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 801f15e:	f10a 0a08 	add.w	sl, sl, #8
 801f162:	fa02 f604 	lsl.w	r6, r2, r4
 801f166:	4242      	negs	r2, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f168:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801f16c:	ea22 79e2 	bic.w	r9, r2, r2, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f170:	fbc6 0801 	smlal	r0, r8, r6, r1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801f174:	2601      	movs	r6, #1
    result = (int32_t)(mult.long_long >> 31);
 801f176:	0fc5      	lsrs	r5, r0, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801f178:	fa06 f409 	lsl.w	r4, r6, r9
    result = (int32_t)(mult.long_long >> 31);
 801f17c:	ea45 0148 	orr.w	r1, r5, r8, lsl #1
            acc_1 = arm_nn_requantize(acc_1, *dst_multiplier++, *dst_shift++);
 801f180:	f857 5c0c 	ldr.w	r5, [r7, #-12]
    const int32_t remainder_mask = (1 << exponent) - 1;
 801f184:	1e62      	subs	r2, r4, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f186:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
    int32_t remainder = remainder_mask & dividend;
 801f18a:	ea01 0002 	and.w	r0, r1, r2
    if (result < 0)
 801f18e:	fa51 f109 	asrs.w	r1, r1, r9
    int32_t threshold = remainder_mask >> 1;
 801f192:	fa42 f206 	asr.w	r2, r2, r6
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801f196:	ea25 79e5 	bic.w	r9, r5, r5, asr #31
        threshold++;
 801f19a:	bf48      	it	mi
 801f19c:	1992      	addmi	r2, r2, r6
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801f19e:	fa03 f809 	lsl.w	r8, r3, r9
 801f1a2:	426b      	negs	r3, r5
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f1a4:	f85a 6c0c 	ldr.w	r6, [sl, #-12]
    if (remainder > threshold)
 801f1a8:	4290      	cmp	r0, r2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f1aa:	f04f 0200 	mov.w	r2, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801f1ae:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801f1b2:	f04f 0301 	mov.w	r3, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f1b6:	fbc8 4206 	smlal	r4, r2, r8, r6
    result = (int32_t)(mult.long_long >> 31);
 801f1ba:	ea4f 75d4 	mov.w	r5, r4, lsr #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 801f1be:	fa03 f300 	lsl.w	r3, r3, r0
        result++;
 801f1c2:	bfc8      	it	gt
 801f1c4:	3101      	addgt	r1, #1
    result = (int32_t)(mult.long_long >> 31);
 801f1c6:	ea45 0642 	orr.w	r6, r5, r2, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801f1ca:	1e5a      	subs	r2, r3, #1
            acc_0 = MAX(acc_0, activation_min);
 801f1cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
    if (result < 0)
 801f1ce:	fa56 f500 	asrs.w	r5, r6, r0
            acc_0 += dst_offset;
 801f1d2:	981e      	ldr	r0, [sp, #120]	@ 0x78
    int32_t threshold = remainder_mask >> 1;
 801f1d4:	ea4f 0462 	mov.w	r4, r2, asr #1
    int32_t remainder = remainder_mask & dividend;
 801f1d8:	ea06 0902 	and.w	r9, r6, r2
 801f1dc:	4401      	add	r1, r0
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801f1de:	9a00      	ldr	r2, [sp, #0]
        threshold++;
 801f1e0:	bf48      	it	mi
 801f1e2:	3401      	addmi	r4, #1
 801f1e4:	9e06      	ldr	r6, [sp, #24]
    if (remainder > threshold)
 801f1e6:	45a1      	cmp	r9, r4
 801f1e8:	9c03      	ldr	r4, [sp, #12]
 801f1ea:	f106 0601 	add.w	r6, r6, #1
        result++;
 801f1ee:	bfc8      	it	gt
 801f1f0:	3501      	addgt	r5, #1
            acc_0 = MAX(acc_0, activation_min);
 801f1f2:	4299      	cmp	r1, r3
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801f1f4:	4422      	add	r2, r4
 801f1f6:	9606      	str	r6, [sp, #24]
            acc_1 += dst_offset;
 801f1f8:	4405      	add	r5, r0
            acc_0 = MAX(acc_0, activation_min);
 801f1fa:	bfb8      	it	lt
 801f1fc:	4619      	movlt	r1, r3
            acc_0 = MIN(acc_0, activation_max);
 801f1fe:	9824      	ldr	r0, [sp, #144]	@ 0x90
            acc_1 = MAX(acc_1, activation_min);
 801f200:	429d      	cmp	r5, r3
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801f202:	9200      	str	r2, [sp, #0]
            *dst = (int8_t)acc_0;
 801f204:	9a04      	ldr	r2, [sp, #16]
            acc_1 = MAX(acc_1, activation_min);
 801f206:	bfb8      	it	lt
 801f208:	461d      	movlt	r5, r3
            acc_0 = MIN(acc_0, activation_max);
 801f20a:	4281      	cmp	r1, r0
            *(dst + address_offset) = (int8_t)acc_1;
 801f20c:	9b25      	ldr	r3, [sp, #148]	@ 0x94
            acc_0 = MIN(acc_0, activation_max);
 801f20e:	bfa8      	it	ge
 801f210:	4601      	movge	r1, r0
            *dst = (int8_t)acc_0;
 801f212:	7011      	strb	r1, [r2, #0]
            acc_1 = MIN(acc_1, activation_max);
 801f214:	9924      	ldr	r1, [sp, #144]	@ 0x90
 801f216:	428d      	cmp	r5, r1
 801f218:	bfa8      	it	ge
 801f21a:	460d      	movge	r5, r1
            *(dst + address_offset) = (int8_t)acc_1;
 801f21c:	54d5      	strb	r5, [r2, r3]
            dst += 2 * address_offset;
 801f21e:	9d08      	ldr	r5, [sp, #32]
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801f220:	9b05      	ldr	r3, [sp, #20]
            dst += 2 * address_offset;
 801f222:	1950      	adds	r0, r2, r5
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801f224:	429e      	cmp	r6, r3
            dst += 2 * address_offset;
 801f226:	9004      	str	r0, [sp, #16]
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801f228:	f6bf ac71 	bge.w	801eb0e <arm_nn_vec_mat_mult_t_per_ch_s8+0x766>
            if (bias)
 801f22c:	9e01      	ldr	r6, [sp, #4]
 801f22e:	9907      	ldr	r1, [sp, #28]
 801f230:	2e00      	cmp	r6, #0
 801f232:	f47f ae40 	bne.w	801eeb6 <arm_nn_vec_mat_mult_t_per_ch_s8+0xb0e>
 801f236:	4632      	mov	r2, r6
            int32_t acc_1 = 0;
 801f238:	4633      	mov	r3, r6
 801f23a:	e640      	b.n	801eebe <arm_nn_vec_mat_mult_t_per_ch_s8+0xb16>
            const int8_t *lhs_vec = lhs;
 801f23c:	9d02      	ldr	r5, [sp, #8]
 801f23e:	f7ff b9e9 	b.w	801e614 <arm_nn_vec_mat_mult_t_per_ch_s8+0x26c>
 801f242:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801f244:	e4ca      	b.n	801ebdc <arm_nn_vec_mat_mult_t_per_ch_s8+0x834>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f246:	4608      	mov	r0, r1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801f248:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f24a:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
 801f24c:	f910 bb01 	ldrsb.w	fp, [r0], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801f250:	f917 ab01 	ldrsb.w	sl, [r7], #1
 801f254:	9d26      	ldr	r5, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801f256:	44a3      	add	fp, r4
 801f258:	9002      	str	r0, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801f25a:	44aa      	add	sl, r5
 801f25c:	970a      	str	r7, [sp, #40]	@ 0x28
 801f25e:	fb0b 330a 	mla	r3, fp, sl, r3
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 801f262:	f7ff bba0 	b.w	801e9a6 <arm_nn_vec_mat_mult_t_per_ch_s8+0x5fe>
 801f266:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801f268:	981d      	ldr	r0, [sp, #116]	@ 0x74
 801f26a:	9f26      	ldr	r7, [sp, #152]	@ 0x98
 801f26c:	e57f      	b.n	801ed6e <arm_nn_vec_mat_mult_t_per_ch_s8+0x9c6>
 801f26e:	460a      	mov	r2, r1
 801f270:	981d      	ldr	r0, [sp, #116]	@ 0x74
 801f272:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801f274:	9c26      	ldr	r4, [sp, #152]	@ 0x98
 801f276:	f7ff bbef 	b.w	801ea58 <arm_nn_vec_mat_mult_t_per_ch_s8+0x6b0>
 801f27a:	463e      	mov	r6, r7
 801f27c:	f7ff bb7a 	b.w	801e974 <arm_nn_vec_mat_mult_t_per_ch_s8+0x5cc>

0801f280 <arm_nn_vec_mat_mult_t_s16>:
                                              const int32_t dst_shift,
                                              const int32_t rhs_cols,
                                              const int32_t rhs_rows,
                                              const int32_t activation_min,
                                              const int32_t activation_max)
{
 801f280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f284:	b097      	sub	sp, #92	@ 0x5c
 801f286:	4690      	mov	r8, r2
 801f288:	469c      	mov	ip, r3
 801f28a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 801f28c:	900d      	str	r0, [sp, #52]	@ 0x34
#if defined(ARM_MATH_DSP)

    int32_t rhs_cols_fast = rhs_cols;

    if (rhs_cols > MAX_COL_COUNT)
 801f28e:	e9dd e221 	ldrd	lr, r2, [sp, #132]	@ 0x84
 801f292:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 801f296:	bfa8      	it	ge
 801f298:	f44f 7200 	movge.w	r2, #512	@ 0x200
        rhs += rhs_cols;
    }

    #else // ARM_MATH_MVEI

    const int32_t row_loop_cnt = rhs_rows / 2;
 801f29c:	2e00      	cmp	r6, #0
 801f29e:	bfb4      	ite	lt
 801f2a0:	1c73      	addlt	r3, r6, #1
 801f2a2:	4633      	movge	r3, r6

    for (int32_t i = 0; i < row_loop_cnt; i++)
 801f2a4:	2e01      	cmp	r6, #1
    const int32_t row_loop_cnt = rhs_rows / 2;
 801f2a6:	ea4f 0363 	mov.w	r3, r3, asr #1
 801f2aa:	930e      	str	r3, [sp, #56]	@ 0x38
    for (int32_t i = 0; i < row_loop_cnt; i++)
 801f2ac:	f340 8107 	ble.w	801f4be <arm_nn_vec_mat_mult_t_s16+0x23e>
        int64_t acc_64_0 = 0;
        int64_t acc_64_1 = 0;
        int32_t acc_0 = 0;
        int32_t acc_1 = 0;

        const int32_t col_loop_cnt = rhs_cols_fast / 4;
 801f2b0:	2a00      	cmp	r2, #0
 801f2b2:	4613      	mov	r3, r2

        const int16_t *lhs_vec = lhs;
        const int8_t *rhs_0 = rhs;
        const int8_t *rhs_1 = rhs + rhs_cols;
        rhs += 2 * rhs_cols;
 801f2b4:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 801f2b6:	f10c 0a04 	add.w	sl, ip, #4
        const int32_t col_loop_cnt = rhs_cols_fast / 4;
 801f2ba:	bfb8      	it	lt
 801f2bc:	1cd3      	addlt	r3, r2, #3
 801f2be:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
        rhs += 2 * rhs_cols;
 801f2c0:	007f      	lsls	r7, r7, #1
 801f2c2:	9213      	str	r2, [sp, #76]	@ 0x4c
        }

        acc_64_0 += acc_0;
        acc_64_1 += acc_1;

        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 801f2c4:	f023 0003 	bic.w	r0, r3, #3
        const int32_t col_loop_cnt = rhs_cols_fast / 4;
 801f2c8:	109b      	asrs	r3, r3, #2
        rhs += 2 * rhs_cols;
 801f2ca:	9702      	str	r7, [sp, #8]
        const int32_t col_loop_cnt = rhs_cols_fast / 4;
 801f2cc:	930f      	str	r3, [sp, #60]	@ 0x3c
 801f2ce:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
    const int64_t new_val = val * reduced_multiplier;
 801f2d2:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 801f2d4:	eb01 0b00 	add.w	fp, r1, r0
 801f2d8:	9312      	str	r3, [sp, #72]	@ 0x48
 801f2da:	17ff      	asrs	r7, r7, #31
 801f2dc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 801f2de:	9010      	str	r0, [sp, #64]	@ 0x40
 801f2e0:	1a1b      	subs	r3, r3, r0
 801f2e2:	9704      	str	r7, [sp, #16]
 801f2e4:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 801f2e6:	9311      	str	r3, [sp, #68]	@ 0x44
    for (int32_t i = 0; i < row_loop_cnt; i++)
 801f2e8:	2300      	movs	r3, #0
 801f2ea:	9705      	str	r7, [sp, #20]
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801f2ec:	f1ce 070e 	rsb	r7, lr, #14
 801f2f0:	9303      	str	r3, [sp, #12]
 801f2f2:	f10e 0312 	add.w	r3, lr, #18
 801f2f6:	46b9      	mov	r9, r7
 801f2f8:	9114      	str	r1, [sp, #80]	@ 0x50
 801f2fa:	930a      	str	r3, [sp, #40]	@ 0x28
 801f2fc:	f8cd c054 	str.w	ip, [sp, #84]	@ 0x54
 801f300:	f8cd e084 	str.w	lr, [sp, #132]	@ 0x84
 801f304:	9623      	str	r6, [sp, #140]	@ 0x8c
 801f306:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
        const int8_t *rhs_1 = rhs + rhs_cols;
 801f30a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 801f30c:	460e      	mov	r6, r1
 801f30e:	18cf      	adds	r7, r1, r3
        rhs += 2 * rhs_cols;
 801f310:	9b02      	ldr	r3, [sp, #8]
 801f312:	4419      	add	r1, r3
        for (int j = col_loop_cnt; j != 0; j--)
 801f314:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f316:	2b00      	cmp	r3, #0
 801f318:	f000 8139 	beq.w	801f58e <arm_nn_vec_mat_mult_t_s16+0x30e>
        int32_t acc_1 = 0;
 801f31c:	2200      	movs	r2, #0
        const int16_t *lhs_vec = lhs;
 801f31e:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
        for (int j = col_loop_cnt; j != 0; j--)
 801f322:	469e      	mov	lr, r3
        int32_t acc_0 = 0;
 801f324:	9106      	str	r1, [sp, #24]
 801f326:	4610      	mov	r0, r2
 801f328:	e9cd 4508 	strd	r4, r5, [sp, #32]
 801f32c:	e9cd ab0b 	strd	sl, fp, [sp, #44]	@ 0x2c
    memcpy(&val, *in_q15, 4);
 801f330:	f8dc b000 	ldr.w	fp, [ip]
    *in_q15 += 2;
 801f334:	f10c 0c08 	add.w	ip, ip, #8
    memcpy(&val, *in_q15, 4);
 801f338:	f85c ac04 	ldr.w	sl, [ip, #-4]
    memcpy(&val, *in_s8, 4);
 801f33c:	f856 1b04 	ldr.w	r1, [r6], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801f340:	fa2f f391 	sxtb16	r3, r1, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801f344:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 801f348:	eac3 4521 	pkhtb	r5, r3, r1, asr #16
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 801f34c:	eac1 4103 	pkhbt	r1, r1, r3, lsl #16
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801f350:	fb21 010b 	smlad	r1, r1, fp, r0
 801f354:	fb25 100a 	smlad	r0, r5, sl, r1
    memcpy(&val, *in_s8, 4);
 801f358:	f857 3b04 	ldr.w	r3, [r7], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801f35c:	fa2f f193 	sxtb16	r1, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801f360:	fa2f f383 	sxtb16	r3, r3
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 801f364:	eac1 4523 	pkhtb	r5, r1, r3, asr #16
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 801f368:	eac3 4301 	pkhbt	r3, r3, r1, lsl #16
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801f36c:	fb23 230b 	smlad	r3, r3, fp, r2
 801f370:	fb25 320a 	smlad	r2, r5, sl, r3
        for (int j = col_loop_cnt; j != 0; j--)
 801f374:	f1be 0e01 	subs.w	lr, lr, #1
 801f378:	d1da      	bne.n	801f330 <arm_nn_vec_mat_mult_t_s16+0xb0>
        acc_64_0 += acc_0;
 801f37a:	17c3      	asrs	r3, r0, #31
        acc_64_1 += acc_1;
 801f37c:	4614      	mov	r4, r2
 801f37e:	17d5      	asrs	r5, r2, #31
        acc_64_0 += acc_0;
 801f380:	9906      	ldr	r1, [sp, #24]
 801f382:	9301      	str	r3, [sp, #4]
 801f384:	9b22      	ldr	r3, [sp, #136]	@ 0x88
        acc_64_1 += acc_1;
 801f386:	9a12      	ldr	r2, [sp, #72]	@ 0x48
        acc_64_0 += acc_0;
 801f388:	9000      	str	r0, [sp, #0]
 801f38a:	e9dd ab0b 	ldrd	sl, fp, [sp, #44]	@ 0x2c
 801f38e:	eb0b 0703 	add.w	r7, fp, r3
 801f392:	465e      	mov	r6, fp
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 801f394:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801f396:	4283      	cmp	r3, r0
 801f398:	dd18      	ble.n	801f3cc <arm_nn_vec_mat_mult_t_s16+0x14c>
 801f39a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801f39c:	f8cd 8018 	str.w	r8, [sp, #24]
 801f3a0:	4688      	mov	r8, r1
 801f3a2:	eb06 0c03 	add.w	ip, r6, r3
 801f3a6:	e9dd 0100 	ldrd	r0, r1, [sp]
        {
            const int32_t lhs_temp = (*lhs_vec);
            lhs_vec++;
            acc_64_0 += lhs_temp * (*rhs_0);
 801f3aa:	f916 eb01 	ldrsb.w	lr, [r6], #1
            const int32_t lhs_temp = (*lhs_vec);
 801f3ae:	f932 3b02 	ldrsh.w	r3, [r2], #2
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 801f3b2:	4566      	cmp	r6, ip
            acc_64_0 += lhs_temp * (*rhs_0);
 801f3b4:	fbc3 018e 	smlalbb	r0, r1, r3, lr
            rhs_0++;
            acc_64_1 += lhs_temp * (*rhs_1);
 801f3b8:	f917 eb01 	ldrsb.w	lr, [r7], #1
 801f3bc:	fbc3 458e 	smlalbb	r4, r5, r3, lr
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 801f3c0:	d1f3      	bne.n	801f3aa <arm_nn_vec_mat_mult_t_s16+0x12a>
 801f3c2:	e9cd 0100 	strd	r0, r1, [sp]
 801f3c6:	4641      	mov	r1, r8
 801f3c8:	f8dd 8018 	ldr.w	r8, [sp, #24]
            rhs_1++;
        }

        if (bias)
 801f3cc:	f1b8 0f00 	cmp.w	r8, #0
 801f3d0:	d015      	beq.n	801f3fe <arm_nn_vec_mat_mult_t_s16+0x17e>
        {
            acc_64_0 += *bias++;
 801f3d2:	f8d8 3000 	ldr.w	r3, [r8]
            acc_64_1 += *bias++;
 801f3d6:	f108 0810 	add.w	r8, r8, #16
            acc_64_0 += *bias++;
 801f3da:	f858 2c0c 	ldr.w	r2, [r8, #-12]
 801f3de:	e9dd 6700 	ldrd	r6, r7, [sp]
 801f3e2:	18f3      	adds	r3, r6, r3
 801f3e4:	eb42 0207 	adc.w	r2, r2, r7
 801f3e8:	e9cd 3200 	strd	r3, r2, [sp]
            acc_64_1 += *bias++;
 801f3ec:	f858 3c08 	ldr.w	r3, [r8, #-8]
 801f3f0:	f858 2c04 	ldr.w	r2, [r8, #-4]
 801f3f4:	18e3      	adds	r3, r4, r3
 801f3f6:	eb42 0205 	adc.w	r2, r2, r5
 801f3fa:	461c      	mov	r4, r3
 801f3fc:	4615      	mov	r5, r2
    const int64_t new_val = val * reduced_multiplier;
 801f3fe:	9a04      	ldr	r2, [sp, #16]
 801f400:	9820      	ldr	r0, [sp, #128]	@ 0x80
 801f402:	e9dd 6700 	ldrd	r6, r7, [sp]
 801f406:	fb02 f206 	mul.w	r2, r2, r6
 801f40a:	4633      	mov	r3, r6
 801f40c:	9e05      	ldr	r6, [sp, #20]
 801f40e:	fb00 2207 	mla	r2, r0, r7, r2
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801f412:	f1b9 0020 	subs.w	r0, r9, #32
    const int64_t new_val = val * reduced_multiplier;
 801f416:	fba3 3606 	umull	r3, r6, r3, r6
 801f41a:	4432      	add	r2, r6
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801f41c:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 801f41e:	fa23 f309 	lsr.w	r3, r3, r9
 801f422:	fa02 f606 	lsl.w	r6, r2, r6
 801f426:	ea43 0306 	orr.w	r3, r3, r6
 801f42a:	d402      	bmi.n	801f432 <arm_nn_vec_mat_mult_t_s16+0x1b2>
 801f42c:	fa42 f000 	asr.w	r0, r2, r0
 801f430:	4303      	orrs	r3, r0
    result = (result + 1) >> 1;               // Last shift position and insert round
 801f432:	3301      	adds	r3, #1
        }
        int32_t tmp;

        tmp = arm_nn_requantize_s64(acc_64_0, dst_multiplier, dst_shift);
        tmp = MAX(tmp, activation_min);
 801f434:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 801f436:	105b      	asrs	r3, r3, #1
 801f438:	4293      	cmp	r3, r2
 801f43a:	bfb8      	it	lt
 801f43c:	4613      	movlt	r3, r2
        tmp = MIN(tmp, activation_max);
 801f43e:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 801f440:	4293      	cmp	r3, r2
 801f442:	bfa8      	it	ge
 801f444:	4613      	movge	r3, r2
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801f446:	f1b9 0020 	subs.w	r0, r9, #32
        *dst++ = (int16_t)tmp;
 801f44a:	f82a 3c04 	strh.w	r3, [sl, #-4]
    const int64_t new_val = val * reduced_multiplier;
 801f44e:	9b04      	ldr	r3, [sp, #16]
 801f450:	fb03 f204 	mul.w	r2, r3, r4
 801f454:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801f456:	fb03 2205 	mla	r2, r3, r5, r2
 801f45a:	9b05      	ldr	r3, [sp, #20]
 801f45c:	fba4 3603 	umull	r3, r6, r4, r3
 801f460:	4432      	add	r2, r6
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801f462:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 801f464:	fa23 f309 	lsr.w	r3, r3, r9
 801f468:	fa02 f606 	lsl.w	r6, r2, r6
 801f46c:	ea43 0306 	orr.w	r3, r3, r6
 801f470:	d402      	bmi.n	801f478 <arm_nn_vec_mat_mult_t_s16+0x1f8>
 801f472:	fa42 f000 	asr.w	r0, r2, r0
 801f476:	4303      	orrs	r3, r0
    for (int32_t i = 0; i < row_loop_cnt; i++)
 801f478:	9802      	ldr	r0, [sp, #8]
    result = (result + 1) >> 1;               // Last shift position and insert round
 801f47a:	3301      	adds	r3, #1
 801f47c:	9a03      	ldr	r2, [sp, #12]
 801f47e:	f10a 0a04 	add.w	sl, sl, #4
 801f482:	105b      	asrs	r3, r3, #1
 801f484:	4483      	add	fp, r0

        tmp = arm_nn_requantize_s64(acc_64_1, dst_multiplier, dst_shift);
        tmp = MAX(tmp, activation_min);
 801f486:	9824      	ldr	r0, [sp, #144]	@ 0x90
    for (int32_t i = 0; i < row_loop_cnt; i++)
 801f488:	3201      	adds	r2, #1
        tmp = MAX(tmp, activation_min);
 801f48a:	4283      	cmp	r3, r0
    for (int32_t i = 0; i < row_loop_cnt; i++)
 801f48c:	9203      	str	r2, [sp, #12]
        tmp = MAX(tmp, activation_min);
 801f48e:	bfb8      	it	lt
 801f490:	4603      	movlt	r3, r0
        tmp = MIN(tmp, activation_max);
 801f492:	9825      	ldr	r0, [sp, #148]	@ 0x94
 801f494:	4283      	cmp	r3, r0
 801f496:	bfa8      	it	ge
 801f498:	4603      	movge	r3, r0
        *dst++ = (int16_t)tmp;
 801f49a:	f82a 3c06 	strh.w	r3, [sl, #-6]
    for (int32_t i = 0; i < row_loop_cnt; i++)
 801f49e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801f4a0:	4293      	cmp	r3, r2
 801f4a2:	f73f af32 	bgt.w	801f30a <arm_nn_vec_mat_mult_t_s16+0x8a>
 801f4a6:	f8dd c054 	ldr.w	ip, [sp, #84]	@ 0x54
 801f4aa:	9802      	ldr	r0, [sp, #8]
 801f4ac:	f8dd e084 	ldr.w	lr, [sp, #132]	@ 0x84
 801f4b0:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
 801f4b4:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 801f4b6:	e9dd 2113 	ldrd	r2, r1, [sp, #76]	@ 0x4c
 801f4ba:	fb03 1100 	mla	r1, r3, r0, r1
    }

    if (rhs_rows & 0x1)
 801f4be:	07f3      	lsls	r3, r6, #31
 801f4c0:	d561      	bpl.n	801f586 <arm_nn_vec_mat_mult_t_s16+0x306>
    {
        int64_t acc_64_0 = 0;
        int32_t acc_0 = 0;
        const int32_t col_loop_cnt = rhs_cols_fast / 4;
 801f4c2:	2a00      	cmp	r2, #0
 801f4c4:	bfb8      	it	lt
 801f4c6:	3203      	addlt	r2, #3

        const int16_t *lhs_vec = lhs;
        const int8_t *rhs_0 = rhs;

        for (int i = col_loop_cnt; i != 0; i--)
 801f4c8:	1095      	asrs	r5, r2, #2
 801f4ca:	d067      	beq.n	801f59c <arm_nn_vec_mat_mult_t_s16+0x31c>
        const int16_t *lhs_vec = lhs;
 801f4cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
        for (int i = col_loop_cnt; i != 0; i--)
 801f4ce:	462c      	mov	r4, r5
        const int8_t *rhs_0 = rhs;
 801f4d0:	460e      	mov	r6, r1
        int32_t acc_0 = 0;
 801f4d2:	2000      	movs	r0, #0
    memcpy(&val, *in_s8, 4);
 801f4d4:	f856 3b04 	ldr.w	r3, [r6], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801f4d8:	fa2f f793 	sxtb16	r7, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801f4dc:	fa2f f383 	sxtb16	r3, r3
    memcpy(&val, *in_q15, 4);
 801f4e0:	f8d2 a000 	ldr.w	sl, [r2]
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 801f4e4:	eac7 4923 	pkhtb	r9, r7, r3, asr #16
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 801f4e8:	eac3 4307 	pkhbt	r3, r3, r7, lsl #16
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801f4ec:	fb23 030a 	smlad	r3, r3, sl, r0
    memcpy(&val, *in_q15, 4);
 801f4f0:	6850      	ldr	r0, [r2, #4]
    *in_q15 += 2;
 801f4f2:	3208      	adds	r2, #8
 801f4f4:	fb29 3000 	smlad	r0, r9, r0, r3
        for (int i = col_loop_cnt; i != 0; i--)
 801f4f8:	3c01      	subs	r4, #1
 801f4fa:	d1eb      	bne.n	801f4d4 <arm_nn_vec_mat_mult_t_s16+0x254>
 801f4fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801f4fe:	eb01 0185 	add.w	r1, r1, r5, lsl #2

            vec = arm_nn_read_q15x2_ia(&lhs_vec);
            acc_0 = SMLAD(ker_1, vec, acc_0);
        }

        acc_64_0 += acc_0;
 801f502:	4602      	mov	r2, r0
 801f504:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801f508:	00ad      	lsls	r5, r5, #2
 801f50a:	930d      	str	r3, [sp, #52]	@ 0x34
 801f50c:	17c3      	asrs	r3, r0, #31

        for (int j = col_loop_cnt * 4; j < rhs_cols; j++)
 801f50e:	9822      	ldr	r0, [sp, #136]	@ 0x88
 801f510:	42a8      	cmp	r0, r5
 801f512:	dd0a      	ble.n	801f52a <arm_nn_vec_mat_mult_t_s16+0x2aa>
 801f514:	1b40      	subs	r0, r0, r5
 801f516:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 801f518:	4408      	add	r0, r1
        {
            const int32_t lhs_temp = (*lhs_vec);
            lhs_vec++;
            acc_64_0 += lhs_temp * (*rhs_0);
 801f51a:	f911 5b01 	ldrsb.w	r5, [r1], #1
            const int32_t lhs_temp = (*lhs_vec);
 801f51e:	f934 6b02 	ldrsh.w	r6, [r4], #2
        for (int j = col_loop_cnt * 4; j < rhs_cols; j++)
 801f522:	4281      	cmp	r1, r0
            acc_64_0 += lhs_temp * (*rhs_0);
 801f524:	fbc6 2385 	smlalbb	r2, r3, r6, r5
        for (int j = col_loop_cnt * 4; j < rhs_cols; j++)
 801f528:	d1f7      	bne.n	801f51a <arm_nn_vec_mat_mult_t_s16+0x29a>
            rhs_0++;
        }

        if (bias)
 801f52a:	f1b8 0f00 	cmp.w	r8, #0
 801f52e:	d006      	beq.n	801f53e <arm_nn_vec_mat_mult_t_s16+0x2be>
        {
            acc_64_0 += *bias++;
 801f530:	e9d8 1000 	ldrd	r1, r0, [r8]
 801f534:	1851      	adds	r1, r2, r1
 801f536:	eb40 0003 	adc.w	r0, r0, r3
 801f53a:	460a      	mov	r2, r1
 801f53c:	4603      	mov	r3, r0
    const int64_t new_val = val * reduced_multiplier;
 801f53e:	9920      	ldr	r1, [sp, #128]	@ 0x80
 801f540:	17c8      	asrs	r0, r1, #31
 801f542:	fb01 f103 	mul.w	r1, r1, r3
 801f546:	fb00 1102 	mla	r1, r0, r2, r1
 801f54a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 801f54c:	fba0 3202 	umull	r3, r2, r0, r2
 801f550:	4411      	add	r1, r2
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 801f552:	f1ce 020e 	rsb	r2, lr, #14
 801f556:	f10e 0e12 	add.w	lr, lr, #18
 801f55a:	40d3      	lsrs	r3, r2
 801f55c:	3a20      	subs	r2, #32
 801f55e:	fa01 fe0e 	lsl.w	lr, r1, lr
 801f562:	ea43 030e 	orr.w	r3, r3, lr
 801f566:	d402      	bmi.n	801f56e <arm_nn_vec_mat_mult_t_s16+0x2ee>
 801f568:	fa41 f202 	asr.w	r2, r1, r2
 801f56c:	4313      	orrs	r3, r2
    result = (result + 1) >> 1;               // Last shift position and insert round
 801f56e:	3301      	adds	r3, #1
        }
        int32_t tmp;
        tmp = arm_nn_requantize_s64(acc_64_0, dst_multiplier, dst_shift);
        tmp = MAX(tmp, activation_min);
 801f570:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 801f572:	105b      	asrs	r3, r3, #1
 801f574:	4293      	cmp	r3, r2
 801f576:	bfb8      	it	lt
 801f578:	4613      	movlt	r3, r2
        tmp = MIN(tmp, activation_max);
 801f57a:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 801f57c:	4293      	cmp	r3, r2
 801f57e:	bfa8      	it	ge
 801f580:	4613      	movge	r3, r2
        *dst++ = (int16_t)tmp;
 801f582:	f8ac 3000 	strh.w	r3, [ip]
        rhs += rhs_cols;
    }
#endif     // ARM_MATH_DSP

    return ARM_CMSIS_NN_SUCCESS;
}
 801f586:	2000      	movs	r0, #0
 801f588:	b017      	add	sp, #92	@ 0x5c
 801f58a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        for (int j = col_loop_cnt; j != 0; j--)
 801f58e:	2400      	movs	r4, #0
 801f590:	2500      	movs	r5, #0
        const int16_t *lhs_vec = lhs;
 801f592:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801f594:	9b22      	ldr	r3, [sp, #136]	@ 0x88
        for (int j = col_loop_cnt; j != 0; j--)
 801f596:	e9cd 4500 	strd	r4, r5, [sp]
 801f59a:	e6fb      	b.n	801f394 <arm_nn_vec_mat_mult_t_s16+0x114>
        for (int i = col_loop_cnt; i != 0; i--)
 801f59c:	2200      	movs	r2, #0
 801f59e:	2300      	movs	r3, #0
 801f5a0:	e7b5      	b.n	801f50e <arm_nn_vec_mat_mult_t_s16+0x28e>
 801f5a2:	bf00      	nop

0801f5a4 <arm_nn_vec_mat_mult_t_s4>:
                                             const int32_t dst_shift,
                                             const int32_t rhs_cols,
                                             const int32_t rhs_rows,
                                             const int32_t activation_min,
                                             const int32_t activation_max)
{
 801f5a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f5a8:	b09d      	sub	sp, #116	@ 0x74
 801f5aa:	9d2b      	ldr	r5, [sp, #172]	@ 0xac
 801f5ac:	9102      	str	r1, [sp, #8]
 801f5ae:	4619      	mov	r1, r3
    const int32_t row_loop_cnt = rhs_rows / 4;
 801f5b0:	2d00      	cmp	r5, #0
{
 801f5b2:	9208      	str	r2, [sp, #32]
 801f5b4:	900b      	str	r0, [sp, #44]	@ 0x2c
    const int32_t row_loop_cnt = rhs_rows / 4;
 801f5b6:	bfb4      	ite	lt
 801f5b8:	1ceb      	addlt	r3, r5, #3
 801f5ba:	462b      	movge	r3, r5
        dst += 2;
    }

#elif defined(ARM_MATH_DSP)

    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; ++i_row_loop_cnt)
 801f5bc:	2d03      	cmp	r5, #3
{
 801f5be:	9829      	ldr	r0, [sp, #164]	@ 0xa4
    const int32_t row_loop_cnt = rhs_rows / 4;
 801f5c0:	ea4f 02a3 	mov.w	r2, r3, asr #2
    const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 801f5c4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
    const int32_t row_loop_cnt = rhs_rows / 4;
 801f5c6:	9215      	str	r2, [sp, #84]	@ 0x54
    const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 801f5c8:	b21b      	sxth	r3, r3
 801f5ca:	eac3 4b03 	pkhbt	fp, r3, r3, lsl #16
    const int rhs_offset = rhs_cols * row_loop_cnt;
 801f5ce:	4613      	mov	r3, r2
 801f5d0:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 801f5d2:	fb02 f203 	mul.w	r2, r2, r3
 801f5d6:	9200      	str	r2, [sp, #0]
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; ++i_row_loop_cnt)
 801f5d8:	f340 8216 	ble.w	801fa08 <arm_nn_vec_mat_mult_t_s4+0x464>
        int32_t res1 = 0;

        if (bias)
        {
            res0 += *bias;
            res1 += bias[2 * row_loop_cnt];
 801f5dc:	00db      	lsls	r3, r3, #3
            res0 = SMLAD(lhs_high, rhs_high0, res0);
            res1 = SMLAD(lhs_low, rhs_low1, res1);
            res1 = SMLAD(lhs_high, rhs_high1, res1);
        }

        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 801f5de:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f5e0:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
            res1 += bias[2 * row_loop_cnt];
 801f5e4:	9314      	str	r3, [sp, #80]	@ 0x50
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 801f5e6:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 801f5e8:	2b00      	cmp	r3, #0
 801f5ea:	bfb8      	it	lt
 801f5ec:	3303      	addlt	r3, #3
        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 801f5ee:	4252      	negs	r2, r2
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 801f5f0:	ea4f 03a3 	mov.w	r3, r3, asr #2
        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 801f5f4:	f002 0203 	and.w	r2, r2, #3
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 801f5f8:	461e      	mov	r6, r3
        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 801f5fa:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 801f5fc:	f003 0303 	and.w	r3, r3, #3
 801f600:	bf58      	it	pl
 801f602:	4253      	negpl	r3, r2

            ++rhs_ptr;
            lhs_ptr += 2;
        }

        if (rhs_cols % 2 == 1)
 801f604:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 801f606:	9601      	str	r6, [sp, #4]
 801f608:	2a00      	cmp	r2, #0
        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 801f60a:	f1a3 0202 	sub.w	r2, r3, #2
        if (rhs_cols % 2 == 1)
 801f60e:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 801f610:	920c      	str	r2, [sp, #48]	@ 0x30
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801f612:	f1c0 0200 	rsb	r2, r0, #0
        if (rhs_cols % 2 == 1)
 801f616:	f003 0301 	and.w	r3, r3, #1
 801f61a:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 801f61e:	bfb8      	it	lt
 801f620:	425b      	neglt	r3, r3
 801f622:	9205      	str	r2, [sp, #20]
 801f624:	9316      	str	r3, [sp, #88]	@ 0x58
    const int32_t remainder_mask = (1 << exponent) - 1;
 801f626:	2301      	movs	r3, #1
 801f628:	4093      	lsls	r3, r2
 801f62a:	1e5a      	subs	r2, r3, #1
 801f62c:	9203      	str	r2, [sp, #12]
 801f62e:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 801f630:	2a03      	cmp	r2, #3
        res0 = MIN(res0, activation_max);
        res1 = MAX(res1, activation_min);
        res1 = MIN(res1, activation_max);

        *dst = (int8_t)res0;
        *(dst + 2 * row_loop_cnt) = (int8_t)res1;
 801f632:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801f634:	bfd4      	ite	le
 801f636:	2300      	movle	r3, #0
 801f638:	2301      	movgt	r3, #1
 801f63a:	0052      	lsls	r2, r2, #1
 801f63c:	2b00      	cmp	r3, #0
 801f63e:	ea4f 0386 	mov.w	r3, r6, lsl #2
 801f642:	bf18      	it	ne
 801f644:	461e      	movne	r6, r3
    int32_t threshold = remainder_mask >> 1;
 801f646:	9b03      	ldr	r3, [sp, #12]
 801f648:	bf08      	it	eq
 801f64a:	2604      	moveq	r6, #4
 801f64c:	ea4f 0363 	mov.w	r3, r3, asr #1
 801f650:	9617      	str	r6, [sp, #92]	@ 0x5c
 801f652:	bf08      	it	eq
 801f654:	2602      	moveq	r6, #2
 801f656:	9304      	str	r3, [sp, #16]
 801f658:	f102 0301 	add.w	r3, r2, #1
 801f65c:	440b      	add	r3, r1
 801f65e:	9309      	str	r3, [sp, #36]	@ 0x24
 801f660:	9b01      	ldr	r3, [sp, #4]
 801f662:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801f666:	bf18      	it	ne
 801f668:	461e      	movne	r6, r3
        threshold++;
 801f66a:	9b04      	ldr	r3, [sp, #16]
 801f66c:	960f      	str	r6, [sp, #60]	@ 0x3c
 801f66e:	3301      	adds	r3, #1
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; ++i_row_loop_cnt)
 801f670:	2600      	movs	r6, #0
 801f672:	9306      	str	r3, [sp, #24]
 801f674:	1c8b      	adds	r3, r1, #2
 801f676:	960d      	str	r6, [sp, #52]	@ 0x34
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801f678:	ea20 76e0 	bic.w	r6, r0, r0, asr #31
 801f67c:	930a      	str	r3, [sp, #40]	@ 0x28
 801f67e:	9607      	str	r6, [sp, #28]
 801f680:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801f682:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801f684:	18f3      	adds	r3, r6, r3
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f686:	e9cd ce10 	strd	ip, lr, [sp, #64]	@ 0x40
 801f68a:	e9cd 3218 	strd	r3, r2, [sp, #96]	@ 0x60
 801f68e:	e9cd 411a 	strd	r4, r1, [sp, #104]	@ 0x68
 801f692:	9029      	str	r0, [sp, #164]	@ 0xa4
 801f694:	952b      	str	r5, [sp, #172]	@ 0xac
        if (bias)
 801f696:	9b08      	ldr	r3, [sp, #32]
 801f698:	2b00      	cmp	r3, #0
 801f69a:	f000 82b9 	beq.w	801fc10 <arm_nn_vec_mat_mult_t_s4+0x66c>
            res1 += bias[2 * row_loop_cnt];
 801f69e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
            res0 += *bias;
 801f6a0:	6818      	ldr	r0, [r3, #0]
            res1 += bias[2 * row_loop_cnt];
 801f6a2:	f853 b002 	ldr.w	fp, [r3, r2]
            ++bias;
 801f6a6:	3304      	adds	r3, #4
 801f6a8:	9308      	str	r3, [sp, #32]
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 801f6aa:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 801f6ac:	2b03      	cmp	r3, #3
 801f6ae:	f340 82b5 	ble.w	801fc1c <arm_nn_vec_mat_mult_t_s4+0x678>
        const int8_t *lhs_ptr = &lhs[0];
 801f6b2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 801f6b4:	f04f 0900 	mov.w	r9, #0
            res0 = SMLAD(lhs_high, rhs_low0, res0);
        }

        if ((rhs_cols % 4) == 2 || (rhs_cols % 4 == 3))
        {
            const int32_t rhs_value0 = rhs_ptr[rhs_offset];
 801f6b8:	f8dd 8008 	ldr.w	r8, [sp, #8]
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 801f6bc:	f8dd e038 	ldr.w	lr, [sp, #56]	@ 0x38
 801f6c0:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 801f6c4:	f8dd c040 	ldr.w	ip, [sp, #64]	@ 0x40
 801f6c8:	9713      	str	r7, [sp, #76]	@ 0x4c
    memcpy(&val, in_s8, 2);
 801f6ca:	f8b8 3000 	ldrh.w	r3, [r8]
    memcpy(&val, *in_s8, 4);
 801f6ce:	f855 6b04 	ldr.w	r6, [r5], #4
    memcpy(&val, in_s8, 2);
 801f6d2:	f363 0a0f 	bfi	sl, r3, #0, #16
 801f6d6:	9b00      	ldr	r3, [sp, #0]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801f6d8:	fa2e f786 	sxtab16	r7, lr, r6
 801f6dc:	f838 3003 	ldrh.w	r3, [r8, r3]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801f6e0:	ea4f 220a 	mov.w	r2, sl, lsl #8
 801f6e4:	fa5f f18a 	uxtb.w	r1, sl
            rhs_ptr += 2;
 801f6e8:	f108 0802 	add.w	r8, r8, #2
    memcpy(&val, in_s8, 2);
 801f6ec:	f363 0c0f 	bfi	ip, r3, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801f6f0:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801f6f4:	ea4f 230c 	mov.w	r3, ip, lsl #8
 801f6f8:	430a      	orrs	r2, r1
 801f6fa:	fa5f f18c 	uxtb.w	r1, ip
 801f6fe:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801f702:	430b      	orrs	r3, r1
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801f704:	0111      	lsls	r1, r2, #4
 801f706:	fa2f f282 	sxtb16	r2, r2
 801f70a:	fa2f f181 	sxtb16	r1, r1
 801f70e:	011c      	lsls	r4, r3, #4
 801f710:	fa2f f383 	sxtb16	r3, r3
    return (op1 >> op2) | (op1 << (32U - op2));
 801f714:	ea4f 1232 	mov.w	r2, r2, ror #4
 801f718:	fa2f f484 	sxtb16	r4, r4
 801f71c:	ea4f 1131 	mov.w	r1, r1, ror #4
 801f720:	ea4f 1333 	mov.w	r3, r3, ror #4
 801f724:	ea4f 1434 	mov.w	r4, r4, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801f728:	fa2f f181 	sxtb16	r1, r1
 801f72c:	fa2f f282 	sxtb16	r2, r2
 801f730:	fa2f f484 	sxtb16	r4, r4
 801f734:	fa2f f383 	sxtb16	r3, r3
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801f738:	fa2e f696 	sxtab16	r6, lr, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801f73c:	fb27 0101 	smlad	r1, r7, r1, r0
 801f740:	fb26 1002 	smlad	r0, r6, r2, r1
 801f744:	fb27 b704 	smlad	r7, r7, r4, fp
 801f748:	fb26 7b03 	smlad	fp, r6, r3, r7
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 801f74c:	f109 0901 	add.w	r9, r9, #1
 801f750:	9b01      	ldr	r3, [sp, #4]
 801f752:	4599      	cmp	r9, r3
 801f754:	dbb9      	blt.n	801f6ca <arm_nn_vec_mat_mult_t_s4+0x126>
 801f756:	9b02      	ldr	r3, [sp, #8]
 801f758:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801f75a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 801f75c:	4413      	add	r3, r2
 801f75e:	f8cd a048 	str.w	sl, [sp, #72]	@ 0x48
 801f762:	f8cd c040 	str.w	ip, [sp, #64]	@ 0x40
 801f766:	9302      	str	r3, [sp, #8]
 801f768:	9b18      	ldr	r3, [sp, #96]	@ 0x60
        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 801f76a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801f76c:	2a01      	cmp	r2, #1
 801f76e:	d81d      	bhi.n	801f7ac <arm_nn_vec_mat_mult_t_s4+0x208>
            const int32_t rhs_value0 = rhs_ptr[0];
 801f770:	9902      	ldr	r1, [sp, #8]
            lhs_ptr += 2;
 801f772:	3302      	adds	r3, #2
            const int32_t rhs_value1 = rhs_ptr[rhs_offset];
 801f774:	9a00      	ldr	r2, [sp, #0]
            const int32_t rhs_value0 = rhs_ptr[0];
 801f776:	f991 5000 	ldrsb.w	r5, [r1]
            const int32_t rhs_value1 = rhs_ptr[rhs_offset];
 801f77a:	568a      	ldrsb	r2, [r1, r2]
            ++rhs_ptr;
 801f77c:	3101      	adds	r1, #1
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 801f77e:	f913 4c02 	ldrsb.w	r4, [r3, #-2]
            const int32_t lower0 = (int8_t)(rhs_value0 << 4) >> 4;
 801f782:	f345 0e03 	sbfx	lr, r5, #0, #4
            ++rhs_ptr;
 801f786:	9102      	str	r1, [sp, #8]
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 801f788:	9926      	ldr	r1, [sp, #152]	@ 0x98
            const int32_t lhs_value_1 = lhs_ptr[1] + lhs_offset;
 801f78a:	9e26      	ldr	r6, [sp, #152]	@ 0x98
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 801f78c:	440c      	add	r4, r1
            const int32_t lhs_value_1 = lhs_ptr[1] + lhs_offset;
 801f78e:	f913 1c01 	ldrsb.w	r1, [r3, #-1]
            res0 += lhs_value_0 * lower0;
 801f792:	fb04 0e0e 	mla	lr, r4, lr, r0
            const int32_t higher0 = rhs_value0 >> 4;
 801f796:	1128      	asrs	r0, r5, #4
            const int32_t lower1 = (int8_t)(rhs_value1 << 4) >> 4;
 801f798:	f342 0503 	sbfx	r5, r2, #0, #4
            const int32_t lhs_value_1 = lhs_ptr[1] + lhs_offset;
 801f79c:	4431      	add	r1, r6
            const int32_t higher1 = rhs_value1 >> 4;
 801f79e:	1112      	asrs	r2, r2, #4
            res1 += lhs_value_0 * lower1;
 801f7a0:	fb04 b405 	mla	r4, r4, r5, fp
            res0 += lhs_value_1 * higher0;
 801f7a4:	fb01 e000 	mla	r0, r1, r0, lr
            res1 += lhs_value_1 * higher1;
 801f7a8:	fb01 4b02 	mla	fp, r1, r2, r4
        if (rhs_cols % 2 == 1)
 801f7ac:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801f7ae:	2a01      	cmp	r2, #1
 801f7b0:	f000 820e 	beq.w	801fbd0 <arm_nn_vec_mat_mult_t_s4+0x62c>
            spillover1 = 0;
 801f7b4:	2500      	movs	r5, #0
            lhs_ptr = &lhs[0];
 801f7b6:	f8dd e02c 	ldr.w	lr, [sp, #44]	@ 0x2c
            spillover0 = 0;
 801f7ba:	462b      	mov	r3, r5
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801f7bc:	9a07      	ldr	r2, [sp, #28]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f7be:	2100      	movs	r1, #0
 801f7c0:	9c28      	ldr	r4, [sp, #160]	@ 0xa0
 801f7c2:	2600      	movs	r6, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801f7c4:	4090      	lsls	r0, r2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f7c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 801f7ca:	fbc0 2104 	smlal	r2, r1, r0, r4
    result = (int32_t)(mult.long_long >> 31);
 801f7ce:	0fd2      	lsrs	r2, r2, #31
    int32_t remainder = remainder_mask & dividend;
 801f7d0:	9803      	ldr	r0, [sp, #12]
    result = (int32_t)(mult.long_long >> 31);
 801f7d2:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    int32_t threshold = remainder_mask >> 1;
 801f7d6:	9905      	ldr	r1, [sp, #20]
 801f7d8:	9c04      	ldr	r4, [sp, #16]
 801f7da:	fa52 f101 	asrs.w	r1, r2, r1
    int32_t remainder = remainder_mask & dividend;
 801f7de:	ea02 0200 	and.w	r2, r2, r0
    int32_t threshold = remainder_mask >> 1;
 801f7e2:	9806      	ldr	r0, [sp, #24]
 801f7e4:	bf58      	it	pl
 801f7e6:	4620      	movpl	r0, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f7e8:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
    if (remainder > threshold)
 801f7ec:	4282      	cmp	r2, r0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801f7ee:	9a07      	ldr	r2, [sp, #28]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f7f0:	9828      	ldr	r0, [sp, #160]	@ 0xa0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801f7f2:	fa0b f202 	lsl.w	r2, fp, r2
        result++;
 801f7f6:	bfc8      	it	gt
 801f7f8:	3101      	addgt	r1, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f7fa:	fbc2 4600 	smlal	r4, r6, r2, r0
    result = (int32_t)(mult.long_long >> 31);
 801f7fe:	0fe2      	lsrs	r2, r4, #31
    int32_t threshold = remainder_mask >> 1;
 801f800:	9805      	ldr	r0, [sp, #20]
    result = (int32_t)(mult.long_long >> 31);
 801f802:	ea42 0246 	orr.w	r2, r2, r6, lsl #1
    int32_t remainder = remainder_mask & dividend;
 801f806:	9c03      	ldr	r4, [sp, #12]
    int32_t threshold = remainder_mask >> 1;
 801f808:	9e04      	ldr	r6, [sp, #16]
 801f80a:	fa52 f000 	asrs.w	r0, r2, r0
    int32_t remainder = remainder_mask & dividend;
 801f80e:	ea02 0204 	and.w	r2, r2, r4
    int32_t threshold = remainder_mask >> 1;
 801f812:	9c06      	ldr	r4, [sp, #24]
 801f814:	bf58      	it	pl
 801f816:	4634      	movpl	r4, r6
    if (remainder > threshold)
 801f818:	42a2      	cmp	r2, r4
        res0 += dst_offset;
 801f81a:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
        result++;
 801f81c:	bfc8      	it	gt
 801f81e:	3001      	addgt	r0, #1
 801f820:	4411      	add	r1, r2
        res1 += dst_offset;
 801f822:	4410      	add	r0, r2
        res0 = MAX(res0, activation_min);
 801f824:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 801f826:	4291      	cmp	r1, r2
 801f828:	bfb8      	it	lt
 801f82a:	4611      	movlt	r1, r2
        res1 = MAX(res1, activation_min);
 801f82c:	4290      	cmp	r0, r2
 801f82e:	bfb8      	it	lt
 801f830:	4610      	movlt	r0, r2
        res0 = MIN(res0, activation_max);
 801f832:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 801f834:	4291      	cmp	r1, r2
 801f836:	bfa8      	it	ge
 801f838:	4611      	movge	r1, r2
        *dst = (int8_t)res0;
 801f83a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801f83c:	f802 1c02 	strb.w	r1, [r2, #-2]
        res1 = MIN(res1, activation_max);
 801f840:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
        if (bias)
 801f842:	9908      	ldr	r1, [sp, #32]
        res1 = MIN(res1, activation_max);
 801f844:	4290      	cmp	r0, r2
 801f846:	bfa8      	it	ge
 801f848:	4610      	movge	r0, r2
        *(dst + 2 * row_loop_cnt) = (int8_t)res1;
 801f84a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f84c:	f802 0c01 	strb.w	r0, [r2, #-1]
        if (bias)
 801f850:	b131      	cbz	r1, 801f860 <arm_nn_vec_mat_mult_t_s4+0x2bc>
            res0 += *bias;
 801f852:	680a      	ldr	r2, [r1, #0]
 801f854:	4413      	add	r3, r2
            res1 += bias[2 * row_loop_cnt];
 801f856:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801f858:	588a      	ldr	r2, [r1, r2]
 801f85a:	4415      	add	r5, r2
            ++bias;
 801f85c:	1d0a      	adds	r2, r1, #4
 801f85e:	9208      	str	r2, [sp, #32]
        for (int rhs_cols_idx = 0; rhs_cols_idx < rhs_cols / 4; ++rhs_cols_idx)
 801f860:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 801f862:	2a03      	cmp	r2, #3
 801f864:	dd54      	ble.n	801f910 <arm_nn_vec_mat_mult_t_s4+0x36c>
            const int32_t rhs_value0 = rhs_ptr[rhs_offset];
 801f866:	46f3      	mov	fp, lr
 801f868:	f8dd 8008 	ldr.w	r8, [sp, #8]
        for (int rhs_cols_idx = 0; rhs_cols_idx < rhs_cols / 4; ++rhs_cols_idx)
 801f86c:	f04f 0900 	mov.w	r9, #0
 801f870:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 801f874:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 801f876:	f8cd e04c 	str.w	lr, [sp, #76]	@ 0x4c
    memcpy(&val, in_s8, 2);
 801f87a:	f8b8 2000 	ldrh.w	r2, [r8]
    memcpy(&val, *in_s8, 4);
 801f87e:	f85b cb04 	ldr.w	ip, [fp], #4
    memcpy(&val, in_s8, 2);
 801f882:	f362 060f 	bfi	r6, r2, #0, #16
 801f886:	9a00      	ldr	r2, [sp, #0]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801f888:	fa2a fe8c 	sxtab16	lr, sl, ip
 801f88c:	f838 2002 	ldrh.w	r2, [r8, r2]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801f890:	0231      	lsls	r1, r6, #8
 801f892:	b2f0      	uxtb	r0, r6
            rhs_ptr += 2;
 801f894:	f108 0802 	add.w	r8, r8, #2
    memcpy(&val, in_s8, 2);
 801f898:	f362 070f 	bfi	r7, r2, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801f89c:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
 801f8a0:	023a      	lsls	r2, r7, #8
 801f8a2:	4301      	orrs	r1, r0
 801f8a4:	b2f8      	uxtb	r0, r7
 801f8a6:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801f8aa:	4302      	orrs	r2, r0
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801f8ac:	0108      	lsls	r0, r1, #4
 801f8ae:	fa2f f181 	sxtb16	r1, r1
 801f8b2:	fa2f f080 	sxtb16	r0, r0
 801f8b6:	0114      	lsls	r4, r2, #4
 801f8b8:	fa2f f282 	sxtb16	r2, r2
    return (op1 >> op2) | (op1 << (32U - op2));
 801f8bc:	ea4f 1131 	mov.w	r1, r1, ror #4
 801f8c0:	fa2f f484 	sxtb16	r4, r4
 801f8c4:	ea4f 1030 	mov.w	r0, r0, ror #4
 801f8c8:	ea4f 1232 	mov.w	r2, r2, ror #4
 801f8cc:	ea4f 1434 	mov.w	r4, r4, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801f8d0:	fa2f f080 	sxtb16	r0, r0
 801f8d4:	fa2f f181 	sxtb16	r1, r1
 801f8d8:	fa2f f484 	sxtb16	r4, r4
 801f8dc:	fa2f f282 	sxtb16	r2, r2
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801f8e0:	fa2a fc9c 	sxtab16	ip, sl, ip, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801f8e4:	fb2e 3000 	smlad	r0, lr, r0, r3
 801f8e8:	fb2c 0301 	smlad	r3, ip, r1, r0
 801f8ec:	fb2e 5e04 	smlad	lr, lr, r4, r5
 801f8f0:	fb2c e502 	smlad	r5, ip, r2, lr
        for (int rhs_cols_idx = 0; rhs_cols_idx < rhs_cols / 4; ++rhs_cols_idx)
 801f8f4:	f109 0901 	add.w	r9, r9, #1
 801f8f8:	9a01      	ldr	r2, [sp, #4]
 801f8fa:	4591      	cmp	r9, r2
 801f8fc:	dbbd      	blt.n	801f87a <arm_nn_vec_mat_mult_t_s4+0x2d6>
 801f8fe:	9a02      	ldr	r2, [sp, #8]
 801f900:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801f902:	f8dd e04c 	ldr.w	lr, [sp, #76]	@ 0x4c
 801f906:	440a      	add	r2, r1
 801f908:	9611      	str	r6, [sp, #68]	@ 0x44
 801f90a:	9202      	str	r2, [sp, #8]
 801f90c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801f90e:	4496      	add	lr, r2
        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 801f910:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801f912:	2a01      	cmp	r2, #1
 801f914:	d81b      	bhi.n	801f94e <arm_nn_vec_mat_mult_t_s4+0x3aa>
            const int32_t rhs_value0 = rhs_ptr[0];
 801f916:	9902      	ldr	r1, [sp, #8]
            const int32_t rhs_value1 = rhs_ptr[rhs_offset];
 801f918:	9a00      	ldr	r2, [sp, #0]
            const int32_t rhs_value0 = rhs_ptr[0];
 801f91a:	f991 0000 	ldrsb.w	r0, [r1]
            const int32_t rhs_value1 = rhs_ptr[rhs_offset];
 801f91e:	568a      	ldrsb	r2, [r1, r2]
            ++rhs_ptr;
 801f920:	3101      	adds	r1, #1
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 801f922:	9e26      	ldr	r6, [sp, #152]	@ 0x98
            const int32_t lower0 = (int8_t)(rhs_value0 << 4) >> 4;
 801f924:	f340 0c03 	sbfx	ip, r0, #0, #4
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 801f928:	f99e 4000 	ldrsb.w	r4, [lr]
            const int32_t higher0 = rhs_value0 >> 4;
 801f92c:	1100      	asrs	r0, r0, #4
            ++rhs_ptr;
 801f92e:	9102      	str	r1, [sp, #8]
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 801f930:	4434      	add	r4, r6
            const int32_t lhs_value_1 = lhs_ptr[1] + lhs_offset;
 801f932:	f99e 1001 	ldrsb.w	r1, [lr, #1]
            res0 += lhs_value_0 * lower0;
 801f936:	fb04 330c 	mla	r3, r4, ip, r3
            const int32_t lhs_value_1 = lhs_ptr[1] + lhs_offset;
 801f93a:	4431      	add	r1, r6
            res0 += lhs_value_1 * higher0;
 801f93c:	fb01 3300 	mla	r3, r1, r0, r3
            const int32_t lower1 = (int8_t)(rhs_value1 << 4) >> 4;
 801f940:	f342 0003 	sbfx	r0, r2, #0, #4
            const int32_t higher1 = rhs_value1 >> 4;
 801f944:	1112      	asrs	r2, r2, #4
            res1 += lhs_value_0 * lower1;
 801f946:	fb04 5000 	mla	r0, r4, r0, r5
            res1 += lhs_value_1 * higher1;
 801f94a:	fb01 0502 	mla	r5, r1, r2, r0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801f94e:	9a07      	ldr	r2, [sp, #28]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f950:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 801f954:	9828      	ldr	r0, [sp, #160]	@ 0xa0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801f956:	4093      	lsls	r3, r2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f958:	2200      	movs	r2, #0
 801f95a:	9c28      	ldr	r4, [sp, #160]	@ 0xa0
 801f95c:	fbc3 1200 	smlal	r1, r2, r3, r0
    result = (int32_t)(mult.long_long >> 31);
 801f960:	0fcb      	lsrs	r3, r1, #31
    int32_t threshold = remainder_mask >> 1;
 801f962:	9804      	ldr	r0, [sp, #16]
    result = (int32_t)(mult.long_long >> 31);
 801f964:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
    int32_t threshold = remainder_mask >> 1;
 801f968:	9a05      	ldr	r2, [sp, #20]
    int32_t remainder = remainder_mask & dividend;
 801f96a:	9903      	ldr	r1, [sp, #12]
    int32_t threshold = remainder_mask >> 1;
 801f96c:	fa53 f202 	asrs.w	r2, r3, r2
    int32_t remainder = remainder_mask & dividend;
 801f970:	ea03 0301 	and.w	r3, r3, r1
    int32_t threshold = remainder_mask >> 1;
 801f974:	9906      	ldr	r1, [sp, #24]
 801f976:	bf58      	it	pl
 801f978:	4601      	movpl	r1, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f97a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
    if (remainder > threshold)
 801f97e:	428b      	cmp	r3, r1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801f980:	9b07      	ldr	r3, [sp, #28]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f982:	f04f 0100 	mov.w	r1, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801f986:	fa05 f303 	lsl.w	r3, r5, r3
        result++;
 801f98a:	bfc8      	it	gt
 801f98c:	3201      	addgt	r2, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801f98e:	fbc3 0104 	smlal	r0, r1, r3, r4
    result = (int32_t)(mult.long_long >> 31);
 801f992:	0fc3      	lsrs	r3, r0, #31
    int32_t threshold = remainder_mask >> 1;
 801f994:	9c04      	ldr	r4, [sp, #16]
    result = (int32_t)(mult.long_long >> 31);
 801f996:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    int32_t threshold = remainder_mask >> 1;
 801f99a:	9905      	ldr	r1, [sp, #20]
    int32_t remainder = remainder_mask & dividend;
 801f99c:	9803      	ldr	r0, [sp, #12]
    int32_t threshold = remainder_mask >> 1;
 801f99e:	fa53 f101 	asrs.w	r1, r3, r1
    int32_t remainder = remainder_mask & dividend;
 801f9a2:	ea03 0300 	and.w	r3, r3, r0
    int32_t threshold = remainder_mask >> 1;
 801f9a6:	9806      	ldr	r0, [sp, #24]
 801f9a8:	bf58      	it	pl
 801f9aa:	4620      	movpl	r0, r4
    if (remainder > threshold)
 801f9ac:	4283      	cmp	r3, r0
        res0 += dst_offset;
 801f9ae:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
        res0 = MAX(res0, activation_min);
 801f9b0:	982c      	ldr	r0, [sp, #176]	@ 0xb0
        res0 += dst_offset;
 801f9b2:	441a      	add	r2, r3
        result++;
 801f9b4:	bfc8      	it	gt
 801f9b6:	3101      	addgt	r1, #1
        res0 = MAX(res0, activation_min);
 801f9b8:	4282      	cmp	r2, r0
        res1 += dst_offset;
 801f9ba:	4419      	add	r1, r3
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; ++i_row_loop_cnt)
 801f9bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
        res0 = MAX(res0, activation_min);
 801f9be:	bfb8      	it	lt
 801f9c0:	4602      	movlt	r2, r0
        res1 = MAX(res1, activation_min);
 801f9c2:	4281      	cmp	r1, r0
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; ++i_row_loop_cnt)
 801f9c4:	f103 0301 	add.w	r3, r3, #1
        res1 = MAX(res1, activation_min);
 801f9c8:	bfb8      	it	lt
 801f9ca:	4601      	movlt	r1, r0
        res0 = MIN(res0, activation_max);
 801f9cc:	982d      	ldr	r0, [sp, #180]	@ 0xb4
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; ++i_row_loop_cnt)
 801f9ce:	930d      	str	r3, [sp, #52]	@ 0x34
        res0 = MIN(res0, activation_max);
 801f9d0:	4282      	cmp	r2, r0
 801f9d2:	bfa8      	it	ge
 801f9d4:	4602      	movge	r2, r0
        *dst = (int8_t)res0;
 801f9d6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801f9d8:	f800 2c01 	strb.w	r2, [r0, #-1]
        res1 = MIN(res1, activation_max);
 801f9dc:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 801f9de:	4291      	cmp	r1, r2
 801f9e0:	bfa8      	it	ge
 801f9e2:	4611      	movge	r1, r2
        *(dst + 2 * row_loop_cnt) = (int8_t)res1;
 801f9e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f9e6:	f802 1b02 	strb.w	r1, [r2], #2
 801f9ea:	9209      	str	r2, [sp, #36]	@ 0x24
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; ++i_row_loop_cnt)
 801f9ec:	1c82      	adds	r2, r0, #2
 801f9ee:	920a      	str	r2, [sp, #40]	@ 0x28
 801f9f0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801f9f2:	429a      	cmp	r2, r3
 801f9f4:	f73f ae4f 	bgt.w	801f696 <arm_nn_vec_mat_mult_t_s4+0xf2>
 801f9f8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801f9fa:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 801f9fe:	9829      	ldr	r0, [sp, #164]	@ 0xa4
 801fa00:	9d2b      	ldr	r5, [sp, #172]	@ 0xac
 801fa02:	e9dd 411a 	ldrd	r4, r1, [sp, #104]	@ 0x68
 801fa06:	4411      	add	r1, r2
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < rhs_rows % 4; ++i_row_loop_cnt)
 801fa08:	426b      	negs	r3, r5
 801fa0a:	f005 0803 	and.w	r8, r5, #3
 801fa0e:	f003 0303 	and.w	r3, r3, #3
 801fa12:	bf58      	it	pl
 801fa14:	f1c3 0800 	rsbpl	r8, r3, #0
 801fa18:	f1b8 0f00 	cmp.w	r8, #0
 801fa1c:	f340 80d4 	ble.w	801fbc8 <arm_nn_vec_mat_mult_t_s4+0x624>
            res0 += bias[2 * row_loop_cnt];
 801fa20:	9b15      	ldr	r3, [sp, #84]	@ 0x54
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801fa22:	f1c0 0a00 	rsb	sl, r0, #0
        for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols_offset / 4; ++rhs_cols_idx)
 801fa26:	f8dd e0a8 	ldr.w	lr, [sp, #168]	@ 0xa8
            res0 += bias[2 * row_loop_cnt];
 801fa2a:	00db      	lsls	r3, r3, #3
 801fa2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801fa30:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801fa34:	930f      	str	r3, [sp, #60]	@ 0x3c
        for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols_offset / 4; ++rhs_cols_idx)
 801fa36:	4673      	mov	r3, lr
 801fa38:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 801fa3c:	2b00      	cmp	r3, #0
 801fa3e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801fa40:	eb01 0943 	add.w	r9, r1, r3, lsl #1
        if ((rhs_cols % 4) == 2 || (rhs_cols % 4 == 3))
 801fa44:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
        for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols_offset / 4; ++rhs_cols_idx)
 801fa46:	bfb8      	it	lt
 801fa48:	f10e 0e03 	addlt.w	lr, lr, #3
        if ((rhs_cols % 4) == 2 || (rhs_cols % 4 == 3))
 801fa4c:	425a      	negs	r2, r3
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801fa4e:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
        for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols_offset / 4; ++rhs_cols_idx)
 801fa52:	ea4f 0eae 	mov.w	lr, lr, asr #2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801fa56:	4648      	mov	r0, r9
        if ((rhs_cols % 4) == 2 || (rhs_cols % 4 == 3))
 801fa58:	f002 0203 	and.w	r2, r2, #3
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801fa5c:	9309      	str	r3, [sp, #36]	@ 0x24
 801fa5e:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 801fa60:	f003 0303 	and.w	r3, r3, #3
 801fa64:	bf58      	it	pl
 801fa66:	4253      	negpl	r3, r2
            ++rhs_ptr;
            lhs_ptr += 2;
        }
#endif

        if ((rhs_cols % 2 == 1) && (i_row_loop_cnt % 2 == 0))
 801fa68:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
        if ((rhs_cols % 4) == 2 || (rhs_cols % 4 == 3))
 801fa6a:	3b02      	subs	r3, #2
        if ((rhs_cols % 2 == 1) && (i_row_loop_cnt % 2 == 0))
 801fa6c:	2a00      	cmp	r2, #0
        if ((rhs_cols % 4) == 2 || (rhs_cols % 4 == 3))
 801fa6e:	9303      	str	r3, [sp, #12]
    const int32_t remainder_mask = (1 << exponent) - 1;
 801fa70:	f04f 0301 	mov.w	r3, #1
 801fa74:	fa03 f30a 	lsl.w	r3, r3, sl
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801fa78:	f8dd a008 	ldr.w	sl, [sp, #8]
    const int32_t remainder_mask = (1 << exponent) - 1;
 801fa7c:	f103 31ff 	add.w	r1, r3, #4294967295
        if ((rhs_cols % 2 == 1) && (i_row_loop_cnt % 2 == 0))
 801fa80:	f002 0301 	and.w	r3, r2, #1
 801fa84:	bfb8      	it	lt
 801fa86:	425b      	neglt	r3, r3
 801fa88:	2a03      	cmp	r2, #3
 801fa8a:	9105      	str	r1, [sp, #20]
    int32_t threshold = remainder_mask >> 1;
 801fa8c:	ea4f 0161 	mov.w	r1, r1, asr #1
 801fa90:	9304      	str	r3, [sp, #16]
 801fa92:	4613      	mov	r3, r2
 801fa94:	bfd4      	ite	le
 801fa96:	2300      	movle	r3, #0
 801fa98:	2301      	movgt	r3, #1
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < rhs_rows % 4; ++i_row_loop_cnt)
 801fa9a:	2200      	movs	r2, #0
 801fa9c:	9106      	str	r1, [sp, #24]
 801fa9e:	2b00      	cmp	r3, #0
 801faa0:	ea4f 034e 	mov.w	r3, lr, lsl #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801faa4:	4617      	mov	r7, r2
 801faa6:	bf08      	it	eq
 801faa8:	2302      	moveq	r3, #2
 801faaa:	930e      	str	r3, [sp, #56]	@ 0x38
 801faac:	ea4f 038e 	mov.w	r3, lr, lsl #2
 801fab0:	bf08      	it	eq
 801fab2:	2304      	moveq	r3, #4
 801fab4:	930d      	str	r3, [sp, #52]	@ 0x34
        threshold++;
 801fab6:	1c4b      	adds	r3, r1, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801fab8:	9908      	ldr	r1, [sp, #32]
        threshold++;
 801faba:	9307      	str	r3, [sp, #28]
    const int8_t *lhs_ptr = &lhs[0];
 801fabc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
        if (bias)
 801fabe:	2900      	cmp	r1, #0
 801fac0:	f000 80c6 	beq.w	801fc50 <arm_nn_vec_mat_mult_t_s4+0x6ac>
            res0 += bias[2 * row_loop_cnt];
 801fac4:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 801fac6:	594d      	ldr	r5, [r1, r5]
            ++bias;
 801fac8:	3104      	adds	r1, #4
            res0 += bias[2 * row_loop_cnt];
 801faca:	443d      	add	r5, r7
        for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols_offset / 4; ++rhs_cols_idx)
 801facc:	9e2a      	ldr	r6, [sp, #168]	@ 0xa8
 801face:	2e03      	cmp	r6, #3
 801fad0:	dd31      	ble.n	801fb36 <arm_nn_vec_mat_mult_t_s4+0x592>
 801fad2:	9e00      	ldr	r6, [sp, #0]
            const int32_t rhs_value0 = rhs_ptr[rhs_offset];
 801fad4:	4698      	mov	r8, r3
        for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols_offset / 4; ++rhs_cols_idx)
 801fad6:	f04f 0c00 	mov.w	ip, #0
 801fada:	eb0a 0906 	add.w	r9, sl, r6
 801fade:	e9cd 2301 	strd	r2, r3, [sp, #4]
    memcpy(&val, in_s8, 2);
 801fae2:	f839 3b02 	ldrh.w	r3, [r9], #2
    memcpy(&val, *in_s8, 4);
 801fae6:	f858 6b04 	ldr.w	r6, [r8], #4
    memcpy(&val, in_s8, 2);
 801faea:	f363 040f 	bfi	r4, r3, #0, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801faee:	fa2b f786 	sxtab16	r7, fp, r6
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 801faf2:	0222      	lsls	r2, r4, #8
 801faf4:	b2e3      	uxtb	r3, r4
 801faf6:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801fafa:	4313      	orrs	r3, r2
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 801fafc:	011a      	lsls	r2, r3, #4
 801fafe:	fa2f f383 	sxtb16	r3, r3
 801fb02:	fa2f f282 	sxtb16	r2, r2
    return (op1 >> op2) | (op1 << (32U - op2));
 801fb06:	ea4f 1333 	mov.w	r3, r3, ror #4
 801fb0a:	ea4f 1232 	mov.w	r2, r2, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801fb0e:	fa2f f383 	sxtb16	r3, r3
 801fb12:	fa2f f282 	sxtb16	r2, r2
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fb16:	fa2b f696 	sxtab16	r6, fp, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801fb1a:	fb27 5702 	smlad	r7, r7, r2, r5
 801fb1e:	fb26 7503 	smlad	r5, r6, r3, r7
 801fb22:	f10c 0c01 	add.w	ip, ip, #1
 801fb26:	45f4      	cmp	ip, lr
 801fb28:	dbdb      	blt.n	801fae2 <arm_nn_vec_mat_mult_t_s4+0x53e>
 801fb2a:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 801fb2c:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801fb30:	44b2      	add	sl, r6
 801fb32:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 801fb34:	4433      	add	r3, r6
        if ((rhs_cols % 4) == 2 || (rhs_cols % 4 == 3))
 801fb36:	9e03      	ldr	r6, [sp, #12]
 801fb38:	2e01      	cmp	r6, #1
 801fb3a:	d813      	bhi.n	801fb64 <arm_nn_vec_mat_mult_t_s4+0x5c0>
            const int32_t rhs_value0 = rhs_ptr[rhs_offset];
 801fb3c:	9e00      	ldr	r6, [sp, #0]
            lhs_ptr += 2;
 801fb3e:	3302      	adds	r3, #2
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 801fb40:	f913 9c02 	ldrsb.w	r9, [r3, #-2]
            const int32_t rhs_value0 = rhs_ptr[rhs_offset];
 801fb44:	f91a 7006 	ldrsb.w	r7, [sl, r6]
            ++rhs_ptr;
 801fb48:	f10a 0a01 	add.w	sl, sl, #1
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 801fb4c:	9e26      	ldr	r6, [sp, #152]	@ 0x98
            const int32_t lower0 = (int8_t)(rhs_value0 << 4) >> 4;
 801fb4e:	f347 0c03 	sbfx	ip, r7, #0, #4
            const int32_t lhs_value_1 = lhs_ptr[1] + lhs_offset;
 801fb52:	f913 8c01 	ldrsb.w	r8, [r3, #-1]
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 801fb56:	44b1      	add	r9, r6
            const int32_t higher0 = rhs_value0 >> 4;
 801fb58:	113f      	asrs	r7, r7, #4
            const int32_t lhs_value_1 = lhs_ptr[1] + lhs_offset;
 801fb5a:	44b0      	add	r8, r6
            res0 += lhs_value_0 * lower0;
 801fb5c:	fb09 5c0c 	mla	ip, r9, ip, r5
            res0 += lhs_value_1 * higher0;
 801fb60:	fb07 c508 	mla	r5, r7, r8, ip
        if ((rhs_cols % 2 == 1) && (i_row_loop_cnt % 2 == 0))
 801fb64:	9e04      	ldr	r6, [sp, #16]
 801fb66:	2e01      	cmp	r6, #1
 801fb68:	d05a      	beq.n	801fc20 <arm_nn_vec_mat_mult_t_s4+0x67c>
            ++rhs_ptr;
        }
        else
        {
            spillover0 = 0;
            lhs_ptr = &lhs[0];
 801fb6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
            spillover0 = 0;
 801fb6c:	2700      	movs	r7, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801fb6e:	9e09      	ldr	r6, [sp, #36]	@ 0x24
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801fb70:	f04f 4880 	mov.w	r8, #1073741824	@ 0x40000000
 801fb74:	f04f 0c00 	mov.w	ip, #0
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < rhs_rows % 4; ++i_row_loop_cnt)
 801fb78:	3201      	adds	r2, #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801fb7a:	40b5      	lsls	r5, r6
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801fb7c:	9e28      	ldr	r6, [sp, #160]	@ 0xa0
 801fb7e:	fbc5 8c06 	smlal	r8, ip, r5, r6
    result = (int32_t)(mult.long_long >> 31);
 801fb82:	ea4f 75d8 	mov.w	r5, r8, lsr #31
    int32_t threshold = remainder_mask >> 1;
 801fb86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
    result = (int32_t)(mult.long_long >> 31);
 801fb88:	ea45 054c 	orr.w	r5, r5, ip, lsl #1
    int32_t threshold = remainder_mask >> 1;
 801fb8c:	fa55 fc06 	asrs.w	ip, r5, r6
    int32_t remainder = remainder_mask & dividend;
 801fb90:	9e05      	ldr	r6, [sp, #20]
 801fb92:	ea05 0906 	and.w	r9, r5, r6
    int32_t threshold = remainder_mask >> 1;
 801fb96:	e9dd 5606 	ldrd	r5, r6, [sp, #24]
 801fb9a:	bf54      	ite	pl
 801fb9c:	46a8      	movpl	r8, r5
 801fb9e:	46b0      	movmi	r8, r6

        // Quantize down
        res0 = arm_nn_requantize(res0, dst_multiplier, dst_shift);

        // Add offset
        res0 += dst_offset;
 801fba0:	9d27      	ldr	r5, [sp, #156]	@ 0x9c
    if (remainder > threshold)
 801fba2:	45c1      	cmp	r9, r8
        result++;
 801fba4:	bfc8      	it	gt
 801fba6:	f10c 0c01 	addgt.w	ip, ip, #1
 801fbaa:	44ac      	add	ip, r5

        // Clamp the result
        res0 = MAX(res0, activation_min);
 801fbac:	9d2c      	ldr	r5, [sp, #176]	@ 0xb0
 801fbae:	45ac      	cmp	ip, r5
 801fbb0:	bfb8      	it	lt
 801fbb2:	46ac      	movlt	ip, r5
        res0 = MIN(res0, activation_max);
 801fbb4:	9d2d      	ldr	r5, [sp, #180]	@ 0xb4
 801fbb6:	45ac      	cmp	ip, r5
 801fbb8:	bfa8      	it	ge
 801fbba:	46ac      	movge	ip, r5
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < rhs_rows % 4; ++i_row_loop_cnt)
 801fbbc:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 801fbbe:	42aa      	cmp	r2, r5

        *(dst + 2 * row_loop_cnt) = (int8_t)res0;
 801fbc0:	f800 cb01 	strb.w	ip, [r0], #1
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < rhs_rows % 4; ++i_row_loop_cnt)
 801fbc4:	f47f af7b 	bne.w	801fabe <arm_nn_vec_mat_mult_t_s4+0x51a>
        dst++;
    }

    return ARM_CMSIS_NN_SUCCESS;
}
 801fbc8:	2000      	movs	r0, #0
 801fbca:	b01d      	add	sp, #116	@ 0x74
 801fbcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            const int32_t rhs_low0 = (int8_t)(rhs_ptr[0] << 4) >> 4;
 801fbd0:	9902      	ldr	r1, [sp, #8]
            const int32_t lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801fbd2:	f993 4000 	ldrsb.w	r4, [r3]
            const int32_t rhs_low1 = (int8_t)(rhs_ptr[rhs_offset] << 4) >> 4;
 801fbd6:	9a00      	ldr	r2, [sp, #0]
            const int32_t lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801fbd8:	9b26      	ldr	r3, [sp, #152]	@ 0x98
            const int32_t rhs_low1 = (int8_t)(rhs_ptr[rhs_offset] << 4) >> 4;
 801fbda:	568a      	ldrsb	r2, [r1, r2]
            ++rhs_ptr;
 801fbdc:	3101      	adds	r1, #1
            const int32_t lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801fbde:	441c      	add	r4, r3
            const int32_t lhs_high = (int8_t)lhs_ptr[0] + lhs_offset;
 801fbe0:	f8dd e02c 	ldr.w	lr, [sp, #44]	@ 0x2c
            const int32_t rhs_low0 = (int8_t)(rhs_ptr[0] << 4) >> 4;
 801fbe4:	f911 3c01 	ldrsb.w	r3, [r1, #-1]
            const int32_t lhs_high = (int8_t)lhs_ptr[0] + lhs_offset;
 801fbe8:	9d26      	ldr	r5, [sp, #152]	@ 0x98
            ++rhs_ptr;
 801fbea:	9102      	str	r1, [sp, #8]
            const int32_t lhs_high = (int8_t)lhs_ptr[0] + lhs_offset;
 801fbec:	f91e 1b01 	ldrsb.w	r1, [lr], #1
 801fbf0:	4429      	add	r1, r5
            const int32_t rhs_low0 = (int8_t)(rhs_ptr[0] << 4) >> 4;
 801fbf2:	f343 0503 	sbfx	r5, r3, #0, #4
            const int32_t rhs_high0 = rhs_ptr[0] >> 4;
 801fbf6:	111b      	asrs	r3, r3, #4
            res0 += lhs_low * rhs_low0;
 801fbf8:	fb04 0005 	mla	r0, r4, r5, r0
            const int32_t rhs_low1 = (int8_t)(rhs_ptr[rhs_offset] << 4) >> 4;
 801fbfc:	f342 0503 	sbfx	r5, r2, #0, #4
            const int32_t rhs_high1 = rhs_ptr[rhs_offset] >> 4;
 801fc00:	1112      	asrs	r2, r2, #4
            spillover0 = lhs_high * rhs_high0;
 801fc02:	fb01 f303 	mul.w	r3, r1, r3
            res1 += lhs_low * rhs_low1;
 801fc06:	fb04 bb05 	mla	fp, r4, r5, fp
            spillover1 = lhs_high * rhs_high1;
 801fc0a:	fb01 f502 	mul.w	r5, r1, r2
            ++rhs_ptr;
 801fc0e:	e5d5      	b.n	801f7bc <arm_nn_vec_mat_mult_t_s4+0x218>
 801fc10:	4618      	mov	r0, r3
        int32_t res1 = 0;
 801fc12:	469b      	mov	fp, r3
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 801fc14:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 801fc16:	2b03      	cmp	r3, #3
 801fc18:	f73f ad4b 	bgt.w	801f6b2 <arm_nn_vec_mat_mult_t_s4+0x10e>
        const int8_t *lhs_ptr = &lhs[0];
 801fc1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801fc1e:	e5a4      	b.n	801f76a <arm_nn_vec_mat_mult_t_s4+0x1c6>
        if ((rhs_cols % 2 == 1) && (i_row_loop_cnt % 2 == 0))
 801fc20:	07d6      	lsls	r6, r2, #31
 801fc22:	d4a2      	bmi.n	801fb6a <arm_nn_vec_mat_mult_t_s4+0x5c6>
            const int32_t lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801fc24:	f993 8000 	ldrsb.w	r8, [r3]
 801fc28:	9b26      	ldr	r3, [sp, #152]	@ 0x98
            const int32_t rhs_low0 = (int8_t)(rhs_ptr[rhs_offset] << 4) >> 4;
 801fc2a:	9e00      	ldr	r6, [sp, #0]
            const int32_t lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801fc2c:	4498      	add	r8, r3
            ++lhs_ptr;
 801fc2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
            const int32_t rhs_low0 = (int8_t)(rhs_ptr[rhs_offset] << 4) >> 4;
 801fc30:	f91a 7006 	ldrsb.w	r7, [sl, r6]
            ++rhs_ptr;
 801fc34:	f10a 0a01 	add.w	sl, sl, #1
            const int32_t lhs_high = (int8_t)lhs_ptr[0] + lhs_offset;
 801fc38:	f913 cb01 	ldrsb.w	ip, [r3], #1
 801fc3c:	9e26      	ldr	r6, [sp, #152]	@ 0x98
            const int32_t rhs_low0 = (int8_t)(rhs_ptr[rhs_offset] << 4) >> 4;
 801fc3e:	f347 0903 	sbfx	r9, r7, #0, #4
            const int32_t rhs_high0 = rhs_ptr[rhs_offset] >> 4;
 801fc42:	113f      	asrs	r7, r7, #4
            const int32_t lhs_high = (int8_t)lhs_ptr[0] + lhs_offset;
 801fc44:	44b4      	add	ip, r6
            res0 += lhs_low * rhs_low0;
 801fc46:	fb08 5509 	mla	r5, r8, r9, r5
            spillover0 = lhs_high * rhs_high0;
 801fc4a:	fb07 f70c 	mul.w	r7, r7, ip
        {
 801fc4e:	e78e      	b.n	801fb6e <arm_nn_vec_mat_mult_t_s4+0x5ca>
        int32_t res0 = spillover0;
 801fc50:	463d      	mov	r5, r7
 801fc52:	e73b      	b.n	801facc <arm_nn_vec_mat_mult_t_s4+0x528>

0801fc54 <arm_nn_vec_mat_mult_t_s8>:
                                             const int32_t rhs_rows,
                                             const int32_t activation_min,
                                             const int32_t activation_max,
                                             const int32_t address_offset,
                                             const int32_t rhs_offset)
{
 801fc54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fc58:	b097      	sub	sp, #92	@ 0x5c
 801fc5a:	460f      	mov	r7, r1
 801fc5c:	9c26      	ldr	r4, [sp, #152]	@ 0x98
 801fc5e:	9302      	str	r3, [sp, #8]
        }

#elif defined(ARM_MATH_DSP)
        (void)kernel_sum;

        const int32_t row_loop_cnt = rhs_rows / 2;
 801fc60:	2c00      	cmp	r4, #0
{
 801fc62:	9003      	str	r0, [sp, #12]
    if (rhs_offset)
 801fc64:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
        const int32_t row_loop_cnt = rhs_rows / 2;
 801fc66:	bfb4      	ite	lt
 801fc68:	1c63      	addlt	r3, r4, #1
 801fc6a:	4623      	movge	r3, r4
        const int16_t lhs_offset_s16 = (int16_t)lhs_offset;
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 801fc6c:	9821      	ldr	r0, [sp, #132]	@ 0x84
        const int32_t row_loop_cnt = rhs_rows / 2;
 801fc6e:	105b      	asrs	r3, r3, #1
{
 801fc70:	f8dd 8080 	ldr.w	r8, [sp, #128]	@ 0x80
 801fc74:	f8dd 9090 	ldr.w	r9, [sp, #144]	@ 0x90
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 801fc78:	b201      	sxth	r1, r0
        const int32_t row_loop_cnt = rhs_rows / 2;
 801fc7a:	9305      	str	r3, [sp, #20]
    if (rhs_offset)
 801fc7c:	2a00      	cmp	r2, #0
 801fc7e:	f000 8392 	beq.w	80203a6 <arm_nn_vec_mat_mult_t_s8+0x752>

        const int16_t rhs_offset_s16 = (int16_t)rhs_offset;
        const uint32_t rhs_offset_s16x2 = PKHBT(rhs_offset_s16, rhs_offset_s16, 16);

        for (int32_t i = 0; i < row_loop_cnt; i++)
 801fc82:	2c01      	cmp	r4, #1
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 801fc84:	eac1 4c01 	pkhbt	ip, r1, r1, lsl #16
        const uint32_t rhs_offset_s16x2 = PKHBT(rhs_offset_s16, rhs_offset_s16, 16);
 801fc88:	b211      	sxth	r1, r2
 801fc8a:	eac1 4b01 	pkhbt	fp, r1, r1, lsl #16
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801fc8e:	f340 820e 	ble.w	80200ae <arm_nn_vec_mat_mult_t_s8+0x45a>
            {
                acc_0 = *bias++;
                acc_1 = *bias++;
            }

            const int32_t col_loop_cnt = rhs_cols / 4;
 801fc92:	9e25      	ldr	r6, [sp, #148]	@ 0x94
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801fc94:	f1c9 0300 	rsb	r3, r9, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 801fc98:	2501      	movs	r5, #1
 801fc9a:	9426      	str	r4, [sp, #152]	@ 0x98
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801fc9c:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
 801fca0:	2e00      	cmp	r6, #0
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801fca2:	f04f 0300 	mov.w	r3, #0
            if (bias)
 801fca6:	9c02      	ldr	r4, [sp, #8]
    const int32_t remainder_mask = (1 << exponent) - 1;
 801fca8:	fa05 f501 	lsl.w	r5, r5, r1
            const int32_t col_loop_cnt = rhs_cols / 4;
 801fcac:	bfb8      	it	lt
 801fcae:	3603      	addlt	r6, #3
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801fcb0:	910d      	str	r1, [sp, #52]	@ 0x34
 801fcb2:	46c2      	mov	sl, r8

                acc_1 = SMLAD(ker_1, vec_1, acc_1);
                acc_1 = SMLAD(ker_0, vec_0, acc_1);
            }

            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801fcb4:	f026 0203 	bic.w	r2, r6, #3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801fcb8:	1e68      	subs	r0, r5, #1
            const int32_t col_loop_cnt = rhs_cols / 4;
 801fcba:	10b6      	asrs	r6, r6, #2
            rhs += 2 * rhs_cols;
 801fcbc:	9925      	ldr	r1, [sp, #148]	@ 0x94
    int32_t threshold = remainder_mask >> 1;
 801fcbe:	1045      	asrs	r5, r0, #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 801fcc0:	9009      	str	r0, [sp, #36]	@ 0x24
            const int32_t col_loop_cnt = rhs_cols / 4;
 801fcc2:	9610      	str	r6, [sp, #64]	@ 0x40
            rhs += 2 * rhs_cols;
 801fcc4:	0048      	lsls	r0, r1, #1
            acc_0 = MIN(acc_0, activation_max);
            acc_1 = MAX(acc_1, activation_min);
            acc_1 = MIN(acc_1, activation_max);
            *dst = (int8_t)acc_0;
            *(dst + address_offset) = (int8_t)acc_1;
            dst += 2 * address_offset;
 801fcc6:	9e29      	ldr	r6, [sp, #164]	@ 0xa4
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801fcc8:	ea29 71e9 	bic.w	r1, r9, r9, asr #31
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801fccc:	9308      	str	r3, [sp, #32]
    int32_t threshold = remainder_mask >> 1;
 801fcce:	950a      	str	r5, [sp, #40]	@ 0x28
            dst += 2 * address_offset;
 801fcd0:	0073      	lsls	r3, r6, #1
        threshold++;
 801fcd2:	3501      	adds	r5, #1
 801fcd4:	9e25      	ldr	r6, [sp, #148]	@ 0x94
            rhs += 2 * rhs_cols;
 801fcd6:	9007      	str	r0, [sp, #28]
 801fcd8:	9803      	ldr	r0, [sp, #12]
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801fcda:	9211      	str	r2, [sp, #68]	@ 0x44
            if (bias)
 801fcdc:	4410      	add	r0, r2
 801fcde:	950b      	str	r5, [sp, #44]	@ 0x2c
 801fce0:	18bd      	adds	r5, r7, r2
 801fce2:	1ab2      	subs	r2, r6, r2
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801fce4:	910c      	str	r1, [sp, #48]	@ 0x30
 801fce6:	4639      	mov	r1, r7
 801fce8:	9715      	str	r7, [sp, #84]	@ 0x54
 801fcea:	f8cd 9090 	str.w	r9, [sp, #144]	@ 0x90
 801fcee:	9f2a      	ldr	r7, [sp, #168]	@ 0xa8
 801fcf0:	f8dd 9084 	ldr.w	r9, [sp, #132]	@ 0x84
            dst += 2 * address_offset;
 801fcf4:	930f      	str	r3, [sp, #60]	@ 0x3c
 801fcf6:	9504      	str	r5, [sp, #16]
 801fcf8:	9014      	str	r0, [sp, #80]	@ 0x50
 801fcfa:	9213      	str	r2, [sp, #76]	@ 0x4c
 801fcfc:	f8cd c018 	str.w	ip, [sp, #24]
 801fd00:	f8cd 8080 	str.w	r8, [sp, #128]	@ 0x80
            if (bias)
 801fd04:	2c00      	cmp	r4, #0
 801fd06:	f000 81c1 	beq.w	802008c <arm_nn_vec_mat_mult_t_s8+0x438>
                acc_1 = *bias++;
 801fd0a:	6863      	ldr	r3, [r4, #4]
                acc_0 = *bias++;
 801fd0c:	f854 2b08 	ldr.w	r2, [r4], #8
                acc_1 = *bias++;
 801fd10:	9402      	str	r4, [sp, #8]
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 801fd12:	9d25      	ldr	r5, [sp, #148]	@ 0x94
            rhs += 2 * rhs_cols;
 801fd14:	9e07      	ldr	r6, [sp, #28]
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 801fd16:	1948      	adds	r0, r1, r5
            for (int32_t j = col_loop_cnt; j != 0; j--)
 801fd18:	9d10      	ldr	r5, [sp, #64]	@ 0x40
            rhs += 2 * rhs_cols;
 801fd1a:	198c      	adds	r4, r1, r6
 801fd1c:	940e      	str	r4, [sp, #56]	@ 0x38
            for (int32_t j = col_loop_cnt; j != 0; j--)
 801fd1e:	2d00      	cmp	r5, #0
 801fd20:	f000 867c 	beq.w	8020a1c <arm_nn_vec_mat_mult_t_s8+0xdc8>
 801fd24:	1e6e      	subs	r6, r5, #1
 801fd26:	9501      	str	r5, [sp, #4]
 801fd28:	f015 0503 	ands.w	r5, r5, #3
            const int8_t *lhs_vec = lhs;
 801fd2c:	9c03      	ldr	r4, [sp, #12]
 801fd2e:	9612      	str	r6, [sp, #72]	@ 0x48
 801fd30:	d05d      	beq.n	801fdee <arm_nn_vec_mat_mult_t_s8+0x19a>
 801fd32:	2d01      	cmp	r5, #1
 801fd34:	d03c      	beq.n	801fdb0 <arm_nn_vec_mat_mult_t_s8+0x15c>
 801fd36:	2d02      	cmp	r5, #2
 801fd38:	d01c      	beq.n	801fd74 <arm_nn_vec_mat_mult_t_s8+0x120>
    memcpy(&val, *in_s8, 4);
 801fd3a:	f854 8b04 	ldr.w	r8, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fd3e:	9e06      	ldr	r6, [sp, #24]
 801fd40:	fa26 fc98 	sxtab16	ip, r6, r8, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fd44:	fa26 f588 	sxtab16	r5, r6, r8
 801fd48:	f851 6b04 	ldr.w	r6, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fd4c:	fa2b f896 	sxtab16	r8, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fd50:	fa2b f686 	sxtab16	r6, fp, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801fd54:	fb28 220c 	smlad	r2, r8, ip, r2
 801fd58:	fb26 2205 	smlad	r2, r6, r5, r2
 801fd5c:	f850 6b04 	ldr.w	r6, [r0], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fd60:	fa2b f896 	sxtab16	r8, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fd64:	fa2b f686 	sxtab16	r6, fp, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801fd68:	fb28 330c 	smlad	r3, r8, ip, r3
 801fd6c:	fb26 3305 	smlad	r3, r6, r5, r3
            for (int32_t j = col_loop_cnt; j != 0; j--)
 801fd70:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 801fd72:	9501      	str	r5, [sp, #4]
 801fd74:	f854 eb04 	ldr.w	lr, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fd78:	9e06      	ldr	r6, [sp, #24]
 801fd7a:	fa26 fc9e 	sxtab16	ip, r6, lr, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fd7e:	fa26 f88e 	sxtab16	r8, r6, lr
 801fd82:	f851 5b04 	ldr.w	r5, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fd86:	fa2b fe95 	sxtab16	lr, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fd8a:	fa2b f685 	sxtab16	r6, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801fd8e:	fb2e 220c 	smlad	r2, lr, ip, r2
 801fd92:	fb26 2208 	smlad	r2, r6, r8, r2
 801fd96:	f850 5b04 	ldr.w	r5, [r0], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fd9a:	fa2b fe95 	sxtab16	lr, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fd9e:	fa2b f685 	sxtab16	r6, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801fda2:	fb2e 330c 	smlad	r3, lr, ip, r3
 801fda6:	fb26 3308 	smlad	r3, r6, r8, r3
 801fdaa:	9d01      	ldr	r5, [sp, #4]
 801fdac:	1e6e      	subs	r6, r5, #1
 801fdae:	9601      	str	r6, [sp, #4]
 801fdb0:	f854 cb04 	ldr.w	ip, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fdb4:	9d06      	ldr	r5, [sp, #24]
 801fdb6:	fa25 f89c 	sxtab16	r8, r5, ip, ror #8
 801fdba:	f851 6b04 	ldr.w	r6, [r1], #4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fdbe:	fa25 fc8c 	sxtab16	ip, r5, ip
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fdc2:	fa2b f596 	sxtab16	r5, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fdc6:	fa2b f686 	sxtab16	r6, fp, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801fdca:	fb25 2208 	smlad	r2, r5, r8, r2
 801fdce:	fb26 220c 	smlad	r2, r6, ip, r2
 801fdd2:	f850 5b04 	ldr.w	r5, [r0], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fdd6:	fa2b fe95 	sxtab16	lr, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fdda:	fa2b f685 	sxtab16	r6, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801fdde:	fb2e 3e08 	smlad	lr, lr, r8, r3
 801fde2:	fb26 e30c 	smlad	r3, r6, ip, lr
 801fde6:	9d01      	ldr	r5, [sp, #4]
 801fde8:	1e6e      	subs	r6, r5, #1
 801fdea:	9601      	str	r6, [sp, #4]
 801fdec:	d077      	beq.n	801fede <arm_nn_vec_mat_mult_t_s8+0x28a>
 801fdee:	9d06      	ldr	r5, [sp, #24]
 801fdf0:	f8cd a048 	str.w	sl, [sp, #72]	@ 0x48
 801fdf4:	f8cd 9084 	str.w	r9, [sp, #132]	@ 0x84
 801fdf8:	972a      	str	r7, [sp, #168]	@ 0xa8
 801fdfa:	46a0      	mov	r8, r4
 801fdfc:	f858 7b04 	ldr.w	r7, [r8], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fe00:	fa25 fa97 	sxtab16	sl, r5, r7, ror #8
 801fe04:	468e      	mov	lr, r1
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fe06:	fa25 f787 	sxtab16	r7, r5, r7
 801fe0a:	f85e 9b04 	ldr.w	r9, [lr], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fe0e:	fa2b fc99 	sxtab16	ip, fp, r9, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fe12:	fa2b f689 	sxtab16	r6, fp, r9
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801fe16:	fb2c 220a 	smlad	r2, ip, sl, r2
 801fe1a:	fb26 2607 	smlad	r6, r6, r7, r2
 801fe1e:	4684      	mov	ip, r0
 801fe20:	f85c 2b04 	ldr.w	r2, [ip], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fe24:	fa2b f992 	sxtab16	r9, fp, r2, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fe28:	fa2b f282 	sxtab16	r2, fp, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801fe2c:	fb29 330a 	smlad	r3, r9, sl, r3
 801fe30:	fb22 3207 	smlad	r2, r2, r7, r3
 801fe34:	6867      	ldr	r7, [r4, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fe36:	fa25 f997 	sxtab16	r9, r5, r7, ror #8
 801fe3a:	684b      	ldr	r3, [r1, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fe3c:	fa25 f787 	sxtab16	r7, r5, r7
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fe40:	fa2b fa93 	sxtab16	sl, fp, r3, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fe44:	fa2b f383 	sxtab16	r3, fp, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801fe48:	fb2a 6609 	smlad	r6, sl, r9, r6
 801fe4c:	fb23 6307 	smlad	r3, r3, r7, r6
 801fe50:	f8d0 a004 	ldr.w	sl, [r0, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fe54:	fa2b f69a 	sxtab16	r6, fp, sl, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fe58:	fa2b fa8a 	sxtab16	sl, fp, sl
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801fe5c:	fb26 2209 	smlad	r2, r6, r9, r2
 801fe60:	fb2a 2907 	smlad	r9, sl, r7, r2
 801fe64:	f8d8 7004 	ldr.w	r7, [r8, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fe68:	fa25 f697 	sxtab16	r6, r5, r7, ror #8
 801fe6c:	f8de 8004 	ldr.w	r8, [lr, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fe70:	fa25 fa87 	sxtab16	sl, r5, r7
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fe74:	fa2b f298 	sxtab16	r2, fp, r8, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fe78:	fa2b f788 	sxtab16	r7, fp, r8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801fe7c:	fb22 3306 	smlad	r3, r2, r6, r3
 801fe80:	fb27 380a 	smlad	r8, r7, sl, r3
 801fe84:	f8dc e004 	ldr.w	lr, [ip, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fe88:	fa2b f79e 	sxtab16	r7, fp, lr, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fe8c:	fa2b f28e 	sxtab16	r2, fp, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801fe90:	fb27 9606 	smlad	r6, r7, r6, r9
 801fe94:	fb22 690a 	smlad	r9, r2, sl, r6
 801fe98:	68e3      	ldr	r3, [r4, #12]
    *in_s8 += 4;
 801fe9a:	3410      	adds	r4, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fe9c:	fa25 f693 	sxtab16	r6, r5, r3, ror #8
    memcpy(&val, *in_s8, 4);
 801fea0:	68cf      	ldr	r7, [r1, #12]
    *in_s8 += 4;
 801fea2:	3110      	adds	r1, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fea4:	fa25 fc83 	sxtab16	ip, r5, r3
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801fea8:	fa2b f397 	sxtab16	r3, fp, r7, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801feac:	fa2b fa87 	sxtab16	sl, fp, r7
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801feb0:	fb23 8206 	smlad	r2, r3, r6, r8
 801feb4:	fb2a 220c 	smlad	r2, sl, ip, r2
    memcpy(&val, *in_s8, 4);
 801feb8:	68c7      	ldr	r7, [r0, #12]
    *in_s8 += 4;
 801feba:	3010      	adds	r0, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801febc:	fa2b f897 	sxtab16	r8, fp, r7, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801fec0:	fa2b f387 	sxtab16	r3, fp, r7
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801fec4:	fb28 9e06 	smlad	lr, r8, r6, r9
 801fec8:	fb23 e30c 	smlad	r3, r3, ip, lr
 801fecc:	9e01      	ldr	r6, [sp, #4]
 801fece:	1f37      	subs	r7, r6, #4
 801fed0:	9701      	str	r7, [sp, #4]
 801fed2:	d192      	bne.n	801fdfa <arm_nn_vec_mat_mult_t_s8+0x1a6>
 801fed4:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 801fed8:	f8dd 9084 	ldr.w	r9, [sp, #132]	@ 0x84
 801fedc:	9f2a      	ldr	r7, [sp, #168]	@ 0xa8
 801fede:	9904      	ldr	r1, [sp, #16]
 801fee0:	9825      	ldr	r0, [sp, #148]	@ 0x94
 801fee2:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 801fee4:	1808      	adds	r0, r1, r0
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801fee6:	9c25      	ldr	r4, [sp, #148]	@ 0x94
 801fee8:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 801feea:	42b4      	cmp	r4, r6
 801feec:	dd74      	ble.n	801ffd8 <arm_nn_vec_mat_mult_t_s8+0x384>
 801feee:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 801fef0:	192e      	adds	r6, r5, r4
 801fef2:	f014 0403 	ands.w	r4, r4, #3
 801fef6:	9601      	str	r6, [sp, #4]
 801fef8:	d02d      	beq.n	801ff56 <arm_nn_vec_mat_mult_t_s8+0x302>
 801fefa:	2c01      	cmp	r4, #1
 801fefc:	d01b      	beq.n	801ff36 <arm_nn_vec_mat_mult_t_s8+0x2e2>
 801fefe:	2c02      	cmp	r4, #2
 801ff00:	d00c      	beq.n	801ff1c <arm_nn_vec_mat_mult_t_s8+0x2c8>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ff02:	f915 cb01 	ldrsb.w	ip, [r5], #1
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ff06:	f911 8b01 	ldrsb.w	r8, [r1], #1
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ff0a:	f910 6b01 	ldrsb.w	r6, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ff0e:	44cc      	add	ip, r9
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ff10:	44b8      	add	r8, r7
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ff12:	443e      	add	r6, r7
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ff14:	fb0c 2208 	mla	r2, ip, r8, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ff18:	fb0c 3306 	mla	r3, ip, r6, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ff1c:	f915 4b01 	ldrsb.w	r4, [r5], #1
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ff20:	f911 cb01 	ldrsb.w	ip, [r1], #1
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ff24:	f910 8b01 	ldrsb.w	r8, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ff28:	444c      	add	r4, r9
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ff2a:	44bc      	add	ip, r7
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ff2c:	44b8      	add	r8, r7
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ff2e:	fb04 220c 	mla	r2, r4, ip, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ff32:	fb04 3308 	mla	r3, r4, r8, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ff36:	f915 4b01 	ldrsb.w	r4, [r5], #1
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ff3a:	f911 6b01 	ldrsb.w	r6, [r1], #1
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ff3e:	f910 cb01 	ldrsb.w	ip, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ff42:	444c      	add	r4, r9
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ff44:	443e      	add	r6, r7
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ff46:	44bc      	add	ip, r7
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ff48:	fb04 2206 	mla	r2, r4, r6, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ff4c:	fb04 330c 	mla	r3, r4, ip, r3
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801ff50:	9c01      	ldr	r4, [sp, #4]
 801ff52:	42a5      	cmp	r5, r4
 801ff54:	d040      	beq.n	801ffd8 <arm_nn_vec_mat_mult_t_s8+0x384>
 801ff56:	f8cd b048 	str.w	fp, [sp, #72]	@ 0x48
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ff5a:	46a8      	mov	r8, r5
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ff5c:	460c      	mov	r4, r1
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ff5e:	4683      	mov	fp, r0
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ff60:	f995 c001 	ldrsb.w	ip, [r5, #1]
 801ff64:	f918 eb01 	ldrsb.w	lr, [r8], #1
                lhs_vec++;
 801ff68:	3504      	adds	r5, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ff6a:	44cc      	add	ip, r9
                rhs_0_ptr++;
 801ff6c:	3104      	adds	r1, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ff6e:	f998 6001 	ldrsb.w	r6, [r8, #1]
 801ff72:	44ce      	add	lr, r9
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ff74:	f914 8b01 	ldrsb.w	r8, [r4], #1
                rhs_1_ptr++;
 801ff78:	3004      	adds	r0, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ff7a:	444e      	add	r6, r9
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ff7c:	44b8      	add	r8, r7
 801ff7e:	fb0e 2208 	mla	r2, lr, r8, r2
 801ff82:	f994 8001 	ldrsb.w	r8, [r4, #1]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ff86:	f91b 4b01 	ldrsb.w	r4, [fp], #1
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ff8a:	44b8      	add	r8, r7
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ff8c:	443c      	add	r4, r7
 801ff8e:	fb0e 3404 	mla	r4, lr, r4, r3
 801ff92:	f99b 3001 	ldrsb.w	r3, [fp, #1]
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ff96:	f911 bc03 	ldrsb.w	fp, [r1, #-3]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ff9a:	443b      	add	r3, r7
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ff9c:	44bb      	add	fp, r7
 801ff9e:	fb0c 2e0b 	mla	lr, ip, fp, r2
 801ffa2:	fb06 e208 	mla	r2, r6, r8, lr
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ffa6:	f910 ec03 	ldrsb.w	lr, [r0, #-3]
 801ffaa:	44be      	add	lr, r7
 801ffac:	fb0c 4c0e 	mla	ip, ip, lr, r4
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ffb0:	f911 4c01 	ldrsb.w	r4, [r1, #-1]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ffb4:	fb06 c803 	mla	r8, r6, r3, ip
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ffb8:	f915 6c01 	ldrsb.w	r6, [r5, #-1]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ffbc:	f910 3c01 	ldrsb.w	r3, [r0, #-1]
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ffc0:	443c      	add	r4, r7
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801ffc2:	444e      	add	r6, r9
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ffc4:	443b      	add	r3, r7
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801ffc6:	fb06 2204 	mla	r2, r6, r4, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801ffca:	fb06 8303 	mla	r3, r6, r3, r8
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801ffce:	9e01      	ldr	r6, [sp, #4]
 801ffd0:	42b5      	cmp	r5, r6
 801ffd2:	d1c2      	bne.n	801ff5a <arm_nn_vec_mat_mult_t_s8+0x306>
 801ffd4:	f8dd b048 	ldr.w	fp, [sp, #72]	@ 0x48
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801ffd8:	990c      	ldr	r1, [sp, #48]	@ 0x30
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ffda:	f04f 4580 	mov.w	r5, #1073741824	@ 0x40000000
 801ffde:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 801ffe0:	2000      	movs	r0, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801ffe2:	408a      	lsls	r2, r1
    int32_t threshold = remainder_mask >> 1;
 801ffe4:	990d      	ldr	r1, [sp, #52]	@ 0x34
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801ffe6:	fbc2 5004 	smlal	r5, r0, r2, r4
    result = (int32_t)(mult.long_long >> 31);
 801ffea:	0fea      	lsrs	r2, r5, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801ffec:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
    result = (int32_t)(mult.long_long >> 31);
 801ffee:	ea42 0640 	orr.w	r6, r2, r0, lsl #1
    int32_t remainder = remainder_mask & dividend;
 801fff2:	9809      	ldr	r0, [sp, #36]	@ 0x24
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801fff4:	40a3      	lsls	r3, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801fff6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    int32_t threshold = remainder_mask >> 1;
 801fffa:	fa56 f501 	asrs.w	r5, r6, r1
    int32_t remainder = remainder_mask & dividend;
 801fffe:	ea06 0600 	and.w	r6, r6, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8020002:	9923      	ldr	r1, [sp, #140]	@ 0x8c
    int32_t threshold = remainder_mask >> 1;
 8020004:	980d      	ldr	r0, [sp, #52]	@ 0x34
    int32_t remainder = remainder_mask & dividend;
 8020006:	9c09      	ldr	r4, [sp, #36]	@ 0x24
    int32_t threshold = remainder_mask >> 1;
 8020008:	e9dd c80a 	ldrd	ip, r8, [sp, #40]	@ 0x28
 802000c:	bf58      	it	pl
 802000e:	46e0      	movpl	r8, ip
    if (remainder > threshold)
 8020010:	4546      	cmp	r6, r8
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8020012:	f04f 0600 	mov.w	r6, #0
 8020016:	fbc3 2601 	smlal	r2, r6, r3, r1
    result = (int32_t)(mult.long_long >> 31);
 802001a:	ea4f 73d2 	mov.w	r3, r2, lsr #31
        result++;
 802001e:	bfc8      	it	gt
 8020020:	3501      	addgt	r5, #1
            acc_0 += dst_offset;
 8020022:	9a22      	ldr	r2, [sp, #136]	@ 0x88
    result = (int32_t)(mult.long_long >> 31);
 8020024:	ea43 0646 	orr.w	r6, r3, r6, lsl #1
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8020028:	9b08      	ldr	r3, [sp, #32]
            acc_0 += dst_offset;
 802002a:	4415      	add	r5, r2
    int32_t threshold = remainder_mask >> 1;
 802002c:	fa56 f100 	asrs.w	r1, r6, r0
    int32_t remainder = remainder_mask & dividend;
 8020030:	ea06 0604 	and.w	r6, r6, r4
            acc_0 = MAX(acc_0, activation_min);
 8020034:	9c27      	ldr	r4, [sp, #156]	@ 0x9c
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8020036:	f103 0301 	add.w	r3, r3, #1
 802003a:	9807      	ldr	r0, [sp, #28]
 802003c:	9308      	str	r3, [sp, #32]
    int32_t threshold = remainder_mask >> 1;
 802003e:	e9dd c80a 	ldrd	ip, r8, [sp, #40]	@ 0x28
 8020042:	bf58      	it	pl
 8020044:	46e0      	movpl	r8, ip
    if (remainder > threshold)
 8020046:	4546      	cmp	r6, r8
 8020048:	9e04      	ldr	r6, [sp, #16]
        result++;
 802004a:	bfc8      	it	gt
 802004c:	3101      	addgt	r1, #1
            acc_0 = MAX(acc_0, activation_min);
 802004e:	42a5      	cmp	r5, r4
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8020050:	4406      	add	r6, r0
            acc_1 += dst_offset;
 8020052:	4411      	add	r1, r2
            acc_0 = MAX(acc_0, activation_min);
 8020054:	bfb8      	it	lt
 8020056:	4625      	movlt	r5, r4
            acc_0 = MIN(acc_0, activation_max);
 8020058:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
            acc_1 = MAX(acc_1, activation_min);
 802005a:	42a1      	cmp	r1, r4
        for (int32_t i = 0; i < row_loop_cnt; i++)
 802005c:	9604      	str	r6, [sp, #16]
 802005e:	9e05      	ldr	r6, [sp, #20]
            acc_1 = MAX(acc_1, activation_min);
 8020060:	bfb8      	it	lt
 8020062:	4621      	movlt	r1, r4
            acc_0 = MIN(acc_0, activation_max);
 8020064:	4295      	cmp	r5, r2
 8020066:	bfa8      	it	ge
 8020068:	4615      	movge	r5, r2
            acc_1 = MIN(acc_1, activation_max);
 802006a:	4291      	cmp	r1, r2
            *dst = (int8_t)acc_0;
 802006c:	f88a 5000 	strb.w	r5, [sl]
            acc_1 = MIN(acc_1, activation_max);
 8020070:	bfa8      	it	ge
 8020072:	4611      	movge	r1, r2
            *(dst + address_offset) = (int8_t)acc_1;
 8020074:	9d29      	ldr	r5, [sp, #164]	@ 0xa4
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8020076:	42b3      	cmp	r3, r6
            *(dst + address_offset) = (int8_t)acc_1;
 8020078:	f80a 1005 	strb.w	r1, [sl, r5]
            dst += 2 * address_offset;
 802007c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 802007e:	448a      	add	sl, r1
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8020080:	da07      	bge.n	8020092 <arm_nn_vec_mat_mult_t_s8+0x43e>
            if (bias)
 8020082:	9c02      	ldr	r4, [sp, #8]
 8020084:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8020086:	2c00      	cmp	r4, #0
 8020088:	f47f ae3f 	bne.w	801fd0a <arm_nn_vec_mat_mult_t_s8+0xb6>
 802008c:	4622      	mov	r2, r4
            int32_t acc_1 = 0;
 802008e:	4623      	mov	r3, r4
 8020090:	e63f      	b.n	801fd12 <arm_nn_vec_mat_mult_t_s8+0xbe>
 8020092:	9b05      	ldr	r3, [sp, #20]
 8020094:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8020096:	f8dd 8080 	ldr.w	r8, [sp, #128]	@ 0x80
 802009a:	fb03 7700 	mla	r7, r3, r0, r7
 802009e:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 80200a0:	f8dd c018 	ldr.w	ip, [sp, #24]
 80200a4:	f8dd 9090 	ldr.w	r9, [sp, #144]	@ 0x90
 80200a8:	fb03 8800 	mla	r8, r3, r0, r8
 80200ac:	9c26      	ldr	r4, [sp, #152]	@ 0x98
        }

        if (rhs_rows & 0x1)
 80200ae:	07e2      	lsls	r2, r4, #31
 80200b0:	f140 8175 	bpl.w	802039e <arm_nn_vec_mat_mult_t_s8+0x74a>
        {
            int32_t acc_0 = 0;
            if (bias)
 80200b4:	9b02      	ldr	r3, [sp, #8]
 80200b6:	b103      	cbz	r3, 80200ba <arm_nn_vec_mat_mult_t_s8+0x466>
            {
                acc_0 = *bias++;
 80200b8:	681b      	ldr	r3, [r3, #0]
            }
            const int32_t col_loop_cnt = rhs_cols / 4;
 80200ba:	9c25      	ldr	r4, [sp, #148]	@ 0x94
 80200bc:	2c00      	cmp	r4, #0
 80200be:	bfb8      	it	lt
 80200c0:	3403      	addlt	r4, #3

            const int8_t *lhs_vec = lhs;
            const int8_t *rhs_ptr = rhs;

            for (int32_t i = col_loop_cnt; i != 0; i--)
 80200c2:	10a6      	asrs	r6, r4, #2
 80200c4:	f000 84d1 	beq.w	8020a6a <arm_nn_vec_mat_mult_t_s8+0xe16>
 80200c8:	f016 0503 	ands.w	r5, r6, #3
            const int8_t *rhs_ptr = rhs;
 80200cc:	4639      	mov	r1, r7
            const int8_t *lhs_vec = lhs;
 80200ce:	f8dd a00c 	ldr.w	sl, [sp, #12]
            for (int32_t i = col_loop_cnt; i != 0; i--)
 80200d2:	46b6      	mov	lr, r6
 80200d4:	f106 34ff 	add.w	r4, r6, #4294967295
 80200d8:	d03a      	beq.n	8020150 <arm_nn_vec_mat_mult_t_s8+0x4fc>
 80200da:	2d01      	cmp	r5, #1
 80200dc:	d025      	beq.n	802012a <arm_nn_vec_mat_mult_t_s8+0x4d6>
 80200de:	2d02      	cmp	r5, #2
 80200e0:	d011      	beq.n	8020106 <arm_nn_vec_mat_mult_t_s8+0x4b2>
    memcpy(&val, *in_s8, 4);
 80200e2:	f85a 1b04 	ldr.w	r1, [sl], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80200e6:	fa2c f591 	sxtab16	r5, ip, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80200ea:	fa2c fe81 	sxtab16	lr, ip, r1
 80200ee:	4639      	mov	r1, r7
 80200f0:	f851 2b04 	ldr.w	r2, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80200f4:	fa2b f092 	sxtab16	r0, fp, r2, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80200f8:	fa2b f282 	sxtab16	r2, fp, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80200fc:	fb20 3305 	smlad	r3, r0, r5, r3
 8020100:	fb22 330e 	smlad	r3, r2, lr, r3
 8020104:	46a6      	mov	lr, r4
 8020106:	f85a 4b04 	ldr.w	r4, [sl], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 802010a:	fa2c f594 	sxtab16	r5, ip, r4, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 802010e:	fa2c f084 	sxtab16	r0, ip, r4
 8020112:	f851 2b04 	ldr.w	r2, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8020116:	fa2b f492 	sxtab16	r4, fp, r2, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 802011a:	fa2b f282 	sxtab16	r2, fp, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 802011e:	fb24 3305 	smlad	r3, r4, r5, r3
 8020122:	fb22 3300 	smlad	r3, r2, r0, r3
 8020126:	f10e 3eff 	add.w	lr, lr, #4294967295
 802012a:	f85a 0b04 	ldr.w	r0, [sl], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 802012e:	fa2c f590 	sxtab16	r5, ip, r0, ror #8
 8020132:	f851 2b04 	ldr.w	r2, [r1], #4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8020136:	fa2c f080 	sxtab16	r0, ip, r0
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 802013a:	fa2b f492 	sxtab16	r4, fp, r2, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 802013e:	fa2b f282 	sxtab16	r2, fp, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8020142:	fb24 3305 	smlad	r3, r4, r5, r3
 8020146:	fb22 3300 	smlad	r3, r2, r0, r3
 802014a:	f1be 0e01 	subs.w	lr, lr, #1
 802014e:	d047      	beq.n	80201e0 <arm_nn_vec_mat_mult_t_s8+0x58c>
 8020150:	e9cd 6701 	strd	r6, r7, [sp, #4]
 8020154:	4656      	mov	r6, sl
 8020156:	f856 5b04 	ldr.w	r5, [r6], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 802015a:	fa2c f795 	sxtab16	r7, ip, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 802015e:	fa2c f085 	sxtab16	r0, ip, r5
 8020162:	460d      	mov	r5, r1
 8020164:	f855 2b04 	ldr.w	r2, [r5], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8020168:	fa2b f492 	sxtab16	r4, fp, r2, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 802016c:	fa2b f282 	sxtab16	r2, fp, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8020170:	fb24 3307 	smlad	r3, r4, r7, r3
 8020174:	fb22 3300 	smlad	r3, r2, r0, r3
 8020178:	f8da 0004 	ldr.w	r0, [sl, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 802017c:	fa2c f790 	sxtab16	r7, ip, r0, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8020180:	fa2c f480 	sxtab16	r4, ip, r0
 8020184:	6848      	ldr	r0, [r1, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8020186:	fa2b f290 	sxtab16	r2, fp, r0, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 802018a:	fa2b f080 	sxtab16	r0, fp, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 802018e:	fb22 3307 	smlad	r3, r2, r7, r3
 8020192:	fb20 3704 	smlad	r7, r0, r4, r3
 8020196:	6874      	ldr	r4, [r6, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8020198:	fa2c f694 	sxtab16	r6, ip, r4, ror #8
 802019c:	686d      	ldr	r5, [r5, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 802019e:	fa2c f384 	sxtab16	r3, ip, r4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80201a2:	fa2b f295 	sxtab16	r2, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80201a6:	fa2b f085 	sxtab16	r0, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80201aa:	fb22 7706 	smlad	r7, r2, r6, r7
 80201ae:	fb20 7603 	smlad	r6, r0, r3, r7
 80201b2:	f8da 400c 	ldr.w	r4, [sl, #12]
    *in_s8 += 4;
 80201b6:	f10a 0a10 	add.w	sl, sl, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80201ba:	fa2c f594 	sxtab16	r5, ip, r4, ror #8
    memcpy(&val, *in_s8, 4);
 80201be:	68cb      	ldr	r3, [r1, #12]
    *in_s8 += 4;
 80201c0:	3110      	adds	r1, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80201c2:	fa2c f784 	sxtab16	r7, ip, r4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80201c6:	fa2b f293 	sxtab16	r2, fp, r3, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80201ca:	fa2b f083 	sxtab16	r0, fp, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80201ce:	fb22 6605 	smlad	r6, r2, r5, r6
 80201d2:	fb20 6307 	smlad	r3, r0, r7, r6
 80201d6:	f1be 0e04 	subs.w	lr, lr, #4
 80201da:	d1bb      	bne.n	8020154 <arm_nn_vec_mat_mult_t_s8+0x500>
 80201dc:	e9dd 6701 	ldrd	r6, r7, [sp, #4]
 80201e0:	9903      	ldr	r1, [sp, #12]
 80201e2:	eb07 0786 	add.w	r7, r7, r6, lsl #2
 80201e6:	00b5      	lsls	r5, r6, #2
 80201e8:	eb01 0486 	add.w	r4, r1, r6, lsl #2
 80201ec:	9403      	str	r4, [sp, #12]

                acc_0 = SMLAD(ker_1, vec_1, acc_0);
                acc_0 = SMLAD(ker_0, vec_0, acc_0);
            }

            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 80201ee:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 80201f0:	42aa      	cmp	r2, r5
 80201f2:	f340 80a8 	ble.w	8020346 <arm_nn_vec_mat_mult_t_s8+0x6f2>
 80201f6:	1b50      	subs	r0, r2, r5
 80201f8:	9903      	ldr	r1, [sp, #12]
 80201fa:	f010 0407 	ands.w	r4, r0, #7
 80201fe:	eb01 0600 	add.w	r6, r1, r0
 8020202:	f000 842b 	beq.w	8020a5c <arm_nn_vec_mat_mult_t_s8+0xe08>
 8020206:	2c01      	cmp	r4, #1
 8020208:	d046      	beq.n	8020298 <arm_nn_vec_mat_mult_t_s8+0x644>
 802020a:	2c02      	cmp	r4, #2
 802020c:	d038      	beq.n	8020280 <arm_nn_vec_mat_mult_t_s8+0x62c>
 802020e:	2c03      	cmp	r4, #3
 8020210:	d02a      	beq.n	8020268 <arm_nn_vec_mat_mult_t_s8+0x614>
 8020212:	2c04      	cmp	r4, #4
 8020214:	d01c      	beq.n	8020250 <arm_nn_vec_mat_mult_t_s8+0x5fc>
 8020216:	2c05      	cmp	r4, #5
 8020218:	d00e      	beq.n	8020238 <arm_nn_vec_mat_mult_t_s8+0x5e4>
 802021a:	2c06      	cmp	r4, #6
 802021c:	f040 8404 	bne.w	8020a28 <arm_nn_vec_mat_mult_t_s8+0xdd4>
            {
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020220:	9c03      	ldr	r4, [sp, #12]
 8020222:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8020224:	f914 ab01 	ldrsb.w	sl, [r4], #1
                lhs_vec++;
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020228:	f917 5b01 	ldrsb.w	r5, [r7], #1
 802022c:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802022e:	448a      	add	sl, r1
 8020230:	9403      	str	r4, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020232:	4415      	add	r5, r2
 8020234:	fb0a 3305 	mla	r3, sl, r5, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020238:	9803      	ldr	r0, [sp, #12]
 802023a:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 802023c:	f910 bb01 	ldrsb.w	fp, [r0], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020240:	f917 cb01 	ldrsb.w	ip, [r7], #1
 8020244:	992a      	ldr	r1, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020246:	44a3      	add	fp, r4
 8020248:	9003      	str	r0, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 802024a:	448c      	add	ip, r1
 802024c:	fb0b 330c 	mla	r3, fp, ip, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020250:	9d03      	ldr	r5, [sp, #12]
 8020252:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8020254:	f915 ab01 	ldrsb.w	sl, [r5], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020258:	f917 bb01 	ldrsb.w	fp, [r7], #1
 802025c:	982a      	ldr	r0, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802025e:	4492      	add	sl, r2
 8020260:	9503      	str	r5, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020262:	4483      	add	fp, r0
 8020264:	fb0a 330b 	mla	r3, sl, fp, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020268:	9c03      	ldr	r4, [sp, #12]
 802026a:	9921      	ldr	r1, [sp, #132]	@ 0x84
 802026c:	f914 cb01 	ldrsb.w	ip, [r4], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020270:	f917 5b01 	ldrsb.w	r5, [r7], #1
 8020274:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020276:	448c      	add	ip, r1
 8020278:	9403      	str	r4, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 802027a:	4415      	add	r5, r2
 802027c:	fb0c 3305 	mla	r3, ip, r5, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020280:	9803      	ldr	r0, [sp, #12]
 8020282:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 8020284:	f910 ab01 	ldrsb.w	sl, [r0], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020288:	f917 bb01 	ldrsb.w	fp, [r7], #1
 802028c:	992a      	ldr	r1, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802028e:	44a2      	add	sl, r4
 8020290:	9003      	str	r0, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020292:	448b      	add	fp, r1
 8020294:	fb0a 330b 	mla	r3, sl, fp, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020298:	9d03      	ldr	r5, [sp, #12]
 802029a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 802029c:	f915 cb01 	ldrsb.w	ip, [r5], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80202a0:	f917 0b01 	ldrsb.w	r0, [r7], #1
 80202a4:	9c2a      	ldr	r4, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80202a6:	4494      	add	ip, r2
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 80202a8:	42b5      	cmp	r5, r6
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80202aa:	9503      	str	r5, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80202ac:	4420      	add	r0, r4
 80202ae:	fb0c 3300 	mla	r3, ip, r0, r3
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 80202b2:	d048      	beq.n	8020346 <arm_nn_vec_mat_mult_t_s8+0x6f2>
 80202b4:	462a      	mov	r2, r5
 80202b6:	9921      	ldr	r1, [sp, #132]	@ 0x84
 80202b8:	982a      	ldr	r0, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80202ba:	4693      	mov	fp, r2
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80202bc:	463c      	mov	r4, r7
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80202be:	f992 e001 	ldrsb.w	lr, [r2, #1]
                lhs_vec++;
 80202c2:	3208      	adds	r2, #8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80202c4:	f91b ab01 	ldrsb.w	sl, [fp], #1
                rhs_ptr++;
 80202c8:	3708      	adds	r7, #8
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80202ca:	f914 cb01 	ldrsb.w	ip, [r4], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80202ce:	448e      	add	lr, r1
 80202d0:	448a      	add	sl, r1
 80202d2:	f99b 5001 	ldrsb.w	r5, [fp, #1]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80202d6:	4484      	add	ip, r0
 80202d8:	f994 b001 	ldrsb.w	fp, [r4, #1]
 80202dc:	f917 4c07 	ldrsb.w	r4, [r7, #-7]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80202e0:	440d      	add	r5, r1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80202e2:	fb0a 330c 	mla	r3, sl, ip, r3
 80202e6:	4483      	add	fp, r0
 80202e8:	4404      	add	r4, r0
 80202ea:	fb0e 3a04 	mla	sl, lr, r4, r3
 80202ee:	f917 3c05 	ldrsb.w	r3, [r7, #-5]
 80202f2:	f917 4c04 	ldrsb.w	r4, [r7, #-4]
 80202f6:	fb05 ac0b 	mla	ip, r5, fp, sl
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80202fa:	f912 5c05 	ldrsb.w	r5, [r2, #-5]
 80202fe:	f912 ac04 	ldrsb.w	sl, [r2, #-4]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020302:	4403      	add	r3, r0
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020304:	440d      	add	r5, r1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020306:	4404      	add	r4, r0
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020308:	448a      	add	sl, r1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 802030a:	fb05 cb03 	mla	fp, r5, r3, ip
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802030e:	f912 5c03 	ldrsb.w	r5, [r2, #-3]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020312:	f917 3c03 	ldrsb.w	r3, [r7, #-3]
 8020316:	fb0a bc04 	mla	ip, sl, r4, fp
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802031a:	440d      	add	r5, r1
 802031c:	f912 ac02 	ldrsb.w	sl, [r2, #-2]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020320:	4403      	add	r3, r0
 8020322:	f917 4c02 	ldrsb.w	r4, [r7, #-2]
 8020326:	fb05 cb03 	mla	fp, r5, r3, ip
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802032a:	448a      	add	sl, r1
 802032c:	f912 5c01 	ldrsb.w	r5, [r2, #-1]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020330:	4404      	add	r4, r0
 8020332:	f917 3c01 	ldrsb.w	r3, [r7, #-1]
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8020336:	42b2      	cmp	r2, r6
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020338:	fb0a bc04 	mla	ip, sl, r4, fp
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802033c:	440d      	add	r5, r1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 802033e:	4403      	add	r3, r0
 8020340:	fb05 c303 	mla	r3, r5, r3, ip
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8020344:	d1b9      	bne.n	80202ba <arm_nn_vec_mat_mult_t_s8+0x666>
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8020346:	ea29 75e9 	bic.w	r5, r9, r9, asr #31
 802034a:	f1c9 0600 	rsb	r6, r9, #0
 802034e:	fa03 f705 	lsl.w	r7, r3, r5
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8020352:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8020354:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8020358:	ea26 71e6 	bic.w	r1, r6, r6, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 802035c:	f04f 0900 	mov.w	r9, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 8020360:	2301      	movs	r3, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8020362:	fbc7 2900 	smlal	r2, r9, r7, r0
    result = (int32_t)(mult.long_long >> 31);
 8020366:	0fd4      	lsrs	r4, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 8020368:	408b      	lsls	r3, r1
            }

            acc_0 = arm_nn_requantize(acc_0, dst_multiplier, dst_shift);

            // Add offset
            acc_0 += dst_offset;
 802036a:	9822      	ldr	r0, [sp, #136]	@ 0x88
    result = (int32_t)(mult.long_long >> 31);
 802036c:	ea44 0549 	orr.w	r5, r4, r9, lsl #1
            // Clamp the result
            acc_0 = MAX(acc_0, activation_min);
 8020370:	9c27      	ldr	r4, [sp, #156]	@ 0x9c
    const int32_t remainder_mask = (1 << exponent) - 1;
 8020372:	1e5f      	subs	r7, r3, #1
    if (result < 0)
 8020374:	fa55 f101 	asrs.w	r1, r5, r1
    int32_t threshold = remainder_mask >> 1;
 8020378:	ea4f 0267 	mov.w	r2, r7, asr #1
    int32_t remainder = remainder_mask & dividend;
 802037c:	ea05 0607 	and.w	r6, r5, r7
            acc_0 = MIN(acc_0, activation_max);
 8020380:	9d28      	ldr	r5, [sp, #160]	@ 0xa0
        threshold++;
 8020382:	bf48      	it	mi
 8020384:	3201      	addmi	r2, #1
    if (remainder > threshold)
 8020386:	4296      	cmp	r6, r2
        result++;
 8020388:	bfc8      	it	gt
 802038a:	3101      	addgt	r1, #1
            acc_0 += dst_offset;
 802038c:	4401      	add	r1, r0
            acc_0 = MAX(acc_0, activation_min);
 802038e:	42a1      	cmp	r1, r4
 8020390:	bfb8      	it	lt
 8020392:	4621      	movlt	r1, r4
            acc_0 = MIN(acc_0, activation_max);
 8020394:	42a9      	cmp	r1, r5
 8020396:	bfa8      	it	ge
 8020398:	4629      	movge	r1, r5
            *dst = (int8_t)acc_0;
 802039a:	f888 1000 	strb.w	r1, [r8]
            rhs += rhs_cols;
        }
#endif
    }
    return ARM_CMSIS_NN_SUCCESS;
}
 802039e:	2000      	movs	r0, #0
 80203a0:	b017      	add	sp, #92	@ 0x5c
 80203a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        for (int32_t i = 0; i < row_loop_cnt; i++)
 80203a6:	2c01      	cmp	r4, #1
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 80203a8:	eac1 4b01 	pkhbt	fp, r1, r1, lsl #16
        for (int32_t i = 0; i < row_loop_cnt; i++)
 80203ac:	f340 81ea 	ble.w	8020784 <arm_nn_vec_mat_mult_t_s8+0xb30>
            const int32_t col_loop_cnt = rhs_cols / 4;
 80203b0:	9d25      	ldr	r5, [sp, #148]	@ 0x94
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80203b2:	f1c9 0300 	rsb	r3, r9, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 80203b6:	2001      	movs	r0, #1
 80203b8:	9426      	str	r4, [sp, #152]	@ 0x98
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80203ba:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
 80203be:	2d00      	cmp	r5, #0
        for (int32_t i = 0; i < row_loop_cnt; i++)
 80203c0:	f04f 0300 	mov.w	r3, #0
            if (bias)
 80203c4:	9c02      	ldr	r4, [sp, #8]
    const int32_t remainder_mask = (1 << exponent) - 1;
 80203c6:	fa00 f001 	lsl.w	r0, r0, r1
            const int32_t col_loop_cnt = rhs_cols / 4;
 80203ca:	bfb8      	it	lt
 80203cc:	3503      	addlt	r5, #3
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80203ce:	910a      	str	r1, [sp, #40]	@ 0x28
 80203d0:	46c2      	mov	sl, r8
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 80203d2:	f025 0203 	bic.w	r2, r5, #3
    const int32_t remainder_mask = (1 << exponent) - 1;
 80203d6:	1e46      	subs	r6, r0, #1
            const int32_t col_loop_cnt = rhs_cols / 4;
 80203d8:	10ad      	asrs	r5, r5, #2
            rhs += 2 * rhs_cols;
 80203da:	9925      	ldr	r1, [sp, #148]	@ 0x94
    int32_t threshold = remainder_mask >> 1;
 80203dc:	1070      	asrs	r0, r6, #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 80203de:	9606      	str	r6, [sp, #24]
            const int32_t col_loop_cnt = rhs_cols / 4;
 80203e0:	950d      	str	r5, [sp, #52]	@ 0x34
            rhs += 2 * rhs_cols;
 80203e2:	004e      	lsls	r6, r1, #1
            dst += 2 * address_offset;
 80203e4:	9d29      	ldr	r5, [sp, #164]	@ 0xa4
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80203e6:	ea29 71e9 	bic.w	r1, r9, r9, asr #31
        for (int32_t i = 0; i < row_loop_cnt; i++)
 80203ea:	9304      	str	r3, [sp, #16]
    int32_t threshold = remainder_mask >> 1;
 80203ec:	9007      	str	r0, [sp, #28]
            dst += 2 * address_offset;
 80203ee:	006b      	lsls	r3, r5, #1
        threshold++;
 80203f0:	3001      	adds	r0, #1
 80203f2:	9d25      	ldr	r5, [sp, #148]	@ 0x94
            rhs += 2 * rhs_cols;
 80203f4:	9601      	str	r6, [sp, #4]
 80203f6:	9e03      	ldr	r6, [sp, #12]
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 80203f8:	920e      	str	r2, [sp, #56]	@ 0x38
            if (bias)
 80203fa:	4416      	add	r6, r2
 80203fc:	9008      	str	r0, [sp, #32]
 80203fe:	18b8      	adds	r0, r7, r2
 8020400:	1aaa      	subs	r2, r5, r2
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8020402:	9109      	str	r1, [sp, #36]	@ 0x24
 8020404:	4639      	mov	r1, r7
 8020406:	9713      	str	r7, [sp, #76]	@ 0x4c
 8020408:	4607      	mov	r7, r0
 802040a:	f8dd c084 	ldr.w	ip, [sp, #132]	@ 0x84
            dst += 2 * address_offset;
 802040e:	930c      	str	r3, [sp, #48]	@ 0x30
 8020410:	9612      	str	r6, [sp, #72]	@ 0x48
 8020412:	9211      	str	r2, [sp, #68]	@ 0x44
 8020414:	f8cd 8080 	str.w	r8, [sp, #128]	@ 0x80
 8020418:	f8cd 9090 	str.w	r9, [sp, #144]	@ 0x90
            if (bias)
 802041c:	2c00      	cmp	r4, #0
 802041e:	f000 81a2 	beq.w	8020766 <arm_nn_vec_mat_mult_t_s8+0xb12>
                acc_1 = *bias++;
 8020422:	6863      	ldr	r3, [r4, #4]
                acc_0 = *bias++;
 8020424:	f854 2b08 	ldr.w	r2, [r4], #8
                acc_1 = *bias++;
 8020428:	9402      	str	r4, [sp, #8]
            rhs += 2 * rhs_cols;
 802042a:	9e01      	ldr	r6, [sp, #4]
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 802042c:	9825      	ldr	r0, [sp, #148]	@ 0x94
            rhs += 2 * rhs_cols;
 802042e:	198d      	adds	r5, r1, r6
            const int8_t *lhs_vec = lhs;
 8020430:	9c03      	ldr	r4, [sp, #12]
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 8020432:	1808      	adds	r0, r1, r0
            rhs += 2 * rhs_cols;
 8020434:	950b      	str	r5, [sp, #44]	@ 0x2c
            for (int32_t j = col_loop_cnt; j != 0; j--)
 8020436:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8020438:	2d00      	cmp	r5, #0
 802043a:	f000 80d3 	beq.w	80205e4 <arm_nn_vec_mat_mult_t_s8+0x990>
 802043e:	462e      	mov	r6, r5
 8020440:	f105 3eff 	add.w	lr, r5, #4294967295
 8020444:	f015 0503 	ands.w	r5, r5, #3
 8020448:	d055      	beq.n	80204f6 <arm_nn_vec_mat_mult_t_s8+0x8a2>
 802044a:	2d01      	cmp	r5, #1
 802044c:	d037      	beq.n	80204be <arm_nn_vec_mat_mult_t_s8+0x86a>
 802044e:	2d02      	cmp	r5, #2
 8020450:	d01a      	beq.n	8020488 <arm_nn_vec_mat_mult_t_s8+0x834>
    memcpy(&val, *in_s8, 4);
 8020452:	f854 6b04 	ldr.w	r6, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8020456:	fa2b f996 	sxtab16	r9, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 802045a:	fa2b f586 	sxtab16	r5, fp, r6
 802045e:	f851 6b04 	ldr.w	r6, [r1], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8020462:	fa2f f896 	sxtb16	r8, r6, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8020466:	fa2f f686 	sxtb16	r6, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 802046a:	fb28 2209 	smlad	r2, r8, r9, r2
 802046e:	fb26 2205 	smlad	r2, r6, r5, r2
 8020472:	f850 6b04 	ldr.w	r6, [r0], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8020476:	fa2f f896 	sxtb16	r8, r6, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 802047a:	fa2f f686 	sxtb16	r6, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 802047e:	fb28 3309 	smlad	r3, r8, r9, r3
 8020482:	fb26 3305 	smlad	r3, r6, r5, r3
 8020486:	4676      	mov	r6, lr
 8020488:	f854 eb04 	ldr.w	lr, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 802048c:	fa2b f99e 	sxtab16	r9, fp, lr, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8020490:	fa2b f58e 	sxtab16	r5, fp, lr
 8020494:	f851 eb04 	ldr.w	lr, [r1], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8020498:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 802049c:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80204a0:	fb28 2209 	smlad	r2, r8, r9, r2
 80204a4:	fb2e 2205 	smlad	r2, lr, r5, r2
 80204a8:	f850 eb04 	ldr.w	lr, [r0], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80204ac:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80204b0:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80204b4:	fb28 3309 	smlad	r3, r8, r9, r3
 80204b8:	fb2e 3305 	smlad	r3, lr, r5, r3
 80204bc:	3e01      	subs	r6, #1
 80204be:	f854 5b04 	ldr.w	r5, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80204c2:	fa2b f995 	sxtab16	r9, fp, r5, ror #8
 80204c6:	f851 eb04 	ldr.w	lr, [r1], #4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80204ca:	fa2b f585 	sxtab16	r5, fp, r5
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80204ce:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80204d2:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80204d6:	fb28 2209 	smlad	r2, r8, r9, r2
 80204da:	fb2e 2205 	smlad	r2, lr, r5, r2
 80204de:	f850 eb04 	ldr.w	lr, [r0], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80204e2:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80204e6:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80204ea:	fb28 3309 	smlad	r3, r8, r9, r3
 80204ee:	fb2e 3305 	smlad	r3, lr, r5, r3
 80204f2:	3e01      	subs	r6, #1
 80204f4:	d072      	beq.n	80205dc <arm_nn_vec_mat_mult_t_s8+0x988>
 80204f6:	f8cd c084 	str.w	ip, [sp, #132]	@ 0x84
 80204fa:	e9cd a70f 	strd	sl, r7, [sp, #60]	@ 0x3c
 80204fe:	46a0      	mov	r8, r4
 8020500:	f858 7b04 	ldr.w	r7, [r8], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8020504:	fa2b fa97 	sxtab16	sl, fp, r7, ror #8
 8020508:	468e      	mov	lr, r1
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 802050a:	fa2b f787 	sxtab16	r7, fp, r7
 802050e:	f85e 9b04 	ldr.w	r9, [lr], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8020512:	fa2f fc99 	sxtb16	ip, r9, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8020516:	fa2f f589 	sxtb16	r5, r9
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 802051a:	fb2c 220a 	smlad	r2, ip, sl, r2
 802051e:	fb25 2507 	smlad	r5, r5, r7, r2
 8020522:	4684      	mov	ip, r0
 8020524:	f85c 2b04 	ldr.w	r2, [ip], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8020528:	fa2f f992 	sxtb16	r9, r2, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 802052c:	fa2f f282 	sxtb16	r2, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8020530:	fb29 330a 	smlad	r3, r9, sl, r3
 8020534:	fb22 3207 	smlad	r2, r2, r7, r3
 8020538:	6867      	ldr	r7, [r4, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 802053a:	fa2b f997 	sxtab16	r9, fp, r7, ror #8
 802053e:	684b      	ldr	r3, [r1, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8020540:	fa2b f787 	sxtab16	r7, fp, r7
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8020544:	fa2f fa93 	sxtb16	sl, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8020548:	fa2f f383 	sxtb16	r3, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 802054c:	fb2a 5509 	smlad	r5, sl, r9, r5
 8020550:	fb23 5307 	smlad	r3, r3, r7, r5
 8020554:	f8d0 a004 	ldr.w	sl, [r0, #4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8020558:	fa2f f59a 	sxtb16	r5, sl, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 802055c:	fa2f fa8a 	sxtb16	sl, sl
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8020560:	fb25 2209 	smlad	r2, r5, r9, r2
 8020564:	fb2a 2907 	smlad	r9, sl, r7, r2
 8020568:	f8d8 7004 	ldr.w	r7, [r8, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 802056c:	fa2b f597 	sxtab16	r5, fp, r7, ror #8
 8020570:	f8de 8004 	ldr.w	r8, [lr, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8020574:	fa2b fa87 	sxtab16	sl, fp, r7
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8020578:	fa2f f298 	sxtb16	r2, r8, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 802057c:	fa2f f788 	sxtb16	r7, r8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8020580:	fb22 3305 	smlad	r3, r2, r5, r3
 8020584:	fb27 380a 	smlad	r8, r7, sl, r3
 8020588:	f8dc e004 	ldr.w	lr, [ip, #4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 802058c:	fa2f f79e 	sxtb16	r7, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8020590:	fa2f fc8e 	sxtb16	ip, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8020594:	fb27 9905 	smlad	r9, r7, r5, r9
 8020598:	fb2c 950a 	smlad	r5, ip, sl, r9
 802059c:	68e2      	ldr	r2, [r4, #12]
    *in_s8 += 4;
 802059e:	3410      	adds	r4, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80205a0:	fa2b fa92 	sxtab16	sl, fp, r2, ror #8
    memcpy(&val, *in_s8, 4);
 80205a4:	68cb      	ldr	r3, [r1, #12]
    *in_s8 += 4;
 80205a6:	3110      	adds	r1, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80205a8:	fa2b f782 	sxtab16	r7, fp, r2
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80205ac:	fa2f fe93 	sxtb16	lr, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80205b0:	fa2f fc83 	sxtb16	ip, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80205b4:	fb2e 820a 	smlad	r2, lr, sl, r8
 80205b8:	fb2c 2207 	smlad	r2, ip, r7, r2
    memcpy(&val, *in_s8, 4);
 80205bc:	68c3      	ldr	r3, [r0, #12]
    *in_s8 += 4;
 80205be:	3010      	adds	r0, #16
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80205c0:	fa2f fe93 	sxtb16	lr, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80205c4:	fa2f f883 	sxtb16	r8, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80205c8:	fb2e 590a 	smlad	r9, lr, sl, r5
 80205cc:	fb28 9307 	smlad	r3, r8, r7, r9
 80205d0:	3e04      	subs	r6, #4
 80205d2:	d194      	bne.n	80204fe <arm_nn_vec_mat_mult_t_s8+0x8aa>
 80205d4:	f8dd c084 	ldr.w	ip, [sp, #132]	@ 0x84
 80205d8:	e9dd a70f 	ldrd	sl, r7, [sp, #60]	@ 0x3c
 80205dc:	9925      	ldr	r1, [sp, #148]	@ 0x94
 80205de:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 80205e0:	19c8      	adds	r0, r1, r7
 80205e2:	4639      	mov	r1, r7
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 80205e4:	9d25      	ldr	r5, [sp, #148]	@ 0x94
 80205e6:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 80205e8:	42b5      	cmp	r5, r6
 80205ea:	dd64      	ble.n	80206b6 <arm_nn_vec_mat_mult_t_s8+0xa62>
 80205ec:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80205ee:	f015 0603 	ands.w	r6, r5, #3
 80205f2:	eb04 0905 	add.w	r9, r4, r5
 80205f6:	d026      	beq.n	8020646 <arm_nn_vec_mat_mult_t_s8+0x9f2>
 80205f8:	2e01      	cmp	r6, #1
 80205fa:	d017      	beq.n	802062c <arm_nn_vec_mat_mult_t_s8+0x9d8>
 80205fc:	2e02      	cmp	r6, #2
 80205fe:	d00a      	beq.n	8020616 <arm_nn_vec_mat_mult_t_s8+0x9c2>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020600:	f914 8b01 	ldrsb.w	r8, [r4], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8020604:	f911 5b01 	ldrsb.w	r5, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020608:	44e0      	add	r8, ip
                acc_1 += lhs_temp * (*rhs_1_ptr);
 802060a:	f910 6b01 	ldrsb.w	r6, [r0], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 802060e:	fb08 2205 	mla	r2, r8, r5, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8020612:	fb08 3306 	mla	r3, r8, r6, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020616:	f914 8b01 	ldrsb.w	r8, [r4], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 802061a:	f911 5b01 	ldrsb.w	r5, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802061e:	44e0      	add	r8, ip
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8020620:	f910 6b01 	ldrsb.w	r6, [r0], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8020624:	fb08 2205 	mla	r2, r8, r5, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8020628:	fb08 3306 	mla	r3, r8, r6, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802062c:	f914 8b01 	ldrsb.w	r8, [r4], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8020630:	f911 5b01 	ldrsb.w	r5, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020634:	44e0      	add	r8, ip
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8020636:	f910 6b01 	ldrsb.w	r6, [r0], #1
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 802063a:	454c      	cmp	r4, r9
                acc_0 += lhs_temp * (*rhs_0_ptr);
 802063c:	fb08 2205 	mla	r2, r8, r5, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8020640:	fb08 3306 	mla	r3, r8, r6, r3
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8020644:	d037      	beq.n	80206b6 <arm_nn_vec_mat_mult_t_s8+0xa62>
 8020646:	e9cd ba0f 	strd	fp, sl, [sp, #60]	@ 0x3c
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802064a:	46a3      	mov	fp, r4
                acc_0 += lhs_temp * (*rhs_0_ptr);
 802064c:	460d      	mov	r5, r1
                acc_1 += lhs_temp * (*rhs_1_ptr);
 802064e:	4682      	mov	sl, r0
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020650:	f994 e001 	ldrsb.w	lr, [r4, #1]
 8020654:	f91b 8b01 	ldrsb.w	r8, [fp], #1
                lhs_vec++;
 8020658:	3404      	adds	r4, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802065a:	44e6      	add	lr, ip
                rhs_0_ptr++;
 802065c:	3104      	adds	r1, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802065e:	44e0      	add	r8, ip
 8020660:	f99b 6001 	ldrsb.w	r6, [fp, #1]
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8020664:	f915 bb01 	ldrsb.w	fp, [r5], #1
                rhs_1_ptr++;
 8020668:	3004      	adds	r0, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802066a:	4466      	add	r6, ip
                acc_0 += lhs_temp * (*rhs_0_ptr);
 802066c:	fb08 220b 	mla	r2, r8, fp, r2
 8020670:	f995 b001 	ldrsb.w	fp, [r5, #1]
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8020674:	f91a 5b01 	ldrsb.w	r5, [sl], #1
 8020678:	fb08 3505 	mla	r5, r8, r5, r3
 802067c:	f99a 3001 	ldrsb.w	r3, [sl, #1]
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8020680:	f911 ac03 	ldrsb.w	sl, [r1, #-3]
 8020684:	fb0e 280a 	mla	r8, lr, sl, r2
 8020688:	fb06 820b 	mla	r2, r6, fp, r8
                acc_1 += lhs_temp * (*rhs_1_ptr);
 802068c:	f910 bc03 	ldrsb.w	fp, [r0, #-3]
 8020690:	fb0e 550b 	mla	r5, lr, fp, r5
 8020694:	fb06 5a03 	mla	sl, r6, r3, r5
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020698:	f914 6c01 	ldrsb.w	r6, [r4, #-1]
                acc_0 += lhs_temp * (*rhs_0_ptr);
 802069c:	f911 3c01 	ldrsb.w	r3, [r1, #-1]
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 80206a0:	454c      	cmp	r4, r9
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80206a2:	4466      	add	r6, ip
                acc_1 += lhs_temp * (*rhs_1_ptr);
 80206a4:	f910 5c01 	ldrsb.w	r5, [r0, #-1]
                acc_0 += lhs_temp * (*rhs_0_ptr);
 80206a8:	fb06 2203 	mla	r2, r6, r3, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 80206ac:	fb06 a305 	mla	r3, r6, r5, sl
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 80206b0:	d1cb      	bne.n	802064a <arm_nn_vec_mat_mult_t_s8+0x9f6>
 80206b2:	e9dd ba0f 	ldrd	fp, sl, [sp, #60]	@ 0x3c
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80206b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80206b8:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80206bc:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 80206be:	2600      	movs	r6, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80206c0:	4082      	lsls	r2, r0
    int32_t threshold = remainder_mask >> 1;
 80206c2:	980a      	ldr	r0, [sp, #40]	@ 0x28
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80206c4:	fbc2 1604 	smlal	r1, r6, r2, r4
    result = (int32_t)(mult.long_long >> 31);
 80206c8:	0fca      	lsrs	r2, r1, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80206ca:	9c09      	ldr	r4, [sp, #36]	@ 0x24
    result = (int32_t)(mult.long_long >> 31);
 80206cc:	ea42 0546 	orr.w	r5, r2, r6, lsl #1
    int32_t remainder = remainder_mask & dividend;
 80206d0:	9e06      	ldr	r6, [sp, #24]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80206d2:	40a3      	lsls	r3, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80206d4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    int32_t threshold = remainder_mask >> 1;
 80206d8:	fa55 f100 	asrs.w	r1, r5, r0
    int32_t remainder = remainder_mask & dividend;
 80206dc:	ea05 0506 	and.w	r5, r5, r6
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80206e0:	9823      	ldr	r0, [sp, #140]	@ 0x8c
    int32_t threshold = remainder_mask >> 1;
 80206e2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80206e4:	e9dd 9807 	ldrd	r9, r8, [sp, #28]
 80206e8:	bf58      	it	pl
 80206ea:	46c8      	movpl	r8, r9
    if (remainder > threshold)
 80206ec:	4545      	cmp	r5, r8
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80206ee:	f04f 0500 	mov.w	r5, #0
 80206f2:	fbc3 2500 	smlal	r2, r5, r3, r0
    result = (int32_t)(mult.long_long >> 31);
 80206f6:	ea4f 73d2 	mov.w	r3, r2, lsr #31
        result++;
 80206fa:	bfc8      	it	gt
 80206fc:	3101      	addgt	r1, #1
    int32_t remainder = remainder_mask & dividend;
 80206fe:	9a06      	ldr	r2, [sp, #24]
    result = (int32_t)(mult.long_long >> 31);
 8020700:	ea43 0645 	orr.w	r6, r3, r5, lsl #1
            acc_0 += dst_offset;
 8020704:	9822      	ldr	r0, [sp, #136]	@ 0x88
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8020706:	9b04      	ldr	r3, [sp, #16]
    int32_t threshold = remainder_mask >> 1;
 8020708:	fa56 f504 	asrs.w	r5, r6, r4
    int32_t remainder = remainder_mask & dividend;
 802070c:	ea06 0602 	and.w	r6, r6, r2
            acc_0 += dst_offset;
 8020710:	4401      	add	r1, r0
            acc_0 = MAX(acc_0, activation_min);
 8020712:	9c27      	ldr	r4, [sp, #156]	@ 0x9c
            acc_0 = MIN(acc_0, activation_max);
 8020714:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8020716:	f103 0301 	add.w	r3, r3, #1
    int32_t threshold = remainder_mask >> 1;
 802071a:	e9dd 9807 	ldrd	r9, r8, [sp, #28]
 802071e:	9304      	str	r3, [sp, #16]
 8020720:	bf58      	it	pl
 8020722:	46c8      	movpl	r8, r9
    if (remainder > threshold)
 8020724:	4546      	cmp	r6, r8
 8020726:	9e01      	ldr	r6, [sp, #4]
        result++;
 8020728:	bfc8      	it	gt
 802072a:	3501      	addgt	r5, #1
            acc_0 = MAX(acc_0, activation_min);
 802072c:	42a1      	cmp	r1, r4
        for (int32_t i = 0; i < row_loop_cnt; i++)
 802072e:	4437      	add	r7, r6
            acc_1 += dst_offset;
 8020730:	4405      	add	r5, r0
            acc_0 = MAX(acc_0, activation_min);
 8020732:	bfb8      	it	lt
 8020734:	4621      	movlt	r1, r4
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8020736:	9805      	ldr	r0, [sp, #20]
            acc_1 = MAX(acc_1, activation_min);
 8020738:	42a5      	cmp	r5, r4
 802073a:	bfb8      	it	lt
 802073c:	4625      	movlt	r5, r4
            acc_0 = MIN(acc_0, activation_max);
 802073e:	4291      	cmp	r1, r2
 8020740:	bfa8      	it	ge
 8020742:	4611      	movge	r1, r2
            acc_1 = MIN(acc_1, activation_max);
 8020744:	4295      	cmp	r5, r2
            *dst = (int8_t)acc_0;
 8020746:	f88a 1000 	strb.w	r1, [sl]
            acc_1 = MIN(acc_1, activation_max);
 802074a:	bfa8      	it	ge
 802074c:	4615      	movge	r5, r2
            *(dst + address_offset) = (int8_t)acc_1;
 802074e:	9929      	ldr	r1, [sp, #164]	@ 0xa4
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8020750:	4283      	cmp	r3, r0
            *(dst + address_offset) = (int8_t)acc_1;
 8020752:	f80a 5001 	strb.w	r5, [sl, r1]
            dst += 2 * address_offset;
 8020756:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8020758:	44aa      	add	sl, r5
        for (int32_t i = 0; i < row_loop_cnt; i++)
 802075a:	da07      	bge.n	802076c <arm_nn_vec_mat_mult_t_s8+0xb18>
            if (bias)
 802075c:	9c02      	ldr	r4, [sp, #8]
 802075e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8020760:	2c00      	cmp	r4, #0
 8020762:	f47f ae5e 	bne.w	8020422 <arm_nn_vec_mat_mult_t_s8+0x7ce>
 8020766:	4622      	mov	r2, r4
            int32_t acc_1 = 0;
 8020768:	4623      	mov	r3, r4
 802076a:	e65e      	b.n	802042a <arm_nn_vec_mat_mult_t_s8+0x7d6>
 802076c:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 802076e:	f8dd a080 	ldr.w	sl, [sp, #128]	@ 0x80
 8020772:	9b01      	ldr	r3, [sp, #4]
 8020774:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8020776:	f8dd 9090 	ldr.w	r9, [sp, #144]	@ 0x90
 802077a:	fb00 7703 	mla	r7, r0, r3, r7
 802077e:	9c26      	ldr	r4, [sp, #152]	@ 0x98
 8020780:	fb00 a806 	mla	r8, r0, r6, sl
        if (rhs_rows & 0x1)
 8020784:	07e3      	lsls	r3, r4, #31
 8020786:	f57f ae0a 	bpl.w	802039e <arm_nn_vec_mat_mult_t_s8+0x74a>
            if (bias)
 802078a:	9a02      	ldr	r2, [sp, #8]
 802078c:	b10a      	cbz	r2, 8020792 <arm_nn_vec_mat_mult_t_s8+0xb3e>
                acc_0 = *bias++;
 802078e:	6811      	ldr	r1, [r2, #0]
 8020790:	912a      	str	r1, [sp, #168]	@ 0xa8
            const int32_t col_loop_cnt = rhs_cols / 4;
 8020792:	9d25      	ldr	r5, [sp, #148]	@ 0x94
 8020794:	2d00      	cmp	r5, #0
 8020796:	bfb8      	it	lt
 8020798:	3503      	addlt	r5, #3
            for (int32_t i = col_loop_cnt; i != 0; i--)
 802079a:	10ae      	asrs	r6, r5, #2
 802079c:	f000 8168 	beq.w	8020a70 <arm_nn_vec_mat_mult_t_s8+0xe1c>
 80207a0:	f016 0403 	ands.w	r4, r6, #3
            const int8_t *rhs_ptr = rhs;
 80207a4:	463a      	mov	r2, r7
            const int8_t *lhs_vec = lhs;
 80207a6:	9903      	ldr	r1, [sp, #12]
            for (int32_t i = col_loop_cnt; i != 0; i--)
 80207a8:	46b6      	mov	lr, r6
 80207aa:	f106 3aff 	add.w	sl, r6, #4294967295
 80207ae:	f000 8138 	beq.w	8020a22 <arm_nn_vec_mat_mult_t_s8+0xdce>
 80207b2:	2c01      	cmp	r4, #1
 80207b4:	d028      	beq.n	8020808 <arm_nn_vec_mat_mult_t_s8+0xbb4>
 80207b6:	2c02      	cmp	r4, #2
 80207b8:	d012      	beq.n	80207e0 <arm_nn_vec_mat_mult_t_s8+0xb8c>
    memcpy(&val, *in_s8, 4);
 80207ba:	f851 eb04 	ldr.w	lr, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80207be:	fa2b f59e 	sxtab16	r5, fp, lr, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80207c2:	fa2b f48e 	sxtab16	r4, fp, lr
 80207c6:	f852 cb04 	ldr.w	ip, [r2], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80207ca:	fa2f f09c 	sxtb16	r0, ip, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80207ce:	fa2f fe8c 	sxtb16	lr, ip
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80207d2:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 80207d4:	fb20 3505 	smlad	r5, r0, r5, r3
 80207d8:	fb2e 5404 	smlad	r4, lr, r4, r5
 80207dc:	46d6      	mov	lr, sl
 80207de:	942a      	str	r4, [sp, #168]	@ 0xa8
 80207e0:	f851 ab04 	ldr.w	sl, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80207e4:	fa2b f59a 	sxtab16	r5, fp, sl, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80207e8:	fa2b f08a 	sxtab16	r0, fp, sl
 80207ec:	f852 cb04 	ldr.w	ip, [r2], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80207f0:	fa2f f49c 	sxtb16	r4, ip, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80207f4:	fa2f fa8c 	sxtb16	sl, ip
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80207f8:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 80207fa:	fb24 3505 	smlad	r5, r4, r5, r3
 80207fe:	fb2a 5000 	smlad	r0, sl, r0, r5
 8020802:	f10e 3eff 	add.w	lr, lr, #4294967295
 8020806:	902a      	str	r0, [sp, #168]	@ 0xa8
 8020808:	f851 4b04 	ldr.w	r4, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 802080c:	fa2b fa94 	sxtab16	sl, fp, r4, ror #8
 8020810:	f852 cb04 	ldr.w	ip, [r2], #4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8020814:	fa2b f584 	sxtab16	r5, fp, r4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8020818:	fa2f f09c 	sxtb16	r0, ip, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 802081c:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 802081e:	fa2f fc8c 	sxtb16	ip, ip
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8020822:	fb20 340a 	smlad	r4, r0, sl, r3
 8020826:	fb2c 4305 	smlad	r3, ip, r5, r4
 802082a:	f1be 0e01 	subs.w	lr, lr, #1
 802082e:	932a      	str	r3, [sp, #168]	@ 0xa8
 8020830:	d044      	beq.n	80208bc <arm_nn_vec_mat_mult_t_s8+0xc68>
 8020832:	9601      	str	r6, [sp, #4]
 8020834:	468c      	mov	ip, r1
 8020836:	f85c 6b04 	ldr.w	r6, [ip], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 802083a:	fa2b fa96 	sxtab16	sl, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 802083e:	fa2b f486 	sxtab16	r4, fp, r6
 8020842:	4616      	mov	r6, r2
 8020844:	f856 0b04 	ldr.w	r0, [r6], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8020848:	fa2f f590 	sxtb16	r5, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 802084c:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8020850:	fb25 330a 	smlad	r3, r5, sl, r3
 8020854:	fb20 3304 	smlad	r3, r0, r4, r3
 8020858:	684c      	ldr	r4, [r1, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 802085a:	fa2b fa94 	sxtab16	sl, fp, r4, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 802085e:	fa2b f584 	sxtab16	r5, fp, r4
 8020862:	6854      	ldr	r4, [r2, #4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8020864:	fa2f f094 	sxtb16	r0, r4, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8020868:	fa2f f484 	sxtb16	r4, r4
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 802086c:	fb20 330a 	smlad	r3, r0, sl, r3
 8020870:	fb24 3a05 	smlad	sl, r4, r5, r3
 8020874:	f8dc 0004 	ldr.w	r0, [ip, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8020878:	fa2b fc90 	sxtab16	ip, fp, r0, ror #8
 802087c:	6875      	ldr	r5, [r6, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 802087e:	fa2b f480 	sxtab16	r4, fp, r0
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8020882:	fa2f f695 	sxtb16	r6, r5, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8020886:	fa2f f385 	sxtb16	r3, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 802088a:	fb26 aa0c 	smlad	sl, r6, ip, sl
 802088e:	fb23 a004 	smlad	r0, r3, r4, sl
 8020892:	68cd      	ldr	r5, [r1, #12]
    *in_s8 += 4;
 8020894:	3110      	adds	r1, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8020896:	fa2b fc95 	sxtab16	ip, fp, r5, ror #8
    memcpy(&val, *in_s8, 4);
 802089a:	68d6      	ldr	r6, [r2, #12]
    *in_s8 += 4;
 802089c:	3210      	adds	r2, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 802089e:	fa2b f485 	sxtab16	r4, fp, r5
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80208a2:	fa2f fa96 	sxtb16	sl, r6, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80208a6:	fa2f f386 	sxtb16	r3, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80208aa:	fb2a 000c 	smlad	r0, sl, ip, r0
 80208ae:	fb23 0304 	smlad	r3, r3, r4, r0
 80208b2:	f1be 0e04 	subs.w	lr, lr, #4
 80208b6:	d1bd      	bne.n	8020834 <arm_nn_vec_mat_mult_t_s8+0xbe0>
 80208b8:	9e01      	ldr	r6, [sp, #4]
 80208ba:	932a      	str	r3, [sp, #168]	@ 0xa8
 80208bc:	9a03      	ldr	r2, [sp, #12]
 80208be:	eb07 0786 	add.w	r7, r7, r6, lsl #2
 80208c2:	00b5      	lsls	r5, r6, #2
 80208c4:	eb02 0186 	add.w	r1, r2, r6, lsl #2
 80208c8:	9103      	str	r1, [sp, #12]
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 80208ca:	9c25      	ldr	r4, [sp, #148]	@ 0x94
 80208cc:	42ac      	cmp	r4, r5
 80208ce:	f340 80a1 	ble.w	8020a14 <arm_nn_vec_mat_mult_t_s8+0xdc0>
 80208d2:	1b66      	subs	r6, r4, r5
 80208d4:	9a03      	ldr	r2, [sp, #12]
 80208d6:	f016 0307 	ands.w	r3, r6, #7
 80208da:	eb02 0506 	add.w	r5, r2, r6
 80208de:	f000 80c1 	beq.w	8020a64 <arm_nn_vec_mat_mult_t_s8+0xe10>
 80208e2:	2b01      	cmp	r3, #1
 80208e4:	d046      	beq.n	8020974 <arm_nn_vec_mat_mult_t_s8+0xd20>
 80208e6:	2b02      	cmp	r3, #2
 80208e8:	d038      	beq.n	802095c <arm_nn_vec_mat_mult_t_s8+0xd08>
 80208ea:	2b03      	cmp	r3, #3
 80208ec:	d02a      	beq.n	8020944 <arm_nn_vec_mat_mult_t_s8+0xcf0>
 80208ee:	2b04      	cmp	r3, #4
 80208f0:	d01c      	beq.n	802092c <arm_nn_vec_mat_mult_t_s8+0xcd8>
 80208f2:	2b05      	cmp	r3, #5
 80208f4:	d00e      	beq.n	8020914 <arm_nn_vec_mat_mult_t_s8+0xcc0>
 80208f6:	2b06      	cmp	r3, #6
 80208f8:	f040 80a4 	bne.w	8020a44 <arm_nn_vec_mat_mult_t_s8+0xdf0>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80208fc:	9c03      	ldr	r4, [sp, #12]
 80208fe:	9e21      	ldr	r6, [sp, #132]	@ 0x84
 8020900:	f914 ab01 	ldrsb.w	sl, [r4], #1
                acc_0 += lhs_temp * (*rhs_ptr);
 8020904:	982a      	ldr	r0, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020906:	44b2      	add	sl, r6
                acc_0 += lhs_temp * (*rhs_ptr);
 8020908:	f917 3b01 	ldrsb.w	r3, [r7], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802090c:	9403      	str	r4, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr);
 802090e:	fb0a 0203 	mla	r2, sl, r3, r0
 8020912:	922a      	str	r2, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020914:	9903      	ldr	r1, [sp, #12]
 8020916:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 8020918:	f911 bb01 	ldrsb.w	fp, [r1], #1
                acc_0 += lhs_temp * (*rhs_ptr);
 802091c:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802091e:	44a3      	add	fp, r4
                acc_0 += lhs_temp * (*rhs_ptr);
 8020920:	f917 6b01 	ldrsb.w	r6, [r7], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020924:	9103      	str	r1, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr);
 8020926:	fb0b 3006 	mla	r0, fp, r6, r3
 802092a:	902a      	str	r0, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802092c:	9a03      	ldr	r2, [sp, #12]
 802092e:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8020930:	f912 cb01 	ldrsb.w	ip, [r2], #1
                acc_0 += lhs_temp * (*rhs_ptr);
 8020934:	9e2a      	ldr	r6, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020936:	448c      	add	ip, r1
                acc_0 += lhs_temp * (*rhs_ptr);
 8020938:	f917 4b01 	ldrsb.w	r4, [r7], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802093c:	9203      	str	r2, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr);
 802093e:	fb0c 6304 	mla	r3, ip, r4, r6
 8020942:	932a      	str	r3, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020944:	9803      	ldr	r0, [sp, #12]
 8020946:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8020948:	f910 ab01 	ldrsb.w	sl, [r0], #1
                acc_0 += lhs_temp * (*rhs_ptr);
 802094c:	992a      	ldr	r1, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802094e:	4492      	add	sl, r2
                acc_0 += lhs_temp * (*rhs_ptr);
 8020950:	f917 4b01 	ldrsb.w	r4, [r7], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020954:	9003      	str	r0, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr);
 8020956:	fb0a 1604 	mla	r6, sl, r4, r1
 802095a:	962a      	str	r6, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802095c:	9803      	ldr	r0, [sp, #12]
 802095e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8020960:	f910 bb01 	ldrsb.w	fp, [r0], #1
                acc_0 += lhs_temp * (*rhs_ptr);
 8020964:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020966:	449b      	add	fp, r3
                acc_0 += lhs_temp * (*rhs_ptr);
 8020968:	f917 cb01 	ldrsb.w	ip, [r7], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802096c:	9003      	str	r0, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr);
 802096e:	fb0b 240c 	mla	r4, fp, ip, r2
 8020972:	942a      	str	r4, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020974:	9903      	ldr	r1, [sp, #12]
 8020976:	9e21      	ldr	r6, [sp, #132]	@ 0x84
 8020978:	f911 ab01 	ldrsb.w	sl, [r1], #1
                acc_0 += lhs_temp * (*rhs_ptr);
 802097c:	982a      	ldr	r0, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802097e:	44b2      	add	sl, r6
                acc_0 += lhs_temp * (*rhs_ptr);
 8020980:	f917 3b01 	ldrsb.w	r3, [r7], #1
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8020984:	42a9      	cmp	r1, r5
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020986:	9103      	str	r1, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr);
 8020988:	fb0a 0403 	mla	r4, sl, r3, r0
 802098c:	942a      	str	r4, [sp, #168]	@ 0xa8
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 802098e:	d041      	beq.n	8020a14 <arm_nn_vec_mat_mult_t_s8+0xdc0>
 8020990:	460a      	mov	r2, r1
 8020992:	4623      	mov	r3, r4
 8020994:	9921      	ldr	r1, [sp, #132]	@ 0x84
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020996:	4696      	mov	lr, r2
                acc_0 += lhs_temp * (*rhs_ptr);
 8020998:	46bb      	mov	fp, r7
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 802099a:	f992 c001 	ldrsb.w	ip, [r2, #1]
                lhs_vec++;
 802099e:	3208      	adds	r2, #8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80209a0:	f91e ab01 	ldrsb.w	sl, [lr], #1
                rhs_ptr++;
 80209a4:	3708      	adds	r7, #8
                acc_0 += lhs_temp * (*rhs_ptr);
 80209a6:	f91b 6b01 	ldrsb.w	r6, [fp], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80209aa:	448c      	add	ip, r1
 80209ac:	448a      	add	sl, r1
                acc_0 += lhs_temp * (*rhs_ptr);
 80209ae:	f917 4c07 	ldrsb.w	r4, [r7, #-7]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80209b2:	f99e e001 	ldrsb.w	lr, [lr, #1]
                acc_0 += lhs_temp * (*rhs_ptr);
 80209b6:	fb0a 3306 	mla	r3, sl, r6, r3
 80209ba:	f99b 0001 	ldrsb.w	r0, [fp, #1]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80209be:	448e      	add	lr, r1
 80209c0:	f912 ac04 	ldrsb.w	sl, [r2, #-4]
                acc_0 += lhs_temp * (*rhs_ptr);
 80209c4:	fb0c 3604 	mla	r6, ip, r4, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80209c8:	f912 cc05 	ldrsb.w	ip, [r2, #-5]
                acc_0 += lhs_temp * (*rhs_ptr);
 80209cc:	f917 3c05 	ldrsb.w	r3, [r7, #-5]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80209d0:	448a      	add	sl, r1
                acc_0 += lhs_temp * (*rhs_ptr);
 80209d2:	fb0e 6b00 	mla	fp, lr, r0, r6
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80209d6:	448c      	add	ip, r1
                acc_0 += lhs_temp * (*rhs_ptr);
 80209d8:	f917 0c04 	ldrsb.w	r0, [r7, #-4]
 80209dc:	fb0c b603 	mla	r6, ip, r3, fp
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80209e0:	f912 cc03 	ldrsb.w	ip, [r2, #-3]
                acc_0 += lhs_temp * (*rhs_ptr);
 80209e4:	f917 4c03 	ldrsb.w	r4, [r7, #-3]
 80209e8:	fb0a 6b00 	mla	fp, sl, r0, r6
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80209ec:	448c      	add	ip, r1
 80209ee:	f912 6c02 	ldrsb.w	r6, [r2, #-2]
                acc_0 += lhs_temp * (*rhs_ptr);
 80209f2:	fb0c b304 	mla	r3, ip, r4, fp
 80209f6:	f917 0c02 	ldrsb.w	r0, [r7, #-2]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80209fa:	f912 bc01 	ldrsb.w	fp, [r2, #-1]
 80209fe:	440e      	add	r6, r1
                acc_0 += lhs_temp * (*rhs_ptr);
 8020a00:	f917 4c01 	ldrsb.w	r4, [r7, #-1]
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8020a04:	42aa      	cmp	r2, r5
                acc_0 += lhs_temp * (*rhs_ptr);
 8020a06:	fb06 3a00 	mla	sl, r6, r0, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020a0a:	448b      	add	fp, r1
                acc_0 += lhs_temp * (*rhs_ptr);
 8020a0c:	fb0b a304 	mla	r3, fp, r4, sl
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8020a10:	d1c1      	bne.n	8020996 <arm_nn_vec_mat_mult_t_s8+0xd42>
 8020a12:	932a      	str	r3, [sp, #168]	@ 0xa8
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8020a14:	ea29 75e9 	bic.w	r5, r9, r9, asr #31
 8020a18:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8020a1a:	e496      	b.n	802034a <arm_nn_vec_mat_mult_t_s8+0x6f6>
            const int8_t *lhs_vec = lhs;
 8020a1c:	9d03      	ldr	r5, [sp, #12]
 8020a1e:	f7ff ba62 	b.w	801fee6 <arm_nn_vec_mat_mult_t_s8+0x292>
 8020a22:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8020a24:	9601      	str	r6, [sp, #4]
 8020a26:	e705      	b.n	8020834 <arm_nn_vec_mat_mult_t_s8+0xbe0>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020a28:	460d      	mov	r5, r1
 8020a2a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020a2c:	f917 cb01 	ldrsb.w	ip, [r7], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020a30:	f915 bb01 	ldrsb.w	fp, [r5], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020a34:	982a      	ldr	r0, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020a36:	4493      	add	fp, r2
 8020a38:	9503      	str	r5, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8020a3a:	4484      	add	ip, r0
 8020a3c:	fb0b 330c 	mla	r3, fp, ip, r3
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8020a40:	f7ff bbee 	b.w	8020220 <arm_nn_vec_mat_mult_t_s8+0x5cc>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020a44:	f912 bb01 	ldrsb.w	fp, [r2], #1
 8020a48:	9821      	ldr	r0, [sp, #132]	@ 0x84
                acc_0 += lhs_temp * (*rhs_ptr);
 8020a4a:	f917 cb01 	ldrsb.w	ip, [r7], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8020a4e:	4483      	add	fp, r0
 8020a50:	9203      	str	r2, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr);
 8020a52:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8020a54:	fb0b 210c 	mla	r1, fp, ip, r2
 8020a58:	912a      	str	r1, [sp, #168]	@ 0xa8
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8020a5a:	e74f      	b.n	80208fc <arm_nn_vec_mat_mult_t_s8+0xca8>
 8020a5c:	460a      	mov	r2, r1
 8020a5e:	982a      	ldr	r0, [sp, #168]	@ 0xa8
 8020a60:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8020a62:	e42a      	b.n	80202ba <arm_nn_vec_mat_mult_t_s8+0x666>
 8020a64:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8020a66:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8020a68:	e795      	b.n	8020996 <arm_nn_vec_mat_mult_t_s8+0xd42>
 8020a6a:	4635      	mov	r5, r6
 8020a6c:	f7ff bbbf 	b.w	80201ee <arm_nn_vec_mat_mult_t_s8+0x59a>
 8020a70:	4635      	mov	r5, r6
 8020a72:	e72a      	b.n	80208ca <arm_nn_vec_mat_mult_t_s8+0xc76>

08020a74 <arm_q7_to_q15_with_offset>:
 * @addtogroup supportConversion
 * @{
 */

void arm_q7_to_q15_with_offset(const int8_t *src, int16_t *dst, int32_t block_size, int16_t offset)
{
 8020a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

    /*loop unrolling */
    block_cnt = block_size >> 2;

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time. */
    const int32_t offset_q15x2 = PKHBT(offset, offset, 16);
 8020a78:	eac3 4503 	pkhbt	r5, r3, r3, lsl #16
    block_cnt = block_size >> 2;
 8020a7c:	ea4f 08a2 	mov.w	r8, r2, asr #2
    while (block_cnt > 0)
 8020a80:	f1b8 0f00 	cmp.w	r8, #0
 8020a84:	dd33      	ble.n	8020aee <arm_q7_to_q15_with_offset+0x7a>
 8020a86:	eb00 0788 	add.w	r7, r0, r8, lsl #2
 8020a8a:	460c      	mov	r4, r1
    memcpy(&val, *in_s8, 4);
 8020a8c:	f850 cb04 	ldr.w	ip, [r0], #4
__STATIC_FORCEINLINE void arm_nn_write_q15x2_ia(int16_t **dest_q15, int32_t src_q31)
{
    int32_t val = src_q31;

    memcpy(*dest_q15, &val, 4);
    *dest_q15 += 2;
 8020a90:	3408      	adds	r4, #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8020a92:	fa25 fe8c 	sxtab16	lr, r5, ip
 8020a96:	42b8      	cmp	r0, r7
    return (op1 >> op2) | (op1 << (32U - op2));
 8020a98:	ea4f 2c3c 	mov.w	ip, ip, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8020a9c:	fa25 fc8c 	sxtab16	ip, r5, ip

        /* Extract and sign extend each of the four s8 values to s16 */
        in_q15x2_1 = SXTAB16(offset_q15x2, ROR(in_q7x4, 8));
        in_q15x2_2 = SXTAB16(offset_q15x2, in_q7x4);

        out_q15x2_2 = PKHTB(in_q15x2_1, in_q15x2_2, 16);
 8020aa0:	eacc 462e 	pkhtb	r6, ip, lr, asr #16
        out_q15x2_1 = PKHBT(in_q15x2_2, in_q15x2_1, 16);
 8020aa4:	eace 4e0c 	pkhbt	lr, lr, ip, lsl #16
    memcpy(*dest_q15, &val, 4);
 8020aa8:	f844 6c04 	str.w	r6, [r4, #-4]
 8020aac:	f844 ec08 	str.w	lr, [r4, #-8]
    while (block_cnt > 0)
 8020ab0:	d1ec      	bne.n	8020a8c <arm_q7_to_q15_with_offset+0x18>
 8020ab2:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
        arm_nn_write_q15x2_ia(&dst, out_q15x2_2);

        block_cnt--;
    }
    /* Handle left over samples */
    block_cnt = block_size % 0x4;
 8020ab6:	4250      	negs	r0, r2
 8020ab8:	f002 0203 	and.w	r2, r2, #3
 8020abc:	f000 0003 	and.w	r0, r0, #3
 8020ac0:	bf58      	it	pl
 8020ac2:	4242      	negpl	r2, r0
    /* Run the below code for Cortex-M0 */
    /* Loop over block_size number of values */
    block_cnt = block_size;
#endif

    while (block_cnt > 0)
 8020ac4:	2a00      	cmp	r2, #0
 8020ac6:	dd10      	ble.n	8020aea <arm_q7_to_q15_with_offset+0x76>
    {
        *dst++ = (int16_t)*src++ + offset;
 8020ac8:	f997 0000 	ldrsb.w	r0, [r7]
 8020acc:	b29b      	uxth	r3, r3
    while (block_cnt > 0)
 8020ace:	2a01      	cmp	r2, #1
        *dst++ = (int16_t)*src++ + offset;
 8020ad0:	4418      	add	r0, r3
 8020ad2:	8008      	strh	r0, [r1, #0]
    while (block_cnt > 0)
 8020ad4:	d009      	beq.n	8020aea <arm_q7_to_q15_with_offset+0x76>
        *dst++ = (int16_t)*src++ + offset;
 8020ad6:	f997 0001 	ldrsb.w	r0, [r7, #1]
    while (block_cnt > 0)
 8020ada:	2a02      	cmp	r2, #2
        *dst++ = (int16_t)*src++ + offset;
 8020adc:	4418      	add	r0, r3
 8020ade:	8048      	strh	r0, [r1, #2]
    while (block_cnt > 0)
 8020ae0:	d003      	beq.n	8020aea <arm_q7_to_q15_with_offset+0x76>
        *dst++ = (int16_t)*src++ + offset;
 8020ae2:	f997 2002 	ldrsb.w	r2, [r7, #2]
 8020ae6:	4413      	add	r3, r2
 8020ae8:	808b      	strh	r3, [r1, #4]

        /* Decrement the loop counter */
        block_cnt--;
    }
}
 8020aea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while (block_cnt > 0)
 8020aee:	4607      	mov	r7, r0
 8020af0:	e7e1      	b.n	8020ab6 <arm_q7_to_q15_with_offset+0x42>
 8020af2:	bf00      	nop

08020af4 <arm_s8_to_s16_unordered_with_offset>:
 * @addtogroup supportConversion
 * @{
 */
#if defined(ARM_MATH_DSP)
void arm_s8_to_s16_unordered_with_offset(const int8_t *src, int16_t *dst, int32_t block_size, int16_t offset)
{
 8020af4:	b5f0      	push	{r4, r5, r6, r7, lr}
    int32_t in_s16x2_1;
    int32_t in_s16x2_2;
    int32_t block_cnt = block_size >> 2;

    /* Compute 4 outputs at a time. */
    const int32_t offset_s16x2 = PKHBT(offset, offset, 16);
 8020af6:	eac3 4403 	pkhbt	r4, r3, r3, lsl #16
    int32_t block_cnt = block_size >> 2;
 8020afa:	1097      	asrs	r7, r2, #2
    while (block_cnt > 0)
 8020afc:	2f00      	cmp	r7, #0
 8020afe:	dd2f      	ble.n	8020b60 <arm_s8_to_s16_unordered_with_offset+0x6c>
 8020b00:	eb00 0687 	add.w	r6, r0, r7, lsl #2
 8020b04:	468e      	mov	lr, r1
    memcpy(&val, *in_s8, 4);
 8020b06:	f850 cb04 	ldr.w	ip, [r0], #4
    *dest_q15 += 2;
 8020b0a:	f10e 0e08 	add.w	lr, lr, #8
 8020b0e:	fa24 f58c 	sxtab16	r5, r4, ip
 8020b12:	42b0      	cmp	r0, r6
    return (op1 >> op2) | (op1 << (32U - op2));
 8020b14:	ea4f 2c3c 	mov.w	ip, ip, ror #8
    memcpy(*dest_q15, &val, 4);
 8020b18:	f84e 5c08 	str.w	r5, [lr, #-8]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8020b1c:	fa24 fc8c 	sxtab16	ip, r4, ip
 8020b20:	f84e cc04 	str.w	ip, [lr, #-4]
 8020b24:	d1ef      	bne.n	8020b06 <arm_s8_to_s16_unordered_with_offset+0x12>
 8020b26:	eb01 01c7 	add.w	r1, r1, r7, lsl #3

        block_cnt--;
    }

    /* Handle left over samples. */
    block_cnt = block_size % 4;
 8020b2a:	4250      	negs	r0, r2
 8020b2c:	f002 0203 	and.w	r2, r2, #3
 8020b30:	f000 0003 	and.w	r0, r0, #3
 8020b34:	bf58      	it	pl
 8020b36:	4242      	negpl	r2, r0
    while (block_cnt > 0)
 8020b38:	2a00      	cmp	r2, #0
 8020b3a:	dd10      	ble.n	8020b5e <arm_s8_to_s16_unordered_with_offset+0x6a>
    {
        *dst++ = (int16_t)*src++ + offset;
 8020b3c:	f996 0000 	ldrsb.w	r0, [r6]
 8020b40:	b29b      	uxth	r3, r3
    while (block_cnt > 0)
 8020b42:	2a01      	cmp	r2, #1
        *dst++ = (int16_t)*src++ + offset;
 8020b44:	4418      	add	r0, r3
 8020b46:	8008      	strh	r0, [r1, #0]
    while (block_cnt > 0)
 8020b48:	d009      	beq.n	8020b5e <arm_s8_to_s16_unordered_with_offset+0x6a>
        *dst++ = (int16_t)*src++ + offset;
 8020b4a:	f996 0001 	ldrsb.w	r0, [r6, #1]
    while (block_cnt > 0)
 8020b4e:	2a02      	cmp	r2, #2
        *dst++ = (int16_t)*src++ + offset;
 8020b50:	4418      	add	r0, r3
 8020b52:	8048      	strh	r0, [r1, #2]
    while (block_cnt > 0)
 8020b54:	d003      	beq.n	8020b5e <arm_s8_to_s16_unordered_with_offset+0x6a>
        *dst++ = (int16_t)*src++ + offset;
 8020b56:	f996 2002 	ldrsb.w	r2, [r6, #2]
 8020b5a:	4413      	add	r3, r2
 8020b5c:	808b      	strh	r3, [r1, #4]
        block_cnt--;
    }
}
 8020b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    while (block_cnt > 0)
 8020b60:	4606      	mov	r6, r0
 8020b62:	e7e2      	b.n	8020b2a <arm_s8_to_s16_unordered_with_offset+0x36>

08020b64 <arm_max_pool_s16>:
                                     const cmsis_nn_dims *input_dims,
                                     const int16_t *src,
                                     const cmsis_nn_dims *filter_dims,
                                     const cmsis_nn_dims *output_dims,
                                     int16_t *dst)
{
 8020b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020b68:	4614      	mov	r4, r2
 8020b6a:	b0ab      	sub	sp, #172	@ 0xac
    (void)ctx;
    const int32_t input_y = input_dims->h;
 8020b6c:	6852      	ldr	r2, [r2, #4]
{
 8020b6e:	930a      	str	r3, [sp, #40]	@ 0x28
    const int32_t pad_x = pool_params->padding.w;
    const int16_t act_min = pool_params->activation.min;
    const int16_t act_max = pool_params->activation.max;
    const int32_t channel_in = input_dims->c;
    const int32_t batch_size = input_x * input_y * channel_in;
    int32_t batch_cnt = input_dims->n;
 8020b70:	6825      	ldr	r5, [r4, #0]
    const int32_t input_y = input_dims->h;
 8020b72:	9219      	str	r2, [sp, #100]	@ 0x64

    if (batch_cnt < 1)
 8020b74:	2d00      	cmp	r5, #0
{
 8020b76:	9e36      	ldr	r6, [sp, #216]	@ 0xd8
    const int16_t act_min = pool_params->activation.min;
 8020b78:	f9b1 8010 	ldrsh.w	r8, [r1, #16]
    const int32_t channel_in = input_dims->c;
 8020b7c:	e9d4 3002 	ldrd	r3, r0, [r4, #8]
{
 8020b80:	e9dd 7e34 	ldrd	r7, lr, [sp, #208]	@ 0xd0
    const int32_t batch_size = input_x * input_y * channel_in;
 8020b84:	930d      	str	r3, [sp, #52]	@ 0x34
 8020b86:	fb03 f302 	mul.w	r3, r3, r2
    const int32_t channel_in = input_dims->c;
 8020b8a:	9016      	str	r0, [sp, #88]	@ 0x58
    const int32_t batch_size = input_x * input_y * channel_in;
 8020b8c:	fb00 f303 	mul.w	r3, r0, r3
    const int32_t output_x = output_dims->w;
 8020b90:	e9de 4201 	ldrd	r4, r2, [lr, #4]
 8020b94:	920b      	str	r2, [sp, #44]	@ 0x2c
    const int32_t stride_y = pool_params->stride.h;
 8020b96:	684a      	ldr	r2, [r1, #4]
 8020b98:	921a      	str	r2, [sp, #104]	@ 0x68
    const int32_t stride_x = pool_params->stride.w;
 8020b9a:	680a      	ldr	r2, [r1, #0]
 8020b9c:	920f      	str	r2, [sp, #60]	@ 0x3c
    const int32_t kernel_y = filter_dims->h;
 8020b9e:	687a      	ldr	r2, [r7, #4]
 8020ba0:	921b      	str	r2, [sp, #108]	@ 0x6c
    const int32_t kernel_x = filter_dims->w;
 8020ba2:	68ba      	ldr	r2, [r7, #8]
    const int32_t pad_x = pool_params->padding.w;
 8020ba4:	688f      	ldr	r7, [r1, #8]
    const int32_t kernel_x = filter_dims->w;
 8020ba6:	9210      	str	r2, [sp, #64]	@ 0x40
    const int32_t pad_y = pool_params->padding.h;
 8020ba8:	68ca      	ldr	r2, [r1, #12]
    const int32_t pad_x = pool_params->padding.w;
 8020baa:	9715      	str	r7, [sp, #84]	@ 0x54
    const int32_t pad_y = pool_params->padding.h;
 8020bac:	9214      	str	r2, [sp, #80]	@ 0x50
    const int16_t act_max = pool_params->activation.max;
 8020bae:	f9b1 2014 	ldrsh.w	r2, [r1, #20]
    if (batch_cnt < 1)
 8020bb2:	f340 8189 	ble.w	8020ec8 <arm_max_pool_s16+0x364>
                /* 'count' is expected to be non-zero here. */
                dst += channel_in;
            }
        }

        clamp_output(dst_base, output_x * output_y * channel_in, act_min, act_max);
 8020bb6:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c

        src += batch_size;
 8020bb8:	0059      	lsls	r1, r3, #1
                            memcpy(dst, start, channel_in * sizeof(int16_t));
 8020bba:	ea4f 0b40 	mov.w	fp, r0, lsl #1
        for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 8020bbe:	2c00      	cmp	r4, #0
        clamp_output(dst_base, output_x * output_y * channel_in, act_min, act_max);
 8020bc0:	fb07 f304 	mul.w	r3, r7, r4
    if (length & 0x1)
 8020bc4:	f000 0701 	and.w	r7, r0, #1
        src += batch_size;
 8020bc8:	9113      	str	r1, [sp, #76]	@ 0x4c
    int32_t cnt = length >> 1;
 8020bca:	ea4f 0160 	mov.w	r1, r0, asr #1
        clamp_output(dst_base, output_x * output_y * channel_in, act_min, act_max);
 8020bce:	fb00 f303 	mul.w	r3, r0, r3
    int32_t cnt = length >> 1;
 8020bd2:	9111      	str	r1, [sp, #68]	@ 0x44
    int32_t cnt = length >> 1;
 8020bd4:	ea4f 0e63 	mov.w	lr, r3, asr #1
 8020bd8:	f003 0301 	and.w	r3, r3, #1
 8020bdc:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8020bde:	9320      	str	r3, [sp, #128]	@ 0x80
 8020be0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020be2:	fb01 f100 	mul.w	r1, r1, r0
        for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 8020be6:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8020be8:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8020bec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8020bf0:	f1c0 0000 	rsb	r0, r0, #0
 8020bf4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8020bf8:	9317      	str	r3, [sp, #92]	@ 0x5c
 8020bfa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8020bfc:	9107      	str	r1, [sp, #28]
 8020bfe:	fb03 f30b 	mul.w	r3, r3, fp
 8020c02:	901d      	str	r0, [sp, #116]	@ 0x74
 8020c04:	931f      	str	r3, [sp, #124]	@ 0x7c
 8020c06:	ea4f 038e 	mov.w	r3, lr, lsl #2
 8020c0a:	931c      	str	r3, [sp, #112]	@ 0x70
 8020c0c:	f340 815a 	ble.w	8020ec4 <arm_max_pool_s16+0x360>
            for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 8020c10:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8020c12:	f8dd c050 	ldr.w	ip, [sp, #80]	@ 0x50
 8020c16:	425b      	negs	r3, r3
 8020c18:	931e      	str	r3, [sp, #120]	@ 0x78
 8020c1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8020c1c:	2b00      	cmp	r3, #0
 8020c1e:	f340 8131 	ble.w	8020e84 <arm_max_pool_s16+0x320>
 8020c22:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8020c24:	2100      	movs	r1, #0
 8020c26:	465b      	mov	r3, fp
 8020c28:	9522      	str	r5, [sp, #136]	@ 0x88
 8020c2a:	46d3      	mov	fp, sl
 8020c2c:	f8cd 808c 	str.w	r8, [sp, #140]	@ 0x8c
 8020c30:	46ba      	mov	sl, r7
 8020c32:	4625      	mov	r5, r4
 8020c34:	4667      	mov	r7, ip
 8020c36:	4680      	mov	r8, r0
 8020c38:	468c      	mov	ip, r1
 8020c3a:	9608      	str	r6, [sp, #32]
 8020c3c:	9224      	str	r2, [sp, #144]	@ 0x90
                const int32_t kernel_y_end = MIN(kernel_y, input_y - base_idx_y);
 8020c3e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
                const int32_t ker_y_start = MAX(0, -base_idx_y);
 8020c40:	ea27 71e7 	bic.w	r1, r7, r7, asr #31
                const int32_t kernel_y_end = MIN(kernel_y, input_y - base_idx_y);
 8020c44:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8020c46:	443a      	add	r2, r7
                const int32_t ker_y_start = MAX(0, -base_idx_y);
 8020c48:	910e      	str	r1, [sp, #56]	@ 0x38
 8020c4a:	9c15      	ldr	r4, [sp, #84]	@ 0x54
                const int32_t kernel_y_end = MIN(kernel_y, input_y - base_idx_y);
 8020c4c:	4282      	cmp	r2, r0
            for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 8020c4e:	9729      	str	r7, [sp, #164]	@ 0xa4
 8020c50:	9636      	str	r6, [sp, #216]	@ 0xd8
                const int32_t kernel_y_end = MIN(kernel_y, input_y - base_idx_y);
 8020c52:	bfa8      	it	ge
 8020c54:	4602      	movge	r2, r0
 8020c56:	9206      	str	r2, [sp, #24]
 8020c58:	eb01 0208 	add.w	r2, r1, r8
 8020c5c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8020c5e:	fb01 f202 	mul.w	r2, r1, r2
 8020c62:	9218      	str	r2, [sp, #96]	@ 0x60
 8020c64:	9a08      	ldr	r2, [sp, #32]
 8020c66:	445a      	add	r2, fp
 8020c68:	9204      	str	r2, [sp, #16]
            for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 8020c6a:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8020c6c:	e9cd 5e27 	strd	r5, lr, [sp, #156]	@ 0x9c
 8020c70:	9209      	str	r2, [sp, #36]	@ 0x24
 8020c72:	4625      	mov	r5, r4
 8020c74:	2200      	movs	r2, #0
 8020c76:	4654      	mov	r4, sl
 8020c78:	469a      	mov	sl, r3
 8020c7a:	920c      	str	r2, [sp, #48]	@ 0x30
 8020c7c:	e9cd c825 	strd	ip, r8, [sp, #148]	@ 0x94
                const int32_t kernel_x_end = MIN(kernel_x, input_x - base_idx_x);
 8020c80:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
                for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 8020c82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
                const int32_t kernel_x_end = MIN(kernel_x, input_x - base_idx_x);
 8020c84:	18ef      	adds	r7, r5, r3
 8020c86:	9b10      	ldr	r3, [sp, #64]	@ 0x40
                for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 8020c88:	9906      	ldr	r1, [sp, #24]
                const int32_t kernel_x_end = MIN(kernel_x, input_x - base_idx_x);
 8020c8a:	429f      	cmp	r7, r3
 8020c8c:	bfa8      	it	ge
 8020c8e:	461f      	movge	r7, r3
 8020c90:	9b04      	ldr	r3, [sp, #16]
                for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 8020c92:	428a      	cmp	r2, r1
 8020c94:	eba3 080b 	sub.w	r8, r3, fp
                const int32_t ker_x_start = MAX(0, -base_idx_x);
 8020c98:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8020c9c:	9305      	str	r3, [sp, #20]
                for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 8020c9e:	f280 8092 	bge.w	8020dc6 <arm_max_pool_s16+0x262>
 8020ca2:	42bb      	cmp	r3, r7
 8020ca4:	f280 808f 	bge.w	8020dc6 <arm_max_pool_s16+0x262>
 8020ca8:	9909      	ldr	r1, [sp, #36]	@ 0x24
                            memcpy(dst, start, channel_in * sizeof(int16_t));
 8020caa:	4652      	mov	r2, sl
 8020cac:	185e      	adds	r6, r3, r1
 8020cae:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8020cb0:	440e      	add	r6, r1
 8020cb2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	@ 0x58
 8020cb6:	fb00 1606 	mla	r6, r0, r6, r1
 8020cba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020cbc:	4640      	mov	r0, r8
 8020cbe:	eb01 0646 	add.w	r6, r1, r6, lsl #1
 8020cc2:	eba6 010b 	sub.w	r1, r6, fp
 8020cc6:	f002 fdc4 	bl	8023852 <memcpy>
                            count++;
 8020cca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020ccc:	f8dd e014 	ldr.w	lr, [sp, #20]
 8020cd0:	46a4      	mov	ip, r4
 8020cd2:	4611      	mov	r1, r2
 8020cd4:	4633      	mov	r3, r6
 8020cd6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8020cd8:	9512      	str	r5, [sp, #72]	@ 0x48
                    for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 8020cda:	f10e 0e01 	add.w	lr, lr, #1
 8020cde:	4456      	add	r6, sl
 8020ce0:	4577      	cmp	r7, lr
 8020ce2:	d055      	beq.n	8020d90 <arm_max_pool_s16+0x22c>
    while (cnt > 0l)
 8020ce4:	2a00      	cmp	r2, #0
                        const int16_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y) * input_x);
 8020ce6:	eba6 000b 	sub.w	r0, r6, fp
    while (cnt > 0l)
 8020cea:	dd5e      	ble.n	8020daa <arm_max_pool_s16+0x246>
 8020cec:	9103      	str	r1, [sp, #12]
 8020cee:	4619      	mov	r1, r3
 8020cf0:	e9cd a701 	strd	sl, r7, [sp, #4]
    int16_t *dst = base;
 8020cf4:	4644      	mov	r4, r8
 8020cf6:	4635      	mov	r5, r6
 8020cf8:	f8cd e000 	str.w	lr, [sp]
    memcpy(&val, *in_q15, 4);
 8020cfc:	f850 7b04 	ldr.w	r7, [r0], #4
    memcpy(&val, in, 4);
 8020d00:	6823      	ldr	r3, [r4, #0]
        if (comp_max.half_words[0] > ref_max.half_words[0])
 8020d02:	fa0f fa87 	sxth.w	sl, r7
 8020d06:	fa0f fe83 	sxth.w	lr, r3
        if (comp_max.half_words[1] > ref_max.half_words[1])
 8020d0a:	143f      	asrs	r7, r7, #16
 8020d0c:	141b      	asrs	r3, r3, #16
        if (comp_max.half_words[0] > ref_max.half_words[0])
 8020d0e:	45d6      	cmp	lr, sl
 8020d10:	bfb8      	it	lt
 8020d12:	46d6      	movlt	lr, sl
        if (comp_max.half_words[1] > ref_max.half_words[1])
 8020d14:	42bb      	cmp	r3, r7
 8020d16:	f36e 090f 	bfi	r9, lr, #0, #16
 8020d1a:	bfb8      	it	lt
 8020d1c:	463b      	movlt	r3, r7
    while (cnt > 0l)
 8020d1e:	42b0      	cmp	r0, r6
 8020d20:	f363 491f 	bfi	r9, r3, #16, #16
    memcpy(*dest_q15, &val, 4);
 8020d24:	f844 9b04 	str.w	r9, [r4], #4
 8020d28:	d1e8      	bne.n	8020cfc <arm_max_pool_s16+0x198>
    if (length & 0x1)
 8020d2a:	f8dd e000 	ldr.w	lr, [sp]
 8020d2e:	f1bc 0f00 	cmp.w	ip, #0
 8020d32:	d109      	bne.n	8020d48 <arm_max_pool_s16+0x1e4>
                    for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 8020d34:	9b01      	ldr	r3, [sp, #4]
 8020d36:	f10e 0e01 	add.w	lr, lr, #1
 8020d3a:	18c6      	adds	r6, r0, r3
 8020d3c:	9b02      	ldr	r3, [sp, #8]
 8020d3e:	4573      	cmp	r3, lr
 8020d40:	d039      	beq.n	8020db6 <arm_max_pool_s16+0x252>
                        const int16_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y) * input_x);
 8020d42:	eba6 000b 	sub.w	r0, r6, fp
    while (cnt > 0l)
 8020d46:	e7d5      	b.n	8020cf4 <arm_max_pool_s16+0x190>
 8020d48:	460b      	mov	r3, r1
        if (*src > *dst)
 8020d4a:	f9b5 0000 	ldrsh.w	r0, [r5]
                    for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 8020d4e:	f10e 0e01 	add.w	lr, lr, #1
 8020d52:	e9dd 1403 	ldrd	r1, r4, [sp, #12]
 8020d56:	e9dd a701 	ldrd	sl, r7, [sp, #4]
        if (*src > *dst)
 8020d5a:	f9b4 5000 	ldrsh.w	r5, [r4]
 8020d5e:	4285      	cmp	r5, r0
 8020d60:	da11      	bge.n	8020d86 <arm_max_pool_s16+0x222>
                    for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 8020d62:	4456      	add	r6, sl
 8020d64:	4577      	cmp	r7, lr
            *dst = *src;
 8020d66:	8020      	strh	r0, [r4, #0]
                        const int16_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y) * input_x);
 8020d68:	eba6 000b 	sub.w	r0, r6, fp
                    for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 8020d6c:	d010      	beq.n	8020d90 <arm_max_pool_s16+0x22c>
    while (cnt > 0l)
 8020d6e:	2a00      	cmp	r2, #0
 8020d70:	dcbc      	bgt.n	8020cec <arm_max_pool_s16+0x188>
    int16_t *dst = base;
 8020d72:	4605      	mov	r5, r0
 8020d74:	4644      	mov	r4, r8
        if (*src > *dst)
 8020d76:	f9b5 0000 	ldrsh.w	r0, [r5]
                    for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 8020d7a:	f10e 0e01 	add.w	lr, lr, #1
        if (*src > *dst)
 8020d7e:	f9b4 5000 	ldrsh.w	r5, [r4]
 8020d82:	4285      	cmp	r5, r0
 8020d84:	dbed      	blt.n	8020d62 <arm_max_pool_s16+0x1fe>
                    for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 8020d86:	4456      	add	r6, sl
 8020d88:	4577      	cmp	r7, lr
                        const int16_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y) * input_x);
 8020d8a:	eba6 000b 	sub.w	r0, r6, fp
                    for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 8020d8e:	d1ee      	bne.n	8020d6e <arm_max_pool_s16+0x20a>
                for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 8020d90:	9807      	ldr	r0, [sp, #28]
 8020d92:	3101      	adds	r1, #1
 8020d94:	18c6      	adds	r6, r0, r3
 8020d96:	9b06      	ldr	r3, [sp, #24]
 8020d98:	428b      	cmp	r3, r1
 8020d9a:	d012      	beq.n	8020dc2 <arm_max_pool_s16+0x25e>
    while (cnt > 0l)
 8020d9c:	2a00      	cmp	r2, #0
                        const int16_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y) * input_x);
 8020d9e:	eba6 000b 	sub.w	r0, r6, fp
 8020da2:	4633      	mov	r3, r6
 8020da4:	f8dd e014 	ldr.w	lr, [sp, #20]
    while (cnt > 0l)
 8020da8:	dca0      	bgt.n	8020cec <arm_max_pool_s16+0x188>
    if (length & 0x1)
 8020daa:	f1bc 0f00 	cmp.w	ip, #0
 8020dae:	d094      	beq.n	8020cda <arm_max_pool_s16+0x176>
    int16_t *dst = base;
 8020db0:	4605      	mov	r5, r0
 8020db2:	4644      	mov	r4, r8
 8020db4:	e7df      	b.n	8020d76 <arm_max_pool_s16+0x212>
 8020db6:	461f      	mov	r7, r3
 8020db8:	f8dd a004 	ldr.w	sl, [sp, #4]
 8020dbc:	460b      	mov	r3, r1
 8020dbe:	9903      	ldr	r1, [sp, #12]
 8020dc0:	e7e6      	b.n	8020d90 <arm_max_pool_s16+0x22c>
 8020dc2:	4664      	mov	r4, ip
 8020dc4:	9d12      	ldr	r5, [sp, #72]	@ 0x48
            for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 8020dc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020dc8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8020dca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020dcc:	440a      	add	r2, r1
 8020dce:	1a6d      	subs	r5, r5, r1
 8020dd0:	3301      	adds	r3, #1
 8020dd2:	9209      	str	r2, [sp, #36]	@ 0x24
 8020dd4:	9a04      	ldr	r2, [sp, #16]
 8020dd6:	930c      	str	r3, [sp, #48]	@ 0x30
 8020dd8:	4452      	add	r2, sl
 8020dda:	9204      	str	r2, [sp, #16]
 8020ddc:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8020dde:	429a      	cmp	r2, r3
 8020de0:	f47f af4e 	bne.w	8020c80 <arm_max_pool_s16+0x11c>
 8020de4:	9a08      	ldr	r2, [sp, #32]
        for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 8020de6:	4653      	mov	r3, sl
 8020de8:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8020dea:	46a2      	mov	sl, r4
 8020dec:	9d27      	ldr	r5, [sp, #156]	@ 0x9c
 8020dee:	440a      	add	r2, r1
 8020df0:	9e36      	ldr	r6, [sp, #216]	@ 0xd8
 8020df2:	e9dd c825 	ldrd	ip, r8, [sp, #148]	@ 0x94
 8020df6:	e9dd e728 	ldrd	lr, r7, [sp, #160]	@ 0xa0
 8020dfa:	f10c 0c01 	add.w	ip, ip, #1
 8020dfe:	9208      	str	r2, [sp, #32]
 8020e00:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8020e02:	4565      	cmp	r5, ip
 8020e04:	4490      	add	r8, r2
 8020e06:	eba7 0702 	sub.w	r7, r7, r2
 8020e0a:	f47f af18 	bne.w	8020c3e <arm_max_pool_s16+0xda>
 8020e0e:	462c      	mov	r4, r5
 8020e10:	4657      	mov	r7, sl
 8020e12:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8020e14:	46da      	mov	sl, fp
 8020e16:	469b      	mov	fp, r3
 8020e18:	e9dd 5822 	ldrd	r5, r8, [sp, #136]	@ 0x88
    while (cnt > 0l)
 8020e1c:	f1be 0f00 	cmp.w	lr, #0
 8020e20:	dd1b      	ble.n	8020e5a <arm_max_pool_s16+0x2f6>
 8020e22:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8020e24:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8020e26:	eb06 0c03 	add.w	ip, r6, r3
    memcpy(&val, in, 4);
 8020e2a:	6833      	ldr	r3, [r6, #0]
        in.half_words[0] = MAX(in.half_words[0], act_min);
 8020e2c:	b218      	sxth	r0, r3
        in.half_words[1] = MAX(in.half_words[1], act_min);
 8020e2e:	141b      	asrs	r3, r3, #16
        in.half_words[0] = MIN(in.half_words[0], act_max);
 8020e30:	4540      	cmp	r0, r8
 8020e32:	bfb8      	it	lt
 8020e34:	4640      	movlt	r0, r8
        in.half_words[1] = MIN(in.half_words[1], act_max);
 8020e36:	4543      	cmp	r3, r8
 8020e38:	bfb8      	it	lt
 8020e3a:	4643      	movlt	r3, r8
        in.half_words[0] = MIN(in.half_words[0], act_max);
 8020e3c:	4290      	cmp	r0, r2
 8020e3e:	bfa8      	it	ge
 8020e40:	4610      	movge	r0, r2
        in.half_words[1] = MIN(in.half_words[1], act_max);
 8020e42:	4293      	cmp	r3, r2
        in.half_words[0] = MIN(in.half_words[0], act_max);
 8020e44:	f360 010f 	bfi	r1, r0, #0, #16
        in.half_words[1] = MIN(in.half_words[1], act_max);
 8020e48:	bfa8      	it	ge
 8020e4a:	4613      	movge	r3, r2
 8020e4c:	f363 411f 	bfi	r1, r3, #16, #16
    memcpy(*dest_q15, &val, 4);
 8020e50:	f846 1b04 	str.w	r1, [r6], #4
    while (cnt > 0l)
 8020e54:	4566      	cmp	r6, ip
 8020e56:	d1e8      	bne.n	8020e2a <arm_max_pool_s16+0x2c6>
 8020e58:	9121      	str	r1, [sp, #132]	@ 0x84
    if (length & 0x1)
 8020e5a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8020e5c:	b1c3      	cbz	r3, 8020e90 <arm_max_pool_s16+0x32c>
 8020e5e:	990a      	ldr	r1, [sp, #40]	@ 0x28
        src += batch_size;
 8020e60:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020e62:	4419      	add	r1, r3
        int16_t comp = *source;
 8020e64:	f9b6 3000 	ldrsh.w	r3, [r6]
        comp = MAX(comp, act_min);
 8020e68:	4543      	cmp	r3, r8
 8020e6a:	bfb8      	it	lt
 8020e6c:	4643      	movlt	r3, r8
        comp = MIN(comp, act_max);
 8020e6e:	4293      	cmp	r3, r2
 8020e70:	bfa8      	it	ge
 8020e72:	4613      	movge	r3, r2
    while (batch_cnt)
 8020e74:	3d01      	subs	r5, #1
        *source = comp;
 8020e76:	8033      	strh	r3, [r6, #0]
    while (batch_cnt)
 8020e78:	d020      	beq.n	8020ebc <arm_max_pool_s16+0x358>
        for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 8020e7a:	2c00      	cmp	r4, #0
 8020e7c:	dd18      	ble.n	8020eb0 <arm_max_pool_s16+0x34c>
 8020e7e:	9e08      	ldr	r6, [sp, #32]
 8020e80:	910a      	str	r1, [sp, #40]	@ 0x28
 8020e82:	e6c5      	b.n	8020c10 <arm_max_pool_s16+0xac>
            for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 8020e84:	2300      	movs	r3, #0
 8020e86:	9608      	str	r6, [sp, #32]
        for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 8020e88:	3301      	adds	r3, #1
 8020e8a:	429c      	cmp	r4, r3
 8020e8c:	d1fc      	bne.n	8020e88 <arm_max_pool_s16+0x324>
 8020e8e:	e7c5      	b.n	8020e1c <arm_max_pool_s16+0x2b8>
 8020e90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
        src += batch_size;
 8020e92:	9913      	ldr	r1, [sp, #76]	@ 0x4c
    while (batch_cnt)
 8020e94:	3d01      	subs	r5, #1
        src += batch_size;
 8020e96:	440b      	add	r3, r1
    while (batch_cnt)
 8020e98:	d010      	beq.n	8020ebc <arm_max_pool_s16+0x358>
        for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 8020e9a:	2c00      	cmp	r4, #0
 8020e9c:	dd02      	ble.n	8020ea4 <arm_max_pool_s16+0x340>
 8020e9e:	9e08      	ldr	r6, [sp, #32]
 8020ea0:	930a      	str	r3, [sp, #40]	@ 0x28
 8020ea2:	e6b5      	b.n	8020c10 <arm_max_pool_s16+0xac>
    while (cnt > 0l)
 8020ea4:	f1be 0f00 	cmp.w	lr, #0
 8020ea8:	ddf3      	ble.n	8020e92 <arm_max_pool_s16+0x32e>
 8020eaa:	9e08      	ldr	r6, [sp, #32]
 8020eac:	930a      	str	r3, [sp, #40]	@ 0x28
 8020eae:	e7b8      	b.n	8020e22 <arm_max_pool_s16+0x2be>
 8020eb0:	f1be 0f00 	cmp.w	lr, #0
 8020eb4:	dd0b      	ble.n	8020ece <arm_max_pool_s16+0x36a>
 8020eb6:	9e08      	ldr	r6, [sp, #32]
 8020eb8:	910a      	str	r1, [sp, #40]	@ 0x28
 8020eba:	e7b2      	b.n	8020e22 <arm_max_pool_s16+0x2be>
        batch_cnt--;
    }

    return ARM_CMSIS_NN_SUCCESS;
 8020ebc:	2000      	movs	r0, #0
}
 8020ebe:	b02b      	add	sp, #172	@ 0xac
 8020ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 8020ec4:	9608      	str	r6, [sp, #32]
 8020ec6:	e7a9      	b.n	8020e1c <arm_max_pool_s16+0x2b8>
        return ARM_CMSIS_NN_ARG_ERROR;
 8020ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8020ecc:	e7f7      	b.n	8020ebe <arm_max_pool_s16+0x35a>
    while (cnt > 0l)
 8020ece:	9e08      	ldr	r6, [sp, #32]
 8020ed0:	e7c6      	b.n	8020e60 <arm_max_pool_s16+0x2fc>
 8020ed2:	bf00      	nop

08020ed4 <arm_max_pool_s8>:
                                    const cmsis_nn_dims *input_dims,
                                    const int8_t *src,
                                    const cmsis_nn_dims *filter_dims,
                                    const cmsis_nn_dims *output_dims,
                                    int8_t *dst)
{
 8020ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020ed8:	4614      	mov	r4, r2
 8020eda:	b0a9      	sub	sp, #164	@ 0xa4
 8020edc:	460a      	mov	r2, r1
 8020ede:	469e      	mov	lr, r3
    (void)ctx;
    const int32_t input_y = input_dims->h;
 8020ee0:	6861      	ldr	r1, [r4, #4]
    const int32_t kernel_x = filter_dims->w;
    const int32_t pad_y = pool_params->padding.h;
    const int32_t pad_x = pool_params->padding.w;
    const int32_t act_min = pool_params->activation.min;
    const int32_t act_max = pool_params->activation.max;
    const int32_t channel_in = input_dims->c;
 8020ee2:	e9d4 3b02 	ldrd	r3, fp, [r4, #8]
{
 8020ee6:	e9dd 6732 	ldrd	r6, r7, [sp, #200]	@ 0xc8
    const int32_t batch_size = input_x * input_y * channel_in;
 8020eea:	930a      	str	r3, [sp, #40]	@ 0x28
 8020eec:	fb03 f301 	mul.w	r3, r3, r1
    int32_t batch_cnt = input_dims->n;
 8020ef0:	6824      	ldr	r4, [r4, #0]
    const int32_t input_y = input_dims->h;
 8020ef2:	9114      	str	r1, [sp, #80]	@ 0x50
    const int32_t batch_size = input_x * input_y * channel_in;
 8020ef4:	fb0b f103 	mul.w	r1, fp, r3

    if (batch_cnt < 1)
 8020ef8:	2c00      	cmp	r4, #0
    const int32_t batch_size = input_x * input_y * channel_in;
 8020efa:	9118      	str	r1, [sp, #96]	@ 0x60
    const int32_t output_x = output_dims->w;
 8020efc:	e9d7 1001 	ldrd	r1, r0, [r7, #4]
    const int32_t stride_y = pool_params->stride.h;
 8020f00:	6857      	ldr	r7, [r2, #4]
    const int32_t output_x = output_dims->w;
 8020f02:	900c      	str	r0, [sp, #48]	@ 0x30
    const int32_t stride_y = pool_params->stride.h;
 8020f04:	9715      	str	r7, [sp, #84]	@ 0x54
    const int32_t stride_x = pool_params->stride.w;
 8020f06:	6817      	ldr	r7, [r2, #0]
 8020f08:	970d      	str	r7, [sp, #52]	@ 0x34
    const int32_t kernel_y = filter_dims->h;
 8020f0a:	6877      	ldr	r7, [r6, #4]
    const int32_t kernel_x = filter_dims->w;
 8020f0c:	68b6      	ldr	r6, [r6, #8]
    const int32_t kernel_y = filter_dims->h;
 8020f0e:	9716      	str	r7, [sp, #88]	@ 0x58
    const int32_t kernel_x = filter_dims->w;
 8020f10:	960e      	str	r6, [sp, #56]	@ 0x38
    const int32_t pad_x = pool_params->padding.w;
 8020f12:	e9d2 6902 	ldrd	r6, r9, [r2, #8]
    const int32_t act_max = pool_params->activation.max;
 8020f16:	e9d2 8704 	ldrd	r8, r7, [r2, #16]
    const int32_t pad_x = pool_params->padding.w;
 8020f1a:	9617      	str	r6, [sp, #92]	@ 0x5c
    if (batch_cnt < 1)
 8020f1c:	f340 81ad 	ble.w	802127a <arm_max_pool_s8+0x3a6>
                /* 'count' is expected to be non-zero here. */
                dst += channel_in;
            }
        }

        clamp_output(dst_base, output_x * output_y * channel_in, act_min, act_max);
 8020f20:	4602      	mov	r2, r0
 8020f22:	fb00 f301 	mul.w	r3, r0, r1
    int32_t cnt = length >> 2;
 8020f26:	ea4f 00ab 	mov.w	r0, fp, asr #2
    cnt = length & 0x3;
 8020f2a:	f00b 0a03 	and.w	sl, fp, #3
        clamp_output(dst_base, output_x * output_y * channel_in, act_min, act_max);
 8020f2e:	fb0b f303 	mul.w	r3, fp, r3
    int32_t cnt = length >> 2;
 8020f32:	9012      	str	r0, [sp, #72]	@ 0x48
        for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 8020f34:	f1c9 0000 	rsb	r0, r9, #0
 8020f38:	f023 0c03 	bic.w	ip, r3, #3
 8020f3c:	901b      	str	r0, [sp, #108]	@ 0x6c
    int32_t cnt = length >> 2;
 8020f3e:	1098      	asrs	r0, r3, #2
 8020f40:	f8cd c068 	str.w	ip, [sp, #104]	@ 0x68
 8020f44:	f02b 0c03 	bic.w	ip, fp, #3
 8020f48:	9019      	str	r0, [sp, #100]	@ 0x64
 8020f4a:	f003 0003 	and.w	r0, r3, #3
 8020f4e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8020f50:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 8020f54:	46bc      	mov	ip, r7
 8020f56:	fb03 f30b 	mul.w	r3, r3, fp
 8020f5a:	9307      	str	r3, [sp, #28]
 8020f5c:	fb02 f30b 	mul.w	r3, r2, fp
 8020f60:	460a      	mov	r2, r1
 8020f62:	931c      	str	r3, [sp, #112]	@ 0x70
        for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 8020f64:	2a00      	cmp	r2, #0
            for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 8020f66:	f1c6 0300 	rsb	r3, r6, #0
 8020f6a:	4626      	mov	r6, r4
 8020f6c:	464c      	mov	r4, r9
 8020f6e:	4681      	mov	r9, r0
 8020f70:	931d      	str	r3, [sp, #116]	@ 0x74
        for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 8020f72:	f340 8172 	ble.w	802125a <arm_max_pool_s8+0x386>
            for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 8020f76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020f78:	2b00      	cmp	r3, #0
 8020f7a:	f340 8178 	ble.w	802126e <arm_max_pool_s8+0x39a>
 8020f7e:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8020f80:	2500      	movs	r5, #0
 8020f82:	9f34      	ldr	r7, [sp, #208]	@ 0xd0
 8020f84:	4603      	mov	r3, r0
 8020f86:	f8cd c080 	str.w	ip, [sp, #128]	@ 0x80
 8020f8a:	4638      	mov	r0, r7
 8020f8c:	4694      	mov	ip, r2
 8020f8e:	f8cd 9088 	str.w	r9, [sp, #136]	@ 0x88
 8020f92:	465a      	mov	r2, fp
 8020f94:	46a9      	mov	r9, r5
 8020f96:	461f      	mov	r7, r3
 8020f98:	4655      	mov	r5, sl
 8020f9a:	9621      	str	r6, [sp, #132]	@ 0x84
 8020f9c:	f8cd e03c 	str.w	lr, [sp, #60]	@ 0x3c
 8020fa0:	e9cd 481e 	strd	r4, r8, [sp, #120]	@ 0x78
 8020fa4:	46a0      	mov	r8, r4
                const int32_t kernel_y_end = MIN(kernel_y, input_y - base_idx_y);
 8020fa6:	9914      	ldr	r1, [sp, #80]	@ 0x50
                const int32_t ker_y_start = MAX(0, -base_idx_y);
 8020fa8:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
                const int32_t kernel_y_end = MIN(kernel_y, input_y - base_idx_y);
 8020fac:	9c16      	ldr	r4, [sp, #88]	@ 0x58
            for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 8020fae:	2600      	movs	r6, #0
                const int32_t kernel_y_end = MIN(kernel_y, input_y - base_idx_y);
 8020fb0:	4441      	add	r1, r8
                const int32_t ker_y_start = MAX(0, -base_idx_y);
 8020fb2:	930b      	str	r3, [sp, #44]	@ 0x2c
            for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 8020fb4:	f8cd 9094 	str.w	r9, [sp, #148]	@ 0x94
 8020fb8:	4691      	mov	r9, r2
                const int32_t kernel_y_end = MIN(kernel_y, input_y - base_idx_y);
 8020fba:	42a1      	cmp	r1, r4
 8020fbc:	bfa8      	it	ge
 8020fbe:	4621      	movge	r1, r4
 8020fc0:	9c17      	ldr	r4, [sp, #92]	@ 0x5c
 8020fc2:	9106      	str	r1, [sp, #24]
 8020fc4:	18f9      	adds	r1, r7, r3
 8020fc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8020fc8:	fb03 f301 	mul.w	r3, r3, r1
 8020fcc:	9313      	str	r3, [sp, #76]	@ 0x4c
 8020fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020fd0:	eb00 0b03 	add.w	fp, r0, r3
            for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 8020fd4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8020fd6:	e9cd c823 	strd	ip, r8, [sp, #140]	@ 0x8c
 8020fda:	9308      	str	r3, [sp, #32]
 8020fdc:	e9cd 0726 	strd	r0, r7, [sp, #152]	@ 0x98
                const int32_t kernel_x_end = MIN(kernel_x, input_x - base_idx_x);
 8020fe0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
                const int32_t ker_x_start = MAX(0, -base_idx_x);
 8020fe2:	ea24 72e4 	bic.w	r2, r4, r4, asr #31
                for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 8020fe6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
                const int32_t kernel_x_end = MIN(kernel_x, input_x - base_idx_x);
 8020fe8:	eb03 0804 	add.w	r8, r3, r4
 8020fec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
                for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 8020fee:	9806      	ldr	r0, [sp, #24]
                const int32_t kernel_x_end = MIN(kernel_x, input_x - base_idx_x);
 8020ff0:	4598      	cmp	r8, r3
                const int32_t ker_x_start = MAX(0, -base_idx_x);
 8020ff2:	9205      	str	r2, [sp, #20]
                const int32_t kernel_x_end = MIN(kernel_x, input_x - base_idx_x);
 8020ff4:	bfa8      	it	ge
 8020ff6:	4698      	movge	r8, r3
 8020ff8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
                for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 8020ffa:	4281      	cmp	r1, r0
 8020ffc:	ebab 0a03 	sub.w	sl, fp, r3
 8021000:	f280 809d 	bge.w	802113e <arm_max_pool_s8+0x26a>
 8021004:	4542      	cmp	r2, r8
 8021006:	f280 809a 	bge.w	802113e <arm_max_pool_s8+0x26a>
 802100a:	9808      	ldr	r0, [sp, #32]
 802100c:	1817      	adds	r7, r2, r0
 802100e:	9813      	ldr	r0, [sp, #76]	@ 0x4c
    memcpy(dst, src, block_size);
 8021010:	464a      	mov	r2, r9
 8021012:	4407      	add	r7, r0
 8021014:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8021016:	fb09 0707 	mla	r7, r9, r7, r0
 802101a:	4650      	mov	r0, sl
 802101c:	4639      	mov	r1, r7
 802101e:	f002 fc18 	bl	8023852 <memcpy>
                            count++;
 8021022:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8021024:	f8dd c014 	ldr.w	ip, [sp, #20]
 8021028:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 802102a:	9704      	str	r7, [sp, #16]
 802102c:	e9cd 6410 	strd	r6, r4, [sp, #64]	@ 0x40
 8021030:	461c      	mov	r4, r3
 8021032:	9b09      	ldr	r3, [sp, #36]	@ 0x24
                    for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 8021034:	f10c 0c01 	add.w	ip, ip, #1
 8021038:	444f      	add	r7, r9
 802103a:	45e0      	cmp	r8, ip
 802103c:	d06b      	beq.n	8021116 <arm_max_pool_s8+0x242>
    while (cnt > 0l)
 802103e:	2a00      	cmp	r2, #0
                        const int8_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y) * input_x);
 8021040:	463e      	mov	r6, r7
    while (cnt > 0l)
 8021042:	dd75      	ble.n	8021130 <arm_max_pool_s8+0x25c>
 8021044:	4659      	mov	r1, fp
 8021046:	469e      	mov	lr, r3
 8021048:	9203      	str	r2, [sp, #12]
 802104a:	e9cd 9801 	strd	r9, r8, [sp, #4]
    int8_t *dst = base;
 802104e:	4650      	mov	r0, sl
 8021050:	9500      	str	r5, [sp, #0]
    memcpy(&val, in_s8, 4);
 8021052:	6802      	ldr	r2, [r0, #0]
    memcpy(*in, &value, 4);
 8021054:	2500      	movs	r5, #0
    memcpy(&val, *in_s8, 4);
 8021056:	f856 3b04 	ldr.w	r3, [r6], #4
    memcpy(*in, &value, 4);
 802105a:	fa4f f982 	sxtb.w	r9, r2
 802105e:	fa4f f883 	sxtb.w	r8, r3
 8021062:	45c8      	cmp	r8, r9
 8021064:	bfb8      	it	lt
 8021066:	46c8      	movlt	r8, r9
 8021068:	f342 2907 	sbfx	r9, r2, #8, #8
 802106c:	f368 0507 	bfi	r5, r8, #0, #8
 8021070:	f343 2807 	sbfx	r8, r3, #8, #8
 8021074:	45c8      	cmp	r8, r9
 8021076:	bfb8      	it	lt
 8021078:	46c8      	movlt	r8, r9
 802107a:	f342 4907 	sbfx	r9, r2, #16, #8
 802107e:	1612      	asrs	r2, r2, #24
 8021080:	f368 250f 	bfi	r5, r8, #8, #8
 8021084:	f343 4807 	sbfx	r8, r3, #16, #8
 8021088:	161b      	asrs	r3, r3, #24
 802108a:	45c8      	cmp	r8, r9
 802108c:	bfb8      	it	lt
 802108e:	46c8      	movlt	r8, r9
 8021090:	4293      	cmp	r3, r2
 8021092:	f368 4517 	bfi	r5, r8, #16, #8
 8021096:	bfb8      	it	lt
 8021098:	4613      	movlt	r3, r2
 802109a:	f363 651f 	bfi	r5, r3, #24, #8
 802109e:	f840 5b04 	str.w	r5, [r0], #4
    while (cnt > 0l)
 80210a2:	4558      	cmp	r0, fp
 80210a4:	d1d5      	bne.n	8021052 <arm_max_pool_s8+0x17e>
    while (cnt > 0l)
 80210a6:	9d00      	ldr	r5, [sp, #0]
 80210a8:	b33d      	cbz	r5, 80210fa <arm_max_pool_s8+0x226>
 80210aa:	4673      	mov	r3, lr
 80210ac:	9a03      	ldr	r2, [sp, #12]
 80210ae:	e9dd 9801 	ldrd	r9, r8, [sp, #4]
 80210b2:	18fe      	adds	r6, r7, r3
        if (*src > *dst)
 80210b4:	f996 0000 	ldrsb.w	r0, [r6]
 80210b8:	f991 e000 	ldrsb.w	lr, [r1]
 80210bc:	4586      	cmp	lr, r0
            *dst = *src;
 80210be:	bfb8      	it	lt
 80210c0:	7008      	strblt	r0, [r1, #0]
    while (cnt > 0l)
 80210c2:	2d01      	cmp	r5, #1
 80210c4:	d00f      	beq.n	80210e6 <arm_max_pool_s8+0x212>
        if (*src > *dst)
 80210c6:	f996 0001 	ldrsb.w	r0, [r6, #1]
 80210ca:	f991 e001 	ldrsb.w	lr, [r1, #1]
 80210ce:	4586      	cmp	lr, r0
            *dst = *src;
 80210d0:	bfb8      	it	lt
 80210d2:	7048      	strblt	r0, [r1, #1]
    while (cnt > 0l)
 80210d4:	2d02      	cmp	r5, #2
 80210d6:	d006      	beq.n	80210e6 <arm_max_pool_s8+0x212>
        if (*src > *dst)
 80210d8:	f996 0002 	ldrsb.w	r0, [r6, #2]
 80210dc:	f991 6002 	ldrsb.w	r6, [r1, #2]
 80210e0:	4286      	cmp	r6, r0
            *dst = *src;
 80210e2:	bfb8      	it	lt
 80210e4:	7088      	strblt	r0, [r1, #2]
                    for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 80210e6:	f10c 0c01 	add.w	ip, ip, #1
 80210ea:	444f      	add	r7, r9
 80210ec:	45e0      	cmp	r8, ip
 80210ee:	d012      	beq.n	8021116 <arm_max_pool_s8+0x242>
    while (cnt > 0l)
 80210f0:	2a00      	cmp	r2, #0
                        const int8_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y) * input_x);
 80210f2:	463e      	mov	r6, r7
    while (cnt > 0l)
 80210f4:	dca6      	bgt.n	8021044 <arm_max_pool_s8+0x170>
    while (cnt > 0l)
 80210f6:	4651      	mov	r1, sl
 80210f8:	e7dc      	b.n	80210b4 <arm_max_pool_s8+0x1e0>
                    for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 80210fa:	9b01      	ldr	r3, [sp, #4]
 80210fc:	f10c 0c01 	add.w	ip, ip, #1
 8021100:	441f      	add	r7, r3
 8021102:	9b02      	ldr	r3, [sp, #8]
 8021104:	4563      	cmp	r3, ip
 8021106:	d001      	beq.n	802110c <arm_max_pool_s8+0x238>
                        const int8_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y) * input_x);
 8021108:	463e      	mov	r6, r7
    while (cnt > 0l)
 802110a:	e7a0      	b.n	802104e <arm_max_pool_s8+0x17a>
 802110c:	4698      	mov	r8, r3
 802110e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8021112:	9a03      	ldr	r2, [sp, #12]
 8021114:	4673      	mov	r3, lr
                for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 8021116:	9907      	ldr	r1, [sp, #28]
 8021118:	3401      	adds	r4, #1
 802111a:	9f04      	ldr	r7, [sp, #16]
 802111c:	440f      	add	r7, r1
 802111e:	9906      	ldr	r1, [sp, #24]
 8021120:	42a1      	cmp	r1, r4
 8021122:	d00a      	beq.n	802113a <arm_max_pool_s8+0x266>
    while (cnt > 0l)
 8021124:	2a00      	cmp	r2, #0
                        const int8_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y) * input_x);
 8021126:	463e      	mov	r6, r7
 8021128:	f8dd c014 	ldr.w	ip, [sp, #20]
 802112c:	9704      	str	r7, [sp, #16]
    while (cnt > 0l)
 802112e:	dc89      	bgt.n	8021044 <arm_max_pool_s8+0x170>
    while (cnt > 0l)
 8021130:	2d00      	cmp	r5, #0
 8021132:	f43f af7f 	beq.w	8021034 <arm_max_pool_s8+0x160>
 8021136:	4651      	mov	r1, sl
 8021138:	e7bc      	b.n	80210b4 <arm_max_pool_s8+0x1e0>
 802113a:	e9dd 6410 	ldrd	r6, r4, [sp, #64]	@ 0x40
            for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 802113e:	9b08      	ldr	r3, [sp, #32]
 8021140:	3601      	adds	r6, #1
 8021142:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8021144:	44cb      	add	fp, r9
 8021146:	4413      	add	r3, r2
 8021148:	1aa4      	subs	r4, r4, r2
 802114a:	9308      	str	r3, [sp, #32]
 802114c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802114e:	42b3      	cmp	r3, r6
 8021150:	f47f af46 	bne.w	8020fe0 <arm_max_pool_s8+0x10c>
        for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 8021154:	464a      	mov	r2, r9
 8021156:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8021158:	f8dd c08c 	ldr.w	ip, [sp, #140]	@ 0x8c
 802115c:	e9dd 8924 	ldrd	r8, r9, [sp, #144]	@ 0x90
 8021160:	e9dd 0726 	ldrd	r0, r7, [sp, #152]	@ 0x98
 8021164:	f109 0901 	add.w	r9, r9, #1
 8021168:	4418      	add	r0, r3
 802116a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 802116c:	45cc      	cmp	ip, r9
 802116e:	441f      	add	r7, r3
 8021170:	eba8 0803 	sub.w	r8, r8, r3
 8021174:	f47f af17 	bne.w	8020fa6 <arm_max_pool_s8+0xd2>
 8021178:	4693      	mov	fp, r2
 802117a:	46aa      	mov	sl, r5
 802117c:	4662      	mov	r2, ip
 802117e:	f8dd 9088 	ldr.w	r9, [sp, #136]	@ 0x88
 8021182:	4607      	mov	r7, r0
 8021184:	f8dd e03c 	ldr.w	lr, [sp, #60]	@ 0x3c
 8021188:	e9dd 481e 	ldrd	r4, r8, [sp, #120]	@ 0x78
 802118c:	e9dd c620 	ldrd	ip, r6, [sp, #128]	@ 0x80
    while (cnt > 0l)
 8021190:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8021192:	2b00      	cmp	r3, #0
 8021194:	dd65      	ble.n	8021262 <arm_max_pool_s8+0x38e>
 8021196:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 8021198:	991a      	ldr	r1, [sp, #104]	@ 0x68
 802119a:	1859      	adds	r1, r3, r1
    memcpy(&val, in_s8, 4);
 802119c:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
    memcpy(*in, &value, 4);
 802119e:	2500      	movs	r5, #0
    memcpy(&val, in_s8, 4);
 80211a0:	681b      	ldr	r3, [r3, #0]
        in.bytes[0] = MAX(in.bytes[0], act_min);
 80211a2:	b258      	sxtb	r0, r3
 80211a4:	4540      	cmp	r0, r8
 80211a6:	bfb8      	it	lt
 80211a8:	4640      	movlt	r0, r8
        in.bytes[0] = MIN(in.bytes[0], act_max);
 80211aa:	b240      	sxtb	r0, r0
 80211ac:	4560      	cmp	r0, ip
 80211ae:	bfa8      	it	ge
 80211b0:	4660      	movge	r0, ip
    memcpy(*in, &value, 4);
 80211b2:	f360 0507 	bfi	r5, r0, #0, #8
        in.bytes[1] = MAX(in.bytes[1], act_min);
 80211b6:	f343 2007 	sbfx	r0, r3, #8, #8
 80211ba:	4540      	cmp	r0, r8
 80211bc:	bfb8      	it	lt
 80211be:	4640      	movlt	r0, r8
        in.bytes[1] = MIN(in.bytes[1], act_max);
 80211c0:	b240      	sxtb	r0, r0
 80211c2:	4560      	cmp	r0, ip
 80211c4:	bfa8      	it	ge
 80211c6:	4660      	movge	r0, ip
 80211c8:	f360 250f 	bfi	r5, r0, #8, #8
        in.bytes[2] = MAX(in.bytes[2], act_min);
 80211cc:	f343 4007 	sbfx	r0, r3, #16, #8
        in.bytes[3] = MAX(in.bytes[3], act_min);
 80211d0:	161b      	asrs	r3, r3, #24
        in.bytes[2] = MAX(in.bytes[2], act_min);
 80211d2:	4540      	cmp	r0, r8
 80211d4:	bfb8      	it	lt
 80211d6:	4640      	movlt	r0, r8
        in.bytes[3] = MAX(in.bytes[3], act_min);
 80211d8:	4543      	cmp	r3, r8
        in.bytes[2] = MIN(in.bytes[2], act_max);
 80211da:	b240      	sxtb	r0, r0
        in.bytes[3] = MAX(in.bytes[3], act_min);
 80211dc:	bfb8      	it	lt
 80211de:	4643      	movlt	r3, r8
        in.bytes[2] = MIN(in.bytes[2], act_max);
 80211e0:	4560      	cmp	r0, ip
        in.bytes[3] = MIN(in.bytes[3], act_max);
 80211e2:	b25b      	sxtb	r3, r3
        in.bytes[2] = MIN(in.bytes[2], act_max);
 80211e4:	bfa8      	it	ge
 80211e6:	4660      	movge	r0, ip
        in.bytes[3] = MIN(in.bytes[3], act_max);
 80211e8:	4563      	cmp	r3, ip
 80211ea:	f360 4517 	bfi	r5, r0, #16, #8
 80211ee:	bfa8      	it	ge
 80211f0:	4663      	movge	r3, ip
 80211f2:	f363 651f 	bfi	r5, r3, #24, #8
 80211f6:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 80211f8:	f843 5b04 	str.w	r5, [r3], #4
    while (cnt > 0l)
 80211fc:	428b      	cmp	r3, r1
 80211fe:	9334      	str	r3, [sp, #208]	@ 0xd0
 8021200:	d1cc      	bne.n	802119c <arm_max_pool_s8+0x2c8>
    while (cnt > 0l)
 8021202:	f1b9 0f00 	cmp.w	r9, #0
 8021206:	d020      	beq.n	802124a <arm_max_pool_s8+0x376>
        int32_t comp = *source;
 8021208:	f991 3000 	ldrsb.w	r3, [r1]
        comp = MAX(comp, act_min);
 802120c:	4543      	cmp	r3, r8
 802120e:	bfb8      	it	lt
 8021210:	4643      	movlt	r3, r8
        comp = MIN(comp, act_max);
 8021212:	4563      	cmp	r3, ip
 8021214:	bfa8      	it	ge
 8021216:	4663      	movge	r3, ip
    while (cnt > 0l)
 8021218:	f1b9 0f01 	cmp.w	r9, #1
        *source++ = (int8_t)comp;
 802121c:	700b      	strb	r3, [r1, #0]
    while (cnt > 0l)
 802121e:	d014      	beq.n	802124a <arm_max_pool_s8+0x376>
        int32_t comp = *source;
 8021220:	f991 3001 	ldrsb.w	r3, [r1, #1]
        comp = MAX(comp, act_min);
 8021224:	4543      	cmp	r3, r8
 8021226:	bfb8      	it	lt
 8021228:	4643      	movlt	r3, r8
        comp = MIN(comp, act_max);
 802122a:	4563      	cmp	r3, ip
 802122c:	bfa8      	it	ge
 802122e:	4663      	movge	r3, ip
    while (cnt > 0l)
 8021230:	f1b9 0f02 	cmp.w	r9, #2
        *source++ = (int8_t)comp;
 8021234:	704b      	strb	r3, [r1, #1]
    while (cnt > 0l)
 8021236:	d008      	beq.n	802124a <arm_max_pool_s8+0x376>
        int32_t comp = *source;
 8021238:	f991 3002 	ldrsb.w	r3, [r1, #2]
        comp = MAX(comp, act_min);
 802123c:	4543      	cmp	r3, r8
 802123e:	bfb8      	it	lt
 8021240:	4643      	movlt	r3, r8
        comp = MIN(comp, act_max);
 8021242:	4563      	cmp	r3, ip
 8021244:	bfa8      	it	ge
 8021246:	4663      	movge	r3, ip
        *source++ = (int8_t)comp;
 8021248:	708b      	strb	r3, [r1, #2]

        src += batch_size;
 802124a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
    while (batch_cnt)
 802124c:	3e01      	subs	r6, #1
        src += batch_size;
 802124e:	449e      	add	lr, r3
    while (batch_cnt)
 8021250:	d009      	beq.n	8021266 <arm_max_pool_s8+0x392>
        for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 8021252:	2a00      	cmp	r2, #0
 8021254:	9734      	str	r7, [sp, #208]	@ 0xd0
 8021256:	f73f ae8e 	bgt.w	8020f76 <arm_max_pool_s8+0xa2>
    while (cnt > 0l)
 802125a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
        for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 802125c:	9f34      	ldr	r7, [sp, #208]	@ 0xd0
    while (cnt > 0l)
 802125e:	2b00      	cmp	r3, #0
 8021260:	dc99      	bgt.n	8021196 <arm_max_pool_s8+0x2c2>
 8021262:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 8021264:	e7cd      	b.n	8021202 <arm_max_pool_s8+0x32e>
        batch_cnt--;
    }

    return ARM_CMSIS_NN_SUCCESS;
 8021266:	4630      	mov	r0, r6
}
 8021268:	b029      	add	sp, #164	@ 0xa4
 802126a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 802126e:	9f34      	ldr	r7, [sp, #208]	@ 0xd0
 8021270:	2300      	movs	r3, #0
        for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 8021272:	3301      	adds	r3, #1
 8021274:	429a      	cmp	r2, r3
 8021276:	d1fc      	bne.n	8021272 <arm_max_pool_s8+0x39e>
 8021278:	e78a      	b.n	8021190 <arm_max_pool_s8+0x2bc>
        return ARM_CMSIS_NN_ARG_ERROR;
 802127a:	f04f 30ff 	mov.w	r0, #4294967295
 802127e:	e7f3      	b.n	8021268 <arm_max_pool_s8+0x394>

08021280 <arm_nn_softmax_common_s8>:
                              const int32_t mult,
                              const int32_t shift,
                              const int32_t diff_min,
                              const bool int16_output,
                              void *output)
{
 8021280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021284:	b09f      	sub	sp, #124	@ 0x7c
 8021286:	469b      	mov	fp, r3
    const int32_t mask = (1 << shift);

    int32_t col = 0;
    int32_t row_idx;

    for (row_idx = 0; row_idx < num_rows; ++row_idx)
 8021288:	1e0c      	subs	r4, r1, #0
{
 802128a:	f89d 30a8 	ldrb.w	r3, [sp, #168]	@ 0xa8
 802128e:	9211      	str	r2, [sp, #68]	@ 0x44
 8021290:	931b      	str	r3, [sp, #108]	@ 0x6c
    for (row_idx = 0; row_idx < num_rows; ++row_idx)
 8021292:	941a      	str	r4, [sp, #104]	@ 0x68
{
 8021294:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
    for (row_idx = 0; row_idx < num_rows; ++row_idx)
 8021296:	f340 83cc 	ble.w	8021a32 <arm_nn_softmax_common_s8+0x7b2>
 802129a:	4611      	mov	r1, r2
 802129c:	3a01      	subs	r2, #1
    mult = mult + (int64_t)m1 * m2;
 802129e:	f8cd b000 	str.w	fp, [sp]
 80212a2:	eb00 0a02 	add.w	sl, r0, r2
 80212a6:	1e42      	subs	r2, r0, #1
 80212a8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80212aa:	004a      	lsls	r2, r1, #1
 80212ac:	46d6      	mov	lr, sl
 80212ae:	921c      	str	r2, [sp, #112]	@ 0x70
 80212b0:	1e9a      	subs	r2, r3, #2
 80212b2:	e9cd 3212 	strd	r3, r2, [sp, #72]	@ 0x48
 80212b6:	2300      	movs	r3, #0
 80212b8:	9315      	str	r3, [sp, #84]	@ 0x54
 80212ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80212bc:	1c53      	adds	r3, r2, #1
    {
        // Find the maximum value in order to ensure numerical stability
        int8_t max = *input;
 80212be:	f992 8001 	ldrsb.w	r8, [r2, #1]

        for (col = 1; col < row_size; ++col)
 80212c2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80212c4:	2a01      	cmp	r2, #1
 80212c6:	f341 8122 	ble.w	802250e <arm_nn_softmax_common_s8+0x128e>
        {
            max = MAX(max, input[col]);
 80212ca:	f913 2f01 	ldrsb.w	r2, [r3, #1]!
 80212ce:	4590      	cmp	r8, r2
 80212d0:	bfb8      	it	lt
 80212d2:	4690      	movlt	r8, r2
        for (col = 1; col < row_size; ++col)
 80212d4:	4573      	cmp	r3, lr
 80212d6:	d1f8      	bne.n	80212ca <arm_nn_softmax_common_s8+0x4a>
        }

        int32_t diff = 0;
        int32_t sum = 0;
 80212d8:	2300      	movs	r3, #0

            bits_over_unit = ACCUM_BITS - headroom + 15;

            for (col = 0; col < row_size; ++col)
            {
                diff = input[col] - max;
 80212da:	f8dd c03c 	ldr.w	ip, [sp, #60]	@ 0x3c
 80212de:	46c3      	mov	fp, r8
 80212e0:	f8cd e008 	str.w	lr, [sp, #8]
        int32_t sum = 0;
 80212e4:	9301      	str	r3, [sp, #4]
 80212e6:	e085      	b.n	80213f4 <arm_nn_softmax_common_s8+0x174>
    result = (int32_t)(mult / (1ll << 31));
 80212e8:	4cbe      	ldr	r4, [pc, #760]	@ (80215e4 <arm_nn_softmax_common_s8+0x364>)
 80212ea:	fbc3 2104 	smlal	r2, r1, r3, r4
 80212ee:	2900      	cmp	r1, #0
 80212f0:	da05      	bge.n	80212fe <arm_nn_softmax_common_s8+0x7e>
 80212f2:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80212f6:	18d3      	adds	r3, r2, r3
 80212f8:	461a      	mov	r2, r3
 80212fa:	f141 0100 	adc.w	r1, r1, #0
 80212fe:	0fd2      	lsrs	r2, r2, #31
    mult = mult + (int64_t)m1 * m2;
 8021300:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8021304:	4cb8      	ldr	r4, [pc, #736]	@ (80215e8 <arm_nn_softmax_common_s8+0x368>)
 8021306:	f04f 08f2 	mov.w	r8, #242	@ 0xf2
    result = (int32_t)(mult / (1ll << 31));
 802130a:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    mult = mult + (int64_t)m1 * m2;
 802130e:	2100      	movs	r1, #0
 8021310:	469a      	mov	sl, r3
    SELECT_IF_NON_ZERO(1672461947)
 8021312:	9f07      	ldr	r7, [sp, #28]
    int32_t result = 1895147668 +
 8021314:	f102 42e2 	add.w	r2, r2, #1895825408	@ 0x71000000
    mult = mult + (int64_t)m1 * m2;
 8021318:	4689      	mov	r9, r1
    int32_t result = 1895147668 +
 802131a:	f5a2 2225 	sub.w	r2, r2, #675840	@ 0xa5000
 802131e:	f2a2 726c 	subw	r2, r2, #1900	@ 0x76c
    mult = mult + (int64_t)m1 * m2;
 8021322:	fbc2 a904 	smlal	sl, r9, r2, r4
 8021326:	4654      	mov	r4, sl
    SELECT_IF_NON_ZERO(1672461947)
 8021328:	4017      	ands	r7, r2
    mult = mult + (int64_t)m1 * m2;
 802132a:	4ab0      	ldr	r2, [pc, #704]	@ (80215ec <arm_nn_softmax_common_s8+0x36c>)
    result = (int32_t)(mult / (1ll << 31));
 802132c:	0fe4      	lsrs	r4, r4, #31
 802132e:	ea44 0449 	orr.w	r4, r4, r9, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8021332:	4699      	mov	r9, r3
    SELECT_IF_NON_ZERO(1672461947)
 8021334:	fb04 f000 	mul.w	r0, r4, r0
    SELECT_IF_NON_ZERO(1302514674)
 8021338:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
    SELECT_IF_NON_ZERO(1672461947)
 802133a:	4078      	eors	r0, r7
    mult = mult + (int64_t)m1 * m2;
 802133c:	460f      	mov	r7, r1
 802133e:	fbc0 9702 	smlal	r9, r7, r0, r2
 8021342:	464a      	mov	r2, r9
    SELECT_IF_NON_ZERO(1302514674)
 8021344:	4004      	ands	r4, r0
    SELECT_IF_NON_ZERO(790015084)
 8021346:	980d      	ldr	r0, [sp, #52]	@ 0x34
    result = (int32_t)(mult / (1ll << 31));
 8021348:	0fd2      	lsrs	r2, r2, #31
 802134a:	ea42 0247 	orr.w	r2, r2, r7, lsl #1
    mult = mult + (int64_t)m1 * m2;
 802134e:	4fa8      	ldr	r7, [pc, #672]	@ (80215f0 <arm_nn_softmax_common_s8+0x370>)
    SELECT_IF_NON_ZERO(1302514674)
 8021350:	fb02 f606 	mul.w	r6, r2, r6
    mult = mult + (int64_t)m1 * m2;
 8021354:	461a      	mov	r2, r3
    SELECT_IF_NON_ZERO(1302514674)
 8021356:	4066      	eors	r6, r4
    mult = mult + (int64_t)m1 * m2;
 8021358:	460c      	mov	r4, r1
 802135a:	fbc6 2407 	smlal	r2, r4, r6, r7
    result = (int32_t)(mult / (1ll << 31));
 802135e:	0fd2      	lsrs	r2, r2, #31
    SELECT_IF_NON_ZERO(790015084)
 8021360:	4030      	ands	r0, r6
    mult = mult + (int64_t)m1 * m2;
 8021362:	4ea4      	ldr	r6, [pc, #656]	@ (80215f4 <arm_nn_softmax_common_s8+0x374>)
    result = (int32_t)(mult / (1ll << 31));
 8021364:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8021368:	4ca3      	ldr	r4, [pc, #652]	@ (80215f8 <arm_nn_softmax_common_s8+0x378>)
    SELECT_IF_NON_ZERO(790015084)
 802136a:	fb02 fe0e 	mul.w	lr, r2, lr
    mult = mult + (int64_t)m1 * m2;
 802136e:	461a      	mov	r2, r3
    SELECT_IF_NON_ZERO(790015084)
 8021370:	ea8e 0e00 	eor.w	lr, lr, r0
    mult = mult + (int64_t)m1 * m2;
 8021374:	4608      	mov	r0, r1
 8021376:	fbce 2004 	smlal	r2, r0, lr, r4
    result = (int32_t)(mult / (1ll << 31));
 802137a:	0fd2      	lsrs	r2, r2, #31
    SELECT_IF_NON_ZERO(290630308)
 802137c:	ea05 050e 	and.w	r5, r5, lr
    SELECT_IF_NON_ZERO(39332535)
 8021380:	9c09      	ldr	r4, [sp, #36]	@ 0x24
    result = (int32_t)(mult / (1ll << 31));
 8021382:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
    SELECT_IF_NON_ZERO(290630308)
 8021386:	9804      	ldr	r0, [sp, #16]
 8021388:	fb02 f000 	mul.w	r0, r2, r0
 802138c:	4602      	mov	r2, r0
    mult = mult + (int64_t)m1 * m2;
 802138e:	4618      	mov	r0, r3
    SELECT_IF_NON_ZERO(290630308)
 8021390:	406a      	eors	r2, r5
    mult = mult + (int64_t)m1 * m2;
 8021392:	460d      	mov	r5, r1
 8021394:	fbc2 0506 	smlal	r0, r5, r2, r6
    result = (int32_t)(mult / (1ll << 31));
 8021398:	0fc0      	lsrs	r0, r0, #31
    SELECT_IF_NON_ZERO(39332535)
 802139a:	4014      	ands	r4, r2
 802139c:	9a06      	ldr	r2, [sp, #24]
    result = (int32_t)(mult / (1ll << 31));
 802139e:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
    mult = mult + (int64_t)m1 * m2;
 80213a2:	4e96      	ldr	r6, [pc, #600]	@ (80215fc <arm_nn_softmax_common_s8+0x37c>)
 80213a4:	460d      	mov	r5, r1
    SELECT_IF_NON_ZERO(39332535)
 80213a6:	fb00 f202 	mul.w	r2, r0, r2
    mult = mult + (int64_t)m1 * m2;
 80213aa:	4618      	mov	r0, r3
    SELECT_IF_NON_ZERO(39332535)
 80213ac:	4062      	eors	r2, r4
    SELECT_IF_NON_ZERO(720401)
 80213ae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
    mult = mult + (int64_t)m1 * m2;
 80213b0:	fbc2 0506 	smlal	r0, r5, r2, r6
    result = (int32_t)(mult / (1ll << 31));
 80213b4:	0fc0      	lsrs	r0, r0, #31
    SELECT_IF_NON_ZERO(720401)
 80213b6:	4014      	ands	r4, r2
 80213b8:	9a08      	ldr	r2, [sp, #32]
    result = (int32_t)(mult / (1ll << 31));
 80213ba:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
    SELECT_IF_NON_ZERO(720401)
 80213be:	fb00 f202 	mul.w	r2, r0, r2
    SELECT_IF_NON_ZERO(242)
 80213c2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
    SELECT_IF_NON_ZERO(720401)
 80213c4:	4062      	eors	r2, r4
    mult = mult + (int64_t)m1 * m2;
 80213c6:	fbc2 3108 	smlal	r3, r1, r2, r8
    result = (int32_t)(mult / (1ll << 31));
 80213ca:	0fdb      	lsrs	r3, r3, #31
    SELECT_IF_NON_ZERO(242)
 80213cc:	4010      	ands	r0, r2
    result = (int32_t)(mult / (1ll << 31));
 80213ce:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    SELECT_IF_NON_ZERO(242)
 80213d2:	9903      	ldr	r1, [sp, #12]
 80213d4:	fb03 f101 	mul.w	r1, r3, r1
 80213d8:	460b      	mov	r3, r1
 80213da:	4043      	eors	r3, r0
    if (remainder > threshold)
 80213dc:	051e      	lsls	r6, r3, #20
    result = dividend >> exponent;
 80213de:	ea4f 3223 	mov.w	r2, r3, asr #12
    if (remainder > threshold)
 80213e2:	f100 8672 	bmi.w	80220ca <arm_nn_softmax_common_s8+0xe4a>
                sum += DIV_POW2(EXP_ON_NEG(MUL_SAT(diff * mask, mult)), ACCUM_BITS);
 80213e6:	9b01      	ldr	r3, [sp, #4]
 80213e8:	4413      	add	r3, r2
 80213ea:	9301      	str	r3, [sp, #4]
        for (col = 0; col < row_size; ++col)
 80213ec:	9b02      	ldr	r3, [sp, #8]
 80213ee:	459c      	cmp	ip, r3
 80213f0:	f000 8112 	beq.w	8021618 <arm_nn_softmax_common_s8+0x398>
            diff = input[col] - max;
 80213f4:	f91c 3f01 	ldrsb.w	r3, [ip, #1]!
            if (diff >= diff_min)
 80213f8:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
            diff = input[col] - max;
 80213fa:	eba3 030b 	sub.w	r3, r3, fp
            if (diff >= diff_min)
 80213fe:	429a      	cmp	r2, r3
 8021400:	dcf4      	bgt.n	80213ec <arm_nn_softmax_common_s8+0x16c>
                sum += DIV_POW2(EXP_ON_NEG(MUL_SAT(diff * mask, mult)), ACCUM_BITS);
 8021402:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
    if ((m1 < 0) ^ (m2 < 0))
 8021404:	9900      	ldr	r1, [sp, #0]
 8021406:	4093      	lsls	r3, r2
 8021408:	ea81 0203 	eor.w	r2, r1, r3
    int64_t mult = 1 << 30;
 802140c:	2a00      	cmp	r2, #0
 802140e:	4a7c      	ldr	r2, [pc, #496]	@ (8021600 <arm_nn_softmax_common_s8+0x380>)
 8021410:	bfab      	itete	ge
 8021412:	f04f 4480 	movge.w	r4, #1073741824	@ 0x40000000
 8021416:	4614      	movlt	r4, r2
 8021418:	2200      	movge	r2, #0
 802141a:	f04f 32ff 	movlt.w	r2, #4294967295
    if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 802141e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8021422:	d163      	bne.n	80214ec <arm_nn_softmax_common_s8+0x26c>
 8021424:	4299      	cmp	r1, r3
 8021426:	d161      	bne.n	80214ec <arm_nn_softmax_common_s8+0x26c>
 8021428:	2600      	movs	r6, #0
 802142a:	f04f 35ff 	mov.w	r5, #4294967295
 802142e:	4a75      	ldr	r2, [pc, #468]	@ (8021604 <arm_nn_softmax_common_s8+0x384>)
        result = NN_Q31_MAX;
 8021430:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
    if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 8021434:	4974      	ldr	r1, [pc, #464]	@ (8021608 <arm_nn_softmax_common_s8+0x388>)
 8021436:	4630      	mov	r0, r6
 8021438:	f8df 81d8 	ldr.w	r8, [pc, #472]	@ 8021614 <arm_nn_softmax_common_s8+0x394>
 802143c:	46b6      	mov	lr, r6
 802143e:	4b73      	ldr	r3, [pc, #460]	@ (802160c <arm_nn_softmax_common_s8+0x38c>)
    result = dividend >> exponent;
 8021440:	f44f 3900 	mov.w	r9, #131072	@ 0x20000
    if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 8021444:	950d      	str	r5, [sp, #52]	@ 0x34
 8021446:	9509      	str	r5, [sp, #36]	@ 0x24
 8021448:	9205      	str	r2, [sp, #20]
 802144a:	950c      	str	r5, [sp, #48]	@ 0x30
 802144c:	9603      	str	r6, [sp, #12]
 802144e:	950a      	str	r5, [sp, #40]	@ 0x28
 8021450:	9608      	str	r6, [sp, #32]
 8021452:	9604      	str	r6, [sp, #16]
 8021454:	950b      	str	r5, [sp, #44]	@ 0x2c
 8021456:	e9cd 6506 	strd	r6, r5, [sp, #24]
    int64_t mult = 1 << 30;
 802145a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 802145e:	f04f 0a00 	mov.w	sl, #0
    mult = mult + (int64_t)m1 * m2;
 8021462:	eb12 0208 	adds.w	r2, r2, r8
    result = (int32_t)(mult / (1ll << 31));
 8021466:	eb4a 0a03 	adc.w	sl, sl, r3
 802146a:	f1ba 0f00 	cmp.w	sl, #0
 802146e:	da05      	bge.n	802147c <arm_nn_softmax_common_s8+0x1fc>
 8021470:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8021474:	18d3      	adds	r3, r2, r3
 8021476:	461a      	mov	r2, r3
 8021478:	f14a 0a00 	adc.w	sl, sl, #0
 802147c:	0fd2      	lsrs	r2, r2, #31
    if ((m1 < 0) ^ (m2 < 0))
 802147e:	4b64      	ldr	r3, [pc, #400]	@ (8021610 <arm_nn_softmax_common_s8+0x390>)
    result = (int32_t)(mult / (1ll << 31));
 8021480:	4f63      	ldr	r7, [pc, #396]	@ (8021610 <arm_nn_softmax_common_s8+0x390>)
 8021482:	ea42 024a 	orr.w	r2, r2, sl, lsl #1
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 8021486:	444a      	add	r2, r9
    if ((m1 < 0) ^ (m2 < 0))
 8021488:	4053      	eors	r3, r2
    int64_t mult = 1 << 30;
 802148a:	2b00      	cmp	r3, #0
 802148c:	4b5c      	ldr	r3, [pc, #368]	@ (8021600 <arm_nn_softmax_common_s8+0x380>)
 802148e:	bfb2      	itee	lt
 8021490:	f04f 38ff 	movlt.w	r8, #4294967295
 8021494:	f04f 4380 	movge.w	r3, #1073741824	@ 0x40000000
 8021498:	f04f 0800 	movge.w	r8, #0
    result = (int32_t)(mult / (1ll << 31));
 802149c:	fbc2 3807 	smlal	r3, r8, r2, r7
 80214a0:	f1b8 0f00 	cmp.w	r8, #0
 80214a4:	da05      	bge.n	80214b2 <arm_nn_softmax_common_s8+0x232>
 80214a6:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80214aa:	189a      	adds	r2, r3, r2
 80214ac:	4613      	mov	r3, r2
 80214ae:	f148 0800 	adc.w	r8, r8, #0
 80214b2:	0fdb      	lsrs	r3, r3, #31
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 80214b4:	9f05      	ldr	r7, [sp, #20]
    result = (int32_t)(mult / (1ll << 31));
 80214b6:	ea43 0348 	orr.w	r3, r3, r8, lsl #1
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 80214ba:	441f      	add	r7, r3
    if (remainder > threshold)
 80214bc:	2f00      	cmp	r7, #0
    result = dividend >> exponent;
 80214be:	ea4f 0367 	mov.w	r3, r7, asr #1
    if (remainder > threshold)
 80214c2:	db02      	blt.n	80214ca <arm_nn_softmax_common_s8+0x24a>
 80214c4:	07ff      	lsls	r7, r7, #31
        result++;
 80214c6:	bf48      	it	mi
 80214c8:	3301      	addmi	r3, #1
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 80214ca:	440b      	add	r3, r1
    if ((m1 < 0) ^ (m2 < 0))
 80214cc:	4a45      	ldr	r2, [pc, #276]	@ (80215e4 <arm_nn_softmax_common_s8+0x364>)
 80214ce:	405a      	eors	r2, r3
    int64_t mult = 1 << 30;
 80214d0:	2a00      	cmp	r2, #0
 80214d2:	4a4b      	ldr	r2, [pc, #300]	@ (8021600 <arm_nn_softmax_common_s8+0x380>)
 80214d4:	bfb2      	itee	lt
 80214d6:	f04f 31ff 	movlt.w	r1, #4294967295
 80214da:	f04f 4280 	movge.w	r2, #1073741824	@ 0x40000000
 80214de:	2100      	movge	r1, #0
    mask = MASK_IF_ZERO(val);
 80214e0:	2c00      	cmp	r4, #0
 80214e2:	f47f af01 	bne.w	80212e8 <arm_nn_softmax_common_s8+0x68>
 80214e6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
        result++;
 80214ea:	e77c      	b.n	80213e6 <arm_nn_softmax_common_s8+0x166>
    result = (int32_t)(mult / (1ll << 31));
 80214ec:	9900      	ldr	r1, [sp, #0]
 80214ee:	fbc3 4201 	smlal	r4, r2, r3, r1
 80214f2:	2a00      	cmp	r2, #0
 80214f4:	da04      	bge.n	8021500 <arm_nn_softmax_common_s8+0x280>
 80214f6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80214fa:	18e4      	adds	r4, r4, r3
 80214fc:	f142 0200 	adc.w	r2, r2, #0
 8021500:	0fe4      	lsrs	r4, r4, #31
    mult = mult + (int64_t)m1 * m2;
 8021502:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8021506:	2500      	movs	r5, #0
    result = (int32_t)(mult / (1ll << 31));
 8021508:	ea44 0442 	orr.w	r4, r4, r2, lsl #1
    const int32_t val_mod_minus_quarter = (val & ((1 << shift) - 1)) - (1 << shift);
 802150c:	f044 417f 	orr.w	r1, r4, #4278190080	@ 0xff000000
    const int32_t remainder = val_mod_minus_quarter - val;
 8021510:	1b08      	subs	r0, r1, r4
    const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 8021512:	0149      	lsls	r1, r1, #5
    SELECT_IF_NON_ZERO(39332535)
 8021514:	f3c0 7200 	ubfx	r2, r0, #28, #1
    const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 8021518:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
    SELECT_IF_NON_ZERO(39332535)
 802151c:	9206      	str	r2, [sp, #24]
    result = (int32_t)(mult / (1ll << 31));
 802151e:	fbc1 3501 	smlal	r3, r5, r1, r1
 8021522:	3a01      	subs	r2, #1
 8021524:	2d00      	cmp	r5, #0
 8021526:	9209      	str	r2, [sp, #36]	@ 0x24
 8021528:	da05      	bge.n	8021536 <arm_nn_softmax_common_s8+0x2b6>
 802152a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 802152e:	189a      	adds	r2, r3, r2
 8021530:	4613      	mov	r3, r2
 8021532:	f145 0500 	adc.w	r5, r5, #0
 8021536:	0fdb      	lsrs	r3, r3, #31
 8021538:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
 802153c:	17ed      	asrs	r5, r5, #31
    mult = mult + (int64_t)m1 * m2;
 802153e:	fba3 2603 	umull	r2, r6, r3, r3
 8021542:	fb03 fe05 	mul.w	lr, r3, r5
 8021546:	f112 4280 	adds.w	r2, r2, #1073741824	@ 0x40000000
    result = (int32_t)(mult / (1ll << 31));
 802154a:	9305      	str	r3, [sp, #20]
 802154c:	eb46 064e 	adc.w	r6, r6, lr, lsl #1
 8021550:	2e00      	cmp	r6, #0
 8021552:	da06      	bge.n	8021562 <arm_nn_softmax_common_s8+0x2e2>
 8021554:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 8021558:	eb12 0e0e 	adds.w	lr, r2, lr
 802155c:	4672      	mov	r2, lr
 802155e:	f146 0600 	adc.w	r6, r6, #0
 8021562:	0fd2      	lsrs	r2, r2, #31
    mult = mult + (int64_t)m1 * m2;
 8021564:	fb01 f505 	mul.w	r5, r1, r5
    if ((m1 < 0) ^ (m2 < 0))
 8021568:	ea83 0a01 	eor.w	sl, r3, r1
    SELECT_IF_NON_ZERO(790015084)
 802156c:	f3c0 6e80 	ubfx	lr, r0, #26, #1
    result = (int32_t)(mult / (1ll << 31));
 8021570:	ea42 0246 	orr.w	r2, r2, r6, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8021574:	17ce      	asrs	r6, r1, #31
    int32_t remainder = remainder_mask & dividend;
 8021576:	f002 0703 	and.w	r7, r2, #3
    int32_t threshold = remainder_mask >> 1;
 802157a:	ea5f 09a2 	movs.w	r9, r2, asr #2
    mult = mult + (int64_t)m1 * m2;
 802157e:	fb03 5506 	mla	r5, r3, r6, r5
    SELECT_IF_NON_ZERO(242)
 8021582:	f3c0 7680 	ubfx	r6, r0, #30, #1
    int32_t remainder = remainder_mask & dividend;
 8021586:	970e      	str	r7, [sp, #56]	@ 0x38
    SELECT_IF_NON_ZERO(720401)
 8021588:	f3c0 7740 	ubfx	r7, r0, #29, #1
    mult = mult + (int64_t)m1 * m2;
 802158c:	fba1 8303 	umull	r8, r3, r1, r3
    SELECT_IF_NON_ZERO(290630308)
 8021590:	f3c0 62c0 	ubfx	r2, r0, #27, #1
    SELECT_IF_NON_ZERO(242)
 8021594:	9603      	str	r6, [sp, #12]
    SELECT_IF_NON_ZERO(1302514674)
 8021596:	f3c0 6640 	ubfx	r6, r0, #25, #1
    mult = mult + (int64_t)m1 * m2;
 802159a:	442b      	add	r3, r5
    SELECT_IF_NON_ZERO(720401)
 802159c:	9708      	str	r7, [sp, #32]
 802159e:	9d03      	ldr	r5, [sp, #12]
 80215a0:	f107 37ff 	add.w	r7, r7, #4294967295
    SELECT_IF_NON_ZERO(1672461947)
 80215a4:	f3c0 6000 	ubfx	r0, r0, #24, #1
    SELECT_IF_NON_ZERO(290630308)
 80215a8:	9204      	str	r2, [sp, #16]
 80215aa:	970a      	str	r7, [sp, #40]	@ 0x28
 80215ac:	f105 37ff 	add.w	r7, r5, #4294967295
    int32_t threshold = remainder_mask >> 1;
 80215b0:	bf4c      	ite	mi
 80215b2:	2202      	movmi	r2, #2
 80215b4:	2201      	movpl	r2, #1
 80215b6:	970b      	str	r7, [sp, #44]	@ 0x2c
 80215b8:	f10e 37ff 	add.w	r7, lr, #4294967295
 80215bc:	9d04      	ldr	r5, [sp, #16]
 80215be:	970d      	str	r7, [sp, #52]	@ 0x34
 80215c0:	1e77      	subs	r7, r6, #1
 80215c2:	3d01      	subs	r5, #1
 80215c4:	970c      	str	r7, [sp, #48]	@ 0x30
 80215c6:	1e47      	subs	r7, r0, #1
 80215c8:	9707      	str	r7, [sp, #28]
    if (remainder > threshold)
 80215ca:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 80215cc:	42ba      	cmp	r2, r7
 80215ce:	da01      	bge.n	80215d4 <arm_nn_softmax_common_s8+0x354>
        result++;
 80215d0:	f109 0901 	add.w	r9, r9, #1
    if ((m1 < 0) ^ (m2 < 0))
 80215d4:	f1ba 0f00 	cmp.w	sl, #0
 80215d8:	f6bf af3f 	bge.w	802145a <arm_nn_softmax_common_s8+0x1da>
        mult = 1 - mult;
 80215dc:	4a08      	ldr	r2, [pc, #32]	@ (8021600 <arm_nn_softmax_common_s8+0x380>)
 80215de:	f04f 3aff 	mov.w	sl, #4294967295
 80215e2:	e73e      	b.n	8021462 <arm_nn_softmax_common_s8+0x1e2>
 80215e4:	70f5a894 	.word	0x70f5a894
 80215e8:	63afbe7b 	.word	0x63afbe7b
 80215ec:	4da2cbf2 	.word	0x4da2cbf2
 80215f0:	2f16ac6c 	.word	0x2f16ac6c
 80215f4:	02582ab7 	.word	0x02582ab7
 80215f8:	1152aaa4 	.word	0x1152aaa4
 80215fc:	000afe11 	.word	0x000afe11
 8021600:	c0000001 	.word	0xc0000001
 8021604:	01fffff8 	.word	0x01fffff8
 8021608:	0fffffe0 	.word	0x0fffffe0
 802160c:	001fffff 	.word	0x001fffff
 8021610:	2aaaaaab 	.word	0x2aaaaaab
 8021614:	40000100 	.word	0x40000100
    if (value == 0U)
 8021618:	469e      	mov	lr, r3
 802161a:	9b01      	ldr	r3, [sp, #4]
 802161c:	46d8      	mov	r8, fp
 802161e:	2b00      	cmp	r3, #0
 8021620:	f000 8777 	beq.w	8022512 <arm_nn_softmax_common_s8+0x1292>
    return __builtin_clz(value);
 8021624:	fab3 f983 	clz	r9, r3
        const int32_t shifted_scale = ONE_OVER1((sum > 0 ? sum << headroom : 0) - (1 << 31));
 8021628:	f340 8552 	ble.w	80220d0 <arm_nn_softmax_common_s8+0xe50>
 802162c:	fa03 f209 	lsl.w	r2, r3, r9
    mult = mult + (int64_t)m1 * m2;
 8021630:	4c76      	ldr	r4, [pc, #472]	@ (802180c <arm_nn_softmax_common_s8+0x58c>)
 8021632:	4d77      	ldr	r5, [pc, #476]	@ (8021810 <arm_nn_softmax_common_s8+0x590>)
 8021634:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
    const int32_t half_denominator = (int32_t)((sum + (sum >= 0 ? 1 : -1)) / 2L);
 8021638:	f112 4100 	adds.w	r1, r2, #2147483648	@ 0x80000000
    const int64_t sum = (int64_t)val + (int64_t)NN_Q31_MAX;
 802163c:	ea4f 72e2 	mov.w	r2, r2, asr #31
    const int32_t half_denominator = (int32_t)((sum + (sum >= 0 ? 1 : -1)) / 2L);
 8021640:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8021644:	f142 0200 	adc.w	r2, r2, #0
 8021648:	ea41 71c2 	orr.w	r1, r1, r2, lsl #31
 802164c:	1052      	asrs	r2, r2, #1
    mult = mult + (int64_t)m1 * m2;
 802164e:	4248      	negs	r0, r1
 8021650:	fb04 0002 	mla	r0, r4, r2, r0
 8021654:	fba1 3404 	umull	r3, r4, r1, r4
 8021658:	195b      	adds	r3, r3, r5
 802165a:	4420      	add	r0, r4
    result = (int32_t)(mult / (1ll << 31));
 802165c:	f160 0000 	sbc.w	r0, r0, #0
 8021660:	2800      	cmp	r0, #0
 8021662:	da05      	bge.n	8021670 <arm_nn_softmax_common_s8+0x3f0>
 8021664:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 8021668:	191c      	adds	r4, r3, r4
 802166a:	4623      	mov	r3, r4
 802166c:	f140 0000 	adc.w	r0, r0, #0
 8021670:	0fdb      	lsrs	r3, r3, #31
 8021672:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    int32_t x = 1515870810 + MUL_SAT(half_denominator, -1010580540);
 8021676:	f103 335a 	add.w	r3, r3, #1515870810	@ 0x5a5a5a5a
    mult = mult + (int64_t)m1 * m2;
 802167a:	17d8      	asrs	r0, r3, #31
 802167c:	fb03 f502 	mul.w	r5, r3, r2
 8021680:	fb01 5500 	mla	r5, r1, r0, r5
 8021684:	fba3 0401 	umull	r0, r4, r3, r1
 8021688:	f110 4080 	adds.w	r0, r0, #1073741824	@ 0x40000000
 802168c:	eb45 0404 	adc.w	r4, r5, r4
    result = (int32_t)(mult / (1ll << 31));
 8021690:	0fc0      	lsrs	r0, r0, #31
 8021692:	ea40 0044 	orr.w	r0, r0, r4, lsl #1
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8021696:	f1c0 5000 	rsb	r0, r0, #536870912	@ 0x20000000
    if ((m1 < 0) ^ (m2 < 0))
 802169a:	ea90 0f03 	teq	r0, r3
    mult = mult + (int64_t)m1 * m2;
 802169e:	fb83 5400 	smull	r5, r4, r3, r0
    if ((m1 < 0) ^ (m2 < 0))
 80216a2:	f140 8543 	bpl.w	802212c <arm_nn_softmax_common_s8+0xeac>
    mult = mult + (int64_t)m1 * m2;
 80216a6:	485a      	ldr	r0, [pc, #360]	@ (8021810 <arm_nn_softmax_common_s8+0x590>)
 80216a8:	1828      	adds	r0, r5, r0
    result = (int32_t)(mult / (1ll << 31));
 80216aa:	f164 0400 	sbc.w	r4, r4, #0
 80216ae:	2c00      	cmp	r4, #0
 80216b0:	f2c0 8543 	blt.w	802213a <arm_nn_softmax_common_s8+0xeba>
 80216b4:	0fc0      	lsrs	r0, r0, #31
    const int32_t half_denominator = (int32_t)((sum + (sum >= 0 ? 1 : -1)) / 2L);
 80216b6:	460e      	mov	r6, r1
    result = (int32_t)(mult / (1ll << 31));
 80216b8:	ea40 0044 	orr.w	r0, r0, r4, lsl #1
    int32_t result = val << exp;
 80216bc:	0080      	lsls	r0, r0, #2
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 80216be:	4418      	add	r0, r3
    int64_t mult = 1 << 30;
 80216c0:	4b53      	ldr	r3, [pc, #332]	@ (8021810 <arm_nn_softmax_common_s8+0x590>)
    if ((m1 < 0) ^ (m2 < 0))
 80216c2:	ea80 0401 	eor.w	r4, r0, r1
    mult = mult + (int64_t)m1 * m2;
 80216c6:	fb00 f702 	mul.w	r7, r0, r2
 80216ca:	fba0 ba01 	umull	fp, sl, r0, r1
 80216ce:	4605      	mov	r5, r0
    int64_t mult = 1 << 30;
 80216d0:	2c00      	cmp	r4, #0
    mult = mult + (int64_t)m1 * m2;
 80216d2:	ea4f 74e0 	mov.w	r4, r0, asr #31
    int64_t mult = 1 << 30;
 80216d6:	bfa8      	it	ge
 80216d8:	f04f 4380 	movge.w	r3, #1073741824	@ 0x40000000
    mult = mult + (int64_t)m1 * m2;
 80216dc:	fb01 7704 	mla	r7, r1, r4, r7
    int64_t mult = 1 << 30;
 80216e0:	bfb4      	ite	lt
 80216e2:	f04f 3cff 	movlt.w	ip, #4294967295
 80216e6:	f04f 0c00 	movge.w	ip, #0
    mult = mult + (int64_t)m1 * m2;
 80216ea:	4457      	add	r7, sl
 80216ec:	eb1b 0303 	adds.w	r3, fp, r3
    result = (int32_t)(mult / (1ll << 31));
 80216f0:	eb47 070c 	adc.w	r7, r7, ip
 80216f4:	2f00      	cmp	r7, #0
 80216f6:	f2c0 874d 	blt.w	8022594 <arm_nn_softmax_common_s8+0x1314>
 80216fa:	0fdb      	lsrs	r3, r3, #31
 80216fc:	ea43 0347 	orr.w	r3, r3, r7, lsl #1
    int64_t mult = 1 << 30;
 8021700:	4f43      	ldr	r7, [pc, #268]	@ (8021810 <arm_nn_softmax_common_s8+0x590>)
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8021702:	f1c3 5300 	rsb	r3, r3, #536870912	@ 0x20000000
    if ((m1 < 0) ^ (m2 < 0))
 8021706:	ea80 0c03 	eor.w	ip, r0, r3
    int64_t mult = 1 << 30;
 802170a:	f1bc 0f00 	cmp.w	ip, #0
 802170e:	bfb5      	itete	lt
 8021710:	46ba      	movlt	sl, r7
 8021712:	f04f 4a80 	movge.w	sl, #1073741824	@ 0x40000000
 8021716:	f04f 3cff 	movlt.w	ip, #4294967295
 802171a:	f04f 0c00 	movge.w	ip, #0
    mult = mult + (int64_t)m1 * m2;
 802171e:	fb03 f404 	mul.w	r4, r3, r4
 8021722:	17df      	asrs	r7, r3, #31
 8021724:	fb05 4407 	mla	r4, r5, r7, r4
 8021728:	fba3 3505 	umull	r3, r5, r3, r5
 802172c:	eb13 030a 	adds.w	r3, r3, sl
 8021730:	442c      	add	r4, r5
    result = (int32_t)(mult / (1ll << 31));
 8021732:	eb44 040c 	adc.w	r4, r4, ip
 8021736:	2c00      	cmp	r4, #0
 8021738:	da05      	bge.n	8021746 <arm_nn_softmax_common_s8+0x4c6>
 802173a:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 802173e:	195d      	adds	r5, r3, r5
 8021740:	462b      	mov	r3, r5
 8021742:	f144 0400 	adc.w	r4, r4, #0
 8021746:	0fdb      	lsrs	r3, r3, #31
 8021748:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 802174c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8021750:	f2c0 825d 	blt.w	8021c0e <arm_nn_softmax_common_s8+0x98e>
 8021754:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8021758:	4403      	add	r3, r0
    int64_t mult = 1 << 30;
 802175a:	482d      	ldr	r0, [pc, #180]	@ (8021810 <arm_nn_softmax_common_s8+0x590>)
    if ((m1 < 0) ^ (m2 < 0))
 802175c:	405e      	eors	r6, r3
    mult = mult + (int64_t)m1 * m2;
 802175e:	17dc      	asrs	r4, r3, #31
 8021760:	fb03 f202 	mul.w	r2, r3, r2
    int64_t mult = 1 << 30;
 8021764:	2e00      	cmp	r6, #0
    mult = mult + (int64_t)m1 * m2;
 8021766:	fb01 2204 	mla	r2, r1, r4, r2
    int64_t mult = 1 << 30;
 802176a:	bfa8      	it	ge
 802176c:	f04f 4080 	movge.w	r0, #1073741824	@ 0x40000000
    mult = mult + (int64_t)m1 * m2;
 8021770:	fba3 1401 	umull	r1, r4, r3, r1
 8021774:	4414      	add	r4, r2
    int64_t mult = 1 << 30;
 8021776:	bfb4      	ite	lt
 8021778:	f04f 32ff 	movlt.w	r2, #4294967295
 802177c:	2200      	movge	r2, #0
    mult = mult + (int64_t)m1 * m2;
 802177e:	1809      	adds	r1, r1, r0
    result = (int32_t)(mult / (1ll << 31));
 8021780:	eb44 0202 	adc.w	r2, r4, r2
 8021784:	2a00      	cmp	r2, #0
 8021786:	da05      	bge.n	8021794 <arm_nn_softmax_common_s8+0x514>
 8021788:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 802178c:	1808      	adds	r0, r1, r0
 802178e:	4601      	mov	r1, r0
 8021790:	f142 0200 	adc.w	r2, r2, #0
 8021794:	0fc9      	lsrs	r1, r1, #31
 8021796:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
    int64_t mult = 1 << 30;
 802179a:	4a1d      	ldr	r2, [pc, #116]	@ (8021810 <arm_nn_softmax_common_s8+0x590>)
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 802179c:	f1c1 5100 	rsb	r1, r1, #536870912	@ 0x20000000
    if ((m1 < 0) ^ (m2 < 0))
 80217a0:	ea83 0001 	eor.w	r0, r3, r1
    int64_t mult = 1 << 30;
 80217a4:	2800      	cmp	r0, #0
 80217a6:	bfaa      	itet	ge
 80217a8:	f04f 4280 	movge.w	r2, #1073741824	@ 0x40000000
 80217ac:	f04f 30ff 	movlt.w	r0, #4294967295
 80217b0:	2000      	movge	r0, #0
    if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 80217b2:	428b      	cmp	r3, r1
 80217b4:	f040 849f 	bne.w	80220f6 <arm_nn_softmax_common_s8+0xe76>
 80217b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80217bc:	f040 849b 	bne.w	80220f6 <arm_nn_softmax_common_s8+0xe76>
    int32_t result = val << exp;
 80217c0:	f06f 0301 	mvn.w	r3, #1
 80217c4:	9301      	str	r3, [sp, #4]
        if (int16_output)
 80217c6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80217c8:	2b00      	cmp	r3, #0
 80217ca:	f000 8264 	beq.w	8021c96 <arm_nn_softmax_common_s8+0xa16>
            for (col = 0; col < row_size; ++col)
 80217ce:	9b11      	ldr	r3, [sp, #68]	@ 0x44
            bits_over_unit = ACCUM_BITS - headroom + 15;
 80217d0:	f1c9 021b 	rsb	r2, r9, #27
            for (col = 0; col < row_size; ++col)
 80217d4:	2b00      	cmp	r3, #0
            bits_over_unit = ACCUM_BITS - headroom + 15;
 80217d6:	9216      	str	r2, [sp, #88]	@ 0x58
            for (col = 0; col < row_size; ++col)
 80217d8:	f340 8118 	ble.w	8021a0c <arm_nn_softmax_common_s8+0x78c>
    const int32_t remainder_mask = (1 << exponent) - 1;
 80217dc:	2301      	movs	r3, #1
                diff = input[col] - max;
 80217de:	f8dd 903c 	ldr.w	r9, [sp, #60]	@ 0x3c
 80217e2:	4093      	lsls	r3, r2
 80217e4:	1e59      	subs	r1, r3, #1
    result = dividend >> exponent;
 80217e6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80217ea:	4113      	asrs	r3, r2
 80217ec:	ebb1 0f61 	cmp.w	r1, r1, asr #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 80217f0:	9119      	str	r1, [sp, #100]	@ 0x64
    result = dividend >> exponent;
 80217f2:	9318      	str	r3, [sp, #96]	@ 0x60
    int32_t threshold = remainder_mask >> 1;
 80217f4:	ea4f 0361 	mov.w	r3, r1, asr #1
 80217f8:	931d      	str	r3, [sp, #116]	@ 0x74
 80217fa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80217fc:	f300 84a5 	bgt.w	802214a <arm_nn_softmax_common_s8+0xeca>
    mult = mult + (int64_t)m1 * m2;
 8021800:	469b      	mov	fp, r3
 8021802:	f8cd 801c 	str.w	r8, [sp, #28]
 8021806:	f8cd e018 	str.w	lr, [sp, #24]
 802180a:	e0f0      	b.n	80219ee <arm_nn_softmax_common_s8+0x76e>
 802180c:	c3c3c3c4 	.word	0xc3c3c3c4
 8021810:	c0000001 	.word	0xc0000001

                if (diff >= diff_min)
                {
                    const int32_t res =
                        DIV_POW2(MUL_SAT(shifted_scale, EXP_ON_NEG(MUL_SAT(diff * mask, mult))), bits_over_unit) +
 8021814:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
    if ((m1 < 0) ^ (m2 < 0))
 8021816:	9900      	ldr	r1, [sp, #0]
 8021818:	4093      	lsls	r3, r2
 802181a:	ea81 0203 	eor.w	r2, r1, r3
    int64_t mult = 1 << 30;
 802181e:	2a00      	cmp	r2, #0
 8021820:	4a97      	ldr	r2, [pc, #604]	@ (8021a80 <arm_nn_softmax_common_s8+0x800>)
 8021822:	bfab      	itete	ge
 8021824:	f04f 4580 	movge.w	r5, #1073741824	@ 0x40000000
 8021828:	4615      	movlt	r5, r2
 802182a:	2200      	movge	r2, #0
 802182c:	f04f 32ff 	movlt.w	r2, #4294967295
    if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 8021830:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8021834:	f040 813e 	bne.w	8021ab4 <arm_nn_softmax_common_s8+0x834>
 8021838:	4299      	cmp	r1, r3
 802183a:	f040 813b 	bne.w	8021ab4 <arm_nn_softmax_common_s8+0x834>
 802183e:	2400      	movs	r4, #0
 8021840:	f04f 30ff 	mov.w	r0, #4294967295
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 8021844:	4a8f      	ldr	r2, [pc, #572]	@ (8021a84 <arm_nn_softmax_common_s8+0x804>)
    if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 8021846:	4990      	ldr	r1, [pc, #576]	@ (8021a88 <arm_nn_softmax_common_s8+0x808>)
 8021848:	4627      	mov	r7, r4
 802184a:	f8df c264 	ldr.w	ip, [pc, #612]	@ 8021ab0 <arm_nn_softmax_common_s8+0x830>
 802184e:	9008      	str	r0, [sp, #32]
 8021850:	900a      	str	r0, [sp, #40]	@ 0x28
 8021852:	9402      	str	r4, [sp, #8]
 8021854:	9404      	str	r4, [sp, #16]
 8021856:	9409      	str	r4, [sp, #36]	@ 0x24
 8021858:	9010      	str	r0, [sp, #64]	@ 0x40
 802185a:	9405      	str	r4, [sp, #20]
 802185c:	9414      	str	r4, [sp, #80]	@ 0x50
 802185e:	9403      	str	r4, [sp, #12]
 8021860:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
 8021864:	e9cd 000d 	strd	r0, r0, [sp, #52]	@ 0x34
    int64_t mult = 1 << 30;
 8021868:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 802186c:	f04f 0e00 	mov.w	lr, #0
    result = (int32_t)(mult / (1ll << 31));
 8021870:	4d86      	ldr	r5, [pc, #536]	@ (8021a8c <arm_nn_softmax_common_s8+0x80c>)
 8021872:	fbc2 3e05 	smlal	r3, lr, r2, r5
 8021876:	f1be 0f00 	cmp.w	lr, #0
 802187a:	da05      	bge.n	8021888 <arm_nn_softmax_common_s8+0x608>
 802187c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8021880:	189a      	adds	r2, r3, r2
 8021882:	4613      	mov	r3, r2
 8021884:	f14e 0e00 	adc.w	lr, lr, #0
 8021888:	0fdb      	lsrs	r3, r3, #31
 802188a:	ea43 034e 	orr.w	r3, r3, lr, lsl #1
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 802188e:	4463      	add	r3, ip
    if (remainder > threshold)
 8021890:	2b00      	cmp	r3, #0
    result = dividend >> exponent;
 8021892:	ea4f 0263 	mov.w	r2, r3, asr #1
    if (remainder > threshold)
 8021896:	db02      	blt.n	802189e <arm_nn_softmax_common_s8+0x61e>
 8021898:	07dd      	lsls	r5, r3, #31
 802189a:	d500      	bpl.n	802189e <arm_nn_softmax_common_s8+0x61e>
        result++;
 802189c:	3201      	adds	r2, #1
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 802189e:	188b      	adds	r3, r1, r2
    if ((m1 < 0) ^ (m2 < 0))
 80218a0:	4a7b      	ldr	r2, [pc, #492]	@ (8021a90 <arm_nn_softmax_common_s8+0x810>)
    result = (int32_t)(mult / (1ll << 31));
 80218a2:	4d7b      	ldr	r5, [pc, #492]	@ (8021a90 <arm_nn_softmax_common_s8+0x810>)
    if ((m1 < 0) ^ (m2 < 0))
 80218a4:	405a      	eors	r2, r3
    int64_t mult = 1 << 30;
 80218a6:	2a00      	cmp	r2, #0
 80218a8:	4a75      	ldr	r2, [pc, #468]	@ (8021a80 <arm_nn_softmax_common_s8+0x800>)
 80218aa:	bfb2      	itee	lt
 80218ac:	f04f 31ff 	movlt.w	r1, #4294967295
 80218b0:	f04f 4280 	movge.w	r2, #1073741824	@ 0x40000000
 80218b4:	2100      	movge	r1, #0
    result = (int32_t)(mult / (1ll << 31));
 80218b6:	fbc3 2105 	smlal	r2, r1, r3, r5
 80218ba:	2900      	cmp	r1, #0
 80218bc:	da05      	bge.n	80218ca <arm_nn_softmax_common_s8+0x64a>
 80218be:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80218c2:	18d3      	adds	r3, r2, r3
 80218c4:	461a      	mov	r2, r3
 80218c6:	f141 0100 	adc.w	r1, r1, #0
 80218ca:	0fd2      	lsrs	r2, r2, #31
    SELECT_IF_NON_ZERO(1672461947)
 80218cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    mult = mult + (int64_t)m1 * m2;
 80218ce:	f04f 0c00 	mov.w	ip, #0
 80218d2:	4d70      	ldr	r5, [pc, #448]	@ (8021a94 <arm_nn_softmax_common_s8+0x814>)
    result = (int32_t)(mult / (1ll << 31));
 80218d4:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    mult = mult + (int64_t)m1 * m2;
 80218d8:	496f      	ldr	r1, [pc, #444]	@ (8021a98 <arm_nn_softmax_common_s8+0x818>)
 80218da:	46e2      	mov	sl, ip
 80218dc:	f04f 0ef2 	mov.w	lr, #242	@ 0xf2
    int32_t result = 1895147668 +
 80218e0:	f102 42e2 	add.w	r2, r2, #1895825408	@ 0x71000000
 80218e4:	f5a2 2225 	sub.w	r2, r2, #675840	@ 0xa5000
 80218e8:	f2a2 726c 	subw	r2, r2, #1900	@ 0x76c
    SELECT_IF_NON_ZERO(1672461947)
 80218ec:	ea02 0803 	and.w	r8, r2, r3
    mult = mult + (int64_t)m1 * m2;
 80218f0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80218f4:	461e      	mov	r6, r3
 80218f6:	fbc2 6a01 	smlal	r6, sl, r2, r1
    result = (int32_t)(mult / (1ll << 31));
 80218fa:	0ff1      	lsrs	r1, r6, #31
    SELECT_IF_NON_ZERO(1672461947)
 80218fc:	9a03      	ldr	r2, [sp, #12]
    mult = mult + (int64_t)m1 * m2;
 80218fe:	4666      	mov	r6, ip
    result = (int32_t)(mult / (1ll << 31));
 8021900:	ea41 014a 	orr.w	r1, r1, sl, lsl #1
    SELECT_IF_NON_ZERO(1672461947)
 8021904:	fb02 f101 	mul.w	r1, r2, r1
    mult = mult + (int64_t)m1 * m2;
 8021908:	4a64      	ldr	r2, [pc, #400]	@ (8021a9c <arm_nn_softmax_common_s8+0x81c>)
    SELECT_IF_NON_ZERO(1672461947)
 802190a:	ea88 0101 	eor.w	r1, r8, r1
    mult = mult + (int64_t)m1 * m2;
 802190e:	4698      	mov	r8, r3
 8021910:	fbc1 8602 	smlal	r8, r6, r1, r2
 8021914:	4642      	mov	r2, r8
    SELECT_IF_NON_ZERO(1302514674)
 8021916:	4008      	ands	r0, r1
    mult = mult + (int64_t)m1 * m2;
 8021918:	4619      	mov	r1, r3
    result = (int32_t)(mult / (1ll << 31));
 802191a:	0fd2      	lsrs	r2, r2, #31
 802191c:	ea42 0246 	orr.w	r2, r2, r6, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8021920:	4e5f      	ldr	r6, [pc, #380]	@ (8021aa0 <arm_nn_softmax_common_s8+0x820>)
    SELECT_IF_NON_ZERO(1302514674)
 8021922:	fb04 f202 	mul.w	r2, r4, r2
    mult = mult + (int64_t)m1 * m2;
 8021926:	4664      	mov	r4, ip
    SELECT_IF_NON_ZERO(1302514674)
 8021928:	4042      	eors	r2, r0
    SELECT_IF_NON_ZERO(790015084)
 802192a:	9808      	ldr	r0, [sp, #32]
    mult = mult + (int64_t)m1 * m2;
 802192c:	fbc2 1406 	smlal	r1, r4, r2, r6
    result = (int32_t)(mult / (1ll << 31));
 8021930:	0fc9      	lsrs	r1, r1, #31
    SELECT_IF_NON_ZERO(790015084)
 8021932:	4010      	ands	r0, r2
    mult = mult + (int64_t)m1 * m2;
 8021934:	4e5b      	ldr	r6, [pc, #364]	@ (8021aa4 <arm_nn_softmax_common_s8+0x824>)
    result = (int32_t)(mult / (1ll << 31));
 8021936:	ea41 0144 	orr.w	r1, r1, r4, lsl #1
    mult = mult + (int64_t)m1 * m2;
 802193a:	461a      	mov	r2, r3
 802193c:	4664      	mov	r4, ip
    SELECT_IF_NON_ZERO(790015084)
 802193e:	fb07 f101 	mul.w	r1, r7, r1
 8021942:	4041      	eors	r1, r0
    SELECT_IF_NON_ZERO(290630308)
 8021944:	980e      	ldr	r0, [sp, #56]	@ 0x38
    mult = mult + (int64_t)m1 * m2;
 8021946:	fbc1 2406 	smlal	r2, r4, r1, r6
    result = (int32_t)(mult / (1ll << 31));
 802194a:	0fd2      	lsrs	r2, r2, #31
    SELECT_IF_NON_ZERO(290630308)
 802194c:	4008      	ands	r0, r1
 802194e:	9902      	ldr	r1, [sp, #8]
    result = (int32_t)(mult / (1ll << 31));
 8021950:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8021954:	4e54      	ldr	r6, [pc, #336]	@ (8021aa8 <arm_nn_softmax_common_s8+0x828>)
 8021956:	4664      	mov	r4, ip
    SELECT_IF_NON_ZERO(290630308)
 8021958:	fb02 f101 	mul.w	r1, r2, r1
 802195c:	460a      	mov	r2, r1
    mult = mult + (int64_t)m1 * m2;
 802195e:	4619      	mov	r1, r3
    SELECT_IF_NON_ZERO(290630308)
 8021960:	4042      	eors	r2, r0
    SELECT_IF_NON_ZERO(39332535)
 8021962:	980b      	ldr	r0, [sp, #44]	@ 0x2c
    mult = mult + (int64_t)m1 * m2;
 8021964:	fbc2 1406 	smlal	r1, r4, r2, r6
    result = (int32_t)(mult / (1ll << 31));
 8021968:	0fc9      	lsrs	r1, r1, #31
    SELECT_IF_NON_ZERO(39332535)
 802196a:	4010      	ands	r0, r2
 802196c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
    result = (int32_t)(mult / (1ll << 31));
 802196e:	ea41 0144 	orr.w	r1, r1, r4, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8021972:	4664      	mov	r4, ip
    SELECT_IF_NON_ZERO(39332535)
 8021974:	fb01 f202 	mul.w	r2, r1, r2
 8021978:	4611      	mov	r1, r2
    mult = mult + (int64_t)m1 * m2;
 802197a:	461a      	mov	r2, r3
    SELECT_IF_NON_ZERO(39332535)
 802197c:	4041      	eors	r1, r0
    SELECT_IF_NON_ZERO(720401)
 802197e:	980c      	ldr	r0, [sp, #48]	@ 0x30
    mult = mult + (int64_t)m1 * m2;
 8021980:	fbc1 2405 	smlal	r2, r4, r1, r5
    result = (int32_t)(mult / (1ll << 31));
 8021984:	0fd2      	lsrs	r2, r2, #31
    SELECT_IF_NON_ZERO(720401)
 8021986:	4008      	ands	r0, r1
 8021988:	9904      	ldr	r1, [sp, #16]
    result = (int32_t)(mult / (1ll << 31));
 802198a:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    SELECT_IF_NON_ZERO(720401)
 802198e:	fb02 f101 	mul.w	r1, r2, r1
 8021992:	460a      	mov	r2, r1
    SELECT_IF_NON_ZERO(242)
 8021994:	990d      	ldr	r1, [sp, #52]	@ 0x34
    SELECT_IF_NON_ZERO(720401)
 8021996:	4042      	eors	r2, r0
    if ((m1 < 0) ^ (m2 < 0))
 8021998:	9801      	ldr	r0, [sp, #4]
    mult = mult + (int64_t)m1 * m2;
 802199a:	fbc2 3c0e 	smlal	r3, ip, r2, lr
    result = (int32_t)(mult / (1ll << 31));
 802199e:	0fdb      	lsrs	r3, r3, #31
    SELECT_IF_NON_ZERO(242)
 80219a0:	400a      	ands	r2, r1
 80219a2:	9905      	ldr	r1, [sp, #20]
    result = (int32_t)(mult / (1ll << 31));
 80219a4:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
    SELECT_IF_NON_ZERO(242)
 80219a8:	fb03 f101 	mul.w	r1, r3, r1
    return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 80219ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    SELECT_IF_NON_ZERO(242)
 80219ae:	404a      	eors	r2, r1
    return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 80219b0:	401a      	ands	r2, r3
 80219b2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80219b4:	405a      	eors	r2, r3
    if ((m1 < 0) ^ (m2 < 0))
 80219b6:	ea82 0300 	eor.w	r3, r2, r0
    int64_t mult = 1 << 30;
 80219ba:	2b00      	cmp	r3, #0
 80219bc:	4b30      	ldr	r3, [pc, #192]	@ (8021a80 <arm_nn_softmax_common_s8+0x800>)
 80219be:	bfb2      	itee	lt
 80219c0:	f04f 31ff 	movlt.w	r1, #4294967295
 80219c4:	f04f 4380 	movge.w	r3, #1073741824	@ 0x40000000
 80219c8:	2100      	movge	r1, #0
    if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 80219ca:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 80219ce:	d133      	bne.n	8021a38 <arm_nn_softmax_common_s8+0x7b8>
 80219d0:	4282      	cmp	r2, r0
 80219d2:	d131      	bne.n	8021a38 <arm_nn_softmax_common_s8+0x7b8>
                    const int32_t res =
 80219d4:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80219d6:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
                        NN_Q15_MIN;
                    output_s16[col] = (int16_t)CLAMP(res, (int32_t)NN_Q15_MAX, (int32_t)NN_Q15_MIN);
 80219da:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 80219de:	4293      	cmp	r3, r2
 80219e0:	dc4a      	bgt.n	8021a78 <arm_nn_softmax_common_s8+0x7f8>
 80219e2:	b21b      	sxth	r3, r3
 80219e4:	f82b 3f02 	strh.w	r3, [fp, #2]!
            for (col = 0; col < row_size; ++col)
 80219e8:	9b06      	ldr	r3, [sp, #24]
 80219ea:	4599      	cmp	r9, r3
 80219ec:	d00d      	beq.n	8021a0a <arm_nn_softmax_common_s8+0x78a>
                diff = input[col] - max;
 80219ee:	9a07      	ldr	r2, [sp, #28]
 80219f0:	f919 3f01 	ldrsb.w	r3, [r9, #1]!
 80219f4:	1a9b      	subs	r3, r3, r2
                if (diff >= diff_min)
 80219f6:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 80219f8:	429a      	cmp	r2, r3
 80219fa:	f77f af0b 	ble.w	8021814 <arm_nn_softmax_common_s8+0x594>
 80219fe:	4b2b      	ldr	r3, [pc, #172]	@ (8021aac <arm_nn_softmax_common_s8+0x82c>)
                    output_s16[col] = (int16_t)CLAMP(res, (int32_t)NN_Q15_MAX, (int32_t)NN_Q15_MIN);
 8021a00:	f82b 3f02 	strh.w	r3, [fp, #2]!
            for (col = 0; col < row_size; ++col)
 8021a04:	9b06      	ldr	r3, [sp, #24]
 8021a06:	4599      	cmp	r9, r3
 8021a08:	d1f1      	bne.n	80219ee <arm_nn_softmax_common_s8+0x76e>
 8021a0a:	469e      	mov	lr, r3
    for (row_idx = 0; row_idx < num_rows; ++row_idx)
 8021a0c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8021a0e:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8021a10:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8021a12:	4496      	add	lr, r2
 8021a14:	4411      	add	r1, r2
 8021a16:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8021a18:	910f      	str	r1, [sp, #60]	@ 0x3c
 8021a1a:	3301      	adds	r3, #1
 8021a1c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8021a1e:	9315      	str	r3, [sp, #84]	@ 0x54
 8021a20:	4401      	add	r1, r0
 8021a22:	9113      	str	r1, [sp, #76]	@ 0x4c
 8021a24:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8021a26:	4411      	add	r1, r2
 8021a28:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8021a2a:	429a      	cmp	r2, r3
 8021a2c:	9112      	str	r1, [sp, #72]	@ 0x48
 8021a2e:	f47f ac44 	bne.w	80212ba <arm_nn_softmax_common_s8+0x3a>
            }
        }

        input += row_size;
    }
}
 8021a32:	b01f      	add	sp, #124	@ 0x7c
 8021a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = (int32_t)(mult / (1ll << 31));
 8021a38:	9801      	ldr	r0, [sp, #4]
 8021a3a:	fbc0 3102 	smlal	r3, r1, r0, r2
 8021a3e:	2900      	cmp	r1, #0
 8021a40:	da05      	bge.n	8021a4e <arm_nn_softmax_common_s8+0x7ce>
 8021a42:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8021a46:	189a      	adds	r2, r3, r2
 8021a48:	4613      	mov	r3, r2
 8021a4a:	f141 0100 	adc.w	r1, r1, #0
 8021a4e:	0fdb      	lsrs	r3, r3, #31
    if (result < 0)
 8021a50:	9a16      	ldr	r2, [sp, #88]	@ 0x58
    result = (int32_t)(mult / (1ll << 31));
 8021a52:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    if (result < 0)
 8021a56:	fa53 f202 	asrs.w	r2, r3, r2
 8021a5a:	d4d0      	bmi.n	80219fe <arm_nn_softmax_common_s8+0x77e>
    int32_t remainder = remainder_mask & dividend;
 8021a5c:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8021a5e:	400b      	ands	r3, r1
    if (remainder > threshold)
 8021a60:	991d      	ldr	r1, [sp, #116]	@ 0x74
 8021a62:	4299      	cmp	r1, r3
 8021a64:	f2c0 8344 	blt.w	80220f0 <arm_nn_softmax_common_s8+0xe70>
                    const int32_t res =
 8021a68:	f5a2 4300 	sub.w	r3, r2, #32768	@ 0x8000
                    output_s16[col] = (int16_t)CLAMP(res, (int32_t)NN_Q15_MAX, (int32_t)NN_Q15_MIN);
 8021a6c:	2a00      	cmp	r2, #0
 8021a6e:	d0b9      	beq.n	80219e4 <arm_nn_softmax_common_s8+0x764>
 8021a70:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 8021a74:	4293      	cmp	r3, r2
 8021a76:	ddb4      	ble.n	80219e2 <arm_nn_softmax_common_s8+0x762>
 8021a78:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8021a7c:	e7b2      	b.n	80219e4 <arm_nn_softmax_common_s8+0x764>
 8021a7e:	bf00      	nop
 8021a80:	c0000001 	.word	0xc0000001
 8021a84:	0041ffff 	.word	0x0041ffff
 8021a88:	0fffffe0 	.word	0x0fffffe0
 8021a8c:	2aaaaaab 	.word	0x2aaaaaab
 8021a90:	70f5a894 	.word	0x70f5a894
 8021a94:	000afe11 	.word	0x000afe11
 8021a98:	63afbe7b 	.word	0x63afbe7b
 8021a9c:	4da2cbf2 	.word	0x4da2cbf2
 8021aa0:	2f16ac6c 	.word	0x2f16ac6c
 8021aa4:	1152aaa4 	.word	0x1152aaa4
 8021aa8:	02582ab7 	.word	0x02582ab7
 8021aac:	ffff8000 	.word	0xffff8000
 8021ab0:	01fffff8 	.word	0x01fffff8
    result = (int32_t)(mult / (1ll << 31));
 8021ab4:	9900      	ldr	r1, [sp, #0]
 8021ab6:	fbc3 5201 	smlal	r5, r2, r3, r1
 8021aba:	2a00      	cmp	r2, #0
 8021abc:	da05      	bge.n	8021aca <arm_nn_softmax_common_s8+0x84a>
 8021abe:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8021ac2:	18eb      	adds	r3, r5, r3
 8021ac4:	461d      	mov	r5, r3
 8021ac6:	f142 0200 	adc.w	r2, r2, #0
 8021aca:	0fed      	lsrs	r5, r5, #31
    mult = mult + (int64_t)m1 * m2;
 8021acc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8021ad0:	2000      	movs	r0, #0
    mask = MASK_IF_ZERO(val);
 8021ad2:	ea55 0542 	orrs.w	r5, r5, r2, lsl #1
    const int32_t val_mod_minus_quarter = (val & ((1 << shift) - 1)) - (1 << shift);
 8021ad6:	f045 417f 	orr.w	r1, r5, #4278190080	@ 0xff000000
    mask = MASK_IF_ZERO(val);
 8021ada:	bf0c      	ite	eq
 8021adc:	2701      	moveq	r7, #1
 8021ade:	2700      	movne	r7, #0
    const int32_t remainder = val_mod_minus_quarter - val;
 8021ae0:	1b4d      	subs	r5, r1, r5
    const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 8021ae2:	0149      	lsls	r1, r1, #5
 8021ae4:	1e7a      	subs	r2, r7, #1
 8021ae6:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
    SELECT_IF_NON_ZERO(1302514674)
 8021aea:	f3c5 6440 	ubfx	r4, r5, #25, #1
 8021aee:	920a      	str	r2, [sp, #40]	@ 0x28
    result = (int32_t)(mult / (1ll << 31));
 8021af0:	fbc1 3001 	smlal	r3, r0, r1, r1
 8021af4:	2800      	cmp	r0, #0
 8021af6:	da05      	bge.n	8021b04 <arm_nn_softmax_common_s8+0x884>
 8021af8:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8021afc:	189a      	adds	r2, r3, r2
 8021afe:	4613      	mov	r3, r2
 8021b00:	f140 0000 	adc.w	r0, r0, #0
 8021b04:	0fdb      	lsrs	r3, r3, #31
 8021b06:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
 8021b0a:	17c0      	asrs	r0, r0, #31
    mult = mult + (int64_t)m1 * m2;
 8021b0c:	fba3 2603 	umull	r2, r6, r3, r3
    result = (int32_t)(mult / (1ll << 31));
 8021b10:	469c      	mov	ip, r3
    mult = mult + (int64_t)m1 * m2;
 8021b12:	fb03 fe00 	mul.w	lr, r3, r0
 8021b16:	f112 4280 	adds.w	r2, r2, #1073741824	@ 0x40000000
    result = (int32_t)(mult / (1ll << 31));
 8021b1a:	eb46 064e 	adc.w	r6, r6, lr, lsl #1
 8021b1e:	2e00      	cmp	r6, #0
 8021b20:	da06      	bge.n	8021b30 <arm_nn_softmax_common_s8+0x8b0>
 8021b22:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 8021b26:	eb12 0e0e 	adds.w	lr, r2, lr
 8021b2a:	4672      	mov	r2, lr
 8021b2c:	f146 0600 	adc.w	r6, r6, #0
 8021b30:	0fd2      	lsrs	r2, r2, #31
    return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 8021b32:	2f00      	cmp	r7, #0
    mult = mult + (int64_t)m1 * m2;
 8021b34:	fb01 f000 	mul.w	r0, r1, r0
    SELECT_IF_NON_ZERO(290630308)
 8021b38:	f3c5 67c0 	ubfx	r7, r5, #27, #1
    result = (int32_t)(mult / (1ll << 31));
 8021b3c:	ea42 0246 	orr.w	r2, r2, r6, lsl #1
    SELECT_IF_NON_ZERO(39332535)
 8021b40:	f3c5 7800 	ubfx	r8, r5, #28, #1
    mult = mult + (int64_t)m1 * m2;
 8021b44:	ea4f 76e1 	mov.w	r6, r1, asr #31
    SELECT_IF_NON_ZERO(290630308)
 8021b48:	9702      	str	r7, [sp, #8]
    SELECT_IF_NON_ZERO(790015084)
 8021b4a:	f3c5 6780 	ubfx	r7, r5, #26, #1
    SELECT_IF_NON_ZERO(39332535)
 8021b4e:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
    mult = mult + (int64_t)m1 * m2;
 8021b52:	fb03 0006 	mla	r0, r3, r6, r0
    return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 8021b56:	bf14      	ite	ne
 8021b58:	f06f 4600 	mvnne.w	r6, #2147483648	@ 0x80000000
 8021b5c:	2600      	moveq	r6, #0
    int32_t threshold = remainder_mask >> 1;
 8021b5e:	ea5f 0ea2 	movs.w	lr, r2, asr #2
    if ((m1 < 0) ^ (m2 < 0))
 8021b62:	ea83 0a01 	eor.w	sl, r3, r1
    int32_t remainder = remainder_mask & dividend;
 8021b66:	f002 0203 	and.w	r2, r2, #3
    return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 8021b6a:	9614      	str	r6, [sp, #80]	@ 0x50
    SELECT_IF_NON_ZERO(242)
 8021b6c:	f3c5 7680 	ubfx	r6, r5, #30, #1
 8021b70:	9605      	str	r6, [sp, #20]
    SELECT_IF_NON_ZERO(1672461947)
 8021b72:	f3c5 6600 	ubfx	r6, r5, #24, #1
 8021b76:	9603      	str	r6, [sp, #12]
    SELECT_IF_NON_ZERO(720401)
 8021b78:	f3c5 7640 	ubfx	r6, r5, #29, #1
 8021b7c:	f107 35ff 	add.w	r5, r7, #4294967295
 8021b80:	9604      	str	r6, [sp, #16]
    SELECT_IF_NON_ZERO(39332535)
 8021b82:	4646      	mov	r6, r8
 8021b84:	9508      	str	r5, [sp, #32]
    int32_t threshold = remainder_mask >> 1;
 8021b86:	bf48      	it	mi
 8021b88:	f04f 0802 	movmi.w	r8, #2
 8021b8c:	9d02      	ldr	r5, [sp, #8]
 8021b8e:	bf58      	it	pl
 8021b90:	f04f 0801 	movpl.w	r8, #1
 8021b94:	3d01      	subs	r5, #1
 8021b96:	f8cd 805c 	str.w	r8, [sp, #92]	@ 0x5c
    mult = mult + (int64_t)m1 * m2;
 8021b9a:	fba1 8303 	umull	r8, r3, r1, r3
 8021b9e:	950e      	str	r5, [sp, #56]	@ 0x38
 8021ba0:	1e75      	subs	r5, r6, #1
 8021ba2:	9e04      	ldr	r6, [sp, #16]
 8021ba4:	4403      	add	r3, r0
 8021ba6:	950b      	str	r5, [sp, #44]	@ 0x2c
 8021ba8:	3e01      	subs	r6, #1
 8021baa:	9d05      	ldr	r5, [sp, #20]
 8021bac:	9803      	ldr	r0, [sp, #12]
 8021bae:	960c      	str	r6, [sp, #48]	@ 0x30
 8021bb0:	1e6e      	subs	r6, r5, #1
    if (remainder > threshold)
 8021bb2:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 8021bb4:	3801      	subs	r0, #1
 8021bb6:	960d      	str	r6, [sp, #52]	@ 0x34
 8021bb8:	4295      	cmp	r5, r2
 8021bba:	9010      	str	r0, [sp, #64]	@ 0x40
 8021bbc:	f104 30ff 	add.w	r0, r4, #4294967295
 8021bc0:	da01      	bge.n	8021bc6 <arm_nn_softmax_common_s8+0x946>
        result++;
 8021bc2:	f10e 0e01 	add.w	lr, lr, #1
    int64_t mult = 1 << 30;
 8021bc6:	f1ba 0f00 	cmp.w	sl, #0
 8021bca:	4a41      	ldr	r2, [pc, #260]	@ (8021cd0 <arm_nn_softmax_common_s8+0xa50>)
 8021bcc:	bfaa      	itet	ge
 8021bce:	f04f 4280 	movge.w	r2, #1073741824	@ 0x40000000
 8021bd2:	f04f 3aff 	movlt.w	sl, #4294967295
 8021bd6:	f04f 0a00 	movge.w	sl, #0
    mult = mult + (int64_t)m1 * m2;
 8021bda:	eb12 0208 	adds.w	r2, r2, r8
    result = (int32_t)(mult / (1ll << 31));
 8021bde:	eb4a 0a03 	adc.w	sl, sl, r3
 8021be2:	f1ba 0f00 	cmp.w	sl, #0
 8021be6:	da05      	bge.n	8021bf4 <arm_nn_softmax_common_s8+0x974>
 8021be8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8021bec:	18d3      	adds	r3, r2, r3
 8021bee:	461a      	mov	r2, r3
 8021bf0:	f14a 0a00 	adc.w	sl, sl, #0
 8021bf4:	0fd2      	lsrs	r2, r2, #31
    if ((m1 < 0) ^ (m2 < 0))
 8021bf6:	4b37      	ldr	r3, [pc, #220]	@ (8021cd4 <arm_nn_softmax_common_s8+0xa54>)
    result = (int32_t)(mult / (1ll << 31));
 8021bf8:	ea42 024a 	orr.w	r2, r2, sl, lsl #1
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 8021bfc:	4472      	add	r2, lr
    if ((m1 < 0) ^ (m2 < 0))
 8021bfe:	ea92 0f03 	teq	r2, r3
 8021c02:	f57f ae31 	bpl.w	8021868 <arm_nn_softmax_common_s8+0x5e8>
        mult = 1 - mult;
 8021c06:	4b32      	ldr	r3, [pc, #200]	@ (8021cd0 <arm_nn_softmax_common_s8+0xa50>)
 8021c08:	f04f 3eff 	mov.w	lr, #4294967295
 8021c0c:	e630      	b.n	8021870 <arm_nn_softmax_common_s8+0x5f0>
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 8021c0e:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8021c12:	f300 84b8 	bgt.w	8022586 <arm_nn_softmax_common_s8+0x1306>
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8021c16:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
    mult = mult + (int64_t)m1 * m2;
 8021c1a:	fb03 f202 	mul.w	r2, r3, r2
 8021c1e:	17d8      	asrs	r0, r3, #31
    if ((m1 < 0) ^ (m2 < 0))
 8021c20:	ea93 0f06 	teq	r3, r6
    mult = mult + (int64_t)m1 * m2;
 8021c24:	fb01 2200 	mla	r2, r1, r0, r2
    if ((m1 < 0) ^ (m2 < 0))
 8021c28:	f100 8476 	bmi.w	8022518 <arm_nn_softmax_common_s8+0x1298>
    mult = mult + (int64_t)m1 * m2;
 8021c2c:	fba3 1001 	umull	r1, r0, r3, r1
 8021c30:	f111 4180 	adds.w	r1, r1, #1073741824	@ 0x40000000
    result = (int32_t)(mult / (1ll << 31));
 8021c34:	eb42 0000 	adc.w	r0, r2, r0
 8021c38:	2800      	cmp	r0, #0
 8021c3a:	da05      	bge.n	8021c48 <arm_nn_softmax_common_s8+0x9c8>
 8021c3c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8021c40:	188a      	adds	r2, r1, r2
 8021c42:	4611      	mov	r1, r2
 8021c44:	f140 0000 	adc.w	r0, r0, #0
 8021c48:	0fc9      	lsrs	r1, r1, #31
    mult = mult + (int64_t)m1 * m2;
 8021c4a:	4a21      	ldr	r2, [pc, #132]	@ (8021cd0 <arm_nn_softmax_common_s8+0xa50>)
    result = (int32_t)(mult / (1ll << 31));
 8021c4c:	ea41 0140 	orr.w	r1, r1, r0, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8021c50:	f04f 30ff 	mov.w	r0, #4294967295
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8021c54:	f1c1 5100 	rsb	r1, r1, #536870912	@ 0x20000000
    result = (int32_t)(mult / (1ll << 31));
 8021c58:	fbc3 2001 	smlal	r2, r0, r3, r1
 8021c5c:	2800      	cmp	r0, #0
 8021c5e:	da05      	bge.n	8021c6c <arm_nn_softmax_common_s8+0x9ec>
 8021c60:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8021c64:	1851      	adds	r1, r2, r1
 8021c66:	460a      	mov	r2, r1
 8021c68:	f140 0000 	adc.w	r0, r0, #0
 8021c6c:	0fd2      	lsrs	r2, r2, #31
 8021c6e:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 8021c72:	f1b2 4f60 	cmp.w	r2, #3758096384	@ 0xe0000000
 8021c76:	f300 847c 	bgt.w	8022572 <arm_nn_softmax_common_s8+0x12f2>
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8021c7a:	f103 4200 	add.w	r2, r3, #2147483648	@ 0x80000000
    int32_t result = val << exp;
 8021c7e:	005b      	lsls	r3, r3, #1
 8021c80:	9301      	str	r3, [sp, #4]
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 8021c82:	f1b2 4f40 	cmp.w	r2, #3221225472	@ 0xc0000000
 8021c86:	bfd8      	it	le
 8021c88:	f04f 4300 	movle.w	r3, #2147483648	@ 0x80000000
 8021c8c:	9301      	str	r3, [sp, #4]
        if (int16_output)
 8021c8e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8021c90:	2b00      	cmp	r3, #0
 8021c92:	f47f ad9c 	bne.w	80217ce <arm_nn_softmax_common_s8+0x54e>
            for (col = 0; col < row_size; ++col)
 8021c96:	9b11      	ldr	r3, [sp, #68]	@ 0x44
            bits_over_unit = ACCUM_BITS - headroom + 23;
 8021c98:	f1c9 0223 	rsb	r2, r9, #35	@ 0x23
            for (col = 0; col < row_size; ++col)
 8021c9c:	2b00      	cmp	r3, #0
            bits_over_unit = ACCUM_BITS - headroom + 23;
 8021c9e:	9216      	str	r2, [sp, #88]	@ 0x58
            for (col = 0; col < row_size; ++col)
 8021ca0:	f77f aeb4 	ble.w	8021a0c <arm_nn_softmax_common_s8+0x78c>
    const int32_t remainder_mask = (1 << exponent) - 1;
 8021ca4:	2301      	movs	r3, #1
                diff = input[col] - max;
 8021ca6:	9f0f      	ldr	r7, [sp, #60]	@ 0x3c
    mult = mult + (int64_t)m1 * m2;
 8021ca8:	f8cd 8014 	str.w	r8, [sp, #20]
    const int32_t remainder_mask = (1 << exponent) - 1;
 8021cac:	4093      	lsls	r3, r2
    mult = mult + (int64_t)m1 * m2;
 8021cae:	f8cd e010 	str.w	lr, [sp, #16]
    const int32_t remainder_mask = (1 << exponent) - 1;
 8021cb2:	1e59      	subs	r1, r3, #1
    result = dividend >> exponent;
 8021cb4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8021cb8:	4113      	asrs	r3, r2
    const int32_t remainder_mask = (1 << exponent) - 1;
 8021cba:	911d      	str	r1, [sp, #116]	@ 0x74
    result = dividend >> exponent;
 8021cbc:	9319      	str	r3, [sp, #100]	@ 0x64
    int32_t threshold = remainder_mask >> 1;
 8021cbe:	104b      	asrs	r3, r1, #1
 8021cc0:	9317      	str	r3, [sp, #92]	@ 0x5c
    int32_t remainder = remainder_mask & dividend;
 8021cc2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8021cc6:	9318      	str	r3, [sp, #96]	@ 0x60
 8021cc8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8021cca:	3b01      	subs	r3, #1
    mult = mult + (int64_t)m1 * m2;
 8021ccc:	469b      	mov	fp, r3
 8021cce:	e11f      	b.n	8021f10 <arm_nn_softmax_common_s8+0xc90>
 8021cd0:	c0000001 	.word	0xc0000001
 8021cd4:	2aaaaaab 	.word	0x2aaaaaab
                        DIV_POW2(MUL_SAT(shifted_scale, EXP_ON_NEG(MUL_SAT(diff * mask, mult))), bits_over_unit) +
 8021cd8:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
    if ((m1 < 0) ^ (m2 < 0))
 8021cda:	9800      	ldr	r0, [sp, #0]
 8021cdc:	409a      	lsls	r2, r3
 8021cde:	ea80 0302 	eor.w	r3, r0, r2
    int64_t mult = 1 << 30;
 8021ce2:	2b00      	cmp	r3, #0
 8021ce4:	4b90      	ldr	r3, [pc, #576]	@ (8021f28 <arm_nn_softmax_common_s8+0xca8>)
 8021ce6:	bfb2      	itee	lt
 8021ce8:	f04f 31ff 	movlt.w	r1, #4294967295
 8021cec:	f04f 4380 	movge.w	r3, #1073741824	@ 0x40000000
 8021cf0:	2100      	movge	r1, #0
    if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 8021cf2:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8021cf6:	f040 8131 	bne.w	8021f5c <arm_nn_softmax_common_s8+0xcdc>
 8021cfa:	4290      	cmp	r0, r2
 8021cfc:	f040 812e 	bne.w	8021f5c <arm_nn_softmax_common_s8+0xcdc>
 8021d00:	2300      	movs	r3, #0
 8021d02:	f04f 3eff 	mov.w	lr, #4294967295
    result = dividend >> exponent;
 8021d06:	f44f 3900 	mov.w	r9, #131072	@ 0x20000
    if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 8021d0a:	f8df c248 	ldr.w	ip, [pc, #584]	@ 8021f54 <arm_nn_softmax_common_s8+0xcd4>
 8021d0e:	f8df 8248 	ldr.w	r8, [pc, #584]	@ 8021f58 <arm_nn_softmax_common_s8+0xcd8>
 8021d12:	461d      	mov	r5, r3
 8021d14:	4a85      	ldr	r2, [pc, #532]	@ (8021f2c <arm_nn_softmax_common_s8+0xcac>)
 8021d16:	461e      	mov	r6, r3
 8021d18:	4885      	ldr	r0, [pc, #532]	@ (8021f30 <arm_nn_softmax_common_s8+0xcb0>)
 8021d1a:	f8cd e028 	str.w	lr, [sp, #40]	@ 0x28
 8021d1e:	f8cd e024 	str.w	lr, [sp, #36]	@ 0x24
 8021d22:	f8cd e030 	str.w	lr, [sp, #48]	@ 0x30
 8021d26:	9308      	str	r3, [sp, #32]
 8021d28:	f8cd e01c 	str.w	lr, [sp, #28]
 8021d2c:	9302      	str	r3, [sp, #8]
 8021d2e:	9306      	str	r3, [sp, #24]
 8021d30:	9303      	str	r3, [sp, #12]
 8021d32:	9310      	str	r3, [sp, #64]	@ 0x40
 8021d34:	f8cd e02c 	str.w	lr, [sp, #44]	@ 0x2c
 8021d38:	e9cd ee0d 	strd	lr, lr, [sp, #52]	@ 0x34
    int64_t mult = 1 << 30;
 8021d3c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8021d40:	f04f 0a00 	mov.w	sl, #0
    mult = mult + (int64_t)m1 * m2;
 8021d44:	eb11 0108 	adds.w	r1, r1, r8
    result = (int32_t)(mult / (1ll << 31));
 8021d48:	eb42 0a0a 	adc.w	sl, r2, sl
 8021d4c:	f1ba 0f00 	cmp.w	sl, #0
 8021d50:	da05      	bge.n	8021d5e <arm_nn_softmax_common_s8+0xade>
 8021d52:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8021d56:	188a      	adds	r2, r1, r2
 8021d58:	4611      	mov	r1, r2
 8021d5a:	f14a 0a00 	adc.w	sl, sl, #0
 8021d5e:	0fc9      	lsrs	r1, r1, #31
    if ((m1 < 0) ^ (m2 < 0))
 8021d60:	4a74      	ldr	r2, [pc, #464]	@ (8021f34 <arm_nn_softmax_common_s8+0xcb4>)
    result = (int32_t)(mult / (1ll << 31));
 8021d62:	4c74      	ldr	r4, [pc, #464]	@ (8021f34 <arm_nn_softmax_common_s8+0xcb4>)
 8021d64:	ea41 014a 	orr.w	r1, r1, sl, lsl #1
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 8021d68:	4449      	add	r1, r9
    if ((m1 < 0) ^ (m2 < 0))
 8021d6a:	404a      	eors	r2, r1
    int64_t mult = 1 << 30;
 8021d6c:	2a00      	cmp	r2, #0
 8021d6e:	4a6e      	ldr	r2, [pc, #440]	@ (8021f28 <arm_nn_softmax_common_s8+0xca8>)
 8021d70:	bfb2      	itee	lt
 8021d72:	f04f 38ff 	movlt.w	r8, #4294967295
 8021d76:	f04f 4280 	movge.w	r2, #1073741824	@ 0x40000000
 8021d7a:	f04f 0800 	movge.w	r8, #0
    result = (int32_t)(mult / (1ll << 31));
 8021d7e:	fbc1 2804 	smlal	r2, r8, r1, r4
 8021d82:	f1b8 0f00 	cmp.w	r8, #0
 8021d86:	da05      	bge.n	8021d94 <arm_nn_softmax_common_s8+0xb14>
 8021d88:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8021d8c:	1851      	adds	r1, r2, r1
 8021d8e:	460a      	mov	r2, r1
 8021d90:	f148 0800 	adc.w	r8, r8, #0
 8021d94:	0fd2      	lsrs	r2, r2, #31
 8021d96:	ea42 0248 	orr.w	r2, r2, r8, lsl #1
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 8021d9a:	4494      	add	ip, r2
    if (remainder > threshold)
 8021d9c:	f1bc 0f00 	cmp.w	ip, #0
    result = dividend >> exponent;
 8021da0:	ea4f 026c 	mov.w	r2, ip, asr #1
    if (remainder > threshold)
 8021da4:	db03      	blt.n	8021dae <arm_nn_softmax_common_s8+0xb2e>
 8021da6:	f01c 0f01 	tst.w	ip, #1
        result++;
 8021daa:	bf18      	it	ne
 8021dac:	3201      	addne	r2, #1
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 8021dae:	4402      	add	r2, r0
    if ((m1 < 0) ^ (m2 < 0))
 8021db0:	4961      	ldr	r1, [pc, #388]	@ (8021f38 <arm_nn_softmax_common_s8+0xcb8>)
    result = (int32_t)(mult / (1ll << 31));
 8021db2:	4c61      	ldr	r4, [pc, #388]	@ (8021f38 <arm_nn_softmax_common_s8+0xcb8>)
    if ((m1 < 0) ^ (m2 < 0))
 8021db4:	4051      	eors	r1, r2
    int64_t mult = 1 << 30;
 8021db6:	2900      	cmp	r1, #0
 8021db8:	495b      	ldr	r1, [pc, #364]	@ (8021f28 <arm_nn_softmax_common_s8+0xca8>)
 8021dba:	bfb2      	itee	lt
 8021dbc:	f04f 30ff 	movlt.w	r0, #4294967295
 8021dc0:	f04f 4180 	movge.w	r1, #1073741824	@ 0x40000000
 8021dc4:	2000      	movge	r0, #0
    result = (int32_t)(mult / (1ll << 31));
 8021dc6:	fbc2 1004 	smlal	r1, r0, r2, r4
 8021dca:	2800      	cmp	r0, #0
 8021dcc:	da05      	bge.n	8021dda <arm_nn_softmax_common_s8+0xb5a>
 8021dce:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8021dd2:	188a      	adds	r2, r1, r2
 8021dd4:	4611      	mov	r1, r2
 8021dd6:	f140 0000 	adc.w	r0, r0, #0
 8021dda:	0fc9      	lsrs	r1, r1, #31
    SELECT_IF_NON_ZERO(1672461947)
 8021ddc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    mult = mult + (int64_t)m1 * m2;
 8021dde:	4c57      	ldr	r4, [pc, #348]	@ (8021f3c <arm_nn_softmax_common_s8+0xcbc>)
 8021de0:	f04f 09f2 	mov.w	r9, #242	@ 0xf2
    result = (int32_t)(mult / (1ll << 31));
 8021de4:	ea41 0140 	orr.w	r1, r1, r0, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8021de8:	2000      	movs	r0, #0
    int32_t result = 1895147668 +
 8021dea:	f101 41e2 	add.w	r1, r1, #1895825408	@ 0x71000000
    mult = mult + (int64_t)m1 * m2;
 8021dee:	4682      	mov	sl, r0
    int32_t result = 1895147668 +
 8021df0:	f5a1 2125 	sub.w	r1, r1, #675840	@ 0xa5000
 8021df4:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
    SELECT_IF_NON_ZERO(1672461947)
 8021df8:	ea02 0801 	and.w	r8, r2, r1
    mult = mult + (int64_t)m1 * m2;
 8021dfc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8021e00:	4694      	mov	ip, r2
 8021e02:	fbc1 ca04 	smlal	ip, sl, r1, r4
    result = (int32_t)(mult / (1ll << 31));
 8021e06:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
    SELECT_IF_NON_ZERO(1302514674)
 8021e0a:	990e      	ldr	r1, [sp, #56]	@ 0x38
    result = (int32_t)(mult / (1ll << 31));
 8021e0c:	ea4c 0c4a 	orr.w	ip, ip, sl, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8021e10:	4c4b      	ldr	r4, [pc, #300]	@ (8021f40 <arm_nn_softmax_common_s8+0xcc0>)
    SELECT_IF_NON_ZERO(1672461947)
 8021e12:	fb0c f606 	mul.w	r6, ip, r6
 8021e16:	ea88 0606 	eor.w	r6, r8, r6
    mult = mult + (int64_t)m1 * m2;
 8021e1a:	4680      	mov	r8, r0
    SELECT_IF_NON_ZERO(1302514674)
 8021e1c:	ea06 0c01 	and.w	ip, r6, r1
    mult = mult + (int64_t)m1 * m2;
 8021e20:	4611      	mov	r1, r2
 8021e22:	fbc6 1804 	smlal	r1, r8, r6, r4
    result = (int32_t)(mult / (1ll << 31));
 8021e26:	0fc9      	lsrs	r1, r1, #31
    mult = mult + (int64_t)m1 * m2;
 8021e28:	4c46      	ldr	r4, [pc, #280]	@ (8021f44 <arm_nn_softmax_common_s8+0xcc4>)
    result = (int32_t)(mult / (1ll << 31));
 8021e2a:	ea41 0148 	orr.w	r1, r1, r8, lsl #1
    SELECT_IF_NON_ZERO(790015084)
 8021e2e:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
    SELECT_IF_NON_ZERO(1302514674)
 8021e30:	fb01 f505 	mul.w	r5, r1, r5
    mult = mult + (int64_t)m1 * m2;
 8021e34:	4611      	mov	r1, r2
    SELECT_IF_NON_ZERO(1302514674)
 8021e36:	ea8c 0505 	eor.w	r5, ip, r5
    mult = mult + (int64_t)m1 * m2;
 8021e3a:	4684      	mov	ip, r0
 8021e3c:	fbc5 1c04 	smlal	r1, ip, r5, r4
    result = (int32_t)(mult / (1ll << 31));
 8021e40:	0fc9      	lsrs	r1, r1, #31
    SELECT_IF_NON_ZERO(790015084)
 8021e42:	9c03      	ldr	r4, [sp, #12]
 8021e44:	402e      	ands	r6, r5
    result = (int32_t)(mult / (1ll << 31));
 8021e46:	ea41 014c 	orr.w	r1, r1, ip, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8021e4a:	4694      	mov	ip, r2
    SELECT_IF_NON_ZERO(290630308)
 8021e4c:	9d09      	ldr	r5, [sp, #36]	@ 0x24
    SELECT_IF_NON_ZERO(790015084)
 8021e4e:	fb01 f404 	mul.w	r4, r1, r4
    mult = mult + (int64_t)m1 * m2;
 8021e52:	493d      	ldr	r1, [pc, #244]	@ (8021f48 <arm_nn_softmax_common_s8+0xcc8>)
    SELECT_IF_NON_ZERO(790015084)
 8021e54:	4074      	eors	r4, r6
    mult = mult + (int64_t)m1 * m2;
 8021e56:	4606      	mov	r6, r0
 8021e58:	fbc4 c601 	smlal	ip, r6, r4, r1
 8021e5c:	4661      	mov	r1, ip
    SELECT_IF_NON_ZERO(290630308)
 8021e5e:	4025      	ands	r5, r4
 8021e60:	9c06      	ldr	r4, [sp, #24]
    result = (int32_t)(mult / (1ll << 31));
 8021e62:	0fc9      	lsrs	r1, r1, #31
    mult = mult + (int64_t)m1 * m2;
 8021e64:	4694      	mov	ip, r2
    result = (int32_t)(mult / (1ll << 31));
 8021e66:	ea41 0146 	orr.w	r1, r1, r6, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8021e6a:	4606      	mov	r6, r0
    SELECT_IF_NON_ZERO(290630308)
 8021e6c:	fb01 f404 	mul.w	r4, r1, r4
 8021e70:	4621      	mov	r1, r4
    mult = mult + (int64_t)m1 * m2;
 8021e72:	4c36      	ldr	r4, [pc, #216]	@ (8021f4c <arm_nn_softmax_common_s8+0xccc>)
    SELECT_IF_NON_ZERO(290630308)
 8021e74:	4069      	eors	r1, r5
    SELECT_IF_NON_ZERO(39332535)
 8021e76:	9d07      	ldr	r5, [sp, #28]
    mult = mult + (int64_t)m1 * m2;
 8021e78:	fbc1 c604 	smlal	ip, r6, r1, r4
 8021e7c:	4664      	mov	r4, ip
    SELECT_IF_NON_ZERO(39332535)
 8021e7e:	400d      	ands	r5, r1
 8021e80:	9910      	ldr	r1, [sp, #64]	@ 0x40
    result = (int32_t)(mult / (1ll << 31));
 8021e82:	0fe4      	lsrs	r4, r4, #31
    mult = mult + (int64_t)m1 * m2;
 8021e84:	4694      	mov	ip, r2
    result = (int32_t)(mult / (1ll << 31));
 8021e86:	ea44 0446 	orr.w	r4, r4, r6, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8021e8a:	4606      	mov	r6, r0
    SELECT_IF_NON_ZERO(39332535)
 8021e8c:	fb04 f101 	mul.w	r1, r4, r1
    mult = mult + (int64_t)m1 * m2;
 8021e90:	4c2f      	ldr	r4, [pc, #188]	@ (8021f50 <arm_nn_softmax_common_s8+0xcd0>)
    SELECT_IF_NON_ZERO(39332535)
 8021e92:	4069      	eors	r1, r5
    SELECT_IF_NON_ZERO(720401)
 8021e94:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
    mult = mult + (int64_t)m1 * m2;
 8021e96:	fbc1 c604 	smlal	ip, r6, r1, r4
 8021e9a:	4664      	mov	r4, ip
    SELECT_IF_NON_ZERO(720401)
 8021e9c:	400d      	ands	r5, r1
    SELECT_IF_NON_ZERO(242)
 8021e9e:	9902      	ldr	r1, [sp, #8]
    result = (int32_t)(mult / (1ll << 31));
 8021ea0:	0fe4      	lsrs	r4, r4, #31
 8021ea2:	ea44 0446 	orr.w	r4, r4, r6, lsl #1
    SELECT_IF_NON_ZERO(720401)
 8021ea6:	fb04 f303 	mul.w	r3, r4, r3
 8021eaa:	406b      	eors	r3, r5
    mult = mult + (int64_t)m1 * m2;
 8021eac:	fbc3 2009 	smlal	r2, r0, r3, r9
    result = (int32_t)(mult / (1ll << 31));
 8021eb0:	0fd2      	lsrs	r2, r2, #31
    SELECT_IF_NON_ZERO(242)
 8021eb2:	ea0e 0303 	and.w	r3, lr, r3
    result = (int32_t)(mult / (1ll << 31));
 8021eb6:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
    if ((m1 < 0) ^ (m2 < 0))
 8021eba:	9801      	ldr	r0, [sp, #4]
    SELECT_IF_NON_ZERO(242)
 8021ebc:	fb02 f101 	mul.w	r1, r2, r1
    return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 8021ec0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
    SELECT_IF_NON_ZERO(242)
 8021ec2:	404b      	eors	r3, r1
    return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 8021ec4:	4013      	ands	r3, r2
 8021ec6:	9a08      	ldr	r2, [sp, #32]
 8021ec8:	4053      	eors	r3, r2
    if ((m1 < 0) ^ (m2 < 0))
 8021eca:	ea83 0200 	eor.w	r2, r3, r0
    int64_t mult = 1 << 30;
 8021ece:	2a00      	cmp	r2, #0
 8021ed0:	4a15      	ldr	r2, [pc, #84]	@ (8021f28 <arm_nn_softmax_common_s8+0xca8>)
 8021ed2:	bfb2      	itee	lt
 8021ed4:	f04f 31ff 	movlt.w	r1, #4294967295
 8021ed8:	f04f 4280 	movge.w	r2, #1073741824	@ 0x40000000
 8021edc:	2100      	movge	r1, #0
    if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 8021ede:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8021ee2:	f040 80d3 	bne.w	802208c <arm_nn_softmax_common_s8+0xe0c>
 8021ee6:	4283      	cmp	r3, r0
 8021ee8:	f040 80d0 	bne.w	802208c <arm_nn_softmax_common_s8+0xe0c>
    if (remainder > threshold)
 8021eec:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
    int32_t remainder = remainder_mask & dividend;
 8021eee:	e9dd 2118 	ldrd	r2, r1, [sp, #96]	@ 0x60
    if (remainder > threshold)
 8021ef2:	4293      	cmp	r3, r2
 8021ef4:	f280 80e3 	bge.w	80220be <arm_nn_softmax_common_s8+0xe3e>
                    const int32_t res =
 8021ef8:	f1a1 037f 	sub.w	r3, r1, #127	@ 0x7f
                    output_s8[col] = (int8_t)CLAMP(res, (int32_t)NN_Q7_MAX, (int32_t)NN_Q7_MIN);
 8021efc:	2b7e      	cmp	r3, #126	@ 0x7e
 8021efe:	bfd4      	ite	le
 8021f00:	b25b      	sxtble	r3, r3
 8021f02:	237f      	movgt	r3, #127	@ 0x7f
 8021f04:	f80b 3f01 	strb.w	r3, [fp, #1]!
            for (col = 0; col < row_size; ++col)
 8021f08:	9b04      	ldr	r3, [sp, #16]
 8021f0a:	429f      	cmp	r7, r3
 8021f0c:	f43f ad7d 	beq.w	8021a0a <arm_nn_softmax_common_s8+0x78a>
                diff = input[col] - max;
 8021f10:	9b05      	ldr	r3, [sp, #20]
 8021f12:	f917 2f01 	ldrsb.w	r2, [r7, #1]!
 8021f16:	1ad2      	subs	r2, r2, r3
                if (diff >= diff_min)
 8021f18:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 8021f1a:	4293      	cmp	r3, r2
 8021f1c:	f77f aedc 	ble.w	8021cd8 <arm_nn_softmax_common_s8+0xa58>
 8021f20:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8021f24:	e7ee      	b.n	8021f04 <arm_nn_softmax_common_s8+0xc84>
 8021f26:	bf00      	nop
 8021f28:	c0000001 	.word	0xc0000001
 8021f2c:	001fffff 	.word	0x001fffff
 8021f30:	0fffffe0 	.word	0x0fffffe0
 8021f34:	2aaaaaab 	.word	0x2aaaaaab
 8021f38:	70f5a894 	.word	0x70f5a894
 8021f3c:	63afbe7b 	.word	0x63afbe7b
 8021f40:	4da2cbf2 	.word	0x4da2cbf2
 8021f44:	2f16ac6c 	.word	0x2f16ac6c
 8021f48:	1152aaa4 	.word	0x1152aaa4
 8021f4c:	02582ab7 	.word	0x02582ab7
 8021f50:	000afe11 	.word	0x000afe11
 8021f54:	01fffff8 	.word	0x01fffff8
 8021f58:	40000100 	.word	0x40000100
    result = (int32_t)(mult / (1ll << 31));
 8021f5c:	9800      	ldr	r0, [sp, #0]
 8021f5e:	fbc2 3100 	smlal	r3, r1, r2, r0
 8021f62:	2900      	cmp	r1, #0
 8021f64:	da05      	bge.n	8021f72 <arm_nn_softmax_common_s8+0xcf2>
 8021f66:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8021f6a:	189a      	adds	r2, r3, r2
 8021f6c:	4613      	mov	r3, r2
 8021f6e:	f141 0100 	adc.w	r1, r1, #0
 8021f72:	0fdb      	lsrs	r3, r3, #31
    mult = mult + (int64_t)m1 * m2;
 8021f74:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8021f78:	f04f 0e00 	mov.w	lr, #0
    result = (int32_t)(mult / (1ll << 31));
 8021f7c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    const int32_t val_mod_minus_quarter = (val & ((1 << shift) - 1)) - (1 << shift);
 8021f80:	f043 407f 	orr.w	r0, r3, #4278190080	@ 0xff000000
    mask = MASK_IF_ZERO(val);
 8021f84:	fab3 f983 	clz	r9, r3
    const int32_t remainder = val_mod_minus_quarter - val;
 8021f88:	1ac3      	subs	r3, r0, r3
    const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 8021f8a:	0140      	lsls	r0, r0, #5
    mask = MASK_IF_ZERO(val);
 8021f8c:	ea4f 1959 	mov.w	r9, r9, lsr #5
    const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 8021f90:	f100 5080 	add.w	r0, r0, #268435456	@ 0x10000000
    SELECT_IF_NON_ZERO(1672461947)
 8021f94:	f3c3 6600 	ubfx	r6, r3, #24, #1
    SELECT_IF_NON_ZERO(1302514674)
 8021f98:	f3c3 6540 	ubfx	r5, r3, #25, #1
    SELECT_IF_NON_ZERO(290630308)
 8021f9c:	f3c3 64c0 	ubfx	r4, r3, #27, #1
    result = (int32_t)(mult / (1ll << 31));
 8021fa0:	fbc0 2e00 	smlal	r2, lr, r0, r0
 8021fa4:	4694      	mov	ip, r2
    SELECT_IF_NON_ZERO(790015084)
 8021fa6:	f3c3 6280 	ubfx	r2, r3, #26, #1
    SELECT_IF_NON_ZERO(39332535)
 8021faa:	f3c3 7100 	ubfx	r1, r3, #28, #1
    result = (int32_t)(mult / (1ll << 31));
 8021fae:	f1be 0f00 	cmp.w	lr, #0
    SELECT_IF_NON_ZERO(290630308)
 8021fb2:	9406      	str	r4, [sp, #24]
    SELECT_IF_NON_ZERO(790015084)
 8021fb4:	9203      	str	r2, [sp, #12]
 8021fb6:	f106 32ff 	add.w	r2, r6, #4294967295
    SELECT_IF_NON_ZERO(39332535)
 8021fba:	9110      	str	r1, [sp, #64]	@ 0x40
 8021fbc:	920a      	str	r2, [sp, #40]	@ 0x28
 8021fbe:	f105 32ff 	add.w	r2, r5, #4294967295
 8021fc2:	920e      	str	r2, [sp, #56]	@ 0x38
 8021fc4:	9a03      	ldr	r2, [sp, #12]
 8021fc6:	f102 32ff 	add.w	r2, r2, #4294967295
 8021fca:	920d      	str	r2, [sp, #52]	@ 0x34
 8021fcc:	f104 32ff 	add.w	r2, r4, #4294967295
 8021fd0:	9209      	str	r2, [sp, #36]	@ 0x24
    SELECT_IF_NON_ZERO(242)
 8021fd2:	f3c3 7280 	ubfx	r2, r3, #30, #1
    SELECT_IF_NON_ZERO(720401)
 8021fd6:	f3c3 7340 	ubfx	r3, r3, #29, #1
    SELECT_IF_NON_ZERO(242)
 8021fda:	9202      	str	r2, [sp, #8]
 8021fdc:	f101 32ff 	add.w	r2, r1, #4294967295
 8021fe0:	9207      	str	r2, [sp, #28]
    result = (int32_t)(mult / (1ll << 31));
 8021fe2:	da06      	bge.n	8021ff2 <arm_nn_softmax_common_s8+0xd72>
 8021fe4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8021fe8:	eb1c 0101 	adds.w	r1, ip, r1
 8021fec:	468c      	mov	ip, r1
 8021fee:	f14e 0e00 	adc.w	lr, lr, #0
 8021ff2:	ea4f 72dc 	mov.w	r2, ip, lsr #31
 8021ff6:	ea42 024e 	orr.w	r2, r2, lr, lsl #1
 8021ffa:	ea4f 7eee 	mov.w	lr, lr, asr #31
    mult = mult + (int64_t)m1 * m2;
 8021ffe:	fba2 1802 	umull	r1, r8, r2, r2
    result = (int32_t)(mult / (1ll << 31));
 8022002:	4694      	mov	ip, r2
    mult = mult + (int64_t)m1 * m2;
 8022004:	fb02 fa0e 	mul.w	sl, r2, lr
 8022008:	f111 4180 	adds.w	r1, r1, #1073741824	@ 0x40000000
    result = (int32_t)(mult / (1ll << 31));
 802200c:	eb48 084a 	adc.w	r8, r8, sl, lsl #1
 8022010:	f1b8 0f00 	cmp.w	r8, #0
 8022014:	da06      	bge.n	8022024 <arm_nn_softmax_common_s8+0xda4>
 8022016:	f06f 4a00 	mvn.w	sl, #2147483648	@ 0x80000000
 802201a:	eb11 0a0a 	adds.w	sl, r1, sl
 802201e:	4651      	mov	r1, sl
 8022020:	f148 0800 	adc.w	r8, r8, #0
 8022024:	0fc9      	lsrs	r1, r1, #31
 8022026:	f109 34ff 	add.w	r4, r9, #4294967295
    return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 802202a:	f1b9 0f00 	cmp.w	r9, #0
    mult = mult + (int64_t)m1 * m2;
 802202e:	fb00 fe0e 	mul.w	lr, r0, lr
    result = (int32_t)(mult / (1ll << 31));
 8022032:	ea41 0148 	orr.w	r1, r1, r8, lsl #1
 8022036:	940b      	str	r4, [sp, #44]	@ 0x2c
    return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 8022038:	bf14      	ite	ne
 802203a:	f06f 4400 	mvnne.w	r4, #2147483648	@ 0x80000000
 802203e:	2400      	moveq	r4, #0
    int32_t threshold = remainder_mask >> 1;
 8022040:	ea5f 09a1 	movs.w	r9, r1, asr #2
    int32_t remainder = remainder_mask & dividend;
 8022044:	f001 0103 	and.w	r1, r1, #3
    return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 8022048:	9408      	str	r4, [sp, #32]
    if ((m1 < 0) ^ (m2 < 0))
 802204a:	ea82 0400 	eor.w	r4, r2, r0
    int32_t threshold = remainder_mask >> 1;
 802204e:	bf4c      	ite	mi
 8022050:	f04f 0a02 	movmi.w	sl, #2
 8022054:	f04f 0a01 	movpl.w	sl, #1
    if ((m1 < 0) ^ (m2 < 0))
 8022058:	9414      	str	r4, [sp, #80]	@ 0x50
    mult = mult + (int64_t)m1 * m2;
 802205a:	ea4f 78e0 	mov.w	r8, r0, asr #31
    if (remainder > threshold)
 802205e:	4551      	cmp	r1, sl
        result++;
 8022060:	f103 34ff 	add.w	r4, r3, #4294967295
    if ((m1 < 0) ^ (m2 < 0))
 8022064:	9914      	ldr	r1, [sp, #80]	@ 0x50
    mult = mult + (int64_t)m1 * m2;
 8022066:	fb02 ee08 	mla	lr, r2, r8, lr
        result++;
 802206a:	bfc8      	it	gt
 802206c:	f109 0901 	addgt.w	r9, r9, #1
    mult = mult + (int64_t)m1 * m2;
 8022070:	fba0 8202 	umull	r8, r2, r0, r2
 8022074:	940c      	str	r4, [sp, #48]	@ 0x30
    if ((m1 < 0) ^ (m2 < 0))
 8022076:	2900      	cmp	r1, #0
 8022078:	9c02      	ldr	r4, [sp, #8]
    mult = mult + (int64_t)m1 * m2;
 802207a:	4472      	add	r2, lr
 802207c:	f104 3eff 	add.w	lr, r4, #4294967295
    if ((m1 < 0) ^ (m2 < 0))
 8022080:	f6bf ae5c 	bge.w	8021d3c <arm_nn_softmax_common_s8+0xabc>
        mult = 1 - mult;
 8022084:	49b0      	ldr	r1, [pc, #704]	@ (8022348 <arm_nn_softmax_common_s8+0x10c8>)
 8022086:	f04f 3aff 	mov.w	sl, #4294967295
 802208a:	e65b      	b.n	8021d44 <arm_nn_softmax_common_s8+0xac4>
    result = (int32_t)(mult / (1ll << 31));
 802208c:	9801      	ldr	r0, [sp, #4]
 802208e:	fbc0 2103 	smlal	r2, r1, r0, r3
 8022092:	2900      	cmp	r1, #0
 8022094:	da05      	bge.n	80220a2 <arm_nn_softmax_common_s8+0xe22>
 8022096:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 802209a:	18d3      	adds	r3, r2, r3
 802209c:	461a      	mov	r2, r3
 802209e:	f141 0100 	adc.w	r1, r1, #0
 80220a2:	0fd2      	lsrs	r2, r2, #31
    if (result < 0)
 80220a4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
    result = (int32_t)(mult / (1ll << 31));
 80220a6:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    if (result < 0)
 80220aa:	fa52 f103 	asrs.w	r1, r2, r3
 80220ae:	f53f af37 	bmi.w	8021f20 <arm_nn_softmax_common_s8+0xca0>
    int32_t remainder = remainder_mask & dividend;
 80220b2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80220b4:	401a      	ands	r2, r3
    if (remainder > threshold)
 80220b6:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80220b8:	4293      	cmp	r3, r2
 80220ba:	f6ff af1d 	blt.w	8021ef8 <arm_nn_softmax_common_s8+0xc78>
                    const int32_t res =
 80220be:	f1a1 0380 	sub.w	r3, r1, #128	@ 0x80
                    output_s8[col] = (int8_t)CLAMP(res, (int32_t)NN_Q7_MAX, (int32_t)NN_Q7_MIN);
 80220c2:	2900      	cmp	r1, #0
 80220c4:	f47f af1a 	bne.w	8021efc <arm_nn_softmax_common_s8+0xc7c>
 80220c8:	e71c      	b.n	8021f04 <arm_nn_softmax_common_s8+0xc84>
        result++;
 80220ca:	3201      	adds	r2, #1
 80220cc:	f7ff b98b 	b.w	80213e6 <arm_nn_softmax_common_s8+0x166>
 80220d0:	f04f 0900 	mov.w	r9, #0
        mult = 1 - mult;
 80220d4:	f04f 36ff 	mov.w	r6, #4294967295
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 80220d8:	489c      	ldr	r0, [pc, #624]	@ (802234c <arm_nn_softmax_common_s8+0x10cc>)
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 80220da:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
        mult = 1 - mult;
 80220de:	f8df a268 	ldr.w	sl, [pc, #616]	@ 8022348 <arm_nn_softmax_common_s8+0x10c8>
 80220e2:	4631      	mov	r1, r6
 80220e4:	4632      	mov	r2, r6
    mult = mult + (int64_t)m1 * m2;
 80220e6:	4605      	mov	r5, r0
 80220e8:	4634      	mov	r4, r6
        mult = 1 - mult;
 80220ea:	46b4      	mov	ip, r6
 80220ec:	f7ff bb17 	b.w	802171e <arm_nn_softmax_common_s8+0x49e>
                    const int32_t res =
 80220f0:	4b97      	ldr	r3, [pc, #604]	@ (8022350 <arm_nn_softmax_common_s8+0x10d0>)
 80220f2:	4413      	add	r3, r2
                    output_s16[col] = (int16_t)CLAMP(res, (int32_t)NN_Q15_MAX, (int32_t)NN_Q15_MIN);
 80220f4:	e471      	b.n	80219da <arm_nn_softmax_common_s8+0x75a>
    result = (int32_t)(mult / (1ll << 31));
 80220f6:	fbc3 2001 	smlal	r2, r0, r3, r1
 80220fa:	2800      	cmp	r0, #0
 80220fc:	da05      	bge.n	802210a <arm_nn_softmax_common_s8+0xe8a>
 80220fe:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8022102:	1851      	adds	r1, r2, r1
 8022104:	460a      	mov	r2, r1
 8022106:	f140 0000 	adc.w	r0, r0, #0
 802210a:	0fd2      	lsrs	r2, r2, #31
 802210c:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 8022110:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 8022114:	f6ff adad 	blt.w	8021c72 <arm_nn_softmax_common_s8+0x9f2>
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8022118:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 802211c:	4413      	add	r3, r2
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 802211e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8022122:	f2c0 8233 	blt.w	802258c <arm_nn_softmax_common_s8+0x130c>
 8022126:	9201      	str	r2, [sp, #4]
 8022128:	f7ff bb4d 	b.w	80217c6 <arm_nn_softmax_common_s8+0x546>
    mult = mult + (int64_t)m1 * m2;
 802212c:	f115 4080 	adds.w	r0, r5, #1073741824	@ 0x40000000
    result = (int32_t)(mult / (1ll << 31));
 8022130:	f144 0400 	adc.w	r4, r4, #0
 8022134:	2c00      	cmp	r4, #0
 8022136:	f6bf aabd 	bge.w	80216b4 <arm_nn_softmax_common_s8+0x434>
 802213a:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 802213e:	1945      	adds	r5, r0, r5
 8022140:	4628      	mov	r0, r5
 8022142:	f144 0400 	adc.w	r4, r4, #0
 8022146:	f7ff bab5 	b.w	80216b4 <arm_nn_softmax_common_s8+0x434>
    mult = mult + (int64_t)m1 * m2;
 802214a:	469b      	mov	fp, r3
 802214c:	f8cd 8018 	str.w	r8, [sp, #24]
 8022150:	f8cd e014 	str.w	lr, [sp, #20]
 8022154:	e0ee      	b.n	8022334 <arm_nn_softmax_common_s8+0x10b4>
                        DIV_POW2(MUL_SAT(shifted_scale, EXP_ON_NEG(MUL_SAT(diff * mask, mult))), bits_over_unit) +
 8022156:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
    if ((m1 < 0) ^ (m2 < 0))
 8022158:	9900      	ldr	r1, [sp, #0]
 802215a:	4093      	lsls	r3, r2
 802215c:	ea81 0203 	eor.w	r2, r1, r3
    int64_t mult = 1 << 30;
 8022160:	2a00      	cmp	r2, #0
 8022162:	4a79      	ldr	r2, [pc, #484]	@ (8022348 <arm_nn_softmax_common_s8+0x10c8>)
 8022164:	bfab      	itete	ge
 8022166:	f04f 4780 	movge.w	r7, #1073741824	@ 0x40000000
 802216a:	4617      	movlt	r7, r2
 802216c:	2200      	movge	r2, #0
 802216e:	f04f 32ff 	movlt.w	r2, #4294967295
    if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 8022172:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8022176:	f040 8105 	bne.w	8022384 <arm_nn_softmax_common_s8+0x1104>
 802217a:	4299      	cmp	r1, r3
 802217c:	f040 8102 	bne.w	8022384 <arm_nn_softmax_common_s8+0x1104>
 8022180:	f04f 31ff 	mov.w	r1, #4294967295
 8022184:	2000      	movs	r0, #0
 8022186:	4b73      	ldr	r3, [pc, #460]	@ (8022354 <arm_nn_softmax_common_s8+0x10d4>)
 8022188:	468c      	mov	ip, r1
 802218a:	468e      	mov	lr, r1
 802218c:	910d      	str	r1, [sp, #52]	@ 0x34
 802218e:	4605      	mov	r5, r0
 8022190:	930e      	str	r3, [sp, #56]	@ 0x38
 8022192:	4604      	mov	r4, r0
 8022194:	460b      	mov	r3, r1
 8022196:	910c      	str	r1, [sp, #48]	@ 0x30
 8022198:	9108      	str	r1, [sp, #32]
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 802219a:	4a6f      	ldr	r2, [pc, #444]	@ (8022358 <arm_nn_softmax_common_s8+0x10d8>)
    if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 802219c:	9009      	str	r0, [sp, #36]	@ 0x24
 802219e:	9002      	str	r0, [sp, #8]
 80221a0:	9007      	str	r0, [sp, #28]
 80221a2:	9310      	str	r3, [sp, #64]	@ 0x40
 80221a4:	e9cd 110a 	strd	r1, r1, [sp, #40]	@ 0x28
 80221a8:	496c      	ldr	r1, [pc, #432]	@ (802235c <arm_nn_softmax_common_s8+0x10dc>)
 80221aa:	e9cd 0003 	strd	r0, r0, [sp, #12]
    int64_t mult = 1 << 30;
 80221ae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80221b2:	2700      	movs	r7, #0
    result = (int32_t)(mult / (1ll << 31));
 80221b4:	4e6a      	ldr	r6, [pc, #424]	@ (8022360 <arm_nn_softmax_common_s8+0x10e0>)
 80221b6:	fbc2 3706 	smlal	r3, r7, r2, r6
 80221ba:	2f00      	cmp	r7, #0
 80221bc:	da05      	bge.n	80221ca <arm_nn_softmax_common_s8+0xf4a>
 80221be:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80221c2:	189a      	adds	r2, r3, r2
 80221c4:	4613      	mov	r3, r2
 80221c6:	f147 0700 	adc.w	r7, r7, #0
 80221ca:	0fdb      	lsrs	r3, r3, #31
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 80221cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
    result = (int32_t)(mult / (1ll << 31));
 80221ce:	ea43 0347 	orr.w	r3, r3, r7, lsl #1
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 80221d2:	441a      	add	r2, r3
    if (remainder > threshold)
 80221d4:	2a00      	cmp	r2, #0
    result = dividend >> exponent;
 80221d6:	ea4f 0362 	mov.w	r3, r2, asr #1
    if (remainder > threshold)
 80221da:	db02      	blt.n	80221e2 <arm_nn_softmax_common_s8+0xf62>
 80221dc:	07d2      	lsls	r2, r2, #31
        result++;
 80221de:	bf48      	it	mi
 80221e0:	3301      	addmi	r3, #1
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 80221e2:	440b      	add	r3, r1
    if ((m1 < 0) ^ (m2 < 0))
 80221e4:	4a5f      	ldr	r2, [pc, #380]	@ (8022364 <arm_nn_softmax_common_s8+0x10e4>)
    result = (int32_t)(mult / (1ll << 31));
 80221e6:	4e5f      	ldr	r6, [pc, #380]	@ (8022364 <arm_nn_softmax_common_s8+0x10e4>)
    if ((m1 < 0) ^ (m2 < 0))
 80221e8:	405a      	eors	r2, r3
    int64_t mult = 1 << 30;
 80221ea:	2a00      	cmp	r2, #0
 80221ec:	4a56      	ldr	r2, [pc, #344]	@ (8022348 <arm_nn_softmax_common_s8+0x10c8>)
 80221ee:	bfb2      	itee	lt
 80221f0:	f04f 31ff 	movlt.w	r1, #4294967295
 80221f4:	f04f 4280 	movge.w	r2, #1073741824	@ 0x40000000
 80221f8:	2100      	movge	r1, #0
    result = (int32_t)(mult / (1ll << 31));
 80221fa:	fbc3 2106 	smlal	r2, r1, r3, r6
 80221fe:	2900      	cmp	r1, #0
 8022200:	da05      	bge.n	802220e <arm_nn_softmax_common_s8+0xf8e>
 8022202:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8022206:	18d3      	adds	r3, r2, r3
 8022208:	461a      	mov	r2, r3
 802220a:	f141 0100 	adc.w	r1, r1, #0
 802220e:	0fd2      	lsrs	r2, r2, #31
    mult = mult + (int64_t)m1 * m2;
 8022210:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8022214:	4e54      	ldr	r6, [pc, #336]	@ (8022368 <arm_nn_softmax_common_s8+0x10e8>)
 8022216:	f04f 08f2 	mov.w	r8, #242	@ 0xf2
    result = (int32_t)(mult / (1ll << 31));
 802221a:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    mult = mult + (int64_t)m1 * m2;
 802221e:	2100      	movs	r1, #0
 8022220:	461f      	mov	r7, r3
    int32_t result = 1895147668 +
 8022222:	f102 42e2 	add.w	r2, r2, #1895825408	@ 0x71000000
    mult = mult + (int64_t)m1 * m2;
 8022226:	468a      	mov	sl, r1
    int32_t result = 1895147668 +
 8022228:	f5a2 2225 	sub.w	r2, r2, #675840	@ 0xa5000
 802222c:	f2a2 726c 	subw	r2, r2, #1900	@ 0x76c
    mult = mult + (int64_t)m1 * m2;
 8022230:	fbc2 7a06 	smlal	r7, sl, r2, r6
    result = (int32_t)(mult / (1ll << 31));
 8022234:	0fff      	lsrs	r7, r7, #31
    SELECT_IF_NON_ZERO(1672461947)
 8022236:	ea02 0e0e 	and.w	lr, r2, lr
    mult = mult + (int64_t)m1 * m2;
 802223a:	4e4c      	ldr	r6, [pc, #304]	@ (802236c <arm_nn_softmax_common_s8+0x10ec>)
    result = (int32_t)(mult / (1ll << 31));
 802223c:	ea47 074a 	orr.w	r7, r7, sl, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8022240:	461a      	mov	r2, r3
    SELECT_IF_NON_ZERO(1672461947)
 8022242:	fb07 f505 	mul.w	r5, r7, r5
    mult = mult + (int64_t)m1 * m2;
 8022246:	460f      	mov	r7, r1
    SELECT_IF_NON_ZERO(1672461947)
 8022248:	ea8e 0505 	eor.w	r5, lr, r5
    mult = mult + (int64_t)m1 * m2;
 802224c:	fbc5 2706 	smlal	r2, r7, r5, r6
    result = (int32_t)(mult / (1ll << 31));
 8022250:	0fd2      	lsrs	r2, r2, #31
    SELECT_IF_NON_ZERO(1302514674)
 8022252:	ea0c 0c05 	and.w	ip, ip, r5
    mult = mult + (int64_t)m1 * m2;
 8022256:	460d      	mov	r5, r1
    result = (int32_t)(mult / (1ll << 31));
 8022258:	ea42 0247 	orr.w	r2, r2, r7, lsl #1
    mult = mult + (int64_t)m1 * m2;
 802225c:	4f44      	ldr	r7, [pc, #272]	@ (8022370 <arm_nn_softmax_common_s8+0x10f0>)
    SELECT_IF_NON_ZERO(790015084)
 802225e:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
    SELECT_IF_NON_ZERO(1302514674)
 8022260:	fb02 f000 	mul.w	r0, r2, r0
    mult = mult + (int64_t)m1 * m2;
 8022264:	461a      	mov	r2, r3
    SELECT_IF_NON_ZERO(1302514674)
 8022266:	ea8c 0000 	eor.w	r0, ip, r0
    mult = mult + (int64_t)m1 * m2;
 802226a:	fbc0 2507 	smlal	r2, r5, r0, r7
    result = (int32_t)(mult / (1ll << 31));
 802226e:	0fd2      	lsrs	r2, r2, #31
    SELECT_IF_NON_ZERO(790015084)
 8022270:	4006      	ands	r6, r0
    SELECT_IF_NON_ZERO(290630308)
 8022272:	9808      	ldr	r0, [sp, #32]
    result = (int32_t)(mult / (1ll << 31));
 8022274:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8022278:	460d      	mov	r5, r1
    SELECT_IF_NON_ZERO(790015084)
 802227a:	fb02 f404 	mul.w	r4, r2, r4
    mult = mult + (int64_t)m1 * m2;
 802227e:	461a      	mov	r2, r3
    SELECT_IF_NON_ZERO(790015084)
 8022280:	4074      	eors	r4, r6
    mult = mult + (int64_t)m1 * m2;
 8022282:	4e3c      	ldr	r6, [pc, #240]	@ (8022374 <arm_nn_softmax_common_s8+0x10f4>)
 8022284:	fbc4 2506 	smlal	r2, r5, r4, r6
    result = (int32_t)(mult / (1ll << 31));
 8022288:	0fd2      	lsrs	r2, r2, #31
    SELECT_IF_NON_ZERO(290630308)
 802228a:	4020      	ands	r0, r4
 802228c:	9c04      	ldr	r4, [sp, #16]
    result = (int32_t)(mult / (1ll << 31));
 802228e:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8022292:	4e39      	ldr	r6, [pc, #228]	@ (8022378 <arm_nn_softmax_common_s8+0x10f8>)
 8022294:	460d      	mov	r5, r1
    SELECT_IF_NON_ZERO(290630308)
 8022296:	fb02 f404 	mul.w	r4, r2, r4
 802229a:	4622      	mov	r2, r4
    SELECT_IF_NON_ZERO(39332535)
 802229c:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
    SELECT_IF_NON_ZERO(290630308)
 802229e:	4042      	eors	r2, r0
    mult = mult + (int64_t)m1 * m2;
 80222a0:	4618      	mov	r0, r3
 80222a2:	fbc2 0506 	smlal	r0, r5, r2, r6
    result = (int32_t)(mult / (1ll << 31));
 80222a6:	0fc0      	lsrs	r0, r0, #31
    SELECT_IF_NON_ZERO(39332535)
 80222a8:	4014      	ands	r4, r2
 80222aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
    result = (int32_t)(mult / (1ll << 31));
 80222ac:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
    mult = mult + (int64_t)m1 * m2;
 80222b0:	4e32      	ldr	r6, [pc, #200]	@ (802237c <arm_nn_softmax_common_s8+0x10fc>)
 80222b2:	460d      	mov	r5, r1
    SELECT_IF_NON_ZERO(39332535)
 80222b4:	fb00 f202 	mul.w	r2, r0, r2
    mult = mult + (int64_t)m1 * m2;
 80222b8:	4618      	mov	r0, r3
    SELECT_IF_NON_ZERO(39332535)
 80222ba:	4062      	eors	r2, r4
    SELECT_IF_NON_ZERO(720401)
 80222bc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
    mult = mult + (int64_t)m1 * m2;
 80222be:	fbc2 0506 	smlal	r0, r5, r2, r6
    result = (int32_t)(mult / (1ll << 31));
 80222c2:	0fc0      	lsrs	r0, r0, #31
    SELECT_IF_NON_ZERO(720401)
 80222c4:	4014      	ands	r4, r2
 80222c6:	9a03      	ldr	r2, [sp, #12]
    result = (int32_t)(mult / (1ll << 31));
 80222c8:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
    SELECT_IF_NON_ZERO(720401)
 80222cc:	fb00 f202 	mul.w	r2, r0, r2
    SELECT_IF_NON_ZERO(242)
 80222d0:	980a      	ldr	r0, [sp, #40]	@ 0x28
    SELECT_IF_NON_ZERO(720401)
 80222d2:	4062      	eors	r2, r4
    mult = mult + (int64_t)m1 * m2;
 80222d4:	fbc2 3108 	smlal	r3, r1, r2, r8
    result = (int32_t)(mult / (1ll << 31));
 80222d8:	0fdb      	lsrs	r3, r3, #31
    SELECT_IF_NON_ZERO(242)
 80222da:	4002      	ands	r2, r0
    if ((m1 < 0) ^ (m2 < 0))
 80222dc:	9801      	ldr	r0, [sp, #4]
    result = (int32_t)(mult / (1ll << 31));
 80222de:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    SELECT_IF_NON_ZERO(242)
 80222e2:	9902      	ldr	r1, [sp, #8]
 80222e4:	fb03 f101 	mul.w	r1, r3, r1
    return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 80222e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    SELECT_IF_NON_ZERO(242)
 80222ea:	404a      	eors	r2, r1
    return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 80222ec:	401a      	ands	r2, r3
 80222ee:	9b07      	ldr	r3, [sp, #28]
 80222f0:	405a      	eors	r2, r3
    if ((m1 < 0) ^ (m2 < 0))
 80222f2:	ea82 0300 	eor.w	r3, r2, r0
    int64_t mult = 1 << 30;
 80222f6:	2b00      	cmp	r3, #0
 80222f8:	4b13      	ldr	r3, [pc, #76]	@ (8022348 <arm_nn_softmax_common_s8+0x10c8>)
 80222fa:	bfb2      	itee	lt
 80222fc:	f04f 31ff 	movlt.w	r1, #4294967295
 8022300:	f04f 4380 	movge.w	r3, #1073741824	@ 0x40000000
 8022304:	2100      	movge	r1, #0
    if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 8022306:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 802230a:	f040 80e1 	bne.w	80224d0 <arm_nn_softmax_common_s8+0x1250>
 802230e:	4282      	cmp	r2, r0
 8022310:	f040 80de 	bne.w	80224d0 <arm_nn_softmax_common_s8+0x1250>
    result = dividend >> exponent;
 8022314:	9a18      	ldr	r2, [sp, #96]	@ 0x60
                    const int32_t res =
 8022316:	4b0e      	ldr	r3, [pc, #56]	@ (8022350 <arm_nn_softmax_common_s8+0x10d0>)
 8022318:	4413      	add	r3, r2
                    output_s16[col] = (int16_t)CLAMP(res, (int32_t)NN_Q15_MAX, (int32_t)NN_Q15_MIN);
 802231a:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 802231e:	4293      	cmp	r3, r2
 8022320:	bfd4      	ite	le
 8022322:	b21b      	sxthle	r3, r3
 8022324:	f647 73ff 	movwgt	r3, #32767	@ 0x7fff
 8022328:	f82b 3f02 	strh.w	r3, [fp, #2]!
            for (col = 0; col < row_size; ++col)
 802232c:	9b05      	ldr	r3, [sp, #20]
 802232e:	4599      	cmp	r9, r3
 8022330:	f43f ab6b 	beq.w	8021a0a <arm_nn_softmax_common_s8+0x78a>
                diff = input[col] - max;
 8022334:	9a06      	ldr	r2, [sp, #24]
 8022336:	f919 3f01 	ldrsb.w	r3, [r9, #1]!
 802233a:	1a9b      	subs	r3, r3, r2
                if (diff >= diff_min)
 802233c:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 802233e:	429a      	cmp	r2, r3
 8022340:	f77f af09 	ble.w	8022156 <arm_nn_softmax_common_s8+0xed6>
 8022344:	4b0e      	ldr	r3, [pc, #56]	@ (8022380 <arm_nn_softmax_common_s8+0x1100>)
 8022346:	e7ef      	b.n	8022328 <arm_nn_softmax_common_s8+0x10a8>
 8022348:	c0000001 	.word	0xc0000001
 802234c:	b4b4b4b6 	.word	0xb4b4b4b6
 8022350:	ffff8001 	.word	0xffff8001
 8022354:	01fffff8 	.word	0x01fffff8
 8022358:	0041ffff 	.word	0x0041ffff
 802235c:	0fffffe0 	.word	0x0fffffe0
 8022360:	2aaaaaab 	.word	0x2aaaaaab
 8022364:	70f5a894 	.word	0x70f5a894
 8022368:	63afbe7b 	.word	0x63afbe7b
 802236c:	4da2cbf2 	.word	0x4da2cbf2
 8022370:	2f16ac6c 	.word	0x2f16ac6c
 8022374:	1152aaa4 	.word	0x1152aaa4
 8022378:	02582ab7 	.word	0x02582ab7
 802237c:	000afe11 	.word	0x000afe11
 8022380:	ffff8000 	.word	0xffff8000
    result = (int32_t)(mult / (1ll << 31));
 8022384:	9900      	ldr	r1, [sp, #0]
 8022386:	fbc3 7201 	smlal	r7, r2, r3, r1
 802238a:	2a00      	cmp	r2, #0
 802238c:	da05      	bge.n	802239a <arm_nn_softmax_common_s8+0x111a>
 802238e:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8022392:	18fb      	adds	r3, r7, r3
 8022394:	461f      	mov	r7, r3
 8022396:	f142 0200 	adc.w	r2, r2, #0
 802239a:	0fff      	lsrs	r7, r7, #31
    mult = mult + (int64_t)m1 * m2;
 802239c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80223a0:	2600      	movs	r6, #0
    mask = MASK_IF_ZERO(val);
 80223a2:	ea57 0742 	orrs.w	r7, r7, r2, lsl #1
    const int32_t val_mod_minus_quarter = (val & ((1 << shift) - 1)) - (1 << shift);
 80223a6:	f047 417f 	orr.w	r1, r7, #4278190080	@ 0xff000000
    mask = MASK_IF_ZERO(val);
 80223aa:	bf0c      	ite	eq
 80223ac:	2501      	moveq	r5, #1
 80223ae:	2500      	movne	r5, #0
    const int32_t remainder = val_mod_minus_quarter - val;
 80223b0:	1bcf      	subs	r7, r1, r7
    const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 80223b2:	0149      	lsls	r1, r1, #5
 80223b4:	1e6a      	subs	r2, r5, #1
 80223b6:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
    SELECT_IF_NON_ZERO(1302514674)
 80223ba:	f3c7 6040 	ubfx	r0, r7, #25, #1
 80223be:	9210      	str	r2, [sp, #64]	@ 0x40
    result = (int32_t)(mult / (1ll << 31));
 80223c0:	fbc1 3601 	smlal	r3, r6, r1, r1
 80223c4:	2e00      	cmp	r6, #0
 80223c6:	da05      	bge.n	80223d4 <arm_nn_softmax_common_s8+0x1154>
 80223c8:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80223cc:	189a      	adds	r2, r3, r2
 80223ce:	4613      	mov	r3, r2
 80223d0:	f146 0600 	adc.w	r6, r6, #0
 80223d4:	0fdb      	lsrs	r3, r3, #31
 80223d6:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
 80223da:	17f6      	asrs	r6, r6, #31
    mult = mult + (int64_t)m1 * m2;
 80223dc:	fba3 2403 	umull	r2, r4, r3, r3
 80223e0:	fb03 fc06 	mul.w	ip, r3, r6
 80223e4:	f112 4280 	adds.w	r2, r2, #1073741824	@ 0x40000000
    result = (int32_t)(mult / (1ll << 31));
 80223e8:	930e      	str	r3, [sp, #56]	@ 0x38
 80223ea:	eb44 044c 	adc.w	r4, r4, ip, lsl #1
 80223ee:	2c00      	cmp	r4, #0
 80223f0:	da06      	bge.n	8022400 <arm_nn_softmax_common_s8+0x1180>
 80223f2:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 80223f6:	eb12 0c0c 	adds.w	ip, r2, ip
 80223fa:	4662      	mov	r2, ip
 80223fc:	f144 0400 	adc.w	r4, r4, #0
 8022400:	0fd2      	lsrs	r2, r2, #31
    return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 8022402:	2d00      	cmp	r5, #0
    mult = mult + (int64_t)m1 * m2;
 8022404:	fb01 f606 	mul.w	r6, r1, r6
    SELECT_IF_NON_ZERO(1672461947)
 8022408:	f3c7 6500 	ubfx	r5, r7, #24, #1
    result = (int32_t)(mult / (1ll << 31));
 802240c:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    if ((m1 < 0) ^ (m2 < 0))
 8022410:	ea83 0a01 	eor.w	sl, r3, r1
    mult = mult + (int64_t)m1 * m2;
 8022414:	ea4f 74e1 	mov.w	r4, r1, asr #31
 8022418:	f105 3eff 	add.w	lr, r5, #4294967295
 802241c:	f100 3cff 	add.w	ip, r0, #4294967295
 8022420:	fb03 6604 	mla	r6, r3, r4, r6
    return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 8022424:	bf14      	ite	ne
 8022426:	f06f 4400 	mvnne.w	r4, #2147483648	@ 0x80000000
 802242a:	2400      	moveq	r4, #0
    int32_t threshold = remainder_mask >> 1;
 802242c:	ea5f 08a2 	movs.w	r8, r2, asr #2
    int32_t remainder = remainder_mask & dividend;
 8022430:	f002 0203 	and.w	r2, r2, #3
    return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 8022434:	9407      	str	r4, [sp, #28]
    SELECT_IF_NON_ZERO(242)
 8022436:	f3c7 7480 	ubfx	r4, r7, #30, #1
    int32_t remainder = remainder_mask & dividend;
 802243a:	9214      	str	r2, [sp, #80]	@ 0x50
    SELECT_IF_NON_ZERO(290630308)
 802243c:	f3c7 62c0 	ubfx	r2, r7, #27, #1
    SELECT_IF_NON_ZERO(242)
 8022440:	9402      	str	r4, [sp, #8]
    SELECT_IF_NON_ZERO(790015084)
 8022442:	f3c7 6480 	ubfx	r4, r7, #26, #1
    SELECT_IF_NON_ZERO(290630308)
 8022446:	9204      	str	r2, [sp, #16]
    SELECT_IF_NON_ZERO(720401)
 8022448:	f3c7 7240 	ubfx	r2, r7, #29, #1
    SELECT_IF_NON_ZERO(39332535)
 802244c:	f3c7 7700 	ubfx	r7, r7, #28, #1
    SELECT_IF_NON_ZERO(720401)
 8022450:	9203      	str	r2, [sp, #12]
    SELECT_IF_NON_ZERO(39332535)
 8022452:	9709      	str	r7, [sp, #36]	@ 0x24
 8022454:	463a      	mov	r2, r7
    int32_t threshold = remainder_mask >> 1;
 8022456:	bf4c      	ite	mi
 8022458:	2702      	movmi	r7, #2
 802245a:	2701      	movpl	r7, #1
 802245c:	9717      	str	r7, [sp, #92]	@ 0x5c
    mult = mult + (int64_t)m1 * m2;
 802245e:	fba1 7303 	umull	r7, r3, r1, r3
 8022462:	4433      	add	r3, r6
 8022464:	1e66      	subs	r6, r4, #1
 8022466:	960d      	str	r6, [sp, #52]	@ 0x34
 8022468:	9e04      	ldr	r6, [sp, #16]
 802246a:	3e01      	subs	r6, #1
 802246c:	9608      	str	r6, [sp, #32]
 802246e:	1e56      	subs	r6, r2, #1
 8022470:	9a03      	ldr	r2, [sp, #12]
 8022472:	960c      	str	r6, [sp, #48]	@ 0x30
 8022474:	9e02      	ldr	r6, [sp, #8]
 8022476:	3a01      	subs	r2, #1
 8022478:	3e01      	subs	r6, #1
 802247a:	920b      	str	r2, [sp, #44]	@ 0x2c
    if (remainder > threshold)
 802247c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 802247e:	960a      	str	r6, [sp, #40]	@ 0x28
 8022480:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8022482:	4296      	cmp	r6, r2
    int64_t mult = 1 << 30;
 8022484:	4a49      	ldr	r2, [pc, #292]	@ (80225ac <arm_nn_softmax_common_s8+0x132c>)
        result++;
 8022486:	bfc8      	it	gt
 8022488:	f108 0801 	addgt.w	r8, r8, #1
    int64_t mult = 1 << 30;
 802248c:	f1ba 0f00 	cmp.w	sl, #0
 8022490:	bfaa      	itet	ge
 8022492:	f04f 4280 	movge.w	r2, #1073741824	@ 0x40000000
 8022496:	f04f 3aff 	movlt.w	sl, #4294967295
 802249a:	f04f 0a00 	movge.w	sl, #0
    mult = mult + (int64_t)m1 * m2;
 802249e:	18ba      	adds	r2, r7, r2
    result = (int32_t)(mult / (1ll << 31));
 80224a0:	eb43 0a0a 	adc.w	sl, r3, sl
 80224a4:	f1ba 0f00 	cmp.w	sl, #0
 80224a8:	da05      	bge.n	80224b6 <arm_nn_softmax_common_s8+0x1236>
 80224aa:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80224ae:	18d3      	adds	r3, r2, r3
 80224b0:	461a      	mov	r2, r3
 80224b2:	f14a 0a00 	adc.w	sl, sl, #0
 80224b6:	0fd2      	lsrs	r2, r2, #31
    if ((m1 < 0) ^ (m2 < 0))
 80224b8:	4b3d      	ldr	r3, [pc, #244]	@ (80225b0 <arm_nn_softmax_common_s8+0x1330>)
    result = (int32_t)(mult / (1ll << 31));
 80224ba:	ea42 024a 	orr.w	r2, r2, sl, lsl #1
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 80224be:	4442      	add	r2, r8
    if ((m1 < 0) ^ (m2 < 0))
 80224c0:	ea92 0f03 	teq	r2, r3
 80224c4:	f57f ae73 	bpl.w	80221ae <arm_nn_softmax_common_s8+0xf2e>
        mult = 1 - mult;
 80224c8:	4b38      	ldr	r3, [pc, #224]	@ (80225ac <arm_nn_softmax_common_s8+0x132c>)
 80224ca:	f04f 37ff 	mov.w	r7, #4294967295
 80224ce:	e671      	b.n	80221b4 <arm_nn_softmax_common_s8+0xf34>
    result = (int32_t)(mult / (1ll << 31));
 80224d0:	9801      	ldr	r0, [sp, #4]
 80224d2:	fbc0 3102 	smlal	r3, r1, r0, r2
 80224d6:	2900      	cmp	r1, #0
 80224d8:	da05      	bge.n	80224e6 <arm_nn_softmax_common_s8+0x1266>
 80224da:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80224de:	189a      	adds	r2, r3, r2
 80224e0:	4613      	mov	r3, r2
 80224e2:	f141 0100 	adc.w	r1, r1, #0
 80224e6:	0fdb      	lsrs	r3, r3, #31
    if (result < 0)
 80224e8:	9a16      	ldr	r2, [sp, #88]	@ 0x58
    result = (int32_t)(mult / (1ll << 31));
 80224ea:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    if (result < 0)
 80224ee:	fa53 f202 	asrs.w	r2, r3, r2
 80224f2:	f53f af27 	bmi.w	8022344 <arm_nn_softmax_common_s8+0x10c4>
    int32_t remainder = remainder_mask & dividend;
 80224f6:	9919      	ldr	r1, [sp, #100]	@ 0x64
 80224f8:	400b      	ands	r3, r1
    if (remainder > threshold)
 80224fa:	991d      	ldr	r1, [sp, #116]	@ 0x74
 80224fc:	4299      	cmp	r1, r3
 80224fe:	f6ff af0a 	blt.w	8022316 <arm_nn_softmax_common_s8+0x1096>
                    const int32_t res =
 8022502:	f5a2 4300 	sub.w	r3, r2, #32768	@ 0x8000
                    output_s16[col] = (int16_t)CLAMP(res, (int32_t)NN_Q15_MAX, (int32_t)NN_Q15_MIN);
 8022506:	2a00      	cmp	r2, #0
 8022508:	f43f af0e 	beq.w	8022328 <arm_nn_softmax_common_s8+0x10a8>
 802250c:	e705      	b.n	802231a <arm_nn_softmax_common_s8+0x109a>
        for (col = 0; col < row_size; ++col)
 802250e:	f43e aee3 	beq.w	80212d8 <arm_nn_softmax_common_s8+0x58>
 8022512:	f04f 0920 	mov.w	r9, #32
 8022516:	e5dd      	b.n	80220d4 <arm_nn_softmax_common_s8+0xe54>
    mult = mult + (int64_t)m1 * m2;
 8022518:	fba3 0101 	umull	r0, r1, r3, r1
 802251c:	4411      	add	r1, r2
 802251e:	4a23      	ldr	r2, [pc, #140]	@ (80225ac <arm_nn_softmax_common_s8+0x132c>)
 8022520:	1882      	adds	r2, r0, r2
    result = (int32_t)(mult / (1ll << 31));
 8022522:	f161 0100 	sbc.w	r1, r1, #0
 8022526:	2900      	cmp	r1, #0
 8022528:	da05      	bge.n	8022536 <arm_nn_softmax_common_s8+0x12b6>
 802252a:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 802252e:	1810      	adds	r0, r2, r0
 8022530:	4602      	mov	r2, r0
 8022532:	f141 0100 	adc.w	r1, r1, #0
 8022536:	0fd2      	lsrs	r2, r2, #31
    mult = mult + (int64_t)m1 * m2;
 8022538:	f04f 30ff 	mov.w	r0, #4294967295
    result = (int32_t)(mult / (1ll << 31));
 802253c:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    mult = mult + (int64_t)m1 * m2;
 8022540:	491a      	ldr	r1, [pc, #104]	@ (80225ac <arm_nn_softmax_common_s8+0x132c>)
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8022542:	f1c2 5200 	rsb	r2, r2, #536870912	@ 0x20000000
    result = (int32_t)(mult / (1ll << 31));
 8022546:	fbc2 1003 	smlal	r1, r0, r2, r3
 802254a:	2800      	cmp	r0, #0
 802254c:	da05      	bge.n	802255a <arm_nn_softmax_common_s8+0x12da>
 802254e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8022552:	188a      	adds	r2, r1, r2
 8022554:	4611      	mov	r1, r2
 8022556:	f140 0000 	adc.w	r0, r0, #0
 802255a:	0fc9      	lsrs	r1, r1, #31
 802255c:	ea41 0140 	orr.w	r1, r1, r0, lsl #1
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 8022560:	f1b1 4f60 	cmp.w	r1, #3758096384	@ 0xe0000000
 8022564:	f77f ab89 	ble.w	8021c7a <arm_nn_softmax_common_s8+0x9fa>
 8022568:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 802256c:	9301      	str	r3, [sp, #4]
 802256e:	f7ff b92a 	b.w	80217c6 <arm_nn_softmax_common_s8+0x546>
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8022572:	eb03 0282 	add.w	r2, r3, r2, lsl #2
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 8022576:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 802257a:	db13      	blt.n	80225a4 <arm_nn_softmax_common_s8+0x1324>
 802257c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8022580:	9301      	str	r3, [sp, #4]
 8022582:	f7ff b920 	b.w	80217c6 <arm_nn_softmax_common_s8+0x546>
    int32_t result = val << exp;
 8022586:	009b      	lsls	r3, r3, #2
 8022588:	f7ff b8e6 	b.w	8021758 <arm_nn_softmax_common_s8+0x4d8>
 802258c:	005b      	lsls	r3, r3, #1
 802258e:	9301      	str	r3, [sp, #4]
 8022590:	f7ff b919 	b.w	80217c6 <arm_nn_softmax_common_s8+0x546>
    result = (int32_t)(mult / (1ll << 31));
 8022594:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 8022598:	eb13 030c 	adds.w	r3, r3, ip
 802259c:	f147 0700 	adc.w	r7, r7, #0
 80225a0:	f7ff b8ab 	b.w	80216fa <arm_nn_softmax_common_s8+0x47a>
    int32_t result = val << exp;
 80225a4:	0053      	lsls	r3, r2, #1
 80225a6:	9301      	str	r3, [sp, #4]
 80225a8:	f7ff bb6b 	b.w	8021c82 <arm_nn_softmax_common_s8+0xa02>
 80225ac:	c0000001 	.word	0xc0000001
 80225b0:	2aaaaaab 	.word	0x2aaaaaab

080225b4 <arm_softmax_s16>:
                                    const int32_t row_size,
                                    const int32_t mult,
                                    const int32_t shift,
                                    const cmsis_nn_softmax_lut_s16 *softmax_params,
                                    int16_t *output)
{
 80225b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80225b8:	b08d      	sub	sp, #52	@ 0x34
 80225ba:	4683      	mov	fp, r0
 80225bc:	4608      	mov	r0, r1
 80225be:	9109      	str	r1, [sp, #36]	@ 0x24
 80225c0:	9204      	str	r2, [sp, #16]
 80225c2:	9301      	str	r3, [sp, #4]
 80225c4:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80225c6:	e9dd 1216 	ldrd	r1, r2, [sp, #88]	@ 0x58
    int32_t col = 0;
    int32_t row_idx;

    if (softmax_params->exp_lut == NULL || softmax_params->one_by_one_lut == NULL)
 80225ca:	6816      	ldr	r6, [r2, #0]
 80225cc:	2e00      	cmp	r6, #0
 80225ce:	f000 80d0 	beq.w	8022772 <arm_softmax_s16+0x1be>
 80225d2:	6852      	ldr	r2, [r2, #4]
 80225d4:	9206      	str	r2, [sp, #24]
 80225d6:	2a00      	cmp	r2, #0
 80225d8:	f000 80cb 	beq.w	8022772 <arm_softmax_s16+0x1be>
    {
        return ARM_CMSIS_NN_ARG_ERROR;
    }

    for (row_idx = 0; row_idx < num_rows; ++row_idx)
 80225dc:	2800      	cmp	r0, #0
 80225de:	f340 80bc 	ble.w	802275a <arm_softmax_s16+0x1a6>
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80225e2:	ea21 72e1 	bic.w	r2, r1, r1, asr #31
 80225e6:	424d      	negs	r5, r1
 80225e8:	2100      	movs	r1, #0

        for (col = 0; col < row_size; ++col)
        {
            diff = input[col] - max;
            const int32_t scaled_diff = arm_nn_requantize(diff, mult, shift);
            const int32_t symmetric_scaled_diff = scaled_diff + NN_Q15_MAX;
 80225ea:	f647 77ff 	movw	r7, #32767	@ 0x7fff
 80225ee:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 80225f2:	920b      	str	r2, [sp, #44]	@ 0x2c
    const int32_t remainder_mask = (1 << exponent) - 1;
 80225f4:	2201      	movs	r2, #1
    for (row_idx = 0; row_idx < num_rows; ++row_idx)
 80225f6:	9105      	str	r1, [sp, #20]
 80225f8:	1e99      	subs	r1, r3, #2
 80225fa:	40aa      	lsls	r2, r5
 80225fc:	9103      	str	r1, [sp, #12]
 80225fe:	f102 3aff 	add.w	sl, r2, #4294967295
            int32_t result = (cached_exp_results[col] * one_by_one_result) >> right_shift;
            result = (result + 1) >> 1; // Last shift position and insert round
            output[col] = (int16_t)result;
        }

        output += row_size;
 8022602:	9a04      	ldr	r2, [sp, #16]
 8022604:	0052      	lsls	r2, r2, #1
    int32_t threshold = remainder_mask >> 1;
 8022606:	ea4f 096a 	mov.w	r9, sl, asr #1
 802260a:	f1a2 0e02 	sub.w	lr, r2, #2
 802260e:	920a      	str	r2, [sp, #40]	@ 0x28
 8022610:	eb03 080e 	add.w	r8, r3, lr
        threshold++;
 8022614:	f109 0301 	add.w	r3, r9, #1
 8022618:	44de      	add	lr, fp
 802261a:	9302      	str	r3, [sp, #8]
        for (col = 1; col < row_size; ++col)
 802261c:	9b04      	ldr	r3, [sp, #16]
        int16_t max = *input;
 802261e:	f9bb 0000 	ldrsh.w	r0, [fp]
        for (col = 1; col < row_size; ++col)
 8022622:	2b01      	cmp	r3, #1
 8022624:	f340 809d 	ble.w	8022762 <arm_softmax_s16+0x1ae>
 8022628:	465b      	mov	r3, fp
            max = MAX(max, input[col]);
 802262a:	f933 2f02 	ldrsh.w	r2, [r3, #2]!
 802262e:	4290      	cmp	r0, r2
 8022630:	bfb8      	it	lt
 8022632:	4610      	movlt	r0, r2
        for (col = 1; col < row_size; ++col)
 8022634:	459e      	cmp	lr, r3
 8022636:	d1f8      	bne.n	802262a <arm_softmax_s16+0x76>
        int32_t sum = 0;
 8022638:	f8cd 801c 	str.w	r8, [sp, #28]
 802263c:	f1ab 0402 	sub.w	r4, fp, #2
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8022640:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8022644:	2100      	movs	r1, #0
 8022646:	f8dd 802c 	ldr.w	r8, [sp, #44]	@ 0x2c
 802264a:	9000      	str	r0, [sp, #0]
 802264c:	f8cd b020 	str.w	fp, [sp, #32]
            diff = input[col] - max;
 8022650:	f934 bf02 	ldrsh.w	fp, [r4, #2]!
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8022654:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8022658:	9b00      	ldr	r3, [sp, #0]
 802265a:	2000      	movs	r0, #0
 802265c:	ebab 0b03 	sub.w	fp, fp, r3
 8022660:	9b01      	ldr	r3, [sp, #4]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8022662:	fa0b fb08 	lsl.w	fp, fp, r8
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8022666:	fbc3 200b 	smlal	r2, r0, r3, fp
    result = (int32_t)(mult.long_long >> 31);
 802266a:	0fd2      	lsrs	r2, r2, #31
 802266c:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
    int32_t threshold = remainder_mask >> 1;
 8022670:	9802      	ldr	r0, [sp, #8]
 8022672:	fa52 f305 	asrs.w	r3, r2, r5
    int32_t remainder = remainder_mask & dividend;
 8022676:	ea0a 0202 	and.w	r2, sl, r2
    int32_t threshold = remainder_mask >> 1;
 802267a:	bf4c      	ite	mi
 802267c:	4683      	movmi	fp, r0
 802267e:	46cb      	movpl	fp, r9
            const int16_t delta = (slope * offset + 64) >> 7;
 8022680:	2040      	movs	r0, #64	@ 0x40
    if (remainder > threshold)
 8022682:	4593      	cmp	fp, r2
            const int16_t saturated_symmetric_scaled_diff = MIN(MAX(symmetric_scaled_diff, NN_Q15_MIN), NN_Q15_MAX);
 8022684:	4a3c      	ldr	r2, [pc, #240]	@ (8022778 <arm_softmax_s16+0x1c4>)
        result++;
 8022686:	bfb8      	it	lt
 8022688:	3301      	addlt	r3, #1
            const int32_t symmetric_scaled_diff = scaled_diff + NN_Q15_MAX;
 802268a:	443b      	add	r3, r7
            const int16_t saturated_symmetric_scaled_diff = MIN(MAX(symmetric_scaled_diff, NN_Q15_MIN), NN_Q15_MAX);
 802268c:	4293      	cmp	r3, r2
 802268e:	bfb8      	it	lt
 8022690:	4613      	movlt	r3, r2
 8022692:	42bb      	cmp	r3, r7
 8022694:	bfa8      	it	ge
 8022696:	463b      	movge	r3, r7
        for (col = 0; col < row_size; ++col)
 8022698:	45a6      	cmp	lr, r4
            const int16_t index = (256 + (saturated_symmetric_scaled_diff >> 7));
 802269a:	f343 12c8 	sbfx	r2, r3, #7, #9
            const int16_t offset = saturated_symmetric_scaled_diff & 0x7f;
 802269e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
            const int16_t index = (256 + (saturated_symmetric_scaled_diff >> 7));
 80226a2:	f502 7280 	add.w	r2, r2, #256	@ 0x100
            const int16_t base = softmax_params->exp_lut[index];
 80226a6:	b292      	uxth	r2, r2
            const int16_t slope = softmax_params->exp_lut[index + 1] - softmax_params->exp_lut[index];
 80226a8:	eb06 0b42 	add.w	fp, r6, r2, lsl #1
 80226ac:	f836 2012 	ldrh.w	r2, [r6, r2, lsl #1]
 80226b0:	f8bb b002 	ldrh.w	fp, [fp, #2]
 80226b4:	ebab 0b02 	sub.w	fp, fp, r2
            const int16_t delta = (slope * offset + 64) >> 7;
 80226b8:	fb13 030b 	smlabb	r3, r3, fp, r0
            const int16_t result = (base + delta);
 80226bc:	eb02 12e3 	add.w	r2, r2, r3, asr #7
 80226c0:	b212      	sxth	r2, r2
            sum += cached_exp_results[col];
 80226c2:	4411      	add	r1, r2
            cached_exp_results[col] = result;
 80226c4:	f82c 2f02 	strh.w	r2, [ip, #2]!
        for (col = 0; col < row_size; ++col)
 80226c8:	d1c2      	bne.n	8022650 <arm_softmax_s16+0x9c>
    if (value == 0U)
 80226ca:	e9dd 8b07 	ldrd	r8, fp, [sp, #28]
 80226ce:	2900      	cmp	r1, #0
 80226d0:	d049      	beq.n	8022766 <arm_softmax_s16+0x1b2>
    return __builtin_clz(value);
 80226d2:	fab1 f381 	clz	r3, r1
        const int16_t base = softmax_params->one_by_one_lut[index];
 80226d6:	9c06      	ldr	r4, [sp, #24]
        const int32_t shifted_sum = (((sum) << (headroom - 1)) + (1 << 13)) >> 14;
 80226d8:	3b01      	subs	r3, #1
 80226da:	fa01 f303 	lsl.w	r3, r1, r3
 80226de:	fab1 f181 	clz	r1, r1
 80226e2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
        const int16_t symmetric_shifted_sum = shifted_sum - 98304;
 80226e6:	f3c3 338f 	ubfx	r3, r3, #14, #16
 80226ea:	f5a3 4000 	sub.w	r0, r3, #32768	@ 0x8000
        const int16_t delta = (slope * offset + 64) >> 7;
 80226ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
        const int16_t index = (256 + (symmetric_shifted_sum >> 7));
 80226f2:	f340 10c8 	sbfx	r0, r0, #7, #9
 80226f6:	f500 7080 	add.w	r0, r0, #256	@ 0x100
        const int16_t base = softmax_params->one_by_one_lut[index];
 80226fa:	b280      	uxth	r0, r0
 80226fc:	0042      	lsls	r2, r0, #1
 80226fe:	eb04 0040 	add.w	r0, r4, r0, lsl #1
        const int16_t slope = softmax_params->one_by_one_lut[index + 1] - softmax_params->one_by_one_lut[index];
 8022702:	3202      	adds	r2, #2
 8022704:	8800      	ldrh	r0, [r0, #0]
 8022706:	5aa2      	ldrh	r2, [r4, r2]
 8022708:	1a12      	subs	r2, r2, r0
        const int16_t delta = (slope * offset + 64) >> 7;
 802270a:	b212      	sxth	r2, r2
 802270c:	fb03 f202 	mul.w	r2, r3, r2
        for (col = 0; col < row_size; ++col)
 8022710:	9b04      	ldr	r3, [sp, #16]
        const int16_t delta = (slope * offset + 64) >> 7;
 8022712:	3240      	adds	r2, #64	@ 0x40
        for (col = 0; col < row_size; ++col)
 8022714:	2b00      	cmp	r3, #0
        const int16_t one_by_one_result = (base + delta);
 8022716:	eb00 10e2 	add.w	r0, r0, r2, asr #7
 802271a:	b200      	sxth	r0, r0
        for (col = 0; col < row_size; ++col)
 802271c:	dd0f      	ble.n	802273e <arm_softmax_s16+0x18a>
            int32_t result = (cached_exp_results[col] * one_by_one_result) >> right_shift;
 802271e:	f1c1 011e 	rsb	r1, r1, #30
 8022722:	9a03      	ldr	r2, [sp, #12]
 8022724:	f832 3f02 	ldrh.w	r3, [r2, #2]!
 8022728:	fb13 f300 	smulbb	r3, r3, r0
        for (col = 0; col < row_size; ++col)
 802272c:	4542      	cmp	r2, r8
            int32_t result = (cached_exp_results[col] * one_by_one_result) >> right_shift;
 802272e:	fa43 f301 	asr.w	r3, r3, r1
            result = (result + 1) >> 1; // Last shift position and insert round
 8022732:	f103 0301 	add.w	r3, r3, #1
 8022736:	ea4f 0363 	mov.w	r3, r3, asr #1
            output[col] = (int16_t)result;
 802273a:	8013      	strh	r3, [r2, #0]
        for (col = 0; col < row_size; ++col)
 802273c:	d1f2      	bne.n	8022724 <arm_softmax_s16+0x170>
        input += row_size;
 802273e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    for (row_idx = 0; row_idx < num_rows; ++row_idx)
 8022740:	9a05      	ldr	r2, [sp, #20]
 8022742:	9903      	ldr	r1, [sp, #12]
        input += row_size;
 8022744:	449b      	add	fp, r3
    for (row_idx = 0; row_idx < num_rows; ++row_idx)
 8022746:	3201      	adds	r2, #1
 8022748:	4498      	add	r8, r3
 802274a:	4419      	add	r1, r3
 802274c:	449e      	add	lr, r3
 802274e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022750:	9205      	str	r2, [sp, #20]
 8022752:	4293      	cmp	r3, r2
 8022754:	9103      	str	r1, [sp, #12]
 8022756:	f47f af61 	bne.w	802261c <arm_softmax_s16+0x68>
    }

    return ARM_CMSIS_NN_SUCCESS;
 802275a:	2000      	movs	r0, #0
}
 802275c:	b00d      	add	sp, #52	@ 0x34
 802275e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        for (col = 0; col < row_size; ++col)
 8022762:	f43f af69 	beq.w	8022638 <arm_softmax_s16+0x84>
    int32_t threshold = remainder_mask >> 1;
 8022766:	9806      	ldr	r0, [sp, #24]
 8022768:	2300      	movs	r3, #0
 802276a:	2202      	movs	r2, #2
        return 32U;
 802276c:	2120      	movs	r1, #32
 802276e:	4604      	mov	r4, r0
 8022770:	e7c8      	b.n	8022704 <arm_softmax_s16+0x150>
        return ARM_CMSIS_NN_ARG_ERROR;
 8022772:	f04f 30ff 	mov.w	r0, #4294967295
 8022776:	e7f1      	b.n	802275c <arm_softmax_s16+0x1a8>
 8022778:	ffff8000 	.word	0xffff8000

0802277c <arm_softmax_s8>:
                    const int32_t row_size,
                    const int32_t mult,
                    const int32_t shift,
                    const int32_t diff_min,
                    int8_t *output)
{
 802277c:	b510      	push	{r4, lr}
 802277e:	b084      	sub	sp, #16
 8022780:	9c06      	ldr	r4, [sp, #24]

        input += row_size;
        output += row_size;
    }
#else
    arm_nn_softmax_common_s8(input, num_rows, row_size, mult, shift, diff_min, false, (void *)output);
 8022782:	9400      	str	r4, [sp, #0]
{
 8022784:	9c07      	ldr	r4, [sp, #28]
    arm_nn_softmax_common_s8(input, num_rows, row_size, mult, shift, diff_min, false, (void *)output);
 8022786:	9401      	str	r4, [sp, #4]
{
 8022788:	9c08      	ldr	r4, [sp, #32]
    arm_nn_softmax_common_s8(input, num_rows, row_size, mult, shift, diff_min, false, (void *)output);
 802278a:	9403      	str	r4, [sp, #12]
 802278c:	2400      	movs	r4, #0
 802278e:	9402      	str	r4, [sp, #8]
 8022790:	f7fe fd76 	bl	8021280 <arm_nn_softmax_common_s8>
#endif
}
 8022794:	b004      	add	sp, #16
 8022796:	bd10      	pop	{r4, pc}

08022798 <arm_softmax_s8_s16>:
                        const int32_t row_size,
                        const int32_t mult,
                        const int32_t shift,
                        const int32_t diff_min,
                        int16_t *output)
{
 8022798:	b510      	push	{r4, lr}
 802279a:	b084      	sub	sp, #16
 802279c:	9c06      	ldr	r4, [sp, #24]
    arm_nn_softmax_common_s8(input, num_rows, row_size, mult, shift, diff_min, true, (void *)output);
 802279e:	9400      	str	r4, [sp, #0]
{
 80227a0:	9c07      	ldr	r4, [sp, #28]
    arm_nn_softmax_common_s8(input, num_rows, row_size, mult, shift, diff_min, true, (void *)output);
 80227a2:	9401      	str	r4, [sp, #4]
{
 80227a4:	9c08      	ldr	r4, [sp, #32]
    arm_nn_softmax_common_s8(input, num_rows, row_size, mult, shift, diff_min, true, (void *)output);
 80227a6:	9403      	str	r4, [sp, #12]
 80227a8:	2401      	movs	r4, #1
 80227aa:	9402      	str	r4, [sp, #8]
 80227ac:	f7fe fd68 	bl	8021280 <arm_nn_softmax_common_s8>
}
 80227b0:	b004      	add	sp, #16
 80227b2:	bd10      	pop	{r4, pc}

080227b4 <_ZdlPvj>:
 80227b4:	f000 b800 	b.w	80227b8 <_ZdlPv>

080227b8 <_ZdlPv>:
 80227b8:	f000 b918 	b.w	80229ec <free>
 80227bc:	0000      	movs	r0, r0
	...

080227c0 <frexp>:
 80227c0:	2200      	movs	r2, #0
 80227c2:	ee10 1a90 	vmov	r1, s1
 80227c6:	6002      	str	r2, [r0, #0]
 80227c8:	4a15      	ldr	r2, [pc, #84]	@ (8022820 <frexp+0x60>)
 80227ca:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80227ce:	4293      	cmp	r3, r2
 80227d0:	d821      	bhi.n	8022816 <frexp+0x56>
 80227d2:	ee10 2a10 	vmov	r2, s0
 80227d6:	431a      	orrs	r2, r3
 80227d8:	d01d      	beq.n	8022816 <frexp+0x56>
 80227da:	4a12      	ldr	r2, [pc, #72]	@ (8022824 <frexp+0x64>)
 80227dc:	400a      	ands	r2, r1
 80227de:	b952      	cbnz	r2, 80227f6 <frexp+0x36>
 80227e0:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8022818 <frexp+0x58>
 80227e4:	ee20 0b07 	vmul.f64	d0, d0, d7
 80227e8:	ee10 1a90 	vmov	r1, s1
 80227ec:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 80227f0:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80227f4:	6002      	str	r2, [r0, #0]
 80227f6:	6802      	ldr	r2, [r0, #0]
 80227f8:	151b      	asrs	r3, r3, #20
 80227fa:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 80227fe:	441a      	add	r2, r3
 8022800:	f36f 511e 	bfc	r1, #20, #11
 8022804:	6002      	str	r2, [r0, #0]
 8022806:	ec53 2b10 	vmov	r2, r3, d0
 802280a:	f041 537f 	orr.w	r3, r1, #1069547520	@ 0x3fc00000
 802280e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8022812:	ec43 2b10 	vmov	d0, r2, r3
 8022816:	4770      	bx	lr
 8022818:	00000000 	.word	0x00000000
 802281c:	43500000 	.word	0x43500000
 8022820:	7fefffff 	.word	0x7fefffff
 8022824:	7ff00000 	.word	0x7ff00000

08022828 <expf>:
 8022828:	ee10 2a10 	vmov	r2, s0
 802282c:	f240 412a 	movw	r1, #1066	@ 0x42a
 8022830:	f3c2 530a 	ubfx	r3, r2, #20, #11
 8022834:	428b      	cmp	r3, r1
 8022836:	b430      	push	{r4, r5}
 8022838:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 802283c:	d92a      	bls.n	8022894 <expf+0x6c>
 802283e:	f512 0f00 	cmn.w	r2, #8388608	@ 0x800000
 8022842:	d058      	beq.n	80228f6 <expf+0xce>
 8022844:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 8022848:	d303      	bcc.n	8022852 <expf+0x2a>
 802284a:	ee30 0a00 	vadd.f32	s0, s0, s0
 802284e:	bc30      	pop	{r4, r5}
 8022850:	4770      	bx	lr
 8022852:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 80228fc <expf+0xd4>
 8022856:	eeb4 0ae7 	vcmpe.f32	s0, s15
 802285a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802285e:	dd03      	ble.n	8022868 <expf+0x40>
 8022860:	bc30      	pop	{r4, r5}
 8022862:	2000      	movs	r0, #0
 8022864:	f000 b87a 	b.w	802295c <__math_oflowf>
 8022868:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8022900 <expf+0xd8>
 802286c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8022870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022874:	d503      	bpl.n	802287e <expf+0x56>
 8022876:	bc30      	pop	{r4, r5}
 8022878:	2000      	movs	r0, #0
 802287a:	f000 b863 	b.w	8022944 <__math_uflowf>
 802287e:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8022904 <expf+0xdc>
 8022882:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8022886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802288a:	d503      	bpl.n	8022894 <expf+0x6c>
 802288c:	bc30      	pop	{r4, r5}
 802288e:	2000      	movs	r0, #0
 8022890:	f000 b85e 	b.w	8022950 <__math_may_uflowf>
 8022894:	4b1c      	ldr	r3, [pc, #112]	@ (8022908 <expf+0xe0>)
 8022896:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 802289a:	ed93 5b4a 	vldr	d5, [r3, #296]	@ 0x128
 802289e:	ed93 4b48 	vldr	d4, [r3, #288]	@ 0x120
 80228a2:	eeb0 7b44 	vmov.f64	d7, d4
 80228a6:	eea5 7b06 	vfma.f64	d7, d5, d6
 80228aa:	ee17 0a10 	vmov	r0, s14
 80228ae:	ee37 7b44 	vsub.f64	d7, d7, d4
 80228b2:	f000 021f 	and.w	r2, r0, #31
 80228b6:	ee95 7b06 	vfnms.f64	d7, d5, d6
 80228ba:	ed93 5b4c 	vldr	d5, [r3, #304]	@ 0x130
 80228be:	ee27 4b07 	vmul.f64	d4, d7, d7
 80228c2:	ed93 6b4e 	vldr	d6, [r3, #312]	@ 0x138
 80228c6:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 80228ca:	eea5 6b07 	vfma.f64	d6, d5, d7
 80228ce:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
 80228d2:	684d      	ldr	r5, [r1, #4]
 80228d4:	ed93 5b50 	vldr	d5, [r3, #320]	@ 0x140
 80228d8:	2100      	movs	r1, #0
 80228da:	190a      	adds	r2, r1, r4
 80228dc:	eb05 33c0 	add.w	r3, r5, r0, lsl #15
 80228e0:	eea5 0b07 	vfma.f64	d0, d5, d7
 80228e4:	ec43 2b17 	vmov	d7, r2, r3
 80228e8:	eea6 0b04 	vfma.f64	d0, d6, d4
 80228ec:	ee20 0b07 	vmul.f64	d0, d0, d7
 80228f0:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80228f4:	e7ab      	b.n	802284e <expf+0x26>
 80228f6:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 802290c <expf+0xe4>
 80228fa:	e7a8      	b.n	802284e <expf+0x26>
 80228fc:	42b17217 	.word	0x42b17217
 8022900:	c2cff1b4 	.word	0xc2cff1b4
 8022904:	c2ce8ecf 	.word	0xc2ce8ecf
 8022908:	08040400 	.word	0x08040400
 802290c:	00000000 	.word	0x00000000

08022910 <with_errnof>:
 8022910:	b510      	push	{r4, lr}
 8022912:	ed2d 8b02 	vpush	{d8}
 8022916:	eeb0 8a40 	vmov.f32	s16, s0
 802291a:	4604      	mov	r4, r0
 802291c:	f000 ff6c 	bl	80237f8 <__errno>
 8022920:	eeb0 0a48 	vmov.f32	s0, s16
 8022924:	ecbd 8b02 	vpop	{d8}
 8022928:	6004      	str	r4, [r0, #0]
 802292a:	bd10      	pop	{r4, pc}

0802292c <xflowf>:
 802292c:	b130      	cbz	r0, 802293c <xflowf+0x10>
 802292e:	eef1 7a40 	vneg.f32	s15, s0
 8022932:	ee27 0a80 	vmul.f32	s0, s15, s0
 8022936:	2022      	movs	r0, #34	@ 0x22
 8022938:	f7ff bfea 	b.w	8022910 <with_errnof>
 802293c:	eef0 7a40 	vmov.f32	s15, s0
 8022940:	e7f7      	b.n	8022932 <xflowf+0x6>
	...

08022944 <__math_uflowf>:
 8022944:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 802294c <__math_uflowf+0x8>
 8022948:	f7ff bff0 	b.w	802292c <xflowf>
 802294c:	10000000 	.word	0x10000000

08022950 <__math_may_uflowf>:
 8022950:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8022958 <__math_may_uflowf+0x8>
 8022954:	f7ff bfea 	b.w	802292c <xflowf>
 8022958:	1a200000 	.word	0x1a200000

0802295c <__math_oflowf>:
 802295c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8022964 <__math_oflowf+0x8>
 8022960:	f7ff bfe4 	b.w	802292c <xflowf>
 8022964:	70000000 	.word	0x70000000

08022968 <abort>:
 8022968:	b508      	push	{r3, lr}
 802296a:	2006      	movs	r0, #6
 802296c:	f000 ff28 	bl	80237c0 <raise>
 8022970:	2001      	movs	r0, #1
 8022972:	f002 fdab 	bl	80254cc <_exit>
	...

08022978 <__assert_func>:
 8022978:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 802297a:	4614      	mov	r4, r2
 802297c:	461a      	mov	r2, r3
 802297e:	4b09      	ldr	r3, [pc, #36]	@ (80229a4 <__assert_func+0x2c>)
 8022980:	681b      	ldr	r3, [r3, #0]
 8022982:	4605      	mov	r5, r0
 8022984:	68d8      	ldr	r0, [r3, #12]
 8022986:	b14c      	cbz	r4, 802299c <__assert_func+0x24>
 8022988:	4b07      	ldr	r3, [pc, #28]	@ (80229a8 <__assert_func+0x30>)
 802298a:	9100      	str	r1, [sp, #0]
 802298c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8022990:	4906      	ldr	r1, [pc, #24]	@ (80229ac <__assert_func+0x34>)
 8022992:	462b      	mov	r3, r5
 8022994:	f000 fde6 	bl	8023564 <fiprintf>
 8022998:	f7ff ffe6 	bl	8022968 <abort>
 802299c:	4b04      	ldr	r3, [pc, #16]	@ (80229b0 <__assert_func+0x38>)
 802299e:	461c      	mov	r4, r3
 80229a0:	e7f3      	b.n	802298a <__assert_func+0x12>
 80229a2:	bf00      	nop
 80229a4:	24000094 	.word	0x24000094
 80229a8:	08040548 	.word	0x08040548
 80229ac:	08040555 	.word	0x08040555
 80229b0:	08040583 	.word	0x08040583

080229b4 <_calloc_r>:
 80229b4:	b570      	push	{r4, r5, r6, lr}
 80229b6:	fba1 5402 	umull	r5, r4, r1, r2
 80229ba:	b934      	cbnz	r4, 80229ca <_calloc_r+0x16>
 80229bc:	4629      	mov	r1, r5
 80229be:	f000 f83f 	bl	8022a40 <_malloc_r>
 80229c2:	4606      	mov	r6, r0
 80229c4:	b928      	cbnz	r0, 80229d2 <_calloc_r+0x1e>
 80229c6:	4630      	mov	r0, r6
 80229c8:	bd70      	pop	{r4, r5, r6, pc}
 80229ca:	220c      	movs	r2, #12
 80229cc:	6002      	str	r2, [r0, #0]
 80229ce:	2600      	movs	r6, #0
 80229d0:	e7f9      	b.n	80229c6 <_calloc_r+0x12>
 80229d2:	462a      	mov	r2, r5
 80229d4:	4621      	mov	r1, r4
 80229d6:	f000 feb1 	bl	802373c <memset>
 80229da:	e7f4      	b.n	80229c6 <_calloc_r+0x12>

080229dc <malloc>:
 80229dc:	4b02      	ldr	r3, [pc, #8]	@ (80229e8 <malloc+0xc>)
 80229de:	4601      	mov	r1, r0
 80229e0:	6818      	ldr	r0, [r3, #0]
 80229e2:	f000 b82d 	b.w	8022a40 <_malloc_r>
 80229e6:	bf00      	nop
 80229e8:	24000094 	.word	0x24000094

080229ec <free>:
 80229ec:	4b02      	ldr	r3, [pc, #8]	@ (80229f8 <free+0xc>)
 80229ee:	4601      	mov	r1, r0
 80229f0:	6818      	ldr	r0, [r3, #0]
 80229f2:	f001 bd23 	b.w	802443c <_free_r>
 80229f6:	bf00      	nop
 80229f8:	24000094 	.word	0x24000094

080229fc <sbrk_aligned>:
 80229fc:	b570      	push	{r4, r5, r6, lr}
 80229fe:	4e0f      	ldr	r6, [pc, #60]	@ (8022a3c <sbrk_aligned+0x40>)
 8022a00:	460c      	mov	r4, r1
 8022a02:	6831      	ldr	r1, [r6, #0]
 8022a04:	4605      	mov	r5, r0
 8022a06:	b911      	cbnz	r1, 8022a0e <sbrk_aligned+0x12>
 8022a08:	f000 fee6 	bl	80237d8 <_sbrk_r>
 8022a0c:	6030      	str	r0, [r6, #0]
 8022a0e:	4621      	mov	r1, r4
 8022a10:	4628      	mov	r0, r5
 8022a12:	f000 fee1 	bl	80237d8 <_sbrk_r>
 8022a16:	1c43      	adds	r3, r0, #1
 8022a18:	d103      	bne.n	8022a22 <sbrk_aligned+0x26>
 8022a1a:	f04f 34ff 	mov.w	r4, #4294967295
 8022a1e:	4620      	mov	r0, r4
 8022a20:	bd70      	pop	{r4, r5, r6, pc}
 8022a22:	1cc4      	adds	r4, r0, #3
 8022a24:	f024 0403 	bic.w	r4, r4, #3
 8022a28:	42a0      	cmp	r0, r4
 8022a2a:	d0f8      	beq.n	8022a1e <sbrk_aligned+0x22>
 8022a2c:	1a21      	subs	r1, r4, r0
 8022a2e:	4628      	mov	r0, r5
 8022a30:	f000 fed2 	bl	80237d8 <_sbrk_r>
 8022a34:	3001      	adds	r0, #1
 8022a36:	d1f2      	bne.n	8022a1e <sbrk_aligned+0x22>
 8022a38:	e7ef      	b.n	8022a1a <sbrk_aligned+0x1e>
 8022a3a:	bf00      	nop
 8022a3c:	240168d0 	.word	0x240168d0

08022a40 <_malloc_r>:
 8022a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8022a44:	1ccd      	adds	r5, r1, #3
 8022a46:	f025 0503 	bic.w	r5, r5, #3
 8022a4a:	3508      	adds	r5, #8
 8022a4c:	2d0c      	cmp	r5, #12
 8022a4e:	bf38      	it	cc
 8022a50:	250c      	movcc	r5, #12
 8022a52:	2d00      	cmp	r5, #0
 8022a54:	4606      	mov	r6, r0
 8022a56:	db01      	blt.n	8022a5c <_malloc_r+0x1c>
 8022a58:	42a9      	cmp	r1, r5
 8022a5a:	d904      	bls.n	8022a66 <_malloc_r+0x26>
 8022a5c:	230c      	movs	r3, #12
 8022a5e:	6033      	str	r3, [r6, #0]
 8022a60:	2000      	movs	r0, #0
 8022a62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8022a66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8022b3c <_malloc_r+0xfc>
 8022a6a:	f000 f869 	bl	8022b40 <__malloc_lock>
 8022a6e:	f8d8 3000 	ldr.w	r3, [r8]
 8022a72:	461c      	mov	r4, r3
 8022a74:	bb44      	cbnz	r4, 8022ac8 <_malloc_r+0x88>
 8022a76:	4629      	mov	r1, r5
 8022a78:	4630      	mov	r0, r6
 8022a7a:	f7ff ffbf 	bl	80229fc <sbrk_aligned>
 8022a7e:	1c43      	adds	r3, r0, #1
 8022a80:	4604      	mov	r4, r0
 8022a82:	d158      	bne.n	8022b36 <_malloc_r+0xf6>
 8022a84:	f8d8 4000 	ldr.w	r4, [r8]
 8022a88:	4627      	mov	r7, r4
 8022a8a:	2f00      	cmp	r7, #0
 8022a8c:	d143      	bne.n	8022b16 <_malloc_r+0xd6>
 8022a8e:	2c00      	cmp	r4, #0
 8022a90:	d04b      	beq.n	8022b2a <_malloc_r+0xea>
 8022a92:	6823      	ldr	r3, [r4, #0]
 8022a94:	4639      	mov	r1, r7
 8022a96:	4630      	mov	r0, r6
 8022a98:	eb04 0903 	add.w	r9, r4, r3
 8022a9c:	f000 fe9c 	bl	80237d8 <_sbrk_r>
 8022aa0:	4581      	cmp	r9, r0
 8022aa2:	d142      	bne.n	8022b2a <_malloc_r+0xea>
 8022aa4:	6821      	ldr	r1, [r4, #0]
 8022aa6:	1a6d      	subs	r5, r5, r1
 8022aa8:	4629      	mov	r1, r5
 8022aaa:	4630      	mov	r0, r6
 8022aac:	f7ff ffa6 	bl	80229fc <sbrk_aligned>
 8022ab0:	3001      	adds	r0, #1
 8022ab2:	d03a      	beq.n	8022b2a <_malloc_r+0xea>
 8022ab4:	6823      	ldr	r3, [r4, #0]
 8022ab6:	442b      	add	r3, r5
 8022ab8:	6023      	str	r3, [r4, #0]
 8022aba:	f8d8 3000 	ldr.w	r3, [r8]
 8022abe:	685a      	ldr	r2, [r3, #4]
 8022ac0:	bb62      	cbnz	r2, 8022b1c <_malloc_r+0xdc>
 8022ac2:	f8c8 7000 	str.w	r7, [r8]
 8022ac6:	e00f      	b.n	8022ae8 <_malloc_r+0xa8>
 8022ac8:	6822      	ldr	r2, [r4, #0]
 8022aca:	1b52      	subs	r2, r2, r5
 8022acc:	d420      	bmi.n	8022b10 <_malloc_r+0xd0>
 8022ace:	2a0b      	cmp	r2, #11
 8022ad0:	d917      	bls.n	8022b02 <_malloc_r+0xc2>
 8022ad2:	1961      	adds	r1, r4, r5
 8022ad4:	42a3      	cmp	r3, r4
 8022ad6:	6025      	str	r5, [r4, #0]
 8022ad8:	bf18      	it	ne
 8022ada:	6059      	strne	r1, [r3, #4]
 8022adc:	6863      	ldr	r3, [r4, #4]
 8022ade:	bf08      	it	eq
 8022ae0:	f8c8 1000 	streq.w	r1, [r8]
 8022ae4:	5162      	str	r2, [r4, r5]
 8022ae6:	604b      	str	r3, [r1, #4]
 8022ae8:	4630      	mov	r0, r6
 8022aea:	f000 f82f 	bl	8022b4c <__malloc_unlock>
 8022aee:	f104 000b 	add.w	r0, r4, #11
 8022af2:	1d23      	adds	r3, r4, #4
 8022af4:	f020 0007 	bic.w	r0, r0, #7
 8022af8:	1ac2      	subs	r2, r0, r3
 8022afa:	bf1c      	itt	ne
 8022afc:	1a1b      	subne	r3, r3, r0
 8022afe:	50a3      	strne	r3, [r4, r2]
 8022b00:	e7af      	b.n	8022a62 <_malloc_r+0x22>
 8022b02:	6862      	ldr	r2, [r4, #4]
 8022b04:	42a3      	cmp	r3, r4
 8022b06:	bf0c      	ite	eq
 8022b08:	f8c8 2000 	streq.w	r2, [r8]
 8022b0c:	605a      	strne	r2, [r3, #4]
 8022b0e:	e7eb      	b.n	8022ae8 <_malloc_r+0xa8>
 8022b10:	4623      	mov	r3, r4
 8022b12:	6864      	ldr	r4, [r4, #4]
 8022b14:	e7ae      	b.n	8022a74 <_malloc_r+0x34>
 8022b16:	463c      	mov	r4, r7
 8022b18:	687f      	ldr	r7, [r7, #4]
 8022b1a:	e7b6      	b.n	8022a8a <_malloc_r+0x4a>
 8022b1c:	461a      	mov	r2, r3
 8022b1e:	685b      	ldr	r3, [r3, #4]
 8022b20:	42a3      	cmp	r3, r4
 8022b22:	d1fb      	bne.n	8022b1c <_malloc_r+0xdc>
 8022b24:	2300      	movs	r3, #0
 8022b26:	6053      	str	r3, [r2, #4]
 8022b28:	e7de      	b.n	8022ae8 <_malloc_r+0xa8>
 8022b2a:	230c      	movs	r3, #12
 8022b2c:	6033      	str	r3, [r6, #0]
 8022b2e:	4630      	mov	r0, r6
 8022b30:	f000 f80c 	bl	8022b4c <__malloc_unlock>
 8022b34:	e794      	b.n	8022a60 <_malloc_r+0x20>
 8022b36:	6005      	str	r5, [r0, #0]
 8022b38:	e7d6      	b.n	8022ae8 <_malloc_r+0xa8>
 8022b3a:	bf00      	nop
 8022b3c:	240168d4 	.word	0x240168d4

08022b40 <__malloc_lock>:
 8022b40:	4801      	ldr	r0, [pc, #4]	@ (8022b48 <__malloc_lock+0x8>)
 8022b42:	f000 be84 	b.w	802384e <__retarget_lock_acquire_recursive>
 8022b46:	bf00      	nop
 8022b48:	24016a14 	.word	0x24016a14

08022b4c <__malloc_unlock>:
 8022b4c:	4801      	ldr	r0, [pc, #4]	@ (8022b54 <__malloc_unlock+0x8>)
 8022b4e:	f000 be7f 	b.w	8023850 <__retarget_lock_release_recursive>
 8022b52:	bf00      	nop
 8022b54:	24016a14 	.word	0x24016a14

08022b58 <_realloc_r>:
 8022b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022b5c:	4607      	mov	r7, r0
 8022b5e:	4614      	mov	r4, r2
 8022b60:	460d      	mov	r5, r1
 8022b62:	b921      	cbnz	r1, 8022b6e <_realloc_r+0x16>
 8022b64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8022b68:	4611      	mov	r1, r2
 8022b6a:	f7ff bf69 	b.w	8022a40 <_malloc_r>
 8022b6e:	b92a      	cbnz	r2, 8022b7c <_realloc_r+0x24>
 8022b70:	f001 fc64 	bl	802443c <_free_r>
 8022b74:	4625      	mov	r5, r4
 8022b76:	4628      	mov	r0, r5
 8022b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022b7c:	f002 f822 	bl	8024bc4 <_malloc_usable_size_r>
 8022b80:	4284      	cmp	r4, r0
 8022b82:	4606      	mov	r6, r0
 8022b84:	d802      	bhi.n	8022b8c <_realloc_r+0x34>
 8022b86:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8022b8a:	d8f4      	bhi.n	8022b76 <_realloc_r+0x1e>
 8022b8c:	4621      	mov	r1, r4
 8022b8e:	4638      	mov	r0, r7
 8022b90:	f7ff ff56 	bl	8022a40 <_malloc_r>
 8022b94:	4680      	mov	r8, r0
 8022b96:	b908      	cbnz	r0, 8022b9c <_realloc_r+0x44>
 8022b98:	4645      	mov	r5, r8
 8022b9a:	e7ec      	b.n	8022b76 <_realloc_r+0x1e>
 8022b9c:	42b4      	cmp	r4, r6
 8022b9e:	4622      	mov	r2, r4
 8022ba0:	4629      	mov	r1, r5
 8022ba2:	bf28      	it	cs
 8022ba4:	4632      	movcs	r2, r6
 8022ba6:	f000 fe54 	bl	8023852 <memcpy>
 8022baa:	4629      	mov	r1, r5
 8022bac:	4638      	mov	r0, r7
 8022bae:	f001 fc45 	bl	802443c <_free_r>
 8022bb2:	e7f1      	b.n	8022b98 <_realloc_r+0x40>

08022bb4 <__cvt>:
 8022bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8022bb6:	ed2d 8b02 	vpush	{d8}
 8022bba:	eeb0 8b40 	vmov.f64	d8, d0
 8022bbe:	b085      	sub	sp, #20
 8022bc0:	4617      	mov	r7, r2
 8022bc2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8022bc4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8022bc6:	ee18 2a90 	vmov	r2, s17
 8022bca:	f025 0520 	bic.w	r5, r5, #32
 8022bce:	2a00      	cmp	r2, #0
 8022bd0:	bfb6      	itet	lt
 8022bd2:	222d      	movlt	r2, #45	@ 0x2d
 8022bd4:	2200      	movge	r2, #0
 8022bd6:	eeb1 8b40 	vneglt.f64	d8, d0
 8022bda:	2d46      	cmp	r5, #70	@ 0x46
 8022bdc:	460c      	mov	r4, r1
 8022bde:	701a      	strb	r2, [r3, #0]
 8022be0:	d004      	beq.n	8022bec <__cvt+0x38>
 8022be2:	2d45      	cmp	r5, #69	@ 0x45
 8022be4:	d100      	bne.n	8022be8 <__cvt+0x34>
 8022be6:	3401      	adds	r4, #1
 8022be8:	2102      	movs	r1, #2
 8022bea:	e000      	b.n	8022bee <__cvt+0x3a>
 8022bec:	2103      	movs	r1, #3
 8022bee:	ab03      	add	r3, sp, #12
 8022bf0:	9301      	str	r3, [sp, #4]
 8022bf2:	ab02      	add	r3, sp, #8
 8022bf4:	9300      	str	r3, [sp, #0]
 8022bf6:	4622      	mov	r2, r4
 8022bf8:	4633      	mov	r3, r6
 8022bfa:	eeb0 0b48 	vmov.f64	d0, d8
 8022bfe:	f000 febf 	bl	8023980 <_dtoa_r>
 8022c02:	2d47      	cmp	r5, #71	@ 0x47
 8022c04:	d114      	bne.n	8022c30 <__cvt+0x7c>
 8022c06:	07fb      	lsls	r3, r7, #31
 8022c08:	d50a      	bpl.n	8022c20 <__cvt+0x6c>
 8022c0a:	1902      	adds	r2, r0, r4
 8022c0c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8022c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022c14:	bf08      	it	eq
 8022c16:	9203      	streq	r2, [sp, #12]
 8022c18:	2130      	movs	r1, #48	@ 0x30
 8022c1a:	9b03      	ldr	r3, [sp, #12]
 8022c1c:	4293      	cmp	r3, r2
 8022c1e:	d319      	bcc.n	8022c54 <__cvt+0xa0>
 8022c20:	9b03      	ldr	r3, [sp, #12]
 8022c22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8022c24:	1a1b      	subs	r3, r3, r0
 8022c26:	6013      	str	r3, [r2, #0]
 8022c28:	b005      	add	sp, #20
 8022c2a:	ecbd 8b02 	vpop	{d8}
 8022c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022c30:	2d46      	cmp	r5, #70	@ 0x46
 8022c32:	eb00 0204 	add.w	r2, r0, r4
 8022c36:	d1e9      	bne.n	8022c0c <__cvt+0x58>
 8022c38:	7803      	ldrb	r3, [r0, #0]
 8022c3a:	2b30      	cmp	r3, #48	@ 0x30
 8022c3c:	d107      	bne.n	8022c4e <__cvt+0x9a>
 8022c3e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8022c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022c46:	bf1c      	itt	ne
 8022c48:	f1c4 0401 	rsbne	r4, r4, #1
 8022c4c:	6034      	strne	r4, [r6, #0]
 8022c4e:	6833      	ldr	r3, [r6, #0]
 8022c50:	441a      	add	r2, r3
 8022c52:	e7db      	b.n	8022c0c <__cvt+0x58>
 8022c54:	1c5c      	adds	r4, r3, #1
 8022c56:	9403      	str	r4, [sp, #12]
 8022c58:	7019      	strb	r1, [r3, #0]
 8022c5a:	e7de      	b.n	8022c1a <__cvt+0x66>

08022c5c <__exponent>:
 8022c5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8022c5e:	2900      	cmp	r1, #0
 8022c60:	bfba      	itte	lt
 8022c62:	4249      	neglt	r1, r1
 8022c64:	232d      	movlt	r3, #45	@ 0x2d
 8022c66:	232b      	movge	r3, #43	@ 0x2b
 8022c68:	2909      	cmp	r1, #9
 8022c6a:	7002      	strb	r2, [r0, #0]
 8022c6c:	7043      	strb	r3, [r0, #1]
 8022c6e:	dd29      	ble.n	8022cc4 <__exponent+0x68>
 8022c70:	f10d 0307 	add.w	r3, sp, #7
 8022c74:	461d      	mov	r5, r3
 8022c76:	270a      	movs	r7, #10
 8022c78:	461a      	mov	r2, r3
 8022c7a:	fbb1 f6f7 	udiv	r6, r1, r7
 8022c7e:	fb07 1416 	mls	r4, r7, r6, r1
 8022c82:	3430      	adds	r4, #48	@ 0x30
 8022c84:	f802 4c01 	strb.w	r4, [r2, #-1]
 8022c88:	460c      	mov	r4, r1
 8022c8a:	2c63      	cmp	r4, #99	@ 0x63
 8022c8c:	f103 33ff 	add.w	r3, r3, #4294967295
 8022c90:	4631      	mov	r1, r6
 8022c92:	dcf1      	bgt.n	8022c78 <__exponent+0x1c>
 8022c94:	3130      	adds	r1, #48	@ 0x30
 8022c96:	1e94      	subs	r4, r2, #2
 8022c98:	f803 1c01 	strb.w	r1, [r3, #-1]
 8022c9c:	1c41      	adds	r1, r0, #1
 8022c9e:	4623      	mov	r3, r4
 8022ca0:	42ab      	cmp	r3, r5
 8022ca2:	d30a      	bcc.n	8022cba <__exponent+0x5e>
 8022ca4:	f10d 0309 	add.w	r3, sp, #9
 8022ca8:	1a9b      	subs	r3, r3, r2
 8022caa:	42ac      	cmp	r4, r5
 8022cac:	bf88      	it	hi
 8022cae:	2300      	movhi	r3, #0
 8022cb0:	3302      	adds	r3, #2
 8022cb2:	4403      	add	r3, r0
 8022cb4:	1a18      	subs	r0, r3, r0
 8022cb6:	b003      	add	sp, #12
 8022cb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022cba:	f813 6b01 	ldrb.w	r6, [r3], #1
 8022cbe:	f801 6f01 	strb.w	r6, [r1, #1]!
 8022cc2:	e7ed      	b.n	8022ca0 <__exponent+0x44>
 8022cc4:	2330      	movs	r3, #48	@ 0x30
 8022cc6:	3130      	adds	r1, #48	@ 0x30
 8022cc8:	7083      	strb	r3, [r0, #2]
 8022cca:	70c1      	strb	r1, [r0, #3]
 8022ccc:	1d03      	adds	r3, r0, #4
 8022cce:	e7f1      	b.n	8022cb4 <__exponent+0x58>

08022cd0 <_printf_float>:
 8022cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022cd4:	b08d      	sub	sp, #52	@ 0x34
 8022cd6:	460c      	mov	r4, r1
 8022cd8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8022cdc:	4616      	mov	r6, r2
 8022cde:	461f      	mov	r7, r3
 8022ce0:	4605      	mov	r5, r0
 8022ce2:	f000 fd75 	bl	80237d0 <_localeconv_r>
 8022ce6:	f8d0 b000 	ldr.w	fp, [r0]
 8022cea:	4658      	mov	r0, fp
 8022cec:	f7dd fb58 	bl	80003a0 <strlen>
 8022cf0:	2300      	movs	r3, #0
 8022cf2:	930a      	str	r3, [sp, #40]	@ 0x28
 8022cf4:	f8d8 3000 	ldr.w	r3, [r8]
 8022cf8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8022cfc:	6822      	ldr	r2, [r4, #0]
 8022cfe:	9005      	str	r0, [sp, #20]
 8022d00:	3307      	adds	r3, #7
 8022d02:	f023 0307 	bic.w	r3, r3, #7
 8022d06:	f103 0108 	add.w	r1, r3, #8
 8022d0a:	f8c8 1000 	str.w	r1, [r8]
 8022d0e:	ed93 0b00 	vldr	d0, [r3]
 8022d12:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8022f70 <_printf_float+0x2a0>
 8022d16:	eeb0 7bc0 	vabs.f64	d7, d0
 8022d1a:	eeb4 7b46 	vcmp.f64	d7, d6
 8022d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022d22:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8022d26:	dd24      	ble.n	8022d72 <_printf_float+0xa2>
 8022d28:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8022d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022d30:	d502      	bpl.n	8022d38 <_printf_float+0x68>
 8022d32:	232d      	movs	r3, #45	@ 0x2d
 8022d34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8022d38:	498f      	ldr	r1, [pc, #572]	@ (8022f78 <_printf_float+0x2a8>)
 8022d3a:	4b90      	ldr	r3, [pc, #576]	@ (8022f7c <_printf_float+0x2ac>)
 8022d3c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8022d40:	bf8c      	ite	hi
 8022d42:	4688      	movhi	r8, r1
 8022d44:	4698      	movls	r8, r3
 8022d46:	f022 0204 	bic.w	r2, r2, #4
 8022d4a:	2303      	movs	r3, #3
 8022d4c:	6123      	str	r3, [r4, #16]
 8022d4e:	6022      	str	r2, [r4, #0]
 8022d50:	f04f 0a00 	mov.w	sl, #0
 8022d54:	9700      	str	r7, [sp, #0]
 8022d56:	4633      	mov	r3, r6
 8022d58:	aa0b      	add	r2, sp, #44	@ 0x2c
 8022d5a:	4621      	mov	r1, r4
 8022d5c:	4628      	mov	r0, r5
 8022d5e:	f000 f9d1 	bl	8023104 <_printf_common>
 8022d62:	3001      	adds	r0, #1
 8022d64:	f040 8089 	bne.w	8022e7a <_printf_float+0x1aa>
 8022d68:	f04f 30ff 	mov.w	r0, #4294967295
 8022d6c:	b00d      	add	sp, #52	@ 0x34
 8022d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022d72:	eeb4 0b40 	vcmp.f64	d0, d0
 8022d76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022d7a:	d709      	bvc.n	8022d90 <_printf_float+0xc0>
 8022d7c:	ee10 3a90 	vmov	r3, s1
 8022d80:	2b00      	cmp	r3, #0
 8022d82:	bfbc      	itt	lt
 8022d84:	232d      	movlt	r3, #45	@ 0x2d
 8022d86:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8022d8a:	497d      	ldr	r1, [pc, #500]	@ (8022f80 <_printf_float+0x2b0>)
 8022d8c:	4b7d      	ldr	r3, [pc, #500]	@ (8022f84 <_printf_float+0x2b4>)
 8022d8e:	e7d5      	b.n	8022d3c <_printf_float+0x6c>
 8022d90:	6863      	ldr	r3, [r4, #4]
 8022d92:	1c59      	adds	r1, r3, #1
 8022d94:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8022d98:	d139      	bne.n	8022e0e <_printf_float+0x13e>
 8022d9a:	2306      	movs	r3, #6
 8022d9c:	6063      	str	r3, [r4, #4]
 8022d9e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8022da2:	2300      	movs	r3, #0
 8022da4:	6022      	str	r2, [r4, #0]
 8022da6:	9303      	str	r3, [sp, #12]
 8022da8:	ab0a      	add	r3, sp, #40	@ 0x28
 8022daa:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8022dae:	ab09      	add	r3, sp, #36	@ 0x24
 8022db0:	9300      	str	r3, [sp, #0]
 8022db2:	6861      	ldr	r1, [r4, #4]
 8022db4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8022db8:	4628      	mov	r0, r5
 8022dba:	f7ff fefb 	bl	8022bb4 <__cvt>
 8022dbe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8022dc2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8022dc4:	4680      	mov	r8, r0
 8022dc6:	d129      	bne.n	8022e1c <_printf_float+0x14c>
 8022dc8:	1cc8      	adds	r0, r1, #3
 8022dca:	db02      	blt.n	8022dd2 <_printf_float+0x102>
 8022dcc:	6863      	ldr	r3, [r4, #4]
 8022dce:	4299      	cmp	r1, r3
 8022dd0:	dd41      	ble.n	8022e56 <_printf_float+0x186>
 8022dd2:	f1a9 0902 	sub.w	r9, r9, #2
 8022dd6:	fa5f f989 	uxtb.w	r9, r9
 8022dda:	3901      	subs	r1, #1
 8022ddc:	464a      	mov	r2, r9
 8022dde:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8022de2:	9109      	str	r1, [sp, #36]	@ 0x24
 8022de4:	f7ff ff3a 	bl	8022c5c <__exponent>
 8022de8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8022dea:	1813      	adds	r3, r2, r0
 8022dec:	2a01      	cmp	r2, #1
 8022dee:	4682      	mov	sl, r0
 8022df0:	6123      	str	r3, [r4, #16]
 8022df2:	dc02      	bgt.n	8022dfa <_printf_float+0x12a>
 8022df4:	6822      	ldr	r2, [r4, #0]
 8022df6:	07d2      	lsls	r2, r2, #31
 8022df8:	d501      	bpl.n	8022dfe <_printf_float+0x12e>
 8022dfa:	3301      	adds	r3, #1
 8022dfc:	6123      	str	r3, [r4, #16]
 8022dfe:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8022e02:	2b00      	cmp	r3, #0
 8022e04:	d0a6      	beq.n	8022d54 <_printf_float+0x84>
 8022e06:	232d      	movs	r3, #45	@ 0x2d
 8022e08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8022e0c:	e7a2      	b.n	8022d54 <_printf_float+0x84>
 8022e0e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8022e12:	d1c4      	bne.n	8022d9e <_printf_float+0xce>
 8022e14:	2b00      	cmp	r3, #0
 8022e16:	d1c2      	bne.n	8022d9e <_printf_float+0xce>
 8022e18:	2301      	movs	r3, #1
 8022e1a:	e7bf      	b.n	8022d9c <_printf_float+0xcc>
 8022e1c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8022e20:	d9db      	bls.n	8022dda <_printf_float+0x10a>
 8022e22:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8022e26:	d118      	bne.n	8022e5a <_printf_float+0x18a>
 8022e28:	2900      	cmp	r1, #0
 8022e2a:	6863      	ldr	r3, [r4, #4]
 8022e2c:	dd0b      	ble.n	8022e46 <_printf_float+0x176>
 8022e2e:	6121      	str	r1, [r4, #16]
 8022e30:	b913      	cbnz	r3, 8022e38 <_printf_float+0x168>
 8022e32:	6822      	ldr	r2, [r4, #0]
 8022e34:	07d0      	lsls	r0, r2, #31
 8022e36:	d502      	bpl.n	8022e3e <_printf_float+0x16e>
 8022e38:	3301      	adds	r3, #1
 8022e3a:	440b      	add	r3, r1
 8022e3c:	6123      	str	r3, [r4, #16]
 8022e3e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8022e40:	f04f 0a00 	mov.w	sl, #0
 8022e44:	e7db      	b.n	8022dfe <_printf_float+0x12e>
 8022e46:	b913      	cbnz	r3, 8022e4e <_printf_float+0x17e>
 8022e48:	6822      	ldr	r2, [r4, #0]
 8022e4a:	07d2      	lsls	r2, r2, #31
 8022e4c:	d501      	bpl.n	8022e52 <_printf_float+0x182>
 8022e4e:	3302      	adds	r3, #2
 8022e50:	e7f4      	b.n	8022e3c <_printf_float+0x16c>
 8022e52:	2301      	movs	r3, #1
 8022e54:	e7f2      	b.n	8022e3c <_printf_float+0x16c>
 8022e56:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8022e5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8022e5c:	4299      	cmp	r1, r3
 8022e5e:	db05      	blt.n	8022e6c <_printf_float+0x19c>
 8022e60:	6823      	ldr	r3, [r4, #0]
 8022e62:	6121      	str	r1, [r4, #16]
 8022e64:	07d8      	lsls	r0, r3, #31
 8022e66:	d5ea      	bpl.n	8022e3e <_printf_float+0x16e>
 8022e68:	1c4b      	adds	r3, r1, #1
 8022e6a:	e7e7      	b.n	8022e3c <_printf_float+0x16c>
 8022e6c:	2900      	cmp	r1, #0
 8022e6e:	bfd4      	ite	le
 8022e70:	f1c1 0202 	rsble	r2, r1, #2
 8022e74:	2201      	movgt	r2, #1
 8022e76:	4413      	add	r3, r2
 8022e78:	e7e0      	b.n	8022e3c <_printf_float+0x16c>
 8022e7a:	6823      	ldr	r3, [r4, #0]
 8022e7c:	055a      	lsls	r2, r3, #21
 8022e7e:	d407      	bmi.n	8022e90 <_printf_float+0x1c0>
 8022e80:	6923      	ldr	r3, [r4, #16]
 8022e82:	4642      	mov	r2, r8
 8022e84:	4631      	mov	r1, r6
 8022e86:	4628      	mov	r0, r5
 8022e88:	47b8      	blx	r7
 8022e8a:	3001      	adds	r0, #1
 8022e8c:	d12a      	bne.n	8022ee4 <_printf_float+0x214>
 8022e8e:	e76b      	b.n	8022d68 <_printf_float+0x98>
 8022e90:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8022e94:	f240 80e0 	bls.w	8023058 <_printf_float+0x388>
 8022e98:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8022e9c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8022ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022ea4:	d133      	bne.n	8022f0e <_printf_float+0x23e>
 8022ea6:	4a38      	ldr	r2, [pc, #224]	@ (8022f88 <_printf_float+0x2b8>)
 8022ea8:	2301      	movs	r3, #1
 8022eaa:	4631      	mov	r1, r6
 8022eac:	4628      	mov	r0, r5
 8022eae:	47b8      	blx	r7
 8022eb0:	3001      	adds	r0, #1
 8022eb2:	f43f af59 	beq.w	8022d68 <_printf_float+0x98>
 8022eb6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8022eba:	4543      	cmp	r3, r8
 8022ebc:	db02      	blt.n	8022ec4 <_printf_float+0x1f4>
 8022ebe:	6823      	ldr	r3, [r4, #0]
 8022ec0:	07d8      	lsls	r0, r3, #31
 8022ec2:	d50f      	bpl.n	8022ee4 <_printf_float+0x214>
 8022ec4:	9b05      	ldr	r3, [sp, #20]
 8022ec6:	465a      	mov	r2, fp
 8022ec8:	4631      	mov	r1, r6
 8022eca:	4628      	mov	r0, r5
 8022ecc:	47b8      	blx	r7
 8022ece:	3001      	adds	r0, #1
 8022ed0:	f43f af4a 	beq.w	8022d68 <_printf_float+0x98>
 8022ed4:	f04f 0900 	mov.w	r9, #0
 8022ed8:	f108 38ff 	add.w	r8, r8, #4294967295
 8022edc:	f104 0a1a 	add.w	sl, r4, #26
 8022ee0:	45c8      	cmp	r8, r9
 8022ee2:	dc09      	bgt.n	8022ef8 <_printf_float+0x228>
 8022ee4:	6823      	ldr	r3, [r4, #0]
 8022ee6:	079b      	lsls	r3, r3, #30
 8022ee8:	f100 8107 	bmi.w	80230fa <_printf_float+0x42a>
 8022eec:	68e0      	ldr	r0, [r4, #12]
 8022eee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8022ef0:	4298      	cmp	r0, r3
 8022ef2:	bfb8      	it	lt
 8022ef4:	4618      	movlt	r0, r3
 8022ef6:	e739      	b.n	8022d6c <_printf_float+0x9c>
 8022ef8:	2301      	movs	r3, #1
 8022efa:	4652      	mov	r2, sl
 8022efc:	4631      	mov	r1, r6
 8022efe:	4628      	mov	r0, r5
 8022f00:	47b8      	blx	r7
 8022f02:	3001      	adds	r0, #1
 8022f04:	f43f af30 	beq.w	8022d68 <_printf_float+0x98>
 8022f08:	f109 0901 	add.w	r9, r9, #1
 8022f0c:	e7e8      	b.n	8022ee0 <_printf_float+0x210>
 8022f0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022f10:	2b00      	cmp	r3, #0
 8022f12:	dc3b      	bgt.n	8022f8c <_printf_float+0x2bc>
 8022f14:	4a1c      	ldr	r2, [pc, #112]	@ (8022f88 <_printf_float+0x2b8>)
 8022f16:	2301      	movs	r3, #1
 8022f18:	4631      	mov	r1, r6
 8022f1a:	4628      	mov	r0, r5
 8022f1c:	47b8      	blx	r7
 8022f1e:	3001      	adds	r0, #1
 8022f20:	f43f af22 	beq.w	8022d68 <_printf_float+0x98>
 8022f24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8022f28:	ea59 0303 	orrs.w	r3, r9, r3
 8022f2c:	d102      	bne.n	8022f34 <_printf_float+0x264>
 8022f2e:	6823      	ldr	r3, [r4, #0]
 8022f30:	07d9      	lsls	r1, r3, #31
 8022f32:	d5d7      	bpl.n	8022ee4 <_printf_float+0x214>
 8022f34:	9b05      	ldr	r3, [sp, #20]
 8022f36:	465a      	mov	r2, fp
 8022f38:	4631      	mov	r1, r6
 8022f3a:	4628      	mov	r0, r5
 8022f3c:	47b8      	blx	r7
 8022f3e:	3001      	adds	r0, #1
 8022f40:	f43f af12 	beq.w	8022d68 <_printf_float+0x98>
 8022f44:	f04f 0a00 	mov.w	sl, #0
 8022f48:	f104 0b1a 	add.w	fp, r4, #26
 8022f4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022f4e:	425b      	negs	r3, r3
 8022f50:	4553      	cmp	r3, sl
 8022f52:	dc01      	bgt.n	8022f58 <_printf_float+0x288>
 8022f54:	464b      	mov	r3, r9
 8022f56:	e794      	b.n	8022e82 <_printf_float+0x1b2>
 8022f58:	2301      	movs	r3, #1
 8022f5a:	465a      	mov	r2, fp
 8022f5c:	4631      	mov	r1, r6
 8022f5e:	4628      	mov	r0, r5
 8022f60:	47b8      	blx	r7
 8022f62:	3001      	adds	r0, #1
 8022f64:	f43f af00 	beq.w	8022d68 <_printf_float+0x98>
 8022f68:	f10a 0a01 	add.w	sl, sl, #1
 8022f6c:	e7ee      	b.n	8022f4c <_printf_float+0x27c>
 8022f6e:	bf00      	nop
 8022f70:	ffffffff 	.word	0xffffffff
 8022f74:	7fefffff 	.word	0x7fefffff
 8022f78:	08040588 	.word	0x08040588
 8022f7c:	08040584 	.word	0x08040584
 8022f80:	08040590 	.word	0x08040590
 8022f84:	0804058c 	.word	0x0804058c
 8022f88:	08040594 	.word	0x08040594
 8022f8c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8022f8e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8022f92:	4553      	cmp	r3, sl
 8022f94:	bfa8      	it	ge
 8022f96:	4653      	movge	r3, sl
 8022f98:	2b00      	cmp	r3, #0
 8022f9a:	4699      	mov	r9, r3
 8022f9c:	dc37      	bgt.n	802300e <_printf_float+0x33e>
 8022f9e:	2300      	movs	r3, #0
 8022fa0:	9307      	str	r3, [sp, #28]
 8022fa2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8022fa6:	f104 021a 	add.w	r2, r4, #26
 8022faa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8022fac:	9907      	ldr	r1, [sp, #28]
 8022fae:	9306      	str	r3, [sp, #24]
 8022fb0:	eba3 0309 	sub.w	r3, r3, r9
 8022fb4:	428b      	cmp	r3, r1
 8022fb6:	dc31      	bgt.n	802301c <_printf_float+0x34c>
 8022fb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022fba:	459a      	cmp	sl, r3
 8022fbc:	dc3b      	bgt.n	8023036 <_printf_float+0x366>
 8022fbe:	6823      	ldr	r3, [r4, #0]
 8022fc0:	07da      	lsls	r2, r3, #31
 8022fc2:	d438      	bmi.n	8023036 <_printf_float+0x366>
 8022fc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022fc6:	ebaa 0903 	sub.w	r9, sl, r3
 8022fca:	9b06      	ldr	r3, [sp, #24]
 8022fcc:	ebaa 0303 	sub.w	r3, sl, r3
 8022fd0:	4599      	cmp	r9, r3
 8022fd2:	bfa8      	it	ge
 8022fd4:	4699      	movge	r9, r3
 8022fd6:	f1b9 0f00 	cmp.w	r9, #0
 8022fda:	dc34      	bgt.n	8023046 <_printf_float+0x376>
 8022fdc:	f04f 0800 	mov.w	r8, #0
 8022fe0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8022fe4:	f104 0b1a 	add.w	fp, r4, #26
 8022fe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022fea:	ebaa 0303 	sub.w	r3, sl, r3
 8022fee:	eba3 0309 	sub.w	r3, r3, r9
 8022ff2:	4543      	cmp	r3, r8
 8022ff4:	f77f af76 	ble.w	8022ee4 <_printf_float+0x214>
 8022ff8:	2301      	movs	r3, #1
 8022ffa:	465a      	mov	r2, fp
 8022ffc:	4631      	mov	r1, r6
 8022ffe:	4628      	mov	r0, r5
 8023000:	47b8      	blx	r7
 8023002:	3001      	adds	r0, #1
 8023004:	f43f aeb0 	beq.w	8022d68 <_printf_float+0x98>
 8023008:	f108 0801 	add.w	r8, r8, #1
 802300c:	e7ec      	b.n	8022fe8 <_printf_float+0x318>
 802300e:	4642      	mov	r2, r8
 8023010:	4631      	mov	r1, r6
 8023012:	4628      	mov	r0, r5
 8023014:	47b8      	blx	r7
 8023016:	3001      	adds	r0, #1
 8023018:	d1c1      	bne.n	8022f9e <_printf_float+0x2ce>
 802301a:	e6a5      	b.n	8022d68 <_printf_float+0x98>
 802301c:	2301      	movs	r3, #1
 802301e:	4631      	mov	r1, r6
 8023020:	4628      	mov	r0, r5
 8023022:	9206      	str	r2, [sp, #24]
 8023024:	47b8      	blx	r7
 8023026:	3001      	adds	r0, #1
 8023028:	f43f ae9e 	beq.w	8022d68 <_printf_float+0x98>
 802302c:	9b07      	ldr	r3, [sp, #28]
 802302e:	9a06      	ldr	r2, [sp, #24]
 8023030:	3301      	adds	r3, #1
 8023032:	9307      	str	r3, [sp, #28]
 8023034:	e7b9      	b.n	8022faa <_printf_float+0x2da>
 8023036:	9b05      	ldr	r3, [sp, #20]
 8023038:	465a      	mov	r2, fp
 802303a:	4631      	mov	r1, r6
 802303c:	4628      	mov	r0, r5
 802303e:	47b8      	blx	r7
 8023040:	3001      	adds	r0, #1
 8023042:	d1bf      	bne.n	8022fc4 <_printf_float+0x2f4>
 8023044:	e690      	b.n	8022d68 <_printf_float+0x98>
 8023046:	9a06      	ldr	r2, [sp, #24]
 8023048:	464b      	mov	r3, r9
 802304a:	4442      	add	r2, r8
 802304c:	4631      	mov	r1, r6
 802304e:	4628      	mov	r0, r5
 8023050:	47b8      	blx	r7
 8023052:	3001      	adds	r0, #1
 8023054:	d1c2      	bne.n	8022fdc <_printf_float+0x30c>
 8023056:	e687      	b.n	8022d68 <_printf_float+0x98>
 8023058:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 802305c:	f1b9 0f01 	cmp.w	r9, #1
 8023060:	dc01      	bgt.n	8023066 <_printf_float+0x396>
 8023062:	07db      	lsls	r3, r3, #31
 8023064:	d536      	bpl.n	80230d4 <_printf_float+0x404>
 8023066:	2301      	movs	r3, #1
 8023068:	4642      	mov	r2, r8
 802306a:	4631      	mov	r1, r6
 802306c:	4628      	mov	r0, r5
 802306e:	47b8      	blx	r7
 8023070:	3001      	adds	r0, #1
 8023072:	f43f ae79 	beq.w	8022d68 <_printf_float+0x98>
 8023076:	9b05      	ldr	r3, [sp, #20]
 8023078:	465a      	mov	r2, fp
 802307a:	4631      	mov	r1, r6
 802307c:	4628      	mov	r0, r5
 802307e:	47b8      	blx	r7
 8023080:	3001      	adds	r0, #1
 8023082:	f43f ae71 	beq.w	8022d68 <_printf_float+0x98>
 8023086:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 802308a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 802308e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023092:	f109 39ff 	add.w	r9, r9, #4294967295
 8023096:	d018      	beq.n	80230ca <_printf_float+0x3fa>
 8023098:	464b      	mov	r3, r9
 802309a:	f108 0201 	add.w	r2, r8, #1
 802309e:	4631      	mov	r1, r6
 80230a0:	4628      	mov	r0, r5
 80230a2:	47b8      	blx	r7
 80230a4:	3001      	adds	r0, #1
 80230a6:	d10c      	bne.n	80230c2 <_printf_float+0x3f2>
 80230a8:	e65e      	b.n	8022d68 <_printf_float+0x98>
 80230aa:	2301      	movs	r3, #1
 80230ac:	465a      	mov	r2, fp
 80230ae:	4631      	mov	r1, r6
 80230b0:	4628      	mov	r0, r5
 80230b2:	47b8      	blx	r7
 80230b4:	3001      	adds	r0, #1
 80230b6:	f43f ae57 	beq.w	8022d68 <_printf_float+0x98>
 80230ba:	f108 0801 	add.w	r8, r8, #1
 80230be:	45c8      	cmp	r8, r9
 80230c0:	dbf3      	blt.n	80230aa <_printf_float+0x3da>
 80230c2:	4653      	mov	r3, sl
 80230c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80230c8:	e6dc      	b.n	8022e84 <_printf_float+0x1b4>
 80230ca:	f04f 0800 	mov.w	r8, #0
 80230ce:	f104 0b1a 	add.w	fp, r4, #26
 80230d2:	e7f4      	b.n	80230be <_printf_float+0x3ee>
 80230d4:	2301      	movs	r3, #1
 80230d6:	4642      	mov	r2, r8
 80230d8:	e7e1      	b.n	802309e <_printf_float+0x3ce>
 80230da:	2301      	movs	r3, #1
 80230dc:	464a      	mov	r2, r9
 80230de:	4631      	mov	r1, r6
 80230e0:	4628      	mov	r0, r5
 80230e2:	47b8      	blx	r7
 80230e4:	3001      	adds	r0, #1
 80230e6:	f43f ae3f 	beq.w	8022d68 <_printf_float+0x98>
 80230ea:	f108 0801 	add.w	r8, r8, #1
 80230ee:	68e3      	ldr	r3, [r4, #12]
 80230f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80230f2:	1a5b      	subs	r3, r3, r1
 80230f4:	4543      	cmp	r3, r8
 80230f6:	dcf0      	bgt.n	80230da <_printf_float+0x40a>
 80230f8:	e6f8      	b.n	8022eec <_printf_float+0x21c>
 80230fa:	f04f 0800 	mov.w	r8, #0
 80230fe:	f104 0919 	add.w	r9, r4, #25
 8023102:	e7f4      	b.n	80230ee <_printf_float+0x41e>

08023104 <_printf_common>:
 8023104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023108:	4616      	mov	r6, r2
 802310a:	4698      	mov	r8, r3
 802310c:	688a      	ldr	r2, [r1, #8]
 802310e:	690b      	ldr	r3, [r1, #16]
 8023110:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8023114:	4293      	cmp	r3, r2
 8023116:	bfb8      	it	lt
 8023118:	4613      	movlt	r3, r2
 802311a:	6033      	str	r3, [r6, #0]
 802311c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8023120:	4607      	mov	r7, r0
 8023122:	460c      	mov	r4, r1
 8023124:	b10a      	cbz	r2, 802312a <_printf_common+0x26>
 8023126:	3301      	adds	r3, #1
 8023128:	6033      	str	r3, [r6, #0]
 802312a:	6823      	ldr	r3, [r4, #0]
 802312c:	0699      	lsls	r1, r3, #26
 802312e:	bf42      	ittt	mi
 8023130:	6833      	ldrmi	r3, [r6, #0]
 8023132:	3302      	addmi	r3, #2
 8023134:	6033      	strmi	r3, [r6, #0]
 8023136:	6825      	ldr	r5, [r4, #0]
 8023138:	f015 0506 	ands.w	r5, r5, #6
 802313c:	d106      	bne.n	802314c <_printf_common+0x48>
 802313e:	f104 0a19 	add.w	sl, r4, #25
 8023142:	68e3      	ldr	r3, [r4, #12]
 8023144:	6832      	ldr	r2, [r6, #0]
 8023146:	1a9b      	subs	r3, r3, r2
 8023148:	42ab      	cmp	r3, r5
 802314a:	dc26      	bgt.n	802319a <_printf_common+0x96>
 802314c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8023150:	6822      	ldr	r2, [r4, #0]
 8023152:	3b00      	subs	r3, #0
 8023154:	bf18      	it	ne
 8023156:	2301      	movne	r3, #1
 8023158:	0692      	lsls	r2, r2, #26
 802315a:	d42b      	bmi.n	80231b4 <_printf_common+0xb0>
 802315c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8023160:	4641      	mov	r1, r8
 8023162:	4638      	mov	r0, r7
 8023164:	47c8      	blx	r9
 8023166:	3001      	adds	r0, #1
 8023168:	d01e      	beq.n	80231a8 <_printf_common+0xa4>
 802316a:	6823      	ldr	r3, [r4, #0]
 802316c:	6922      	ldr	r2, [r4, #16]
 802316e:	f003 0306 	and.w	r3, r3, #6
 8023172:	2b04      	cmp	r3, #4
 8023174:	bf02      	ittt	eq
 8023176:	68e5      	ldreq	r5, [r4, #12]
 8023178:	6833      	ldreq	r3, [r6, #0]
 802317a:	1aed      	subeq	r5, r5, r3
 802317c:	68a3      	ldr	r3, [r4, #8]
 802317e:	bf0c      	ite	eq
 8023180:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8023184:	2500      	movne	r5, #0
 8023186:	4293      	cmp	r3, r2
 8023188:	bfc4      	itt	gt
 802318a:	1a9b      	subgt	r3, r3, r2
 802318c:	18ed      	addgt	r5, r5, r3
 802318e:	2600      	movs	r6, #0
 8023190:	341a      	adds	r4, #26
 8023192:	42b5      	cmp	r5, r6
 8023194:	d11a      	bne.n	80231cc <_printf_common+0xc8>
 8023196:	2000      	movs	r0, #0
 8023198:	e008      	b.n	80231ac <_printf_common+0xa8>
 802319a:	2301      	movs	r3, #1
 802319c:	4652      	mov	r2, sl
 802319e:	4641      	mov	r1, r8
 80231a0:	4638      	mov	r0, r7
 80231a2:	47c8      	blx	r9
 80231a4:	3001      	adds	r0, #1
 80231a6:	d103      	bne.n	80231b0 <_printf_common+0xac>
 80231a8:	f04f 30ff 	mov.w	r0, #4294967295
 80231ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80231b0:	3501      	adds	r5, #1
 80231b2:	e7c6      	b.n	8023142 <_printf_common+0x3e>
 80231b4:	18e1      	adds	r1, r4, r3
 80231b6:	1c5a      	adds	r2, r3, #1
 80231b8:	2030      	movs	r0, #48	@ 0x30
 80231ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80231be:	4422      	add	r2, r4
 80231c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80231c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80231c8:	3302      	adds	r3, #2
 80231ca:	e7c7      	b.n	802315c <_printf_common+0x58>
 80231cc:	2301      	movs	r3, #1
 80231ce:	4622      	mov	r2, r4
 80231d0:	4641      	mov	r1, r8
 80231d2:	4638      	mov	r0, r7
 80231d4:	47c8      	blx	r9
 80231d6:	3001      	adds	r0, #1
 80231d8:	d0e6      	beq.n	80231a8 <_printf_common+0xa4>
 80231da:	3601      	adds	r6, #1
 80231dc:	e7d9      	b.n	8023192 <_printf_common+0x8e>
	...

080231e0 <_printf_i>:
 80231e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80231e4:	7e0f      	ldrb	r7, [r1, #24]
 80231e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80231e8:	2f78      	cmp	r7, #120	@ 0x78
 80231ea:	4691      	mov	r9, r2
 80231ec:	4680      	mov	r8, r0
 80231ee:	460c      	mov	r4, r1
 80231f0:	469a      	mov	sl, r3
 80231f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80231f6:	d807      	bhi.n	8023208 <_printf_i+0x28>
 80231f8:	2f62      	cmp	r7, #98	@ 0x62
 80231fa:	d80a      	bhi.n	8023212 <_printf_i+0x32>
 80231fc:	2f00      	cmp	r7, #0
 80231fe:	f000 80d1 	beq.w	80233a4 <_printf_i+0x1c4>
 8023202:	2f58      	cmp	r7, #88	@ 0x58
 8023204:	f000 80b8 	beq.w	8023378 <_printf_i+0x198>
 8023208:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 802320c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8023210:	e03a      	b.n	8023288 <_printf_i+0xa8>
 8023212:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8023216:	2b15      	cmp	r3, #21
 8023218:	d8f6      	bhi.n	8023208 <_printf_i+0x28>
 802321a:	a101      	add	r1, pc, #4	@ (adr r1, 8023220 <_printf_i+0x40>)
 802321c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8023220:	08023279 	.word	0x08023279
 8023224:	0802328d 	.word	0x0802328d
 8023228:	08023209 	.word	0x08023209
 802322c:	08023209 	.word	0x08023209
 8023230:	08023209 	.word	0x08023209
 8023234:	08023209 	.word	0x08023209
 8023238:	0802328d 	.word	0x0802328d
 802323c:	08023209 	.word	0x08023209
 8023240:	08023209 	.word	0x08023209
 8023244:	08023209 	.word	0x08023209
 8023248:	08023209 	.word	0x08023209
 802324c:	0802338b 	.word	0x0802338b
 8023250:	080232b7 	.word	0x080232b7
 8023254:	08023345 	.word	0x08023345
 8023258:	08023209 	.word	0x08023209
 802325c:	08023209 	.word	0x08023209
 8023260:	080233ad 	.word	0x080233ad
 8023264:	08023209 	.word	0x08023209
 8023268:	080232b7 	.word	0x080232b7
 802326c:	08023209 	.word	0x08023209
 8023270:	08023209 	.word	0x08023209
 8023274:	0802334d 	.word	0x0802334d
 8023278:	6833      	ldr	r3, [r6, #0]
 802327a:	1d1a      	adds	r2, r3, #4
 802327c:	681b      	ldr	r3, [r3, #0]
 802327e:	6032      	str	r2, [r6, #0]
 8023280:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8023284:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8023288:	2301      	movs	r3, #1
 802328a:	e09c      	b.n	80233c6 <_printf_i+0x1e6>
 802328c:	6833      	ldr	r3, [r6, #0]
 802328e:	6820      	ldr	r0, [r4, #0]
 8023290:	1d19      	adds	r1, r3, #4
 8023292:	6031      	str	r1, [r6, #0]
 8023294:	0606      	lsls	r6, r0, #24
 8023296:	d501      	bpl.n	802329c <_printf_i+0xbc>
 8023298:	681d      	ldr	r5, [r3, #0]
 802329a:	e003      	b.n	80232a4 <_printf_i+0xc4>
 802329c:	0645      	lsls	r5, r0, #25
 802329e:	d5fb      	bpl.n	8023298 <_printf_i+0xb8>
 80232a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80232a4:	2d00      	cmp	r5, #0
 80232a6:	da03      	bge.n	80232b0 <_printf_i+0xd0>
 80232a8:	232d      	movs	r3, #45	@ 0x2d
 80232aa:	426d      	negs	r5, r5
 80232ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80232b0:	4858      	ldr	r0, [pc, #352]	@ (8023414 <_printf_i+0x234>)
 80232b2:	230a      	movs	r3, #10
 80232b4:	e011      	b.n	80232da <_printf_i+0xfa>
 80232b6:	6821      	ldr	r1, [r4, #0]
 80232b8:	6833      	ldr	r3, [r6, #0]
 80232ba:	0608      	lsls	r0, r1, #24
 80232bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80232c0:	d402      	bmi.n	80232c8 <_printf_i+0xe8>
 80232c2:	0649      	lsls	r1, r1, #25
 80232c4:	bf48      	it	mi
 80232c6:	b2ad      	uxthmi	r5, r5
 80232c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80232ca:	4852      	ldr	r0, [pc, #328]	@ (8023414 <_printf_i+0x234>)
 80232cc:	6033      	str	r3, [r6, #0]
 80232ce:	bf14      	ite	ne
 80232d0:	230a      	movne	r3, #10
 80232d2:	2308      	moveq	r3, #8
 80232d4:	2100      	movs	r1, #0
 80232d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80232da:	6866      	ldr	r6, [r4, #4]
 80232dc:	60a6      	str	r6, [r4, #8]
 80232de:	2e00      	cmp	r6, #0
 80232e0:	db05      	blt.n	80232ee <_printf_i+0x10e>
 80232e2:	6821      	ldr	r1, [r4, #0]
 80232e4:	432e      	orrs	r6, r5
 80232e6:	f021 0104 	bic.w	r1, r1, #4
 80232ea:	6021      	str	r1, [r4, #0]
 80232ec:	d04b      	beq.n	8023386 <_printf_i+0x1a6>
 80232ee:	4616      	mov	r6, r2
 80232f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80232f4:	fb03 5711 	mls	r7, r3, r1, r5
 80232f8:	5dc7      	ldrb	r7, [r0, r7]
 80232fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80232fe:	462f      	mov	r7, r5
 8023300:	42bb      	cmp	r3, r7
 8023302:	460d      	mov	r5, r1
 8023304:	d9f4      	bls.n	80232f0 <_printf_i+0x110>
 8023306:	2b08      	cmp	r3, #8
 8023308:	d10b      	bne.n	8023322 <_printf_i+0x142>
 802330a:	6823      	ldr	r3, [r4, #0]
 802330c:	07df      	lsls	r7, r3, #31
 802330e:	d508      	bpl.n	8023322 <_printf_i+0x142>
 8023310:	6923      	ldr	r3, [r4, #16]
 8023312:	6861      	ldr	r1, [r4, #4]
 8023314:	4299      	cmp	r1, r3
 8023316:	bfde      	ittt	le
 8023318:	2330      	movle	r3, #48	@ 0x30
 802331a:	f806 3c01 	strble.w	r3, [r6, #-1]
 802331e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8023322:	1b92      	subs	r2, r2, r6
 8023324:	6122      	str	r2, [r4, #16]
 8023326:	f8cd a000 	str.w	sl, [sp]
 802332a:	464b      	mov	r3, r9
 802332c:	aa03      	add	r2, sp, #12
 802332e:	4621      	mov	r1, r4
 8023330:	4640      	mov	r0, r8
 8023332:	f7ff fee7 	bl	8023104 <_printf_common>
 8023336:	3001      	adds	r0, #1
 8023338:	d14a      	bne.n	80233d0 <_printf_i+0x1f0>
 802333a:	f04f 30ff 	mov.w	r0, #4294967295
 802333e:	b004      	add	sp, #16
 8023340:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023344:	6823      	ldr	r3, [r4, #0]
 8023346:	f043 0320 	orr.w	r3, r3, #32
 802334a:	6023      	str	r3, [r4, #0]
 802334c:	4832      	ldr	r0, [pc, #200]	@ (8023418 <_printf_i+0x238>)
 802334e:	2778      	movs	r7, #120	@ 0x78
 8023350:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8023354:	6823      	ldr	r3, [r4, #0]
 8023356:	6831      	ldr	r1, [r6, #0]
 8023358:	061f      	lsls	r7, r3, #24
 802335a:	f851 5b04 	ldr.w	r5, [r1], #4
 802335e:	d402      	bmi.n	8023366 <_printf_i+0x186>
 8023360:	065f      	lsls	r7, r3, #25
 8023362:	bf48      	it	mi
 8023364:	b2ad      	uxthmi	r5, r5
 8023366:	6031      	str	r1, [r6, #0]
 8023368:	07d9      	lsls	r1, r3, #31
 802336a:	bf44      	itt	mi
 802336c:	f043 0320 	orrmi.w	r3, r3, #32
 8023370:	6023      	strmi	r3, [r4, #0]
 8023372:	b11d      	cbz	r5, 802337c <_printf_i+0x19c>
 8023374:	2310      	movs	r3, #16
 8023376:	e7ad      	b.n	80232d4 <_printf_i+0xf4>
 8023378:	4826      	ldr	r0, [pc, #152]	@ (8023414 <_printf_i+0x234>)
 802337a:	e7e9      	b.n	8023350 <_printf_i+0x170>
 802337c:	6823      	ldr	r3, [r4, #0]
 802337e:	f023 0320 	bic.w	r3, r3, #32
 8023382:	6023      	str	r3, [r4, #0]
 8023384:	e7f6      	b.n	8023374 <_printf_i+0x194>
 8023386:	4616      	mov	r6, r2
 8023388:	e7bd      	b.n	8023306 <_printf_i+0x126>
 802338a:	6833      	ldr	r3, [r6, #0]
 802338c:	6825      	ldr	r5, [r4, #0]
 802338e:	6961      	ldr	r1, [r4, #20]
 8023390:	1d18      	adds	r0, r3, #4
 8023392:	6030      	str	r0, [r6, #0]
 8023394:	062e      	lsls	r6, r5, #24
 8023396:	681b      	ldr	r3, [r3, #0]
 8023398:	d501      	bpl.n	802339e <_printf_i+0x1be>
 802339a:	6019      	str	r1, [r3, #0]
 802339c:	e002      	b.n	80233a4 <_printf_i+0x1c4>
 802339e:	0668      	lsls	r0, r5, #25
 80233a0:	d5fb      	bpl.n	802339a <_printf_i+0x1ba>
 80233a2:	8019      	strh	r1, [r3, #0]
 80233a4:	2300      	movs	r3, #0
 80233a6:	6123      	str	r3, [r4, #16]
 80233a8:	4616      	mov	r6, r2
 80233aa:	e7bc      	b.n	8023326 <_printf_i+0x146>
 80233ac:	6833      	ldr	r3, [r6, #0]
 80233ae:	1d1a      	adds	r2, r3, #4
 80233b0:	6032      	str	r2, [r6, #0]
 80233b2:	681e      	ldr	r6, [r3, #0]
 80233b4:	6862      	ldr	r2, [r4, #4]
 80233b6:	2100      	movs	r1, #0
 80233b8:	4630      	mov	r0, r6
 80233ba:	f7dc ffa1 	bl	8000300 <memchr>
 80233be:	b108      	cbz	r0, 80233c4 <_printf_i+0x1e4>
 80233c0:	1b80      	subs	r0, r0, r6
 80233c2:	6060      	str	r0, [r4, #4]
 80233c4:	6863      	ldr	r3, [r4, #4]
 80233c6:	6123      	str	r3, [r4, #16]
 80233c8:	2300      	movs	r3, #0
 80233ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80233ce:	e7aa      	b.n	8023326 <_printf_i+0x146>
 80233d0:	6923      	ldr	r3, [r4, #16]
 80233d2:	4632      	mov	r2, r6
 80233d4:	4649      	mov	r1, r9
 80233d6:	4640      	mov	r0, r8
 80233d8:	47d0      	blx	sl
 80233da:	3001      	adds	r0, #1
 80233dc:	d0ad      	beq.n	802333a <_printf_i+0x15a>
 80233de:	6823      	ldr	r3, [r4, #0]
 80233e0:	079b      	lsls	r3, r3, #30
 80233e2:	d413      	bmi.n	802340c <_printf_i+0x22c>
 80233e4:	68e0      	ldr	r0, [r4, #12]
 80233e6:	9b03      	ldr	r3, [sp, #12]
 80233e8:	4298      	cmp	r0, r3
 80233ea:	bfb8      	it	lt
 80233ec:	4618      	movlt	r0, r3
 80233ee:	e7a6      	b.n	802333e <_printf_i+0x15e>
 80233f0:	2301      	movs	r3, #1
 80233f2:	4632      	mov	r2, r6
 80233f4:	4649      	mov	r1, r9
 80233f6:	4640      	mov	r0, r8
 80233f8:	47d0      	blx	sl
 80233fa:	3001      	adds	r0, #1
 80233fc:	d09d      	beq.n	802333a <_printf_i+0x15a>
 80233fe:	3501      	adds	r5, #1
 8023400:	68e3      	ldr	r3, [r4, #12]
 8023402:	9903      	ldr	r1, [sp, #12]
 8023404:	1a5b      	subs	r3, r3, r1
 8023406:	42ab      	cmp	r3, r5
 8023408:	dcf2      	bgt.n	80233f0 <_printf_i+0x210>
 802340a:	e7eb      	b.n	80233e4 <_printf_i+0x204>
 802340c:	2500      	movs	r5, #0
 802340e:	f104 0619 	add.w	r6, r4, #25
 8023412:	e7f5      	b.n	8023400 <_printf_i+0x220>
 8023414:	08040596 	.word	0x08040596
 8023418:	080405a7 	.word	0x080405a7

0802341c <std>:
 802341c:	2300      	movs	r3, #0
 802341e:	b510      	push	{r4, lr}
 8023420:	4604      	mov	r4, r0
 8023422:	e9c0 3300 	strd	r3, r3, [r0]
 8023426:	e9c0 3304 	strd	r3, r3, [r0, #16]
 802342a:	6083      	str	r3, [r0, #8]
 802342c:	8181      	strh	r1, [r0, #12]
 802342e:	6643      	str	r3, [r0, #100]	@ 0x64
 8023430:	81c2      	strh	r2, [r0, #14]
 8023432:	6183      	str	r3, [r0, #24]
 8023434:	4619      	mov	r1, r3
 8023436:	2208      	movs	r2, #8
 8023438:	305c      	adds	r0, #92	@ 0x5c
 802343a:	f000 f97f 	bl	802373c <memset>
 802343e:	4b0d      	ldr	r3, [pc, #52]	@ (8023474 <std+0x58>)
 8023440:	6263      	str	r3, [r4, #36]	@ 0x24
 8023442:	4b0d      	ldr	r3, [pc, #52]	@ (8023478 <std+0x5c>)
 8023444:	62a3      	str	r3, [r4, #40]	@ 0x28
 8023446:	4b0d      	ldr	r3, [pc, #52]	@ (802347c <std+0x60>)
 8023448:	62e3      	str	r3, [r4, #44]	@ 0x2c
 802344a:	4b0d      	ldr	r3, [pc, #52]	@ (8023480 <std+0x64>)
 802344c:	6323      	str	r3, [r4, #48]	@ 0x30
 802344e:	4b0d      	ldr	r3, [pc, #52]	@ (8023484 <std+0x68>)
 8023450:	6224      	str	r4, [r4, #32]
 8023452:	429c      	cmp	r4, r3
 8023454:	d006      	beq.n	8023464 <std+0x48>
 8023456:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 802345a:	4294      	cmp	r4, r2
 802345c:	d002      	beq.n	8023464 <std+0x48>
 802345e:	33d0      	adds	r3, #208	@ 0xd0
 8023460:	429c      	cmp	r4, r3
 8023462:	d105      	bne.n	8023470 <std+0x54>
 8023464:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8023468:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802346c:	f000 b9ee 	b.w	802384c <__retarget_lock_init_recursive>
 8023470:	bd10      	pop	{r4, pc}
 8023472:	bf00      	nop
 8023474:	08023609 	.word	0x08023609
 8023478:	0802362b 	.word	0x0802362b
 802347c:	08023663 	.word	0x08023663
 8023480:	08023687 	.word	0x08023687
 8023484:	240168d8 	.word	0x240168d8

08023488 <stdio_exit_handler>:
 8023488:	4a02      	ldr	r2, [pc, #8]	@ (8023494 <stdio_exit_handler+0xc>)
 802348a:	4903      	ldr	r1, [pc, #12]	@ (8023498 <stdio_exit_handler+0x10>)
 802348c:	4803      	ldr	r0, [pc, #12]	@ (802349c <stdio_exit_handler+0x14>)
 802348e:	f000 b87b 	b.w	8023588 <_fwalk_sglue>
 8023492:	bf00      	nop
 8023494:	24000088 	.word	0x24000088
 8023498:	08025211 	.word	0x08025211
 802349c:	24000098 	.word	0x24000098

080234a0 <cleanup_stdio>:
 80234a0:	6841      	ldr	r1, [r0, #4]
 80234a2:	4b0c      	ldr	r3, [pc, #48]	@ (80234d4 <cleanup_stdio+0x34>)
 80234a4:	4299      	cmp	r1, r3
 80234a6:	b510      	push	{r4, lr}
 80234a8:	4604      	mov	r4, r0
 80234aa:	d001      	beq.n	80234b0 <cleanup_stdio+0x10>
 80234ac:	f001 feb0 	bl	8025210 <_fflush_r>
 80234b0:	68a1      	ldr	r1, [r4, #8]
 80234b2:	4b09      	ldr	r3, [pc, #36]	@ (80234d8 <cleanup_stdio+0x38>)
 80234b4:	4299      	cmp	r1, r3
 80234b6:	d002      	beq.n	80234be <cleanup_stdio+0x1e>
 80234b8:	4620      	mov	r0, r4
 80234ba:	f001 fea9 	bl	8025210 <_fflush_r>
 80234be:	68e1      	ldr	r1, [r4, #12]
 80234c0:	4b06      	ldr	r3, [pc, #24]	@ (80234dc <cleanup_stdio+0x3c>)
 80234c2:	4299      	cmp	r1, r3
 80234c4:	d004      	beq.n	80234d0 <cleanup_stdio+0x30>
 80234c6:	4620      	mov	r0, r4
 80234c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80234cc:	f001 bea0 	b.w	8025210 <_fflush_r>
 80234d0:	bd10      	pop	{r4, pc}
 80234d2:	bf00      	nop
 80234d4:	240168d8 	.word	0x240168d8
 80234d8:	24016940 	.word	0x24016940
 80234dc:	240169a8 	.word	0x240169a8

080234e0 <global_stdio_init.part.0>:
 80234e0:	b510      	push	{r4, lr}
 80234e2:	4b0b      	ldr	r3, [pc, #44]	@ (8023510 <global_stdio_init.part.0+0x30>)
 80234e4:	4c0b      	ldr	r4, [pc, #44]	@ (8023514 <global_stdio_init.part.0+0x34>)
 80234e6:	4a0c      	ldr	r2, [pc, #48]	@ (8023518 <global_stdio_init.part.0+0x38>)
 80234e8:	601a      	str	r2, [r3, #0]
 80234ea:	4620      	mov	r0, r4
 80234ec:	2200      	movs	r2, #0
 80234ee:	2104      	movs	r1, #4
 80234f0:	f7ff ff94 	bl	802341c <std>
 80234f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80234f8:	2201      	movs	r2, #1
 80234fa:	2109      	movs	r1, #9
 80234fc:	f7ff ff8e 	bl	802341c <std>
 8023500:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8023504:	2202      	movs	r2, #2
 8023506:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802350a:	2112      	movs	r1, #18
 802350c:	f7ff bf86 	b.w	802341c <std>
 8023510:	24016a10 	.word	0x24016a10
 8023514:	240168d8 	.word	0x240168d8
 8023518:	08023489 	.word	0x08023489

0802351c <__sfp_lock_acquire>:
 802351c:	4801      	ldr	r0, [pc, #4]	@ (8023524 <__sfp_lock_acquire+0x8>)
 802351e:	f000 b996 	b.w	802384e <__retarget_lock_acquire_recursive>
 8023522:	bf00      	nop
 8023524:	24016a15 	.word	0x24016a15

08023528 <__sfp_lock_release>:
 8023528:	4801      	ldr	r0, [pc, #4]	@ (8023530 <__sfp_lock_release+0x8>)
 802352a:	f000 b991 	b.w	8023850 <__retarget_lock_release_recursive>
 802352e:	bf00      	nop
 8023530:	24016a15 	.word	0x24016a15

08023534 <__sinit>:
 8023534:	b510      	push	{r4, lr}
 8023536:	4604      	mov	r4, r0
 8023538:	f7ff fff0 	bl	802351c <__sfp_lock_acquire>
 802353c:	6a23      	ldr	r3, [r4, #32]
 802353e:	b11b      	cbz	r3, 8023548 <__sinit+0x14>
 8023540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8023544:	f7ff bff0 	b.w	8023528 <__sfp_lock_release>
 8023548:	4b04      	ldr	r3, [pc, #16]	@ (802355c <__sinit+0x28>)
 802354a:	6223      	str	r3, [r4, #32]
 802354c:	4b04      	ldr	r3, [pc, #16]	@ (8023560 <__sinit+0x2c>)
 802354e:	681b      	ldr	r3, [r3, #0]
 8023550:	2b00      	cmp	r3, #0
 8023552:	d1f5      	bne.n	8023540 <__sinit+0xc>
 8023554:	f7ff ffc4 	bl	80234e0 <global_stdio_init.part.0>
 8023558:	e7f2      	b.n	8023540 <__sinit+0xc>
 802355a:	bf00      	nop
 802355c:	080234a1 	.word	0x080234a1
 8023560:	24016a10 	.word	0x24016a10

08023564 <fiprintf>:
 8023564:	b40e      	push	{r1, r2, r3}
 8023566:	b503      	push	{r0, r1, lr}
 8023568:	4601      	mov	r1, r0
 802356a:	ab03      	add	r3, sp, #12
 802356c:	4805      	ldr	r0, [pc, #20]	@ (8023584 <fiprintf+0x20>)
 802356e:	f853 2b04 	ldr.w	r2, [r3], #4
 8023572:	6800      	ldr	r0, [r0, #0]
 8023574:	9301      	str	r3, [sp, #4]
 8023576:	f001 fcaf 	bl	8024ed8 <_vfiprintf_r>
 802357a:	b002      	add	sp, #8
 802357c:	f85d eb04 	ldr.w	lr, [sp], #4
 8023580:	b003      	add	sp, #12
 8023582:	4770      	bx	lr
 8023584:	24000094 	.word	0x24000094

08023588 <_fwalk_sglue>:
 8023588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802358c:	4607      	mov	r7, r0
 802358e:	4688      	mov	r8, r1
 8023590:	4614      	mov	r4, r2
 8023592:	2600      	movs	r6, #0
 8023594:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8023598:	f1b9 0901 	subs.w	r9, r9, #1
 802359c:	d505      	bpl.n	80235aa <_fwalk_sglue+0x22>
 802359e:	6824      	ldr	r4, [r4, #0]
 80235a0:	2c00      	cmp	r4, #0
 80235a2:	d1f7      	bne.n	8023594 <_fwalk_sglue+0xc>
 80235a4:	4630      	mov	r0, r6
 80235a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80235aa:	89ab      	ldrh	r3, [r5, #12]
 80235ac:	2b01      	cmp	r3, #1
 80235ae:	d907      	bls.n	80235c0 <_fwalk_sglue+0x38>
 80235b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80235b4:	3301      	adds	r3, #1
 80235b6:	d003      	beq.n	80235c0 <_fwalk_sglue+0x38>
 80235b8:	4629      	mov	r1, r5
 80235ba:	4638      	mov	r0, r7
 80235bc:	47c0      	blx	r8
 80235be:	4306      	orrs	r6, r0
 80235c0:	3568      	adds	r5, #104	@ 0x68
 80235c2:	e7e9      	b.n	8023598 <_fwalk_sglue+0x10>

080235c4 <siprintf>:
 80235c4:	b40e      	push	{r1, r2, r3}
 80235c6:	b510      	push	{r4, lr}
 80235c8:	b09d      	sub	sp, #116	@ 0x74
 80235ca:	ab1f      	add	r3, sp, #124	@ 0x7c
 80235cc:	9002      	str	r0, [sp, #8]
 80235ce:	9006      	str	r0, [sp, #24]
 80235d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80235d4:	480a      	ldr	r0, [pc, #40]	@ (8023600 <siprintf+0x3c>)
 80235d6:	9107      	str	r1, [sp, #28]
 80235d8:	9104      	str	r1, [sp, #16]
 80235da:	490a      	ldr	r1, [pc, #40]	@ (8023604 <siprintf+0x40>)
 80235dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80235e0:	9105      	str	r1, [sp, #20]
 80235e2:	2400      	movs	r4, #0
 80235e4:	a902      	add	r1, sp, #8
 80235e6:	6800      	ldr	r0, [r0, #0]
 80235e8:	9301      	str	r3, [sp, #4]
 80235ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 80235ec:	f001 fb4e 	bl	8024c8c <_svfiprintf_r>
 80235f0:	9b02      	ldr	r3, [sp, #8]
 80235f2:	701c      	strb	r4, [r3, #0]
 80235f4:	b01d      	add	sp, #116	@ 0x74
 80235f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80235fa:	b003      	add	sp, #12
 80235fc:	4770      	bx	lr
 80235fe:	bf00      	nop
 8023600:	24000094 	.word	0x24000094
 8023604:	ffff0208 	.word	0xffff0208

08023608 <__sread>:
 8023608:	b510      	push	{r4, lr}
 802360a:	460c      	mov	r4, r1
 802360c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023610:	f7e7 fd8a 	bl	800b128 <_read_r>
 8023614:	2800      	cmp	r0, #0
 8023616:	bfab      	itete	ge
 8023618:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 802361a:	89a3      	ldrhlt	r3, [r4, #12]
 802361c:	181b      	addge	r3, r3, r0
 802361e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8023622:	bfac      	ite	ge
 8023624:	6563      	strge	r3, [r4, #84]	@ 0x54
 8023626:	81a3      	strhlt	r3, [r4, #12]
 8023628:	bd10      	pop	{r4, pc}

0802362a <__swrite>:
 802362a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802362e:	461f      	mov	r7, r3
 8023630:	898b      	ldrh	r3, [r1, #12]
 8023632:	05db      	lsls	r3, r3, #23
 8023634:	4605      	mov	r5, r0
 8023636:	460c      	mov	r4, r1
 8023638:	4616      	mov	r6, r2
 802363a:	d505      	bpl.n	8023648 <__swrite+0x1e>
 802363c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023640:	2302      	movs	r3, #2
 8023642:	2200      	movs	r2, #0
 8023644:	f7e7 fd6e 	bl	800b124 <_lseek_r>
 8023648:	89a3      	ldrh	r3, [r4, #12]
 802364a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802364e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8023652:	81a3      	strh	r3, [r4, #12]
 8023654:	4632      	mov	r2, r6
 8023656:	463b      	mov	r3, r7
 8023658:	4628      	mov	r0, r5
 802365a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802365e:	f7e7 bd65 	b.w	800b12c <_write_r>

08023662 <__sseek>:
 8023662:	b510      	push	{r4, lr}
 8023664:	460c      	mov	r4, r1
 8023666:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802366a:	f7e7 fd5b 	bl	800b124 <_lseek_r>
 802366e:	1c43      	adds	r3, r0, #1
 8023670:	89a3      	ldrh	r3, [r4, #12]
 8023672:	bf15      	itete	ne
 8023674:	6560      	strne	r0, [r4, #84]	@ 0x54
 8023676:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 802367a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 802367e:	81a3      	strheq	r3, [r4, #12]
 8023680:	bf18      	it	ne
 8023682:	81a3      	strhne	r3, [r4, #12]
 8023684:	bd10      	pop	{r4, pc}

08023686 <__sclose>:
 8023686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802368a:	f7e7 bd49 	b.w	800b120 <_close_r>

0802368e <_vsniprintf_r>:
 802368e:	b530      	push	{r4, r5, lr}
 8023690:	4614      	mov	r4, r2
 8023692:	2c00      	cmp	r4, #0
 8023694:	b09b      	sub	sp, #108	@ 0x6c
 8023696:	4605      	mov	r5, r0
 8023698:	461a      	mov	r2, r3
 802369a:	da05      	bge.n	80236a8 <_vsniprintf_r+0x1a>
 802369c:	238b      	movs	r3, #139	@ 0x8b
 802369e:	6003      	str	r3, [r0, #0]
 80236a0:	f04f 30ff 	mov.w	r0, #4294967295
 80236a4:	b01b      	add	sp, #108	@ 0x6c
 80236a6:	bd30      	pop	{r4, r5, pc}
 80236a8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80236ac:	f8ad 300c 	strh.w	r3, [sp, #12]
 80236b0:	f04f 0300 	mov.w	r3, #0
 80236b4:	9319      	str	r3, [sp, #100]	@ 0x64
 80236b6:	bf14      	ite	ne
 80236b8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80236bc:	4623      	moveq	r3, r4
 80236be:	9302      	str	r3, [sp, #8]
 80236c0:	9305      	str	r3, [sp, #20]
 80236c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80236c6:	9100      	str	r1, [sp, #0]
 80236c8:	9104      	str	r1, [sp, #16]
 80236ca:	f8ad 300e 	strh.w	r3, [sp, #14]
 80236ce:	4669      	mov	r1, sp
 80236d0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80236d2:	f001 fadb 	bl	8024c8c <_svfiprintf_r>
 80236d6:	1c43      	adds	r3, r0, #1
 80236d8:	bfbc      	itt	lt
 80236da:	238b      	movlt	r3, #139	@ 0x8b
 80236dc:	602b      	strlt	r3, [r5, #0]
 80236de:	2c00      	cmp	r4, #0
 80236e0:	d0e0      	beq.n	80236a4 <_vsniprintf_r+0x16>
 80236e2:	9b00      	ldr	r3, [sp, #0]
 80236e4:	2200      	movs	r2, #0
 80236e6:	701a      	strb	r2, [r3, #0]
 80236e8:	e7dc      	b.n	80236a4 <_vsniprintf_r+0x16>
	...

080236ec <vsniprintf>:
 80236ec:	b507      	push	{r0, r1, r2, lr}
 80236ee:	9300      	str	r3, [sp, #0]
 80236f0:	4613      	mov	r3, r2
 80236f2:	460a      	mov	r2, r1
 80236f4:	4601      	mov	r1, r0
 80236f6:	4803      	ldr	r0, [pc, #12]	@ (8023704 <vsniprintf+0x18>)
 80236f8:	6800      	ldr	r0, [r0, #0]
 80236fa:	f7ff ffc8 	bl	802368e <_vsniprintf_r>
 80236fe:	b003      	add	sp, #12
 8023700:	f85d fb04 	ldr.w	pc, [sp], #4
 8023704:	24000094 	.word	0x24000094

08023708 <memmove>:
 8023708:	4288      	cmp	r0, r1
 802370a:	b510      	push	{r4, lr}
 802370c:	eb01 0402 	add.w	r4, r1, r2
 8023710:	d902      	bls.n	8023718 <memmove+0x10>
 8023712:	4284      	cmp	r4, r0
 8023714:	4623      	mov	r3, r4
 8023716:	d807      	bhi.n	8023728 <memmove+0x20>
 8023718:	1e43      	subs	r3, r0, #1
 802371a:	42a1      	cmp	r1, r4
 802371c:	d008      	beq.n	8023730 <memmove+0x28>
 802371e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8023722:	f803 2f01 	strb.w	r2, [r3, #1]!
 8023726:	e7f8      	b.n	802371a <memmove+0x12>
 8023728:	4402      	add	r2, r0
 802372a:	4601      	mov	r1, r0
 802372c:	428a      	cmp	r2, r1
 802372e:	d100      	bne.n	8023732 <memmove+0x2a>
 8023730:	bd10      	pop	{r4, pc}
 8023732:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8023736:	f802 4d01 	strb.w	r4, [r2, #-1]!
 802373a:	e7f7      	b.n	802372c <memmove+0x24>

0802373c <memset>:
 802373c:	4402      	add	r2, r0
 802373e:	4603      	mov	r3, r0
 8023740:	4293      	cmp	r3, r2
 8023742:	d100      	bne.n	8023746 <memset+0xa>
 8023744:	4770      	bx	lr
 8023746:	f803 1b01 	strb.w	r1, [r3], #1
 802374a:	e7f9      	b.n	8023740 <memset+0x4>

0802374c <strncmp>:
 802374c:	b510      	push	{r4, lr}
 802374e:	b16a      	cbz	r2, 802376c <strncmp+0x20>
 8023750:	3901      	subs	r1, #1
 8023752:	1884      	adds	r4, r0, r2
 8023754:	f810 2b01 	ldrb.w	r2, [r0], #1
 8023758:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 802375c:	429a      	cmp	r2, r3
 802375e:	d103      	bne.n	8023768 <strncmp+0x1c>
 8023760:	42a0      	cmp	r0, r4
 8023762:	d001      	beq.n	8023768 <strncmp+0x1c>
 8023764:	2a00      	cmp	r2, #0
 8023766:	d1f5      	bne.n	8023754 <strncmp+0x8>
 8023768:	1ad0      	subs	r0, r2, r3
 802376a:	bd10      	pop	{r4, pc}
 802376c:	4610      	mov	r0, r2
 802376e:	e7fc      	b.n	802376a <strncmp+0x1e>

08023770 <_raise_r>:
 8023770:	291f      	cmp	r1, #31
 8023772:	b538      	push	{r3, r4, r5, lr}
 8023774:	4605      	mov	r5, r0
 8023776:	460c      	mov	r4, r1
 8023778:	d904      	bls.n	8023784 <_raise_r+0x14>
 802377a:	2316      	movs	r3, #22
 802377c:	6003      	str	r3, [r0, #0]
 802377e:	f04f 30ff 	mov.w	r0, #4294967295
 8023782:	bd38      	pop	{r3, r4, r5, pc}
 8023784:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8023786:	b112      	cbz	r2, 802378e <_raise_r+0x1e>
 8023788:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802378c:	b94b      	cbnz	r3, 80237a2 <_raise_r+0x32>
 802378e:	4628      	mov	r0, r5
 8023790:	f7e7 fcd0 	bl	800b134 <_getpid_r>
 8023794:	4622      	mov	r2, r4
 8023796:	4601      	mov	r1, r0
 8023798:	4628      	mov	r0, r5
 802379a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802379e:	f7e7 bccd 	b.w	800b13c <_kill_r>
 80237a2:	2b01      	cmp	r3, #1
 80237a4:	d00a      	beq.n	80237bc <_raise_r+0x4c>
 80237a6:	1c59      	adds	r1, r3, #1
 80237a8:	d103      	bne.n	80237b2 <_raise_r+0x42>
 80237aa:	2316      	movs	r3, #22
 80237ac:	6003      	str	r3, [r0, #0]
 80237ae:	2001      	movs	r0, #1
 80237b0:	e7e7      	b.n	8023782 <_raise_r+0x12>
 80237b2:	2100      	movs	r1, #0
 80237b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80237b8:	4620      	mov	r0, r4
 80237ba:	4798      	blx	r3
 80237bc:	2000      	movs	r0, #0
 80237be:	e7e0      	b.n	8023782 <_raise_r+0x12>

080237c0 <raise>:
 80237c0:	4b02      	ldr	r3, [pc, #8]	@ (80237cc <raise+0xc>)
 80237c2:	4601      	mov	r1, r0
 80237c4:	6818      	ldr	r0, [r3, #0]
 80237c6:	f7ff bfd3 	b.w	8023770 <_raise_r>
 80237ca:	bf00      	nop
 80237cc:	24000094 	.word	0x24000094

080237d0 <_localeconv_r>:
 80237d0:	4800      	ldr	r0, [pc, #0]	@ (80237d4 <_localeconv_r+0x4>)
 80237d2:	4770      	bx	lr
 80237d4:	240001d4 	.word	0x240001d4

080237d8 <_sbrk_r>:
 80237d8:	b538      	push	{r3, r4, r5, lr}
 80237da:	4d06      	ldr	r5, [pc, #24]	@ (80237f4 <_sbrk_r+0x1c>)
 80237dc:	2300      	movs	r3, #0
 80237de:	4604      	mov	r4, r0
 80237e0:	4608      	mov	r0, r1
 80237e2:	602b      	str	r3, [r5, #0]
 80237e4:	f001 fe64 	bl	80254b0 <_sbrk>
 80237e8:	1c43      	adds	r3, r0, #1
 80237ea:	d102      	bne.n	80237f2 <_sbrk_r+0x1a>
 80237ec:	682b      	ldr	r3, [r5, #0]
 80237ee:	b103      	cbz	r3, 80237f2 <_sbrk_r+0x1a>
 80237f0:	6023      	str	r3, [r4, #0]
 80237f2:	bd38      	pop	{r3, r4, r5, pc}
 80237f4:	24016a18 	.word	0x24016a18

080237f8 <__errno>:
 80237f8:	4b01      	ldr	r3, [pc, #4]	@ (8023800 <__errno+0x8>)
 80237fa:	6818      	ldr	r0, [r3, #0]
 80237fc:	4770      	bx	lr
 80237fe:	bf00      	nop
 8023800:	24000094 	.word	0x24000094

08023804 <__libc_init_array>:
 8023804:	b570      	push	{r4, r5, r6, lr}
 8023806:	4d0d      	ldr	r5, [pc, #52]	@ (802383c <__libc_init_array+0x38>)
 8023808:	4c0d      	ldr	r4, [pc, #52]	@ (8023840 <__libc_init_array+0x3c>)
 802380a:	1b64      	subs	r4, r4, r5
 802380c:	10a4      	asrs	r4, r4, #2
 802380e:	2600      	movs	r6, #0
 8023810:	42a6      	cmp	r6, r4
 8023812:	d109      	bne.n	8023828 <__libc_init_array+0x24>
 8023814:	4d0b      	ldr	r5, [pc, #44]	@ (8023844 <__libc_init_array+0x40>)
 8023816:	4c0c      	ldr	r4, [pc, #48]	@ (8023848 <__libc_init_array+0x44>)
 8023818:	f001 fe5a 	bl	80254d0 <_init>
 802381c:	1b64      	subs	r4, r4, r5
 802381e:	10a4      	asrs	r4, r4, #2
 8023820:	2600      	movs	r6, #0
 8023822:	42a6      	cmp	r6, r4
 8023824:	d105      	bne.n	8023832 <__libc_init_array+0x2e>
 8023826:	bd70      	pop	{r4, r5, r6, pc}
 8023828:	f855 3b04 	ldr.w	r3, [r5], #4
 802382c:	4798      	blx	r3
 802382e:	3601      	adds	r6, #1
 8023830:	e7ee      	b.n	8023810 <__libc_init_array+0xc>
 8023832:	f855 3b04 	ldr.w	r3, [r5], #4
 8023836:	4798      	blx	r3
 8023838:	3601      	adds	r6, #1
 802383a:	e7f2      	b.n	8023822 <__libc_init_array+0x1e>
 802383c:	080408c0 	.word	0x080408c0
 8023840:	080408c0 	.word	0x080408c0
 8023844:	080408c0 	.word	0x080408c0
 8023848:	080408c4 	.word	0x080408c4

0802384c <__retarget_lock_init_recursive>:
 802384c:	4770      	bx	lr

0802384e <__retarget_lock_acquire_recursive>:
 802384e:	4770      	bx	lr

08023850 <__retarget_lock_release_recursive>:
 8023850:	4770      	bx	lr

08023852 <memcpy>:
 8023852:	440a      	add	r2, r1
 8023854:	4291      	cmp	r1, r2
 8023856:	f100 33ff 	add.w	r3, r0, #4294967295
 802385a:	d100      	bne.n	802385e <memcpy+0xc>
 802385c:	4770      	bx	lr
 802385e:	b510      	push	{r4, lr}
 8023860:	f811 4b01 	ldrb.w	r4, [r1], #1
 8023864:	f803 4f01 	strb.w	r4, [r3, #1]!
 8023868:	4291      	cmp	r1, r2
 802386a:	d1f9      	bne.n	8023860 <memcpy+0xe>
 802386c:	bd10      	pop	{r4, pc}

0802386e <quorem>:
 802386e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023872:	6903      	ldr	r3, [r0, #16]
 8023874:	690c      	ldr	r4, [r1, #16]
 8023876:	42a3      	cmp	r3, r4
 8023878:	4607      	mov	r7, r0
 802387a:	db7e      	blt.n	802397a <quorem+0x10c>
 802387c:	3c01      	subs	r4, #1
 802387e:	f101 0814 	add.w	r8, r1, #20
 8023882:	00a3      	lsls	r3, r4, #2
 8023884:	f100 0514 	add.w	r5, r0, #20
 8023888:	9300      	str	r3, [sp, #0]
 802388a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 802388e:	9301      	str	r3, [sp, #4]
 8023890:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8023894:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8023898:	3301      	adds	r3, #1
 802389a:	429a      	cmp	r2, r3
 802389c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80238a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80238a4:	d32e      	bcc.n	8023904 <quorem+0x96>
 80238a6:	f04f 0a00 	mov.w	sl, #0
 80238aa:	46c4      	mov	ip, r8
 80238ac:	46ae      	mov	lr, r5
 80238ae:	46d3      	mov	fp, sl
 80238b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80238b4:	b298      	uxth	r0, r3
 80238b6:	fb06 a000 	mla	r0, r6, r0, sl
 80238ba:	0c02      	lsrs	r2, r0, #16
 80238bc:	0c1b      	lsrs	r3, r3, #16
 80238be:	fb06 2303 	mla	r3, r6, r3, r2
 80238c2:	f8de 2000 	ldr.w	r2, [lr]
 80238c6:	b280      	uxth	r0, r0
 80238c8:	b292      	uxth	r2, r2
 80238ca:	1a12      	subs	r2, r2, r0
 80238cc:	445a      	add	r2, fp
 80238ce:	f8de 0000 	ldr.w	r0, [lr]
 80238d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80238d6:	b29b      	uxth	r3, r3
 80238d8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80238dc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80238e0:	b292      	uxth	r2, r2
 80238e2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80238e6:	45e1      	cmp	r9, ip
 80238e8:	f84e 2b04 	str.w	r2, [lr], #4
 80238ec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80238f0:	d2de      	bcs.n	80238b0 <quorem+0x42>
 80238f2:	9b00      	ldr	r3, [sp, #0]
 80238f4:	58eb      	ldr	r3, [r5, r3]
 80238f6:	b92b      	cbnz	r3, 8023904 <quorem+0x96>
 80238f8:	9b01      	ldr	r3, [sp, #4]
 80238fa:	3b04      	subs	r3, #4
 80238fc:	429d      	cmp	r5, r3
 80238fe:	461a      	mov	r2, r3
 8023900:	d32f      	bcc.n	8023962 <quorem+0xf4>
 8023902:	613c      	str	r4, [r7, #16]
 8023904:	4638      	mov	r0, r7
 8023906:	f001 f855 	bl	80249b4 <__mcmp>
 802390a:	2800      	cmp	r0, #0
 802390c:	db25      	blt.n	802395a <quorem+0xec>
 802390e:	4629      	mov	r1, r5
 8023910:	2000      	movs	r0, #0
 8023912:	f858 2b04 	ldr.w	r2, [r8], #4
 8023916:	f8d1 c000 	ldr.w	ip, [r1]
 802391a:	fa1f fe82 	uxth.w	lr, r2
 802391e:	fa1f f38c 	uxth.w	r3, ip
 8023922:	eba3 030e 	sub.w	r3, r3, lr
 8023926:	4403      	add	r3, r0
 8023928:	0c12      	lsrs	r2, r2, #16
 802392a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 802392e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8023932:	b29b      	uxth	r3, r3
 8023934:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8023938:	45c1      	cmp	r9, r8
 802393a:	f841 3b04 	str.w	r3, [r1], #4
 802393e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8023942:	d2e6      	bcs.n	8023912 <quorem+0xa4>
 8023944:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8023948:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 802394c:	b922      	cbnz	r2, 8023958 <quorem+0xea>
 802394e:	3b04      	subs	r3, #4
 8023950:	429d      	cmp	r5, r3
 8023952:	461a      	mov	r2, r3
 8023954:	d30b      	bcc.n	802396e <quorem+0x100>
 8023956:	613c      	str	r4, [r7, #16]
 8023958:	3601      	adds	r6, #1
 802395a:	4630      	mov	r0, r6
 802395c:	b003      	add	sp, #12
 802395e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023962:	6812      	ldr	r2, [r2, #0]
 8023964:	3b04      	subs	r3, #4
 8023966:	2a00      	cmp	r2, #0
 8023968:	d1cb      	bne.n	8023902 <quorem+0x94>
 802396a:	3c01      	subs	r4, #1
 802396c:	e7c6      	b.n	80238fc <quorem+0x8e>
 802396e:	6812      	ldr	r2, [r2, #0]
 8023970:	3b04      	subs	r3, #4
 8023972:	2a00      	cmp	r2, #0
 8023974:	d1ef      	bne.n	8023956 <quorem+0xe8>
 8023976:	3c01      	subs	r4, #1
 8023978:	e7ea      	b.n	8023950 <quorem+0xe2>
 802397a:	2000      	movs	r0, #0
 802397c:	e7ee      	b.n	802395c <quorem+0xee>
	...

08023980 <_dtoa_r>:
 8023980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023984:	ed2d 8b02 	vpush	{d8}
 8023988:	69c7      	ldr	r7, [r0, #28]
 802398a:	b091      	sub	sp, #68	@ 0x44
 802398c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8023990:	ec55 4b10 	vmov	r4, r5, d0
 8023994:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8023996:	9107      	str	r1, [sp, #28]
 8023998:	4681      	mov	r9, r0
 802399a:	9209      	str	r2, [sp, #36]	@ 0x24
 802399c:	930d      	str	r3, [sp, #52]	@ 0x34
 802399e:	b97f      	cbnz	r7, 80239c0 <_dtoa_r+0x40>
 80239a0:	2010      	movs	r0, #16
 80239a2:	f7ff f81b 	bl	80229dc <malloc>
 80239a6:	4602      	mov	r2, r0
 80239a8:	f8c9 001c 	str.w	r0, [r9, #28]
 80239ac:	b920      	cbnz	r0, 80239b8 <_dtoa_r+0x38>
 80239ae:	4ba0      	ldr	r3, [pc, #640]	@ (8023c30 <_dtoa_r+0x2b0>)
 80239b0:	21ef      	movs	r1, #239	@ 0xef
 80239b2:	48a0      	ldr	r0, [pc, #640]	@ (8023c34 <_dtoa_r+0x2b4>)
 80239b4:	f7fe ffe0 	bl	8022978 <__assert_func>
 80239b8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80239bc:	6007      	str	r7, [r0, #0]
 80239be:	60c7      	str	r7, [r0, #12]
 80239c0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80239c4:	6819      	ldr	r1, [r3, #0]
 80239c6:	b159      	cbz	r1, 80239e0 <_dtoa_r+0x60>
 80239c8:	685a      	ldr	r2, [r3, #4]
 80239ca:	604a      	str	r2, [r1, #4]
 80239cc:	2301      	movs	r3, #1
 80239ce:	4093      	lsls	r3, r2
 80239d0:	608b      	str	r3, [r1, #8]
 80239d2:	4648      	mov	r0, r9
 80239d4:	f000 fdbc 	bl	8024550 <_Bfree>
 80239d8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80239dc:	2200      	movs	r2, #0
 80239de:	601a      	str	r2, [r3, #0]
 80239e0:	1e2b      	subs	r3, r5, #0
 80239e2:	bfbb      	ittet	lt
 80239e4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80239e8:	9303      	strlt	r3, [sp, #12]
 80239ea:	2300      	movge	r3, #0
 80239ec:	2201      	movlt	r2, #1
 80239ee:	bfac      	ite	ge
 80239f0:	6033      	strge	r3, [r6, #0]
 80239f2:	6032      	strlt	r2, [r6, #0]
 80239f4:	4b90      	ldr	r3, [pc, #576]	@ (8023c38 <_dtoa_r+0x2b8>)
 80239f6:	9e03      	ldr	r6, [sp, #12]
 80239f8:	43b3      	bics	r3, r6
 80239fa:	d110      	bne.n	8023a1e <_dtoa_r+0x9e>
 80239fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80239fe:	f242 730f 	movw	r3, #9999	@ 0x270f
 8023a02:	6013      	str	r3, [r2, #0]
 8023a04:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8023a08:	4323      	orrs	r3, r4
 8023a0a:	f000 84e6 	beq.w	80243da <_dtoa_r+0xa5a>
 8023a0e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8023a10:	4f8a      	ldr	r7, [pc, #552]	@ (8023c3c <_dtoa_r+0x2bc>)
 8023a12:	2b00      	cmp	r3, #0
 8023a14:	f000 84e8 	beq.w	80243e8 <_dtoa_r+0xa68>
 8023a18:	1cfb      	adds	r3, r7, #3
 8023a1a:	f000 bce3 	b.w	80243e4 <_dtoa_r+0xa64>
 8023a1e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8023a22:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8023a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023a2a:	d10a      	bne.n	8023a42 <_dtoa_r+0xc2>
 8023a2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8023a2e:	2301      	movs	r3, #1
 8023a30:	6013      	str	r3, [r2, #0]
 8023a32:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8023a34:	b113      	cbz	r3, 8023a3c <_dtoa_r+0xbc>
 8023a36:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8023a38:	4b81      	ldr	r3, [pc, #516]	@ (8023c40 <_dtoa_r+0x2c0>)
 8023a3a:	6013      	str	r3, [r2, #0]
 8023a3c:	4f81      	ldr	r7, [pc, #516]	@ (8023c44 <_dtoa_r+0x2c4>)
 8023a3e:	f000 bcd3 	b.w	80243e8 <_dtoa_r+0xa68>
 8023a42:	aa0e      	add	r2, sp, #56	@ 0x38
 8023a44:	a90f      	add	r1, sp, #60	@ 0x3c
 8023a46:	4648      	mov	r0, r9
 8023a48:	eeb0 0b48 	vmov.f64	d0, d8
 8023a4c:	f001 f862 	bl	8024b14 <__d2b>
 8023a50:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8023a54:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8023a56:	9001      	str	r0, [sp, #4]
 8023a58:	2b00      	cmp	r3, #0
 8023a5a:	d045      	beq.n	8023ae8 <_dtoa_r+0x168>
 8023a5c:	eeb0 7b48 	vmov.f64	d7, d8
 8023a60:	ee18 1a90 	vmov	r1, s17
 8023a64:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8023a68:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8023a6c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8023a70:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8023a74:	2500      	movs	r5, #0
 8023a76:	ee07 1a90 	vmov	s15, r1
 8023a7a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8023a7e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8023c18 <_dtoa_r+0x298>
 8023a82:	ee37 7b46 	vsub.f64	d7, d7, d6
 8023a86:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8023c20 <_dtoa_r+0x2a0>
 8023a8a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8023a8e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8023c28 <_dtoa_r+0x2a8>
 8023a92:	ee07 3a90 	vmov	s15, r3
 8023a96:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8023a9a:	eeb0 7b46 	vmov.f64	d7, d6
 8023a9e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8023aa2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8023aa6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8023aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023aae:	ee16 8a90 	vmov	r8, s13
 8023ab2:	d508      	bpl.n	8023ac6 <_dtoa_r+0x146>
 8023ab4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8023ab8:	eeb4 6b47 	vcmp.f64	d6, d7
 8023abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023ac0:	bf18      	it	ne
 8023ac2:	f108 38ff 	addne.w	r8, r8, #4294967295
 8023ac6:	f1b8 0f16 	cmp.w	r8, #22
 8023aca:	d82b      	bhi.n	8023b24 <_dtoa_r+0x1a4>
 8023acc:	495e      	ldr	r1, [pc, #376]	@ (8023c48 <_dtoa_r+0x2c8>)
 8023ace:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8023ad2:	ed91 7b00 	vldr	d7, [r1]
 8023ad6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8023ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023ade:	d501      	bpl.n	8023ae4 <_dtoa_r+0x164>
 8023ae0:	f108 38ff 	add.w	r8, r8, #4294967295
 8023ae4:	2100      	movs	r1, #0
 8023ae6:	e01e      	b.n	8023b26 <_dtoa_r+0x1a6>
 8023ae8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8023aea:	4413      	add	r3, r2
 8023aec:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8023af0:	2920      	cmp	r1, #32
 8023af2:	bfc1      	itttt	gt
 8023af4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8023af8:	408e      	lslgt	r6, r1
 8023afa:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8023afe:	fa24 f101 	lsrgt.w	r1, r4, r1
 8023b02:	bfd6      	itet	le
 8023b04:	f1c1 0120 	rsble	r1, r1, #32
 8023b08:	4331      	orrgt	r1, r6
 8023b0a:	fa04 f101 	lslle.w	r1, r4, r1
 8023b0e:	ee07 1a90 	vmov	s15, r1
 8023b12:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8023b16:	3b01      	subs	r3, #1
 8023b18:	ee17 1a90 	vmov	r1, s15
 8023b1c:	2501      	movs	r5, #1
 8023b1e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8023b22:	e7a8      	b.n	8023a76 <_dtoa_r+0xf6>
 8023b24:	2101      	movs	r1, #1
 8023b26:	1ad2      	subs	r2, r2, r3
 8023b28:	1e53      	subs	r3, r2, #1
 8023b2a:	9306      	str	r3, [sp, #24]
 8023b2c:	bf45      	ittet	mi
 8023b2e:	f1c2 0301 	rsbmi	r3, r2, #1
 8023b32:	9304      	strmi	r3, [sp, #16]
 8023b34:	2300      	movpl	r3, #0
 8023b36:	2300      	movmi	r3, #0
 8023b38:	bf4c      	ite	mi
 8023b3a:	9306      	strmi	r3, [sp, #24]
 8023b3c:	9304      	strpl	r3, [sp, #16]
 8023b3e:	f1b8 0f00 	cmp.w	r8, #0
 8023b42:	910c      	str	r1, [sp, #48]	@ 0x30
 8023b44:	db18      	blt.n	8023b78 <_dtoa_r+0x1f8>
 8023b46:	9b06      	ldr	r3, [sp, #24]
 8023b48:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8023b4c:	4443      	add	r3, r8
 8023b4e:	9306      	str	r3, [sp, #24]
 8023b50:	2300      	movs	r3, #0
 8023b52:	9a07      	ldr	r2, [sp, #28]
 8023b54:	2a09      	cmp	r2, #9
 8023b56:	d845      	bhi.n	8023be4 <_dtoa_r+0x264>
 8023b58:	2a05      	cmp	r2, #5
 8023b5a:	bfc4      	itt	gt
 8023b5c:	3a04      	subgt	r2, #4
 8023b5e:	9207      	strgt	r2, [sp, #28]
 8023b60:	9a07      	ldr	r2, [sp, #28]
 8023b62:	f1a2 0202 	sub.w	r2, r2, #2
 8023b66:	bfcc      	ite	gt
 8023b68:	2400      	movgt	r4, #0
 8023b6a:	2401      	movle	r4, #1
 8023b6c:	2a03      	cmp	r2, #3
 8023b6e:	d844      	bhi.n	8023bfa <_dtoa_r+0x27a>
 8023b70:	e8df f002 	tbb	[pc, r2]
 8023b74:	0b173634 	.word	0x0b173634
 8023b78:	9b04      	ldr	r3, [sp, #16]
 8023b7a:	2200      	movs	r2, #0
 8023b7c:	eba3 0308 	sub.w	r3, r3, r8
 8023b80:	9304      	str	r3, [sp, #16]
 8023b82:	920a      	str	r2, [sp, #40]	@ 0x28
 8023b84:	f1c8 0300 	rsb	r3, r8, #0
 8023b88:	e7e3      	b.n	8023b52 <_dtoa_r+0x1d2>
 8023b8a:	2201      	movs	r2, #1
 8023b8c:	9208      	str	r2, [sp, #32]
 8023b8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8023b90:	eb08 0b02 	add.w	fp, r8, r2
 8023b94:	f10b 0a01 	add.w	sl, fp, #1
 8023b98:	4652      	mov	r2, sl
 8023b9a:	2a01      	cmp	r2, #1
 8023b9c:	bfb8      	it	lt
 8023b9e:	2201      	movlt	r2, #1
 8023ba0:	e006      	b.n	8023bb0 <_dtoa_r+0x230>
 8023ba2:	2201      	movs	r2, #1
 8023ba4:	9208      	str	r2, [sp, #32]
 8023ba6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8023ba8:	2a00      	cmp	r2, #0
 8023baa:	dd29      	ble.n	8023c00 <_dtoa_r+0x280>
 8023bac:	4693      	mov	fp, r2
 8023bae:	4692      	mov	sl, r2
 8023bb0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8023bb4:	2100      	movs	r1, #0
 8023bb6:	2004      	movs	r0, #4
 8023bb8:	f100 0614 	add.w	r6, r0, #20
 8023bbc:	4296      	cmp	r6, r2
 8023bbe:	d926      	bls.n	8023c0e <_dtoa_r+0x28e>
 8023bc0:	6079      	str	r1, [r7, #4]
 8023bc2:	4648      	mov	r0, r9
 8023bc4:	9305      	str	r3, [sp, #20]
 8023bc6:	f000 fc83 	bl	80244d0 <_Balloc>
 8023bca:	9b05      	ldr	r3, [sp, #20]
 8023bcc:	4607      	mov	r7, r0
 8023bce:	2800      	cmp	r0, #0
 8023bd0:	d13e      	bne.n	8023c50 <_dtoa_r+0x2d0>
 8023bd2:	4b1e      	ldr	r3, [pc, #120]	@ (8023c4c <_dtoa_r+0x2cc>)
 8023bd4:	4602      	mov	r2, r0
 8023bd6:	f240 11af 	movw	r1, #431	@ 0x1af
 8023bda:	e6ea      	b.n	80239b2 <_dtoa_r+0x32>
 8023bdc:	2200      	movs	r2, #0
 8023bde:	e7e1      	b.n	8023ba4 <_dtoa_r+0x224>
 8023be0:	2200      	movs	r2, #0
 8023be2:	e7d3      	b.n	8023b8c <_dtoa_r+0x20c>
 8023be4:	2401      	movs	r4, #1
 8023be6:	2200      	movs	r2, #0
 8023be8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8023bec:	f04f 3bff 	mov.w	fp, #4294967295
 8023bf0:	2100      	movs	r1, #0
 8023bf2:	46da      	mov	sl, fp
 8023bf4:	2212      	movs	r2, #18
 8023bf6:	9109      	str	r1, [sp, #36]	@ 0x24
 8023bf8:	e7da      	b.n	8023bb0 <_dtoa_r+0x230>
 8023bfa:	2201      	movs	r2, #1
 8023bfc:	9208      	str	r2, [sp, #32]
 8023bfe:	e7f5      	b.n	8023bec <_dtoa_r+0x26c>
 8023c00:	f04f 0b01 	mov.w	fp, #1
 8023c04:	46da      	mov	sl, fp
 8023c06:	465a      	mov	r2, fp
 8023c08:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8023c0c:	e7d0      	b.n	8023bb0 <_dtoa_r+0x230>
 8023c0e:	3101      	adds	r1, #1
 8023c10:	0040      	lsls	r0, r0, #1
 8023c12:	e7d1      	b.n	8023bb8 <_dtoa_r+0x238>
 8023c14:	f3af 8000 	nop.w
 8023c18:	636f4361 	.word	0x636f4361
 8023c1c:	3fd287a7 	.word	0x3fd287a7
 8023c20:	8b60c8b3 	.word	0x8b60c8b3
 8023c24:	3fc68a28 	.word	0x3fc68a28
 8023c28:	509f79fb 	.word	0x509f79fb
 8023c2c:	3fd34413 	.word	0x3fd34413
 8023c30:	080405c5 	.word	0x080405c5
 8023c34:	080405dc 	.word	0x080405dc
 8023c38:	7ff00000 	.word	0x7ff00000
 8023c3c:	080405c1 	.word	0x080405c1
 8023c40:	08040595 	.word	0x08040595
 8023c44:	08040594 	.word	0x08040594
 8023c48:	080407f0 	.word	0x080407f0
 8023c4c:	08040634 	.word	0x08040634
 8023c50:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8023c54:	f1ba 0f0e 	cmp.w	sl, #14
 8023c58:	6010      	str	r0, [r2, #0]
 8023c5a:	d86e      	bhi.n	8023d3a <_dtoa_r+0x3ba>
 8023c5c:	2c00      	cmp	r4, #0
 8023c5e:	d06c      	beq.n	8023d3a <_dtoa_r+0x3ba>
 8023c60:	f1b8 0f00 	cmp.w	r8, #0
 8023c64:	f340 80b4 	ble.w	8023dd0 <_dtoa_r+0x450>
 8023c68:	4ac8      	ldr	r2, [pc, #800]	@ (8023f8c <_dtoa_r+0x60c>)
 8023c6a:	f008 010f 	and.w	r1, r8, #15
 8023c6e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8023c72:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8023c76:	ed92 7b00 	vldr	d7, [r2]
 8023c7a:	ea4f 1128 	mov.w	r1, r8, asr #4
 8023c7e:	f000 809b 	beq.w	8023db8 <_dtoa_r+0x438>
 8023c82:	4ac3      	ldr	r2, [pc, #780]	@ (8023f90 <_dtoa_r+0x610>)
 8023c84:	ed92 6b08 	vldr	d6, [r2, #32]
 8023c88:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8023c8c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8023c90:	f001 010f 	and.w	r1, r1, #15
 8023c94:	2203      	movs	r2, #3
 8023c96:	48be      	ldr	r0, [pc, #760]	@ (8023f90 <_dtoa_r+0x610>)
 8023c98:	2900      	cmp	r1, #0
 8023c9a:	f040 808f 	bne.w	8023dbc <_dtoa_r+0x43c>
 8023c9e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8023ca2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8023ca6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8023caa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8023cac:	ed9d 7b02 	vldr	d7, [sp, #8]
 8023cb0:	2900      	cmp	r1, #0
 8023cb2:	f000 80b3 	beq.w	8023e1c <_dtoa_r+0x49c>
 8023cb6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8023cba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8023cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023cc2:	f140 80ab 	bpl.w	8023e1c <_dtoa_r+0x49c>
 8023cc6:	f1ba 0f00 	cmp.w	sl, #0
 8023cca:	f000 80a7 	beq.w	8023e1c <_dtoa_r+0x49c>
 8023cce:	f1bb 0f00 	cmp.w	fp, #0
 8023cd2:	dd30      	ble.n	8023d36 <_dtoa_r+0x3b6>
 8023cd4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8023cd8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8023cdc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8023ce0:	f108 31ff 	add.w	r1, r8, #4294967295
 8023ce4:	9105      	str	r1, [sp, #20]
 8023ce6:	3201      	adds	r2, #1
 8023ce8:	465c      	mov	r4, fp
 8023cea:	ed9d 6b02 	vldr	d6, [sp, #8]
 8023cee:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8023cf2:	ee07 2a90 	vmov	s15, r2
 8023cf6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8023cfa:	eea7 5b06 	vfma.f64	d5, d7, d6
 8023cfe:	ee15 2a90 	vmov	r2, s11
 8023d02:	ec51 0b15 	vmov	r0, r1, d5
 8023d06:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8023d0a:	2c00      	cmp	r4, #0
 8023d0c:	f040 808a 	bne.w	8023e24 <_dtoa_r+0x4a4>
 8023d10:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8023d14:	ee36 6b47 	vsub.f64	d6, d6, d7
 8023d18:	ec41 0b17 	vmov	d7, r0, r1
 8023d1c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8023d20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023d24:	f300 826a 	bgt.w	80241fc <_dtoa_r+0x87c>
 8023d28:	eeb1 7b47 	vneg.f64	d7, d7
 8023d2c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8023d30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023d34:	d423      	bmi.n	8023d7e <_dtoa_r+0x3fe>
 8023d36:	ed8d 8b02 	vstr	d8, [sp, #8]
 8023d3a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8023d3c:	2a00      	cmp	r2, #0
 8023d3e:	f2c0 8129 	blt.w	8023f94 <_dtoa_r+0x614>
 8023d42:	f1b8 0f0e 	cmp.w	r8, #14
 8023d46:	f300 8125 	bgt.w	8023f94 <_dtoa_r+0x614>
 8023d4a:	4b90      	ldr	r3, [pc, #576]	@ (8023f8c <_dtoa_r+0x60c>)
 8023d4c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8023d50:	ed93 6b00 	vldr	d6, [r3]
 8023d54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023d56:	2b00      	cmp	r3, #0
 8023d58:	f280 80c8 	bge.w	8023eec <_dtoa_r+0x56c>
 8023d5c:	f1ba 0f00 	cmp.w	sl, #0
 8023d60:	f300 80c4 	bgt.w	8023eec <_dtoa_r+0x56c>
 8023d64:	d10b      	bne.n	8023d7e <_dtoa_r+0x3fe>
 8023d66:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8023d6a:	ee26 6b07 	vmul.f64	d6, d6, d7
 8023d6e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8023d72:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8023d76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023d7a:	f2c0 823c 	blt.w	80241f6 <_dtoa_r+0x876>
 8023d7e:	2400      	movs	r4, #0
 8023d80:	4625      	mov	r5, r4
 8023d82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023d84:	43db      	mvns	r3, r3
 8023d86:	9305      	str	r3, [sp, #20]
 8023d88:	463e      	mov	r6, r7
 8023d8a:	f04f 0800 	mov.w	r8, #0
 8023d8e:	4621      	mov	r1, r4
 8023d90:	4648      	mov	r0, r9
 8023d92:	f000 fbdd 	bl	8024550 <_Bfree>
 8023d96:	2d00      	cmp	r5, #0
 8023d98:	f000 80a2 	beq.w	8023ee0 <_dtoa_r+0x560>
 8023d9c:	f1b8 0f00 	cmp.w	r8, #0
 8023da0:	d005      	beq.n	8023dae <_dtoa_r+0x42e>
 8023da2:	45a8      	cmp	r8, r5
 8023da4:	d003      	beq.n	8023dae <_dtoa_r+0x42e>
 8023da6:	4641      	mov	r1, r8
 8023da8:	4648      	mov	r0, r9
 8023daa:	f000 fbd1 	bl	8024550 <_Bfree>
 8023dae:	4629      	mov	r1, r5
 8023db0:	4648      	mov	r0, r9
 8023db2:	f000 fbcd 	bl	8024550 <_Bfree>
 8023db6:	e093      	b.n	8023ee0 <_dtoa_r+0x560>
 8023db8:	2202      	movs	r2, #2
 8023dba:	e76c      	b.n	8023c96 <_dtoa_r+0x316>
 8023dbc:	07cc      	lsls	r4, r1, #31
 8023dbe:	d504      	bpl.n	8023dca <_dtoa_r+0x44a>
 8023dc0:	ed90 6b00 	vldr	d6, [r0]
 8023dc4:	3201      	adds	r2, #1
 8023dc6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8023dca:	1049      	asrs	r1, r1, #1
 8023dcc:	3008      	adds	r0, #8
 8023dce:	e763      	b.n	8023c98 <_dtoa_r+0x318>
 8023dd0:	d022      	beq.n	8023e18 <_dtoa_r+0x498>
 8023dd2:	f1c8 0100 	rsb	r1, r8, #0
 8023dd6:	4a6d      	ldr	r2, [pc, #436]	@ (8023f8c <_dtoa_r+0x60c>)
 8023dd8:	f001 000f 	and.w	r0, r1, #15
 8023ddc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8023de0:	ed92 7b00 	vldr	d7, [r2]
 8023de4:	ee28 7b07 	vmul.f64	d7, d8, d7
 8023de8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8023dec:	4868      	ldr	r0, [pc, #416]	@ (8023f90 <_dtoa_r+0x610>)
 8023dee:	1109      	asrs	r1, r1, #4
 8023df0:	2400      	movs	r4, #0
 8023df2:	2202      	movs	r2, #2
 8023df4:	b929      	cbnz	r1, 8023e02 <_dtoa_r+0x482>
 8023df6:	2c00      	cmp	r4, #0
 8023df8:	f43f af57 	beq.w	8023caa <_dtoa_r+0x32a>
 8023dfc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8023e00:	e753      	b.n	8023caa <_dtoa_r+0x32a>
 8023e02:	07ce      	lsls	r6, r1, #31
 8023e04:	d505      	bpl.n	8023e12 <_dtoa_r+0x492>
 8023e06:	ed90 6b00 	vldr	d6, [r0]
 8023e0a:	3201      	adds	r2, #1
 8023e0c:	2401      	movs	r4, #1
 8023e0e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8023e12:	1049      	asrs	r1, r1, #1
 8023e14:	3008      	adds	r0, #8
 8023e16:	e7ed      	b.n	8023df4 <_dtoa_r+0x474>
 8023e18:	2202      	movs	r2, #2
 8023e1a:	e746      	b.n	8023caa <_dtoa_r+0x32a>
 8023e1c:	f8cd 8014 	str.w	r8, [sp, #20]
 8023e20:	4654      	mov	r4, sl
 8023e22:	e762      	b.n	8023cea <_dtoa_r+0x36a>
 8023e24:	4a59      	ldr	r2, [pc, #356]	@ (8023f8c <_dtoa_r+0x60c>)
 8023e26:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8023e2a:	ed12 4b02 	vldr	d4, [r2, #-8]
 8023e2e:	9a08      	ldr	r2, [sp, #32]
 8023e30:	ec41 0b17 	vmov	d7, r0, r1
 8023e34:	443c      	add	r4, r7
 8023e36:	b34a      	cbz	r2, 8023e8c <_dtoa_r+0x50c>
 8023e38:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8023e3c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8023e40:	463e      	mov	r6, r7
 8023e42:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8023e46:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8023e4a:	ee35 7b47 	vsub.f64	d7, d5, d7
 8023e4e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8023e52:	ee14 2a90 	vmov	r2, s9
 8023e56:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8023e5a:	3230      	adds	r2, #48	@ 0x30
 8023e5c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8023e60:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8023e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023e68:	f806 2b01 	strb.w	r2, [r6], #1
 8023e6c:	d438      	bmi.n	8023ee0 <_dtoa_r+0x560>
 8023e6e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8023e72:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8023e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023e7a:	d46e      	bmi.n	8023f5a <_dtoa_r+0x5da>
 8023e7c:	42a6      	cmp	r6, r4
 8023e7e:	f43f af5a 	beq.w	8023d36 <_dtoa_r+0x3b6>
 8023e82:	ee27 7b03 	vmul.f64	d7, d7, d3
 8023e86:	ee26 6b03 	vmul.f64	d6, d6, d3
 8023e8a:	e7e0      	b.n	8023e4e <_dtoa_r+0x4ce>
 8023e8c:	4621      	mov	r1, r4
 8023e8e:	463e      	mov	r6, r7
 8023e90:	ee27 7b04 	vmul.f64	d7, d7, d4
 8023e94:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8023e98:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8023e9c:	ee14 2a90 	vmov	r2, s9
 8023ea0:	3230      	adds	r2, #48	@ 0x30
 8023ea2:	f806 2b01 	strb.w	r2, [r6], #1
 8023ea6:	42a6      	cmp	r6, r4
 8023ea8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8023eac:	ee36 6b45 	vsub.f64	d6, d6, d5
 8023eb0:	d119      	bne.n	8023ee6 <_dtoa_r+0x566>
 8023eb2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8023eb6:	ee37 4b05 	vadd.f64	d4, d7, d5
 8023eba:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8023ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023ec2:	dc4a      	bgt.n	8023f5a <_dtoa_r+0x5da>
 8023ec4:	ee35 5b47 	vsub.f64	d5, d5, d7
 8023ec8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8023ecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023ed0:	f57f af31 	bpl.w	8023d36 <_dtoa_r+0x3b6>
 8023ed4:	460e      	mov	r6, r1
 8023ed6:	3901      	subs	r1, #1
 8023ed8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8023edc:	2b30      	cmp	r3, #48	@ 0x30
 8023ede:	d0f9      	beq.n	8023ed4 <_dtoa_r+0x554>
 8023ee0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8023ee4:	e027      	b.n	8023f36 <_dtoa_r+0x5b6>
 8023ee6:	ee26 6b03 	vmul.f64	d6, d6, d3
 8023eea:	e7d5      	b.n	8023e98 <_dtoa_r+0x518>
 8023eec:	ed9d 7b02 	vldr	d7, [sp, #8]
 8023ef0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8023ef4:	463e      	mov	r6, r7
 8023ef6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8023efa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8023efe:	ee15 3a10 	vmov	r3, s10
 8023f02:	3330      	adds	r3, #48	@ 0x30
 8023f04:	f806 3b01 	strb.w	r3, [r6], #1
 8023f08:	1bf3      	subs	r3, r6, r7
 8023f0a:	459a      	cmp	sl, r3
 8023f0c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8023f10:	eea3 7b46 	vfms.f64	d7, d3, d6
 8023f14:	d132      	bne.n	8023f7c <_dtoa_r+0x5fc>
 8023f16:	ee37 7b07 	vadd.f64	d7, d7, d7
 8023f1a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8023f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023f22:	dc18      	bgt.n	8023f56 <_dtoa_r+0x5d6>
 8023f24:	eeb4 7b46 	vcmp.f64	d7, d6
 8023f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023f2c:	d103      	bne.n	8023f36 <_dtoa_r+0x5b6>
 8023f2e:	ee15 3a10 	vmov	r3, s10
 8023f32:	07db      	lsls	r3, r3, #31
 8023f34:	d40f      	bmi.n	8023f56 <_dtoa_r+0x5d6>
 8023f36:	9901      	ldr	r1, [sp, #4]
 8023f38:	4648      	mov	r0, r9
 8023f3a:	f000 fb09 	bl	8024550 <_Bfree>
 8023f3e:	2300      	movs	r3, #0
 8023f40:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8023f42:	7033      	strb	r3, [r6, #0]
 8023f44:	f108 0301 	add.w	r3, r8, #1
 8023f48:	6013      	str	r3, [r2, #0]
 8023f4a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8023f4c:	2b00      	cmp	r3, #0
 8023f4e:	f000 824b 	beq.w	80243e8 <_dtoa_r+0xa68>
 8023f52:	601e      	str	r6, [r3, #0]
 8023f54:	e248      	b.n	80243e8 <_dtoa_r+0xa68>
 8023f56:	f8cd 8014 	str.w	r8, [sp, #20]
 8023f5a:	4633      	mov	r3, r6
 8023f5c:	461e      	mov	r6, r3
 8023f5e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8023f62:	2a39      	cmp	r2, #57	@ 0x39
 8023f64:	d106      	bne.n	8023f74 <_dtoa_r+0x5f4>
 8023f66:	429f      	cmp	r7, r3
 8023f68:	d1f8      	bne.n	8023f5c <_dtoa_r+0x5dc>
 8023f6a:	9a05      	ldr	r2, [sp, #20]
 8023f6c:	3201      	adds	r2, #1
 8023f6e:	9205      	str	r2, [sp, #20]
 8023f70:	2230      	movs	r2, #48	@ 0x30
 8023f72:	703a      	strb	r2, [r7, #0]
 8023f74:	781a      	ldrb	r2, [r3, #0]
 8023f76:	3201      	adds	r2, #1
 8023f78:	701a      	strb	r2, [r3, #0]
 8023f7a:	e7b1      	b.n	8023ee0 <_dtoa_r+0x560>
 8023f7c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8023f80:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8023f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023f88:	d1b5      	bne.n	8023ef6 <_dtoa_r+0x576>
 8023f8a:	e7d4      	b.n	8023f36 <_dtoa_r+0x5b6>
 8023f8c:	080407f0 	.word	0x080407f0
 8023f90:	080407c8 	.word	0x080407c8
 8023f94:	9908      	ldr	r1, [sp, #32]
 8023f96:	2900      	cmp	r1, #0
 8023f98:	f000 80e9 	beq.w	802416e <_dtoa_r+0x7ee>
 8023f9c:	9907      	ldr	r1, [sp, #28]
 8023f9e:	2901      	cmp	r1, #1
 8023fa0:	f300 80cb 	bgt.w	802413a <_dtoa_r+0x7ba>
 8023fa4:	2d00      	cmp	r5, #0
 8023fa6:	f000 80c4 	beq.w	8024132 <_dtoa_r+0x7b2>
 8023faa:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8023fae:	9e04      	ldr	r6, [sp, #16]
 8023fb0:	461c      	mov	r4, r3
 8023fb2:	9305      	str	r3, [sp, #20]
 8023fb4:	9b04      	ldr	r3, [sp, #16]
 8023fb6:	4413      	add	r3, r2
 8023fb8:	9304      	str	r3, [sp, #16]
 8023fba:	9b06      	ldr	r3, [sp, #24]
 8023fbc:	2101      	movs	r1, #1
 8023fbe:	4413      	add	r3, r2
 8023fc0:	4648      	mov	r0, r9
 8023fc2:	9306      	str	r3, [sp, #24]
 8023fc4:	f000 fb78 	bl	80246b8 <__i2b>
 8023fc8:	9b05      	ldr	r3, [sp, #20]
 8023fca:	4605      	mov	r5, r0
 8023fcc:	b166      	cbz	r6, 8023fe8 <_dtoa_r+0x668>
 8023fce:	9a06      	ldr	r2, [sp, #24]
 8023fd0:	2a00      	cmp	r2, #0
 8023fd2:	dd09      	ble.n	8023fe8 <_dtoa_r+0x668>
 8023fd4:	42b2      	cmp	r2, r6
 8023fd6:	9904      	ldr	r1, [sp, #16]
 8023fd8:	bfa8      	it	ge
 8023fda:	4632      	movge	r2, r6
 8023fdc:	1a89      	subs	r1, r1, r2
 8023fde:	9104      	str	r1, [sp, #16]
 8023fe0:	9906      	ldr	r1, [sp, #24]
 8023fe2:	1ab6      	subs	r6, r6, r2
 8023fe4:	1a8a      	subs	r2, r1, r2
 8023fe6:	9206      	str	r2, [sp, #24]
 8023fe8:	b30b      	cbz	r3, 802402e <_dtoa_r+0x6ae>
 8023fea:	9a08      	ldr	r2, [sp, #32]
 8023fec:	2a00      	cmp	r2, #0
 8023fee:	f000 80c5 	beq.w	802417c <_dtoa_r+0x7fc>
 8023ff2:	2c00      	cmp	r4, #0
 8023ff4:	f000 80bf 	beq.w	8024176 <_dtoa_r+0x7f6>
 8023ff8:	4629      	mov	r1, r5
 8023ffa:	4622      	mov	r2, r4
 8023ffc:	4648      	mov	r0, r9
 8023ffe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8024000:	f000 fc12 	bl	8024828 <__pow5mult>
 8024004:	9a01      	ldr	r2, [sp, #4]
 8024006:	4601      	mov	r1, r0
 8024008:	4605      	mov	r5, r0
 802400a:	4648      	mov	r0, r9
 802400c:	f000 fb6a 	bl	80246e4 <__multiply>
 8024010:	9901      	ldr	r1, [sp, #4]
 8024012:	9005      	str	r0, [sp, #20]
 8024014:	4648      	mov	r0, r9
 8024016:	f000 fa9b 	bl	8024550 <_Bfree>
 802401a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 802401c:	1b1b      	subs	r3, r3, r4
 802401e:	f000 80b0 	beq.w	8024182 <_dtoa_r+0x802>
 8024022:	9905      	ldr	r1, [sp, #20]
 8024024:	461a      	mov	r2, r3
 8024026:	4648      	mov	r0, r9
 8024028:	f000 fbfe 	bl	8024828 <__pow5mult>
 802402c:	9001      	str	r0, [sp, #4]
 802402e:	2101      	movs	r1, #1
 8024030:	4648      	mov	r0, r9
 8024032:	f000 fb41 	bl	80246b8 <__i2b>
 8024036:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8024038:	4604      	mov	r4, r0
 802403a:	2b00      	cmp	r3, #0
 802403c:	f000 81da 	beq.w	80243f4 <_dtoa_r+0xa74>
 8024040:	461a      	mov	r2, r3
 8024042:	4601      	mov	r1, r0
 8024044:	4648      	mov	r0, r9
 8024046:	f000 fbef 	bl	8024828 <__pow5mult>
 802404a:	9b07      	ldr	r3, [sp, #28]
 802404c:	2b01      	cmp	r3, #1
 802404e:	4604      	mov	r4, r0
 8024050:	f300 80a0 	bgt.w	8024194 <_dtoa_r+0x814>
 8024054:	9b02      	ldr	r3, [sp, #8]
 8024056:	2b00      	cmp	r3, #0
 8024058:	f040 8096 	bne.w	8024188 <_dtoa_r+0x808>
 802405c:	9b03      	ldr	r3, [sp, #12]
 802405e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8024062:	2a00      	cmp	r2, #0
 8024064:	f040 8092 	bne.w	802418c <_dtoa_r+0x80c>
 8024068:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 802406c:	0d12      	lsrs	r2, r2, #20
 802406e:	0512      	lsls	r2, r2, #20
 8024070:	2a00      	cmp	r2, #0
 8024072:	f000 808d 	beq.w	8024190 <_dtoa_r+0x810>
 8024076:	9b04      	ldr	r3, [sp, #16]
 8024078:	3301      	adds	r3, #1
 802407a:	9304      	str	r3, [sp, #16]
 802407c:	9b06      	ldr	r3, [sp, #24]
 802407e:	3301      	adds	r3, #1
 8024080:	9306      	str	r3, [sp, #24]
 8024082:	2301      	movs	r3, #1
 8024084:	930b      	str	r3, [sp, #44]	@ 0x2c
 8024086:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8024088:	2b00      	cmp	r3, #0
 802408a:	f000 81b9 	beq.w	8024400 <_dtoa_r+0xa80>
 802408e:	6922      	ldr	r2, [r4, #16]
 8024090:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8024094:	6910      	ldr	r0, [r2, #16]
 8024096:	f000 fac3 	bl	8024620 <__hi0bits>
 802409a:	f1c0 0020 	rsb	r0, r0, #32
 802409e:	9b06      	ldr	r3, [sp, #24]
 80240a0:	4418      	add	r0, r3
 80240a2:	f010 001f 	ands.w	r0, r0, #31
 80240a6:	f000 8081 	beq.w	80241ac <_dtoa_r+0x82c>
 80240aa:	f1c0 0220 	rsb	r2, r0, #32
 80240ae:	2a04      	cmp	r2, #4
 80240b0:	dd73      	ble.n	802419a <_dtoa_r+0x81a>
 80240b2:	9b04      	ldr	r3, [sp, #16]
 80240b4:	f1c0 001c 	rsb	r0, r0, #28
 80240b8:	4403      	add	r3, r0
 80240ba:	9304      	str	r3, [sp, #16]
 80240bc:	9b06      	ldr	r3, [sp, #24]
 80240be:	4406      	add	r6, r0
 80240c0:	4403      	add	r3, r0
 80240c2:	9306      	str	r3, [sp, #24]
 80240c4:	9b04      	ldr	r3, [sp, #16]
 80240c6:	2b00      	cmp	r3, #0
 80240c8:	dd05      	ble.n	80240d6 <_dtoa_r+0x756>
 80240ca:	9901      	ldr	r1, [sp, #4]
 80240cc:	461a      	mov	r2, r3
 80240ce:	4648      	mov	r0, r9
 80240d0:	f000 fc04 	bl	80248dc <__lshift>
 80240d4:	9001      	str	r0, [sp, #4]
 80240d6:	9b06      	ldr	r3, [sp, #24]
 80240d8:	2b00      	cmp	r3, #0
 80240da:	dd05      	ble.n	80240e8 <_dtoa_r+0x768>
 80240dc:	4621      	mov	r1, r4
 80240de:	461a      	mov	r2, r3
 80240e0:	4648      	mov	r0, r9
 80240e2:	f000 fbfb 	bl	80248dc <__lshift>
 80240e6:	4604      	mov	r4, r0
 80240e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80240ea:	2b00      	cmp	r3, #0
 80240ec:	d060      	beq.n	80241b0 <_dtoa_r+0x830>
 80240ee:	9801      	ldr	r0, [sp, #4]
 80240f0:	4621      	mov	r1, r4
 80240f2:	f000 fc5f 	bl	80249b4 <__mcmp>
 80240f6:	2800      	cmp	r0, #0
 80240f8:	da5a      	bge.n	80241b0 <_dtoa_r+0x830>
 80240fa:	f108 33ff 	add.w	r3, r8, #4294967295
 80240fe:	9305      	str	r3, [sp, #20]
 8024100:	9901      	ldr	r1, [sp, #4]
 8024102:	2300      	movs	r3, #0
 8024104:	220a      	movs	r2, #10
 8024106:	4648      	mov	r0, r9
 8024108:	f000 fa44 	bl	8024594 <__multadd>
 802410c:	9b08      	ldr	r3, [sp, #32]
 802410e:	9001      	str	r0, [sp, #4]
 8024110:	2b00      	cmp	r3, #0
 8024112:	f000 8177 	beq.w	8024404 <_dtoa_r+0xa84>
 8024116:	4629      	mov	r1, r5
 8024118:	2300      	movs	r3, #0
 802411a:	220a      	movs	r2, #10
 802411c:	4648      	mov	r0, r9
 802411e:	f000 fa39 	bl	8024594 <__multadd>
 8024122:	f1bb 0f00 	cmp.w	fp, #0
 8024126:	4605      	mov	r5, r0
 8024128:	dc6e      	bgt.n	8024208 <_dtoa_r+0x888>
 802412a:	9b07      	ldr	r3, [sp, #28]
 802412c:	2b02      	cmp	r3, #2
 802412e:	dc48      	bgt.n	80241c2 <_dtoa_r+0x842>
 8024130:	e06a      	b.n	8024208 <_dtoa_r+0x888>
 8024132:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8024134:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8024138:	e739      	b.n	8023fae <_dtoa_r+0x62e>
 802413a:	f10a 34ff 	add.w	r4, sl, #4294967295
 802413e:	42a3      	cmp	r3, r4
 8024140:	db07      	blt.n	8024152 <_dtoa_r+0x7d2>
 8024142:	f1ba 0f00 	cmp.w	sl, #0
 8024146:	eba3 0404 	sub.w	r4, r3, r4
 802414a:	db0b      	blt.n	8024164 <_dtoa_r+0x7e4>
 802414c:	9e04      	ldr	r6, [sp, #16]
 802414e:	4652      	mov	r2, sl
 8024150:	e72f      	b.n	8023fb2 <_dtoa_r+0x632>
 8024152:	1ae2      	subs	r2, r4, r3
 8024154:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8024156:	9e04      	ldr	r6, [sp, #16]
 8024158:	4413      	add	r3, r2
 802415a:	930a      	str	r3, [sp, #40]	@ 0x28
 802415c:	4652      	mov	r2, sl
 802415e:	4623      	mov	r3, r4
 8024160:	2400      	movs	r4, #0
 8024162:	e726      	b.n	8023fb2 <_dtoa_r+0x632>
 8024164:	9a04      	ldr	r2, [sp, #16]
 8024166:	eba2 060a 	sub.w	r6, r2, sl
 802416a:	2200      	movs	r2, #0
 802416c:	e721      	b.n	8023fb2 <_dtoa_r+0x632>
 802416e:	9e04      	ldr	r6, [sp, #16]
 8024170:	9d08      	ldr	r5, [sp, #32]
 8024172:	461c      	mov	r4, r3
 8024174:	e72a      	b.n	8023fcc <_dtoa_r+0x64c>
 8024176:	9a01      	ldr	r2, [sp, #4]
 8024178:	9205      	str	r2, [sp, #20]
 802417a:	e752      	b.n	8024022 <_dtoa_r+0x6a2>
 802417c:	9901      	ldr	r1, [sp, #4]
 802417e:	461a      	mov	r2, r3
 8024180:	e751      	b.n	8024026 <_dtoa_r+0x6a6>
 8024182:	9b05      	ldr	r3, [sp, #20]
 8024184:	9301      	str	r3, [sp, #4]
 8024186:	e752      	b.n	802402e <_dtoa_r+0x6ae>
 8024188:	2300      	movs	r3, #0
 802418a:	e77b      	b.n	8024084 <_dtoa_r+0x704>
 802418c:	9b02      	ldr	r3, [sp, #8]
 802418e:	e779      	b.n	8024084 <_dtoa_r+0x704>
 8024190:	920b      	str	r2, [sp, #44]	@ 0x2c
 8024192:	e778      	b.n	8024086 <_dtoa_r+0x706>
 8024194:	2300      	movs	r3, #0
 8024196:	930b      	str	r3, [sp, #44]	@ 0x2c
 8024198:	e779      	b.n	802408e <_dtoa_r+0x70e>
 802419a:	d093      	beq.n	80240c4 <_dtoa_r+0x744>
 802419c:	9b04      	ldr	r3, [sp, #16]
 802419e:	321c      	adds	r2, #28
 80241a0:	4413      	add	r3, r2
 80241a2:	9304      	str	r3, [sp, #16]
 80241a4:	9b06      	ldr	r3, [sp, #24]
 80241a6:	4416      	add	r6, r2
 80241a8:	4413      	add	r3, r2
 80241aa:	e78a      	b.n	80240c2 <_dtoa_r+0x742>
 80241ac:	4602      	mov	r2, r0
 80241ae:	e7f5      	b.n	802419c <_dtoa_r+0x81c>
 80241b0:	f1ba 0f00 	cmp.w	sl, #0
 80241b4:	f8cd 8014 	str.w	r8, [sp, #20]
 80241b8:	46d3      	mov	fp, sl
 80241ba:	dc21      	bgt.n	8024200 <_dtoa_r+0x880>
 80241bc:	9b07      	ldr	r3, [sp, #28]
 80241be:	2b02      	cmp	r3, #2
 80241c0:	dd1e      	ble.n	8024200 <_dtoa_r+0x880>
 80241c2:	f1bb 0f00 	cmp.w	fp, #0
 80241c6:	f47f addc 	bne.w	8023d82 <_dtoa_r+0x402>
 80241ca:	4621      	mov	r1, r4
 80241cc:	465b      	mov	r3, fp
 80241ce:	2205      	movs	r2, #5
 80241d0:	4648      	mov	r0, r9
 80241d2:	f000 f9df 	bl	8024594 <__multadd>
 80241d6:	4601      	mov	r1, r0
 80241d8:	4604      	mov	r4, r0
 80241da:	9801      	ldr	r0, [sp, #4]
 80241dc:	f000 fbea 	bl	80249b4 <__mcmp>
 80241e0:	2800      	cmp	r0, #0
 80241e2:	f77f adce 	ble.w	8023d82 <_dtoa_r+0x402>
 80241e6:	463e      	mov	r6, r7
 80241e8:	2331      	movs	r3, #49	@ 0x31
 80241ea:	f806 3b01 	strb.w	r3, [r6], #1
 80241ee:	9b05      	ldr	r3, [sp, #20]
 80241f0:	3301      	adds	r3, #1
 80241f2:	9305      	str	r3, [sp, #20]
 80241f4:	e5c9      	b.n	8023d8a <_dtoa_r+0x40a>
 80241f6:	f8cd 8014 	str.w	r8, [sp, #20]
 80241fa:	4654      	mov	r4, sl
 80241fc:	4625      	mov	r5, r4
 80241fe:	e7f2      	b.n	80241e6 <_dtoa_r+0x866>
 8024200:	9b08      	ldr	r3, [sp, #32]
 8024202:	2b00      	cmp	r3, #0
 8024204:	f000 8102 	beq.w	802440c <_dtoa_r+0xa8c>
 8024208:	2e00      	cmp	r6, #0
 802420a:	dd05      	ble.n	8024218 <_dtoa_r+0x898>
 802420c:	4629      	mov	r1, r5
 802420e:	4632      	mov	r2, r6
 8024210:	4648      	mov	r0, r9
 8024212:	f000 fb63 	bl	80248dc <__lshift>
 8024216:	4605      	mov	r5, r0
 8024218:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 802421a:	2b00      	cmp	r3, #0
 802421c:	d058      	beq.n	80242d0 <_dtoa_r+0x950>
 802421e:	6869      	ldr	r1, [r5, #4]
 8024220:	4648      	mov	r0, r9
 8024222:	f000 f955 	bl	80244d0 <_Balloc>
 8024226:	4606      	mov	r6, r0
 8024228:	b928      	cbnz	r0, 8024236 <_dtoa_r+0x8b6>
 802422a:	4b82      	ldr	r3, [pc, #520]	@ (8024434 <_dtoa_r+0xab4>)
 802422c:	4602      	mov	r2, r0
 802422e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8024232:	f7ff bbbe 	b.w	80239b2 <_dtoa_r+0x32>
 8024236:	692a      	ldr	r2, [r5, #16]
 8024238:	3202      	adds	r2, #2
 802423a:	0092      	lsls	r2, r2, #2
 802423c:	f105 010c 	add.w	r1, r5, #12
 8024240:	300c      	adds	r0, #12
 8024242:	f7ff fb06 	bl	8023852 <memcpy>
 8024246:	2201      	movs	r2, #1
 8024248:	4631      	mov	r1, r6
 802424a:	4648      	mov	r0, r9
 802424c:	f000 fb46 	bl	80248dc <__lshift>
 8024250:	1c7b      	adds	r3, r7, #1
 8024252:	9304      	str	r3, [sp, #16]
 8024254:	eb07 030b 	add.w	r3, r7, fp
 8024258:	9309      	str	r3, [sp, #36]	@ 0x24
 802425a:	9b02      	ldr	r3, [sp, #8]
 802425c:	f003 0301 	and.w	r3, r3, #1
 8024260:	46a8      	mov	r8, r5
 8024262:	9308      	str	r3, [sp, #32]
 8024264:	4605      	mov	r5, r0
 8024266:	9b04      	ldr	r3, [sp, #16]
 8024268:	9801      	ldr	r0, [sp, #4]
 802426a:	4621      	mov	r1, r4
 802426c:	f103 3bff 	add.w	fp, r3, #4294967295
 8024270:	f7ff fafd 	bl	802386e <quorem>
 8024274:	4641      	mov	r1, r8
 8024276:	9002      	str	r0, [sp, #8]
 8024278:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 802427c:	9801      	ldr	r0, [sp, #4]
 802427e:	f000 fb99 	bl	80249b4 <__mcmp>
 8024282:	462a      	mov	r2, r5
 8024284:	9006      	str	r0, [sp, #24]
 8024286:	4621      	mov	r1, r4
 8024288:	4648      	mov	r0, r9
 802428a:	f000 fbaf 	bl	80249ec <__mdiff>
 802428e:	68c2      	ldr	r2, [r0, #12]
 8024290:	4606      	mov	r6, r0
 8024292:	b9fa      	cbnz	r2, 80242d4 <_dtoa_r+0x954>
 8024294:	4601      	mov	r1, r0
 8024296:	9801      	ldr	r0, [sp, #4]
 8024298:	f000 fb8c 	bl	80249b4 <__mcmp>
 802429c:	4602      	mov	r2, r0
 802429e:	4631      	mov	r1, r6
 80242a0:	4648      	mov	r0, r9
 80242a2:	920a      	str	r2, [sp, #40]	@ 0x28
 80242a4:	f000 f954 	bl	8024550 <_Bfree>
 80242a8:	9b07      	ldr	r3, [sp, #28]
 80242aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80242ac:	9e04      	ldr	r6, [sp, #16]
 80242ae:	ea42 0103 	orr.w	r1, r2, r3
 80242b2:	9b08      	ldr	r3, [sp, #32]
 80242b4:	4319      	orrs	r1, r3
 80242b6:	d10f      	bne.n	80242d8 <_dtoa_r+0x958>
 80242b8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80242bc:	d028      	beq.n	8024310 <_dtoa_r+0x990>
 80242be:	9b06      	ldr	r3, [sp, #24]
 80242c0:	2b00      	cmp	r3, #0
 80242c2:	dd02      	ble.n	80242ca <_dtoa_r+0x94a>
 80242c4:	9b02      	ldr	r3, [sp, #8]
 80242c6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80242ca:	f88b a000 	strb.w	sl, [fp]
 80242ce:	e55e      	b.n	8023d8e <_dtoa_r+0x40e>
 80242d0:	4628      	mov	r0, r5
 80242d2:	e7bd      	b.n	8024250 <_dtoa_r+0x8d0>
 80242d4:	2201      	movs	r2, #1
 80242d6:	e7e2      	b.n	802429e <_dtoa_r+0x91e>
 80242d8:	9b06      	ldr	r3, [sp, #24]
 80242da:	2b00      	cmp	r3, #0
 80242dc:	db04      	blt.n	80242e8 <_dtoa_r+0x968>
 80242de:	9907      	ldr	r1, [sp, #28]
 80242e0:	430b      	orrs	r3, r1
 80242e2:	9908      	ldr	r1, [sp, #32]
 80242e4:	430b      	orrs	r3, r1
 80242e6:	d120      	bne.n	802432a <_dtoa_r+0x9aa>
 80242e8:	2a00      	cmp	r2, #0
 80242ea:	ddee      	ble.n	80242ca <_dtoa_r+0x94a>
 80242ec:	9901      	ldr	r1, [sp, #4]
 80242ee:	2201      	movs	r2, #1
 80242f0:	4648      	mov	r0, r9
 80242f2:	f000 faf3 	bl	80248dc <__lshift>
 80242f6:	4621      	mov	r1, r4
 80242f8:	9001      	str	r0, [sp, #4]
 80242fa:	f000 fb5b 	bl	80249b4 <__mcmp>
 80242fe:	2800      	cmp	r0, #0
 8024300:	dc03      	bgt.n	802430a <_dtoa_r+0x98a>
 8024302:	d1e2      	bne.n	80242ca <_dtoa_r+0x94a>
 8024304:	f01a 0f01 	tst.w	sl, #1
 8024308:	d0df      	beq.n	80242ca <_dtoa_r+0x94a>
 802430a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 802430e:	d1d9      	bne.n	80242c4 <_dtoa_r+0x944>
 8024310:	2339      	movs	r3, #57	@ 0x39
 8024312:	f88b 3000 	strb.w	r3, [fp]
 8024316:	4633      	mov	r3, r6
 8024318:	461e      	mov	r6, r3
 802431a:	3b01      	subs	r3, #1
 802431c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8024320:	2a39      	cmp	r2, #57	@ 0x39
 8024322:	d052      	beq.n	80243ca <_dtoa_r+0xa4a>
 8024324:	3201      	adds	r2, #1
 8024326:	701a      	strb	r2, [r3, #0]
 8024328:	e531      	b.n	8023d8e <_dtoa_r+0x40e>
 802432a:	2a00      	cmp	r2, #0
 802432c:	dd07      	ble.n	802433e <_dtoa_r+0x9be>
 802432e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8024332:	d0ed      	beq.n	8024310 <_dtoa_r+0x990>
 8024334:	f10a 0301 	add.w	r3, sl, #1
 8024338:	f88b 3000 	strb.w	r3, [fp]
 802433c:	e527      	b.n	8023d8e <_dtoa_r+0x40e>
 802433e:	9b04      	ldr	r3, [sp, #16]
 8024340:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8024342:	f803 ac01 	strb.w	sl, [r3, #-1]
 8024346:	4293      	cmp	r3, r2
 8024348:	d029      	beq.n	802439e <_dtoa_r+0xa1e>
 802434a:	9901      	ldr	r1, [sp, #4]
 802434c:	2300      	movs	r3, #0
 802434e:	220a      	movs	r2, #10
 8024350:	4648      	mov	r0, r9
 8024352:	f000 f91f 	bl	8024594 <__multadd>
 8024356:	45a8      	cmp	r8, r5
 8024358:	9001      	str	r0, [sp, #4]
 802435a:	f04f 0300 	mov.w	r3, #0
 802435e:	f04f 020a 	mov.w	r2, #10
 8024362:	4641      	mov	r1, r8
 8024364:	4648      	mov	r0, r9
 8024366:	d107      	bne.n	8024378 <_dtoa_r+0x9f8>
 8024368:	f000 f914 	bl	8024594 <__multadd>
 802436c:	4680      	mov	r8, r0
 802436e:	4605      	mov	r5, r0
 8024370:	9b04      	ldr	r3, [sp, #16]
 8024372:	3301      	adds	r3, #1
 8024374:	9304      	str	r3, [sp, #16]
 8024376:	e776      	b.n	8024266 <_dtoa_r+0x8e6>
 8024378:	f000 f90c 	bl	8024594 <__multadd>
 802437c:	4629      	mov	r1, r5
 802437e:	4680      	mov	r8, r0
 8024380:	2300      	movs	r3, #0
 8024382:	220a      	movs	r2, #10
 8024384:	4648      	mov	r0, r9
 8024386:	f000 f905 	bl	8024594 <__multadd>
 802438a:	4605      	mov	r5, r0
 802438c:	e7f0      	b.n	8024370 <_dtoa_r+0x9f0>
 802438e:	f1bb 0f00 	cmp.w	fp, #0
 8024392:	bfcc      	ite	gt
 8024394:	465e      	movgt	r6, fp
 8024396:	2601      	movle	r6, #1
 8024398:	443e      	add	r6, r7
 802439a:	f04f 0800 	mov.w	r8, #0
 802439e:	9901      	ldr	r1, [sp, #4]
 80243a0:	2201      	movs	r2, #1
 80243a2:	4648      	mov	r0, r9
 80243a4:	f000 fa9a 	bl	80248dc <__lshift>
 80243a8:	4621      	mov	r1, r4
 80243aa:	9001      	str	r0, [sp, #4]
 80243ac:	f000 fb02 	bl	80249b4 <__mcmp>
 80243b0:	2800      	cmp	r0, #0
 80243b2:	dcb0      	bgt.n	8024316 <_dtoa_r+0x996>
 80243b4:	d102      	bne.n	80243bc <_dtoa_r+0xa3c>
 80243b6:	f01a 0f01 	tst.w	sl, #1
 80243ba:	d1ac      	bne.n	8024316 <_dtoa_r+0x996>
 80243bc:	4633      	mov	r3, r6
 80243be:	461e      	mov	r6, r3
 80243c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80243c4:	2a30      	cmp	r2, #48	@ 0x30
 80243c6:	d0fa      	beq.n	80243be <_dtoa_r+0xa3e>
 80243c8:	e4e1      	b.n	8023d8e <_dtoa_r+0x40e>
 80243ca:	429f      	cmp	r7, r3
 80243cc:	d1a4      	bne.n	8024318 <_dtoa_r+0x998>
 80243ce:	9b05      	ldr	r3, [sp, #20]
 80243d0:	3301      	adds	r3, #1
 80243d2:	9305      	str	r3, [sp, #20]
 80243d4:	2331      	movs	r3, #49	@ 0x31
 80243d6:	703b      	strb	r3, [r7, #0]
 80243d8:	e4d9      	b.n	8023d8e <_dtoa_r+0x40e>
 80243da:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80243dc:	4f16      	ldr	r7, [pc, #88]	@ (8024438 <_dtoa_r+0xab8>)
 80243de:	b11b      	cbz	r3, 80243e8 <_dtoa_r+0xa68>
 80243e0:	f107 0308 	add.w	r3, r7, #8
 80243e4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80243e6:	6013      	str	r3, [r2, #0]
 80243e8:	4638      	mov	r0, r7
 80243ea:	b011      	add	sp, #68	@ 0x44
 80243ec:	ecbd 8b02 	vpop	{d8}
 80243f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80243f4:	9b07      	ldr	r3, [sp, #28]
 80243f6:	2b01      	cmp	r3, #1
 80243f8:	f77f ae2c 	ble.w	8024054 <_dtoa_r+0x6d4>
 80243fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80243fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8024400:	2001      	movs	r0, #1
 8024402:	e64c      	b.n	802409e <_dtoa_r+0x71e>
 8024404:	f1bb 0f00 	cmp.w	fp, #0
 8024408:	f77f aed8 	ble.w	80241bc <_dtoa_r+0x83c>
 802440c:	463e      	mov	r6, r7
 802440e:	9801      	ldr	r0, [sp, #4]
 8024410:	4621      	mov	r1, r4
 8024412:	f7ff fa2c 	bl	802386e <quorem>
 8024416:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 802441a:	f806 ab01 	strb.w	sl, [r6], #1
 802441e:	1bf2      	subs	r2, r6, r7
 8024420:	4593      	cmp	fp, r2
 8024422:	ddb4      	ble.n	802438e <_dtoa_r+0xa0e>
 8024424:	9901      	ldr	r1, [sp, #4]
 8024426:	2300      	movs	r3, #0
 8024428:	220a      	movs	r2, #10
 802442a:	4648      	mov	r0, r9
 802442c:	f000 f8b2 	bl	8024594 <__multadd>
 8024430:	9001      	str	r0, [sp, #4]
 8024432:	e7ec      	b.n	802440e <_dtoa_r+0xa8e>
 8024434:	08040634 	.word	0x08040634
 8024438:	080405b8 	.word	0x080405b8

0802443c <_free_r>:
 802443c:	b538      	push	{r3, r4, r5, lr}
 802443e:	4605      	mov	r5, r0
 8024440:	2900      	cmp	r1, #0
 8024442:	d041      	beq.n	80244c8 <_free_r+0x8c>
 8024444:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8024448:	1f0c      	subs	r4, r1, #4
 802444a:	2b00      	cmp	r3, #0
 802444c:	bfb8      	it	lt
 802444e:	18e4      	addlt	r4, r4, r3
 8024450:	f7fe fb76 	bl	8022b40 <__malloc_lock>
 8024454:	4a1d      	ldr	r2, [pc, #116]	@ (80244cc <_free_r+0x90>)
 8024456:	6813      	ldr	r3, [r2, #0]
 8024458:	b933      	cbnz	r3, 8024468 <_free_r+0x2c>
 802445a:	6063      	str	r3, [r4, #4]
 802445c:	6014      	str	r4, [r2, #0]
 802445e:	4628      	mov	r0, r5
 8024460:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8024464:	f7fe bb72 	b.w	8022b4c <__malloc_unlock>
 8024468:	42a3      	cmp	r3, r4
 802446a:	d908      	bls.n	802447e <_free_r+0x42>
 802446c:	6820      	ldr	r0, [r4, #0]
 802446e:	1821      	adds	r1, r4, r0
 8024470:	428b      	cmp	r3, r1
 8024472:	bf01      	itttt	eq
 8024474:	6819      	ldreq	r1, [r3, #0]
 8024476:	685b      	ldreq	r3, [r3, #4]
 8024478:	1809      	addeq	r1, r1, r0
 802447a:	6021      	streq	r1, [r4, #0]
 802447c:	e7ed      	b.n	802445a <_free_r+0x1e>
 802447e:	461a      	mov	r2, r3
 8024480:	685b      	ldr	r3, [r3, #4]
 8024482:	b10b      	cbz	r3, 8024488 <_free_r+0x4c>
 8024484:	42a3      	cmp	r3, r4
 8024486:	d9fa      	bls.n	802447e <_free_r+0x42>
 8024488:	6811      	ldr	r1, [r2, #0]
 802448a:	1850      	adds	r0, r2, r1
 802448c:	42a0      	cmp	r0, r4
 802448e:	d10b      	bne.n	80244a8 <_free_r+0x6c>
 8024490:	6820      	ldr	r0, [r4, #0]
 8024492:	4401      	add	r1, r0
 8024494:	1850      	adds	r0, r2, r1
 8024496:	4283      	cmp	r3, r0
 8024498:	6011      	str	r1, [r2, #0]
 802449a:	d1e0      	bne.n	802445e <_free_r+0x22>
 802449c:	6818      	ldr	r0, [r3, #0]
 802449e:	685b      	ldr	r3, [r3, #4]
 80244a0:	6053      	str	r3, [r2, #4]
 80244a2:	4408      	add	r0, r1
 80244a4:	6010      	str	r0, [r2, #0]
 80244a6:	e7da      	b.n	802445e <_free_r+0x22>
 80244a8:	d902      	bls.n	80244b0 <_free_r+0x74>
 80244aa:	230c      	movs	r3, #12
 80244ac:	602b      	str	r3, [r5, #0]
 80244ae:	e7d6      	b.n	802445e <_free_r+0x22>
 80244b0:	6820      	ldr	r0, [r4, #0]
 80244b2:	1821      	adds	r1, r4, r0
 80244b4:	428b      	cmp	r3, r1
 80244b6:	bf04      	itt	eq
 80244b8:	6819      	ldreq	r1, [r3, #0]
 80244ba:	685b      	ldreq	r3, [r3, #4]
 80244bc:	6063      	str	r3, [r4, #4]
 80244be:	bf04      	itt	eq
 80244c0:	1809      	addeq	r1, r1, r0
 80244c2:	6021      	streq	r1, [r4, #0]
 80244c4:	6054      	str	r4, [r2, #4]
 80244c6:	e7ca      	b.n	802445e <_free_r+0x22>
 80244c8:	bd38      	pop	{r3, r4, r5, pc}
 80244ca:	bf00      	nop
 80244cc:	240168d4 	.word	0x240168d4

080244d0 <_Balloc>:
 80244d0:	b570      	push	{r4, r5, r6, lr}
 80244d2:	69c6      	ldr	r6, [r0, #28]
 80244d4:	4604      	mov	r4, r0
 80244d6:	460d      	mov	r5, r1
 80244d8:	b976      	cbnz	r6, 80244f8 <_Balloc+0x28>
 80244da:	2010      	movs	r0, #16
 80244dc:	f7fe fa7e 	bl	80229dc <malloc>
 80244e0:	4602      	mov	r2, r0
 80244e2:	61e0      	str	r0, [r4, #28]
 80244e4:	b920      	cbnz	r0, 80244f0 <_Balloc+0x20>
 80244e6:	4b18      	ldr	r3, [pc, #96]	@ (8024548 <_Balloc+0x78>)
 80244e8:	4818      	ldr	r0, [pc, #96]	@ (802454c <_Balloc+0x7c>)
 80244ea:	216b      	movs	r1, #107	@ 0x6b
 80244ec:	f7fe fa44 	bl	8022978 <__assert_func>
 80244f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80244f4:	6006      	str	r6, [r0, #0]
 80244f6:	60c6      	str	r6, [r0, #12]
 80244f8:	69e6      	ldr	r6, [r4, #28]
 80244fa:	68f3      	ldr	r3, [r6, #12]
 80244fc:	b183      	cbz	r3, 8024520 <_Balloc+0x50>
 80244fe:	69e3      	ldr	r3, [r4, #28]
 8024500:	68db      	ldr	r3, [r3, #12]
 8024502:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8024506:	b9b8      	cbnz	r0, 8024538 <_Balloc+0x68>
 8024508:	2101      	movs	r1, #1
 802450a:	fa01 f605 	lsl.w	r6, r1, r5
 802450e:	1d72      	adds	r2, r6, #5
 8024510:	0092      	lsls	r2, r2, #2
 8024512:	4620      	mov	r0, r4
 8024514:	f7fe fa4e 	bl	80229b4 <_calloc_r>
 8024518:	b160      	cbz	r0, 8024534 <_Balloc+0x64>
 802451a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 802451e:	e00e      	b.n	802453e <_Balloc+0x6e>
 8024520:	2221      	movs	r2, #33	@ 0x21
 8024522:	2104      	movs	r1, #4
 8024524:	4620      	mov	r0, r4
 8024526:	f7fe fa45 	bl	80229b4 <_calloc_r>
 802452a:	69e3      	ldr	r3, [r4, #28]
 802452c:	60f0      	str	r0, [r6, #12]
 802452e:	68db      	ldr	r3, [r3, #12]
 8024530:	2b00      	cmp	r3, #0
 8024532:	d1e4      	bne.n	80244fe <_Balloc+0x2e>
 8024534:	2000      	movs	r0, #0
 8024536:	bd70      	pop	{r4, r5, r6, pc}
 8024538:	6802      	ldr	r2, [r0, #0]
 802453a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 802453e:	2300      	movs	r3, #0
 8024540:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8024544:	e7f7      	b.n	8024536 <_Balloc+0x66>
 8024546:	bf00      	nop
 8024548:	080405c5 	.word	0x080405c5
 802454c:	08040645 	.word	0x08040645

08024550 <_Bfree>:
 8024550:	b570      	push	{r4, r5, r6, lr}
 8024552:	69c6      	ldr	r6, [r0, #28]
 8024554:	4605      	mov	r5, r0
 8024556:	460c      	mov	r4, r1
 8024558:	b976      	cbnz	r6, 8024578 <_Bfree+0x28>
 802455a:	2010      	movs	r0, #16
 802455c:	f7fe fa3e 	bl	80229dc <malloc>
 8024560:	4602      	mov	r2, r0
 8024562:	61e8      	str	r0, [r5, #28]
 8024564:	b920      	cbnz	r0, 8024570 <_Bfree+0x20>
 8024566:	4b09      	ldr	r3, [pc, #36]	@ (802458c <_Bfree+0x3c>)
 8024568:	4809      	ldr	r0, [pc, #36]	@ (8024590 <_Bfree+0x40>)
 802456a:	218f      	movs	r1, #143	@ 0x8f
 802456c:	f7fe fa04 	bl	8022978 <__assert_func>
 8024570:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8024574:	6006      	str	r6, [r0, #0]
 8024576:	60c6      	str	r6, [r0, #12]
 8024578:	b13c      	cbz	r4, 802458a <_Bfree+0x3a>
 802457a:	69eb      	ldr	r3, [r5, #28]
 802457c:	6862      	ldr	r2, [r4, #4]
 802457e:	68db      	ldr	r3, [r3, #12]
 8024580:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8024584:	6021      	str	r1, [r4, #0]
 8024586:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 802458a:	bd70      	pop	{r4, r5, r6, pc}
 802458c:	080405c5 	.word	0x080405c5
 8024590:	08040645 	.word	0x08040645

08024594 <__multadd>:
 8024594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8024598:	690d      	ldr	r5, [r1, #16]
 802459a:	4607      	mov	r7, r0
 802459c:	460c      	mov	r4, r1
 802459e:	461e      	mov	r6, r3
 80245a0:	f101 0c14 	add.w	ip, r1, #20
 80245a4:	2000      	movs	r0, #0
 80245a6:	f8dc 3000 	ldr.w	r3, [ip]
 80245aa:	b299      	uxth	r1, r3
 80245ac:	fb02 6101 	mla	r1, r2, r1, r6
 80245b0:	0c1e      	lsrs	r6, r3, #16
 80245b2:	0c0b      	lsrs	r3, r1, #16
 80245b4:	fb02 3306 	mla	r3, r2, r6, r3
 80245b8:	b289      	uxth	r1, r1
 80245ba:	3001      	adds	r0, #1
 80245bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80245c0:	4285      	cmp	r5, r0
 80245c2:	f84c 1b04 	str.w	r1, [ip], #4
 80245c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80245ca:	dcec      	bgt.n	80245a6 <__multadd+0x12>
 80245cc:	b30e      	cbz	r6, 8024612 <__multadd+0x7e>
 80245ce:	68a3      	ldr	r3, [r4, #8]
 80245d0:	42ab      	cmp	r3, r5
 80245d2:	dc19      	bgt.n	8024608 <__multadd+0x74>
 80245d4:	6861      	ldr	r1, [r4, #4]
 80245d6:	4638      	mov	r0, r7
 80245d8:	3101      	adds	r1, #1
 80245da:	f7ff ff79 	bl	80244d0 <_Balloc>
 80245de:	4680      	mov	r8, r0
 80245e0:	b928      	cbnz	r0, 80245ee <__multadd+0x5a>
 80245e2:	4602      	mov	r2, r0
 80245e4:	4b0c      	ldr	r3, [pc, #48]	@ (8024618 <__multadd+0x84>)
 80245e6:	480d      	ldr	r0, [pc, #52]	@ (802461c <__multadd+0x88>)
 80245e8:	21ba      	movs	r1, #186	@ 0xba
 80245ea:	f7fe f9c5 	bl	8022978 <__assert_func>
 80245ee:	6922      	ldr	r2, [r4, #16]
 80245f0:	3202      	adds	r2, #2
 80245f2:	f104 010c 	add.w	r1, r4, #12
 80245f6:	0092      	lsls	r2, r2, #2
 80245f8:	300c      	adds	r0, #12
 80245fa:	f7ff f92a 	bl	8023852 <memcpy>
 80245fe:	4621      	mov	r1, r4
 8024600:	4638      	mov	r0, r7
 8024602:	f7ff ffa5 	bl	8024550 <_Bfree>
 8024606:	4644      	mov	r4, r8
 8024608:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 802460c:	3501      	adds	r5, #1
 802460e:	615e      	str	r6, [r3, #20]
 8024610:	6125      	str	r5, [r4, #16]
 8024612:	4620      	mov	r0, r4
 8024614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024618:	08040634 	.word	0x08040634
 802461c:	08040645 	.word	0x08040645

08024620 <__hi0bits>:
 8024620:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8024624:	4603      	mov	r3, r0
 8024626:	bf36      	itet	cc
 8024628:	0403      	lslcc	r3, r0, #16
 802462a:	2000      	movcs	r0, #0
 802462c:	2010      	movcc	r0, #16
 802462e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8024632:	bf3c      	itt	cc
 8024634:	021b      	lslcc	r3, r3, #8
 8024636:	3008      	addcc	r0, #8
 8024638:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 802463c:	bf3c      	itt	cc
 802463e:	011b      	lslcc	r3, r3, #4
 8024640:	3004      	addcc	r0, #4
 8024642:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8024646:	bf3c      	itt	cc
 8024648:	009b      	lslcc	r3, r3, #2
 802464a:	3002      	addcc	r0, #2
 802464c:	2b00      	cmp	r3, #0
 802464e:	db05      	blt.n	802465c <__hi0bits+0x3c>
 8024650:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8024654:	f100 0001 	add.w	r0, r0, #1
 8024658:	bf08      	it	eq
 802465a:	2020      	moveq	r0, #32
 802465c:	4770      	bx	lr

0802465e <__lo0bits>:
 802465e:	6803      	ldr	r3, [r0, #0]
 8024660:	4602      	mov	r2, r0
 8024662:	f013 0007 	ands.w	r0, r3, #7
 8024666:	d00b      	beq.n	8024680 <__lo0bits+0x22>
 8024668:	07d9      	lsls	r1, r3, #31
 802466a:	d421      	bmi.n	80246b0 <__lo0bits+0x52>
 802466c:	0798      	lsls	r0, r3, #30
 802466e:	bf49      	itett	mi
 8024670:	085b      	lsrmi	r3, r3, #1
 8024672:	089b      	lsrpl	r3, r3, #2
 8024674:	2001      	movmi	r0, #1
 8024676:	6013      	strmi	r3, [r2, #0]
 8024678:	bf5c      	itt	pl
 802467a:	6013      	strpl	r3, [r2, #0]
 802467c:	2002      	movpl	r0, #2
 802467e:	4770      	bx	lr
 8024680:	b299      	uxth	r1, r3
 8024682:	b909      	cbnz	r1, 8024688 <__lo0bits+0x2a>
 8024684:	0c1b      	lsrs	r3, r3, #16
 8024686:	2010      	movs	r0, #16
 8024688:	b2d9      	uxtb	r1, r3
 802468a:	b909      	cbnz	r1, 8024690 <__lo0bits+0x32>
 802468c:	3008      	adds	r0, #8
 802468e:	0a1b      	lsrs	r3, r3, #8
 8024690:	0719      	lsls	r1, r3, #28
 8024692:	bf04      	itt	eq
 8024694:	091b      	lsreq	r3, r3, #4
 8024696:	3004      	addeq	r0, #4
 8024698:	0799      	lsls	r1, r3, #30
 802469a:	bf04      	itt	eq
 802469c:	089b      	lsreq	r3, r3, #2
 802469e:	3002      	addeq	r0, #2
 80246a0:	07d9      	lsls	r1, r3, #31
 80246a2:	d403      	bmi.n	80246ac <__lo0bits+0x4e>
 80246a4:	085b      	lsrs	r3, r3, #1
 80246a6:	f100 0001 	add.w	r0, r0, #1
 80246aa:	d003      	beq.n	80246b4 <__lo0bits+0x56>
 80246ac:	6013      	str	r3, [r2, #0]
 80246ae:	4770      	bx	lr
 80246b0:	2000      	movs	r0, #0
 80246b2:	4770      	bx	lr
 80246b4:	2020      	movs	r0, #32
 80246b6:	4770      	bx	lr

080246b8 <__i2b>:
 80246b8:	b510      	push	{r4, lr}
 80246ba:	460c      	mov	r4, r1
 80246bc:	2101      	movs	r1, #1
 80246be:	f7ff ff07 	bl	80244d0 <_Balloc>
 80246c2:	4602      	mov	r2, r0
 80246c4:	b928      	cbnz	r0, 80246d2 <__i2b+0x1a>
 80246c6:	4b05      	ldr	r3, [pc, #20]	@ (80246dc <__i2b+0x24>)
 80246c8:	4805      	ldr	r0, [pc, #20]	@ (80246e0 <__i2b+0x28>)
 80246ca:	f240 1145 	movw	r1, #325	@ 0x145
 80246ce:	f7fe f953 	bl	8022978 <__assert_func>
 80246d2:	2301      	movs	r3, #1
 80246d4:	6144      	str	r4, [r0, #20]
 80246d6:	6103      	str	r3, [r0, #16]
 80246d8:	bd10      	pop	{r4, pc}
 80246da:	bf00      	nop
 80246dc:	08040634 	.word	0x08040634
 80246e0:	08040645 	.word	0x08040645

080246e4 <__multiply>:
 80246e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80246e8:	4617      	mov	r7, r2
 80246ea:	690a      	ldr	r2, [r1, #16]
 80246ec:	693b      	ldr	r3, [r7, #16]
 80246ee:	429a      	cmp	r2, r3
 80246f0:	bfa8      	it	ge
 80246f2:	463b      	movge	r3, r7
 80246f4:	4689      	mov	r9, r1
 80246f6:	bfa4      	itt	ge
 80246f8:	460f      	movge	r7, r1
 80246fa:	4699      	movge	r9, r3
 80246fc:	693d      	ldr	r5, [r7, #16]
 80246fe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8024702:	68bb      	ldr	r3, [r7, #8]
 8024704:	6879      	ldr	r1, [r7, #4]
 8024706:	eb05 060a 	add.w	r6, r5, sl
 802470a:	42b3      	cmp	r3, r6
 802470c:	b085      	sub	sp, #20
 802470e:	bfb8      	it	lt
 8024710:	3101      	addlt	r1, #1
 8024712:	f7ff fedd 	bl	80244d0 <_Balloc>
 8024716:	b930      	cbnz	r0, 8024726 <__multiply+0x42>
 8024718:	4602      	mov	r2, r0
 802471a:	4b41      	ldr	r3, [pc, #260]	@ (8024820 <__multiply+0x13c>)
 802471c:	4841      	ldr	r0, [pc, #260]	@ (8024824 <__multiply+0x140>)
 802471e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8024722:	f7fe f929 	bl	8022978 <__assert_func>
 8024726:	f100 0414 	add.w	r4, r0, #20
 802472a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 802472e:	4623      	mov	r3, r4
 8024730:	2200      	movs	r2, #0
 8024732:	4573      	cmp	r3, lr
 8024734:	d320      	bcc.n	8024778 <__multiply+0x94>
 8024736:	f107 0814 	add.w	r8, r7, #20
 802473a:	f109 0114 	add.w	r1, r9, #20
 802473e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8024742:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8024746:	9302      	str	r3, [sp, #8]
 8024748:	1beb      	subs	r3, r5, r7
 802474a:	3b15      	subs	r3, #21
 802474c:	f023 0303 	bic.w	r3, r3, #3
 8024750:	3304      	adds	r3, #4
 8024752:	3715      	adds	r7, #21
 8024754:	42bd      	cmp	r5, r7
 8024756:	bf38      	it	cc
 8024758:	2304      	movcc	r3, #4
 802475a:	9301      	str	r3, [sp, #4]
 802475c:	9b02      	ldr	r3, [sp, #8]
 802475e:	9103      	str	r1, [sp, #12]
 8024760:	428b      	cmp	r3, r1
 8024762:	d80c      	bhi.n	802477e <__multiply+0x9a>
 8024764:	2e00      	cmp	r6, #0
 8024766:	dd03      	ble.n	8024770 <__multiply+0x8c>
 8024768:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 802476c:	2b00      	cmp	r3, #0
 802476e:	d055      	beq.n	802481c <__multiply+0x138>
 8024770:	6106      	str	r6, [r0, #16]
 8024772:	b005      	add	sp, #20
 8024774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024778:	f843 2b04 	str.w	r2, [r3], #4
 802477c:	e7d9      	b.n	8024732 <__multiply+0x4e>
 802477e:	f8b1 a000 	ldrh.w	sl, [r1]
 8024782:	f1ba 0f00 	cmp.w	sl, #0
 8024786:	d01f      	beq.n	80247c8 <__multiply+0xe4>
 8024788:	46c4      	mov	ip, r8
 802478a:	46a1      	mov	r9, r4
 802478c:	2700      	movs	r7, #0
 802478e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8024792:	f8d9 3000 	ldr.w	r3, [r9]
 8024796:	fa1f fb82 	uxth.w	fp, r2
 802479a:	b29b      	uxth	r3, r3
 802479c:	fb0a 330b 	mla	r3, sl, fp, r3
 80247a0:	443b      	add	r3, r7
 80247a2:	f8d9 7000 	ldr.w	r7, [r9]
 80247a6:	0c12      	lsrs	r2, r2, #16
 80247a8:	0c3f      	lsrs	r7, r7, #16
 80247aa:	fb0a 7202 	mla	r2, sl, r2, r7
 80247ae:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80247b2:	b29b      	uxth	r3, r3
 80247b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80247b8:	4565      	cmp	r5, ip
 80247ba:	f849 3b04 	str.w	r3, [r9], #4
 80247be:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80247c2:	d8e4      	bhi.n	802478e <__multiply+0xaa>
 80247c4:	9b01      	ldr	r3, [sp, #4]
 80247c6:	50e7      	str	r7, [r4, r3]
 80247c8:	9b03      	ldr	r3, [sp, #12]
 80247ca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80247ce:	3104      	adds	r1, #4
 80247d0:	f1b9 0f00 	cmp.w	r9, #0
 80247d4:	d020      	beq.n	8024818 <__multiply+0x134>
 80247d6:	6823      	ldr	r3, [r4, #0]
 80247d8:	4647      	mov	r7, r8
 80247da:	46a4      	mov	ip, r4
 80247dc:	f04f 0a00 	mov.w	sl, #0
 80247e0:	f8b7 b000 	ldrh.w	fp, [r7]
 80247e4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80247e8:	fb09 220b 	mla	r2, r9, fp, r2
 80247ec:	4452      	add	r2, sl
 80247ee:	b29b      	uxth	r3, r3
 80247f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80247f4:	f84c 3b04 	str.w	r3, [ip], #4
 80247f8:	f857 3b04 	ldr.w	r3, [r7], #4
 80247fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8024800:	f8bc 3000 	ldrh.w	r3, [ip]
 8024804:	fb09 330a 	mla	r3, r9, sl, r3
 8024808:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 802480c:	42bd      	cmp	r5, r7
 802480e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8024812:	d8e5      	bhi.n	80247e0 <__multiply+0xfc>
 8024814:	9a01      	ldr	r2, [sp, #4]
 8024816:	50a3      	str	r3, [r4, r2]
 8024818:	3404      	adds	r4, #4
 802481a:	e79f      	b.n	802475c <__multiply+0x78>
 802481c:	3e01      	subs	r6, #1
 802481e:	e7a1      	b.n	8024764 <__multiply+0x80>
 8024820:	08040634 	.word	0x08040634
 8024824:	08040645 	.word	0x08040645

08024828 <__pow5mult>:
 8024828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802482c:	4615      	mov	r5, r2
 802482e:	f012 0203 	ands.w	r2, r2, #3
 8024832:	4607      	mov	r7, r0
 8024834:	460e      	mov	r6, r1
 8024836:	d007      	beq.n	8024848 <__pow5mult+0x20>
 8024838:	4c25      	ldr	r4, [pc, #148]	@ (80248d0 <__pow5mult+0xa8>)
 802483a:	3a01      	subs	r2, #1
 802483c:	2300      	movs	r3, #0
 802483e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8024842:	f7ff fea7 	bl	8024594 <__multadd>
 8024846:	4606      	mov	r6, r0
 8024848:	10ad      	asrs	r5, r5, #2
 802484a:	d03d      	beq.n	80248c8 <__pow5mult+0xa0>
 802484c:	69fc      	ldr	r4, [r7, #28]
 802484e:	b97c      	cbnz	r4, 8024870 <__pow5mult+0x48>
 8024850:	2010      	movs	r0, #16
 8024852:	f7fe f8c3 	bl	80229dc <malloc>
 8024856:	4602      	mov	r2, r0
 8024858:	61f8      	str	r0, [r7, #28]
 802485a:	b928      	cbnz	r0, 8024868 <__pow5mult+0x40>
 802485c:	4b1d      	ldr	r3, [pc, #116]	@ (80248d4 <__pow5mult+0xac>)
 802485e:	481e      	ldr	r0, [pc, #120]	@ (80248d8 <__pow5mult+0xb0>)
 8024860:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8024864:	f7fe f888 	bl	8022978 <__assert_func>
 8024868:	e9c0 4401 	strd	r4, r4, [r0, #4]
 802486c:	6004      	str	r4, [r0, #0]
 802486e:	60c4      	str	r4, [r0, #12]
 8024870:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8024874:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8024878:	b94c      	cbnz	r4, 802488e <__pow5mult+0x66>
 802487a:	f240 2171 	movw	r1, #625	@ 0x271
 802487e:	4638      	mov	r0, r7
 8024880:	f7ff ff1a 	bl	80246b8 <__i2b>
 8024884:	2300      	movs	r3, #0
 8024886:	f8c8 0008 	str.w	r0, [r8, #8]
 802488a:	4604      	mov	r4, r0
 802488c:	6003      	str	r3, [r0, #0]
 802488e:	f04f 0900 	mov.w	r9, #0
 8024892:	07eb      	lsls	r3, r5, #31
 8024894:	d50a      	bpl.n	80248ac <__pow5mult+0x84>
 8024896:	4631      	mov	r1, r6
 8024898:	4622      	mov	r2, r4
 802489a:	4638      	mov	r0, r7
 802489c:	f7ff ff22 	bl	80246e4 <__multiply>
 80248a0:	4631      	mov	r1, r6
 80248a2:	4680      	mov	r8, r0
 80248a4:	4638      	mov	r0, r7
 80248a6:	f7ff fe53 	bl	8024550 <_Bfree>
 80248aa:	4646      	mov	r6, r8
 80248ac:	106d      	asrs	r5, r5, #1
 80248ae:	d00b      	beq.n	80248c8 <__pow5mult+0xa0>
 80248b0:	6820      	ldr	r0, [r4, #0]
 80248b2:	b938      	cbnz	r0, 80248c4 <__pow5mult+0x9c>
 80248b4:	4622      	mov	r2, r4
 80248b6:	4621      	mov	r1, r4
 80248b8:	4638      	mov	r0, r7
 80248ba:	f7ff ff13 	bl	80246e4 <__multiply>
 80248be:	6020      	str	r0, [r4, #0]
 80248c0:	f8c0 9000 	str.w	r9, [r0]
 80248c4:	4604      	mov	r4, r0
 80248c6:	e7e4      	b.n	8024892 <__pow5mult+0x6a>
 80248c8:	4630      	mov	r0, r6
 80248ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80248ce:	bf00      	nop
 80248d0:	080407bc 	.word	0x080407bc
 80248d4:	080405c5 	.word	0x080405c5
 80248d8:	08040645 	.word	0x08040645

080248dc <__lshift>:
 80248dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80248e0:	460c      	mov	r4, r1
 80248e2:	6849      	ldr	r1, [r1, #4]
 80248e4:	6923      	ldr	r3, [r4, #16]
 80248e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80248ea:	68a3      	ldr	r3, [r4, #8]
 80248ec:	4607      	mov	r7, r0
 80248ee:	4691      	mov	r9, r2
 80248f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80248f4:	f108 0601 	add.w	r6, r8, #1
 80248f8:	42b3      	cmp	r3, r6
 80248fa:	db0b      	blt.n	8024914 <__lshift+0x38>
 80248fc:	4638      	mov	r0, r7
 80248fe:	f7ff fde7 	bl	80244d0 <_Balloc>
 8024902:	4605      	mov	r5, r0
 8024904:	b948      	cbnz	r0, 802491a <__lshift+0x3e>
 8024906:	4602      	mov	r2, r0
 8024908:	4b28      	ldr	r3, [pc, #160]	@ (80249ac <__lshift+0xd0>)
 802490a:	4829      	ldr	r0, [pc, #164]	@ (80249b0 <__lshift+0xd4>)
 802490c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8024910:	f7fe f832 	bl	8022978 <__assert_func>
 8024914:	3101      	adds	r1, #1
 8024916:	005b      	lsls	r3, r3, #1
 8024918:	e7ee      	b.n	80248f8 <__lshift+0x1c>
 802491a:	2300      	movs	r3, #0
 802491c:	f100 0114 	add.w	r1, r0, #20
 8024920:	f100 0210 	add.w	r2, r0, #16
 8024924:	4618      	mov	r0, r3
 8024926:	4553      	cmp	r3, sl
 8024928:	db33      	blt.n	8024992 <__lshift+0xb6>
 802492a:	6920      	ldr	r0, [r4, #16]
 802492c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8024930:	f104 0314 	add.w	r3, r4, #20
 8024934:	f019 091f 	ands.w	r9, r9, #31
 8024938:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 802493c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8024940:	d02b      	beq.n	802499a <__lshift+0xbe>
 8024942:	f1c9 0e20 	rsb	lr, r9, #32
 8024946:	468a      	mov	sl, r1
 8024948:	2200      	movs	r2, #0
 802494a:	6818      	ldr	r0, [r3, #0]
 802494c:	fa00 f009 	lsl.w	r0, r0, r9
 8024950:	4310      	orrs	r0, r2
 8024952:	f84a 0b04 	str.w	r0, [sl], #4
 8024956:	f853 2b04 	ldr.w	r2, [r3], #4
 802495a:	459c      	cmp	ip, r3
 802495c:	fa22 f20e 	lsr.w	r2, r2, lr
 8024960:	d8f3      	bhi.n	802494a <__lshift+0x6e>
 8024962:	ebac 0304 	sub.w	r3, ip, r4
 8024966:	3b15      	subs	r3, #21
 8024968:	f023 0303 	bic.w	r3, r3, #3
 802496c:	3304      	adds	r3, #4
 802496e:	f104 0015 	add.w	r0, r4, #21
 8024972:	4560      	cmp	r0, ip
 8024974:	bf88      	it	hi
 8024976:	2304      	movhi	r3, #4
 8024978:	50ca      	str	r2, [r1, r3]
 802497a:	b10a      	cbz	r2, 8024980 <__lshift+0xa4>
 802497c:	f108 0602 	add.w	r6, r8, #2
 8024980:	3e01      	subs	r6, #1
 8024982:	4638      	mov	r0, r7
 8024984:	612e      	str	r6, [r5, #16]
 8024986:	4621      	mov	r1, r4
 8024988:	f7ff fde2 	bl	8024550 <_Bfree>
 802498c:	4628      	mov	r0, r5
 802498e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8024992:	f842 0f04 	str.w	r0, [r2, #4]!
 8024996:	3301      	adds	r3, #1
 8024998:	e7c5      	b.n	8024926 <__lshift+0x4a>
 802499a:	3904      	subs	r1, #4
 802499c:	f853 2b04 	ldr.w	r2, [r3], #4
 80249a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80249a4:	459c      	cmp	ip, r3
 80249a6:	d8f9      	bhi.n	802499c <__lshift+0xc0>
 80249a8:	e7ea      	b.n	8024980 <__lshift+0xa4>
 80249aa:	bf00      	nop
 80249ac:	08040634 	.word	0x08040634
 80249b0:	08040645 	.word	0x08040645

080249b4 <__mcmp>:
 80249b4:	690a      	ldr	r2, [r1, #16]
 80249b6:	4603      	mov	r3, r0
 80249b8:	6900      	ldr	r0, [r0, #16]
 80249ba:	1a80      	subs	r0, r0, r2
 80249bc:	b530      	push	{r4, r5, lr}
 80249be:	d10e      	bne.n	80249de <__mcmp+0x2a>
 80249c0:	3314      	adds	r3, #20
 80249c2:	3114      	adds	r1, #20
 80249c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80249c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80249cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80249d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80249d4:	4295      	cmp	r5, r2
 80249d6:	d003      	beq.n	80249e0 <__mcmp+0x2c>
 80249d8:	d205      	bcs.n	80249e6 <__mcmp+0x32>
 80249da:	f04f 30ff 	mov.w	r0, #4294967295
 80249de:	bd30      	pop	{r4, r5, pc}
 80249e0:	42a3      	cmp	r3, r4
 80249e2:	d3f3      	bcc.n	80249cc <__mcmp+0x18>
 80249e4:	e7fb      	b.n	80249de <__mcmp+0x2a>
 80249e6:	2001      	movs	r0, #1
 80249e8:	e7f9      	b.n	80249de <__mcmp+0x2a>
	...

080249ec <__mdiff>:
 80249ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80249f0:	4689      	mov	r9, r1
 80249f2:	4606      	mov	r6, r0
 80249f4:	4611      	mov	r1, r2
 80249f6:	4648      	mov	r0, r9
 80249f8:	4614      	mov	r4, r2
 80249fa:	f7ff ffdb 	bl	80249b4 <__mcmp>
 80249fe:	1e05      	subs	r5, r0, #0
 8024a00:	d112      	bne.n	8024a28 <__mdiff+0x3c>
 8024a02:	4629      	mov	r1, r5
 8024a04:	4630      	mov	r0, r6
 8024a06:	f7ff fd63 	bl	80244d0 <_Balloc>
 8024a0a:	4602      	mov	r2, r0
 8024a0c:	b928      	cbnz	r0, 8024a1a <__mdiff+0x2e>
 8024a0e:	4b3f      	ldr	r3, [pc, #252]	@ (8024b0c <__mdiff+0x120>)
 8024a10:	f240 2137 	movw	r1, #567	@ 0x237
 8024a14:	483e      	ldr	r0, [pc, #248]	@ (8024b10 <__mdiff+0x124>)
 8024a16:	f7fd ffaf 	bl	8022978 <__assert_func>
 8024a1a:	2301      	movs	r3, #1
 8024a1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8024a20:	4610      	mov	r0, r2
 8024a22:	b003      	add	sp, #12
 8024a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024a28:	bfbc      	itt	lt
 8024a2a:	464b      	movlt	r3, r9
 8024a2c:	46a1      	movlt	r9, r4
 8024a2e:	4630      	mov	r0, r6
 8024a30:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8024a34:	bfba      	itte	lt
 8024a36:	461c      	movlt	r4, r3
 8024a38:	2501      	movlt	r5, #1
 8024a3a:	2500      	movge	r5, #0
 8024a3c:	f7ff fd48 	bl	80244d0 <_Balloc>
 8024a40:	4602      	mov	r2, r0
 8024a42:	b918      	cbnz	r0, 8024a4c <__mdiff+0x60>
 8024a44:	4b31      	ldr	r3, [pc, #196]	@ (8024b0c <__mdiff+0x120>)
 8024a46:	f240 2145 	movw	r1, #581	@ 0x245
 8024a4a:	e7e3      	b.n	8024a14 <__mdiff+0x28>
 8024a4c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8024a50:	6926      	ldr	r6, [r4, #16]
 8024a52:	60c5      	str	r5, [r0, #12]
 8024a54:	f109 0310 	add.w	r3, r9, #16
 8024a58:	f109 0514 	add.w	r5, r9, #20
 8024a5c:	f104 0e14 	add.w	lr, r4, #20
 8024a60:	f100 0b14 	add.w	fp, r0, #20
 8024a64:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8024a68:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8024a6c:	9301      	str	r3, [sp, #4]
 8024a6e:	46d9      	mov	r9, fp
 8024a70:	f04f 0c00 	mov.w	ip, #0
 8024a74:	9b01      	ldr	r3, [sp, #4]
 8024a76:	f85e 0b04 	ldr.w	r0, [lr], #4
 8024a7a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8024a7e:	9301      	str	r3, [sp, #4]
 8024a80:	fa1f f38a 	uxth.w	r3, sl
 8024a84:	4619      	mov	r1, r3
 8024a86:	b283      	uxth	r3, r0
 8024a88:	1acb      	subs	r3, r1, r3
 8024a8a:	0c00      	lsrs	r0, r0, #16
 8024a8c:	4463      	add	r3, ip
 8024a8e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8024a92:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8024a96:	b29b      	uxth	r3, r3
 8024a98:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8024a9c:	4576      	cmp	r6, lr
 8024a9e:	f849 3b04 	str.w	r3, [r9], #4
 8024aa2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8024aa6:	d8e5      	bhi.n	8024a74 <__mdiff+0x88>
 8024aa8:	1b33      	subs	r3, r6, r4
 8024aaa:	3b15      	subs	r3, #21
 8024aac:	f023 0303 	bic.w	r3, r3, #3
 8024ab0:	3415      	adds	r4, #21
 8024ab2:	3304      	adds	r3, #4
 8024ab4:	42a6      	cmp	r6, r4
 8024ab6:	bf38      	it	cc
 8024ab8:	2304      	movcc	r3, #4
 8024aba:	441d      	add	r5, r3
 8024abc:	445b      	add	r3, fp
 8024abe:	461e      	mov	r6, r3
 8024ac0:	462c      	mov	r4, r5
 8024ac2:	4544      	cmp	r4, r8
 8024ac4:	d30e      	bcc.n	8024ae4 <__mdiff+0xf8>
 8024ac6:	f108 0103 	add.w	r1, r8, #3
 8024aca:	1b49      	subs	r1, r1, r5
 8024acc:	f021 0103 	bic.w	r1, r1, #3
 8024ad0:	3d03      	subs	r5, #3
 8024ad2:	45a8      	cmp	r8, r5
 8024ad4:	bf38      	it	cc
 8024ad6:	2100      	movcc	r1, #0
 8024ad8:	440b      	add	r3, r1
 8024ada:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8024ade:	b191      	cbz	r1, 8024b06 <__mdiff+0x11a>
 8024ae0:	6117      	str	r7, [r2, #16]
 8024ae2:	e79d      	b.n	8024a20 <__mdiff+0x34>
 8024ae4:	f854 1b04 	ldr.w	r1, [r4], #4
 8024ae8:	46e6      	mov	lr, ip
 8024aea:	0c08      	lsrs	r0, r1, #16
 8024aec:	fa1c fc81 	uxtah	ip, ip, r1
 8024af0:	4471      	add	r1, lr
 8024af2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8024af6:	b289      	uxth	r1, r1
 8024af8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8024afc:	f846 1b04 	str.w	r1, [r6], #4
 8024b00:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8024b04:	e7dd      	b.n	8024ac2 <__mdiff+0xd6>
 8024b06:	3f01      	subs	r7, #1
 8024b08:	e7e7      	b.n	8024ada <__mdiff+0xee>
 8024b0a:	bf00      	nop
 8024b0c:	08040634 	.word	0x08040634
 8024b10:	08040645 	.word	0x08040645

08024b14 <__d2b>:
 8024b14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8024b18:	460f      	mov	r7, r1
 8024b1a:	2101      	movs	r1, #1
 8024b1c:	ec59 8b10 	vmov	r8, r9, d0
 8024b20:	4616      	mov	r6, r2
 8024b22:	f7ff fcd5 	bl	80244d0 <_Balloc>
 8024b26:	4604      	mov	r4, r0
 8024b28:	b930      	cbnz	r0, 8024b38 <__d2b+0x24>
 8024b2a:	4602      	mov	r2, r0
 8024b2c:	4b23      	ldr	r3, [pc, #140]	@ (8024bbc <__d2b+0xa8>)
 8024b2e:	4824      	ldr	r0, [pc, #144]	@ (8024bc0 <__d2b+0xac>)
 8024b30:	f240 310f 	movw	r1, #783	@ 0x30f
 8024b34:	f7fd ff20 	bl	8022978 <__assert_func>
 8024b38:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8024b3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8024b40:	b10d      	cbz	r5, 8024b46 <__d2b+0x32>
 8024b42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8024b46:	9301      	str	r3, [sp, #4]
 8024b48:	f1b8 0300 	subs.w	r3, r8, #0
 8024b4c:	d023      	beq.n	8024b96 <__d2b+0x82>
 8024b4e:	4668      	mov	r0, sp
 8024b50:	9300      	str	r3, [sp, #0]
 8024b52:	f7ff fd84 	bl	802465e <__lo0bits>
 8024b56:	e9dd 1200 	ldrd	r1, r2, [sp]
 8024b5a:	b1d0      	cbz	r0, 8024b92 <__d2b+0x7e>
 8024b5c:	f1c0 0320 	rsb	r3, r0, #32
 8024b60:	fa02 f303 	lsl.w	r3, r2, r3
 8024b64:	430b      	orrs	r3, r1
 8024b66:	40c2      	lsrs	r2, r0
 8024b68:	6163      	str	r3, [r4, #20]
 8024b6a:	9201      	str	r2, [sp, #4]
 8024b6c:	9b01      	ldr	r3, [sp, #4]
 8024b6e:	61a3      	str	r3, [r4, #24]
 8024b70:	2b00      	cmp	r3, #0
 8024b72:	bf0c      	ite	eq
 8024b74:	2201      	moveq	r2, #1
 8024b76:	2202      	movne	r2, #2
 8024b78:	6122      	str	r2, [r4, #16]
 8024b7a:	b1a5      	cbz	r5, 8024ba6 <__d2b+0x92>
 8024b7c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8024b80:	4405      	add	r5, r0
 8024b82:	603d      	str	r5, [r7, #0]
 8024b84:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8024b88:	6030      	str	r0, [r6, #0]
 8024b8a:	4620      	mov	r0, r4
 8024b8c:	b003      	add	sp, #12
 8024b8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8024b92:	6161      	str	r1, [r4, #20]
 8024b94:	e7ea      	b.n	8024b6c <__d2b+0x58>
 8024b96:	a801      	add	r0, sp, #4
 8024b98:	f7ff fd61 	bl	802465e <__lo0bits>
 8024b9c:	9b01      	ldr	r3, [sp, #4]
 8024b9e:	6163      	str	r3, [r4, #20]
 8024ba0:	3020      	adds	r0, #32
 8024ba2:	2201      	movs	r2, #1
 8024ba4:	e7e8      	b.n	8024b78 <__d2b+0x64>
 8024ba6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8024baa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8024bae:	6038      	str	r0, [r7, #0]
 8024bb0:	6918      	ldr	r0, [r3, #16]
 8024bb2:	f7ff fd35 	bl	8024620 <__hi0bits>
 8024bb6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8024bba:	e7e5      	b.n	8024b88 <__d2b+0x74>
 8024bbc:	08040634 	.word	0x08040634
 8024bc0:	08040645 	.word	0x08040645

08024bc4 <_malloc_usable_size_r>:
 8024bc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8024bc8:	1f18      	subs	r0, r3, #4
 8024bca:	2b00      	cmp	r3, #0
 8024bcc:	bfbc      	itt	lt
 8024bce:	580b      	ldrlt	r3, [r1, r0]
 8024bd0:	18c0      	addlt	r0, r0, r3
 8024bd2:	4770      	bx	lr

08024bd4 <__ssputs_r>:
 8024bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8024bd8:	688e      	ldr	r6, [r1, #8]
 8024bda:	461f      	mov	r7, r3
 8024bdc:	42be      	cmp	r6, r7
 8024bde:	680b      	ldr	r3, [r1, #0]
 8024be0:	4682      	mov	sl, r0
 8024be2:	460c      	mov	r4, r1
 8024be4:	4690      	mov	r8, r2
 8024be6:	d82d      	bhi.n	8024c44 <__ssputs_r+0x70>
 8024be8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8024bec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8024bf0:	d026      	beq.n	8024c40 <__ssputs_r+0x6c>
 8024bf2:	6965      	ldr	r5, [r4, #20]
 8024bf4:	6909      	ldr	r1, [r1, #16]
 8024bf6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8024bfa:	eba3 0901 	sub.w	r9, r3, r1
 8024bfe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8024c02:	1c7b      	adds	r3, r7, #1
 8024c04:	444b      	add	r3, r9
 8024c06:	106d      	asrs	r5, r5, #1
 8024c08:	429d      	cmp	r5, r3
 8024c0a:	bf38      	it	cc
 8024c0c:	461d      	movcc	r5, r3
 8024c0e:	0553      	lsls	r3, r2, #21
 8024c10:	d527      	bpl.n	8024c62 <__ssputs_r+0x8e>
 8024c12:	4629      	mov	r1, r5
 8024c14:	f7fd ff14 	bl	8022a40 <_malloc_r>
 8024c18:	4606      	mov	r6, r0
 8024c1a:	b360      	cbz	r0, 8024c76 <__ssputs_r+0xa2>
 8024c1c:	6921      	ldr	r1, [r4, #16]
 8024c1e:	464a      	mov	r2, r9
 8024c20:	f7fe fe17 	bl	8023852 <memcpy>
 8024c24:	89a3      	ldrh	r3, [r4, #12]
 8024c26:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8024c2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8024c2e:	81a3      	strh	r3, [r4, #12]
 8024c30:	6126      	str	r6, [r4, #16]
 8024c32:	6165      	str	r5, [r4, #20]
 8024c34:	444e      	add	r6, r9
 8024c36:	eba5 0509 	sub.w	r5, r5, r9
 8024c3a:	6026      	str	r6, [r4, #0]
 8024c3c:	60a5      	str	r5, [r4, #8]
 8024c3e:	463e      	mov	r6, r7
 8024c40:	42be      	cmp	r6, r7
 8024c42:	d900      	bls.n	8024c46 <__ssputs_r+0x72>
 8024c44:	463e      	mov	r6, r7
 8024c46:	6820      	ldr	r0, [r4, #0]
 8024c48:	4632      	mov	r2, r6
 8024c4a:	4641      	mov	r1, r8
 8024c4c:	f7fe fd5c 	bl	8023708 <memmove>
 8024c50:	68a3      	ldr	r3, [r4, #8]
 8024c52:	1b9b      	subs	r3, r3, r6
 8024c54:	60a3      	str	r3, [r4, #8]
 8024c56:	6823      	ldr	r3, [r4, #0]
 8024c58:	4433      	add	r3, r6
 8024c5a:	6023      	str	r3, [r4, #0]
 8024c5c:	2000      	movs	r0, #0
 8024c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8024c62:	462a      	mov	r2, r5
 8024c64:	f7fd ff78 	bl	8022b58 <_realloc_r>
 8024c68:	4606      	mov	r6, r0
 8024c6a:	2800      	cmp	r0, #0
 8024c6c:	d1e0      	bne.n	8024c30 <__ssputs_r+0x5c>
 8024c6e:	6921      	ldr	r1, [r4, #16]
 8024c70:	4650      	mov	r0, sl
 8024c72:	f7ff fbe3 	bl	802443c <_free_r>
 8024c76:	230c      	movs	r3, #12
 8024c78:	f8ca 3000 	str.w	r3, [sl]
 8024c7c:	89a3      	ldrh	r3, [r4, #12]
 8024c7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8024c82:	81a3      	strh	r3, [r4, #12]
 8024c84:	f04f 30ff 	mov.w	r0, #4294967295
 8024c88:	e7e9      	b.n	8024c5e <__ssputs_r+0x8a>
	...

08024c8c <_svfiprintf_r>:
 8024c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024c90:	4698      	mov	r8, r3
 8024c92:	898b      	ldrh	r3, [r1, #12]
 8024c94:	061b      	lsls	r3, r3, #24
 8024c96:	b09d      	sub	sp, #116	@ 0x74
 8024c98:	4607      	mov	r7, r0
 8024c9a:	460d      	mov	r5, r1
 8024c9c:	4614      	mov	r4, r2
 8024c9e:	d510      	bpl.n	8024cc2 <_svfiprintf_r+0x36>
 8024ca0:	690b      	ldr	r3, [r1, #16]
 8024ca2:	b973      	cbnz	r3, 8024cc2 <_svfiprintf_r+0x36>
 8024ca4:	2140      	movs	r1, #64	@ 0x40
 8024ca6:	f7fd fecb 	bl	8022a40 <_malloc_r>
 8024caa:	6028      	str	r0, [r5, #0]
 8024cac:	6128      	str	r0, [r5, #16]
 8024cae:	b930      	cbnz	r0, 8024cbe <_svfiprintf_r+0x32>
 8024cb0:	230c      	movs	r3, #12
 8024cb2:	603b      	str	r3, [r7, #0]
 8024cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8024cb8:	b01d      	add	sp, #116	@ 0x74
 8024cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024cbe:	2340      	movs	r3, #64	@ 0x40
 8024cc0:	616b      	str	r3, [r5, #20]
 8024cc2:	2300      	movs	r3, #0
 8024cc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8024cc6:	2320      	movs	r3, #32
 8024cc8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8024ccc:	f8cd 800c 	str.w	r8, [sp, #12]
 8024cd0:	2330      	movs	r3, #48	@ 0x30
 8024cd2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8024e70 <_svfiprintf_r+0x1e4>
 8024cd6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8024cda:	f04f 0901 	mov.w	r9, #1
 8024cde:	4623      	mov	r3, r4
 8024ce0:	469a      	mov	sl, r3
 8024ce2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8024ce6:	b10a      	cbz	r2, 8024cec <_svfiprintf_r+0x60>
 8024ce8:	2a25      	cmp	r2, #37	@ 0x25
 8024cea:	d1f9      	bne.n	8024ce0 <_svfiprintf_r+0x54>
 8024cec:	ebba 0b04 	subs.w	fp, sl, r4
 8024cf0:	d00b      	beq.n	8024d0a <_svfiprintf_r+0x7e>
 8024cf2:	465b      	mov	r3, fp
 8024cf4:	4622      	mov	r2, r4
 8024cf6:	4629      	mov	r1, r5
 8024cf8:	4638      	mov	r0, r7
 8024cfa:	f7ff ff6b 	bl	8024bd4 <__ssputs_r>
 8024cfe:	3001      	adds	r0, #1
 8024d00:	f000 80a7 	beq.w	8024e52 <_svfiprintf_r+0x1c6>
 8024d04:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8024d06:	445a      	add	r2, fp
 8024d08:	9209      	str	r2, [sp, #36]	@ 0x24
 8024d0a:	f89a 3000 	ldrb.w	r3, [sl]
 8024d0e:	2b00      	cmp	r3, #0
 8024d10:	f000 809f 	beq.w	8024e52 <_svfiprintf_r+0x1c6>
 8024d14:	2300      	movs	r3, #0
 8024d16:	f04f 32ff 	mov.w	r2, #4294967295
 8024d1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8024d1e:	f10a 0a01 	add.w	sl, sl, #1
 8024d22:	9304      	str	r3, [sp, #16]
 8024d24:	9307      	str	r3, [sp, #28]
 8024d26:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8024d2a:	931a      	str	r3, [sp, #104]	@ 0x68
 8024d2c:	4654      	mov	r4, sl
 8024d2e:	2205      	movs	r2, #5
 8024d30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8024d34:	484e      	ldr	r0, [pc, #312]	@ (8024e70 <_svfiprintf_r+0x1e4>)
 8024d36:	f7db fae3 	bl	8000300 <memchr>
 8024d3a:	9a04      	ldr	r2, [sp, #16]
 8024d3c:	b9d8      	cbnz	r0, 8024d76 <_svfiprintf_r+0xea>
 8024d3e:	06d0      	lsls	r0, r2, #27
 8024d40:	bf44      	itt	mi
 8024d42:	2320      	movmi	r3, #32
 8024d44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8024d48:	0711      	lsls	r1, r2, #28
 8024d4a:	bf44      	itt	mi
 8024d4c:	232b      	movmi	r3, #43	@ 0x2b
 8024d4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8024d52:	f89a 3000 	ldrb.w	r3, [sl]
 8024d56:	2b2a      	cmp	r3, #42	@ 0x2a
 8024d58:	d015      	beq.n	8024d86 <_svfiprintf_r+0xfa>
 8024d5a:	9a07      	ldr	r2, [sp, #28]
 8024d5c:	4654      	mov	r4, sl
 8024d5e:	2000      	movs	r0, #0
 8024d60:	f04f 0c0a 	mov.w	ip, #10
 8024d64:	4621      	mov	r1, r4
 8024d66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8024d6a:	3b30      	subs	r3, #48	@ 0x30
 8024d6c:	2b09      	cmp	r3, #9
 8024d6e:	d94b      	bls.n	8024e08 <_svfiprintf_r+0x17c>
 8024d70:	b1b0      	cbz	r0, 8024da0 <_svfiprintf_r+0x114>
 8024d72:	9207      	str	r2, [sp, #28]
 8024d74:	e014      	b.n	8024da0 <_svfiprintf_r+0x114>
 8024d76:	eba0 0308 	sub.w	r3, r0, r8
 8024d7a:	fa09 f303 	lsl.w	r3, r9, r3
 8024d7e:	4313      	orrs	r3, r2
 8024d80:	9304      	str	r3, [sp, #16]
 8024d82:	46a2      	mov	sl, r4
 8024d84:	e7d2      	b.n	8024d2c <_svfiprintf_r+0xa0>
 8024d86:	9b03      	ldr	r3, [sp, #12]
 8024d88:	1d19      	adds	r1, r3, #4
 8024d8a:	681b      	ldr	r3, [r3, #0]
 8024d8c:	9103      	str	r1, [sp, #12]
 8024d8e:	2b00      	cmp	r3, #0
 8024d90:	bfbb      	ittet	lt
 8024d92:	425b      	neglt	r3, r3
 8024d94:	f042 0202 	orrlt.w	r2, r2, #2
 8024d98:	9307      	strge	r3, [sp, #28]
 8024d9a:	9307      	strlt	r3, [sp, #28]
 8024d9c:	bfb8      	it	lt
 8024d9e:	9204      	strlt	r2, [sp, #16]
 8024da0:	7823      	ldrb	r3, [r4, #0]
 8024da2:	2b2e      	cmp	r3, #46	@ 0x2e
 8024da4:	d10a      	bne.n	8024dbc <_svfiprintf_r+0x130>
 8024da6:	7863      	ldrb	r3, [r4, #1]
 8024da8:	2b2a      	cmp	r3, #42	@ 0x2a
 8024daa:	d132      	bne.n	8024e12 <_svfiprintf_r+0x186>
 8024dac:	9b03      	ldr	r3, [sp, #12]
 8024dae:	1d1a      	adds	r2, r3, #4
 8024db0:	681b      	ldr	r3, [r3, #0]
 8024db2:	9203      	str	r2, [sp, #12]
 8024db4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8024db8:	3402      	adds	r4, #2
 8024dba:	9305      	str	r3, [sp, #20]
 8024dbc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8024e80 <_svfiprintf_r+0x1f4>
 8024dc0:	7821      	ldrb	r1, [r4, #0]
 8024dc2:	2203      	movs	r2, #3
 8024dc4:	4650      	mov	r0, sl
 8024dc6:	f7db fa9b 	bl	8000300 <memchr>
 8024dca:	b138      	cbz	r0, 8024ddc <_svfiprintf_r+0x150>
 8024dcc:	9b04      	ldr	r3, [sp, #16]
 8024dce:	eba0 000a 	sub.w	r0, r0, sl
 8024dd2:	2240      	movs	r2, #64	@ 0x40
 8024dd4:	4082      	lsls	r2, r0
 8024dd6:	4313      	orrs	r3, r2
 8024dd8:	3401      	adds	r4, #1
 8024dda:	9304      	str	r3, [sp, #16]
 8024ddc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8024de0:	4824      	ldr	r0, [pc, #144]	@ (8024e74 <_svfiprintf_r+0x1e8>)
 8024de2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8024de6:	2206      	movs	r2, #6
 8024de8:	f7db fa8a 	bl	8000300 <memchr>
 8024dec:	2800      	cmp	r0, #0
 8024dee:	d036      	beq.n	8024e5e <_svfiprintf_r+0x1d2>
 8024df0:	4b21      	ldr	r3, [pc, #132]	@ (8024e78 <_svfiprintf_r+0x1ec>)
 8024df2:	bb1b      	cbnz	r3, 8024e3c <_svfiprintf_r+0x1b0>
 8024df4:	9b03      	ldr	r3, [sp, #12]
 8024df6:	3307      	adds	r3, #7
 8024df8:	f023 0307 	bic.w	r3, r3, #7
 8024dfc:	3308      	adds	r3, #8
 8024dfe:	9303      	str	r3, [sp, #12]
 8024e00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024e02:	4433      	add	r3, r6
 8024e04:	9309      	str	r3, [sp, #36]	@ 0x24
 8024e06:	e76a      	b.n	8024cde <_svfiprintf_r+0x52>
 8024e08:	fb0c 3202 	mla	r2, ip, r2, r3
 8024e0c:	460c      	mov	r4, r1
 8024e0e:	2001      	movs	r0, #1
 8024e10:	e7a8      	b.n	8024d64 <_svfiprintf_r+0xd8>
 8024e12:	2300      	movs	r3, #0
 8024e14:	3401      	adds	r4, #1
 8024e16:	9305      	str	r3, [sp, #20]
 8024e18:	4619      	mov	r1, r3
 8024e1a:	f04f 0c0a 	mov.w	ip, #10
 8024e1e:	4620      	mov	r0, r4
 8024e20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8024e24:	3a30      	subs	r2, #48	@ 0x30
 8024e26:	2a09      	cmp	r2, #9
 8024e28:	d903      	bls.n	8024e32 <_svfiprintf_r+0x1a6>
 8024e2a:	2b00      	cmp	r3, #0
 8024e2c:	d0c6      	beq.n	8024dbc <_svfiprintf_r+0x130>
 8024e2e:	9105      	str	r1, [sp, #20]
 8024e30:	e7c4      	b.n	8024dbc <_svfiprintf_r+0x130>
 8024e32:	fb0c 2101 	mla	r1, ip, r1, r2
 8024e36:	4604      	mov	r4, r0
 8024e38:	2301      	movs	r3, #1
 8024e3a:	e7f0      	b.n	8024e1e <_svfiprintf_r+0x192>
 8024e3c:	ab03      	add	r3, sp, #12
 8024e3e:	9300      	str	r3, [sp, #0]
 8024e40:	462a      	mov	r2, r5
 8024e42:	4b0e      	ldr	r3, [pc, #56]	@ (8024e7c <_svfiprintf_r+0x1f0>)
 8024e44:	a904      	add	r1, sp, #16
 8024e46:	4638      	mov	r0, r7
 8024e48:	f7fd ff42 	bl	8022cd0 <_printf_float>
 8024e4c:	1c42      	adds	r2, r0, #1
 8024e4e:	4606      	mov	r6, r0
 8024e50:	d1d6      	bne.n	8024e00 <_svfiprintf_r+0x174>
 8024e52:	89ab      	ldrh	r3, [r5, #12]
 8024e54:	065b      	lsls	r3, r3, #25
 8024e56:	f53f af2d 	bmi.w	8024cb4 <_svfiprintf_r+0x28>
 8024e5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8024e5c:	e72c      	b.n	8024cb8 <_svfiprintf_r+0x2c>
 8024e5e:	ab03      	add	r3, sp, #12
 8024e60:	9300      	str	r3, [sp, #0]
 8024e62:	462a      	mov	r2, r5
 8024e64:	4b05      	ldr	r3, [pc, #20]	@ (8024e7c <_svfiprintf_r+0x1f0>)
 8024e66:	a904      	add	r1, sp, #16
 8024e68:	4638      	mov	r0, r7
 8024e6a:	f7fe f9b9 	bl	80231e0 <_printf_i>
 8024e6e:	e7ed      	b.n	8024e4c <_svfiprintf_r+0x1c0>
 8024e70:	0804069e 	.word	0x0804069e
 8024e74:	080406a8 	.word	0x080406a8
 8024e78:	08022cd1 	.word	0x08022cd1
 8024e7c:	08024bd5 	.word	0x08024bd5
 8024e80:	080406a4 	.word	0x080406a4

08024e84 <__sfputc_r>:
 8024e84:	6893      	ldr	r3, [r2, #8]
 8024e86:	3b01      	subs	r3, #1
 8024e88:	2b00      	cmp	r3, #0
 8024e8a:	b410      	push	{r4}
 8024e8c:	6093      	str	r3, [r2, #8]
 8024e8e:	da08      	bge.n	8024ea2 <__sfputc_r+0x1e>
 8024e90:	6994      	ldr	r4, [r2, #24]
 8024e92:	42a3      	cmp	r3, r4
 8024e94:	db01      	blt.n	8024e9a <__sfputc_r+0x16>
 8024e96:	290a      	cmp	r1, #10
 8024e98:	d103      	bne.n	8024ea2 <__sfputc_r+0x1e>
 8024e9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8024e9e:	f000 b9df 	b.w	8025260 <__swbuf_r>
 8024ea2:	6813      	ldr	r3, [r2, #0]
 8024ea4:	1c58      	adds	r0, r3, #1
 8024ea6:	6010      	str	r0, [r2, #0]
 8024ea8:	7019      	strb	r1, [r3, #0]
 8024eaa:	4608      	mov	r0, r1
 8024eac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8024eb0:	4770      	bx	lr

08024eb2 <__sfputs_r>:
 8024eb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024eb4:	4606      	mov	r6, r0
 8024eb6:	460f      	mov	r7, r1
 8024eb8:	4614      	mov	r4, r2
 8024eba:	18d5      	adds	r5, r2, r3
 8024ebc:	42ac      	cmp	r4, r5
 8024ebe:	d101      	bne.n	8024ec4 <__sfputs_r+0x12>
 8024ec0:	2000      	movs	r0, #0
 8024ec2:	e007      	b.n	8024ed4 <__sfputs_r+0x22>
 8024ec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8024ec8:	463a      	mov	r2, r7
 8024eca:	4630      	mov	r0, r6
 8024ecc:	f7ff ffda 	bl	8024e84 <__sfputc_r>
 8024ed0:	1c43      	adds	r3, r0, #1
 8024ed2:	d1f3      	bne.n	8024ebc <__sfputs_r+0xa>
 8024ed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08024ed8 <_vfiprintf_r>:
 8024ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024edc:	460d      	mov	r5, r1
 8024ede:	b09d      	sub	sp, #116	@ 0x74
 8024ee0:	4614      	mov	r4, r2
 8024ee2:	4698      	mov	r8, r3
 8024ee4:	4606      	mov	r6, r0
 8024ee6:	b118      	cbz	r0, 8024ef0 <_vfiprintf_r+0x18>
 8024ee8:	6a03      	ldr	r3, [r0, #32]
 8024eea:	b90b      	cbnz	r3, 8024ef0 <_vfiprintf_r+0x18>
 8024eec:	f7fe fb22 	bl	8023534 <__sinit>
 8024ef0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8024ef2:	07d9      	lsls	r1, r3, #31
 8024ef4:	d405      	bmi.n	8024f02 <_vfiprintf_r+0x2a>
 8024ef6:	89ab      	ldrh	r3, [r5, #12]
 8024ef8:	059a      	lsls	r2, r3, #22
 8024efa:	d402      	bmi.n	8024f02 <_vfiprintf_r+0x2a>
 8024efc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8024efe:	f7fe fca6 	bl	802384e <__retarget_lock_acquire_recursive>
 8024f02:	89ab      	ldrh	r3, [r5, #12]
 8024f04:	071b      	lsls	r3, r3, #28
 8024f06:	d501      	bpl.n	8024f0c <_vfiprintf_r+0x34>
 8024f08:	692b      	ldr	r3, [r5, #16]
 8024f0a:	b99b      	cbnz	r3, 8024f34 <_vfiprintf_r+0x5c>
 8024f0c:	4629      	mov	r1, r5
 8024f0e:	4630      	mov	r0, r6
 8024f10:	f000 f9e4 	bl	80252dc <__swsetup_r>
 8024f14:	b170      	cbz	r0, 8024f34 <_vfiprintf_r+0x5c>
 8024f16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8024f18:	07dc      	lsls	r4, r3, #31
 8024f1a:	d504      	bpl.n	8024f26 <_vfiprintf_r+0x4e>
 8024f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8024f20:	b01d      	add	sp, #116	@ 0x74
 8024f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024f26:	89ab      	ldrh	r3, [r5, #12]
 8024f28:	0598      	lsls	r0, r3, #22
 8024f2a:	d4f7      	bmi.n	8024f1c <_vfiprintf_r+0x44>
 8024f2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8024f2e:	f7fe fc8f 	bl	8023850 <__retarget_lock_release_recursive>
 8024f32:	e7f3      	b.n	8024f1c <_vfiprintf_r+0x44>
 8024f34:	2300      	movs	r3, #0
 8024f36:	9309      	str	r3, [sp, #36]	@ 0x24
 8024f38:	2320      	movs	r3, #32
 8024f3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8024f3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8024f42:	2330      	movs	r3, #48	@ 0x30
 8024f44:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80250f4 <_vfiprintf_r+0x21c>
 8024f48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8024f4c:	f04f 0901 	mov.w	r9, #1
 8024f50:	4623      	mov	r3, r4
 8024f52:	469a      	mov	sl, r3
 8024f54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8024f58:	b10a      	cbz	r2, 8024f5e <_vfiprintf_r+0x86>
 8024f5a:	2a25      	cmp	r2, #37	@ 0x25
 8024f5c:	d1f9      	bne.n	8024f52 <_vfiprintf_r+0x7a>
 8024f5e:	ebba 0b04 	subs.w	fp, sl, r4
 8024f62:	d00b      	beq.n	8024f7c <_vfiprintf_r+0xa4>
 8024f64:	465b      	mov	r3, fp
 8024f66:	4622      	mov	r2, r4
 8024f68:	4629      	mov	r1, r5
 8024f6a:	4630      	mov	r0, r6
 8024f6c:	f7ff ffa1 	bl	8024eb2 <__sfputs_r>
 8024f70:	3001      	adds	r0, #1
 8024f72:	f000 80a7 	beq.w	80250c4 <_vfiprintf_r+0x1ec>
 8024f76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8024f78:	445a      	add	r2, fp
 8024f7a:	9209      	str	r2, [sp, #36]	@ 0x24
 8024f7c:	f89a 3000 	ldrb.w	r3, [sl]
 8024f80:	2b00      	cmp	r3, #0
 8024f82:	f000 809f 	beq.w	80250c4 <_vfiprintf_r+0x1ec>
 8024f86:	2300      	movs	r3, #0
 8024f88:	f04f 32ff 	mov.w	r2, #4294967295
 8024f8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8024f90:	f10a 0a01 	add.w	sl, sl, #1
 8024f94:	9304      	str	r3, [sp, #16]
 8024f96:	9307      	str	r3, [sp, #28]
 8024f98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8024f9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8024f9e:	4654      	mov	r4, sl
 8024fa0:	2205      	movs	r2, #5
 8024fa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8024fa6:	4853      	ldr	r0, [pc, #332]	@ (80250f4 <_vfiprintf_r+0x21c>)
 8024fa8:	f7db f9aa 	bl	8000300 <memchr>
 8024fac:	9a04      	ldr	r2, [sp, #16]
 8024fae:	b9d8      	cbnz	r0, 8024fe8 <_vfiprintf_r+0x110>
 8024fb0:	06d1      	lsls	r1, r2, #27
 8024fb2:	bf44      	itt	mi
 8024fb4:	2320      	movmi	r3, #32
 8024fb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8024fba:	0713      	lsls	r3, r2, #28
 8024fbc:	bf44      	itt	mi
 8024fbe:	232b      	movmi	r3, #43	@ 0x2b
 8024fc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8024fc4:	f89a 3000 	ldrb.w	r3, [sl]
 8024fc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8024fca:	d015      	beq.n	8024ff8 <_vfiprintf_r+0x120>
 8024fcc:	9a07      	ldr	r2, [sp, #28]
 8024fce:	4654      	mov	r4, sl
 8024fd0:	2000      	movs	r0, #0
 8024fd2:	f04f 0c0a 	mov.w	ip, #10
 8024fd6:	4621      	mov	r1, r4
 8024fd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8024fdc:	3b30      	subs	r3, #48	@ 0x30
 8024fde:	2b09      	cmp	r3, #9
 8024fe0:	d94b      	bls.n	802507a <_vfiprintf_r+0x1a2>
 8024fe2:	b1b0      	cbz	r0, 8025012 <_vfiprintf_r+0x13a>
 8024fe4:	9207      	str	r2, [sp, #28]
 8024fe6:	e014      	b.n	8025012 <_vfiprintf_r+0x13a>
 8024fe8:	eba0 0308 	sub.w	r3, r0, r8
 8024fec:	fa09 f303 	lsl.w	r3, r9, r3
 8024ff0:	4313      	orrs	r3, r2
 8024ff2:	9304      	str	r3, [sp, #16]
 8024ff4:	46a2      	mov	sl, r4
 8024ff6:	e7d2      	b.n	8024f9e <_vfiprintf_r+0xc6>
 8024ff8:	9b03      	ldr	r3, [sp, #12]
 8024ffa:	1d19      	adds	r1, r3, #4
 8024ffc:	681b      	ldr	r3, [r3, #0]
 8024ffe:	9103      	str	r1, [sp, #12]
 8025000:	2b00      	cmp	r3, #0
 8025002:	bfbb      	ittet	lt
 8025004:	425b      	neglt	r3, r3
 8025006:	f042 0202 	orrlt.w	r2, r2, #2
 802500a:	9307      	strge	r3, [sp, #28]
 802500c:	9307      	strlt	r3, [sp, #28]
 802500e:	bfb8      	it	lt
 8025010:	9204      	strlt	r2, [sp, #16]
 8025012:	7823      	ldrb	r3, [r4, #0]
 8025014:	2b2e      	cmp	r3, #46	@ 0x2e
 8025016:	d10a      	bne.n	802502e <_vfiprintf_r+0x156>
 8025018:	7863      	ldrb	r3, [r4, #1]
 802501a:	2b2a      	cmp	r3, #42	@ 0x2a
 802501c:	d132      	bne.n	8025084 <_vfiprintf_r+0x1ac>
 802501e:	9b03      	ldr	r3, [sp, #12]
 8025020:	1d1a      	adds	r2, r3, #4
 8025022:	681b      	ldr	r3, [r3, #0]
 8025024:	9203      	str	r2, [sp, #12]
 8025026:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 802502a:	3402      	adds	r4, #2
 802502c:	9305      	str	r3, [sp, #20]
 802502e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8025104 <_vfiprintf_r+0x22c>
 8025032:	7821      	ldrb	r1, [r4, #0]
 8025034:	2203      	movs	r2, #3
 8025036:	4650      	mov	r0, sl
 8025038:	f7db f962 	bl	8000300 <memchr>
 802503c:	b138      	cbz	r0, 802504e <_vfiprintf_r+0x176>
 802503e:	9b04      	ldr	r3, [sp, #16]
 8025040:	eba0 000a 	sub.w	r0, r0, sl
 8025044:	2240      	movs	r2, #64	@ 0x40
 8025046:	4082      	lsls	r2, r0
 8025048:	4313      	orrs	r3, r2
 802504a:	3401      	adds	r4, #1
 802504c:	9304      	str	r3, [sp, #16]
 802504e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8025052:	4829      	ldr	r0, [pc, #164]	@ (80250f8 <_vfiprintf_r+0x220>)
 8025054:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8025058:	2206      	movs	r2, #6
 802505a:	f7db f951 	bl	8000300 <memchr>
 802505e:	2800      	cmp	r0, #0
 8025060:	d03f      	beq.n	80250e2 <_vfiprintf_r+0x20a>
 8025062:	4b26      	ldr	r3, [pc, #152]	@ (80250fc <_vfiprintf_r+0x224>)
 8025064:	bb1b      	cbnz	r3, 80250ae <_vfiprintf_r+0x1d6>
 8025066:	9b03      	ldr	r3, [sp, #12]
 8025068:	3307      	adds	r3, #7
 802506a:	f023 0307 	bic.w	r3, r3, #7
 802506e:	3308      	adds	r3, #8
 8025070:	9303      	str	r3, [sp, #12]
 8025072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8025074:	443b      	add	r3, r7
 8025076:	9309      	str	r3, [sp, #36]	@ 0x24
 8025078:	e76a      	b.n	8024f50 <_vfiprintf_r+0x78>
 802507a:	fb0c 3202 	mla	r2, ip, r2, r3
 802507e:	460c      	mov	r4, r1
 8025080:	2001      	movs	r0, #1
 8025082:	e7a8      	b.n	8024fd6 <_vfiprintf_r+0xfe>
 8025084:	2300      	movs	r3, #0
 8025086:	3401      	adds	r4, #1
 8025088:	9305      	str	r3, [sp, #20]
 802508a:	4619      	mov	r1, r3
 802508c:	f04f 0c0a 	mov.w	ip, #10
 8025090:	4620      	mov	r0, r4
 8025092:	f810 2b01 	ldrb.w	r2, [r0], #1
 8025096:	3a30      	subs	r2, #48	@ 0x30
 8025098:	2a09      	cmp	r2, #9
 802509a:	d903      	bls.n	80250a4 <_vfiprintf_r+0x1cc>
 802509c:	2b00      	cmp	r3, #0
 802509e:	d0c6      	beq.n	802502e <_vfiprintf_r+0x156>
 80250a0:	9105      	str	r1, [sp, #20]
 80250a2:	e7c4      	b.n	802502e <_vfiprintf_r+0x156>
 80250a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80250a8:	4604      	mov	r4, r0
 80250aa:	2301      	movs	r3, #1
 80250ac:	e7f0      	b.n	8025090 <_vfiprintf_r+0x1b8>
 80250ae:	ab03      	add	r3, sp, #12
 80250b0:	9300      	str	r3, [sp, #0]
 80250b2:	462a      	mov	r2, r5
 80250b4:	4b12      	ldr	r3, [pc, #72]	@ (8025100 <_vfiprintf_r+0x228>)
 80250b6:	a904      	add	r1, sp, #16
 80250b8:	4630      	mov	r0, r6
 80250ba:	f7fd fe09 	bl	8022cd0 <_printf_float>
 80250be:	4607      	mov	r7, r0
 80250c0:	1c78      	adds	r0, r7, #1
 80250c2:	d1d6      	bne.n	8025072 <_vfiprintf_r+0x19a>
 80250c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80250c6:	07d9      	lsls	r1, r3, #31
 80250c8:	d405      	bmi.n	80250d6 <_vfiprintf_r+0x1fe>
 80250ca:	89ab      	ldrh	r3, [r5, #12]
 80250cc:	059a      	lsls	r2, r3, #22
 80250ce:	d402      	bmi.n	80250d6 <_vfiprintf_r+0x1fe>
 80250d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80250d2:	f7fe fbbd 	bl	8023850 <__retarget_lock_release_recursive>
 80250d6:	89ab      	ldrh	r3, [r5, #12]
 80250d8:	065b      	lsls	r3, r3, #25
 80250da:	f53f af1f 	bmi.w	8024f1c <_vfiprintf_r+0x44>
 80250de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80250e0:	e71e      	b.n	8024f20 <_vfiprintf_r+0x48>
 80250e2:	ab03      	add	r3, sp, #12
 80250e4:	9300      	str	r3, [sp, #0]
 80250e6:	462a      	mov	r2, r5
 80250e8:	4b05      	ldr	r3, [pc, #20]	@ (8025100 <_vfiprintf_r+0x228>)
 80250ea:	a904      	add	r1, sp, #16
 80250ec:	4630      	mov	r0, r6
 80250ee:	f7fe f877 	bl	80231e0 <_printf_i>
 80250f2:	e7e4      	b.n	80250be <_vfiprintf_r+0x1e6>
 80250f4:	0804069e 	.word	0x0804069e
 80250f8:	080406a8 	.word	0x080406a8
 80250fc:	08022cd1 	.word	0x08022cd1
 8025100:	08024eb3 	.word	0x08024eb3
 8025104:	080406a4 	.word	0x080406a4

08025108 <__sflush_r>:
 8025108:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 802510c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8025110:	0716      	lsls	r6, r2, #28
 8025112:	4605      	mov	r5, r0
 8025114:	460c      	mov	r4, r1
 8025116:	d454      	bmi.n	80251c2 <__sflush_r+0xba>
 8025118:	684b      	ldr	r3, [r1, #4]
 802511a:	2b00      	cmp	r3, #0
 802511c:	dc02      	bgt.n	8025124 <__sflush_r+0x1c>
 802511e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8025120:	2b00      	cmp	r3, #0
 8025122:	dd48      	ble.n	80251b6 <__sflush_r+0xae>
 8025124:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8025126:	2e00      	cmp	r6, #0
 8025128:	d045      	beq.n	80251b6 <__sflush_r+0xae>
 802512a:	2300      	movs	r3, #0
 802512c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8025130:	682f      	ldr	r7, [r5, #0]
 8025132:	6a21      	ldr	r1, [r4, #32]
 8025134:	602b      	str	r3, [r5, #0]
 8025136:	d030      	beq.n	802519a <__sflush_r+0x92>
 8025138:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 802513a:	89a3      	ldrh	r3, [r4, #12]
 802513c:	0759      	lsls	r1, r3, #29
 802513e:	d505      	bpl.n	802514c <__sflush_r+0x44>
 8025140:	6863      	ldr	r3, [r4, #4]
 8025142:	1ad2      	subs	r2, r2, r3
 8025144:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8025146:	b10b      	cbz	r3, 802514c <__sflush_r+0x44>
 8025148:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 802514a:	1ad2      	subs	r2, r2, r3
 802514c:	2300      	movs	r3, #0
 802514e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8025150:	6a21      	ldr	r1, [r4, #32]
 8025152:	4628      	mov	r0, r5
 8025154:	47b0      	blx	r6
 8025156:	1c43      	adds	r3, r0, #1
 8025158:	89a3      	ldrh	r3, [r4, #12]
 802515a:	d106      	bne.n	802516a <__sflush_r+0x62>
 802515c:	6829      	ldr	r1, [r5, #0]
 802515e:	291d      	cmp	r1, #29
 8025160:	d82b      	bhi.n	80251ba <__sflush_r+0xb2>
 8025162:	4a2a      	ldr	r2, [pc, #168]	@ (802520c <__sflush_r+0x104>)
 8025164:	40ca      	lsrs	r2, r1
 8025166:	07d6      	lsls	r6, r2, #31
 8025168:	d527      	bpl.n	80251ba <__sflush_r+0xb2>
 802516a:	2200      	movs	r2, #0
 802516c:	6062      	str	r2, [r4, #4]
 802516e:	04d9      	lsls	r1, r3, #19
 8025170:	6922      	ldr	r2, [r4, #16]
 8025172:	6022      	str	r2, [r4, #0]
 8025174:	d504      	bpl.n	8025180 <__sflush_r+0x78>
 8025176:	1c42      	adds	r2, r0, #1
 8025178:	d101      	bne.n	802517e <__sflush_r+0x76>
 802517a:	682b      	ldr	r3, [r5, #0]
 802517c:	b903      	cbnz	r3, 8025180 <__sflush_r+0x78>
 802517e:	6560      	str	r0, [r4, #84]	@ 0x54
 8025180:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8025182:	602f      	str	r7, [r5, #0]
 8025184:	b1b9      	cbz	r1, 80251b6 <__sflush_r+0xae>
 8025186:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802518a:	4299      	cmp	r1, r3
 802518c:	d002      	beq.n	8025194 <__sflush_r+0x8c>
 802518e:	4628      	mov	r0, r5
 8025190:	f7ff f954 	bl	802443c <_free_r>
 8025194:	2300      	movs	r3, #0
 8025196:	6363      	str	r3, [r4, #52]	@ 0x34
 8025198:	e00d      	b.n	80251b6 <__sflush_r+0xae>
 802519a:	2301      	movs	r3, #1
 802519c:	4628      	mov	r0, r5
 802519e:	47b0      	blx	r6
 80251a0:	4602      	mov	r2, r0
 80251a2:	1c50      	adds	r0, r2, #1
 80251a4:	d1c9      	bne.n	802513a <__sflush_r+0x32>
 80251a6:	682b      	ldr	r3, [r5, #0]
 80251a8:	2b00      	cmp	r3, #0
 80251aa:	d0c6      	beq.n	802513a <__sflush_r+0x32>
 80251ac:	2b1d      	cmp	r3, #29
 80251ae:	d001      	beq.n	80251b4 <__sflush_r+0xac>
 80251b0:	2b16      	cmp	r3, #22
 80251b2:	d11e      	bne.n	80251f2 <__sflush_r+0xea>
 80251b4:	602f      	str	r7, [r5, #0]
 80251b6:	2000      	movs	r0, #0
 80251b8:	e022      	b.n	8025200 <__sflush_r+0xf8>
 80251ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80251be:	b21b      	sxth	r3, r3
 80251c0:	e01b      	b.n	80251fa <__sflush_r+0xf2>
 80251c2:	690f      	ldr	r7, [r1, #16]
 80251c4:	2f00      	cmp	r7, #0
 80251c6:	d0f6      	beq.n	80251b6 <__sflush_r+0xae>
 80251c8:	0793      	lsls	r3, r2, #30
 80251ca:	680e      	ldr	r6, [r1, #0]
 80251cc:	bf08      	it	eq
 80251ce:	694b      	ldreq	r3, [r1, #20]
 80251d0:	600f      	str	r7, [r1, #0]
 80251d2:	bf18      	it	ne
 80251d4:	2300      	movne	r3, #0
 80251d6:	eba6 0807 	sub.w	r8, r6, r7
 80251da:	608b      	str	r3, [r1, #8]
 80251dc:	f1b8 0f00 	cmp.w	r8, #0
 80251e0:	dde9      	ble.n	80251b6 <__sflush_r+0xae>
 80251e2:	6a21      	ldr	r1, [r4, #32]
 80251e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80251e6:	4643      	mov	r3, r8
 80251e8:	463a      	mov	r2, r7
 80251ea:	4628      	mov	r0, r5
 80251ec:	47b0      	blx	r6
 80251ee:	2800      	cmp	r0, #0
 80251f0:	dc08      	bgt.n	8025204 <__sflush_r+0xfc>
 80251f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80251f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80251fa:	81a3      	strh	r3, [r4, #12]
 80251fc:	f04f 30ff 	mov.w	r0, #4294967295
 8025200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8025204:	4407      	add	r7, r0
 8025206:	eba8 0800 	sub.w	r8, r8, r0
 802520a:	e7e7      	b.n	80251dc <__sflush_r+0xd4>
 802520c:	20400001 	.word	0x20400001

08025210 <_fflush_r>:
 8025210:	b538      	push	{r3, r4, r5, lr}
 8025212:	690b      	ldr	r3, [r1, #16]
 8025214:	4605      	mov	r5, r0
 8025216:	460c      	mov	r4, r1
 8025218:	b913      	cbnz	r3, 8025220 <_fflush_r+0x10>
 802521a:	2500      	movs	r5, #0
 802521c:	4628      	mov	r0, r5
 802521e:	bd38      	pop	{r3, r4, r5, pc}
 8025220:	b118      	cbz	r0, 802522a <_fflush_r+0x1a>
 8025222:	6a03      	ldr	r3, [r0, #32]
 8025224:	b90b      	cbnz	r3, 802522a <_fflush_r+0x1a>
 8025226:	f7fe f985 	bl	8023534 <__sinit>
 802522a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802522e:	2b00      	cmp	r3, #0
 8025230:	d0f3      	beq.n	802521a <_fflush_r+0xa>
 8025232:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8025234:	07d0      	lsls	r0, r2, #31
 8025236:	d404      	bmi.n	8025242 <_fflush_r+0x32>
 8025238:	0599      	lsls	r1, r3, #22
 802523a:	d402      	bmi.n	8025242 <_fflush_r+0x32>
 802523c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802523e:	f7fe fb06 	bl	802384e <__retarget_lock_acquire_recursive>
 8025242:	4628      	mov	r0, r5
 8025244:	4621      	mov	r1, r4
 8025246:	f7ff ff5f 	bl	8025108 <__sflush_r>
 802524a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802524c:	07da      	lsls	r2, r3, #31
 802524e:	4605      	mov	r5, r0
 8025250:	d4e4      	bmi.n	802521c <_fflush_r+0xc>
 8025252:	89a3      	ldrh	r3, [r4, #12]
 8025254:	059b      	lsls	r3, r3, #22
 8025256:	d4e1      	bmi.n	802521c <_fflush_r+0xc>
 8025258:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802525a:	f7fe faf9 	bl	8023850 <__retarget_lock_release_recursive>
 802525e:	e7dd      	b.n	802521c <_fflush_r+0xc>

08025260 <__swbuf_r>:
 8025260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025262:	460e      	mov	r6, r1
 8025264:	4614      	mov	r4, r2
 8025266:	4605      	mov	r5, r0
 8025268:	b118      	cbz	r0, 8025272 <__swbuf_r+0x12>
 802526a:	6a03      	ldr	r3, [r0, #32]
 802526c:	b90b      	cbnz	r3, 8025272 <__swbuf_r+0x12>
 802526e:	f7fe f961 	bl	8023534 <__sinit>
 8025272:	69a3      	ldr	r3, [r4, #24]
 8025274:	60a3      	str	r3, [r4, #8]
 8025276:	89a3      	ldrh	r3, [r4, #12]
 8025278:	071a      	lsls	r2, r3, #28
 802527a:	d501      	bpl.n	8025280 <__swbuf_r+0x20>
 802527c:	6923      	ldr	r3, [r4, #16]
 802527e:	b943      	cbnz	r3, 8025292 <__swbuf_r+0x32>
 8025280:	4621      	mov	r1, r4
 8025282:	4628      	mov	r0, r5
 8025284:	f000 f82a 	bl	80252dc <__swsetup_r>
 8025288:	b118      	cbz	r0, 8025292 <__swbuf_r+0x32>
 802528a:	f04f 37ff 	mov.w	r7, #4294967295
 802528e:	4638      	mov	r0, r7
 8025290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8025292:	6823      	ldr	r3, [r4, #0]
 8025294:	6922      	ldr	r2, [r4, #16]
 8025296:	1a98      	subs	r0, r3, r2
 8025298:	6963      	ldr	r3, [r4, #20]
 802529a:	b2f6      	uxtb	r6, r6
 802529c:	4283      	cmp	r3, r0
 802529e:	4637      	mov	r7, r6
 80252a0:	dc05      	bgt.n	80252ae <__swbuf_r+0x4e>
 80252a2:	4621      	mov	r1, r4
 80252a4:	4628      	mov	r0, r5
 80252a6:	f7ff ffb3 	bl	8025210 <_fflush_r>
 80252aa:	2800      	cmp	r0, #0
 80252ac:	d1ed      	bne.n	802528a <__swbuf_r+0x2a>
 80252ae:	68a3      	ldr	r3, [r4, #8]
 80252b0:	3b01      	subs	r3, #1
 80252b2:	60a3      	str	r3, [r4, #8]
 80252b4:	6823      	ldr	r3, [r4, #0]
 80252b6:	1c5a      	adds	r2, r3, #1
 80252b8:	6022      	str	r2, [r4, #0]
 80252ba:	701e      	strb	r6, [r3, #0]
 80252bc:	6962      	ldr	r2, [r4, #20]
 80252be:	1c43      	adds	r3, r0, #1
 80252c0:	429a      	cmp	r2, r3
 80252c2:	d004      	beq.n	80252ce <__swbuf_r+0x6e>
 80252c4:	89a3      	ldrh	r3, [r4, #12]
 80252c6:	07db      	lsls	r3, r3, #31
 80252c8:	d5e1      	bpl.n	802528e <__swbuf_r+0x2e>
 80252ca:	2e0a      	cmp	r6, #10
 80252cc:	d1df      	bne.n	802528e <__swbuf_r+0x2e>
 80252ce:	4621      	mov	r1, r4
 80252d0:	4628      	mov	r0, r5
 80252d2:	f7ff ff9d 	bl	8025210 <_fflush_r>
 80252d6:	2800      	cmp	r0, #0
 80252d8:	d0d9      	beq.n	802528e <__swbuf_r+0x2e>
 80252da:	e7d6      	b.n	802528a <__swbuf_r+0x2a>

080252dc <__swsetup_r>:
 80252dc:	b538      	push	{r3, r4, r5, lr}
 80252de:	4b29      	ldr	r3, [pc, #164]	@ (8025384 <__swsetup_r+0xa8>)
 80252e0:	4605      	mov	r5, r0
 80252e2:	6818      	ldr	r0, [r3, #0]
 80252e4:	460c      	mov	r4, r1
 80252e6:	b118      	cbz	r0, 80252f0 <__swsetup_r+0x14>
 80252e8:	6a03      	ldr	r3, [r0, #32]
 80252ea:	b90b      	cbnz	r3, 80252f0 <__swsetup_r+0x14>
 80252ec:	f7fe f922 	bl	8023534 <__sinit>
 80252f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80252f4:	0719      	lsls	r1, r3, #28
 80252f6:	d422      	bmi.n	802533e <__swsetup_r+0x62>
 80252f8:	06da      	lsls	r2, r3, #27
 80252fa:	d407      	bmi.n	802530c <__swsetup_r+0x30>
 80252fc:	2209      	movs	r2, #9
 80252fe:	602a      	str	r2, [r5, #0]
 8025300:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8025304:	81a3      	strh	r3, [r4, #12]
 8025306:	f04f 30ff 	mov.w	r0, #4294967295
 802530a:	e033      	b.n	8025374 <__swsetup_r+0x98>
 802530c:	0758      	lsls	r0, r3, #29
 802530e:	d512      	bpl.n	8025336 <__swsetup_r+0x5a>
 8025310:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8025312:	b141      	cbz	r1, 8025326 <__swsetup_r+0x4a>
 8025314:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8025318:	4299      	cmp	r1, r3
 802531a:	d002      	beq.n	8025322 <__swsetup_r+0x46>
 802531c:	4628      	mov	r0, r5
 802531e:	f7ff f88d 	bl	802443c <_free_r>
 8025322:	2300      	movs	r3, #0
 8025324:	6363      	str	r3, [r4, #52]	@ 0x34
 8025326:	89a3      	ldrh	r3, [r4, #12]
 8025328:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 802532c:	81a3      	strh	r3, [r4, #12]
 802532e:	2300      	movs	r3, #0
 8025330:	6063      	str	r3, [r4, #4]
 8025332:	6923      	ldr	r3, [r4, #16]
 8025334:	6023      	str	r3, [r4, #0]
 8025336:	89a3      	ldrh	r3, [r4, #12]
 8025338:	f043 0308 	orr.w	r3, r3, #8
 802533c:	81a3      	strh	r3, [r4, #12]
 802533e:	6923      	ldr	r3, [r4, #16]
 8025340:	b94b      	cbnz	r3, 8025356 <__swsetup_r+0x7a>
 8025342:	89a3      	ldrh	r3, [r4, #12]
 8025344:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8025348:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802534c:	d003      	beq.n	8025356 <__swsetup_r+0x7a>
 802534e:	4621      	mov	r1, r4
 8025350:	4628      	mov	r0, r5
 8025352:	f000 f85e 	bl	8025412 <__smakebuf_r>
 8025356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802535a:	f013 0201 	ands.w	r2, r3, #1
 802535e:	d00a      	beq.n	8025376 <__swsetup_r+0x9a>
 8025360:	2200      	movs	r2, #0
 8025362:	60a2      	str	r2, [r4, #8]
 8025364:	6962      	ldr	r2, [r4, #20]
 8025366:	4252      	negs	r2, r2
 8025368:	61a2      	str	r2, [r4, #24]
 802536a:	6922      	ldr	r2, [r4, #16]
 802536c:	b942      	cbnz	r2, 8025380 <__swsetup_r+0xa4>
 802536e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8025372:	d1c5      	bne.n	8025300 <__swsetup_r+0x24>
 8025374:	bd38      	pop	{r3, r4, r5, pc}
 8025376:	0799      	lsls	r1, r3, #30
 8025378:	bf58      	it	pl
 802537a:	6962      	ldrpl	r2, [r4, #20]
 802537c:	60a2      	str	r2, [r4, #8]
 802537e:	e7f4      	b.n	802536a <__swsetup_r+0x8e>
 8025380:	2000      	movs	r0, #0
 8025382:	e7f7      	b.n	8025374 <__swsetup_r+0x98>
 8025384:	24000094 	.word	0x24000094

08025388 <__ascii_mbtowc>:
 8025388:	b082      	sub	sp, #8
 802538a:	b901      	cbnz	r1, 802538e <__ascii_mbtowc+0x6>
 802538c:	a901      	add	r1, sp, #4
 802538e:	b142      	cbz	r2, 80253a2 <__ascii_mbtowc+0x1a>
 8025390:	b14b      	cbz	r3, 80253a6 <__ascii_mbtowc+0x1e>
 8025392:	7813      	ldrb	r3, [r2, #0]
 8025394:	600b      	str	r3, [r1, #0]
 8025396:	7812      	ldrb	r2, [r2, #0]
 8025398:	1e10      	subs	r0, r2, #0
 802539a:	bf18      	it	ne
 802539c:	2001      	movne	r0, #1
 802539e:	b002      	add	sp, #8
 80253a0:	4770      	bx	lr
 80253a2:	4610      	mov	r0, r2
 80253a4:	e7fb      	b.n	802539e <__ascii_mbtowc+0x16>
 80253a6:	f06f 0001 	mvn.w	r0, #1
 80253aa:	e7f8      	b.n	802539e <__ascii_mbtowc+0x16>

080253ac <__ascii_wctomb>:
 80253ac:	4603      	mov	r3, r0
 80253ae:	4608      	mov	r0, r1
 80253b0:	b141      	cbz	r1, 80253c4 <__ascii_wctomb+0x18>
 80253b2:	2aff      	cmp	r2, #255	@ 0xff
 80253b4:	d904      	bls.n	80253c0 <__ascii_wctomb+0x14>
 80253b6:	228a      	movs	r2, #138	@ 0x8a
 80253b8:	601a      	str	r2, [r3, #0]
 80253ba:	f04f 30ff 	mov.w	r0, #4294967295
 80253be:	4770      	bx	lr
 80253c0:	700a      	strb	r2, [r1, #0]
 80253c2:	2001      	movs	r0, #1
 80253c4:	4770      	bx	lr

080253c6 <__swhatbuf_r>:
 80253c6:	b570      	push	{r4, r5, r6, lr}
 80253c8:	460c      	mov	r4, r1
 80253ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80253ce:	2900      	cmp	r1, #0
 80253d0:	b096      	sub	sp, #88	@ 0x58
 80253d2:	4615      	mov	r5, r2
 80253d4:	461e      	mov	r6, r3
 80253d6:	da0d      	bge.n	80253f4 <__swhatbuf_r+0x2e>
 80253d8:	89a3      	ldrh	r3, [r4, #12]
 80253da:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80253de:	f04f 0100 	mov.w	r1, #0
 80253e2:	bf14      	ite	ne
 80253e4:	2340      	movne	r3, #64	@ 0x40
 80253e6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80253ea:	2000      	movs	r0, #0
 80253ec:	6031      	str	r1, [r6, #0]
 80253ee:	602b      	str	r3, [r5, #0]
 80253f0:	b016      	add	sp, #88	@ 0x58
 80253f2:	bd70      	pop	{r4, r5, r6, pc}
 80253f4:	466a      	mov	r2, sp
 80253f6:	f000 f849 	bl	802548c <_fstat_r>
 80253fa:	2800      	cmp	r0, #0
 80253fc:	dbec      	blt.n	80253d8 <__swhatbuf_r+0x12>
 80253fe:	9901      	ldr	r1, [sp, #4]
 8025400:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8025404:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8025408:	4259      	negs	r1, r3
 802540a:	4159      	adcs	r1, r3
 802540c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8025410:	e7eb      	b.n	80253ea <__swhatbuf_r+0x24>

08025412 <__smakebuf_r>:
 8025412:	898b      	ldrh	r3, [r1, #12]
 8025414:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8025416:	079d      	lsls	r5, r3, #30
 8025418:	4606      	mov	r6, r0
 802541a:	460c      	mov	r4, r1
 802541c:	d507      	bpl.n	802542e <__smakebuf_r+0x1c>
 802541e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8025422:	6023      	str	r3, [r4, #0]
 8025424:	6123      	str	r3, [r4, #16]
 8025426:	2301      	movs	r3, #1
 8025428:	6163      	str	r3, [r4, #20]
 802542a:	b003      	add	sp, #12
 802542c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802542e:	ab01      	add	r3, sp, #4
 8025430:	466a      	mov	r2, sp
 8025432:	f7ff ffc8 	bl	80253c6 <__swhatbuf_r>
 8025436:	9f00      	ldr	r7, [sp, #0]
 8025438:	4605      	mov	r5, r0
 802543a:	4639      	mov	r1, r7
 802543c:	4630      	mov	r0, r6
 802543e:	f7fd faff 	bl	8022a40 <_malloc_r>
 8025442:	b948      	cbnz	r0, 8025458 <__smakebuf_r+0x46>
 8025444:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8025448:	059a      	lsls	r2, r3, #22
 802544a:	d4ee      	bmi.n	802542a <__smakebuf_r+0x18>
 802544c:	f023 0303 	bic.w	r3, r3, #3
 8025450:	f043 0302 	orr.w	r3, r3, #2
 8025454:	81a3      	strh	r3, [r4, #12]
 8025456:	e7e2      	b.n	802541e <__smakebuf_r+0xc>
 8025458:	89a3      	ldrh	r3, [r4, #12]
 802545a:	6020      	str	r0, [r4, #0]
 802545c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8025460:	81a3      	strh	r3, [r4, #12]
 8025462:	9b01      	ldr	r3, [sp, #4]
 8025464:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8025468:	b15b      	cbz	r3, 8025482 <__smakebuf_r+0x70>
 802546a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802546e:	4630      	mov	r0, r6
 8025470:	f7e5 fe62 	bl	800b138 <_isatty_r>
 8025474:	b128      	cbz	r0, 8025482 <__smakebuf_r+0x70>
 8025476:	89a3      	ldrh	r3, [r4, #12]
 8025478:	f023 0303 	bic.w	r3, r3, #3
 802547c:	f043 0301 	orr.w	r3, r3, #1
 8025480:	81a3      	strh	r3, [r4, #12]
 8025482:	89a3      	ldrh	r3, [r4, #12]
 8025484:	431d      	orrs	r5, r3
 8025486:	81a5      	strh	r5, [r4, #12]
 8025488:	e7cf      	b.n	802542a <__smakebuf_r+0x18>
	...

0802548c <_fstat_r>:
 802548c:	b538      	push	{r3, r4, r5, lr}
 802548e:	4d07      	ldr	r5, [pc, #28]	@ (80254ac <_fstat_r+0x20>)
 8025490:	2300      	movs	r3, #0
 8025492:	4604      	mov	r4, r0
 8025494:	4608      	mov	r0, r1
 8025496:	4611      	mov	r1, r2
 8025498:	602b      	str	r3, [r5, #0]
 802549a:	f7e5 fe49 	bl	800b130 <_fstat>
 802549e:	1c43      	adds	r3, r0, #1
 80254a0:	d102      	bne.n	80254a8 <_fstat_r+0x1c>
 80254a2:	682b      	ldr	r3, [r5, #0]
 80254a4:	b103      	cbz	r3, 80254a8 <_fstat_r+0x1c>
 80254a6:	6023      	str	r3, [r4, #0]
 80254a8:	bd38      	pop	{r3, r4, r5, pc}
 80254aa:	bf00      	nop
 80254ac:	24016a18 	.word	0x24016a18

080254b0 <_sbrk>:
 80254b0:	4a04      	ldr	r2, [pc, #16]	@ (80254c4 <_sbrk+0x14>)
 80254b2:	6811      	ldr	r1, [r2, #0]
 80254b4:	4603      	mov	r3, r0
 80254b6:	b909      	cbnz	r1, 80254bc <_sbrk+0xc>
 80254b8:	4903      	ldr	r1, [pc, #12]	@ (80254c8 <_sbrk+0x18>)
 80254ba:	6011      	str	r1, [r2, #0]
 80254bc:	6810      	ldr	r0, [r2, #0]
 80254be:	4403      	add	r3, r0
 80254c0:	6013      	str	r3, [r2, #0]
 80254c2:	4770      	bx	lr
 80254c4:	24016a1c 	.word	0x24016a1c
 80254c8:	24016a20 	.word	0x24016a20

080254cc <_exit>:
 80254cc:	e7fe      	b.n	80254cc <_exit>
	...

080254d0 <_init>:
 80254d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80254d2:	bf00      	nop
 80254d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80254d6:	bc08      	pop	{r3}
 80254d8:	469e      	mov	lr, r3
 80254da:	4770      	bx	lr

080254dc <_fini>:
 80254dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80254de:	bf00      	nop
 80254e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80254e2:	bc08      	pop	{r3}
 80254e4:	469e      	mov	lr, r3
 80254e6:	4770      	bx	lr
