{"vcs1":{"timestamp_begin":1709173641.149771181, "rt":1.05, "ut":0.22, "st":0.18}}
{"vcselab":{"timestamp_begin":1709173642.270544315, "rt":0.72, "ut":0.26, "st":0.09}}
{"link":{"timestamp_begin":1709173643.047828194, "rt":0.27, "ut":0.15, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709173640.599182872}
{"VCS_COMP_START_TIME": 1709173640.599182872}
{"VCS_COMP_END_TIME": 1709173644.422674466}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330192}}
{"stitch_vcselab": {"peak_mem": 231556}}
