// Seed: 50217812
module module_0 (
    output wand id_0,
    input tri id_1,
    output wor id_2,
    input tri0 id_3,
    output tri id_4,
    input wor id_5,
    input supply1 id_6,
    output supply0 id_7
);
  assign id_4 = id_1;
  assign module_1.type_16 = 0;
  wire id_9, id_10;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input tri id_2,
    output logic id_3,
    input supply1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wand id_7,
    input uwire id_8,
    input wire id_9,
    output wor id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_5,
      id_8,
      id_0,
      id_7,
      id_4,
      id_10
  );
  wire id_13 = 1'b0;
  initial id_3 <= !1'b0;
endmodule
