#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Tue Feb 17 17:09:33 2026
# Process ID         : 24395
# Current directory  : /home/tirth/Classes/ECE3300/Labs/Lab4/Comparator_2Bit/Comparator_2Bit.runs/synth_1
# Command line       : vivado -log Comparator_2Bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Comparator_2Bit.tcl
# Log file           : /home/tirth/Classes/ECE3300/Labs/Lab4/Comparator_2Bit/Comparator_2Bit.runs/synth_1/Comparator_2Bit.vds
# Journal file       : /home/tirth/Classes/ECE3300/Labs/Lab4/Comparator_2Bit/Comparator_2Bit.runs/synth_1/vivado.jou
# Running On         : Tirth-Thakkar
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : AMD Ryzen 9 9955HX 16-Core Processor
# CPU Frequency      : 1480.264 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 32879 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35026 MB
# Available Virtual  : 22017 MB
#-----------------------------------------------------------
source Comparator_2Bit.tcl -notrace
Command: synth_design -top Comparator_2Bit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24421
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2200.906 ; gain = 482.188 ; free physical = 9201 ; free virtual = 19862
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Comparator_2Bit' [/home/tirth/Classes/ECE3300/Labs/Lab4/Comparator_2Bit/Comparator_2Bit.srcs/sources_1/new/Compator_2Bit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Comparator_2Bit' (0#1) [/home/tirth/Classes/ECE3300/Labs/Lab4/Comparator_2Bit/Comparator_2Bit.srcs/sources_1/new/Compator_2Bit.v:22]
WARNING: [Synth 8-3848] Net Out_A in module/entity Comparator_2Bit does not have driver. [/home/tirth/Classes/ECE3300/Labs/Lab4/Comparator_2Bit/Comparator_2Bit.srcs/sources_1/new/Compator_2Bit.v:25]
WARNING: [Synth 8-3848] Net Out_B in module/entity Comparator_2Bit does not have driver. [/home/tirth/Classes/ECE3300/Labs/Lab4/Comparator_2Bit/Comparator_2Bit.srcs/sources_1/new/Compator_2Bit.v:27]
WARNING: [Synth 8-7129] Port Out_A[1] in module Comparator_2Bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_A[0] in module Comparator_2Bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_B[1] in module Comparator_2Bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_B[0] in module Comparator_2Bit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2293.875 ; gain = 575.156 ; free physical = 9083 ; free virtual = 19745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2308.719 ; gain = 590.000 ; free physical = 9083 ; free virtual = 19745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2308.719 ; gain = 590.000 ; free physical = 9083 ; free virtual = 19745
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2308.719 ; gain = 0.000 ; free physical = 9083 ; free virtual = 19745
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tirth/Classes/ECE3300/Labs/Lab4/Comparator_2Bit/Comparator_2Bit.srcs/constrs_1/new/Compator_2Bit.xdc]
Finished Parsing XDC File [/home/tirth/Classes/ECE3300/Labs/Lab4/Comparator_2Bit/Comparator_2Bit.srcs/constrs_1/new/Compator_2Bit.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tirth/Classes/ECE3300/Labs/Lab4/Comparator_2Bit/Comparator_2Bit.srcs/constrs_1/new/Compator_2Bit.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Comparator_2Bit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Comparator_2Bit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.457 ; gain = 0.000 ; free physical = 9047 ; free virtual = 19723
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2385.492 ; gain = 0.000 ; free physical = 9046 ; free virtual = 19722
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2385.492 ; gain = 666.773 ; free physical = 8880 ; free virtual = 19557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2393.461 ; gain = 674.742 ; free physical = 8880 ; free virtual = 19557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2393.461 ; gain = 674.742 ; free physical = 8880 ; free virtual = 19557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2393.461 ; gain = 674.742 ; free physical = 8879 ; free virtual = 19557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port Out_A[1] in module Comparator_2Bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_A[0] in module Comparator_2Bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_B[1] in module Comparator_2Bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_B[0] in module Comparator_2Bit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2393.461 ; gain = 674.742 ; free physical = 8862 ; free virtual = 19544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2462.461 ; gain = 743.742 ; free physical = 8763 ; free virtual = 19453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2462.461 ; gain = 743.742 ; free physical = 8763 ; free virtual = 19453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2472.477 ; gain = 753.758 ; free physical = 8749 ; free virtual = 19438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2659.289 ; gain = 940.570 ; free physical = 8588 ; free virtual = 19277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2659.289 ; gain = 940.570 ; free physical = 8588 ; free virtual = 19277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2659.289 ; gain = 940.570 ; free physical = 8588 ; free virtual = 19277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2659.289 ; gain = 940.570 ; free physical = 8588 ; free virtual = 19277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2659.289 ; gain = 940.570 ; free physical = 8588 ; free virtual = 19277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2659.289 ; gain = 940.570 ; free physical = 8588 ; free virtual = 19277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT4  |     3|
|2     |IBUF  |     4|
|3     |OBUF  |     3|
|4     |OBUFT |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2659.289 ; gain = 940.570 ; free physical = 8588 ; free virtual = 19277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2659.289 ; gain = 863.797 ; free physical = 8588 ; free virtual = 19277
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2659.297 ; gain = 940.570 ; free physical = 8588 ; free virtual = 19277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.297 ; gain = 0.000 ; free physical = 8588 ; free virtual = 19277
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.316 ; gain = 0.000 ; free physical = 8758 ; free virtual = 19448
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 62efd814
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2715.352 ; gain = 1093.938 ; free physical = 8758 ; free virtual = 19447
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1936.495; main = 1772.980; forked = 279.183
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3576.422; main = 2715.320; forked = 994.941
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2739.328 ; gain = 0.000 ; free physical = 8758 ; free virtual = 19447
INFO: [Common 17-1381] The checkpoint '/home/tirth/Classes/ECE3300/Labs/Lab4/Comparator_2Bit/Comparator_2Bit.runs/synth_1/Comparator_2Bit.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Comparator_2Bit_utilization_synth.rpt -pb Comparator_2Bit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 17:09:48 2026...
