{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "07", "@year": "2020", "@timestamp": "2020-02-07T05:40:44.000044-05:00", "@month": "02"}, "ait:date-sort": {"@day": "01", "@year": "2019", "@month": "02"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "Ministry of Education and Science of the Republic of Kazakhstan", "xocs:funding-agency": "Ministry of Education and Science of the Republic of Kazakhstan", "xocs:funding-id": "AP05133699", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100004561", "xocs:funding-agency-country": "http://sws.geonames.org/1522867/"}, "xocs:funding-addon-generated-timestamp": "2021-02-03T05:42:05.619285Z", "xocs:funding-text": "The authors would like to thank Ivor Horton for his very useful comments and suggestions. This research was supported by Portuguese National Funds through FCT \u2013 Foundation for Science and Technology, in the context of the project UID/CEC/00127/2013. This work was partially supported by the grant of the Ministry of Education and Science of the Republic of Kazakhstan (project AP05133699 \u201cResearch and development of innovative information and telecommunication technologies using modern cyber-technical means for the city\u2019s intelligent transport system\u201d).", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Portugal", "address-part": "Campus Universit\u00e1rio de Santiago", "postal-code": "3810-193", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Institute of Electronics and Informatics Engineering of Aveiro (IEETA)"}, {"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"country": "Kazakhstan", "address-part": "Pushkina str. 125", "postal-code": "050010", "@afid": "60109473", "@country": "kaz", "city": "Almaty", "organization": [{"$": "Laboratory of Innovative and Smart Technologies"}, {"$": "Institute of Information and Computational Technologies"}], "affiliation-id": {"@afid": "60109473", "@dptid": "122022865"}, "@dptid": "122022865"}, "author": [{"ce:given-name": "Irbulat", "preferred-name": {"ce:given-name": "Irbulat", "ce:initials": "I.", "ce:surname": "Utepbergenov", "ce:indexed-name": "Utepbergenov I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Utepbergenov", "@auid": "55776203700", "ce:indexed-name": "Utepbergenov I."}, {"ce:given-name": "Ainur", "preferred-name": {"ce:given-name": "Ainur", "ce:initials": "A.", "ce:surname": "Akhmediyarova", "ce:indexed-name": "Akhmediyarova A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Akhmediyarova", "@auid": "57194509088", "ce:indexed-name": "Akhmediyarova A."}]}], "citation-title": "Hardware accelerators for information processing in high-performance computing systems", "abstracts": "\u00a9 2019, ICIC International. All rights reserved.A frequent problem in information processing is the rapid extraction and subsequent analysis of subsets of data that have to be formed from external requests supplying some filtering constraints. The subsets are composed of items that more or less (i.e., not exactly) satisfy the desired requirements and further improvement is needed to find elements that meet the constraints. The paper suggests methods and circuits that accelerate operations on the subsets and data extraction in such a way that: a) the number of items that meet the requirements exactly is determined, and b) all such items are extracted. It is proposed that the subsets are represented in the form of special tables and to process such tables. The problem is divided in two parts that are solved in software and in hardware correspondingly. The first part is the extraction of subsets from large data sets and this is done either in a general-purpose computer or in embedded to programmable system-on-chip processors. The second part, which is the main target of this paper, is the manipulation and analysis of subsets (tables) in hardware accelerators. The results of experiments clearly demonstrate the advantages of the proposed technique over existing methods in terms of both cost and throughput.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "Filtering", "@xml:lang": "eng"}, {"$": "High-performance computing systems", "@xml:lang": "eng"}, {"$": "Information processing", "@xml:lang": "eng"}, {"$": "Programmable systems-on-chip", "@xml:lang": "eng"}, {"$": "Reconfigurable hardware", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Int. J. Innov. Comput. Inf. Control", "website": {"ce:e-address": {"$": "http://www.ijicic.org/ijicic-150121.pdf", "@type": "email"}}, "@country": "jpn", "translated-sourcetitle": {"$": "International Journal of Innovative Computing, Information and Control", "@xml:lang": "eng"}, "issn": {"$": "13494198", "@type": "print"}, "volisspag": {"voliss": {"@volume": "15", "@issue": "1"}, "pagerange": {"@first": "321", "@last": "335"}}, "@type": "j", "publicationyear": {"@first": "2019"}, "publisher": {"publishername": "ICIC International"}, "sourcetitle": "International Journal of Innovative Computing, Information and Control", "@srcid": "12000154489", "publicationdate": {"month": "02", "year": "2019", "date-text": {"@xfab-added": "true", "$": "1 February 2019"}, "day": "01"}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723.2", "classification-description": "Data Processing"}, {"classification-code": "802.3", "classification-description": "Chemical Operations"}, {"classification-code": "903.1", "classification-description": "Information Sources and Analysis"}, {"classification-code": "921.4", "classification-description": "Combinatorial Mathematics, Includes Graph Theory, Set Theory"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "1712"}, {"$": "2614"}, {"$": "1710"}, {"$": "1703"}]}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "MATH"}]}]}}, "grantlist": {"@complete": "y", "grant-text": {"$": "The authors would like to thank Ivor Horton for his very useful comments and suggestions. This research was supported by Portuguese National Funds through FCT \u2013 Foundation for Science and Technology, in the context of the project UID/CEC/00127/2013. This work was partially supported by the grant of the Ministry of Education and Science of the Republic of Kazakhstan (project AP05133699 \u201cResearch and development of innovative information and telecommunication technologies using modern cyber-technical means for the city\u2019s intelligent transport system\u201d).", "@xml:lang": "eng"}, "grant": {"grant-id": "AP05133699", "grant-agency": {"@iso-code": "kaz", "$": "Ministry of Education and Science of the Republic of Kazakhstan"}, "grant-agency-id": "501100004561"}}}, "item-info": {"copyright": {"$": "Copyright 2019 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "29", "@year": "2019", "@timestamp": "BST 08:46:05", "@month": "01"}}, "itemidlist": {"itemid": [{"$": "2001349140", "@idtype": "PUI"}, {"$": "915339937", "@idtype": "CAR-ID"}, {"$": "20190506434591", "@idtype": "CPX"}, {"$": "20190239491", "@idtype": "SCOPUS"}, {"$": "20190000708248", "@idtype": "TPA-ID"}, {"$": "85060436269", "@idtype": "SCP"}, {"$": "85060436269", "@idtype": "SGR"}], "ce:doi": "10.24507/ijicic.15.01.321"}}, "tail": {"bibliography": {"@refcount": "35", "reference": [{"ref-fulltext": "C. Wang (ed.), High Performance Computing for Big Data: Methodologies and Applications, CLR Press by Taylor & Francis Group, 2018.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "refd-itemidlist": {"itemid": {"$": "85060481446", "@idtype": "SGR"}}, "ref-text": "CLR Press by Taylor & Francis Group", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang C."}]}, "ref-sourcetitle": "High Performance Computing for Big Data: Methodologies and Applications"}}, {"ref-fulltext": "R. Chen and V. K. Prasanna, Accelerating equi-join on a CPU-FPGA heterogeneous platform, Proc. of IEEE the 24th Annual Int. Symp. on Field-Programmable Custom Computing Machines, Washington, DC, USA, pp.212-219, 2016.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Accelerating equi-join on a CPU-FPGA heterogeneous platform"}, "refd-itemidlist": {"itemid": {"$": "84987602278", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "212", "@last": "219"}}, "ref-text": "Washington, DC, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen R."}, {"@seq": "2", "ce:initials": "V.K.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V.K."}]}, "ref-sourcetitle": "Proc. of IEEE the 24Th Annual Int. Symp. on Field-Programmable Custom Computing Machines"}}, {"ref-fulltext": "B. D. Rouhani, A. Mirhoseini, E. M. Songhori and F. Koushanfar, Automated real-time analysis of streaming big and dense data on reconfigurable platforms, ACM Trans. Reconfigurable Technology and Systems, vol.10, no.1, 2016.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Automated real-time analysis of streaming big and dense data on reconfigurable platforms"}, "refd-itemidlist": {"itemid": {"$": "85008441744", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "10", "@issue": "1"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.D.", "@_fa": "true", "ce:surname": "Rouhani", "ce:indexed-name": "Rouhani B.D."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Mirhoseini", "ce:indexed-name": "Mirhoseini A."}, {"@seq": "3", "ce:initials": "E.M.", "@_fa": "true", "ce:surname": "Songhori", "ce:indexed-name": "Songhori E.M."}, {"@seq": "4", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Koushanfar", "ce:indexed-name": "Koushanfar F."}]}, "ref-sourcetitle": "ACM Trans. Reconfigurable Technology and Systems"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Rjabov and A. Sudnitson, Computing sorted subsets for data processing in communicating software/hardware control systems, International Journal of Computers Communications & Control, vol.11, no.1, pp.126-141, 2016.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Computing sorted subsets for data processing in communicating software/hardware control systems"}, "refd-itemidlist": {"itemid": {"$": "84957098357", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "11", "@issue": "1"}, "pagerange": {"@first": "126", "@last": "141"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "International Journal of Computers Communications & Control"}}, {"ref-fulltext": "Y. Gao, S. Huang and A. Parameswaran, Navigating the data lake with datamaran: Automatically extracting structure from log datasets, Proc. of the 2018 International Conference on Management of Data \u2013 SIGMOD\u201918, Houston, TX, USA, 2018.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-title": {"ref-titletext": "Navigating the data lake with datamaran: Automatically extracting structure from log datasets"}, "refd-itemidlist": {"itemid": {"$": "85048806061", "@idtype": "SGR"}}, "ref-text": "Houston, TX, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Gao", "ce:indexed-name": "Gao Y."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Huang", "ce:indexed-name": "Huang S."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Parameswaran", "ce:indexed-name": "Parameswaran A."}]}, "ref-sourcetitle": "Proc. of the 2018 International Conference on Management of Data \u2013 SIGMOD\u201918"}}, {"ref-fulltext": "C. L. P. Chen and C. Y. Zhang, Data-intensive applications, challenges, techniques and technologies: A survey on big data, Information Sciences, vol.275, pp.314-347, 2014.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Data-intensive applications, challenges, techniques and technologies: A survey on big data"}, "refd-itemidlist": {"itemid": {"$": "84900800509", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "275"}, "pagerange": {"@first": "314", "@last": "347"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.L.P.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen C.L.P."}, {"@seq": "2", "ce:initials": "C.Y.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang C.Y."}]}, "ref-sourcetitle": "Information Sciences"}}, {"ref-fulltext": "B. Parhami, Computer architecture for big data, in Encyclopedia of Big Data Technologies, S. Sakr and A. Zomaya (eds.), Springer, 2018.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "refd-itemidlist": {"itemid": {"$": "85060467117", "@idtype": "SGR"}}, "ref-text": "S. Sakr and A. Zomaya (eds.), Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "Computer Architecture for Big Data, in Encyclopedia of Big Data Technologies"}}, {"ref-fulltext": "R. Chen and V. K. Prasanna, Computer generation of high throughput and memory efficient sorting designs on FPGA, IEEE Trans. Parallel and Distributed Systems, vol.28, no.11, pp.3100-3113, 2017.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "Computer generation of high throughput and memory efficient sorting designs on FPGA"}, "refd-itemidlist": {"itemid": {"$": "85032445485", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "11"}, "pagerange": {"@first": "3100", "@last": "3113"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen R."}, {"@seq": "2", "ce:initials": "V.K.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V.K."}]}, "ref-sourcetitle": "IEEE Trans. Parallel and Distributed Systems"}}, {"ref-fulltext": "G. Chrysos, P. Dagritzikos, I. Papaefstathiou and A. Dollas, HC-CART: A parallel system implementation of data mining classification and regression tree (CART) algorithm on a multi-FPGA system, ACM Trans. Architecture and Code Optimization, vol.9, no.4, pp.1-25, 2013.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "HC-CART: A parallel system implementation of data mining classification and regression tree (CART) algorithm on a multi-FPGA system"}, "refd-itemidlist": {"itemid": {"$": "84872946632", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "4"}, "pagerange": {"@first": "1", "@last": "25"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Chrysos", "ce:indexed-name": "Chrysos G."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Dagritzikos", "ce:indexed-name": "Dagritzikos P."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Papaefstathiou", "ce:indexed-name": "Papaefstathiou I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "ACM Trans. Architecture and Code Optimization"}}, {"ref-fulltext": "V. Sklyarov, A. Rjabov, I. Skliarova and A. Sudnitson, High-performance information processing in distributed computing systems, International Journal of Innovative Computing, Information and Control, vol.12, no.1, pp.139-160, 2016.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "High-performance information processing in distributed computing systems"}, "refd-itemidlist": {"itemid": {"$": "84957052837", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "1"}, "pagerange": {"@first": "139", "@last": "160"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "J. Lee, H. Kim, S. Yoo, K. Choi, H. P. Hofstee, G. J. Nam, M. R. Nutter, D. Jamsek and V. Extra, Boosting graph processing near storage with a coherent accelerator, Proc. of the VLDB Endowment, vol.10, no.12, pp.1706-1717, 2017.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "Boosting graph processing near storage with a coherent accelerator"}, "refd-itemidlist": {"itemid": {"$": "85036650825", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "10", "@issue": "12"}, "pagerange": {"@first": "1706", "@last": "1717"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee J."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Kim", "ce:indexed-name": "Kim H."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Yoo", "ce:indexed-name": "Yoo S."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Choi", "ce:indexed-name": "Choi K."}, {"@seq": "5", "ce:initials": "H.P.", "@_fa": "true", "ce:surname": "Hofstee", "ce:indexed-name": "Hofstee H.P."}, {"@seq": "6", "ce:initials": "G.J.", "@_fa": "true", "ce:surname": "Nam", "ce:indexed-name": "Nam G.J."}, {"@seq": "7", "ce:initials": "M.R.", "@_fa": "true", "ce:surname": "Nutter", "ce:indexed-name": "Nutter M.R."}, {"@seq": "8", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Jamsek", "ce:indexed-name": "Jamsek D."}, {"@seq": "9", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Extra", "ce:indexed-name": "Extra V."}]}, "ref-sourcetitle": "Proc. of the VLDB Endowment"}}, {"ref-fulltext": "A. M. Caulfield, E. S. Chung, A. Putnam et al., A cloud-scale acceleration architecture, Proc. of the 49th IEEE/ACM International Symposium on Microarchitecture \u2013 MICRO, Taipei, Taiwan, pp.1-13, 2016.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "A cloud-scale acceleration architecture"}, "refd-itemidlist": {"itemid": {"$": "85009345314", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "13"}}, "ref-text": "Taipei, Taiwan", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.M.", "@_fa": "true", "ce:surname": "Caulfield", "ce:indexed-name": "Caulfield A.M."}, {"@seq": "2", "ce:initials": "E.S.", "@_fa": "true", "ce:surname": "Chung", "ce:indexed-name": "Chung E.S."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Putnam", "ce:indexed-name": "Putnam A."}], "et-al": null}, "ref-sourcetitle": "Proc. of the 49Th IEEE/ACM International Symposium on Microarchitecture \u2013 MICRO"}}, {"ref-fulltext": "D. E. Knuth, The Art of Computer Programming: Volume 3: Sorting and Searching, 3rd Edition, Addison-Wesley, Massachusetts, 2011.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "0003657590", "@idtype": "SGR"}}, "ref-text": "3rd Edition, Addison-Wesley, Massachusetts", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming: Volume 3: Sorting and Searching"}}, {"ref-fulltext": "T. H. Cormen, C. E. Leiserson, R. L. Rivest and C. Stain, Introduction to Algorithms, 3rd Edition, MIT Press, 2009.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "3rd Edition, MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Barkalov and L. Titarenko, Synthesis and Optimization of FPGA-Based Systems, Springer, Switzerland, 2014.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer, Switzerland", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of Fpga-Based Systems"}}, {"ref-fulltext": "P. R. Schaumont, A Practical Introduction to Hardware/Software Codesign, Springer, New York, 2013.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "refd-itemidlist": {"itemid": {"$": "84955640731", "@idtype": "SGR"}}, "ref-text": "Springer, New York", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.R.", "@_fa": "true", "ce:surname": "Schaumont", "ce:indexed-name": "Schaumont P.R."}]}, "ref-sourcetitle": "A Practical Introduction to Hardware/Software Codesign"}}, {"ref-fulltext": "B. Cope, P. Y. K. Cheung, W. Luk and L. Howes, Performance comparison of graphics processors to reconfigurable logic: A case study, IEEE Trans. Computers, vol.59, no.4, pp.433-448, 2010.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Performance comparison of graphics processors to reconfigurable logic: A case study"}, "refd-itemidlist": {"itemid": {"$": "77649253148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "59", "@issue": "4"}, "pagerange": {"@first": "433", "@last": "448"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Cope", "ce:indexed-name": "Cope B."}, {"@seq": "2", "ce:initials": "P.Y.K.", "@_fa": "true", "ce:surname": "Cheung", "ce:indexed-name": "Cheung P.Y.K."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Luk", "ce:indexed-name": "Luk W."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Howes", "ce:indexed-name": "Howes L."}]}, "ref-sourcetitle": "IEEE Trans. Computers"}}, {"ref-fulltext": "S. Chey, J. Liz, J. W. Sheaffery, K. Skadrony and J. Lach, Accelerating compute-intensive applications with GPUs and FPGAs, Proc. of Symposium on Application Specific Processors \u2013 SASP\u201908, USA, pp.101-107, 2008.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Accelerating compute-intensive applications with GPUs and FPGAs"}, "refd-itemidlist": {"itemid": {"$": "52349084750", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "101", "@last": "107"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Chey", "ce:indexed-name": "Chey S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Liz", "ce:indexed-name": "Liz J."}, {"@seq": "3", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Sheaffery", "ce:indexed-name": "Sheaffery J.W."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Skadrony", "ce:indexed-name": "Skadrony K."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lach", "ce:indexed-name": "Lach J."}]}, "ref-sourcetitle": "Proc. of Symposium on Application Specific Processors \u2013 SASP\u201908"}}, {"ref-fulltext": "M. Santarini, Xilinx 16nm UltraScale+ devices yield 2-5X performance/watt advantage, XCell Journal, no.90, pp.8-15, 2015.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Xilinx 16nm UltraScale+ devices yield 2-5X performance/watt advantage"}, "refd-itemidlist": {"itemid": {"$": "84957075131", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "90"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "Xcell Journal"}}, {"ref-fulltext": "S. Kestur, J. D. Davisz and O. Williams, BLAS comparison on FPGA, CPU and GPU, Proc. of IEEE Computer Society Annual Symposium on VLSI, Lixouri, Greece, pp.288-293, 2010.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "BLAS comparison on FPGA, CPU and GPU"}, "refd-itemidlist": {"itemid": {"$": "77957919571", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "288", "@last": "293"}}, "ref-text": "Lixouri, Greece", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Kestur", "ce:indexed-name": "Kestur S."}, {"@seq": "2", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davisz", "ce:indexed-name": "Davisz J.D."}, {"@seq": "3", "ce:initials": "O.", "@_fa": "true", "ce:surname": "Williams", "ce:indexed-name": "Williams O."}]}, "ref-sourcetitle": "Proc. of IEEE Computer Society Annual Symposium on VLSI"}}, {"ref-fulltext": "S. W. Aj-Haj Baddar and K. E. Batcher, Designing Sorting Networks \u2013 A New Paradigm, Springer, 2011.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84876816600", "@idtype": "SGR"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.", "@_fa": "true", "ce:surname": "Aj-Haj Baddar", "ce:indexed-name": "Aj-Haj Baddar S.W."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Designing Sorting Networks \u2013 a New Paradigm"}}, {"ref-fulltext": "R. Mueller, J. Teubner and G. Alonso, Sorting networks on FPGAs, The Int. Journal on Very Large Data Bases, vol.21, no.1, pp.1-23, 2012.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "The Int. Journal on Very Large Data Bases"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, Fast regular circuits for network-based parallel data processing, Advances in Electrical and Computer Engineering, vol.13, no.4, pp.47-50, 2013.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Fast regular circuits for network-based parallel data processing"}, "refd-itemidlist": {"itemid": {"$": "84890199222", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "13", "@issue": "4"}, "pagerange": {"@first": "47", "@last": "50"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Advances in Electrical and Computer Engineering"}}, {"ref-fulltext": "B. Parhami, Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters, IEEE Trans. Circuits and Systems \u2013 II: Express Briefs, vol.56, no.2, pp.167-171, 2009.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters"}, "refd-itemidlist": {"itemid": {"$": "62749097256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "56", "@issue": "2"}, "pagerange": {"@first": "167", "@last": "171"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "IEEE Trans. Circuits and Systems \u2013 II: Express Briefs"}}, {"ref-fulltext": "V. Pedroni, Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations, Proc. of IEEE Int. Symp. on Circuits and Systems, Vancouver, Canada, vol.2, pp.585-588, 2004.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations"}, "refd-itemidlist": {"itemid": {"$": "4344641523", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2"}, "pagerange": {"@first": "585", "@last": "588"}}, "ref-text": "Vancouver, Canada", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V."}]}, "ref-sourcetitle": "Proc. of IEEE Int. Symp. on Circuits and Systems"}}, {"ref-fulltext": "V. A. Pedroni, Compact fixed-threshold and two-vector Hamming comparators, Electronics Letters, vol.39, no.24, pp.1705-1706, 2003.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Compact fixed-threshold and two-vector Hamming comparators"}, "refd-itemidlist": {"itemid": {"$": "0345134654", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "24"}, "pagerange": {"@first": "1705", "@last": "1706"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.A.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V.A."}]}, "ref-sourcetitle": "Electronics Letters"}}, {"ref-fulltext": "S. J. Piestrak, Efficient Hamming weight comparators of binary vectors, Electronics Letters, vol.43, no.11, pp.611-612, 2007.", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Efficient Hamming weight comparators of binary vectors"}, "refd-itemidlist": {"itemid": {"$": "34249059105", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43", "@issue": "11"}, "pagerange": {"@first": "611", "@last": "612"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.J.", "@_fa": "true", "ce:surname": "Piestrak", "ce:indexed-name": "Piestrak S.J."}]}, "ref-sourcetitle": "Electronics Letters"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, Design and implementation of counting networks, Computing Journal, vol.97, no.6, pp.557-577, 2015.", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Design and implementation of counting networks"}, "refd-itemidlist": {"itemid": {"$": "84929321472", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "97", "@issue": "6"}, "pagerange": {"@first": "557", "@last": "577"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Computing Journal"}}, {"ref-fulltext": "Digilent, Inc., Nexys 4\u2122 FPGA Board Reference Manual, https://reference.digilentinc.com/lib/exe/fetch.php?media=nexys:nexys4:nexys4 rm.pdf, 2016.", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-website": {"ce:e-address": {"$": "https://reference.digilentinc.com/lib/exe/fetch.php?media=nexys:nexys4:nexys4rm.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85046668467", "@idtype": "SGR"}}, "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Digilent, Inc", "ce:indexed-name": "Digilent, Inc"}}, "ref-sourcetitle": "Nexys 4tmFPGA Board Reference Manual"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, Multi-core DSP-based vector set bits counters/comparators, Journal of Signal Processing Systems, vol.80, no.3, pp.309-322, 2015.", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Multi-core DSP-based vector set bits counters/comparators"}, "refd-itemidlist": {"itemid": {"$": "84928376304", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "80", "@issue": "3"}, "pagerange": {"@first": "309", "@last": "322"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Journal of Signal Processing Systems"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, Digital Hamming weight and distance analyzers for binary vectors and matrices, International Journal of Innovative Computing, Information and Control, vol.9, no.12, pp.4825-4849, 2013.", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Digital Hamming weight and distance analyzers for binary vectors and matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "Xilinx, Inc., COE File Syntax, www.xilinx.com.", "@id": "32", "ref-info": {"ref-website": {"ce:e-address": {"$": "www.xilinx.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85060449041", "@idtype": "SGR"}}, "ref-authors": {"author": [{"ce:given-name": "Inc", "@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Xilinx", "ce:indexed-name": "Xilinx I."}]}, "ref-sourcetitle": "COE File Syntax"}}, {"ref-fulltext": "Xilinx, Inc., Zynq-7000 All Programmable SoC Data Sheet: Overview, https://www.xilinx.com/support/documentation/data sheets/ds190-Zynq-7000-Overview.pdf, 2017.", "@id": "33", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/datasheets/ds190-Zynq-7000-Overview.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85043527130", "@idtype": "SGR"}}, "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx, Inc", "ce:indexed-name": "Xilinx, Inc"}}, "ref-sourcetitle": "Zynq-7000 All Programmable Soc Data Sheet: Overview"}}, {"ref-fulltext": "J. Silva, V. Sklyarov and I. Skliarova, Comparison of on-chip communications in Zynq-7000 all programmable systems-on-chip, IEEE Embedded Systems Letters, vol.7, no.1, pp.31-34, 2015.", "@id": "34", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Comparison of on-chip communications in Zynq-7000 all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84924331822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "1"}, "pagerange": {"@first": "31", "@last": "34"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, A. Rjabov, A. Sudnitson and C. Cardoso, Hardware/Software Co-design for Programmable Systems-on-Chip, TUT Press, 2014.", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-Design for Programmable Systems-On-Chip"}}]}}}}, "affiliation": [{"affiliation-city": "Almaty", "@id": "60109473", "affilname": "Al Farabi Kazakh National University, Institute of Information and Computer Technologies", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60109473", "affiliation-country": "Kazakhstan"}, {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}], "coredata": {"srctype": "j", "eid": "2-s2.0-85060436269", "dc:description": "\u00a9 2019, ICIC International. All rights reserved.A frequent problem in information processing is the rapid extraction and subsequent analysis of subsets of data that have to be formed from external requests supplying some filtering constraints. The subsets are composed of items that more or less (i.e., not exactly) satisfy the desired requirements and further improvement is needed to find elements that meet the constraints. The paper suggests methods and circuits that accelerate operations on the subsets and data extraction in such a way that: a) the number of items that meet the requirements exactly is determined, and b) all such items are extracted. It is proposed that the subsets are represented in the form of special tables and to process such tables. The problem is divided in two parts that are solved in software and in hardware correspondingly. The first part is the extraction of subsets from large data sets and this is done either in a general-purpose computer or in embedded to programmable system-on-chip processors. The second part, which is the main target of this paper, is the manipulation and analysis of subsets (tables) in hardware accelerators. The results of experiments clearly demonstrate the advantages of the proposed technique over existing methods in terms of both cost and throughput.", "prism:coverDate": "2019-02-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85060436269", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85060436269"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85060436269&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85060436269&origin=inward"}], "source-id": "12000154489", "citedby-count": "9", "prism:volume": "15", "subtype": "ar", "dc:title": "Hardware accelerators for information processing in high-performance computing systems", "openaccess": null, "prism:issn": "13494198", "prism:issueIdentifier": "1", "subtypeDescription": "Article", "prism:publicationName": "International Journal of Innovative Computing, Information and Control", "prism:pageRange": "321-335", "prism:endingPage": "335", "openaccessFlag": null, "prism:doi": "10.24507/ijicic.15.01.321", "prism:startingPage": "321", "dc:identifier": "SCOPUS_ID:85060436269", "dc:publisher": "ICIC International"}, "idxterms": {"mainterm": [{"$": "Data extraction", "@weight": "b", "@candidate": "n"}, {"$": "Hardware accelerators", "@weight": "b", "@candidate": "n"}, {"$": "High performance computing systems", "@weight": "b", "@candidate": "n"}, {"$": "Large datasets", "@weight": "b", "@candidate": "n"}, {"$": "Programmable system on chips", "@weight": "b", "@candidate": "n"}, {"$": "Programmable systems", "@weight": "b", "@candidate": "n"}, {"$": "Rapid extraction", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Filtering"}, {"@_fa": "true", "$": "High-performance computing systems"}, {"@_fa": "true", "$": "Information processing"}, {"@_fa": "true", "$": "Programmable systems-on-chip"}, {"@_fa": "true", "$": "Reconfigurable hardware"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Software", "@code": "1712", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Theoretical Computer Science", "@code": "2614", "@abbrev": "MATH"}, {"@_fa": "true", "$": "Information Systems", "@code": "1710", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computational Theory and Mathematics", "@code": "1703", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Irbulat", "preferred-name": {"ce:given-name": "Irbulat", "ce:initials": "I.", "ce:surname": "Utepbergenov", "ce:indexed-name": "Utepbergenov I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60109473", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60109473"}, "ce:surname": "Utepbergenov", "@auid": "55776203700", "author-url": "https://api.elsevier.com/content/author/author_id/55776203700", "ce:indexed-name": "Utepbergenov I."}, {"ce:given-name": "Ainur", "preferred-name": {"ce:given-name": "Ainur", "ce:initials": "A.", "ce:surname": "Akhmediyarova", "ce:indexed-name": "Akhmediyarova A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60109473", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60109473"}, "ce:surname": "Akhmediyarova", "@auid": "57194509088", "author-url": "https://api.elsevier.com/content/author/author_id/57194509088", "ce:indexed-name": "Akhmediyarova A."}]}}