INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1cda1201/Downloads/KitchinTimer-last20230717/kitchen_timer.srcs/sources_1/new/kitchen_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kitchen_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1cda1201/Downloads/KitchinTimer-last20230717/kitchen_timer.srcs/sim_1/new/kitchen_timer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kitchen_timer_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1cda1201/Downloads/KitchinTimer-last20230717/kitchen_timer.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
