// Seed: 838866923
`timescale 1ps / 1 ps
`define pp_2 0
`define pp_3 0
`timescale 1 ps / 1ps `default_nettype wire
module module_0 (
    input logic id_0,
    input logic id_1
);
  assign id_2 = 1;
endmodule
